-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
-- Date        : Wed Oct  9 22:51:46 2024
-- Host        : SL4 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ zusys_axi_cdma_0_1_sim_netlist.vhdl
-- Design      : zusys_axi_cdma_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu1eg-sbva484-1-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_lite_if is
  port (
    s_axi_lite_awready : out STD_LOGIC;
    \GEN_SYNC_WRITE.rdy_reg_0\ : out STD_LOGIC;
    arready_i_reg_0 : out STD_LOGIC;
    sig_axi2ip_wrce : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0\ : out STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0\ : out STD_LOGIC;
    \GEN_SYNC_READ.axi2ip_rdce_reg[8]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[1]_0\ : out STD_LOGIC;
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_1\ : out STD_LOGIC;
    curdesc_lsb_i0 : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    \araddr_reg[2]_0\ : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    awvalid_d10 : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    wr_data_cap0 : in STD_LOGIC;
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[1]_1\ : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_0\ : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[1]_0\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_1\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_2\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[3]_0\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_1\ : in STD_LOGIC;
    dma_keyhole_write : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_0\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_3\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_0\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[8]_0\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[9]_0\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[10]_0\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_0\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[13]_0\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]_0\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[27]_0\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[28]_0\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[29]_0\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[30]_0\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3\ : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_lite_if;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_lite_if is
  signal \GEN_SYNC_READ.axi2ip_rdce[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[10]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[11]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[12]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[13]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[14]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[14]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[15]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[15]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[7]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[9]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_sync_read.axi2ip_rdce_reg[8]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_10_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_8_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_9_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1_n_0\ : STD_LOGIC;
  signal \^gen_sync_read.s_axi_lite_rvalid_i_reg_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.axi2ip_wrce[10]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.axi2ip_wrce[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.axi2ip_wrce[4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.axi2ip_wrce[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.axi2ip_wrce[8]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_sync_write.axi2ip_wrce_reg[0]_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.bvalid_i_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.rdy_i_2_n_0\ : STD_LOGIC;
  signal \^gen_sync_write.rdy_reg_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.wr_data_cap_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.wr_in_progress_i_1_n_0\ : STD_LOGIC;
  signal araddr : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \^arready_i_reg_0\ : STD_LOGIC;
  signal arvalid : STD_LOGIC;
  signal arvalid_d1 : STD_LOGIC;
  signal arvalid_d1_i_1_n_0 : STD_LOGIC;
  signal arvalid_re : STD_LOGIC;
  signal awvalid : STD_LOGIC;
  signal awvalid_d1 : STD_LOGIC;
  signal axi2ip_rdce : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rvalid : STD_LOGIC;
  signal \^s_axi_lite_awready\ : STD_LOGIC;
  signal \^s_axi_lite_bvalid\ : STD_LOGIC;
  signal \^sig_axi2ip_wrce\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_ip2axi_rddata1_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wr_addr_cap : STD_LOGIC;
  signal wr_data_cap : STD_LOGIC;
  signal wr_in_progress : STD_LOGIC;
  signal wvalid : STD_LOGIC;
  signal wvalid_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.axi2ip_rdce[14]_i_2\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.axi2ip_rdce[15]_i_2\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.axi2ip_rdce[15]_i_3\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.axi2ip_rdce[6]_i_2\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.axi2ip_rdce[7]_i_2\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_8\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.axi2ip_wrce[10]_i_2\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.axi2ip_wrce[2]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.axi2ip_wrce[8]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.rdy_i_2\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.wr_addr_cap_i_1\ : label is "soft_lutpair207";
begin
  \GEN_SYNC_READ.axi2ip_rdce_reg[8]_0\(5 downto 0) <= \^gen_sync_read.axi2ip_rdce_reg[8]_0\(5 downto 0);
  \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0\ <= \^gen_sync_read.s_axi_lite_rvalid_i_reg_0\;
  \GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0\ <= \^gen_sync_write.axi2ip_wrce_reg[0]_0\;
  \GEN_SYNC_WRITE.rdy_reg_0\ <= \^gen_sync_write.rdy_reg_0\;
  arready_i_reg_0 <= \^arready_i_reg_0\;
  s_axi_lite_awready <= \^s_axi_lite_awready\;
  s_axi_lite_bvalid <= \^s_axi_lite_bvalid\;
  sig_axi2ip_wrce(1 downto 0) <= \^sig_axi2ip_wrce\(1 downto 0);
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(2),
      Q => p_0_in(0),
      R => \araddr_reg[2]_0\
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(3),
      Q => p_0_in(1),
      R => \araddr_reg[2]_0\
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(4),
      Q => p_0_in(2),
      R => \araddr_reg[2]_0\
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(5),
      Q => p_0_in(3),
      R => \araddr_reg[2]_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAEAAAE0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[6]_i_2_n_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(0),
      I5 => \^arready_i_reg_0\,
      O => \GEN_SYNC_READ.axi2ip_rdce[0]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAAAEAA0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[14]_i_2_n_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => axi2ip_rdce(10),
      I5 => \^arready_i_reg_0\,
      O => \GEN_SYNC_READ.axi2ip_rdce[10]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAAAEAA0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_3_n_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => axi2ip_rdce(11),
      I5 => \^arready_i_reg_0\,
      O => \GEN_SYNC_READ.axi2ip_rdce[11]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAAAEAA0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[14]_i_2_n_0\,
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => axi2ip_rdce(12),
      I5 => \^arready_i_reg_0\,
      O => \GEN_SYNC_READ.axi2ip_rdce[12]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAAAEAA0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_3_n_0\,
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => axi2ip_rdce(13),
      I5 => \^arready_i_reg_0\,
      O => \GEN_SYNC_READ.axi2ip_rdce[13]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAAA0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[14]_i_2_n_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => axi2ip_rdce(14),
      I5 => \^arready_i_reg_0\,
      O => \GEN_SYNC_READ.axi2ip_rdce[14]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \^gen_sync_read.s_axi_lite_rvalid_i_reg_0\,
      I2 => \araddr_reg[2]_0\,
      I3 => p_0_in(3),
      O => \GEN_SYNC_READ.axi2ip_rdce[14]_i_2_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAAA0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_3_n_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => axi2ip_rdce(15),
      I5 => \^arready_i_reg_0\,
      O => \GEN_SYNC_READ.axi2ip_rdce[15]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \araddr_reg[2]_0\,
      I1 => \^gen_sync_read.s_axi_lite_rvalid_i_reg_0\,
      I2 => \^arready_i_reg_0\,
      O => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \^gen_sync_read.s_axi_lite_rvalid_i_reg_0\,
      I2 => \araddr_reg[2]_0\,
      I3 => p_0_in(3),
      O => \GEN_SYNC_READ.axi2ip_rdce[15]_i_3_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAEAAAE0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[7]_i_2_n_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(1),
      I5 => \^arready_i_reg_0\,
      O => \GEN_SYNC_READ.axi2ip_rdce[1]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAAAEAA0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[6]_i_2_n_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(2),
      I5 => \^arready_i_reg_0\,
      O => \GEN_SYNC_READ.axi2ip_rdce[2]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAAAEAA0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[7]_i_2_n_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => axi2ip_rdce(3),
      I5 => \^arready_i_reg_0\,
      O => \GEN_SYNC_READ.axi2ip_rdce[3]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAAAEAA0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[6]_i_2_n_0\,
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(3),
      I5 => \^arready_i_reg_0\,
      O => \GEN_SYNC_READ.axi2ip_rdce[4]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAAAEAA0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[7]_i_2_n_0\,
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => axi2ip_rdce(5),
      I5 => \^arready_i_reg_0\,
      O => \GEN_SYNC_READ.axi2ip_rdce[5]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAAA0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[6]_i_2_n_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(4),
      I5 => \^arready_i_reg_0\,
      O => \GEN_SYNC_READ.axi2ip_rdce[6]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \^gen_sync_read.s_axi_lite_rvalid_i_reg_0\,
      I2 => \araddr_reg[2]_0\,
      I3 => p_0_in(3),
      O => \GEN_SYNC_READ.axi2ip_rdce[6]_i_2_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAAA0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[7]_i_2_n_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => axi2ip_rdce(7),
      I5 => \^arready_i_reg_0\,
      O => \GEN_SYNC_READ.axi2ip_rdce[7]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \^gen_sync_read.s_axi_lite_rvalid_i_reg_0\,
      I2 => \araddr_reg[2]_0\,
      I3 => p_0_in(3),
      O => \GEN_SYNC_READ.axi2ip_rdce[7]_i_2_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAEAAAE0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[14]_i_2_n_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(5),
      I5 => \^arready_i_reg_0\,
      O => \GEN_SYNC_READ.axi2ip_rdce[8]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAEAAAE0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_3_n_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => axi2ip_rdce(9),
      I5 => \^arready_i_reg_0\,
      O => \GEN_SYNC_READ.axi2ip_rdce[9]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[0]_i_1_n_0\,
      Q => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(0),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[10]_i_1_n_0\,
      Q => axi2ip_rdce(10),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[11]_i_1_n_0\,
      Q => axi2ip_rdce(11),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[12]_i_1_n_0\,
      Q => axi2ip_rdce(12),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[13]_i_1_n_0\,
      Q => axi2ip_rdce(13),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[14]_i_1_n_0\,
      Q => axi2ip_rdce(14),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[15]_i_1_n_0\,
      Q => axi2ip_rdce(15),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[1]_i_1_n_0\,
      Q => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(1),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[2]_i_1_n_0\,
      Q => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(2),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[3]_i_1_n_0\,
      Q => axi2ip_rdce(3),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[4]_i_1_n_0\,
      Q => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(3),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[5]_i_1_n_0\,
      Q => axi2ip_rdce(5),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[6]_i_1_n_0\,
      Q => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(4),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[7]_i_1_n_0\,
      Q => axi2ip_rdce(7),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[8]_i_1_n_0\,
      Q => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(5),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[9]_i_1_n_0\,
      Q => axi2ip_rdce(9),
      R => '0'
    );
\GEN_SYNC_READ.rvalid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \^arready_i_reg_0\,
      Q => rvalid,
      R => \araddr_reg[2]_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      O => sig_ip2axi_rddata1_out(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(5),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(0),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(4),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_1\(0),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_2\(0),
      I5 => axi2ip_rdce(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_3_n_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      O => sig_ip2axi_rddata1_out(10)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(2),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(3),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(1),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[10]_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_3\(4),
      I5 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(3),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(5),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(10),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(4),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_1\(10),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_2\(10),
      I5 => axi2ip_rdce(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[11]_i_2_n_0\,
      I1 => axi2ip_rdce(13),
      I2 => axi2ip_rdce(14),
      I3 => axi2ip_rdce(11),
      I4 => axi2ip_rdce(12),
      I5 => axi2ip_rdce(15),
      O => sig_ip2axi_rddata1_out(11)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[11]_i_3_n_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(4),
      I3 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(2),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_3\(5),
      I5 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(3),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[11]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(5),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(11),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(4),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_1\(11),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_2\(11),
      I5 => axi2ip_rdce(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[11]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF80000"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(3),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_3\(6),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\,
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      O => sig_ip2axi_rddata1_out(12)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(5),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(12),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(4),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_1\(12),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_2\(12),
      I5 => axi2ip_rdce(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF80000"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(3),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_3\(7),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[13]_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_3_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\,
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      O => sig_ip2axi_rddata1_out(13)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(5),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(13),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(4),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_1\(13),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_2\(13),
      I5 => axi2ip_rdce(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF80000"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(3),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_3\(8),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\,
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      O => sig_ip2axi_rddata1_out(14)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(5),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(14),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(4),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_1\(14),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_2\(14),
      I5 => axi2ip_rdce(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0\,
      I1 => axi2ip_rdce(13),
      I2 => axi2ip_rdce(14),
      I3 => axi2ip_rdce(11),
      I4 => axi2ip_rdce(12),
      I5 => axi2ip_rdce(15),
      O => sig_ip2axi_rddata1_out(15)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3_n_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(5),
      I3 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(2),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_3\(9),
      I5 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(3),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(5),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(15),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(4),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_1\(15),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_2\(15),
      I5 => axi2ip_rdce(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF80000"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(3),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_3\(10),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2_n_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_3_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\,
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      O => sig_ip2axi_rddata1_out(16)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0\(0),
      I1 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(0),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(2),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(6),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(1),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1\(0),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(5),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(16),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(4),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_1\(16),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_2\(16),
      I5 => axi2ip_rdce(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF80000"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(3),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_3\(11),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2_n_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_3_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\,
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      O => sig_ip2axi_rddata1_out(17)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0\(1),
      I1 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(0),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(2),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(7),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(1),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1\(1),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(5),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(17),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(4),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_1\(17),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_2\(17),
      I5 => axi2ip_rdce(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF80000"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(3),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_3\(12),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2_n_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_3_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\,
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      O => sig_ip2axi_rddata1_out(18)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0\(2),
      I1 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(0),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(2),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(8),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(1),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1\(2),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(5),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(18),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(4),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_1\(18),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_2\(18),
      I5 => axi2ip_rdce(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF80000"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(3),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_3\(13),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2_n_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_3_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\,
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      O => sig_ip2axi_rddata1_out(19)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0\(3),
      I1 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(0),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(2),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(9),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(1),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1\(3),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(5),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(19),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(4),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_1\(19),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_2\(19),
      I5 => axi2ip_rdce(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF80000"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(1),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[1]_0\,
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(0),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\,
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      O => sig_ip2axi_rddata1_out(1)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(5),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(1),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(4),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_1\(1),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_2\(1),
      I5 => axi2ip_rdce(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF80000"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(3),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_3\(14),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2_n_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_3_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\,
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      O => sig_ip2axi_rddata1_out(20)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0\(4),
      I1 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(0),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(2),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(10),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(1),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1\(4),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(5),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(20),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(4),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_1\(20),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_2\(20),
      I5 => axi2ip_rdce(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF80000"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(3),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_3\(15),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2_n_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_3_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\,
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      O => sig_ip2axi_rddata1_out(21)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0\(5),
      I1 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(0),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(2),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(11),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(1),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1\(5),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(5),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(21),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(4),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_1\(21),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_2\(21),
      I5 => axi2ip_rdce(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF80000"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(3),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_3\(16),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2_n_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_3_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\,
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      O => sig_ip2axi_rddata1_out(22)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0\(6),
      I1 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(0),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(2),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(12),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(1),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1\(6),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(5),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(22),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(4),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_1\(22),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_2\(22),
      I5 => axi2ip_rdce(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF80000"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(3),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_3\(17),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_2_n_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_3_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\,
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      O => sig_ip2axi_rddata1_out(23)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0\(7),
      I1 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(0),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(2),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(13),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(1),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1\(7),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(5),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(23),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(4),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_1\(23),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_2\(23),
      I5 => axi2ip_rdce(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF80000"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(3),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_3\(18),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_2_n_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_3_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\,
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      O => sig_ip2axi_rddata1_out(24)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(0),
      I1 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(0),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(2),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(14),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(1),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2\(0),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(5),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(24),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(4),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_1\(24),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_2\(24),
      I5 => axi2ip_rdce(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF80000"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(3),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_3\(19),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_n_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\,
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      O => sig_ip2axi_rddata1_out(25)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(1),
      I1 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(0),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(2),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(15),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(1),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2\(1),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(5),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(25),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(4),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_1\(25),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_2\(25),
      I5 => axi2ip_rdce(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      O => sig_ip2axi_rddata1_out(26)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(2),
      I1 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(0),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(2),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(16),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(1),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2\(2),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[27]_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      O => sig_ip2axi_rddata1_out(27)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(3),
      I1 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(0),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(2),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(17),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(1),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2\(3),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[28]_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      O => sig_ip2axi_rddata1_out(28)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(4),
      I1 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(0),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(2),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(18),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(1),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2\(4),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[29]_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      O => sig_ip2axi_rddata1_out(29)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(5),
      I1 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(0),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(2),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(19),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(1),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2\(5),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F800"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_0\,
      I1 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(0),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2_n_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      O => sig_ip2axi_rddata1_out(2)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(5),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(2),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(4),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_1\(2),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_2\(2),
      I5 => axi2ip_rdce(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[30]_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      O => sig_ip2axi_rddata1_out(30)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(6),
      I1 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(0),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(2),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(20),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(1),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2\(6),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => s_axi_lite_rready,
      I1 => \^gen_sync_read.s_axi_lite_rvalid_i_reg_0\,
      I2 => \araddr_reg[2]_0\,
      O => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE8"
    )
        port map (
      I0 => axi2ip_rdce(5),
      I1 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(4),
      I2 => axi2ip_rdce(7),
      I3 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(5),
      I4 => axi2ip_rdce(9),
      I5 => axi2ip_rdce(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_10_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      O => sig_ip2axi_rddata1_out(31)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(7),
      I1 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(0),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(2),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(21),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(1),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2\(7),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_8_n_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_9_n_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_10_n_0\,
      O => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => axi2ip_rdce(15),
      I1 => axi2ip_rdce(12),
      I2 => axi2ip_rdce(11),
      I3 => axi2ip_rdce(14),
      I4 => axi2ip_rdce(13),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(0),
      I1 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(1),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(2),
      I3 => axi2ip_rdce(3),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(3),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEE8"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(0),
      I1 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(1),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(2),
      I3 => axi2ip_rdce(3),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(3),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_8_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => axi2ip_rdce(5),
      I1 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(4),
      I2 => axi2ip_rdce(7),
      I3 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(5),
      I4 => axi2ip_rdce(9),
      I5 => axi2ip_rdce(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_9_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEA0000"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(1),
      I1 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(0),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[3]_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\,
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      O => sig_ip2axi_rddata1_out(3)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(5),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(3),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(4),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_1\(3),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_2\(3),
      I5 => axi2ip_rdce(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2_n_0\,
      I1 => axi2ip_rdce(13),
      I2 => axi2ip_rdce(14),
      I3 => axi2ip_rdce(11),
      I4 => axi2ip_rdce(12),
      I5 => axi2ip_rdce(15),
      O => sig_ip2axi_rddata1_out(4)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_3_n_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_0\(0),
      I3 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(0),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_1\,
      I5 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(1),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(5),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(4),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(4),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_1\(4),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_2\(4),
      I5 => axi2ip_rdce(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2_n_0\,
      I1 => axi2ip_rdce(13),
      I2 => axi2ip_rdce(14),
      I3 => axi2ip_rdce(11),
      I4 => axi2ip_rdce(12),
      I5 => axi2ip_rdce(15),
      O => sig_ip2axi_rddata1_out(5)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3_n_0\,
      I2 => dma_keyhole_write,
      I3 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(0),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_0\,
      I5 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(1),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(5),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(5),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(4),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_1\(5),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_2\(5),
      I5 => axi2ip_rdce(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF80000"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(3),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_3\(0),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\,
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      O => sig_ip2axi_rddata1_out(6)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(5),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(6),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(4),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_1\(6),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_2\(6),
      I5 => axi2ip_rdce(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[7]_i_2_n_0\,
      I1 => axi2ip_rdce(13),
      I2 => axi2ip_rdce(14),
      I3 => axi2ip_rdce(11),
      I4 => axi2ip_rdce(12),
      I5 => axi2ip_rdce(15),
      O => sig_ip2axi_rddata1_out(7)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[7]_i_3_n_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(0),
      I3 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(2),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_3\(1),
      I5 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(3),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[7]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(5),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(7),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(4),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_1\(7),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_2\(7),
      I5 => axi2ip_rdce(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[7]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_3_n_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      O => sig_ip2axi_rddata1_out(8)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(2),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(1),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(1),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[8]_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_3\(2),
      I5 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(3),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(5),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(8),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(4),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_1\(8),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_2\(8),
      I5 => axi2ip_rdce(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_3_n_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      O => sig_ip2axi_rddata1_out(9)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(2),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(2),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(1),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[9]_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_3\(3),
      I5 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(3),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(5),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(9),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[8]_0\(4),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_1\(9),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_2\(9),
      I5 => axi2ip_rdce(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(0),
      Q => s_axi_lite_rdata(0),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(10),
      Q => s_axi_lite_rdata(10),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(11),
      Q => s_axi_lite_rdata(11),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(12),
      Q => s_axi_lite_rdata(12),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(13),
      Q => s_axi_lite_rdata(13),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(14),
      Q => s_axi_lite_rdata(14),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(15),
      Q => s_axi_lite_rdata(15),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(16),
      Q => s_axi_lite_rdata(16),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(17),
      Q => s_axi_lite_rdata(17),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(18),
      Q => s_axi_lite_rdata(18),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(19),
      Q => s_axi_lite_rdata(19),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(1),
      Q => s_axi_lite_rdata(1),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(20),
      Q => s_axi_lite_rdata(20),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(21),
      Q => s_axi_lite_rdata(21),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(22),
      Q => s_axi_lite_rdata(22),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(23),
      Q => s_axi_lite_rdata(23),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(24),
      Q => s_axi_lite_rdata(24),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(25),
      Q => s_axi_lite_rdata(25),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(26),
      Q => s_axi_lite_rdata(26),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(27),
      Q => s_axi_lite_rdata(27),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(28),
      Q => s_axi_lite_rdata(28),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(29),
      Q => s_axi_lite_rdata(29),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(2),
      Q => s_axi_lite_rdata(2),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(30),
      Q => s_axi_lite_rdata(30),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(31),
      Q => s_axi_lite_rdata(31),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(3),
      Q => s_axi_lite_rdata(3),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(4),
      Q => s_axi_lite_rdata(4),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(5),
      Q => s_axi_lite_rdata(5),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(6),
      Q => s_axi_lite_rdata(6),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(7),
      Q => s_axi_lite_rdata(7),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(8),
      Q => s_axi_lite_rdata(8),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(9),
      Q => s_axi_lite_rdata(9),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002E"
    )
        port map (
      I0 => rvalid,
      I1 => \^gen_sync_read.s_axi_lite_rvalid_i_reg_0\,
      I2 => s_axi_lite_rready,
      I3 => \araddr_reg[2]_0\,
      O => \GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1_n_0\,
      Q => \^gen_sync_read.s_axi_lite_rvalid_i_reg_0\,
      R => '0'
    );
\GEN_SYNC_WRITE.awvalid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => awvalid,
      Q => awvalid_d1,
      R => awvalid_d10
    );
\GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_lite_awaddr(1),
      I1 => s_axi_lite_awaddr(3),
      O => \GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1_n_0\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_axi_lite_awaddr(2),
      I1 => s_axi_lite_awaddr(0),
      I2 => \^gen_sync_write.rdy_reg_0\,
      I3 => \araddr_reg[2]_0\,
      O => \GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1_n_0\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_lite_awaddr(1),
      I1 => s_axi_lite_awaddr(3),
      O => \GEN_SYNC_WRITE.axi2ip_wrce[10]_i_2_n_0\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_lite_awaddr(1),
      I1 => s_axi_lite_awaddr(3),
      O => \GEN_SYNC_WRITE.axi2ip_wrce[2]_i_1_n_0\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => s_axi_lite_awaddr(1),
      I1 => s_axi_lite_awaddr(2),
      I2 => s_axi_lite_awaddr(3),
      I3 => s_axi_lite_awaddr(0),
      I4 => \^gen_sync_write.rdy_reg_0\,
      I5 => \araddr_reg[2]_0\,
      O => \GEN_SYNC_WRITE.axi2ip_wrce[4]_i_1_n_0\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => s_axi_lite_awaddr(1),
      I1 => s_axi_lite_awaddr(2),
      I2 => s_axi_lite_awaddr(3),
      I3 => s_axi_lite_awaddr(0),
      I4 => \^gen_sync_write.rdy_reg_0\,
      I5 => \araddr_reg[2]_0\,
      O => \GEN_SYNC_WRITE.axi2ip_wrce[6]_i_1_n_0\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_lite_awaddr(3),
      I1 => s_axi_lite_awaddr(1),
      O => \GEN_SYNC_WRITE.axi2ip_wrce[8]_i_1_n_0\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1_n_0\,
      Q => \^gen_sync_write.axi2ip_wrce_reg[0]_0\,
      R => \GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1_n_0\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.axi2ip_wrce[10]_i_2_n_0\,
      Q => \^sig_axi2ip_wrce\(1),
      R => \GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1_n_0\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.axi2ip_wrce_reg[1]_1\,
      Q => \GEN_SYNC_WRITE.axi2ip_wrce_reg[1]_0\,
      R => '0'
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.axi2ip_wrce[2]_i_1_n_0\,
      Q => \^sig_axi2ip_wrce\(0),
      R => \GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1_n_0\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.axi2ip_wrce[4]_i_1_n_0\,
      Q => \GEN_SYNC_WRITE.axi2ip_wrce_reg[4]_0\(0),
      R => '0'
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.axi2ip_wrce[6]_i_1_n_0\,
      Q => \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0\(0),
      R => '0'
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.axi2ip_wrce[8]_i_1_n_0\,
      Q => E(0),
      R => \GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1_n_0\
    );
\GEN_SYNC_WRITE.bvalid_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0544"
    )
        port map (
      I0 => \araddr_reg[2]_0\,
      I1 => \^s_axi_lite_awready\,
      I2 => s_axi_lite_bready,
      I3 => \^s_axi_lite_bvalid\,
      O => \GEN_SYNC_WRITE.bvalid_i_i_1_n_0\
    );
\GEN_SYNC_WRITE.bvalid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.bvalid_i_i_1_n_0\,
      Q => \^s_axi_lite_bvalid\,
      R => '0'
    );
\GEN_SYNC_WRITE.rdy_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wr_addr_cap,
      I1 => wr_data_cap,
      O => \GEN_SYNC_WRITE.rdy_i_2_n_0\
    );
\GEN_SYNC_WRITE.rdy_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.rdy_i_2_n_0\,
      Q => \^gen_sync_write.rdy_reg_0\,
      R => wr_data_cap0
    );
\GEN_SYNC_WRITE.wr_addr_cap_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => wr_in_progress,
      I1 => awvalid_d1,
      I2 => awvalid,
      I3 => wr_addr_cap,
      O => \GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0\
    );
\GEN_SYNC_WRITE.wr_addr_cap_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0\,
      Q => wr_addr_cap,
      R => wr_data_cap0
    );
\GEN_SYNC_WRITE.wr_data_cap_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => wvalid_d1,
      I1 => wvalid,
      I2 => wr_data_cap,
      O => \GEN_SYNC_WRITE.wr_data_cap_i_1_n_0\
    );
\GEN_SYNC_WRITE.wr_data_cap_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.wr_data_cap_i_1_n_0\,
      Q => wr_data_cap,
      R => wr_data_cap0
    );
\GEN_SYNC_WRITE.wr_in_progress_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => awvalid_d1,
      I1 => awvalid,
      I2 => wr_in_progress,
      O => \GEN_SYNC_WRITE.wr_in_progress_i_1_n_0\
    );
\GEN_SYNC_WRITE.wr_in_progress_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.wr_in_progress_i_1_n_0\,
      Q => wr_in_progress,
      R => awvalid_d10
    );
\GEN_SYNC_WRITE.wready_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \^gen_sync_write.rdy_reg_0\,
      Q => \^s_axi_lite_awready\,
      R => '0'
    );
\GEN_SYNC_WRITE.wvalid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => wvalid,
      Q => wvalid_d1,
      R => awvalid_d10
    );
\araddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(0),
      Q => araddr(2),
      R => \araddr_reg[2]_0\
    );
\araddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(1),
      Q => araddr(3),
      R => \araddr_reg[2]_0\
    );
\araddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(2),
      Q => araddr(4),
      R => \araddr_reg[2]_0\
    );
\araddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(3),
      Q => araddr(5),
      R => \araddr_reg[2]_0\
    );
arready_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^gen_sync_read.s_axi_lite_rvalid_i_reg_0\,
      I1 => arvalid,
      I2 => arvalid_d1,
      O => arvalid_re
    );
arready_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => arvalid_re,
      Q => \^arready_i_reg_0\,
      R => \araddr_reg[2]_0\
    );
arvalid_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \araddr_reg[2]_0\,
      I1 => \^gen_sync_read.s_axi_lite_rvalid_i_reg_0\,
      I2 => arvalid,
      O => arvalid_d1_i_1_n_0
    );
arvalid_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => arvalid_d1_i_1_n_0,
      Q => arvalid_d1,
      R => '0'
    );
arvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_arvalid,
      Q => arvalid,
      R => \araddr_reg[2]_0\
    );
awvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awvalid,
      Q => awvalid,
      R => \araddr_reg[2]_0\
    );
currdesc_updated_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_axi2ip_wrce\(0),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[1]_0\,
      O => curdesc_lsb_i0
    );
\dmacr_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000EC"
    )
        port map (
      I0 => \^gen_sync_write.axi2ip_wrce_reg[0]_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_0\,
      I2 => s_axi_lite_wdata(0),
      I3 => Q(0),
      I4 => \out\,
      O => \GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_1\
    );
wvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wvalid,
      Q => wvalid,
      R => \araddr_reg[2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen is
  port (
    s_axi_lite_aresetn_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_0\ : out STD_LOGIC;
    sig_halt_request0 : out STD_LOGIC;
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg1\ : out STD_LOGIC;
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_1\ : out STD_LOGIC;
    sig_local_hw_reset_reg : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_halt_cmplt : in STD_LOGIC;
    s_axi_lite_aresetn : in STD_LOGIC;
    sig_to_edge_detect_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen is
  signal \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_shift_reg : STD_LOGIC_VECTOR ( 1 to 7 );
  signal sig_to_edge_detect_reg_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__0\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of sig_halt_cmplt_i_2 : label is "soft_lutpair263";
begin
  Q(0) <= \^q\(0);
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => sig_to_edge_detect_reg_0,
      I1 => sig_halt_cmplt,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1_n_0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_to_edge_detect_reg,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_1\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1_n_0\,
      Q => sig_shift_reg(1),
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => sig_shift_reg(1),
      I1 => sig_halt_cmplt,
      I2 => sig_to_edge_detect_reg_0,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1_n_0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1_n_0\,
      Q => sig_shift_reg(2),
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => sig_shift_reg(2),
      I1 => sig_halt_cmplt,
      I2 => sig_to_edge_detect_reg_0,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1_n_0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1_n_0\,
      Q => sig_shift_reg(3),
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => sig_shift_reg(3),
      I1 => sig_halt_cmplt,
      I2 => sig_to_edge_detect_reg_0,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1_n_0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1_n_0\,
      Q => sig_shift_reg(4),
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => sig_shift_reg(4),
      I1 => sig_halt_cmplt,
      I2 => sig_to_edge_detect_reg_0,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1_n_0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1_n_0\,
      Q => sig_shift_reg(5),
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => sig_shift_reg(5),
      I1 => sig_halt_cmplt,
      I2 => sig_to_edge_detect_reg_0,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1_n_0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1_n_0\,
      Q => sig_shift_reg(6),
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => sig_shift_reg(6),
      I1 => sig_halt_cmplt,
      I2 => sig_to_edge_detect_reg_0,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1_n_0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1_n_0\,
      Q => sig_shift_reg(7),
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sig_shift_reg(7),
      I1 => sig_to_edge_detect_reg_0,
      I2 => sig_halt_cmplt,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1_n_0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1_n_0\,
      Q => \^q\(0),
      R => sig_local_hw_reset_reg
    );
\GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => s_axi_lite_aresetn,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_0\
    );
\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_lite_aresetn,
      I1 => \^q\(0),
      O => s_axi_lite_aresetn_0
    );
\GEN_AXI_LITE_SYNC2AXI.sig_dm_soft_reset_n_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg1\
    );
sig_halt_cmplt_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_local_hw_reset_reg,
      I1 => \^q\(0),
      O => sig_halt_request0
    );
sig_to_edge_detect_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_halt_cmplt,
      Q => sig_to_edge_detect_reg_0,
      R => sig_local_hw_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized0\ is
  port (
    sig_to_edge_detect_reg : out STD_LOGIC;
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_local_hw_reset_reg : in STD_LOGIC;
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]_0\ : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized0\ : entity is "axi_cdma_pulse_gen";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized0\ is
  signal \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal sig_shift_reg : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^sig_to_edge_detect_reg\ : STD_LOGIC;
begin
  sig_to_edge_detect_reg <= \^sig_to_edge_detect_reg\;
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]_0\,
      Q => sig_shift_reg(1),
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sig_shift_reg(1),
      I1 => Q(0),
      I2 => \^sig_to_edge_detect_reg\,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0_n_0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0_n_0\,
      Q => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2]_0\(0),
      R => sig_local_hw_reset_reg
    );
sig_to_edge_detect_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => Q(0),
      Q => \^sig_to_edge_detect_reg\,
      R => sig_local_hw_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized1\ is
  port (
    sig_to_edge_detect_reg_0 : out STD_LOGIC;
    \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0\ : out STD_LOGIC;
    \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    irqdelay_wren_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_reg2sg_tailpntr_updated : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_pulse_trigger_1 : in STD_LOGIC;
    \cdma_tvect_out[9]\ : in STD_LOGIC;
    sig_reg2sg_irqdelay_wren : in STD_LOGIC;
    ch1_delay_cnt_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized1\ : entity is "axi_cdma_pulse_gen";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized1\ is
  signal \^do_single_clk_pulse.sig_pulse_out_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \cdma_tvect_out[9]_INST_0\ : label is "soft_lutpair266";
begin
  \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0\ <= \^do_single_clk_pulse.sig_pulse_out_reg_0\;
\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_pulse_trigger_1,
      Q => \^do_single_clk_pulse.sig_pulse_out_reg_0\,
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => sig_reg2sg_irqdelay_wren,
      I1 => ch1_delay_cnt_en,
      I2 => \^do_single_clk_pulse.sig_pulse_out_reg_0\,
      I3 => \cdma_tvect_out[9]\,
      O => irqdelay_wren_reg
    );
\cdma_tvect_out[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^do_single_clk_pulse.sig_pulse_out_reg_0\,
      I1 => \cdma_tvect_out[9]\,
      O => \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_1\(0)
    );
sig_to_edge_detect_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_reg2sg_tailpntr_updated,
      Q => sig_to_edge_detect_reg_0,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized1_4\ is
  port (
    sig_shutdown_idle_rising : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_do_shutdown : in STD_LOGIC;
    sig_to_edge_detect_reg_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized1_4\ : entity is "axi_cdma_pulse_gen";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized1_4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized1_4\ is
  signal sig_pulse_trigger : STD_LOGIC;
  signal sig_shutdown_idle : STD_LOGIC;
  signal sig_to_edge_detect_reg : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1__1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \sig_to_edge_detect_reg_i_1__0\ : label is "soft_lutpair267";
begin
\DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_do_shutdown,
      I1 => sig_to_edge_detect_reg_reg_0,
      I2 => sig_to_edge_detect_reg,
      O => sig_pulse_trigger
    );
\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_pulse_trigger,
      Q => sig_shutdown_idle_rising,
      R => SR(0)
    );
\sig_to_edge_detect_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_to_edge_detect_reg_reg_0,
      I1 => sig_do_shutdown,
      O => sig_shutdown_idle
    );
sig_to_edge_detect_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_shutdown_idle,
      Q => sig_to_edge_detect_reg,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized1_5\ is
  port (
    sig_to_edge_detect_reg : out STD_LOGIC;
    cdma_tvect_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sg2sgcntlr_updt_idle : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_pulse_trigger : in STD_LOGIC;
    sig_ftch_updt_cntr_eq0 : in STD_LOGIC;
    sig_sg2sgcntlr_ftch_idle : in STD_LOGIC;
    sig_do_shutdown : in STD_LOGIC;
    sig_updt_filter_cntr_eq0 : in STD_LOGIC;
    sig_shutdown_idle_rising : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0\ : in STD_LOGIC;
    ch1_delay_cnt_en : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_1\ : in STD_LOGIC;
    sig_sgcntl2reg_idle_clr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized1_5\ : entity is "axi_cdma_pulse_gen";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized1_5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized1_5\ is
  signal \^cdma_tvect_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_update_idle_rising : STD_LOGIC;
begin
  cdma_tvect_out(0) <= \^cdma_tvect_out\(0);
\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_pulse_trigger,
      Q => sig_update_idle_rising,
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0A0A8"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0\,
      I1 => ch1_delay_cnt_en,
      I2 => \^cdma_tvect_out\(0),
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_1\,
      I4 => sig_sgcntl2reg_idle_clr,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\
    );
\cdma_tvect_out[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00800000"
    )
        port map (
      I0 => sig_ftch_updt_cntr_eq0,
      I1 => sig_update_idle_rising,
      I2 => sig_sg2sgcntlr_ftch_idle,
      I3 => sig_do_shutdown,
      I4 => sig_updt_filter_cntr_eq0,
      I5 => sig_shutdown_idle_rising,
      O => \^cdma_tvect_out\(0)
    );
sig_to_edge_detect_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sg2sgcntlr_updt_idle,
      Q => sig_to_edge_detect_reg,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized1_6\ is
  port (
    sig_to_edge_detect_reg : out STD_LOGIC;
    sig_halt_request_reg : out STD_LOGIC;
    sig_local_hw_reset_reg : in STD_LOGIC;
    sig_reg2rst_soft_reset : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_pulse_trigger : in STD_LOGIC;
    sig_halt_request_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized1_6\ : entity is "axi_cdma_pulse_gen";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized1_6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized1_6\ is
  signal sig_pulse_out : STD_LOGIC;
begin
\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_pulse_trigger,
      Q => sig_pulse_out,
      R => sig_local_hw_reset_reg
    );
sig_halt_request_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => sig_halt_request_reg_0,
      I1 => sig_pulse_out,
      I2 => Q(0),
      I3 => sig_local_hw_reset_reg,
      O => sig_halt_request_reg
    );
sig_to_edge_detect_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_reg2rst_soft_reset,
      Q => sig_to_edge_detect_reg,
      R => sig_local_hw_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_register is
  port (
    \dmacr_i_reg[3]_0\ : out STD_LOGIC;
    dma_keyhole_write : out STD_LOGIC;
    dma_slverr_reg_0 : out STD_LOGIC;
    dma_decerr_reg_0 : out STD_LOGIC;
    sg_interr_reg_0 : out STD_LOGIC;
    sg_slverr_reg_0 : out STD_LOGIC;
    sg_decerr_reg_0 : out STD_LOGIC;
    cdma_introut : out STD_LOGIC;
    sig_reg2sg_irqthresh_wren : out STD_LOGIC;
    sig_reg2sg_irqdelay_wren : out STD_LOGIC;
    sg_updt_error : out STD_LOGIC;
    sg_ftch_error : out STD_LOGIC;
    sig_reg2rst_soft_reset : out STD_LOGIC;
    idle_reg_0 : out STD_LOGIC;
    sig_dma_go_reg_0 : out STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_dly_fast_cnt0 : out STD_LOGIC;
    sig_pulse_trigger : out STD_LOGIC;
    \dmacr_i_reg[6]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \curdesc_lsb_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_DMACR_SG.sig_ioc_irqen_reg_reg_0\ : out STD_LOGIC;
    \GEN_DMACR_SG.sig_dly_irqen_reg_reg_0\ : out STD_LOGIC;
    \GEN_DMACR_SG.sig_err_irqen_reg_reg_0\ : out STD_LOGIC;
    \taildesc_lsb_int_reg[26]_0\ : out STD_LOGIC;
    \taildesc_lsb_int_reg[31]_0\ : out STD_LOGIC_VECTOR ( 21 downto 0 );
    \sig_da_register_lsb_reg[25]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \sig_sa_register_lsb_reg[25]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \taildesc_lsb_int_reg[27]_0\ : out STD_LOGIC;
    \taildesc_lsb_int_reg[28]_0\ : out STD_LOGIC;
    \taildesc_lsb_int_reg[29]_0\ : out STD_LOGIC;
    \taildesc_lsb_int_reg[30]_0\ : out STD_LOGIC;
    \taildesc_lsb_int_reg[31]_1\ : out STD_LOGIC;
    dma_interr_reg_0 : out STD_LOGIC;
    \dmacr_i_reg[23]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \dmacr_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_lite_wdata_18_sp_1 : out STD_LOGIC;
    s_axi_lite_wdata_23_sp_1 : out STD_LOGIC;
    sig_reg2sg_tailpntr_updated : out STD_LOGIC;
    sig_sm_state_ns1 : out STD_LOGIC;
    currdesc_updated_reg_0 : out STD_LOGIC;
    sig_pulse_trigger_0 : out STD_LOGIC;
    ch1_delay_count0 : out STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg\ : out STD_LOGIC;
    \taildesc_lsb_int_reg[6]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \sig_btt_register_reg[25]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_MM2S.queue_dout_new_reg[31]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \GEN_MM2S.queue_dout_new_reg[63]\ : out STD_LOGIC_VECTOR ( 58 downto 0 );
    sig_mm2s2sgcntl_sts_tvalid : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    \dmacr_i_reg[4]_0\ : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    dma_slverr_reg_1 : in STD_LOGIC;
    dma_decerr_reg_1 : in STD_LOGIC;
    sg_interr_reg_1 : in STD_LOGIC;
    sg_slverr_reg_1 : in STD_LOGIC;
    sg_decerr_reg_1 : in STD_LOGIC;
    sig_axi2ip_wrce : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sg_ftch_error0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dmacr_i_reg[2]_0\ : in STD_LOGIC;
    sig_sgcntlr2reg_new_curdesc_wren : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_shtdwn_sm_set_cmplt : in STD_LOGIC;
    sig_sgcntl2reg_idle_clr : in STD_LOGIC;
    sig_to_edge_detect_reg : in STD_LOGIC;
    \sig_dma_go0__0\ : in STD_LOGIC;
    curdesc_lsb_i0 : in STD_LOGIC;
    cdma_tvect_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    idle_reg_1 : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_dm_s2mm_cmd_tready : in STD_LOGIC;
    sig_dm_mm2s_cmd_tready : in STD_LOGIC;
    sig_to_edge_detect_reg_1 : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\ : in STD_LOGIC;
    dly_irq_reg_0 : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1\ : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ch1_sg_idle1_inferred__0/i__carry\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \dmacr_i_reg[23]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ioc_irq_reg_0 : in STD_LOGIC;
    axi_cdma_tstvec : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \sig_sa_register_lsb_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_da_register_lsb_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\ : in STD_LOGIC_VECTOR ( 89 downto 0 );
    sig_dm_mm2s_sts_tvalid : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_register;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_register is
  signal \GEN_DMACR_SG.sig_dly_irqen_reg_reg_n_0\ : STD_LOGIC;
  signal \GEN_DMACR_SG.sig_err_irqen_reg_reg_n_0\ : STD_LOGIC;
  signal \GEN_DMACR_SG.sig_ioc_irqen_reg_reg_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_8_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ch1_dly_fast_cnt0\ : STD_LOGIC;
  signal curdesc_lsb_i1 : STD_LOGIC;
  signal \curdesc_lsb_i[31]_i_2_n_0\ : STD_LOGIC;
  signal \^curdesc_lsb_i_reg[31]_0\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal currdesc_updated_i_1_n_0 : STD_LOGIC;
  signal dly_irq_i_1_n_0 : STD_LOGIC;
  signal \^dma_decerr_reg_0\ : STD_LOGIC;
  signal dma_interr_i_1_n_0 : STD_LOGIC;
  signal \^dma_interr_reg_0\ : STD_LOGIC;
  signal \^dma_keyhole_write\ : STD_LOGIC;
  signal \^dma_slverr_reg_0\ : STD_LOGIC;
  signal \^dmacr_i_reg[23]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^dmacr_i_reg[31]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^dmacr_i_reg[3]_0\ : STD_LOGIC;
  signal err_irq_i_1_n_0 : STD_LOGIC;
  signal err_irq_reg_n_0 : STD_LOGIC;
  signal error_d1 : STD_LOGIC;
  signal error_d1_i_1_n_0 : STD_LOGIC;
  signal error_pointer_set : STD_LOGIC;
  signal idle_i_1_n_0 : STD_LOGIC;
  signal \^idle_reg_0\ : STD_LOGIC;
  signal introut0 : STD_LOGIC;
  signal ioc_irq_i_1_n_0 : STD_LOGIC;
  signal ioc_irq_reg_n_0 : STD_LOGIC;
  signal irqdelay_wren0 : STD_LOGIC;
  signal irqdelay_wren_i_2_n_0 : STD_LOGIC;
  signal irqdelay_wren_i_3_n_0 : STD_LOGIC;
  signal irqdelay_wren_i_4_n_0 : STD_LOGIC;
  signal irqthresh_wren0 : STD_LOGIC;
  signal irqthresh_wren_i_2_n_0 : STD_LOGIC;
  signal irqthresh_wren_i_3_n_0 : STD_LOGIC;
  signal irqthresh_wren_i_4_n_0 : STD_LOGIC;
  signal s_axi_lite_wdata_18_sn_1 : STD_LOGIC;
  signal s_axi_lite_wdata_23_sn_1 : STD_LOGIC;
  signal \^sg_decerr_reg_0\ : STD_LOGIC;
  signal \^sg_ftch_error\ : STD_LOGIC;
  signal \^sg_interr_reg_0\ : STD_LOGIC;
  signal \^sg_slverr_reg_0\ : STD_LOGIC;
  signal \^sg_updt_error\ : STD_LOGIC;
  signal sg_updt_error0 : STD_LOGIC;
  signal sig_btt_register_del : STD_LOGIC;
  signal \^sig_btt_register_reg[25]_0\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \^sig_da_register_lsb_reg[25]_0\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal sig_dma_go_i_1_n_0 : STD_LOGIC;
  signal \^sig_dma_go_reg_0\ : STD_LOGIC;
  signal sig_reg2cntlr_dest_addr : STD_LOGIC_VECTOR ( 31 downto 26 );
  signal sig_reg2cntlr_src_addr : STD_LOGIC_VECTOR ( 31 downto 26 );
  signal \^sig_reg2rst_soft_reset\ : STD_LOGIC;
  signal sig_reg2sg_dmasr : STD_LOGIC_VECTOR ( 13 to 13 );
  signal sig_reg2sg_taildesc : STD_LOGIC_VECTOR ( 29 downto 26 );
  signal sig_reg2sgcntlr_currdesc_updated : STD_LOGIC;
  signal \^sig_sa_register_lsb_reg[25]_0\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \^taildesc_lsb_int_reg[31]_0\ : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal tailpntr_updated_d1 : STD_LOGIC;
  signal tailpntr_updated_d2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1__2\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \FSM_sequential_sig_sts_sm_state[0]_i_2\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[0]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[10]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[11]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[12]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[13]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[14]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[15]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[16]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[17]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[18]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[19]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[1]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[20]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[21]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[22]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[23]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[24]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[25]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[2]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[35]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[35]_i_1__0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[36]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[36]_i_1__0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[37]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[37]_i_1__0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[38]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[38]_i_1__0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[39]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[39]_i_1__0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[3]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[40]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[40]_i_1__0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[41]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[41]_i_1__0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[42]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[42]_i_1__0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[43]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[43]_i_1__0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[44]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[44]_i_1__0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[45]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[45]_i_1__0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[46]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[46]_i_1__0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[47]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[47]_i_1__0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[48]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[48]_i_1__0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[49]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[49]_i_1__0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[50]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[50]_i_1__0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[51]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[51]_i_1__0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[52]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[52]_i_1__0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[53]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[53]_i_1__0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[54]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[54]_i_1__0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[55]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[55]_i_1__0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[56]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[56]_i_1__0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[57]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[57]_i_1__0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[58]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[58]_i_1__0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[59]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[59]_i_1__0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[60]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[60]_i_1__0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[61]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[61]_i_1__0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[62]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[62]_i_1__0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1__1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1__2\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[64]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[64]_i_1__0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[65]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[65]_i_1__0\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[66]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[66]_i_1__0\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1__1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1__1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[8]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[9]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of dma_interr_i_1 : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of sig_to_edge_detect_reg_i_1 : label is "soft_lutpair257";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  ch1_dly_fast_cnt0 <= \^ch1_dly_fast_cnt0\;
  \curdesc_lsb_i_reg[31]_0\(25 downto 0) <= \^curdesc_lsb_i_reg[31]_0\(25 downto 0);
  dma_decerr_reg_0 <= \^dma_decerr_reg_0\;
  dma_interr_reg_0 <= \^dma_interr_reg_0\;
  dma_keyhole_write <= \^dma_keyhole_write\;
  dma_slverr_reg_0 <= \^dma_slverr_reg_0\;
  \dmacr_i_reg[23]_0\(7 downto 0) <= \^dmacr_i_reg[23]_0\(7 downto 0);
  \dmacr_i_reg[31]_0\(7 downto 0) <= \^dmacr_i_reg[31]_0\(7 downto 0);
  \dmacr_i_reg[3]_0\ <= \^dmacr_i_reg[3]_0\;
  idle_reg_0 <= \^idle_reg_0\;
  s_axi_lite_wdata_18_sp_1 <= s_axi_lite_wdata_18_sn_1;
  s_axi_lite_wdata_23_sp_1 <= s_axi_lite_wdata_23_sn_1;
  sg_decerr_reg_0 <= \^sg_decerr_reg_0\;
  sg_ftch_error <= \^sg_ftch_error\;
  sg_interr_reg_0 <= \^sg_interr_reg_0\;
  sg_slverr_reg_0 <= \^sg_slverr_reg_0\;
  sg_updt_error <= \^sg_updt_error\;
  \sig_btt_register_reg[25]_0\(25 downto 0) <= \^sig_btt_register_reg[25]_0\(25 downto 0);
  \sig_da_register_lsb_reg[25]_0\(25 downto 0) <= \^sig_da_register_lsb_reg[25]_0\(25 downto 0);
  sig_dma_go_reg_0 <= \^sig_dma_go_reg_0\;
  sig_reg2rst_soft_reset <= \^sig_reg2rst_soft_reset\;
  \sig_sa_register_lsb_reg[25]_0\(25 downto 0) <= \^sig_sa_register_lsb_reg[25]_0\(25 downto 0);
  \taildesc_lsb_int_reg[31]_0\(21 downto 0) <= \^taildesc_lsb_int_reg[31]_0\(21 downto 0);
\DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_reg2rst_soft_reset\,
      I1 => sig_to_edge_detect_reg,
      O => sig_pulse_trigger
    );
\DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => tailpntr_updated_d2,
      I1 => tailpntr_updated_d1,
      I2 => sig_to_edge_detect_reg_1,
      O => sig_pulse_trigger_0
    );
\FSM_onehot_sig_sm_state[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^sig_dma_go_reg_0\,
      I1 => sig_dm_s2mm_cmd_tready,
      I2 => \^dmacr_i_reg[3]_0\,
      I3 => sig_dm_mm2s_cmd_tready,
      O => sig_sm_state_ns1
    );
\FSM_sequential_sig_sts_sm_state[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dmacr_i_reg[3]_0\,
      I1 => sig_dm_mm2s_sts_tvalid,
      O => sig_mm2s2sgcntl_sts_tvalid
    );
\GEN_DMACR_SG.sig_dly_irqen_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \dmacr_i_reg[4]_0\,
      D => s_axi_lite_wdata(13),
      Q => \GEN_DMACR_SG.sig_dly_irqen_reg_reg_n_0\,
      R => \out\
    );
\GEN_DMACR_SG.sig_err_irqen_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \dmacr_i_reg[4]_0\,
      D => s_axi_lite_wdata(14),
      Q => \GEN_DMACR_SG.sig_err_irqen_reg_reg_n_0\,
      R => \out\
    );
\GEN_DMACR_SG.sig_ioc_irqen_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \dmacr_i_reg[4]_0\,
      D => s_axi_lite_wdata(12),
      Q => \GEN_DMACR_SG.sig_ioc_irqen_reg_reg_n_0\,
      R => \out\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => dly_irq_reg_0,
      I1 => sig_reg2sg_dmasr(13),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0\,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000002"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]\(0),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0\,
      I2 => sig_shtdwn_sm_set_cmplt,
      I3 => sig_sgcntl2reg_idle_clr,
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0\,
      I5 => \^ch1_dly_fast_cnt0\,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg\(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBFFFF"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0\,
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\,
      I2 => sig_reg2sg_dmasr(13),
      I3 => dly_irq_reg_0,
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1\,
      O => \^ch1_dly_fast_cnt0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]\(0),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0\,
      I2 => sig_shtdwn_sm_set_cmplt,
      I3 => sig_sgcntl2reg_idle_clr,
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0\,
      O => ch1_delay_count0
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^dmacr_i_reg[31]_0\(3),
      I1 => \^dmacr_i_reg[31]_0\(5),
      I2 => \^dmacr_i_reg[31]_0\(1),
      I3 => \^dmacr_i_reg[31]_0\(6),
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0\,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7_n_0\,
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_8_n_0\,
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\(6),
      I3 => \^dmacr_i_reg[31]_0\(6),
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\(7),
      I5 => \^dmacr_i_reg[31]_0\(7),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^dmacr_i_reg[31]_0\(7),
      I1 => \^dmacr_i_reg[31]_0\(4),
      I2 => \^dmacr_i_reg[31]_0\(2),
      I3 => \^dmacr_i_reg[31]_0\(0),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^dmacr_i_reg[31]_0\(0),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\(0),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\(2),
      I3 => \^dmacr_i_reg[31]_0\(2),
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\(1),
      I5 => \^dmacr_i_reg[31]_0\(1),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^dmacr_i_reg[31]_0\(3),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\(3),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\(5),
      I3 => \^dmacr_i_reg[31]_0\(5),
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\(4),
      I5 => \^dmacr_i_reg[31]_0\(4),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_8_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_DMACR_SG.sig_ioc_irqen_reg_reg_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\(0),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\(2),
      I3 => \^curdesc_lsb_i_reg[31]_0\(6),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\(1),
      I5 => ioc_irq_reg_n_0,
      O => \GEN_DMACR_SG.sig_ioc_irqen_reg_reg_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_DMACR_SG.sig_dly_irqen_reg_reg_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\(0),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\(2),
      I3 => \^curdesc_lsb_i_reg[31]_0\(7),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\(1),
      I5 => sig_reg2sg_dmasr(13),
      O => \GEN_DMACR_SG.sig_dly_irqen_reg_reg_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_DMACR_SG.sig_err_irqen_reg_reg_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\(0),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\(2),
      I3 => \^curdesc_lsb_i_reg[31]_0\(8),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\(1),
      I5 => err_irq_reg_n_0,
      O => \GEN_DMACR_SG.sig_err_irqen_reg_reg_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2sg_taildesc(26),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\(3),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\(5),
      I3 => sig_reg2cntlr_dest_addr(26),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\(4),
      I5 => sig_reg2cntlr_src_addr(26),
      O => \taildesc_lsb_int_reg[26]_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2sg_taildesc(27),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\(3),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\(5),
      I3 => sig_reg2cntlr_dest_addr(27),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\(4),
      I5 => sig_reg2cntlr_src_addr(27),
      O => \taildesc_lsb_int_reg[27]_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2sg_taildesc(28),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\(3),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\(5),
      I3 => sig_reg2cntlr_dest_addr(28),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\(4),
      I5 => sig_reg2cntlr_src_addr(28),
      O => \taildesc_lsb_int_reg[28]_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => sig_reg2sg_taildesc(29),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\(3),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\(5),
      I3 => sig_reg2cntlr_dest_addr(29),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\(4),
      I5 => sig_reg2cntlr_src_addr(29),
      O => \taildesc_lsb_int_reg[29]_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^taildesc_lsb_int_reg[31]_0\(20),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\(3),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\(5),
      I3 => sig_reg2cntlr_dest_addr(30),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\(4),
      I5 => sig_reg2cntlr_src_addr(30),
      O => \taildesc_lsb_int_reg[30]_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^taildesc_lsb_int_reg[31]_0\(21),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\(3),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\(5),
      I3 => sig_reg2cntlr_dest_addr(31),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\(4),
      I5 => sig_reg2cntlr_src_addr(31),
      O => \taildesc_lsb_int_reg[31]_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^q\(1),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\(0),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\(2),
      I3 => \^curdesc_lsb_i_reg[31]_0\(0),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\(1),
      I5 => \^dma_decerr_reg_0\,
      O => \dmacr_i_reg[6]_0\
    );
\GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => E(0),
      Q => tailpntr_updated_d1,
      R => \out\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(64),
      I1 => \^sig_btt_register_reg[25]_0\(0),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(74),
      I1 => \^sig_btt_register_reg[25]_0\(10),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(10)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(75),
      I1 => \^sig_btt_register_reg[25]_0\(11),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(11)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(76),
      I1 => \^sig_btt_register_reg[25]_0\(12),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(12)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(77),
      I1 => \^sig_btt_register_reg[25]_0\(13),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(13)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(78),
      I1 => \^sig_btt_register_reg[25]_0\(14),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(14)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(79),
      I1 => \^sig_btt_register_reg[25]_0\(15),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(15)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(80),
      I1 => \^sig_btt_register_reg[25]_0\(16),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(16)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(81),
      I1 => \^sig_btt_register_reg[25]_0\(17),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(17)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(82),
      I1 => \^sig_btt_register_reg[25]_0\(18),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(18)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(83),
      I1 => \^sig_btt_register_reg[25]_0\(19),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(19)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(65),
      I1 => \^sig_btt_register_reg[25]_0\(1),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(1)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(84),
      I1 => \^sig_btt_register_reg[25]_0\(20),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(20)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(85),
      I1 => \^sig_btt_register_reg[25]_0\(21),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(21)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(86),
      I1 => \^sig_btt_register_reg[25]_0\(22),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(22)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(87),
      I1 => \^sig_btt_register_reg[25]_0\(23),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(23)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(88),
      I1 => \^sig_btt_register_reg[25]_0\(24),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(24)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(89),
      I1 => \^sig_btt_register_reg[25]_0\(25),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(25)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[26]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \GEN_MM2S.queue_dout_new_reg[31]\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[26]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dma_keyhole_write\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(26)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(66),
      I1 => \^sig_btt_register_reg[25]_0\(2),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(2)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(0),
      I1 => \^sig_sa_register_lsb_reg[25]_0\(0),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[31]\(1)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(32),
      I1 => \^sig_da_register_lsb_reg[25]_0\(0),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(27)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(1),
      I1 => \^sig_sa_register_lsb_reg[25]_0\(1),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[31]\(2)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(33),
      I1 => \^sig_da_register_lsb_reg[25]_0\(1),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(28)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(2),
      I1 => \^sig_sa_register_lsb_reg[25]_0\(2),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[31]\(3)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(34),
      I1 => \^sig_da_register_lsb_reg[25]_0\(2),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(29)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(3),
      I1 => \^sig_sa_register_lsb_reg[25]_0\(3),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[31]\(4)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(35),
      I1 => \^sig_da_register_lsb_reg[25]_0\(3),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(30)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(4),
      I1 => \^sig_sa_register_lsb_reg[25]_0\(4),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[31]\(5)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(36),
      I1 => \^sig_da_register_lsb_reg[25]_0\(4),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(31)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(67),
      I1 => \^sig_btt_register_reg[25]_0\(3),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(3)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(5),
      I1 => \^sig_sa_register_lsb_reg[25]_0\(5),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[31]\(6)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(37),
      I1 => \^sig_da_register_lsb_reg[25]_0\(5),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(32)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(6),
      I1 => \^sig_sa_register_lsb_reg[25]_0\(6),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[31]\(7)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(38),
      I1 => \^sig_da_register_lsb_reg[25]_0\(6),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(33)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(7),
      I1 => \^sig_sa_register_lsb_reg[25]_0\(7),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[31]\(8)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(39),
      I1 => \^sig_da_register_lsb_reg[25]_0\(7),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(34)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(8),
      I1 => \^sig_sa_register_lsb_reg[25]_0\(8),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[31]\(9)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(40),
      I1 => \^sig_da_register_lsb_reg[25]_0\(8),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(35)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(9),
      I1 => \^sig_sa_register_lsb_reg[25]_0\(9),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[31]\(10)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(41),
      I1 => \^sig_da_register_lsb_reg[25]_0\(9),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(36)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(10),
      I1 => \^sig_sa_register_lsb_reg[25]_0\(10),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[31]\(11)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(42),
      I1 => \^sig_da_register_lsb_reg[25]_0\(10),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(37)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(11),
      I1 => \^sig_sa_register_lsb_reg[25]_0\(11),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[31]\(12)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[46]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(43),
      I1 => \^sig_da_register_lsb_reg[25]_0\(11),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(38)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(12),
      I1 => \^sig_sa_register_lsb_reg[25]_0\(12),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[31]\(13)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(44),
      I1 => \^sig_da_register_lsb_reg[25]_0\(12),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(39)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(13),
      I1 => \^sig_sa_register_lsb_reg[25]_0\(13),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[31]\(14)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[48]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(45),
      I1 => \^sig_da_register_lsb_reg[25]_0\(13),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(40)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(14),
      I1 => \^sig_sa_register_lsb_reg[25]_0\(14),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[31]\(15)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[49]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(46),
      I1 => \^sig_da_register_lsb_reg[25]_0\(14),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(41)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(68),
      I1 => \^sig_btt_register_reg[25]_0\(4),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(4)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(15),
      I1 => \^sig_sa_register_lsb_reg[25]_0\(15),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[31]\(16)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[50]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(47),
      I1 => \^sig_da_register_lsb_reg[25]_0\(15),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(42)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(16),
      I1 => \^sig_sa_register_lsb_reg[25]_0\(16),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[31]\(17)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[51]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(48),
      I1 => \^sig_da_register_lsb_reg[25]_0\(16),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(43)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(17),
      I1 => \^sig_sa_register_lsb_reg[25]_0\(17),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[31]\(18)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[52]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(49),
      I1 => \^sig_da_register_lsb_reg[25]_0\(17),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(44)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(18),
      I1 => \^sig_sa_register_lsb_reg[25]_0\(18),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[31]\(19)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[53]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(50),
      I1 => \^sig_da_register_lsb_reg[25]_0\(18),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(45)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(19),
      I1 => \^sig_sa_register_lsb_reg[25]_0\(19),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[31]\(20)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[54]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(51),
      I1 => \^sig_da_register_lsb_reg[25]_0\(19),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(46)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(20),
      I1 => \^sig_sa_register_lsb_reg[25]_0\(20),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[31]\(21)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[55]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(52),
      I1 => \^sig_da_register_lsb_reg[25]_0\(20),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(47)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(21),
      I1 => \^sig_sa_register_lsb_reg[25]_0\(21),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[31]\(22)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[56]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(53),
      I1 => \^sig_da_register_lsb_reg[25]_0\(21),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(48)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(22),
      I1 => \^sig_sa_register_lsb_reg[25]_0\(22),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[31]\(23)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[57]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(54),
      I1 => \^sig_da_register_lsb_reg[25]_0\(22),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(49)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(23),
      I1 => \^sig_sa_register_lsb_reg[25]_0\(23),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[31]\(24)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[58]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(55),
      I1 => \^sig_da_register_lsb_reg[25]_0\(23),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(50)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(24),
      I1 => \^sig_sa_register_lsb_reg[25]_0\(24),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[31]\(25)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[59]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(56),
      I1 => \^sig_da_register_lsb_reg[25]_0\(24),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(51)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(69),
      I1 => \^sig_btt_register_reg[25]_0\(5),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(5)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(25),
      I1 => \^sig_sa_register_lsb_reg[25]_0\(25),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[31]\(26)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[60]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(57),
      I1 => \^sig_da_register_lsb_reg[25]_0\(25),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(52)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(26),
      I1 => sig_reg2cntlr_src_addr(26),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[31]\(27)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[61]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(58),
      I1 => sig_reg2cntlr_dest_addr(26),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(53)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(27),
      I1 => sig_reg2cntlr_src_addr(27),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[31]\(28)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[62]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(59),
      I1 => sig_reg2cntlr_dest_addr(27),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(54)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(28),
      I1 => sig_reg2cntlr_src_addr(28),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[31]\(29)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(60),
      I1 => sig_reg2cntlr_dest_addr(28),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(55)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(29),
      I1 => sig_reg2cntlr_src_addr(29),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[31]\(30)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[64]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(61),
      I1 => sig_reg2cntlr_dest_addr(29),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(56)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(30),
      I1 => sig_reg2cntlr_src_addr(30),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[31]\(31)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[65]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(62),
      I1 => sig_reg2cntlr_dest_addr(30),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(57)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(31),
      I1 => sig_reg2cntlr_src_addr(31),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[31]\(32)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[66]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(63),
      I1 => sig_reg2cntlr_dest_addr(31),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(58)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(70),
      I1 => \^sig_btt_register_reg[25]_0\(6),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(6)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(71),
      I1 => \^sig_btt_register_reg[25]_0\(7),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(7)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(72),
      I1 => \^sig_btt_register_reg[25]_0\(8),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(8)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(73),
      I1 => \^sig_btt_register_reg[25]_0\(9),
      I2 => \^dmacr_i_reg[3]_0\,
      O => \GEN_MM2S.queue_dout_new_reg[63]\(9)
    );
\curdesc_lsb_i[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFEA"
    )
        port map (
      I0 => sig_sgcntlr2reg_new_curdesc_wren,
      I1 => \^idle_reg_0\,
      I2 => sig_axi2ip_wrce(0),
      I3 => \^sg_ftch_error\,
      I4 => \^sg_updt_error\,
      I5 => error_pointer_set,
      O => \curdesc_lsb_i[31]_i_2_n_0\
    );
\curdesc_lsb_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => D(4),
      Q => \^curdesc_lsb_i_reg[31]_0\(4),
      R => SR(0)
    );
\curdesc_lsb_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => D(5),
      Q => \^curdesc_lsb_i_reg[31]_0\(5),
      R => SR(0)
    );
\curdesc_lsb_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => D(6),
      Q => \^curdesc_lsb_i_reg[31]_0\(6),
      R => SR(0)
    );
\curdesc_lsb_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => D(7),
      Q => \^curdesc_lsb_i_reg[31]_0\(7),
      R => SR(0)
    );
\curdesc_lsb_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => D(8),
      Q => \^curdesc_lsb_i_reg[31]_0\(8),
      R => SR(0)
    );
\curdesc_lsb_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => D(9),
      Q => \^curdesc_lsb_i_reg[31]_0\(9),
      R => SR(0)
    );
\curdesc_lsb_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => D(10),
      Q => \^curdesc_lsb_i_reg[31]_0\(10),
      R => SR(0)
    );
\curdesc_lsb_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => D(11),
      Q => \^curdesc_lsb_i_reg[31]_0\(11),
      R => SR(0)
    );
\curdesc_lsb_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => D(12),
      Q => \^curdesc_lsb_i_reg[31]_0\(12),
      R => SR(0)
    );
\curdesc_lsb_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => D(13),
      Q => \^curdesc_lsb_i_reg[31]_0\(13),
      R => SR(0)
    );
\curdesc_lsb_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => D(14),
      Q => \^curdesc_lsb_i_reg[31]_0\(14),
      R => SR(0)
    );
\curdesc_lsb_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => D(15),
      Q => \^curdesc_lsb_i_reg[31]_0\(15),
      R => SR(0)
    );
\curdesc_lsb_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => D(16),
      Q => \^curdesc_lsb_i_reg[31]_0\(16),
      R => SR(0)
    );
\curdesc_lsb_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => D(17),
      Q => \^curdesc_lsb_i_reg[31]_0\(17),
      R => SR(0)
    );
\curdesc_lsb_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => D(18),
      Q => \^curdesc_lsb_i_reg[31]_0\(18),
      R => SR(0)
    );
\curdesc_lsb_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => D(19),
      Q => \^curdesc_lsb_i_reg[31]_0\(19),
      R => SR(0)
    );
\curdesc_lsb_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => D(20),
      Q => \^curdesc_lsb_i_reg[31]_0\(20),
      R => SR(0)
    );
\curdesc_lsb_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => D(21),
      Q => \^curdesc_lsb_i_reg[31]_0\(21),
      R => SR(0)
    );
\curdesc_lsb_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => D(22),
      Q => \^curdesc_lsb_i_reg[31]_0\(22),
      R => SR(0)
    );
\curdesc_lsb_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => D(23),
      Q => \^curdesc_lsb_i_reg[31]_0\(23),
      R => SR(0)
    );
\curdesc_lsb_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => D(24),
      Q => \^curdesc_lsb_i_reg[31]_0\(24),
      R => SR(0)
    );
\curdesc_lsb_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => D(25),
      Q => \^curdesc_lsb_i_reg[31]_0\(25),
      R => SR(0)
    );
\curdesc_lsb_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => D(0),
      Q => \^curdesc_lsb_i_reg[31]_0\(0),
      R => SR(0)
    );
\curdesc_lsb_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => D(1),
      Q => \^curdesc_lsb_i_reg[31]_0\(1),
      R => SR(0)
    );
\curdesc_lsb_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => D(2),
      Q => \^curdesc_lsb_i_reg[31]_0\(2),
      R => SR(0)
    );
\curdesc_lsb_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => D(3),
      Q => \^curdesc_lsb_i_reg[31]_0\(3),
      R => SR(0)
    );
currdesc_updated_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCCC000A"
    )
        port map (
      I0 => curdesc_lsb_i0,
      I1 => sig_reg2sgcntlr_currdesc_updated,
      I2 => sig_sgcntlr2reg_new_curdesc_wren,
      I3 => curdesc_lsb_i1,
      I4 => error_pointer_set,
      I5 => SR(0),
      O => currdesc_updated_i_1_n_0
    );
currdesc_updated_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => currdesc_updated_i_1_n_0,
      Q => sig_reg2sgcntlr_currdesc_updated,
      R => '0'
    );
dly_irq_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CEEE0000"
    )
        port map (
      I0 => sig_reg2sg_dmasr(13),
      I1 => dly_irq_reg_0,
      I2 => ioc_irq_reg_0,
      I3 => s_axi_lite_wdata(13),
      I4 => \^dmacr_i_reg[3]_0\,
      I5 => \out\,
      O => dly_irq_i_1_n_0
    );
dly_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => dly_irq_i_1_n_0,
      Q => sig_reg2sg_dmasr(13),
      R => '0'
    );
dma_decerr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => dma_decerr_reg_1,
      Q => \^dma_decerr_reg_0\,
      R => \out\
    );
dma_interr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE2"
    )
        port map (
      I0 => cdma_tvect_out(0),
      I1 => \^dmacr_i_reg[3]_0\,
      I2 => cdma_tvect_out(7),
      I3 => \^dma_interr_reg_0\,
      O => dma_interr_i_1_n_0
    );
dma_interr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => dma_interr_i_1_n_0,
      Q => \^dma_interr_reg_0\,
      R => \out\
    );
dma_slverr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => dma_slverr_reg_1,
      Q => \^dma_slverr_reg_0\,
      R => \out\
    );
\dmacr_i[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi_lite_wdata(23),
      I1 => s_axi_lite_wdata(22),
      I2 => s_axi_lite_wdata(20),
      I3 => s_axi_lite_wdata(21),
      O => s_axi_lite_wdata_23_sn_1
    );
\dmacr_i[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi_lite_wdata(18),
      I1 => s_axi_lite_wdata(19),
      I2 => s_axi_lite_wdata(16),
      I3 => s_axi_lite_wdata(17),
      O => s_axi_lite_wdata_18_sn_1
    );
\dmacr_i_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \dmacr_i_reg[4]_0\,
      D => s_axi_lite_wdata(16),
      Q => \^dmacr_i_reg[23]_0\(0),
      S => \dmacr_i_reg[23]_1\(0)
    );
\dmacr_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \dmacr_i_reg[4]_0\,
      D => s_axi_lite_wdata(17),
      Q => \^dmacr_i_reg[23]_0\(1),
      R => \dmacr_i_reg[23]_1\(0)
    );
\dmacr_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \dmacr_i_reg[4]_0\,
      D => s_axi_lite_wdata(18),
      Q => \^dmacr_i_reg[23]_0\(2),
      R => \dmacr_i_reg[23]_1\(0)
    );
\dmacr_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \dmacr_i_reg[4]_0\,
      D => s_axi_lite_wdata(19),
      Q => \^dmacr_i_reg[23]_0\(3),
      R => \dmacr_i_reg[23]_1\(0)
    );
\dmacr_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \dmacr_i_reg[4]_0\,
      D => s_axi_lite_wdata(20),
      Q => \^dmacr_i_reg[23]_0\(4),
      R => \dmacr_i_reg[23]_1\(0)
    );
\dmacr_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \dmacr_i_reg[4]_0\,
      D => s_axi_lite_wdata(21),
      Q => \^dmacr_i_reg[23]_0\(5),
      R => \dmacr_i_reg[23]_1\(0)
    );
\dmacr_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \dmacr_i_reg[4]_0\,
      D => s_axi_lite_wdata(22),
      Q => \^dmacr_i_reg[23]_0\(6),
      R => \dmacr_i_reg[23]_1\(0)
    );
\dmacr_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \dmacr_i_reg[4]_0\,
      D => s_axi_lite_wdata(23),
      Q => \^dmacr_i_reg[23]_0\(7),
      R => \dmacr_i_reg[23]_1\(0)
    );
\dmacr_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \dmacr_i_reg[4]_0\,
      D => s_axi_lite_wdata(24),
      Q => \^dmacr_i_reg[31]_0\(0),
      R => \out\
    );
\dmacr_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \dmacr_i_reg[4]_0\,
      D => s_axi_lite_wdata(25),
      Q => \^dmacr_i_reg[31]_0\(1),
      R => \out\
    );
\dmacr_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \dmacr_i_reg[4]_0\,
      D => s_axi_lite_wdata(26),
      Q => \^dmacr_i_reg[31]_0\(2),
      R => \out\
    );
\dmacr_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \dmacr_i_reg[4]_0\,
      D => s_axi_lite_wdata(27),
      Q => \^dmacr_i_reg[31]_0\(3),
      R => \out\
    );
\dmacr_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \dmacr_i_reg[4]_0\,
      D => s_axi_lite_wdata(28),
      Q => \^dmacr_i_reg[31]_0\(4),
      R => \out\
    );
\dmacr_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \dmacr_i_reg[4]_0\,
      D => s_axi_lite_wdata(29),
      Q => \^dmacr_i_reg[31]_0\(5),
      R => \out\
    );
\dmacr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \dmacr_i_reg[2]_0\,
      Q => \^sig_reg2rst_soft_reset\,
      R => '0'
    );
\dmacr_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \dmacr_i_reg[4]_0\,
      D => s_axi_lite_wdata(30),
      Q => \^dmacr_i_reg[31]_0\(6),
      R => \out\
    );
\dmacr_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \dmacr_i_reg[4]_0\,
      D => s_axi_lite_wdata(31),
      Q => \^dmacr_i_reg[31]_0\(7),
      R => \out\
    );
\dmacr_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \dmacr_i_reg[4]_0\,
      D => s_axi_lite_wdata(3),
      Q => \^dmacr_i_reg[3]_0\,
      R => \out\
    );
\dmacr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \dmacr_i_reg[4]_0\,
      D => s_axi_lite_wdata(4),
      Q => \^q\(0),
      R => \out\
    );
\dmacr_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \dmacr_i_reg[4]_0\,
      D => s_axi_lite_wdata(5),
      Q => \^dma_keyhole_write\,
      R => \out\
    );
\dmacr_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \dmacr_i_reg[4]_0\,
      D => s_axi_lite_wdata(6),
      Q => \^q\(1),
      R => \out\
    );
err_irq_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F700F0"
    )
        port map (
      I0 => s_axi_lite_wdata(14),
      I1 => ioc_irq_reg_0,
      I2 => error_d1_i_1_n_0,
      I3 => error_d1,
      I4 => err_irq_reg_n_0,
      O => err_irq_i_1_n_0
    );
err_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => err_irq_i_1_n_0,
      Q => err_irq_reg_n_0,
      R => \out\
    );
error_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^sg_decerr_reg_0\,
      I1 => \^dma_interr_reg_0\,
      I2 => \^dma_decerr_reg_0\,
      I3 => \^dma_slverr_reg_0\,
      I4 => \^sg_slverr_reg_0\,
      I5 => \^sg_interr_reg_0\,
      O => error_d1_i_1_n_0
    );
error_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => error_d1_i_1_n_0,
      Q => error_d1,
      R => \out\
    );
error_pointer_set_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sg_ftch_error\,
      I1 => \^sg_updt_error\,
      O => curdesc_lsb_i1
    );
error_pointer_set_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \curdesc_lsb_i[31]_i_2_n_0\,
      D => curdesc_lsb_i1,
      Q => error_pointer_set,
      R => SR(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^taildesc_lsb_int_reg[31]_0\(0),
      I1 => \ch1_sg_idle1_inferred__0/i__carry\(0),
      I2 => \^taildesc_lsb_int_reg[31]_0\(1),
      I3 => \ch1_sg_idle1_inferred__0/i__carry\(1),
      I4 => \ch1_sg_idle1_inferred__0/i__carry\(2),
      I5 => \^taildesc_lsb_int_reg[31]_0\(2),
      O => \taildesc_lsb_int_reg[6]_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sig_reg2sg_taildesc(27),
      I1 => \ch1_sg_idle1_inferred__0/i__carry\(21),
      I2 => sig_reg2sg_taildesc(28),
      I3 => \ch1_sg_idle1_inferred__0/i__carry\(22),
      I4 => \ch1_sg_idle1_inferred__0/i__carry\(23),
      I5 => sig_reg2sg_taildesc(29),
      O => S(6)
    );
\i__carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^taildesc_lsb_int_reg[31]_0\(18),
      I1 => \ch1_sg_idle1_inferred__0/i__carry\(18),
      I2 => \^taildesc_lsb_int_reg[31]_0\(19),
      I3 => \ch1_sg_idle1_inferred__0/i__carry\(19),
      I4 => \ch1_sg_idle1_inferred__0/i__carry\(20),
      I5 => sig_reg2sg_taildesc(26),
      O => S(5)
    );
\i__carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^taildesc_lsb_int_reg[31]_0\(15),
      I1 => \ch1_sg_idle1_inferred__0/i__carry\(15),
      I2 => \^taildesc_lsb_int_reg[31]_0\(16),
      I3 => \ch1_sg_idle1_inferred__0/i__carry\(16),
      I4 => \ch1_sg_idle1_inferred__0/i__carry\(17),
      I5 => \^taildesc_lsb_int_reg[31]_0\(17),
      O => S(4)
    );
\i__carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^taildesc_lsb_int_reg[31]_0\(12),
      I1 => \ch1_sg_idle1_inferred__0/i__carry\(12),
      I2 => \^taildesc_lsb_int_reg[31]_0\(13),
      I3 => \ch1_sg_idle1_inferred__0/i__carry\(13),
      I4 => \ch1_sg_idle1_inferred__0/i__carry\(14),
      I5 => \^taildesc_lsb_int_reg[31]_0\(14),
      O => S(3)
    );
\i__carry_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^taildesc_lsb_int_reg[31]_0\(9),
      I1 => \ch1_sg_idle1_inferred__0/i__carry\(9),
      I2 => \^taildesc_lsb_int_reg[31]_0\(10),
      I3 => \ch1_sg_idle1_inferred__0/i__carry\(10),
      I4 => \ch1_sg_idle1_inferred__0/i__carry\(11),
      I5 => \^taildesc_lsb_int_reg[31]_0\(11),
      O => S(2)
    );
\i__carry_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^taildesc_lsb_int_reg[31]_0\(8),
      I1 => \ch1_sg_idle1_inferred__0/i__carry\(8),
      I2 => \^taildesc_lsb_int_reg[31]_0\(6),
      I3 => \ch1_sg_idle1_inferred__0/i__carry\(6),
      I4 => \ch1_sg_idle1_inferred__0/i__carry\(7),
      I5 => \^taildesc_lsb_int_reg[31]_0\(7),
      O => S(1)
    );
\i__carry_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^taildesc_lsb_int_reg[31]_0\(3),
      I1 => \ch1_sg_idle1_inferred__0/i__carry\(3),
      I2 => \^taildesc_lsb_int_reg[31]_0\(4),
      I3 => \ch1_sg_idle1_inferred__0/i__carry\(4),
      I4 => \ch1_sg_idle1_inferred__0/i__carry\(5),
      I5 => \^taildesc_lsb_int_reg[31]_0\(5),
      O => S(0)
    );
idle_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EFEA"
    )
        port map (
      I0 => \^idle_reg_0\,
      I1 => cdma_tvect_out(2),
      I2 => \^dmacr_i_reg[3]_0\,
      I3 => idle_reg_1,
      I4 => \sig_dma_go0__0\,
      O => idle_i_1_n_0
    );
idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => idle_i_1_n_0,
      Q => \^idle_reg_0\,
      R => '0'
    );
introut_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_DMACR_SG.sig_dly_irqen_reg_reg_n_0\,
      I1 => sig_reg2sg_dmasr(13),
      I2 => ioc_irq_reg_n_0,
      I3 => \GEN_DMACR_SG.sig_ioc_irqen_reg_reg_n_0\,
      I4 => err_irq_reg_n_0,
      I5 => \GEN_DMACR_SG.sig_err_irqen_reg_reg_n_0\,
      O => introut0
    );
introut_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => introut0,
      Q => cdma_introut,
      R => \out\
    );
ioc_irq_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF777F0FFF000"
    )
        port map (
      I0 => s_axi_lite_wdata(12),
      I1 => ioc_irq_reg_0,
      I2 => cdma_tvect_out(3),
      I3 => \^dmacr_i_reg[3]_0\,
      I4 => axi_cdma_tstvec(0),
      I5 => ioc_irq_reg_n_0,
      O => ioc_irq_i_1_n_0
    );
ioc_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => ioc_irq_i_1_n_0,
      Q => ioc_irq_reg_n_0,
      R => \out\
    );
irqdelay_wren_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \dmacr_i_reg[4]_0\,
      I1 => irqdelay_wren_i_2_n_0,
      I2 => irqdelay_wren_i_3_n_0,
      I3 => irqdelay_wren_i_4_n_0,
      O => irqdelay_wren0
    );
irqdelay_wren_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^dmacr_i_reg[31]_0\(0),
      I1 => s_axi_lite_wdata(24),
      I2 => s_axi_lite_wdata(26),
      I3 => \^dmacr_i_reg[31]_0\(2),
      I4 => s_axi_lite_wdata(25),
      I5 => \^dmacr_i_reg[31]_0\(1),
      O => irqdelay_wren_i_2_n_0
    );
irqdelay_wren_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^dmacr_i_reg[31]_0\(3),
      I1 => s_axi_lite_wdata(27),
      I2 => s_axi_lite_wdata(29),
      I3 => \^dmacr_i_reg[31]_0\(5),
      I4 => s_axi_lite_wdata(28),
      I5 => \^dmacr_i_reg[31]_0\(4),
      O => irqdelay_wren_i_3_n_0
    );
irqdelay_wren_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^dmacr_i_reg[31]_0\(6),
      I1 => s_axi_lite_wdata(30),
      I2 => \^dmacr_i_reg[31]_0\(7),
      I3 => s_axi_lite_wdata(31),
      O => irqdelay_wren_i_4_n_0
    );
irqdelay_wren_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => irqdelay_wren0,
      Q => sig_reg2sg_irqdelay_wren,
      R => \out\
    );
irqthresh_wren_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \dmacr_i_reg[4]_0\,
      I1 => irqthresh_wren_i_2_n_0,
      I2 => irqthresh_wren_i_3_n_0,
      I3 => irqthresh_wren_i_4_n_0,
      O => irqthresh_wren0
    );
irqthresh_wren_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^dmacr_i_reg[23]_0\(0),
      I1 => s_axi_lite_wdata(16),
      I2 => s_axi_lite_wdata(18),
      I3 => \^dmacr_i_reg[23]_0\(2),
      I4 => s_axi_lite_wdata(17),
      I5 => \^dmacr_i_reg[23]_0\(1),
      O => irqthresh_wren_i_2_n_0
    );
irqthresh_wren_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^dmacr_i_reg[23]_0\(3),
      I1 => s_axi_lite_wdata(19),
      I2 => s_axi_lite_wdata(21),
      I3 => \^dmacr_i_reg[23]_0\(5),
      I4 => s_axi_lite_wdata(20),
      I5 => \^dmacr_i_reg[23]_0\(4),
      O => irqthresh_wren_i_3_n_0
    );
irqthresh_wren_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^dmacr_i_reg[23]_0\(6),
      I1 => s_axi_lite_wdata(22),
      I2 => \^dmacr_i_reg[23]_0\(7),
      I3 => s_axi_lite_wdata(23),
      O => irqthresh_wren_i_4_n_0
    );
irqthresh_wren_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => irqthresh_wren0,
      Q => sig_reg2sg_irqthresh_wren,
      R => \out\
    );
sg_decerr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sg_decerr_reg_1,
      Q => \^sg_decerr_reg_0\,
      R => \out\
    );
sg_ftch_error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sg_ftch_error0,
      Q => \^sg_ftch_error\,
      R => \out\
    );
sg_interr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sg_interr_reg_1,
      Q => \^sg_interr_reg_0\,
      R => \out\
    );
sg_slverr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sg_slverr_reg_1,
      Q => \^sg_slverr_reg_0\,
      R => \out\
    );
sg_updt_error_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^dma_decerr_reg_0\,
      I1 => cdma_tvect_out(4),
      I2 => cdma_tvect_out(6),
      I3 => cdma_tvect_out(5),
      I4 => \^dma_slverr_reg_0\,
      I5 => \^dma_interr_reg_0\,
      O => sg_updt_error0
    );
sg_updt_error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sg_updt_error0,
      Q => \^sg_updt_error\,
      R => \out\
    );
sig_btt_register_del_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_axi2ip_wrce(1),
      Q => sig_btt_register_del,
      R => \out\
    );
\sig_btt_register_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(0),
      Q => \^sig_btt_register_reg[25]_0\(0),
      R => \out\
    );
\sig_btt_register_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(10),
      Q => \^sig_btt_register_reg[25]_0\(10),
      R => \out\
    );
\sig_btt_register_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(11),
      Q => \^sig_btt_register_reg[25]_0\(11),
      R => \out\
    );
\sig_btt_register_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(12),
      Q => \^sig_btt_register_reg[25]_0\(12),
      R => \out\
    );
\sig_btt_register_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(13),
      Q => \^sig_btt_register_reg[25]_0\(13),
      R => \out\
    );
\sig_btt_register_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(14),
      Q => \^sig_btt_register_reg[25]_0\(14),
      R => \out\
    );
\sig_btt_register_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(15),
      Q => \^sig_btt_register_reg[25]_0\(15),
      R => \out\
    );
\sig_btt_register_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(16),
      Q => \^sig_btt_register_reg[25]_0\(16),
      R => \out\
    );
\sig_btt_register_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(17),
      Q => \^sig_btt_register_reg[25]_0\(17),
      R => \out\
    );
\sig_btt_register_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(18),
      Q => \^sig_btt_register_reg[25]_0\(18),
      R => \out\
    );
\sig_btt_register_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(19),
      Q => \^sig_btt_register_reg[25]_0\(19),
      R => \out\
    );
\sig_btt_register_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(1),
      Q => \^sig_btt_register_reg[25]_0\(1),
      R => \out\
    );
\sig_btt_register_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(20),
      Q => \^sig_btt_register_reg[25]_0\(20),
      R => \out\
    );
\sig_btt_register_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(21),
      Q => \^sig_btt_register_reg[25]_0\(21),
      R => \out\
    );
\sig_btt_register_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(22),
      Q => \^sig_btt_register_reg[25]_0\(22),
      R => \out\
    );
\sig_btt_register_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(23),
      Q => \^sig_btt_register_reg[25]_0\(23),
      R => \out\
    );
\sig_btt_register_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(24),
      Q => \^sig_btt_register_reg[25]_0\(24),
      R => \out\
    );
\sig_btt_register_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(25),
      Q => \^sig_btt_register_reg[25]_0\(25),
      R => \out\
    );
\sig_btt_register_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(2),
      Q => \^sig_btt_register_reg[25]_0\(2),
      R => \out\
    );
\sig_btt_register_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(3),
      Q => \^sig_btt_register_reg[25]_0\(3),
      R => \out\
    );
\sig_btt_register_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(4),
      Q => \^sig_btt_register_reg[25]_0\(4),
      R => \out\
    );
\sig_btt_register_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(5),
      Q => \^sig_btt_register_reg[25]_0\(5),
      R => \out\
    );
\sig_btt_register_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(6),
      Q => \^sig_btt_register_reg[25]_0\(6),
      R => \out\
    );
\sig_btt_register_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(7),
      Q => \^sig_btt_register_reg[25]_0\(7),
      R => \out\
    );
\sig_btt_register_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(8),
      Q => \^sig_btt_register_reg[25]_0\(8),
      R => \out\
    );
\sig_btt_register_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(9),
      Q => \^sig_btt_register_reg[25]_0\(9),
      R => \out\
    );
\sig_da_register_lsb_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(0),
      Q => \^sig_da_register_lsb_reg[25]_0\(0),
      R => \out\
    );
\sig_da_register_lsb_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(10),
      Q => \^sig_da_register_lsb_reg[25]_0\(10),
      R => \out\
    );
\sig_da_register_lsb_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(11),
      Q => \^sig_da_register_lsb_reg[25]_0\(11),
      R => \out\
    );
\sig_da_register_lsb_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(12),
      Q => \^sig_da_register_lsb_reg[25]_0\(12),
      R => \out\
    );
\sig_da_register_lsb_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(13),
      Q => \^sig_da_register_lsb_reg[25]_0\(13),
      R => \out\
    );
\sig_da_register_lsb_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(14),
      Q => \^sig_da_register_lsb_reg[25]_0\(14),
      R => \out\
    );
\sig_da_register_lsb_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(15),
      Q => \^sig_da_register_lsb_reg[25]_0\(15),
      R => \out\
    );
\sig_da_register_lsb_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(16),
      Q => \^sig_da_register_lsb_reg[25]_0\(16),
      R => \out\
    );
\sig_da_register_lsb_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(17),
      Q => \^sig_da_register_lsb_reg[25]_0\(17),
      R => \out\
    );
\sig_da_register_lsb_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(18),
      Q => \^sig_da_register_lsb_reg[25]_0\(18),
      R => \out\
    );
\sig_da_register_lsb_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(19),
      Q => \^sig_da_register_lsb_reg[25]_0\(19),
      R => \out\
    );
\sig_da_register_lsb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(1),
      Q => \^sig_da_register_lsb_reg[25]_0\(1),
      R => \out\
    );
\sig_da_register_lsb_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(20),
      Q => \^sig_da_register_lsb_reg[25]_0\(20),
      R => \out\
    );
\sig_da_register_lsb_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(21),
      Q => \^sig_da_register_lsb_reg[25]_0\(21),
      R => \out\
    );
\sig_da_register_lsb_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(22),
      Q => \^sig_da_register_lsb_reg[25]_0\(22),
      R => \out\
    );
\sig_da_register_lsb_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(23),
      Q => \^sig_da_register_lsb_reg[25]_0\(23),
      R => \out\
    );
\sig_da_register_lsb_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(24),
      Q => \^sig_da_register_lsb_reg[25]_0\(24),
      R => \out\
    );
\sig_da_register_lsb_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(25),
      Q => \^sig_da_register_lsb_reg[25]_0\(25),
      R => \out\
    );
\sig_da_register_lsb_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(26),
      Q => sig_reg2cntlr_dest_addr(26),
      R => \out\
    );
\sig_da_register_lsb_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(27),
      Q => sig_reg2cntlr_dest_addr(27),
      R => \out\
    );
\sig_da_register_lsb_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(28),
      Q => sig_reg2cntlr_dest_addr(28),
      R => \out\
    );
\sig_da_register_lsb_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(29),
      Q => sig_reg2cntlr_dest_addr(29),
      R => \out\
    );
\sig_da_register_lsb_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(2),
      Q => \^sig_da_register_lsb_reg[25]_0\(2),
      R => \out\
    );
\sig_da_register_lsb_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(30),
      Q => sig_reg2cntlr_dest_addr(30),
      R => \out\
    );
\sig_da_register_lsb_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(31),
      Q => sig_reg2cntlr_dest_addr(31),
      R => \out\
    );
\sig_da_register_lsb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(3),
      Q => \^sig_da_register_lsb_reg[25]_0\(3),
      R => \out\
    );
\sig_da_register_lsb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(4),
      Q => \^sig_da_register_lsb_reg[25]_0\(4),
      R => \out\
    );
\sig_da_register_lsb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(5),
      Q => \^sig_da_register_lsb_reg[25]_0\(5),
      R => \out\
    );
\sig_da_register_lsb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(6),
      Q => \^sig_da_register_lsb_reg[25]_0\(6),
      R => \out\
    );
\sig_da_register_lsb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(7),
      Q => \^sig_da_register_lsb_reg[25]_0\(7),
      R => \out\
    );
\sig_da_register_lsb_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(8),
      Q => \^sig_da_register_lsb_reg[25]_0\(8),
      R => \out\
    );
\sig_da_register_lsb_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(9),
      Q => \^sig_da_register_lsb_reg[25]_0\(9),
      R => \out\
    );
sig_dma_go_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => \^sig_dma_go_reg_0\,
      I1 => sig_axi2ip_wrce(1),
      I2 => sig_btt_register_del,
      I3 => \sig_dma_go0__0\,
      O => sig_dma_go_i_1_n_0
    );
sig_dma_go_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_dma_go_i_1_n_0,
      Q => \^sig_dma_go_reg_0\,
      R => '0'
    );
\sig_sa_register_lsb_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(0),
      Q => \^sig_sa_register_lsb_reg[25]_0\(0),
      R => \out\
    );
\sig_sa_register_lsb_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(10),
      Q => \^sig_sa_register_lsb_reg[25]_0\(10),
      R => \out\
    );
\sig_sa_register_lsb_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(11),
      Q => \^sig_sa_register_lsb_reg[25]_0\(11),
      R => \out\
    );
\sig_sa_register_lsb_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(12),
      Q => \^sig_sa_register_lsb_reg[25]_0\(12),
      R => \out\
    );
\sig_sa_register_lsb_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(13),
      Q => \^sig_sa_register_lsb_reg[25]_0\(13),
      R => \out\
    );
\sig_sa_register_lsb_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(14),
      Q => \^sig_sa_register_lsb_reg[25]_0\(14),
      R => \out\
    );
\sig_sa_register_lsb_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(15),
      Q => \^sig_sa_register_lsb_reg[25]_0\(15),
      R => \out\
    );
\sig_sa_register_lsb_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(16),
      Q => \^sig_sa_register_lsb_reg[25]_0\(16),
      R => \out\
    );
\sig_sa_register_lsb_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(17),
      Q => \^sig_sa_register_lsb_reg[25]_0\(17),
      R => \out\
    );
\sig_sa_register_lsb_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(18),
      Q => \^sig_sa_register_lsb_reg[25]_0\(18),
      R => \out\
    );
\sig_sa_register_lsb_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(19),
      Q => \^sig_sa_register_lsb_reg[25]_0\(19),
      R => \out\
    );
\sig_sa_register_lsb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(1),
      Q => \^sig_sa_register_lsb_reg[25]_0\(1),
      R => \out\
    );
\sig_sa_register_lsb_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(20),
      Q => \^sig_sa_register_lsb_reg[25]_0\(20),
      R => \out\
    );
\sig_sa_register_lsb_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(21),
      Q => \^sig_sa_register_lsb_reg[25]_0\(21),
      R => \out\
    );
\sig_sa_register_lsb_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(22),
      Q => \^sig_sa_register_lsb_reg[25]_0\(22),
      R => \out\
    );
\sig_sa_register_lsb_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(23),
      Q => \^sig_sa_register_lsb_reg[25]_0\(23),
      R => \out\
    );
\sig_sa_register_lsb_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(24),
      Q => \^sig_sa_register_lsb_reg[25]_0\(24),
      R => \out\
    );
\sig_sa_register_lsb_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(25),
      Q => \^sig_sa_register_lsb_reg[25]_0\(25),
      R => \out\
    );
\sig_sa_register_lsb_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(26),
      Q => sig_reg2cntlr_src_addr(26),
      R => \out\
    );
\sig_sa_register_lsb_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(27),
      Q => sig_reg2cntlr_src_addr(27),
      R => \out\
    );
\sig_sa_register_lsb_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(28),
      Q => sig_reg2cntlr_src_addr(28),
      R => \out\
    );
\sig_sa_register_lsb_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(29),
      Q => sig_reg2cntlr_src_addr(29),
      R => \out\
    );
\sig_sa_register_lsb_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(2),
      Q => \^sig_sa_register_lsb_reg[25]_0\(2),
      R => \out\
    );
\sig_sa_register_lsb_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(30),
      Q => sig_reg2cntlr_src_addr(30),
      R => \out\
    );
\sig_sa_register_lsb_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(31),
      Q => sig_reg2cntlr_src_addr(31),
      R => \out\
    );
\sig_sa_register_lsb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(3),
      Q => \^sig_sa_register_lsb_reg[25]_0\(3),
      R => \out\
    );
\sig_sa_register_lsb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(4),
      Q => \^sig_sa_register_lsb_reg[25]_0\(4),
      R => \out\
    );
\sig_sa_register_lsb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(5),
      Q => \^sig_sa_register_lsb_reg[25]_0\(5),
      R => \out\
    );
\sig_sa_register_lsb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(6),
      Q => \^sig_sa_register_lsb_reg[25]_0\(6),
      R => \out\
    );
\sig_sa_register_lsb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(7),
      Q => \^sig_sa_register_lsb_reg[25]_0\(7),
      R => \out\
    );
\sig_sa_register_lsb_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(8),
      Q => \^sig_sa_register_lsb_reg[25]_0\(8),
      R => \out\
    );
\sig_sa_register_lsb_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(9),
      Q => \^sig_sa_register_lsb_reg[25]_0\(9),
      R => \out\
    );
sig_sg_run_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_reg2sgcntlr_currdesc_updated,
      I1 => cdma_tvect_out(1),
      O => currdesc_updated_reg_0
    );
sig_to_edge_detect_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tailpntr_updated_d1,
      I1 => tailpntr_updated_d2,
      O => sig_reg2sg_tailpntr_updated
    );
\taildesc_lsb_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(10),
      Q => \^taildesc_lsb_int_reg[31]_0\(4),
      R => SR(0)
    );
\taildesc_lsb_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(11),
      Q => \^taildesc_lsb_int_reg[31]_0\(5),
      R => SR(0)
    );
\taildesc_lsb_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(12),
      Q => \^taildesc_lsb_int_reg[31]_0\(6),
      R => SR(0)
    );
\taildesc_lsb_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(13),
      Q => \^taildesc_lsb_int_reg[31]_0\(7),
      R => SR(0)
    );
\taildesc_lsb_int_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(14),
      Q => \^taildesc_lsb_int_reg[31]_0\(8),
      R => SR(0)
    );
\taildesc_lsb_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(15),
      Q => \^taildesc_lsb_int_reg[31]_0\(9),
      R => SR(0)
    );
\taildesc_lsb_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(16),
      Q => \^taildesc_lsb_int_reg[31]_0\(10),
      R => SR(0)
    );
\taildesc_lsb_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(17),
      Q => \^taildesc_lsb_int_reg[31]_0\(11),
      R => SR(0)
    );
\taildesc_lsb_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(18),
      Q => \^taildesc_lsb_int_reg[31]_0\(12),
      R => SR(0)
    );
\taildesc_lsb_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(19),
      Q => \^taildesc_lsb_int_reg[31]_0\(13),
      R => SR(0)
    );
\taildesc_lsb_int_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(20),
      Q => \^taildesc_lsb_int_reg[31]_0\(14),
      R => SR(0)
    );
\taildesc_lsb_int_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(21),
      Q => \^taildesc_lsb_int_reg[31]_0\(15),
      R => SR(0)
    );
\taildesc_lsb_int_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(22),
      Q => \^taildesc_lsb_int_reg[31]_0\(16),
      R => SR(0)
    );
\taildesc_lsb_int_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(23),
      Q => \^taildesc_lsb_int_reg[31]_0\(17),
      R => SR(0)
    );
\taildesc_lsb_int_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(24),
      Q => \^taildesc_lsb_int_reg[31]_0\(18),
      R => SR(0)
    );
\taildesc_lsb_int_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(25),
      Q => \^taildesc_lsb_int_reg[31]_0\(19),
      R => SR(0)
    );
\taildesc_lsb_int_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(26),
      Q => sig_reg2sg_taildesc(26),
      R => SR(0)
    );
\taildesc_lsb_int_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(27),
      Q => sig_reg2sg_taildesc(27),
      R => SR(0)
    );
\taildesc_lsb_int_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(28),
      Q => sig_reg2sg_taildesc(28),
      R => SR(0)
    );
\taildesc_lsb_int_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(29),
      Q => sig_reg2sg_taildesc(29),
      R => SR(0)
    );
\taildesc_lsb_int_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(30),
      Q => \^taildesc_lsb_int_reg[31]_0\(20),
      R => SR(0)
    );
\taildesc_lsb_int_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(31),
      Q => \^taildesc_lsb_int_reg[31]_0\(21),
      R => SR(0)
    );
\taildesc_lsb_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(6),
      Q => \^taildesc_lsb_int_reg[31]_0\(0),
      R => SR(0)
    );
\taildesc_lsb_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(7),
      Q => \^taildesc_lsb_int_reg[31]_0\(1),
      R => SR(0)
    );
\taildesc_lsb_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(8),
      Q => \^taildesc_lsb_int_reg[31]_0\(2),
      R => SR(0)
    );
\taildesc_lsb_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(9),
      Q => \^taildesc_lsb_int_reg[31]_0\(3),
      R => SR(0)
    );
tailpntr_updated_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => tailpntr_updated_d1,
      Q => tailpntr_updated_d2,
      R => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_simple_cntlr is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_pop_s2mm_sts_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_set_idle_reg_0 : out STD_LOGIC;
    sig_sm_clr_idle_reg_0 : out STD_LOGIC;
    axi_cdma_tstvec : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cntl2s2mm_cmd_tvalid : out STD_LOGIC;
    sig_cntlr2rst_halt_cmplt : out STD_LOGIC;
    cdma_tvect_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_mm2s_status_reg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_s2mm_status_reg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_ld_cmd_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_ld_cmd_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_s2mm_status_reg_reg[6]_0\ : out STD_LOGIC;
    \sig_s2mm_status_reg_reg[5]_0\ : out STD_LOGIC;
    sig_sm_state0 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_sm_clr_idle_ns : in STD_LOGIC;
    sig_rst2sgcntl_halt : in STD_LOGIC;
    sig_halt_cmplt_reg_reg_0 : in STD_LOGIC;
    cntlr2reg_interr_set0 : in STD_LOGIC;
    sig_sm_state_ns1 : in STD_LOGIC;
    reg_dma_sg_mode : in STD_LOGIC;
    sig_dm_s2mm_sts_tvalid : in STD_LOGIC;
    sig_dm_mm2s_sts_tvalid : in STD_LOGIC;
    sig_data2all_tlast_error : in STD_LOGIC;
    sig_calc2dm_calc_err : in STD_LOGIC;
    sig_dm_mm2s_err : in STD_LOGIC;
    sig_sgcntlr2reg_new_curdesc_wren : in STD_LOGIC;
    sig_dm_mm2s_cmd_tready : in STD_LOGIC;
    sig_dm_s2mm_cmd_tready : in STD_LOGIC;
    dma_decerr_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dma_slverr_reg : in STD_LOGIC;
    dma_decerr_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_mm2s_status_reg_reg[6]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_s2mm_status_reg_reg[6]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_simple_cntlr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_simple_cntlr is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_sig_sm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_sm_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_sm_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_sm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_cntl2s2mm_cmd_tvalid\ : STD_LOGIC;
  signal \^sig_cntlr2rst_halt_cmplt\ : STD_LOGIC;
  signal sig_halt_cmplt_reg_i_1_n_0 : STD_LOGIC;
  signal sig_mm2s_decerr : STD_LOGIC;
  signal sig_mm2s_slverr : STD_LOGIC;
  signal \^sig_mm2s_status_reg_reg[4]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_s2mm_decerr : STD_LOGIC;
  signal sig_s2mm_slverr : STD_LOGIC;
  signal \^sig_s2mm_status_reg_reg[4]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sig_sm_clr_idle_reg_0\ : STD_LOGIC;
  signal sig_sm_pop_mm2s_sts_ns : STD_LOGIC;
  signal sig_sm_pop_s2mm_sts_ns : STD_LOGIC;
  signal \^sig_sm_pop_s2mm_sts_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_sm_set_err : STD_LOGIC;
  signal sig_sm_set_idle_ns : STD_LOGIC;
  signal \^sig_sm_set_idle_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_sig_sm_state[1]_i_2\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_sm_state[3]_i_1\ : label is "soft_lutpair342";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_sm_state_reg[0]\ : label is "init:00000001,xfer_done:01000000,ld_dm_cmd:00000100,get_mm2s_status:00001000,get_s2mm_status:00010000,score_status:00100000,wait_for_go:00000010,error_trap:10000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_sm_state_reg[1]\ : label is "init:00000001,xfer_done:01000000,ld_dm_cmd:00000100,get_mm2s_status:00001000,get_s2mm_status:00010000,score_status:00100000,wait_for_go:00000010,error_trap:10000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_sm_state_reg[3]\ : label is "init:00000001,xfer_done:01000000,ld_dm_cmd:00000100,get_mm2s_status:00001000,get_s2mm_status:00010000,score_status:00100000,wait_for_go:00000010,error_trap:10000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_sm_state_reg[4]\ : label is "init:00000001,xfer_done:01000000,ld_dm_cmd:00000100,get_mm2s_status:00001000,get_s2mm_status:00010000,score_status:00100000,wait_for_go:00000010,error_trap:10000000";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[70]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[70]_i_1__0\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \cdma_tvect_out[4]_INST_0\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \cdma_tvect_out[5]_INST_0\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of sig_sm_pop_mm2s_sts_i_1 : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of sig_sm_set_idle_i_1 : label is "soft_lutpair343";
begin
  E(0) <= \^e\(0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  sig_cntl2s2mm_cmd_tvalid <= \^sig_cntl2s2mm_cmd_tvalid\;
  sig_cntlr2rst_halt_cmplt <= \^sig_cntlr2rst_halt_cmplt\;
  \sig_mm2s_status_reg_reg[4]_0\(0) <= \^sig_mm2s_status_reg_reg[4]_0\(0);
  \sig_s2mm_status_reg_reg[4]_0\(0) <= \^sig_s2mm_status_reg_reg[4]_0\(0);
  sig_sm_clr_idle_reg_0 <= \^sig_sm_clr_idle_reg_0\;
  sig_sm_pop_s2mm_sts_reg_0(0) <= \^sig_sm_pop_s2mm_sts_reg_0\(0);
  sig_sm_set_idle_reg_0 <= \^sig_sm_set_idle_reg_0\;
\FSM_onehot_sig_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAEFFFFAAAE"
    )
        port map (
      I0 => \FSM_onehot_sig_sm_state_reg_n_0_[0]\,
      I1 => sig_sm_set_err,
      I2 => \FSM_onehot_sig_sm_state[1]_i_2_n_0\,
      I3 => cntlr2reg_interr_set0,
      I4 => \^q\(0),
      I5 => sig_sm_state_ns1,
      O => \FSM_onehot_sig_sm_state[1]_i_1_n_0\
    );
\FSM_onehot_sig_sm_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_mm2s_slverr,
      I1 => sig_s2mm_slverr,
      I2 => sig_mm2s_decerr,
      I3 => sig_s2mm_decerr,
      O => \FSM_onehot_sig_sm_state[1]_i_2_n_0\
    );
\FSM_onehot_sig_sm_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => \^sig_sm_clr_idle_reg_0\,
      I1 => sig_dm_mm2s_sts_tvalid,
      I2 => reg_dma_sg_mode,
      I3 => \^q\(1),
      O => \FSM_onehot_sig_sm_state[3]_i_1_n_0\
    );
\FSM_onehot_sig_sm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_sig_sm_state_reg_n_0_[0]\,
      S => sig_sm_state0
    );
\FSM_onehot_sig_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_onehot_sig_sm_state[1]_i_1_n_0\,
      Q => \^q\(0),
      R => sig_sm_state0
    );
\FSM_onehot_sig_sm_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_onehot_sig_sm_state[3]_i_1_n_0\,
      Q => \^q\(1),
      R => sig_sm_state0
    );
\FSM_onehot_sig_sm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \^q\(2),
      R => sig_sm_state0
    );
\I_REGISTER_BLOCK/dma_decerr_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE000E0"
    )
        port map (
      I0 => sig_s2mm_decerr,
      I1 => sig_mm2s_decerr,
      I2 => sig_sm_set_err,
      I3 => reg_dma_sg_mode,
      I4 => dma_decerr_reg(1),
      I5 => dma_decerr_reg_0,
      O => \sig_s2mm_status_reg_reg[5]_0\
    );
\I_REGISTER_BLOCK/dma_slverr_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE000E0"
    )
        port map (
      I0 => sig_s2mm_slverr,
      I1 => sig_mm2s_slverr,
      I2 => sig_sm_set_err,
      I3 => reg_dma_sg_mode,
      I4 => dma_decerr_reg(0),
      I5 => dma_slverr_reg,
      O => \sig_s2mm_status_reg_reg[6]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[70]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \^sig_cntl2s2mm_cmd_tvalid\,
      I1 => reg_dma_sg_mode,
      I2 => sig_sgcntlr2reg_new_curdesc_wren,
      I3 => sig_dm_mm2s_cmd_tready,
      O => sig_sm_ld_cmd_reg_0(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[70]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \^sig_cntl2s2mm_cmd_tvalid\,
      I1 => reg_dma_sg_mode,
      I2 => sig_sgcntlr2reg_new_curdesc_wren,
      I3 => sig_dm_s2mm_cmd_tready,
      O => sig_sm_ld_cmd_reg_1(0)
    );
\cdma_tvect_out[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => sig_sm_set_err,
      I1 => sig_mm2s_decerr,
      I2 => sig_s2mm_decerr,
      O => cdma_tvect_out(0)
    );
\cdma_tvect_out[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => sig_sm_set_err,
      I1 => sig_mm2s_slverr,
      I2 => sig_s2mm_slverr,
      O => cdma_tvect_out(1)
    );
\cdma_tvect_out[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => sig_sm_set_err,
      I1 => sig_data2all_tlast_error,
      I2 => sig_calc2dm_calc_err,
      I3 => \^sig_mm2s_status_reg_reg[4]_0\(0),
      I4 => \^sig_s2mm_status_reg_reg[4]_0\(0),
      I5 => sig_dm_mm2s_err,
      O => cdma_tvect_out(2)
    );
sig_halt_cmplt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => \^sig_cntlr2rst_halt_cmplt\,
      I1 => \^sig_sm_set_idle_reg_0\,
      I2 => sig_rst2sgcntl_halt,
      I3 => sig_halt_cmplt_reg_reg_0,
      O => sig_halt_cmplt_reg_i_1_n_0
    );
sig_halt_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_halt_cmplt_reg_i_1_n_0,
      Q => \^sig_cntlr2rst_halt_cmplt\,
      R => '0'
    );
\sig_mm2s_status_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \sig_mm2s_status_reg_reg[6]_0\(0),
      Q => \^sig_mm2s_status_reg_reg[4]_0\(0),
      R => SR(0)
    );
\sig_mm2s_status_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \sig_mm2s_status_reg_reg[6]_0\(1),
      Q => sig_mm2s_decerr,
      R => SR(0)
    );
\sig_mm2s_status_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \sig_mm2s_status_reg_reg[6]_0\(2),
      Q => sig_mm2s_slverr,
      R => SR(0)
    );
\sig_s2mm_status_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^sig_sm_pop_s2mm_sts_reg_0\(0),
      D => \sig_s2mm_status_reg_reg[6]_1\(0),
      Q => \^sig_s2mm_status_reg_reg[4]_0\(0),
      R => SR(0)
    );
\sig_s2mm_status_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^sig_sm_pop_s2mm_sts_reg_0\(0),
      D => \sig_s2mm_status_reg_reg[6]_1\(1),
      Q => sig_s2mm_decerr,
      R => SR(0)
    );
\sig_s2mm_status_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^sig_sm_pop_s2mm_sts_reg_0\(0),
      D => \sig_s2mm_status_reg_reg[6]_1\(2),
      Q => sig_s2mm_slverr,
      R => SR(0)
    );
sig_sm_clr_idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_clr_idle_ns,
      Q => \^sig_sm_clr_idle_reg_0\,
      R => sig_sm_state0
    );
sig_sm_ld_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \^sig_sm_clr_idle_reg_0\,
      Q => \^sig_cntl2s2mm_cmd_tvalid\,
      R => sig_sm_state0
    );
sig_sm_pop_mm2s_sts_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^q\(1),
      I1 => reg_dma_sg_mode,
      I2 => sig_dm_mm2s_sts_tvalid,
      O => sig_sm_pop_mm2s_sts_ns
    );
sig_sm_pop_mm2s_sts_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_pop_mm2s_sts_ns,
      Q => \^e\(0),
      R => sig_sm_state0
    );
sig_sm_pop_s2mm_sts_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^q\(2),
      I1 => reg_dma_sg_mode,
      I2 => sig_dm_s2mm_sts_tvalid,
      O => sig_sm_pop_s2mm_sts_ns
    );
sig_sm_pop_s2mm_sts_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_pop_s2mm_sts_ns,
      Q => \^sig_sm_pop_s2mm_sts_reg_0\(0),
      R => sig_sm_state0
    );
sig_sm_set_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \^sig_sm_pop_s2mm_sts_reg_0\(0),
      Q => sig_sm_set_err,
      R => sig_sm_state0
    );
sig_sm_set_idle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_sig_sm_state_reg_n_0_[0]\,
      I1 => sig_sm_set_err,
      O => sig_sm_set_idle_ns
    );
sig_sm_set_idle_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_set_idle_ns,
      Q => \^sig_sm_set_idle_reg_0\,
      S => sig_sm_state0
    );
sig_sm_set_ioc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_set_err,
      Q => axi_cdma_tstvec(0),
      R => sig_sm_state0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo is
  port (
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : out STD_LOGIC;
    sig_init_reg_reg_0 : out STD_LOGIC;
    sig_ftch_sm_state_ns1 : out STD_LOGIC;
    sig_init_reg_reg_1 : out STD_LOGIC;
    sig_init_reg_reg_2 : out STD_LOGIC;
    sig_init_reg_reg_3 : out STD_LOGIC;
    sig_init_reg_reg_4 : out STD_LOGIC;
    sig_init_reg_reg_5 : out STD_LOGIC;
    sig_init_reg_reg_6 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_4 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_5 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_6 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_7 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sig_ftch_sm_state_reg[1]\ : in STD_LOGIC;
    sig_dm_mm2s_cmd_tready : in STD_LOGIC;
    reg_dma_sg_mode : in STD_LOGIC;
    ch1_ftch_queue_empty : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    sig_init_done_2 : in STD_LOGIC;
    sig_init_done_3 : in STD_LOGIC;
    sig_init_done_4 : in STD_LOGIC;
    sig_init_done_5 : in STD_LOGIC;
    sig_init_done_6 : in STD_LOGIC;
    sig_init_done_7 : in STD_LOGIC;
    sig_init_done_8 : in STD_LOGIC;
    sig_init_done_13 : in STD_LOGIC;
    sig_init_done_9 : in STD_LOGIC;
    sig_init_done_10 : in STD_LOGIC;
    sig_init_done_11 : in STD_LOGIC;
    sig_init_done_12 : in STD_LOGIC;
    sig_cntl2s2mm_cmd_tvalid : in STD_LOGIC;
    sig_sgcntlr2reg_new_curdesc_wren : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\ : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\ : in STD_LOGIC_VECTOR ( 62 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo is
  signal \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6_n_0\ : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_empty_reg_reg_0\ : STD_LOGIC;
  signal sig_init_done_14 : STD_LOGIC;
  signal \sig_init_done_i_1__9_n_0\ : STD_LOGIC;
  signal \^sig_init_reg_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_init_done_i_1 : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__10\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__11\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__12\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__13\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__14\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__3\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__4\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__5\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__6\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__7\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__8\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__9\ : label is "soft_lutpair180";
begin
  \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ <= \^use_single_reg.sig_regfifo_empty_reg_reg_0\;
  sig_init_reg_reg_0 <= \^sig_init_reg_reg_0\;
\FSM_sequential_sig_ftch_sm_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \FSM_sequential_sig_ftch_sm_state_reg[1]\,
      I1 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I2 => sig_dm_mm2s_cmd_tready,
      I3 => reg_dma_sg_mode,
      I4 => ch1_ftch_queue_empty,
      O => sig_ftch_sm_state_ns1
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(0),
      Q => Q(0),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(10),
      Q => Q(10),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(11),
      Q => Q(11),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(12),
      Q => Q(12),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(13),
      Q => Q(13),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(14),
      Q => Q(14),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(15),
      Q => Q(15),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(16),
      Q => Q(16),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(17),
      Q => Q(17),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(18),
      Q => Q(18),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(19),
      Q => Q(19),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(1),
      Q => Q(1),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(20),
      Q => Q(20),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(21),
      Q => Q(21),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(22),
      Q => Q(22),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(23),
      Q => Q(23),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(24),
      Q => Q(24),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(25),
      Q => Q(25),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(26),
      Q => Q(26),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(2),
      Q => Q(2),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => '1',
      Q => Q(27),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(27),
      Q => Q(28),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(28),
      Q => Q(29),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(29),
      Q => Q(30),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(30),
      Q => Q(31),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(31),
      Q => Q(32),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(3),
      Q => Q(3),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(32),
      Q => Q(33),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(33),
      Q => Q(34),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(34),
      Q => Q(35),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(35),
      Q => Q(36),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(36),
      Q => Q(37),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(37),
      Q => Q(38),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(38),
      Q => Q(39),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(39),
      Q => Q(40),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(40),
      Q => Q(41),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(41),
      Q => Q(42),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(4),
      Q => Q(4),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(42),
      Q => Q(43),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(43),
      Q => Q(44),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(44),
      Q => Q(45),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(45),
      Q => Q(46),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(46),
      Q => Q(47),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(47),
      Q => Q(48),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(48),
      Q => Q(49),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(49),
      Q => Q(50),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(50),
      Q => Q(51),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(51),
      Q => Q(52),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(5),
      Q => Q(5),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(52),
      Q => Q(53),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(53),
      Q => Q(54),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(54),
      Q => Q(55),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(55),
      Q => Q(56),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(56),
      Q => Q(57),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(57),
      Q => Q(58),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(58),
      Q => Q(59),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(59),
      Q => Q(60),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(60),
      Q => Q(61),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(61),
      Q => Q(62),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(6),
      Q => Q(6),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(62),
      Q => Q(63),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(7),
      Q => Q(7),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(8),
      Q => Q(8),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(9),
      Q => Q(9),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEEEAEFFFFFFFF"
    )
        port map (
      I0 => sig_init_done_14,
      I1 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I2 => sig_cntl2s2mm_cmd_tvalid,
      I3 => reg_dma_sg_mode,
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6_n_0\,
      Q => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      Q => sig_cmd2mstr_cmd_valid,
      R => '0'
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_init_reg_reg_0\,
      I1 => \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      I2 => sig_init_done_reg_0,
      I3 => sig_init_done,
      O => sig_init_reg_reg_1
    );
\sig_init_done_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_init_reg_reg_0\,
      I1 => \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      I2 => sig_init_done_reg_0,
      I3 => sig_init_done_0,
      O => sig_init_reg_reg_2
    );
\sig_init_done_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_init_reg_reg_0\,
      I1 => \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      I2 => sig_init_done_reg_0,
      I3 => sig_init_done_1,
      O => sig_init_reg_reg_3
    );
\sig_init_done_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_init_done_reg_0,
      I1 => sig_init_done_13,
      I2 => \^sig_init_reg_reg_0\,
      I3 => \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3
    );
\sig_init_done_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_init_done_reg_0,
      I1 => sig_init_done_9,
      I2 => \^sig_init_reg_reg_0\,
      I3 => \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_4
    );
\sig_init_done_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_init_done_reg_0,
      I1 => sig_init_done_10,
      I2 => \^sig_init_reg_reg_0\,
      I3 => \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_5
    );
\sig_init_done_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_init_done_reg_0,
      I1 => sig_init_done_11,
      I2 => \^sig_init_reg_reg_0\,
      I3 => \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_6
    );
\sig_init_done_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_init_done_reg_0,
      I1 => sig_init_done_12,
      I2 => \^sig_init_reg_reg_0\,
      I3 => \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_7
    );
\sig_init_done_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_init_reg_reg_0\,
      I1 => \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      I2 => sig_init_done_reg_0,
      I3 => sig_init_done_2,
      O => sig_init_reg_reg_4
    );
\sig_init_done_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_init_reg_reg_0\,
      I1 => \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      I2 => sig_init_done_reg_0,
      I3 => sig_init_done_3,
      O => sig_init_reg_reg_5
    );
\sig_init_done_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_init_reg_reg_0\,
      I1 => \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      I2 => sig_init_done_reg_0,
      I3 => sig_init_done_4,
      O => sig_init_reg_reg_6
    );
\sig_init_done_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_init_done_reg_0,
      I1 => sig_init_done_5,
      I2 => \^sig_init_reg_reg_0\,
      I3 => \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_init_done_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_init_done_reg_0,
      I1 => sig_init_done_6,
      I2 => \^sig_init_reg_reg_0\,
      I3 => \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\sig_init_done_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_init_done_reg_0,
      I1 => sig_init_done_7,
      I2 => \^sig_init_reg_reg_0\,
      I3 => \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1
    );
\sig_init_done_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_init_done_reg_0,
      I1 => sig_init_done_8,
      I2 => \^sig_init_reg_reg_0\,
      I3 => \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2
    );
\sig_init_done_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_init_done_reg_0,
      I1 => sig_init_done_14,
      I2 => \^sig_init_reg_reg_0\,
      I3 => \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      O => \sig_init_done_i_1__9_n_0\
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_init_done_i_1__9_n_0\,
      Q => sig_init_done_14,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \^sig_init_reg_reg_0\,
      Q => \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      S => SR(0)
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => SR(0),
      Q => \^sig_init_reg_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo_14 is
  port (
    sig_init_done : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : out STD_LOGIC;
    \GEN_MM2S.queue_empty_new_reg\ : out STD_LOGIC;
    sig_sm_clr_idle_ns : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    sig_init_done_reg_0 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_ftch_queue_empty : in STD_LOGIC;
    reg_dma_sg_mode : in STD_LOGIC;
    sig_sm_clr_idle_reg : in STD_LOGIC;
    \GEN_MM2S.queue_dout_new_reg[121]\ : in STD_LOGIC;
    sig_sgcntl2mm2s_halt : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_clr_idle_reg_0 : in STD_LOGIC;
    sig_cntl2s2mm_cmd_tvalid : in STD_LOGIC;
    sig_sgcntlr2reg_new_curdesc_wren : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\ : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\ : in STD_LOGIC_VECTOR ( 62 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo_14 : entity is "axi_datamover_fifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo_14 is
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5_n_0\ : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_empty_reg_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ <= \^use_single_reg.sig_regfifo_empty_reg_reg_0\;
  sig_init_done <= \^sig_init_done\;
\FSM_sequential_sig_ftch_sm_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => ch1_ftch_queue_empty,
      I1 => reg_dma_sg_mode,
      I2 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I3 => sig_sm_clr_idle_reg,
      I4 => \GEN_MM2S.queue_dout_new_reg[121]\,
      I5 => sig_sgcntl2mm2s_halt,
      O => \GEN_MM2S.queue_empty_new_reg\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(0),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(0),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(10),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(10),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(11),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(11),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(12),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(12),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(13),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(13),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(14),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(14),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(15),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(15),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(16),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(16),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(17),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(17),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(18),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(18),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(19),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(19),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(1),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(1),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(20),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(20),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(21),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(21),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(22),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(22),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(23),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(23),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(24),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(24),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(25),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(25),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(26),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(26),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(2),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(2),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => '1',
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(27),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(27),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(28),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(28),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(29),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(29),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(30),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(30),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(31),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(31),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(32),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(3),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(3),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(32),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(33),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(33),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(34),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(34),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(35),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(35),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(36),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(36),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(37),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(37),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(38),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(38),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(39),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(39),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(40),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(40),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(41),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(41),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(42),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(4),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(4),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(42),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(43),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(43),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(44),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(44),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(45),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(45),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(46),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(46),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(47),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(47),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(48),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(48),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(49),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(49),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(50),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(50),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(51),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(51),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(52),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(5),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(5),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(52),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(53),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(53),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(54),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(54),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(55),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(55),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(56),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(56),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(57),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(57),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(58),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(58),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(59),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(59),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(60),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(60),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(61),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(61),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(62),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(6),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(6),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(62),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(63),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(7),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(7),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(8),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(8),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(9),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(9),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBAAAAFFFFFFFF"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => sig_cntl2s2mm_cmd_tvalid,
      I2 => reg_dma_sg_mode,
      I3 => sig_sgcntlr2reg_new_curdesc_wren,
      I4 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I5 => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5_n_0\,
      Q => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      Q => sig_cmd2mstr_cmd_valid,
      R => '0'
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
sig_sm_clr_idle_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => Q(0),
      I1 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I2 => reg_dma_sg_mode,
      I3 => sig_sm_clr_idle_reg,
      I4 => sig_sm_clr_idle_reg_0,
      O => sig_sm_clr_idle_ns
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0\ is
  port (
    sig_init_done : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ : out STD_LOGIC;
    sig_coelsc_tag_reg0 : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_init_done_reg_0 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    reg_dma_sg_mode : in STD_LOGIC;
    sig_halt_status : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2\ : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_3\ : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sgcntl2mm2s_halt : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0\ is
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4_n_0\ : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_empty_reg_reg_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__4_n_0\ : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_full_reg_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__4\ : label is "soft_lutpair177";
begin
  \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ <= \^use_single_reg.sig_regfifo_empty_reg_reg_0\;
  \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ <= \^use_single_reg.sig_regfifo_full_reg_reg_0\;
  sig_init_done <= \^sig_init_done\;
\FSM_sequential_sig_sts_sm_state[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I1 => reg_dma_sg_mode,
      I2 => sig_halt_status,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I1 => sig_wsc2stat_status_valid,
      I2 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2\,
      O => sig_coelsc_tag_reg0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(0),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(0),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(1),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(1),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(2),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(2),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(3),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(3),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(4),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(4),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(5),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(5),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(6),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(6),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_empty_reg0\,
      I1 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I2 => sig_wsc2stat_status_valid,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEAAAAAAAAAA"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\(0),
      I2 => sig_sgcntl2mm2s_halt,
      I3 => reg_dma_sg_mode,
      I4 => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2\(0),
      I5 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4_n_0\,
      Q => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800000"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2\,
      I1 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I2 => sig_wsc2stat_status_valid,
      I3 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I4 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_3\,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__4_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__4_n_0\,
      Q => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      R => '0'
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0_13\ is
  port (
    sig_init_done_0 : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rd_sts_tag_reg0 : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_init_done_reg_0 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_sig_sm_state_reg[4]\ : in STD_LOGIC;
    reg_dma_sg_mode : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sgcntl2mm2s_halt : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0_13\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0_13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0_13\ is
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3_n_0\ : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_empty_reg_reg_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__3_n_0\ : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_full_reg_reg_0\ : STD_LOGIC;
  signal \^sig_init_done_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \sig_rd_sts_tag_reg[3]_i_1\ : label is "soft_lutpair1";
begin
  \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ <= \^use_single_reg.sig_regfifo_empty_reg_reg_0\;
  \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ <= \^use_single_reg.sig_regfifo_full_reg_reg_0\;
  sig_init_done_0 <= \^sig_init_done_0\;
\FSM_onehot_sig_sm_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F0088"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I1 => Q(0),
      I2 => \FSM_onehot_sig_sm_state_reg[4]\,
      I3 => reg_dma_sg_mode,
      I4 => Q(1),
      O => D(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_1\(0),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(0),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_1\(1),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(1),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_1\(2),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(2),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_1\(3),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(3),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_1\(4),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(4),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_1\(5),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(5),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_1\(6),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(6),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_empty_reg0\,
      I1 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I2 => sig_rsc2stat_status_valid,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEAAAAAAAAAA"
    )
        port map (
      I0 => \^sig_init_done_0\,
      I1 => E(0),
      I2 => sig_sgcntl2mm2s_halt,
      I3 => reg_dma_sg_mode,
      I4 => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\(0),
      I5 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3_n_0\,
      Q => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800000"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\,
      I1 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I2 => sig_rsc2stat_status_valid,
      I3 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I4 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2\,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__3_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__3_n_0\,
      Q => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      R => '0'
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done_0\,
      R => '0'
    );
\sig_rd_sts_tag_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I1 => sig_rsc2stat_status_valid,
      I2 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\,
      O => sig_rd_sts_tag_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 41 downto 0 );
    sig_mstr2data_cmd_valid : out STD_LOGIC;
    sig_mstr2addr_cmd_valid : out STD_LOGIC;
    sig_calc_error_reg_reg_0 : out STD_LOGIC_VECTOR ( 38 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_sm_halt_reg_reg_0 : out STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    \sig_input_tag_reg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd2mstr_cmd_valid : in STD_LOGIC;
    sig_sm_halt_reg_reg_1 : in STD_LOGIC;
    sig_ld_xfer_reg_tmp_reg_0 : in STD_LOGIC;
    sig_cmd2addr_valid_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_cmd2data_valid_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc is
  signal \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \INFERRED_GEN.data_reg[3][15]_srl4_i_2_n_0\ : STD_LOGIC;
  signal \INFERRED_GEN.data_reg[3][20]_srl4_i_2__0_n_0\ : STD_LOGIC;
  signal \I_STRT_STRB_GEN/GEN_OFF_LEN_CASE.lsig_end_addr_us__37\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \I_STRT_STRB_GEN/GEN_OFF_LEN_CASE.lsig_length_adjust_us__3\ : STD_LOGIC;
  signal \I_STRT_STRB_GEN/sig_end_offset_un\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^in\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_in_0 : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal sig_addr_aligned_im0 : STD_LOGIC;
  signal sig_addr_aligned_ireg1 : STD_LOGIC;
  signal sig_addr_aligned_ireg1_i_2_n_0 : STD_LOGIC;
  signal sig_addr_aligned_ireg1_i_3_n_0 : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[10]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[13]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[15]_i_3_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[8]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[9]_i_2_n_0\ : STD_LOGIC;
  signal sig_addr_cntr_im0_msh_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[10]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[11]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[12]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[8]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[9]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[9]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_addr_cntr_lsh_kh : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_addr_incr_ge_bpdb_im1 : STD_LOGIC;
  signal sig_adjusted_addr_incr_im1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \sig_adjusted_addr_incr_ireg2[11]_i_2_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[11]_i_3_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[11]_i_4_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[11]_i_5_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_10_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_11_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_12_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_13_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_6_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_7_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_8_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_9_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_brst_cnt_eq_one_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_one_ireg1 : STD_LOGIC;
  signal sig_brst_cnt_eq_one_ireg1_i_2_n_0 : STD_LOGIC;
  signal sig_brst_cnt_eq_one_ireg1_i_3_n_0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1_i_2_n_0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1_i_3_n_0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1_i_4_n_0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1_i_5_n_0 : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_10_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_11_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_12_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_13_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_14_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[25]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[25]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[25]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_10_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_11_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_12_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_13_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_14_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_15_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_16_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_17_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_13\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_14\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_15\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_13\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_14\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_15\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[25]_i_1_n_14\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[25]_i_1_n_15\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[25]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[15]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[16]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[17]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[18]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[19]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[20]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[21]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[22]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[23]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[24]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[25]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_10_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_11_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_12_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_13_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_14_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_15_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_2_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_3_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_4_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_5_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_6_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_7_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_8_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_9_n_0 : STD_LOGIC;
  signal sig_btt_is_zero : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_10_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_11_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_12_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_13_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_14_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_15_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_5_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_6_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_7_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_8_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_9_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_2 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_3 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_4 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_5 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_6 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_7 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_bytes_to_mbaa_im0 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal sig_bytes_to_mbaa_ireg1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sig_bytes_to_mbaa_ireg1[10]_i_2_n_0\ : STD_LOGIC;
  signal \sig_bytes_to_mbaa_ireg1[12]_i_2_n_0\ : STD_LOGIC;
  signal \sig_bytes_to_mbaa_ireg1[6]_i_2_n_0\ : STD_LOGIC;
  signal sig_calc_error_pushed : STD_LOGIC;
  signal sig_calc_error_pushed_i_1_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_1_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_3_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_4_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_5_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_6_n_0 : STD_LOGIC;
  signal sig_cmd2addr_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2data_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2dre_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2dre_valid_reg_n_0 : STD_LOGIC;
  signal sig_finish_addr_offset_im1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_finish_addr_offset_ireg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sig_finish_addr_offset_ireg2[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_finish_addr_offset_ireg2[3]_i_3_n_0\ : STD_LOGIC;
  signal sig_first_xfer_im0 : STD_LOGIC;
  signal sig_first_xfer_im0_i_1_n_0 : STD_LOGIC;
  signal sig_input_cache_type_reg0 : STD_LOGIC;
  signal sig_input_eof_reg_reg_n_0 : STD_LOGIC;
  signal sig_input_reg_empty : STD_LOGIC;
  signal sig_last_xfer_valid_im1 : STD_LOGIC;
  signal sig_ld_xfer_reg : STD_LOGIC;
  signal sig_ld_xfer_reg_i_1_n_0 : STD_LOGIC;
  signal sig_ld_xfer_reg_tmp : STD_LOGIC;
  signal sig_ld_xfer_reg_tmp_i_1_n_0 : STD_LOGIC;
  signal \^sig_mstr2addr_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2data_cmd_valid\ : STD_LOGIC;
  signal sig_no_btt_residue_im0 : STD_LOGIC;
  signal sig_no_btt_residue_ireg1 : STD_LOGIC;
  signal sig_no_btt_residue_ireg1_i_2_n_0 : STD_LOGIC;
  signal sig_no_btt_residue_ireg1_i_3_n_0 : STD_LOGIC;
  signal sig_parent_done : STD_LOGIC;
  signal sig_parent_done_i_1_n_0 : STD_LOGIC;
  signal sig_pop_xfer_reg0_out : STD_LOGIC;
  signal sig_predict_addr_lsh_im2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_predict_addr_lsh_ireg3 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \sig_predict_addr_lsh_ireg3[15]_i_2_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[15]_i_3_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[15]_i_4_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[15]_i_5_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[15]_i_6_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_6_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_7_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_8_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_9_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_push_input_reg11_out : STD_LOGIC;
  signal sig_sm_halt_ns : STD_LOGIC;
  signal sig_sm_halt_reg : STD_LOGIC;
  signal sig_sm_ld_calc2_reg : STD_LOGIC;
  signal sig_sm_ld_calc2_reg_ns : STD_LOGIC;
  signal sig_sm_ld_xfer_reg_ns : STD_LOGIC;
  signal sig_sm_pop_input_reg : STD_LOGIC;
  signal sig_sm_pop_input_reg_ns : STD_LOGIC;
  signal sig_strbgen_addr_ireg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sig_strbgen_bytes_ireg2[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2[3]_i_4_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[4]\ : STD_LOGIC;
  signal sig_xfer_end_strb_ireg3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_xfer_end_strb_ireg3[10]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[11]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[12]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[13]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[14]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[6]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[9]_i_1_n_0\ : STD_LOGIC;
  signal sig_xfer_len_eq_0_im2 : STD_LOGIC;
  signal sig_xfer_len_eq_0_ireg3 : STD_LOGIC;
  signal sig_xfer_len_eq_0_ireg3_i_2_n_0 : STD_LOGIC;
  signal sig_xfer_len_eq_0_ireg3_i_3_n_0 : STD_LOGIC;
  signal sig_xfer_reg_empty : STD_LOGIC;
  signal sig_xfer_reg_empty_i_1_n_0 : STD_LOGIC;
  signal sig_xfer_strt_strb_im2 : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal sig_xfer_strt_strb_ireg3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_xfer_strt_strb_ireg3[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[10]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[12]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[13]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[14]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[15]_i_10_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[15]_i_11_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[15]_i_12_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[15]_i_13_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[15]_i_14_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[15]_i_15_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[15]_i_6_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[15]_i_7_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[15]_i_9_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[9]_i_2_n_0\ : STD_LOGIC;
  signal \NLW_sig_adjusted_addr_incr_ireg2_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sig_adjusted_addr_incr_ireg2_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_sig_btt_cntr_im0_reg[25]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sig_btt_cntr_im0_reg[25]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_sig_btt_lt_b2mbaa_im01_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[2]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[5]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[6]_i_1\ : label is "soft_lutpair56";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[1]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[2]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[4]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[5]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[6]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[7]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][10]_srl4_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][11]_srl4_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][12]_srl4_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][13]_srl4_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][14]_srl4_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][15]_srl4_i_1__1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][15]_srl4_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][16]_srl4_i_1__1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][17]_srl4_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][17]_srl4_i_1__1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][18]_srl4_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][18]_srl4_i_1__1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][19]_srl4_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][19]_srl4_i_1__1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][20]_srl4_i_1__1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][21]_srl4_i_1__2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][22]_srl4_i_1__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][22]_srl4_i_1__2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][23]_srl4_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][23]_srl4_i_1__1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][24]_srl4_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][24]_srl4_i_1__1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][25]_srl4_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][25]_srl4_i_1__1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][26]_srl4_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][26]_srl4_i_1__1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][27]_srl4_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][27]_srl4_i_1__1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][28]_srl4_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][28]_srl4_i_1__1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][29]_srl4_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][29]_srl4_i_1__1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][30]_srl4_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][30]_srl4_i_1__1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][31]_srl4_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][31]_srl4_i_1__1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][32]_srl4_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][32]_srl4_i_1__1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][33]_srl4_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][33]_srl4_i_1__1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][34]_srl4_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][34]_srl4_i_1__1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][35]_srl4_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][35]_srl4_i_1__1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][36]_srl4_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][36]_srl4_i_1__1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][37]_srl4_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][37]_srl4_i_1__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][38]_srl4_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][38]_srl4_i_1__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][39]_srl4_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][3]_srl4_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][40]_srl4_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][41]_srl4_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][42]_srl4_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][43]_srl4_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][44]_srl4_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][45]_srl4_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][46]_srl4_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][47]_srl4_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][48]_srl4_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][49]_srl4_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][50]_srl4_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][51]_srl4_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][52]_srl4_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][53]_srl4_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][54]_srl4_i_2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][7]_srl4_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][8]_srl4_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][9]_srl4_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of sig_addr_aligned_ireg1_i_3 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[0]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[10]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[1]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[4]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[5]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[9]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[10]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[12]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[3]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[9]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[0]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[10]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[11]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[12]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[13]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[14]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[15]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[1]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[2]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[3]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[4]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[5]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[6]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[7]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[8]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[9]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of sig_brst_cnt_eq_one_ireg1_i_2 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of sig_brst_cnt_eq_zero_ireg1_i_4 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of sig_btt_eq_b2mbaa_ireg1_i_12 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of sig_btt_eq_b2mbaa_ireg1_i_13 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of sig_btt_eq_b2mbaa_ireg1_i_14 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of sig_btt_eq_b2mbaa_ireg1_i_15 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of sig_btt_eq_b2mbaa_ireg1_i_2 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of sig_btt_eq_b2mbaa_ireg1_i_4 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of sig_btt_eq_b2mbaa_ireg1_i_5 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of sig_btt_eq_b2mbaa_ireg1_i_7 : label is "soft_lutpair38";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of sig_btt_lt_b2mbaa_im01_carry : label is 11;
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[11]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[12]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[12]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[1]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[2]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[3]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[4]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[6]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[7]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[8]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[9]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of sig_calc_error_pushed_i_1 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \sig_finish_addr_offset_ireg2[0]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \sig_finish_addr_offset_ireg2[1]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \sig_finish_addr_offset_ireg2[3]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \sig_finish_addr_offset_ireg2[3]_i_3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of sig_last_addr_offset_im2 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of sig_ld_xfer_reg_i_1 : label is "soft_lutpair42";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sig_predict_addr_lsh_ireg3_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of sig_sm_pop_input_reg_i_1 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[10]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[11]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[13]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[14]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[15]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[1]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[2]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[3]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[4]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[5]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[6]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[7]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[9]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of sig_xfer_len_eq_0_ireg3_i_2 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of sig_xfer_reg_empty_i_1 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[10]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[10]_i_2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[13]_i_2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[14]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[14]_i_2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[15]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[15]_i_10\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[15]_i_11\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[15]_i_12\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[15]_i_13\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[15]_i_14\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[15]_i_16\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[15]_i_6\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[15]_i_8\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[2]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[6]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[7]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[8]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[9]_i_2\ : label is "soft_lutpair83";
begin
  \in\(41 downto 0) <= \^in\(41 downto 0);
  sig_mstr2addr_cmd_valid <= \^sig_mstr2addr_cmd_valid\;
  sig_mstr2data_cmd_valid <= \^sig_mstr2data_cmd_valid\;
\FSM_onehot_sig_pcc_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAAFFFFBAAABAAA"
    )
        port map (
      I0 => sig_sm_halt_reg_reg_1,
      I1 => sig_calc_error_pushed,
      I2 => sig_parent_done,
      I3 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I4 => sig_push_input_reg11_out,
      I5 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      O => \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF020202"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I1 => sig_parent_done,
      I2 => sig_calc_error_pushed,
      I3 => sig_push_input_reg11_out,
      I4 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      O => \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => sig_pop_xfer_reg0_out,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      I2 => sig_sm_ld_xfer_reg_ns,
      O => \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      I1 => sig_pop_xfer_reg0_out,
      O => \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0075777500750075"
    )
        port map (
      I0 => sig_ld_xfer_reg_tmp_reg_0,
      I1 => \^sig_mstr2data_cmd_valid\,
      I2 => sig_cmd2dre_valid_reg_n_0,
      I3 => \^sig_mstr2addr_cmd_valid\,
      I4 => sig_cmd2addr_valid_reg_0,
      I5 => sig_inhibit_rdy_n,
      O => sig_pop_xfer_reg0_out
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => sig_calc_error_pushed,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      O => \FSM_onehot_sig_pcc_sm_state[7]_i_1__0_n_0\
    );
\FSM_onehot_sig_pcc_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      R => sig_reset_reg
    );
\FSM_onehot_sig_pcc_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0\,
      Q => sig_sm_ld_calc2_reg_ns,
      R => sig_reset_reg
    );
\FSM_onehot_sig_pcc_sm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_ld_calc2_reg,
      Q => sig_sm_ld_xfer_reg_ns,
      R => sig_reset_reg
    );
\FSM_onehot_sig_pcc_sm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      R => sig_reset_reg
    );
\FSM_onehot_sig_pcc_sm_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      R => sig_reset_reg
    );
\FSM_onehot_sig_pcc_sm_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[7]_i_1__0_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      R => sig_reset_reg
    );
\INFERRED_GEN.data_reg[3][10]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_last_xfer_valid_im1,
      I3 => sig_xfer_end_strb_ireg3(12),
      I4 => sig_xfer_strt_strb_ireg3(12),
      O => sig_calc_error_reg_reg_0(32)
    );
\INFERRED_GEN.data_reg[3][11]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_last_xfer_valid_im1,
      I3 => sig_xfer_end_strb_ireg3(11),
      I4 => sig_xfer_strt_strb_ireg3(11),
      O => sig_calc_error_reg_reg_0(31)
    );
\INFERRED_GEN.data_reg[3][12]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_last_xfer_valid_im1,
      I3 => sig_xfer_end_strb_ireg3(10),
      I4 => sig_xfer_strt_strb_ireg3(10),
      O => sig_calc_error_reg_reg_0(30)
    );
\INFERRED_GEN.data_reg[3][13]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_last_xfer_valid_im1,
      I3 => sig_xfer_end_strb_ireg3(9),
      I4 => sig_xfer_strt_strb_ireg3(9),
      O => sig_calc_error_reg_reg_0(29)
    );
\INFERRED_GEN.data_reg[3][14]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_last_xfer_valid_im1,
      I3 => sig_xfer_end_strb_ireg3(8),
      I4 => sig_xfer_strt_strb_ireg3(8),
      O => sig_calc_error_reg_reg_0(28)
    );
\INFERRED_GEN.data_reg[3][15]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[10]\,
      I1 => \INFERRED_GEN.data_reg[3][15]_srl4_i_2_n_0\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[11]\,
      O => \^in\(39)
    );
\INFERRED_GEN.data_reg[3][15]_srl4_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_last_xfer_valid_im1,
      I3 => sig_xfer_end_strb_ireg3(7),
      I4 => sig_xfer_strt_strb_ireg3(7),
      O => sig_calc_error_reg_reg_0(27)
    );
\INFERRED_GEN.data_reg[3][15]_srl4_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      I2 => \INFERRED_GEN.data_reg[3][20]_srl4_i_2__0_n_0\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[9]\,
      O => \INFERRED_GEN.data_reg[3][15]_srl4_i_2_n_0\
    );
\INFERRED_GEN.data_reg[3][16]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[10]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      I3 => \INFERRED_GEN.data_reg[3][20]_srl4_i_2__0_n_0\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[9]\,
      O => \^in\(38)
    );
\INFERRED_GEN.data_reg[3][16]_srl4_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_last_xfer_valid_im1,
      I3 => sig_xfer_end_strb_ireg3(6),
      I4 => sig_xfer_strt_strb_ireg3(6),
      O => sig_calc_error_reg_reg_0(26)
    );
\INFERRED_GEN.data_reg[3][17]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[9]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      I2 => \INFERRED_GEN.data_reg[3][20]_srl4_i_2__0_n_0\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\,
      O => \^in\(37)
    );
\INFERRED_GEN.data_reg[3][17]_srl4_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_last_xfer_valid_im1,
      I3 => sig_xfer_end_strb_ireg3(5),
      I4 => sig_xfer_strt_strb_ireg3(5),
      O => sig_calc_error_reg_reg_0(25)
    );
\INFERRED_GEN.data_reg[3][18]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      I2 => \INFERRED_GEN.data_reg[3][20]_srl4_i_2__0_n_0\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      O => \^in\(36)
    );
\INFERRED_GEN.data_reg[3][18]_srl4_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_last_xfer_valid_im1,
      I3 => sig_xfer_end_strb_ireg3(4),
      I4 => sig_xfer_strt_strb_ireg3(4),
      O => sig_calc_error_reg_reg_0(24)
    );
\INFERRED_GEN.data_reg[3][19]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      I1 => \INFERRED_GEN.data_reg[3][20]_srl4_i_2__0_n_0\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      O => \^in\(35)
    );
\INFERRED_GEN.data_reg[3][19]_srl4_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_last_xfer_valid_im1,
      I3 => sig_xfer_end_strb_ireg3(3),
      I4 => sig_xfer_strt_strb_ireg3(3),
      O => sig_calc_error_reg_reg_0(23)
    );
\INFERRED_GEN.data_reg[3][20]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      I1 => \INFERRED_GEN.data_reg[3][20]_srl4_i_2__0_n_0\,
      O => \^in\(34)
    );
\INFERRED_GEN.data_reg[3][20]_srl4_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_last_xfer_valid_im1,
      I3 => sig_xfer_end_strb_ireg3(2),
      I4 => sig_xfer_strt_strb_ireg3(2),
      O => sig_calc_error_reg_reg_0(22)
    );
\INFERRED_GEN.data_reg[3][20]_srl4_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      O => \INFERRED_GEN.data_reg[3][20]_srl4_i_2__0_n_0\
    );
\INFERRED_GEN.data_reg[3][21]_srl4_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      O => \^in\(33)
    );
\INFERRED_GEN.data_reg[3][21]_srl4_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_last_xfer_valid_im1,
      I3 => sig_xfer_end_strb_ireg3(1),
      I4 => sig_xfer_strt_strb_ireg3(1),
      O => sig_calc_error_reg_reg_0(21)
    );
\INFERRED_GEN.data_reg[3][22]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      O => \^in\(32)
    );
\INFERRED_GEN.data_reg[3][22]_srl4_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_last_xfer_valid_im1,
      I3 => sig_xfer_end_strb_ireg3(0),
      I4 => sig_xfer_strt_strb_ireg3(0),
      O => sig_calc_error_reg_reg_0(20)
    );
\INFERRED_GEN.data_reg[3][22]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FFF00000"
    )
        port map (
      I0 => sig_addr_aligned_ireg1,
      I1 => sig_brst_cnt_eq_one_ireg1,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_btt_eq_b2mbaa_ireg1,
      I4 => sig_brst_cnt_eq_zero_ireg1,
      I5 => sig_no_btt_residue_ireg1,
      O => sig_last_xfer_valid_im1
    );
\INFERRED_GEN.data_reg[3][23]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(15),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(19)
    );
\INFERRED_GEN.data_reg[3][23]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(15),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(31),
      O => \^in\(31)
    );
\INFERRED_GEN.data_reg[3][24]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(14),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(18)
    );
\INFERRED_GEN.data_reg[3][24]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(14),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(30),
      O => \^in\(30)
    );
\INFERRED_GEN.data_reg[3][25]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(13),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(17)
    );
\INFERRED_GEN.data_reg[3][25]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(13),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(29),
      O => \^in\(29)
    );
\INFERRED_GEN.data_reg[3][26]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(12),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(16)
    );
\INFERRED_GEN.data_reg[3][26]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(12),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(28),
      O => \^in\(28)
    );
\INFERRED_GEN.data_reg[3][27]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(11),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(15)
    );
\INFERRED_GEN.data_reg[3][27]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(11),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(27),
      O => \^in\(27)
    );
\INFERRED_GEN.data_reg[3][28]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(10),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(14)
    );
\INFERRED_GEN.data_reg[3][28]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(10),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(26),
      O => \^in\(26)
    );
\INFERRED_GEN.data_reg[3][29]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(9),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(13)
    );
\INFERRED_GEN.data_reg[3][29]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(9),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(25),
      O => \^in\(25)
    );
\INFERRED_GEN.data_reg[3][30]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(8),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(12)
    );
\INFERRED_GEN.data_reg[3][30]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(8),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(24),
      O => \^in\(24)
    );
\INFERRED_GEN.data_reg[3][31]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(7),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(11)
    );
\INFERRED_GEN.data_reg[3][31]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(7),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(23),
      O => \^in\(23)
    );
\INFERRED_GEN.data_reg[3][32]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(6),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(10)
    );
\INFERRED_GEN.data_reg[3][32]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(6),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(22),
      O => \^in\(22)
    );
\INFERRED_GEN.data_reg[3][33]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(5),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(9)
    );
\INFERRED_GEN.data_reg[3][33]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(5),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(21),
      O => \^in\(21)
    );
\INFERRED_GEN.data_reg[3][34]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(4),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(8)
    );
\INFERRED_GEN.data_reg[3][34]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(4),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(20),
      O => \^in\(20)
    );
\INFERRED_GEN.data_reg[3][35]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(3),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(7)
    );
\INFERRED_GEN.data_reg[3][35]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(3),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(19),
      O => \^in\(19)
    );
\INFERRED_GEN.data_reg[3][36]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(2),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(6)
    );
\INFERRED_GEN.data_reg[3][36]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(2),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(18),
      O => \^in\(18)
    );
\INFERRED_GEN.data_reg[3][37]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(1),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(5)
    );
\INFERRED_GEN.data_reg[3][37]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(1),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(17),
      O => \^in\(17)
    );
\INFERRED_GEN.data_reg[3][38]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(0),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(4)
    );
\INFERRED_GEN.data_reg[3][38]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(16),
      O => \^in\(16)
    );
\INFERRED_GEN.data_reg[3][39]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in_0,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(15),
      O => \^in\(15)
    );
\INFERRED_GEN.data_reg[3][3]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_last_xfer_valid_im1,
      I1 => \^in\(41),
      O => sig_calc_error_reg_reg_0(38)
    );
\INFERRED_GEN.data_reg[3][40]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(14),
      O => \^in\(14)
    );
\INFERRED_GEN.data_reg[3][41]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(13),
      O => \^in\(13)
    );
\INFERRED_GEN.data_reg[3][42]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(12),
      O => \^in\(12)
    );
\INFERRED_GEN.data_reg[3][43]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(11),
      O => \^in\(11)
    );
\INFERRED_GEN.data_reg[3][44]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(10),
      O => \^in\(10)
    );
\INFERRED_GEN.data_reg[3][45]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(9),
      O => \^in\(9)
    );
\INFERRED_GEN.data_reg[3][46]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(8),
      O => \^in\(8)
    );
\INFERRED_GEN.data_reg[3][47]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(7),
      O => \^in\(7)
    );
\INFERRED_GEN.data_reg[3][48]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(6),
      O => \^in\(6)
    );
\INFERRED_GEN.data_reg[3][49]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(5),
      O => \^in\(5)
    );
\INFERRED_GEN.data_reg[3][4]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1115BBBFBBBFBBBF"
    )
        port map (
      I0 => sig_no_btt_residue_ireg1,
      I1 => sig_brst_cnt_eq_zero_ireg1,
      I2 => sig_btt_eq_b2mbaa_ireg1,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      I4 => sig_brst_cnt_eq_one_ireg1,
      I5 => sig_addr_aligned_ireg1,
      O => sig_calc_error_reg_reg_0(37)
    );
\INFERRED_GEN.data_reg[3][50]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(4),
      O => \^in\(4)
    );
\INFERRED_GEN.data_reg[3][51]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(3),
      O => \^in\(3)
    );
\INFERRED_GEN.data_reg[3][52]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(2),
      O => \^in\(2)
    );
\INFERRED_GEN.data_reg[3][53]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(1),
      O => \^in\(1)
    );
\INFERRED_GEN.data_reg[3][54]_srl4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(0),
      O => \^in\(0)
    );
\INFERRED_GEN.data_reg[3][5]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_input_eof_reg_reg_n_0,
      I1 => sig_last_xfer_valid_im1,
      O => sig_calc_error_reg_reg_0(36)
    );
\INFERRED_GEN.data_reg[3][7]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_last_xfer_valid_im1,
      I3 => sig_xfer_end_strb_ireg3(15),
      I4 => sig_xfer_strt_strb_ireg3(15),
      O => sig_calc_error_reg_reg_0(35)
    );
\INFERRED_GEN.data_reg[3][8]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_last_xfer_valid_im1,
      I3 => sig_xfer_end_strb_ireg3(14),
      I4 => sig_xfer_strt_strb_ireg3(14),
      O => sig_calc_error_reg_reg_0(34)
    );
\INFERRED_GEN.data_reg[3][9]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_last_xfer_valid_im1,
      I3 => sig_xfer_end_strb_ireg3(13),
      I4 => sig_xfer_strt_strb_ireg3(13),
      O => sig_calc_error_reg_reg_0(33)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => sig_sm_halt_reg,
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => sig_input_reg_empty,
      I3 => sig_calc_error_pushed,
      O => sig_sm_halt_reg_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8888A0AA8888"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      I1 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\(0),
      I2 => sig_calc_error_pushed,
      I3 => sig_input_reg_empty,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => sig_sm_halt_reg,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
sig_addr_aligned_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => sig_addr_aligned_ireg1_i_2_n_0,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I5 => sig_addr_aligned_ireg1_i_3_n_0,
      O => sig_addr_aligned_im0
    );
sig_addr_aligned_ireg1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      O => sig_addr_aligned_ireg1_i_2_n_0
    );
sig_addr_aligned_ireg1_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      O => sig_addr_aligned_ireg1_i_3_n_0
    );
sig_addr_aligned_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_addr_aligned_im0,
      Q => sig_addr_aligned_ireg1,
      R => sig_reset_reg
    );
\sig_addr_cntr_im0_msh[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(44),
      I1 => sig_push_input_reg11_out,
      I2 => sig_addr_cntr_im0_msh_reg(0),
      O => p_0_in(0)
    );
\sig_addr_cntr_im0_msh[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(10),
      I1 => \sig_addr_cntr_im0_msh[10]_i_2_n_0\,
      I2 => sig_push_input_reg11_out,
      I3 => \sig_input_tag_reg_reg[3]_0\(54),
      O => p_0_in(10)
    );
\sig_addr_cntr_im0_msh[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(9),
      I1 => sig_addr_cntr_im0_msh_reg(6),
      I2 => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      I3 => sig_addr_cntr_im0_msh_reg(7),
      I4 => sig_addr_cntr_im0_msh_reg(8),
      O => \sig_addr_cntr_im0_msh[10]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(11),
      I1 => \sig_addr_cntr_im0_msh[13]_i_2_n_0\,
      I2 => sig_push_input_reg11_out,
      I3 => \sig_input_tag_reg_reg[3]_0\(55),
      O => p_0_in(11)
    );
\sig_addr_cntr_im0_msh[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA600A6"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(12),
      I1 => sig_addr_cntr_im0_msh_reg(11),
      I2 => \sig_addr_cntr_im0_msh[13]_i_2_n_0\,
      I3 => sig_push_input_reg11_out,
      I4 => \sig_input_tag_reg_reg[3]_0\(56),
      O => p_0_in(12)
    );
\sig_addr_cntr_im0_msh[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9AAA00009AAA"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(13),
      I1 => \sig_addr_cntr_im0_msh[13]_i_2_n_0\,
      I2 => sig_addr_cntr_im0_msh_reg(11),
      I3 => sig_addr_cntr_im0_msh_reg(12),
      I4 => sig_push_input_reg11_out,
      I5 => \sig_input_tag_reg_reg[3]_0\(57),
      O => p_0_in(13)
    );
\sig_addr_cntr_im0_msh[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(8),
      I1 => sig_addr_cntr_im0_msh_reg(7),
      I2 => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      I3 => sig_addr_cntr_im0_msh_reg(6),
      I4 => sig_addr_cntr_im0_msh_reg(9),
      I5 => sig_addr_cntr_im0_msh_reg(10),
      O => \sig_addr_cntr_im0_msh[13]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(14),
      I1 => \sig_addr_cntr_im0_msh[15]_i_3_n_0\,
      I2 => sig_push_input_reg11_out,
      I3 => \sig_input_tag_reg_reg[3]_0\(58),
      O => p_0_in(14)
    );
\sig_addr_cntr_im0_msh[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => sig_pop_xfer_reg0_out,
      I1 => p_1_in_0,
      I2 => sig_predict_addr_lsh_ireg3(15),
      I3 => sig_push_input_reg11_out,
      O => \sig_addr_cntr_im0_msh[15]_i_1_n_0\
    );
\sig_addr_cntr_im0_msh[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA600A6"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(15),
      I1 => sig_addr_cntr_im0_msh_reg(14),
      I2 => \sig_addr_cntr_im0_msh[15]_i_3_n_0\,
      I3 => sig_push_input_reg11_out,
      I4 => \sig_input_tag_reg_reg[3]_0\(59),
      O => p_0_in(15)
    );
\sig_addr_cntr_im0_msh[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(13),
      I1 => \sig_addr_cntr_im0_msh[13]_i_2_n_0\,
      I2 => sig_addr_cntr_im0_msh_reg(11),
      I3 => sig_addr_cntr_im0_msh_reg(12),
      O => \sig_addr_cntr_im0_msh[15]_i_3_n_0\
    );
\sig_addr_cntr_im0_msh[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(1),
      I1 => sig_addr_cntr_im0_msh_reg(0),
      I2 => sig_push_input_reg11_out,
      I3 => \sig_input_tag_reg_reg[3]_0\(45),
      O => p_0_in(1)
    );
\sig_addr_cntr_im0_msh[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6A006A"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(2),
      I1 => sig_addr_cntr_im0_msh_reg(1),
      I2 => sig_addr_cntr_im0_msh_reg(0),
      I3 => sig_push_input_reg11_out,
      I4 => \sig_input_tag_reg_reg[3]_0\(46),
      O => p_0_in(2)
    );
\sig_addr_cntr_im0_msh[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF6AAA00006AAA"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(3),
      I1 => sig_addr_cntr_im0_msh_reg(0),
      I2 => sig_addr_cntr_im0_msh_reg(1),
      I3 => sig_addr_cntr_im0_msh_reg(2),
      I4 => sig_push_input_reg11_out,
      I5 => \sig_input_tag_reg_reg[3]_0\(47),
      O => p_0_in(3)
    );
\sig_addr_cntr_im0_msh[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(4),
      I1 => \sig_addr_cntr_im0_msh[4]_i_2_n_0\,
      I2 => sig_push_input_reg11_out,
      I3 => \sig_input_tag_reg_reg[3]_0\(48),
      O => p_0_in(4)
    );
\sig_addr_cntr_im0_msh[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(2),
      I1 => sig_addr_cntr_im0_msh_reg(1),
      I2 => sig_addr_cntr_im0_msh_reg(0),
      I3 => sig_addr_cntr_im0_msh_reg(3),
      O => \sig_addr_cntr_im0_msh[4]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(5),
      I1 => \sig_addr_cntr_im0_msh[5]_i_2_n_0\,
      I2 => sig_push_input_reg11_out,
      I3 => \sig_input_tag_reg_reg[3]_0\(49),
      O => p_0_in(5)
    );
\sig_addr_cntr_im0_msh[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(4),
      I1 => sig_addr_cntr_im0_msh_reg(3),
      I2 => sig_addr_cntr_im0_msh_reg(0),
      I3 => sig_addr_cntr_im0_msh_reg(1),
      I4 => sig_addr_cntr_im0_msh_reg(2),
      O => \sig_addr_cntr_im0_msh[5]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(6),
      I1 => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      I2 => sig_push_input_reg11_out,
      I3 => \sig_input_tag_reg_reg[3]_0\(50),
      O => p_0_in(6)
    );
\sig_addr_cntr_im0_msh[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA600A6"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(7),
      I1 => sig_addr_cntr_im0_msh_reg(6),
      I2 => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      I3 => sig_push_input_reg11_out,
      I4 => \sig_input_tag_reg_reg[3]_0\(51),
      O => p_0_in(7)
    );
\sig_addr_cntr_im0_msh[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA6AA0000A6AA"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(8),
      I1 => sig_addr_cntr_im0_msh_reg(7),
      I2 => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      I3 => sig_addr_cntr_im0_msh_reg(6),
      I4 => sig_push_input_reg11_out,
      I5 => \sig_input_tag_reg_reg[3]_0\(52),
      O => p_0_in(8)
    );
\sig_addr_cntr_im0_msh[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(5),
      I1 => sig_addr_cntr_im0_msh_reg(2),
      I2 => sig_addr_cntr_im0_msh_reg(1),
      I3 => sig_addr_cntr_im0_msh_reg(0),
      I4 => sig_addr_cntr_im0_msh_reg(3),
      I5 => sig_addr_cntr_im0_msh_reg(4),
      O => \sig_addr_cntr_im0_msh[8]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(9),
      I1 => \sig_addr_cntr_im0_msh[9]_i_2_n_0\,
      I2 => sig_push_input_reg11_out,
      I3 => \sig_input_tag_reg_reg[3]_0\(53),
      O => p_0_in(9)
    );
\sig_addr_cntr_im0_msh[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(8),
      I1 => sig_addr_cntr_im0_msh_reg(7),
      I2 => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      I3 => sig_addr_cntr_im0_msh_reg(6),
      O => \sig_addr_cntr_im0_msh[9]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(0),
      Q => sig_addr_cntr_im0_msh_reg(0),
      R => sig_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(10),
      Q => sig_addr_cntr_im0_msh_reg(10),
      R => sig_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(11),
      Q => sig_addr_cntr_im0_msh_reg(11),
      R => sig_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(12),
      Q => sig_addr_cntr_im0_msh_reg(12),
      R => sig_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(13),
      Q => sig_addr_cntr_im0_msh_reg(13),
      R => sig_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(14),
      Q => sig_addr_cntr_im0_msh_reg(14),
      R => sig_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(15),
      Q => sig_addr_cntr_im0_msh_reg(15),
      R => sig_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(1),
      Q => sig_addr_cntr_im0_msh_reg(1),
      R => sig_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(2),
      Q => sig_addr_cntr_im0_msh_reg(2),
      R => sig_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(3),
      Q => sig_addr_cntr_im0_msh_reg(3),
      R => sig_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(4),
      Q => sig_addr_cntr_im0_msh_reg(4),
      R => sig_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(5),
      Q => sig_addr_cntr_im0_msh_reg(5),
      R => sig_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(6),
      Q => sig_addr_cntr_im0_msh_reg(6),
      R => sig_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(7),
      Q => sig_addr_cntr_im0_msh_reg(7),
      R => sig_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(8),
      Q => sig_addr_cntr_im0_msh_reg(8),
      R => sig_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(9),
      Q => sig_addr_cntr_im0_msh_reg(9),
      R => sig_reset_reg
    );
\sig_addr_cntr_incr_ireg2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I1 => sig_bytes_to_mbaa_ireg1(0),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I1 => sig_bytes_to_mbaa_ireg1(10),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[10]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I1 => sig_bytes_to_mbaa_ireg1(11),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[11]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => sig_first_xfer_im0,
      I1 => sig_bytes_to_mbaa_ireg1(12),
      I2 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[12]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => sig_bytes_to_mbaa_ireg1(1),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => sig_bytes_to_mbaa_ireg1(2),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(3),
      I1 => sig_first_xfer_im0,
      I2 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => sig_bytes_to_mbaa_ireg1(4),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => sig_bytes_to_mbaa_ireg1(5),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I1 => sig_bytes_to_mbaa_ireg1(6),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I1 => sig_bytes_to_mbaa_ireg1(7),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[7]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I1 => sig_bytes_to_mbaa_ireg1(8),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[8]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I1 => sig_bytes_to_mbaa_ireg1(9),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[9]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_incr_ireg2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[10]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[10]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_incr_ireg2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[11]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[11]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_incr_ireg2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[12]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[12]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_incr_ireg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[7]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[7]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_incr_ireg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[8]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[8]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_incr_ireg2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[9]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[9]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_im0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(28),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\,
      O => p_1_in(0)
    );
\sig_addr_cntr_lsh_im0[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(38),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\,
      O => p_1_in(10)
    );
\sig_addr_cntr_lsh_im0[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(39),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\,
      O => p_1_in(11)
    );
\sig_addr_cntr_lsh_im0[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(40),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\,
      O => p_1_in(12)
    );
\sig_addr_cntr_lsh_im0[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(41),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\,
      O => p_1_in(13)
    );
\sig_addr_cntr_lsh_im0[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(42),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\,
      O => p_1_in(14)
    );
\sig_addr_cntr_lsh_im0[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_push_input_reg11_out,
      I1 => sig_pop_xfer_reg0_out,
      O => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\
    );
\sig_addr_cntr_lsh_im0[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(43),
      I1 => sig_push_input_reg11_out,
      I2 => sig_predict_addr_lsh_ireg3(15),
      O => p_1_in(15)
    );
\sig_addr_cntr_lsh_im0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(29),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\,
      O => p_1_in(1)
    );
\sig_addr_cntr_lsh_im0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(30),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\,
      O => p_1_in(2)
    );
\sig_addr_cntr_lsh_im0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(31),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\,
      O => p_1_in(3)
    );
\sig_addr_cntr_lsh_im0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(32),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\,
      O => p_1_in(4)
    );
\sig_addr_cntr_lsh_im0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(33),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\,
      O => p_1_in(5)
    );
\sig_addr_cntr_lsh_im0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(34),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\,
      O => p_1_in(6)
    );
\sig_addr_cntr_lsh_im0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(35),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\,
      O => p_1_in(7)
    );
\sig_addr_cntr_lsh_im0[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(36),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\,
      O => p_1_in(8)
    );
\sig_addr_cntr_lsh_im0[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(37),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\,
      O => p_1_in(9)
    );
\sig_addr_cntr_lsh_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(0),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(10),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(11),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(12),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(13),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(14),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(15),
      Q => p_1_in_0,
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(1),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(2),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(3),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(4),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(5),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(6),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(7),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(8),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(9),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => \sig_input_tag_reg_reg[3]_0\(28),
      Q => sig_addr_cntr_lsh_kh(0),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => \sig_input_tag_reg_reg[3]_0\(38),
      Q => sig_addr_cntr_lsh_kh(10),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => \sig_input_tag_reg_reg[3]_0\(39),
      Q => sig_addr_cntr_lsh_kh(11),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => \sig_input_tag_reg_reg[3]_0\(40),
      Q => sig_addr_cntr_lsh_kh(12),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => \sig_input_tag_reg_reg[3]_0\(41),
      Q => sig_addr_cntr_lsh_kh(13),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => \sig_input_tag_reg_reg[3]_0\(42),
      Q => sig_addr_cntr_lsh_kh(14),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => \sig_input_tag_reg_reg[3]_0\(43),
      Q => sig_addr_cntr_lsh_kh(15),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => \sig_input_tag_reg_reg[3]_0\(44),
      Q => sig_addr_cntr_lsh_kh(16),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => \sig_input_tag_reg_reg[3]_0\(45),
      Q => sig_addr_cntr_lsh_kh(17),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => \sig_input_tag_reg_reg[3]_0\(46),
      Q => sig_addr_cntr_lsh_kh(18),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => \sig_input_tag_reg_reg[3]_0\(47),
      Q => sig_addr_cntr_lsh_kh(19),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => \sig_input_tag_reg_reg[3]_0\(29),
      Q => sig_addr_cntr_lsh_kh(1),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => \sig_input_tag_reg_reg[3]_0\(48),
      Q => sig_addr_cntr_lsh_kh(20),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => \sig_input_tag_reg_reg[3]_0\(49),
      Q => sig_addr_cntr_lsh_kh(21),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => \sig_input_tag_reg_reg[3]_0\(50),
      Q => sig_addr_cntr_lsh_kh(22),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => \sig_input_tag_reg_reg[3]_0\(51),
      Q => sig_addr_cntr_lsh_kh(23),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => \sig_input_tag_reg_reg[3]_0\(52),
      Q => sig_addr_cntr_lsh_kh(24),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => \sig_input_tag_reg_reg[3]_0\(53),
      Q => sig_addr_cntr_lsh_kh(25),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => \sig_input_tag_reg_reg[3]_0\(54),
      Q => sig_addr_cntr_lsh_kh(26),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => \sig_input_tag_reg_reg[3]_0\(55),
      Q => sig_addr_cntr_lsh_kh(27),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => \sig_input_tag_reg_reg[3]_0\(56),
      Q => sig_addr_cntr_lsh_kh(28),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => \sig_input_tag_reg_reg[3]_0\(57),
      Q => sig_addr_cntr_lsh_kh(29),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => \sig_input_tag_reg_reg[3]_0\(30),
      Q => sig_addr_cntr_lsh_kh(2),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => \sig_input_tag_reg_reg[3]_0\(58),
      Q => sig_addr_cntr_lsh_kh(30),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => \sig_input_tag_reg_reg[3]_0\(59),
      Q => sig_addr_cntr_lsh_kh(31),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => \sig_input_tag_reg_reg[3]_0\(31),
      Q => sig_addr_cntr_lsh_kh(3),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => \sig_input_tag_reg_reg[3]_0\(32),
      Q => sig_addr_cntr_lsh_kh(4),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => \sig_input_tag_reg_reg[3]_0\(33),
      Q => sig_addr_cntr_lsh_kh(5),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => \sig_input_tag_reg_reg[3]_0\(34),
      Q => sig_addr_cntr_lsh_kh(6),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => \sig_input_tag_reg_reg[3]_0\(35),
      Q => sig_addr_cntr_lsh_kh(7),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => \sig_input_tag_reg_reg[3]_0\(36),
      Q => sig_addr_cntr_lsh_kh(8),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => \sig_input_tag_reg_reg[3]_0\(37),
      Q => sig_addr_cntr_lsh_kh(9),
      R => sig_reset_reg
    );
\sig_adjusted_addr_incr_ireg2[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I1 => sig_bytes_to_mbaa_ireg1(11),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_adjusted_addr_incr_ireg2[11]_i_2_n_0\
    );
\sig_adjusted_addr_incr_ireg2[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I1 => sig_bytes_to_mbaa_ireg1(10),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_adjusted_addr_incr_ireg2[11]_i_3_n_0\
    );
\sig_adjusted_addr_incr_ireg2[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I1 => sig_bytes_to_mbaa_ireg1(9),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_adjusted_addr_incr_ireg2[11]_i_4_n_0\
    );
\sig_adjusted_addr_incr_ireg2[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I1 => sig_bytes_to_mbaa_ireg1(8),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_adjusted_addr_incr_ireg2[11]_i_5_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2777D888"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(3),
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_10_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15BFEA40"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(2),
      I3 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_11_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15BFEA40"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(1),
      I3 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_12_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15BFEA40"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(0),
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_13_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(3),
      I1 => sig_first_xfer_im0,
      I2 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_2_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => sig_bytes_to_mbaa_ireg1(2),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_3_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => sig_bytes_to_mbaa_ireg1(1),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_4_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I1 => sig_bytes_to_mbaa_ireg1(0),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_5_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I1 => sig_bytes_to_mbaa_ireg1(7),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_6_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I1 => sig_bytes_to_mbaa_ireg1(6),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_7_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => sig_bytes_to_mbaa_ireg1(5),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_8_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => sig_bytes_to_mbaa_ireg1(4),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_9_n_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(0),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      R => sig_reset_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(10),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[10]\,
      R => sig_reset_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(11),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[11]\,
      R => sig_reset_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_sig_adjusted_addr_incr_ireg2_reg[11]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \sig_adjusted_addr_incr_ireg2_reg[11]_i_1_n_5\,
      CO(1) => \sig_adjusted_addr_incr_ireg2_reg[11]_i_1_n_6\,
      CO(0) => \sig_adjusted_addr_incr_ireg2_reg[11]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_sig_adjusted_addr_incr_ireg2_reg[11]_i_1_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => sig_adjusted_addr_incr_im1(11 downto 8),
      S(7 downto 4) => B"0000",
      S(3) => \sig_adjusted_addr_incr_ireg2[11]_i_2_n_0\,
      S(2) => \sig_adjusted_addr_incr_ireg2[11]_i_3_n_0\,
      S(1) => \sig_adjusted_addr_incr_ireg2[11]_i_4_n_0\,
      S(0) => \sig_adjusted_addr_incr_ireg2[11]_i_5_n_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(1),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      R => sig_reset_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(2),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      R => sig_reset_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(3),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      R => sig_reset_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(4),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      R => sig_reset_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(5),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      R => sig_reset_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(6),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      R => sig_reset_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(7),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      R => sig_reset_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_0\,
      CO(6) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_1\,
      CO(5) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_2\,
      CO(4) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_3\,
      CO(3) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_4\,
      CO(2) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_5\,
      CO(1) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_6\,
      CO(0) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \sig_adjusted_addr_incr_ireg2[7]_i_2_n_0\,
      DI(2) => \sig_adjusted_addr_incr_ireg2[7]_i_3_n_0\,
      DI(1) => \sig_adjusted_addr_incr_ireg2[7]_i_4_n_0\,
      DI(0) => \sig_adjusted_addr_incr_ireg2[7]_i_5_n_0\,
      O(7 downto 0) => sig_adjusted_addr_incr_im1(7 downto 0),
      S(7) => \sig_adjusted_addr_incr_ireg2[7]_i_6_n_0\,
      S(6) => \sig_adjusted_addr_incr_ireg2[7]_i_7_n_0\,
      S(5) => \sig_adjusted_addr_incr_ireg2[7]_i_8_n_0\,
      S(4) => \sig_adjusted_addr_incr_ireg2[7]_i_9_n_0\,
      S(3) => \sig_adjusted_addr_incr_ireg2[7]_i_10_n_0\,
      S(2) => \sig_adjusted_addr_incr_ireg2[7]_i_11_n_0\,
      S(1) => \sig_adjusted_addr_incr_ireg2[7]_i_12_n_0\,
      S(0) => \sig_adjusted_addr_incr_ireg2[7]_i_13_n_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(8),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\,
      R => sig_reset_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(9),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[9]\,
      R => sig_reset_reg
    );
sig_brst_cnt_eq_one_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => sig_brst_cnt_eq_one_ireg1_i_2_n_0,
      I1 => \sig_btt_cntr_im0_reg_n_0_[13]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[12]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[15]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[14]\,
      I5 => sig_brst_cnt_eq_one_ireg1_i_3_n_0,
      O => sig_brst_cnt_eq_one_im0
    );
sig_brst_cnt_eq_one_ireg1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[19]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[18]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[17]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[16]\,
      O => sig_brst_cnt_eq_one_ireg1_i_2_n_0
    );
sig_brst_cnt_eq_one_ireg1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[20]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[21]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[22]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[23]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[25]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[24]\,
      O => sig_brst_cnt_eq_one_ireg1_i_3_n_0
    );
sig_brst_cnt_eq_one_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_brst_cnt_eq_one_im0,
      Q => sig_brst_cnt_eq_one_ireg1,
      R => sig_reset_reg
    );
sig_brst_cnt_eq_zero_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => sig_brst_cnt_eq_zero_ireg1_i_2_n_0,
      I1 => sig_brst_cnt_eq_zero_ireg1_i_3_n_0,
      I2 => \sig_btt_cntr_im0_reg_n_0_[24]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[25]\,
      I4 => sig_brst_cnt_eq_zero_ireg1_i_4_n_0,
      I5 => sig_brst_cnt_eq_zero_ireg1_i_5_n_0,
      O => sig_brst_cnt_eq_zero_im0
    );
sig_brst_cnt_eq_zero_ireg1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[13]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[12]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[15]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[14]\,
      O => sig_brst_cnt_eq_zero_ireg1_i_2_n_0
    );
sig_brst_cnt_eq_zero_ireg1_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[22]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[23]\,
      O => sig_brst_cnt_eq_zero_ireg1_i_3_n_0
    );
sig_brst_cnt_eq_zero_ireg1_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[20]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[19]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[17]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[16]\,
      O => sig_brst_cnt_eq_zero_ireg1_i_4_n_0
    );
sig_brst_cnt_eq_zero_ireg1_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000B000B0000000B"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[22]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[21]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[20]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[23]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[18]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[19]\,
      O => sig_brst_cnt_eq_zero_ireg1_i_5_n_0
    );
sig_brst_cnt_eq_zero_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_brst_cnt_eq_zero_im0,
      Q => sig_brst_cnt_eq_zero_ireg1,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[12]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[12]\,
      I2 => sig_push_input_reg11_out,
      I3 => \sig_input_tag_reg_reg[3]_0\(12),
      O => \sig_btt_cntr_im0[15]_i_10_n_0\
    );
\sig_btt_cntr_im0[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[11]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I2 => sig_push_input_reg11_out,
      I3 => \sig_input_tag_reg_reg[3]_0\(11),
      O => \sig_btt_cntr_im0[15]_i_11_n_0\
    );
\sig_btt_cntr_im0[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[10]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I2 => sig_push_input_reg11_out,
      I3 => \sig_input_tag_reg_reg[3]_0\(10),
      O => \sig_btt_cntr_im0[15]_i_12_n_0\
    );
\sig_btt_cntr_im0[15]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[9]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I2 => sig_push_input_reg11_out,
      I3 => \sig_input_tag_reg_reg[3]_0\(9),
      O => \sig_btt_cntr_im0[15]_i_13_n_0\
    );
\sig_btt_cntr_im0[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[8]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I2 => sig_push_input_reg11_out,
      I3 => \sig_input_tag_reg_reg[3]_0\(8),
      O => \sig_btt_cntr_im0[15]_i_14_n_0\
    );
\sig_btt_cntr_im0[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[12]\,
      I1 => sig_push_input_reg11_out,
      O => \sig_btt_cntr_im0[15]_i_2_n_0\
    );
\sig_btt_cntr_im0[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[11]\,
      I1 => sig_push_input_reg11_out,
      O => \sig_btt_cntr_im0[15]_i_3_n_0\
    );
\sig_btt_cntr_im0[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[10]\,
      I1 => sig_push_input_reg11_out,
      O => \sig_btt_cntr_im0[15]_i_4_n_0\
    );
\sig_btt_cntr_im0[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[9]\,
      I1 => sig_push_input_reg11_out,
      O => \sig_btt_cntr_im0[15]_i_5_n_0\
    );
\sig_btt_cntr_im0[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[8]\,
      I1 => sig_push_input_reg11_out,
      O => \sig_btt_cntr_im0[15]_i_6_n_0\
    );
\sig_btt_cntr_im0[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[15]\,
      I1 => sig_push_input_reg11_out,
      I2 => \sig_input_tag_reg_reg[3]_0\(15),
      O => \sig_btt_cntr_im0[15]_i_7_n_0\
    );
\sig_btt_cntr_im0[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[14]\,
      I1 => sig_push_input_reg11_out,
      I2 => \sig_input_tag_reg_reg[3]_0\(14),
      O => \sig_btt_cntr_im0[15]_i_8_n_0\
    );
\sig_btt_cntr_im0[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[13]\,
      I1 => sig_push_input_reg11_out,
      I2 => \sig_input_tag_reg_reg[3]_0\(13),
      O => \sig_btt_cntr_im0[15]_i_9_n_0\
    );
\sig_btt_cntr_im0[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[23]\,
      I1 => sig_push_input_reg11_out,
      I2 => \sig_input_tag_reg_reg[3]_0\(23),
      O => \sig_btt_cntr_im0[23]_i_2_n_0\
    );
\sig_btt_cntr_im0[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[22]\,
      I1 => sig_push_input_reg11_out,
      I2 => \sig_input_tag_reg_reg[3]_0\(22),
      O => \sig_btt_cntr_im0[23]_i_3_n_0\
    );
\sig_btt_cntr_im0[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[21]\,
      I1 => sig_push_input_reg11_out,
      I2 => \sig_input_tag_reg_reg[3]_0\(21),
      O => \sig_btt_cntr_im0[23]_i_4_n_0\
    );
\sig_btt_cntr_im0[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[20]\,
      I1 => sig_push_input_reg11_out,
      I2 => \sig_input_tag_reg_reg[3]_0\(20),
      O => \sig_btt_cntr_im0[23]_i_5_n_0\
    );
\sig_btt_cntr_im0[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[19]\,
      I1 => sig_push_input_reg11_out,
      I2 => \sig_input_tag_reg_reg[3]_0\(19),
      O => \sig_btt_cntr_im0[23]_i_6_n_0\
    );
\sig_btt_cntr_im0[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[18]\,
      I1 => sig_push_input_reg11_out,
      I2 => \sig_input_tag_reg_reg[3]_0\(18),
      O => \sig_btt_cntr_im0[23]_i_7_n_0\
    );
\sig_btt_cntr_im0[23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[17]\,
      I1 => sig_push_input_reg11_out,
      I2 => \sig_input_tag_reg_reg[3]_0\(17),
      O => \sig_btt_cntr_im0[23]_i_8_n_0\
    );
\sig_btt_cntr_im0[23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[16]\,
      I1 => sig_push_input_reg11_out,
      I2 => \sig_input_tag_reg_reg[3]_0\(16),
      O => \sig_btt_cntr_im0[23]_i_9_n_0\
    );
\sig_btt_cntr_im0[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => \^in\(41),
      I1 => sig_input_reg_empty,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_sm_halt_reg,
      O => \sig_btt_cntr_im0[25]_i_2_n_0\
    );
\sig_btt_cntr_im0[25]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[25]\,
      I1 => sig_push_input_reg11_out,
      I2 => \sig_input_tag_reg_reg[3]_0\(25),
      O => \sig_btt_cntr_im0[25]_i_3_n_0\
    );
\sig_btt_cntr_im0[25]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[24]\,
      I1 => sig_push_input_reg11_out,
      I2 => \sig_input_tag_reg_reg[3]_0\(24),
      O => \sig_btt_cntr_im0[25]_i_4_n_0\
    );
\sig_btt_cntr_im0[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[7]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I2 => sig_push_input_reg11_out,
      I3 => \sig_input_tag_reg_reg[3]_0\(7),
      O => \sig_btt_cntr_im0[7]_i_10_n_0\
    );
\sig_btt_cntr_im0[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I2 => sig_push_input_reg11_out,
      I3 => \sig_input_tag_reg_reg[3]_0\(6),
      O => \sig_btt_cntr_im0[7]_i_11_n_0\
    );
\sig_btt_cntr_im0[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I2 => sig_push_input_reg11_out,
      I3 => \sig_input_tag_reg_reg[3]_0\(5),
      O => \sig_btt_cntr_im0[7]_i_12_n_0\
    );
\sig_btt_cntr_im0[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I2 => sig_push_input_reg11_out,
      I3 => \sig_input_tag_reg_reg[3]_0\(4),
      O => \sig_btt_cntr_im0[7]_i_13_n_0\
    );
\sig_btt_cntr_im0[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => sig_push_input_reg11_out,
      I3 => \sig_input_tag_reg_reg[3]_0\(3),
      O => \sig_btt_cntr_im0[7]_i_14_n_0\
    );
\sig_btt_cntr_im0[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I2 => sig_push_input_reg11_out,
      I3 => \sig_input_tag_reg_reg[3]_0\(2),
      O => \sig_btt_cntr_im0[7]_i_15_n_0\
    );
\sig_btt_cntr_im0[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I2 => sig_push_input_reg11_out,
      I3 => \sig_input_tag_reg_reg[3]_0\(1),
      O => \sig_btt_cntr_im0[7]_i_16_n_0\
    );
\sig_btt_cntr_im0[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I2 => sig_push_input_reg11_out,
      I3 => \sig_input_tag_reg_reg[3]_0\(0),
      O => \sig_btt_cntr_im0[7]_i_17_n_0\
    );
\sig_btt_cntr_im0[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[7]\,
      I1 => sig_push_input_reg11_out,
      O => \sig_btt_cntr_im0[7]_i_2_n_0\
    );
\sig_btt_cntr_im0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\,
      I1 => sig_push_input_reg11_out,
      O => \sig_btt_cntr_im0[7]_i_3_n_0\
    );
\sig_btt_cntr_im0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\,
      I1 => sig_push_input_reg11_out,
      O => \sig_btt_cntr_im0[7]_i_4_n_0\
    );
\sig_btt_cntr_im0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\,
      I1 => sig_push_input_reg11_out,
      O => \sig_btt_cntr_im0[7]_i_5_n_0\
    );
\sig_btt_cntr_im0[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\,
      I1 => sig_push_input_reg11_out,
      O => \sig_btt_cntr_im0[7]_i_6_n_0\
    );
\sig_btt_cntr_im0[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\,
      I1 => sig_push_input_reg11_out,
      O => \sig_btt_cntr_im0[7]_i_7_n_0\
    );
\sig_btt_cntr_im0[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\,
      I1 => sig_push_input_reg11_out,
      O => \sig_btt_cntr_im0[7]_i_8_n_0\
    );
\sig_btt_cntr_im0[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\,
      I1 => sig_push_input_reg11_out,
      O => \sig_btt_cntr_im0[7]_i_9_n_0\
    );
\sig_btt_cntr_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_15\,
      Q => \sig_btt_cntr_im0_reg_n_0_[0]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_13\,
      Q => \sig_btt_cntr_im0_reg_n_0_[10]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_12\,
      Q => \sig_btt_cntr_im0_reg_n_0_[11]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_11\,
      Q => \sig_btt_cntr_im0_reg_n_0_[12]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_10\,
      Q => \sig_btt_cntr_im0_reg_n_0_[13]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_9\,
      Q => \sig_btt_cntr_im0_reg_n_0_[14]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_8\,
      Q => \sig_btt_cntr_im0_reg_n_0_[15]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_btt_cntr_im0_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \sig_btt_cntr_im0_reg[15]_i_1_n_0\,
      CO(6) => \sig_btt_cntr_im0_reg[15]_i_1_n_1\,
      CO(5) => \sig_btt_cntr_im0_reg[15]_i_1_n_2\,
      CO(4) => \sig_btt_cntr_im0_reg[15]_i_1_n_3\,
      CO(3) => \sig_btt_cntr_im0_reg[15]_i_1_n_4\,
      CO(2) => \sig_btt_cntr_im0_reg[15]_i_1_n_5\,
      CO(1) => \sig_btt_cntr_im0_reg[15]_i_1_n_6\,
      CO(0) => \sig_btt_cntr_im0_reg[15]_i_1_n_7\,
      DI(7) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(6) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(5) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(4) => \sig_btt_cntr_im0[15]_i_2_n_0\,
      DI(3) => \sig_btt_cntr_im0[15]_i_3_n_0\,
      DI(2) => \sig_btt_cntr_im0[15]_i_4_n_0\,
      DI(1) => \sig_btt_cntr_im0[15]_i_5_n_0\,
      DI(0) => \sig_btt_cntr_im0[15]_i_6_n_0\,
      O(7) => \sig_btt_cntr_im0_reg[15]_i_1_n_8\,
      O(6) => \sig_btt_cntr_im0_reg[15]_i_1_n_9\,
      O(5) => \sig_btt_cntr_im0_reg[15]_i_1_n_10\,
      O(4) => \sig_btt_cntr_im0_reg[15]_i_1_n_11\,
      O(3) => \sig_btt_cntr_im0_reg[15]_i_1_n_12\,
      O(2) => \sig_btt_cntr_im0_reg[15]_i_1_n_13\,
      O(1) => \sig_btt_cntr_im0_reg[15]_i_1_n_14\,
      O(0) => \sig_btt_cntr_im0_reg[15]_i_1_n_15\,
      S(7) => \sig_btt_cntr_im0[15]_i_7_n_0\,
      S(6) => \sig_btt_cntr_im0[15]_i_8_n_0\,
      S(5) => \sig_btt_cntr_im0[15]_i_9_n_0\,
      S(4) => \sig_btt_cntr_im0[15]_i_10_n_0\,
      S(3) => \sig_btt_cntr_im0[15]_i_11_n_0\,
      S(2) => \sig_btt_cntr_im0[15]_i_12_n_0\,
      S(1) => \sig_btt_cntr_im0[15]_i_13_n_0\,
      S(0) => \sig_btt_cntr_im0[15]_i_14_n_0\
    );
\sig_btt_cntr_im0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1_n_15\,
      Q => \sig_btt_cntr_im0_reg_n_0_[16]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1_n_14\,
      Q => \sig_btt_cntr_im0_reg_n_0_[17]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1_n_13\,
      Q => \sig_btt_cntr_im0_reg_n_0_[18]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1_n_12\,
      Q => \sig_btt_cntr_im0_reg_n_0_[19]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_14\,
      Q => \sig_btt_cntr_im0_reg_n_0_[1]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1_n_11\,
      Q => \sig_btt_cntr_im0_reg_n_0_[20]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1_n_10\,
      Q => \sig_btt_cntr_im0_reg_n_0_[21]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1_n_9\,
      Q => \sig_btt_cntr_im0_reg_n_0_[22]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1_n_8\,
      Q => \sig_btt_cntr_im0_reg_n_0_[23]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_btt_cntr_im0_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \sig_btt_cntr_im0_reg[23]_i_1_n_0\,
      CO(6) => \sig_btt_cntr_im0_reg[23]_i_1_n_1\,
      CO(5) => \sig_btt_cntr_im0_reg[23]_i_1_n_2\,
      CO(4) => \sig_btt_cntr_im0_reg[23]_i_1_n_3\,
      CO(3) => \sig_btt_cntr_im0_reg[23]_i_1_n_4\,
      CO(2) => \sig_btt_cntr_im0_reg[23]_i_1_n_5\,
      CO(1) => \sig_btt_cntr_im0_reg[23]_i_1_n_6\,
      CO(0) => \sig_btt_cntr_im0_reg[23]_i_1_n_7\,
      DI(7) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(6) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(5) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(4) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(3) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(2) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(1) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(0) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      O(7) => \sig_btt_cntr_im0_reg[23]_i_1_n_8\,
      O(6) => \sig_btt_cntr_im0_reg[23]_i_1_n_9\,
      O(5) => \sig_btt_cntr_im0_reg[23]_i_1_n_10\,
      O(4) => \sig_btt_cntr_im0_reg[23]_i_1_n_11\,
      O(3) => \sig_btt_cntr_im0_reg[23]_i_1_n_12\,
      O(2) => \sig_btt_cntr_im0_reg[23]_i_1_n_13\,
      O(1) => \sig_btt_cntr_im0_reg[23]_i_1_n_14\,
      O(0) => \sig_btt_cntr_im0_reg[23]_i_1_n_15\,
      S(7) => \sig_btt_cntr_im0[23]_i_2_n_0\,
      S(6) => \sig_btt_cntr_im0[23]_i_3_n_0\,
      S(5) => \sig_btt_cntr_im0[23]_i_4_n_0\,
      S(4) => \sig_btt_cntr_im0[23]_i_5_n_0\,
      S(3) => \sig_btt_cntr_im0[23]_i_6_n_0\,
      S(2) => \sig_btt_cntr_im0[23]_i_7_n_0\,
      S(1) => \sig_btt_cntr_im0[23]_i_8_n_0\,
      S(0) => \sig_btt_cntr_im0[23]_i_9_n_0\
    );
\sig_btt_cntr_im0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[25]_i_1_n_15\,
      Q => \sig_btt_cntr_im0_reg_n_0_[24]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[25]_i_1_n_14\,
      Q => \sig_btt_cntr_im0_reg_n_0_[25]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[25]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_btt_cntr_im0_reg[23]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_sig_btt_cntr_im0_reg[25]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \sig_btt_cntr_im0_reg[25]_i_1_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      O(7 downto 2) => \NLW_sig_btt_cntr_im0_reg[25]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1) => \sig_btt_cntr_im0_reg[25]_i_1_n_14\,
      O(0) => \sig_btt_cntr_im0_reg[25]_i_1_n_15\,
      S(7 downto 2) => B"000000",
      S(1) => \sig_btt_cntr_im0[25]_i_3_n_0\,
      S(0) => \sig_btt_cntr_im0[25]_i_4_n_0\
    );
\sig_btt_cntr_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_13\,
      Q => \sig_btt_cntr_im0_reg_n_0_[2]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_12\,
      Q => \sig_btt_cntr_im0_reg_n_0_[3]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_11\,
      Q => \sig_btt_cntr_im0_reg_n_0_[4]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_10\,
      Q => \sig_btt_cntr_im0_reg_n_0_[5]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_9\,
      Q => \sig_btt_cntr_im0_reg_n_0_[6]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_8\,
      Q => \sig_btt_cntr_im0_reg_n_0_[7]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_btt_cntr_im0[25]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \sig_btt_cntr_im0_reg[7]_i_1_n_0\,
      CO(6) => \sig_btt_cntr_im0_reg[7]_i_1_n_1\,
      CO(5) => \sig_btt_cntr_im0_reg[7]_i_1_n_2\,
      CO(4) => \sig_btt_cntr_im0_reg[7]_i_1_n_3\,
      CO(3) => \sig_btt_cntr_im0_reg[7]_i_1_n_4\,
      CO(2) => \sig_btt_cntr_im0_reg[7]_i_1_n_5\,
      CO(1) => \sig_btt_cntr_im0_reg[7]_i_1_n_6\,
      CO(0) => \sig_btt_cntr_im0_reg[7]_i_1_n_7\,
      DI(7) => \sig_btt_cntr_im0[7]_i_2_n_0\,
      DI(6) => \sig_btt_cntr_im0[7]_i_3_n_0\,
      DI(5) => \sig_btt_cntr_im0[7]_i_4_n_0\,
      DI(4) => \sig_btt_cntr_im0[7]_i_5_n_0\,
      DI(3) => \sig_btt_cntr_im0[7]_i_6_n_0\,
      DI(2) => \sig_btt_cntr_im0[7]_i_7_n_0\,
      DI(1) => \sig_btt_cntr_im0[7]_i_8_n_0\,
      DI(0) => \sig_btt_cntr_im0[7]_i_9_n_0\,
      O(7) => \sig_btt_cntr_im0_reg[7]_i_1_n_8\,
      O(6) => \sig_btt_cntr_im0_reg[7]_i_1_n_9\,
      O(5) => \sig_btt_cntr_im0_reg[7]_i_1_n_10\,
      O(4) => \sig_btt_cntr_im0_reg[7]_i_1_n_11\,
      O(3) => \sig_btt_cntr_im0_reg[7]_i_1_n_12\,
      O(2) => \sig_btt_cntr_im0_reg[7]_i_1_n_13\,
      O(1) => \sig_btt_cntr_im0_reg[7]_i_1_n_14\,
      O(0) => \sig_btt_cntr_im0_reg[7]_i_1_n_15\,
      S(7) => \sig_btt_cntr_im0[7]_i_10_n_0\,
      S(6) => \sig_btt_cntr_im0[7]_i_11_n_0\,
      S(5) => \sig_btt_cntr_im0[7]_i_12_n_0\,
      S(4) => \sig_btt_cntr_im0[7]_i_13_n_0\,
      S(3) => \sig_btt_cntr_im0[7]_i_14_n_0\,
      S(2) => \sig_btt_cntr_im0[7]_i_15_n_0\,
      S(1) => \sig_btt_cntr_im0[7]_i_16_n_0\,
      S(0) => \sig_btt_cntr_im0[7]_i_17_n_0\
    );
\sig_btt_cntr_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_15\,
      Q => \sig_btt_cntr_im0_reg_n_0_[8]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_14\,
      Q => \sig_btt_cntr_im0_reg_n_0_[9]\,
      R => sig_reset_reg
    );
sig_btt_eq_b2mbaa_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => sig_btt_eq_b2mbaa_ireg1_i_2_n_0,
      I1 => sig_btt_eq_b2mbaa_ireg1_i_3_n_0,
      I2 => sig_btt_eq_b2mbaa_ireg1_i_4_n_0,
      I3 => sig_btt_eq_b2mbaa_ireg1_i_5_n_0,
      I4 => sig_btt_eq_b2mbaa_ireg1_i_6_n_0,
      I5 => sig_btt_eq_b2mbaa_ireg1_i_7_n_0,
      O => sig_btt_eq_b2mbaa_im0
    );
sig_btt_eq_b2mbaa_ireg1_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000480021"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I3 => sig_btt_eq_b2mbaa_ireg1_i_14_n_0,
      I4 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I5 => sig_btt_eq_b2mbaa_ireg1_i_15_n_0,
      O => sig_btt_eq_b2mbaa_ireg1_i_10_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555556AAAAAAA9"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => sig_btt_eq_b2mbaa_ireg1_i_11_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \sig_bytes_to_mbaa_ireg1[10]_i_2_n_0\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      O => sig_btt_eq_b2mbaa_ireg1_i_12_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \sig_bytes_to_mbaa_ireg1[10]_i_2_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      O => sig_btt_eq_b2mbaa_ireg1_i_13_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      O => sig_btt_eq_b2mbaa_ireg1_i_14_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95556"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      O => sig_btt_eq_b2mbaa_ireg1_i_15_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I1 => \sig_bytes_to_mbaa_ireg1[12]_i_2_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      O => sig_btt_eq_b2mbaa_ireg1_i_2_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE00010001FFFE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \sig_bytes_to_mbaa_ireg1[10]_i_2_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      O => sig_btt_eq_b2mbaa_ireg1_i_3_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_btt_eq_b2mbaa_ireg1_i_8_n_0,
      I1 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      O => sig_btt_eq_b2mbaa_ireg1_i_4_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95556"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I2 => \sig_bytes_to_mbaa_ireg1[10]_i_2_n_0\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      O => sig_btt_eq_b2mbaa_ireg1_i_5_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => sig_btt_eq_b2mbaa_ireg1_i_9_n_0,
      I1 => sig_btt_eq_b2mbaa_ireg1_i_10_n_0,
      I2 => sig_btt_eq_b2mbaa_ireg1_i_11_n_0,
      I3 => sig_brst_cnt_eq_zero_im0,
      I4 => sig_btt_eq_b2mbaa_ireg1_i_12_n_0,
      I5 => sig_btt_eq_b2mbaa_ireg1_i_13_n_0,
      O => sig_btt_eq_b2mbaa_ireg1_i_6_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I1 => \sig_bytes_to_mbaa_ireg1[12]_i_2_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      O => sig_btt_eq_b2mbaa_ireg1_i_7_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \sig_bytes_to_mbaa_ireg1[10]_i_2_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      O => sig_btt_eq_b2mbaa_ireg1_i_8_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE00010001FFFE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => \sig_bytes_to_mbaa_ireg1[6]_i_2_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      O => sig_btt_eq_b2mbaa_ireg1_i_9_n_0
    );
sig_btt_eq_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_btt_eq_b2mbaa_im0,
      Q => sig_btt_eq_b2mbaa_ireg1,
      R => sig_reset_reg
    );
sig_btt_lt_b2mbaa_im01_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => NLW_sig_btt_lt_b2mbaa_im01_carry_CO_UNCONNECTED(7),
      CO(6) => sig_btt_lt_b2mbaa_im01,
      CO(5) => sig_btt_lt_b2mbaa_im01_carry_n_2,
      CO(4) => sig_btt_lt_b2mbaa_im01_carry_n_3,
      CO(3) => sig_btt_lt_b2mbaa_im01_carry_n_4,
      CO(2) => sig_btt_lt_b2mbaa_im01_carry_n_5,
      CO(1) => sig_btt_lt_b2mbaa_im01_carry_n_6,
      CO(0) => sig_btt_lt_b2mbaa_im01_carry_n_7,
      DI(7) => '0',
      DI(6) => sig_btt_lt_b2mbaa_im01_carry_i_1_n_0,
      DI(5) => sig_btt_lt_b2mbaa_im01_carry_i_2_n_0,
      DI(4) => sig_btt_lt_b2mbaa_im01_carry_i_3_n_0,
      DI(3) => sig_btt_lt_b2mbaa_im01_carry_i_4_n_0,
      DI(2) => sig_btt_lt_b2mbaa_im01_carry_i_5_n_0,
      DI(1) => sig_btt_lt_b2mbaa_im01_carry_i_6_n_0,
      DI(0) => sig_btt_lt_b2mbaa_im01_carry_i_7_n_0,
      O(7 downto 0) => NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED(7 downto 0),
      S(7) => '0',
      S(6) => sig_btt_lt_b2mbaa_im01_carry_i_8_n_0,
      S(5) => sig_btt_lt_b2mbaa_im01_carry_i_9_n_0,
      S(4) => sig_btt_lt_b2mbaa_im01_carry_i_10_n_0,
      S(3) => sig_btt_lt_b2mbaa_im01_carry_i_11_n_0,
      S(2) => sig_btt_lt_b2mbaa_im01_carry_i_12_n_0,
      S(1) => sig_btt_lt_b2mbaa_im01_carry_i_13_n_0,
      S(0) => sig_btt_lt_b2mbaa_im01_carry_i_14_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I1 => \sig_bytes_to_mbaa_ireg1[12]_i_2_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_1_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1428142814282841"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I4 => sig_btt_lt_b2mbaa_im01_carry_i_15_n_0,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_10_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12244881"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I3 => \sig_bytes_to_mbaa_ireg1[10]_i_2_n_0\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_11_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14282841"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I4 => sig_addr_aligned_ireg1_i_3_n_0,
      O => sig_btt_lt_b2mbaa_im01_carry_i_12_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1212122448484881"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_13_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2481"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_14_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => \sig_bytes_to_mbaa_ireg1[6]_i_2_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_15_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01133770"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I3 => \sig_bytes_to_mbaa_ireg1[12]_i_2_n_0\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_2_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101011337373770"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I3 => sig_btt_lt_b2mbaa_im01_carry_i_15_n_0,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_3_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01133770"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I3 => \sig_bytes_to_mbaa_ireg1[10]_i_2_n_0\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_4_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01133770"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I3 => sig_addr_aligned_ireg1_i_3_n_0,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_5_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101011337373770"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_6_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1370"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_7_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I1 => \sig_bytes_to_mbaa_ireg1[12]_i_2_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_8_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12244881"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I3 => \sig_bytes_to_mbaa_ireg1[12]_i_2_n_0\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_9_n_0
    );
sig_btt_lt_b2mbaa_ireg1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_im01,
      I1 => sig_brst_cnt_eq_zero_im0,
      O => sig_btt_lt_b2mbaa_im0
    );
sig_btt_lt_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_btt_lt_b2mbaa_im0,
      Q => sig_btt_lt_b2mbaa_ireg1,
      R => sig_reset_reg
    );
\sig_bytes_to_mbaa_ireg1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I4 => \sig_bytes_to_mbaa_ireg1[10]_i_2_n_0\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      O => sig_bytes_to_mbaa_im0(10)
    );
\sig_bytes_to_mbaa_ireg1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      O => \sig_bytes_to_mbaa_ireg1[10]_i_2_n_0\
    );
\sig_bytes_to_mbaa_ireg1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I1 => \sig_bytes_to_mbaa_ireg1[12]_i_2_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      O => sig_bytes_to_mbaa_im0(11)
    );
\sig_bytes_to_mbaa_ireg1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I1 => \sig_bytes_to_mbaa_ireg1[12]_i_2_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      O => sig_bytes_to_mbaa_im0(12)
    );
\sig_bytes_to_mbaa_ireg1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I3 => \sig_bytes_to_mbaa_ireg1[10]_i_2_n_0\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      O => \sig_bytes_to_mbaa_ireg1[12]_i_2_n_0\
    );
\sig_bytes_to_mbaa_ireg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      O => sig_bytes_to_mbaa_im0(1)
    );
\sig_bytes_to_mbaa_ireg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      O => sig_bytes_to_mbaa_im0(2)
    );
\sig_bytes_to_mbaa_ireg1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      O => sig_bytes_to_mbaa_im0(3)
    );
\sig_bytes_to_mbaa_ireg1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      O => sig_bytes_to_mbaa_im0(4)
    );
\sig_bytes_to_mbaa_ireg1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      O => sig_bytes_to_mbaa_im0(5)
    );
\sig_bytes_to_mbaa_ireg1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I4 => \sig_bytes_to_mbaa_ireg1[6]_i_2_n_0\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      O => sig_bytes_to_mbaa_im0(6)
    );
\sig_bytes_to_mbaa_ireg1[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      O => \sig_bytes_to_mbaa_ireg1[6]_i_2_n_0\
    );
\sig_bytes_to_mbaa_ireg1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \sig_bytes_to_mbaa_ireg1[10]_i_2_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      O => sig_bytes_to_mbaa_im0(7)
    );
\sig_bytes_to_mbaa_ireg1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \sig_bytes_to_mbaa_ireg1[10]_i_2_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      O => sig_bytes_to_mbaa_im0(8)
    );
\sig_bytes_to_mbaa_ireg1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I2 => \sig_bytes_to_mbaa_ireg1[10]_i_2_n_0\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      O => sig_bytes_to_mbaa_im0(9)
    );
\sig_bytes_to_mbaa_ireg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      Q => sig_bytes_to_mbaa_ireg1(0),
      R => sig_reset_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(10),
      Q => sig_bytes_to_mbaa_ireg1(10),
      R => sig_reset_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(11),
      Q => sig_bytes_to_mbaa_ireg1(11),
      R => sig_reset_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(12),
      Q => sig_bytes_to_mbaa_ireg1(12),
      R => sig_reset_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(1),
      Q => sig_bytes_to_mbaa_ireg1(1),
      R => sig_reset_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(2),
      Q => sig_bytes_to_mbaa_ireg1(2),
      R => sig_reset_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(3),
      Q => sig_bytes_to_mbaa_ireg1(3),
      R => sig_reset_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(4),
      Q => sig_bytes_to_mbaa_ireg1(4),
      R => sig_reset_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(5),
      Q => sig_bytes_to_mbaa_ireg1(5),
      R => sig_reset_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(6),
      Q => sig_bytes_to_mbaa_ireg1(6),
      R => sig_reset_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(7),
      Q => sig_bytes_to_mbaa_ireg1(7),
      R => sig_reset_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(8),
      Q => sig_bytes_to_mbaa_ireg1(8),
      R => sig_reset_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(9),
      Q => sig_bytes_to_mbaa_ireg1(9),
      R => sig_reset_reg
    );
sig_calc_error_pushed_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^in\(41),
      I1 => sig_xfer_reg_empty,
      I2 => sig_ld_xfer_reg,
      I3 => sig_calc_error_pushed,
      O => sig_calc_error_pushed_i_1_n_0
    );
sig_calc_error_pushed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_calc_error_pushed_i_1_n_0,
      Q => sig_calc_error_pushed,
      R => sig_reset_reg
    );
sig_calc_error_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => sig_btt_is_zero,
      I1 => sig_push_input_reg11_out,
      I2 => \^in\(41),
      O => sig_calc_error_reg_i_1_n_0
    );
sig_calc_error_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => sig_calc_error_reg_i_3_n_0,
      I1 => sig_calc_error_reg_i_4_n_0,
      I2 => sig_calc_error_reg_i_5_n_0,
      I3 => sig_calc_error_reg_i_6_n_0,
      I4 => \sig_input_tag_reg_reg[3]_0\(0),
      I5 => \sig_input_tag_reg_reg[3]_0\(1),
      O => sig_btt_is_zero
    );
sig_calc_error_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(4),
      I1 => \sig_input_tag_reg_reg[3]_0\(5),
      I2 => \sig_input_tag_reg_reg[3]_0\(2),
      I3 => \sig_input_tag_reg_reg[3]_0\(3),
      I4 => \sig_input_tag_reg_reg[3]_0\(7),
      I5 => \sig_input_tag_reg_reg[3]_0\(6),
      O => sig_calc_error_reg_i_3_n_0
    );
sig_calc_error_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(22),
      I1 => \sig_input_tag_reg_reg[3]_0\(23),
      I2 => \sig_input_tag_reg_reg[3]_0\(20),
      I3 => \sig_input_tag_reg_reg[3]_0\(21),
      I4 => \sig_input_tag_reg_reg[3]_0\(25),
      I5 => \sig_input_tag_reg_reg[3]_0\(24),
      O => sig_calc_error_reg_i_4_n_0
    );
sig_calc_error_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(16),
      I1 => \sig_input_tag_reg_reg[3]_0\(17),
      I2 => \sig_input_tag_reg_reg[3]_0\(14),
      I3 => \sig_input_tag_reg_reg[3]_0\(15),
      I4 => \sig_input_tag_reg_reg[3]_0\(19),
      I5 => \sig_input_tag_reg_reg[3]_0\(18),
      O => sig_calc_error_reg_i_5_n_0
    );
sig_calc_error_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sig_input_tag_reg_reg[3]_0\(10),
      I1 => \sig_input_tag_reg_reg[3]_0\(11),
      I2 => \sig_input_tag_reg_reg[3]_0\(8),
      I3 => \sig_input_tag_reg_reg[3]_0\(9),
      I4 => \sig_input_tag_reg_reg[3]_0\(13),
      I5 => \sig_input_tag_reg_reg[3]_0\(12),
      O => sig_calc_error_reg_i_6_n_0
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_calc_error_reg_i_1_n_0,
      Q => \^in\(41),
      R => sig_reset_reg
    );
sig_cmd2addr_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54045454"
    )
        port map (
      I0 => sig_reset_reg,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => \^sig_mstr2addr_cmd_valid\,
      I3 => sig_cmd2addr_valid_reg_0,
      I4 => sig_inhibit_rdy_n,
      O => sig_cmd2addr_valid_i_1_n_0
    );
sig_cmd2addr_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_cmd2addr_valid_i_1_n_0,
      Q => \^sig_mstr2addr_cmd_valid\,
      R => '0'
    );
sig_cmd2data_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54045454"
    )
        port map (
      I0 => sig_reset_reg,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => \^sig_mstr2data_cmd_valid\,
      I3 => sig_cmd2data_valid_reg_0,
      I4 => sig_inhibit_rdy_n_0,
      O => sig_cmd2data_valid_i_1_n_0
    );
sig_cmd2data_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_cmd2data_valid_i_1_n_0,
      Q => \^sig_mstr2data_cmd_valid\,
      R => '0'
    );
sig_cmd2dre_valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => sig_reset_reg,
      I1 => sig_cmd2dre_valid_reg_n_0,
      I2 => sig_sm_ld_xfer_reg_ns,
      I3 => sig_first_xfer_im0,
      O => sig_cmd2dre_valid_i_1_n_0
    );
sig_cmd2dre_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_cmd2dre_valid_i_1_n_0,
      Q => sig_cmd2dre_valid_reg_n_0,
      R => '0'
    );
\sig_finish_addr_offset_ireg2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56669AAA"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(0),
      I4 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O => sig_finish_addr_offset_im1(0)
    );
\sig_finish_addr_offset_ireg2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I1 => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      O => sig_finish_addr_offset_im1(1)
    );
\sig_finish_addr_offset_ireg2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996966696669666"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I2 => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I5 => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      O => sig_finish_addr_offset_im1(2)
    );
\sig_finish_addr_offset_ireg2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA559595"
    )
        port map (
      I0 => \sig_finish_addr_offset_ireg2[3]_i_2_n_0\,
      I1 => sig_bytes_to_mbaa_ireg1(3),
      I2 => sig_first_xfer_im0,
      I3 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I4 => sig_btt_lt_b2mbaa_ireg1,
      O => sig_finish_addr_offset_im1(3)
    );
\sig_finish_addr_offset_ireg2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE8E8E8811717177"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I2 => \sig_finish_addr_offset_ireg2[3]_i_3_n_0\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I4 => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      O => \sig_finish_addr_offset_ireg2[3]_i_2_n_0\
    );
\sig_finish_addr_offset_ireg2[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15BFFFFF"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(0),
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      O => \sig_finish_addr_offset_ireg2[3]_i_3_n_0\
    );
\sig_finish_addr_offset_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(0),
      Q => sig_finish_addr_offset_ireg2(0),
      R => sig_reset_reg
    );
\sig_finish_addr_offset_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(1),
      Q => sig_finish_addr_offset_ireg2(1),
      R => sig_reset_reg
    );
\sig_finish_addr_offset_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(2),
      Q => sig_finish_addr_offset_ireg2(2),
      R => sig_reset_reg
    );
\sig_finish_addr_offset_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(3),
      Q => sig_finish_addr_offset_ireg2(3),
      R => sig_reset_reg
    );
sig_first_xfer_im0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => sig_reset_reg,
      I1 => sig_push_input_reg11_out,
      I2 => sig_first_xfer_im0,
      I3 => sig_pop_xfer_reg0_out,
      O => sig_first_xfer_im0_i_1_n_0
    );
sig_first_xfer_im0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_first_xfer_im0_i_1_n_0,
      Q => sig_first_xfer_im0,
      R => '0'
    );
sig_input_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => \sig_input_tag_reg_reg[3]_0\(26),
      Q => \^in\(40),
      R => sig_input_cache_type_reg0
    );
sig_input_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => \sig_input_tag_reg_reg[3]_0\(27),
      Q => sig_input_eof_reg_reg_n_0,
      R => sig_input_cache_type_reg0
    );
sig_input_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => '0',
      Q => sig_input_reg_empty,
      S => sig_input_cache_type_reg0
    );
\sig_input_tag_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sig_sm_pop_input_reg,
      I1 => sig_calc_error_pushed,
      I2 => sig_reset_reg,
      O => sig_input_cache_type_reg0
    );
\sig_input_tag_reg[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => sig_sm_halt_reg,
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => sig_input_reg_empty,
      I3 => \^in\(41),
      O => sig_push_input_reg11_out
    );
\sig_input_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => \sig_input_tag_reg_reg[3]_0\(60),
      Q => sig_calc_error_reg_reg_0(0),
      R => sig_input_cache_type_reg0
    );
\sig_input_tag_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => \sig_input_tag_reg_reg[3]_0\(61),
      Q => sig_calc_error_reg_reg_0(1),
      R => sig_input_cache_type_reg0
    );
\sig_input_tag_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => \sig_input_tag_reg_reg[3]_0\(62),
      Q => sig_calc_error_reg_reg_0(2),
      R => sig_input_cache_type_reg0
    );
\sig_input_tag_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => \sig_input_tag_reg_reg[3]_0\(63),
      Q => sig_calc_error_reg_reg_0(3),
      R => sig_input_cache_type_reg0
    );
sig_last_addr_offset_im2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      O => sel0(3)
    );
sig_ld_xfer_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0544"
    )
        port map (
      I0 => sig_reset_reg,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => sig_xfer_reg_empty,
      I3 => sig_ld_xfer_reg,
      O => sig_ld_xfer_reg_i_1_n_0
    );
sig_ld_xfer_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_ld_xfer_reg_i_1_n_0,
      Q => sig_ld_xfer_reg,
      R => '0'
    );
sig_ld_xfer_reg_tmp_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => sig_reset_reg,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => sig_ld_xfer_reg_tmp,
      I3 => sig_pop_xfer_reg0_out,
      O => sig_ld_xfer_reg_tmp_i_1_n_0
    );
sig_ld_xfer_reg_tmp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_ld_xfer_reg_tmp_i_1_n_0,
      Q => sig_ld_xfer_reg_tmp,
      R => '0'
    );
sig_no_btt_residue_ireg1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_no_btt_residue_ireg1_i_2_n_0,
      I1 => sig_no_btt_residue_ireg1_i_3_n_0,
      O => sig_no_btt_residue_im0
    );
sig_no_btt_residue_ireg1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      O => sig_no_btt_residue_ireg1_i_2_n_0
    );
sig_no_btt_residue_ireg1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => sig_no_btt_residue_ireg1_i_3_n_0
    );
sig_no_btt_residue_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_no_btt_residue_im0,
      Q => sig_no_btt_residue_ireg1,
      R => sig_reset_reg
    );
sig_parent_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sig_reset_reg,
      I1 => sig_last_xfer_valid_im1,
      I2 => sig_ld_xfer_reg_tmp,
      I3 => sig_parent_done,
      I4 => sig_push_input_reg11_out,
      O => sig_parent_done_i_1_n_0
    );
sig_parent_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_parent_done_i_1_n_0,
      Q => sig_parent_done,
      R => '0'
    );
\sig_predict_addr_lsh_ireg3[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[12]\,
      O => \sig_predict_addr_lsh_ireg3[15]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[11]\,
      O => \sig_predict_addr_lsh_ireg3[15]_i_3_n_0\
    );
\sig_predict_addr_lsh_ireg3[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[10]\,
      O => \sig_predict_addr_lsh_ireg3[15]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[9]\,
      O => \sig_predict_addr_lsh_ireg3[15]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[8]\,
      O => \sig_predict_addr_lsh_ireg3[15]_i_6_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[7]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_6_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_7_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_8_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_9_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(0),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\,
      R => sig_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(10),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\,
      R => sig_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(11),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\,
      R => sig_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(12),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\,
      R => sig_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(13),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\,
      R => sig_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(14),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\,
      R => sig_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(15),
      Q => sig_predict_addr_lsh_ireg3(15),
      R => sig_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1\,
      CO(5) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2\,
      CO(4) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3\,
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_4\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_5\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_6\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_7\,
      DI(7) => '0',
      DI(6) => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      DI(5) => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      DI(4) => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      DI(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      O(7 downto 0) => sig_predict_addr_lsh_im2(15 downto 8),
      S(7) => p_1_in_0,
      S(6) => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      S(5) => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      S(4) => \sig_predict_addr_lsh_ireg3[15]_i_2_n_0\,
      S(3) => \sig_predict_addr_lsh_ireg3[15]_i_3_n_0\,
      S(2) => \sig_predict_addr_lsh_ireg3[15]_i_4_n_0\,
      S(1) => \sig_predict_addr_lsh_ireg3[15]_i_5_n_0\,
      S(0) => \sig_predict_addr_lsh_ireg3[15]_i_6_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(1),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\,
      R => sig_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(2),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\,
      R => sig_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(3),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\,
      R => sig_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(4),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\,
      R => sig_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(5),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\,
      R => sig_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(6),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\,
      R => sig_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(7),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\,
      R => sig_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\,
      CO(6) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1\,
      CO(5) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2\,
      CO(4) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3\,
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_4\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_5\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_6\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_7\,
      DI(7) => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      DI(6) => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      DI(5) => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      DI(4) => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      DI(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      O(7 downto 0) => sig_predict_addr_lsh_im2(7 downto 0),
      S(7) => \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\,
      S(6) => \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\,
      S(5) => \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\,
      S(4) => \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\,
      S(3) => \sig_predict_addr_lsh_ireg3[7]_i_6_n_0\,
      S(2) => \sig_predict_addr_lsh_ireg3[7]_i_7_n_0\,
      S(1) => \sig_predict_addr_lsh_ireg3[7]_i_8_n_0\,
      S(0) => \sig_predict_addr_lsh_ireg3[7]_i_9_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(8),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\,
      R => sig_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(9),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\,
      R => sig_reset_reg
    );
\sig_sm_halt_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I2 => sig_calc_error_pushed,
      I3 => sig_sm_halt_reg_reg_1,
      O => sig_sm_halt_ns
    );
sig_sm_halt_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_halt_ns,
      Q => sig_sm_halt_reg,
      S => sig_reset_reg
    );
sig_sm_ld_calc2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_ld_calc2_reg_ns,
      Q => sig_sm_ld_calc2_reg,
      R => sig_reset_reg
    );
sig_sm_pop_input_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sig_calc_error_pushed,
      I1 => sig_parent_done,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      O => sig_sm_pop_input_reg_ns
    );
sig_sm_pop_input_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_pop_input_reg_ns,
      Q => sig_sm_pop_input_reg,
      R => sig_reset_reg
    );
\sig_strbgen_addr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      Q => sig_strbgen_addr_ireg2(0),
      R => sig_reset_reg
    );
\sig_strbgen_addr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      Q => sig_strbgen_addr_ireg2(1),
      R => sig_reset_reg
    );
\sig_strbgen_addr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      Q => sig_strbgen_addr_ireg2(2),
      R => sig_reset_reg
    );
\sig_strbgen_addr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      Q => sig_strbgen_addr_ireg2(3),
      R => sig_reset_reg
    );
\sig_strbgen_bytes_ireg2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => sig_addr_incr_ge_bpdb_im1,
      I1 => sig_sm_ld_calc2_reg,
      I2 => sig_reset_reg,
      O => \sig_strbgen_bytes_ireg2[3]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0F0E"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(11),
      I1 => sig_bytes_to_mbaa_ireg1(4),
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_bytes_to_mbaa_ireg1(7),
      I4 => \sig_strbgen_bytes_ireg2[3]_i_3_n_0\,
      I5 => \sig_strbgen_bytes_ireg2[3]_i_4_n_0\,
      O => sig_addr_incr_ge_bpdb_im1
    );
\sig_strbgen_bytes_ireg2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0000FFEF"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(5),
      I1 => sig_bytes_to_mbaa_ireg1(6),
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(12),
      I4 => sig_btt_lt_b2mbaa_ireg1,
      I5 => sig_bytes_to_mbaa_ireg1(10),
      O => \sig_strbgen_bytes_ireg2[3]_i_3_n_0\
    );
\sig_strbgen_bytes_ireg2[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFAAAEEEEFAAA"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2[9]_i_1_n_0\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I2 => sig_bytes_to_mbaa_ireg1(8),
      I3 => sig_first_xfer_im0,
      I4 => sig_btt_lt_b2mbaa_ireg1,
      I5 => sig_no_btt_residue_ireg1_i_3_n_0,
      O => \sig_strbgen_bytes_ireg2[3]_i_4_n_0\
    );
\sig_strbgen_bytes_ireg2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBC8"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\,
      I1 => sig_sm_ld_calc2_reg,
      I2 => sig_addr_incr_ge_bpdb_im1,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      O => \sig_strbgen_bytes_ireg2[4]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      R => \sig_strbgen_bytes_ireg2[3]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      R => \sig_strbgen_bytes_ireg2[3]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      R => \sig_strbgen_bytes_ireg2[3]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      R => \sig_strbgen_bytes_ireg2[3]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_strbgen_bytes_ireg2[4]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      R => sig_reset_reg
    );
\sig_xfer_end_strb_ireg3[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA81"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      O => \sig_xfer_end_strb_ireg3[10]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA01"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      O => \sig_xfer_end_strb_ireg3[11]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8881"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      O => \sig_xfer_end_strb_ireg3[12]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8801"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      O => \sig_xfer_end_strb_ireg3[13]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      O => \sig_xfer_end_strb_ireg3[14]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      O => \sig_xfer_end_strb_ireg3[15]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      O => \sig_xfer_end_strb_ireg3[1]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      O => \sig_xfer_end_strb_ireg3[2]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      O => \sig_xfer_end_strb_ireg3[3]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      O => \sig_xfer_end_strb_ireg3[4]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      O => \sig_xfer_end_strb_ireg3[5]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      O => \sig_xfer_end_strb_ireg3[6]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      O => \sig_xfer_end_strb_ireg3[7]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA89"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      O => \sig_xfer_end_strb_ireg3[9]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => '1',
      Q => sig_xfer_end_strb_ireg3(0),
      R => sig_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[10]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(10),
      R => sig_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[11]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(11),
      R => sig_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[12]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(12),
      R => sig_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[13]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(13),
      R => sig_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[14]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(14),
      R => sig_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[15]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(15),
      R => sig_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[1]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(1),
      R => sig_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[2]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(2),
      R => sig_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[3]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(3),
      R => sig_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[4]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(4),
      R => sig_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[5]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(5),
      R => sig_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[6]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(6),
      R => sig_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[7]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(7),
      R => sig_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sel0(3),
      Q => sig_xfer_end_strb_ireg3(8),
      R => sig_reset_reg
    );
\sig_xfer_end_strb_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[9]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(9),
      R => sig_reset_reg
    );
sig_xfer_len_eq_0_ireg3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1400"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      I1 => sig_xfer_len_eq_0_ireg3_i_2_n_0,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      I3 => sig_xfer_len_eq_0_ireg3_i_3_n_0,
      O => sig_xfer_len_eq_0_im2
    );
sig_xfer_len_eq_0_ireg3_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      O => sig_xfer_len_eq_0_ireg3_i_2_n_0
    );
sig_xfer_len_eq_0_ireg3_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[9]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[11]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[10]\,
      O => sig_xfer_len_eq_0_ireg3_i_3_n_0
    );
sig_xfer_len_eq_0_ireg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_len_eq_0_im2,
      Q => sig_xfer_len_eq_0_ireg3,
      R => sig_reset_reg
    );
sig_xfer_reg_empty_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFEE"
    )
        port map (
      I0 => sig_reset_reg,
      I1 => sig_pop_xfer_reg0_out,
      I2 => sig_ld_xfer_reg,
      I3 => sig_xfer_reg_empty,
      O => sig_xfer_reg_empty_i_1_n_0
    );
sig_xfer_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_xfer_reg_empty_i_1_n_0,
      Q => sig_xfer_reg_empty,
      R => '0'
    );
\sig_xfer_strt_strb_ireg3[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => sig_strbgen_addr_ireg2(1),
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(3),
      O => \sig_xfer_strt_strb_ireg3[0]_i_1_n_0\
    );
\sig_xfer_strt_strb_ireg3[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD00000"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(3),
      I1 => \sig_xfer_strt_strb_ireg3[10]_i_2_n_0\,
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I4 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      O => sig_xfer_strt_strb_im2(10)
    );
\sig_xfer_strt_strb_ireg3[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(0),
      I1 => sig_strbgen_addr_ireg2(1),
      I2 => sig_strbgen_addr_ireg2(2),
      O => \sig_xfer_strt_strb_ireg3[10]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7770707000000000"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => sig_strbgen_addr_ireg2(3),
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I4 => \I_STRT_STRB_GEN/sig_end_offset_un\(0),
      I5 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      O => sig_xfer_strt_strb_im2(11)
    );
\sig_xfer_strt_strb_ireg3[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57FF000000000000"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(3),
      I1 => sig_strbgen_addr_ireg2(0),
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => sig_strbgen_addr_ireg2(2),
      I4 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      I5 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      O => \sig_xfer_strt_strb_ireg3[12]_i_1_n_0\
    );
\sig_xfer_strt_strb_ireg3[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D000D0000000"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(3),
      I1 => \sig_xfer_strt_strb_ireg3[13]_i_2_n_0\,
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      I4 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I5 => \I_STRT_STRB_GEN/sig_end_offset_un\(0),
      O => sig_xfer_strt_strb_im2(13)
    );
\sig_xfer_strt_strb_ireg3[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => sig_strbgen_addr_ireg2(1),
      O => \sig_xfer_strt_strb_ireg3[13]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0000000"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(3),
      I1 => \sig_xfer_strt_strb_ireg3[14]_i_2_n_0\,
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I4 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      O => sig_xfer_strt_strb_im2(14)
    );
\sig_xfer_strt_strb_ireg3[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(0),
      I1 => sig_strbgen_addr_ireg2(1),
      I2 => sig_strbgen_addr_ireg2(2),
      O => \sig_xfer_strt_strb_ireg3[14]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I1 => \I_STRT_STRB_GEN/sig_end_offset_un\(0),
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      O => \sig_xfer_strt_strb_ireg3[15]_i_1_n_0\
    );
\sig_xfer_strt_strb_ireg3[15]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      O => \sig_xfer_strt_strb_ireg3[15]_i_10_n_0\
    );
\sig_xfer_strt_strb_ireg3[15]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0011FFEF"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      O => \sig_xfer_strt_strb_ireg3[15]_i_11_n_0\
    );
\sig_xfer_strt_strb_ireg3[15]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0505FAFB"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      O => \sig_xfer_strt_strb_ireg3[15]_i_12_n_0\
    );
\sig_xfer_strt_strb_ireg3[15]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE189A00"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I2 => \I_STRT_STRB_GEN/GEN_OFF_LEN_CASE.lsig_length_adjust_us__3\,
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(0),
      O => \sig_xfer_strt_strb_ireg3[15]_i_13_n_0\
    );
\sig_xfer_strt_strb_ireg3[15]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0F1"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      O => \sig_xfer_strt_strb_ireg3[15]_i_14_n_0\
    );
\sig_xfer_strt_strb_ireg3[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AA00AA00A8"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(0),
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      O => \sig_xfer_strt_strb_ireg3[15]_i_15_n_0\
    );
\sig_xfer_strt_strb_ireg3[15]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      O => \I_STRT_STRB_GEN/GEN_OFF_LEN_CASE.lsig_length_adjust_us__3\
    );
\sig_xfer_strt_strb_ireg3[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1E7878E1"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I1 => \sig_xfer_strt_strb_ireg3[15]_i_6_n_0\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I3 => sig_strbgen_addr_ireg2(3),
      I4 => \sig_xfer_strt_strb_ireg3[15]_i_7_n_0\,
      I5 => \I_STRT_STRB_GEN/GEN_OFF_LEN_CASE.lsig_end_addr_us__37\(1),
      O => \I_STRT_STRB_GEN/sig_end_offset_un\(1)
    );
\sig_xfer_strt_strb_ireg3[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1E7878E1"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I1 => \sig_xfer_strt_strb_ireg3[15]_i_6_n_0\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I3 => sig_strbgen_addr_ireg2(3),
      I4 => \sig_xfer_strt_strb_ireg3[15]_i_7_n_0\,
      I5 => \sig_xfer_strt_strb_ireg3[15]_i_9_n_0\,
      O => \I_STRT_STRB_GEN/sig_end_offset_un\(0)
    );
\sig_xfer_strt_strb_ireg3[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D77E7EEB"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I1 => sig_strbgen_addr_ireg2(3),
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I3 => \sig_xfer_strt_strb_ireg3[15]_i_6_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3[15]_i_7_n_0\,
      O => \I_STRT_STRB_GEN/sig_end_offset_un\(3)
    );
\sig_xfer_strt_strb_ireg3[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6FFFFA6FF65A6FF"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3[15]_i_10_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[15]_i_11_n_0\,
      I2 => sig_strbgen_addr_ireg2(3),
      I3 => sig_strbgen_addr_ireg2(2),
      I4 => \sig_xfer_strt_strb_ireg3[15]_i_12_n_0\,
      I5 => \sig_xfer_strt_strb_ireg3[15]_i_13_n_0\,
      O => \I_STRT_STRB_GEN/sig_end_offset_un\(2)
    );
\sig_xfer_strt_strb_ireg3[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFAFB"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      O => \sig_xfer_strt_strb_ireg3[15]_i_6_n_0\
    );
\sig_xfer_strt_strb_ireg3[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA9EB81EB81A900"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I1 => \sig_xfer_strt_strb_ireg3[15]_i_14_n_0\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I3 => sig_strbgen_addr_ireg2(2),
      I4 => \sig_xfer_strt_strb_ireg3[15]_i_15_n_0\,
      I5 => sig_strbgen_addr_ireg2(1),
      O => \sig_xfer_strt_strb_ireg3[15]_i_7_n_0\
    );
\sig_xfer_strt_strb_ireg3[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24DBDB24"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(0),
      I1 => \I_STRT_STRB_GEN/GEN_OFF_LEN_CASE.lsig_length_adjust_us__3\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I4 => sig_strbgen_addr_ireg2(1),
      O => \I_STRT_STRB_GEN/GEN_OFF_LEN_CASE.lsig_end_addr_us__37\(1)
    );
\sig_xfer_strt_strb_ireg3[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA55AA55AA55AA56"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(0),
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      O => \sig_xfer_strt_strb_ireg3[15]_i_9_n_0\
    );
\sig_xfer_strt_strb_ireg3[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(3),
      I1 => \sig_xfer_strt_strb_ireg3[9]_i_2_n_0\,
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(0),
      I4 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I5 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      O => sig_xfer_strt_strb_im2(1)
    );
\sig_xfer_strt_strb_ireg3[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444440"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(3),
      I1 => \sig_xfer_strt_strb_ireg3[10]_i_2_n_0\,
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I4 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      O => sig_xfer_strt_strb_im2(2)
    );
\sig_xfer_strt_strb_ireg3[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111101010"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => sig_strbgen_addr_ireg2(3),
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I4 => \I_STRT_STRB_GEN/sig_end_offset_un\(0),
      I5 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      O => sig_xfer_strt_strb_im2(3)
    );
\sig_xfer_strt_strb_ireg3[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0155015501550000"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(3),
      I1 => sig_strbgen_addr_ireg2(0),
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => sig_strbgen_addr_ireg2(2),
      I4 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I5 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      O => sig_xfer_strt_strb_im2(4)
    );
\sig_xfer_strt_strb_ireg3[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444044004400"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(3),
      I1 => \sig_xfer_strt_strb_ireg3[13]_i_2_n_0\,
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(0),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      I4 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I5 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      O => sig_xfer_strt_strb_im2(5)
    );
\sig_xfer_strt_strb_ireg3[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444000"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(3),
      I1 => \sig_xfer_strt_strb_ireg3[14]_i_2_n_0\,
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I4 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      O => sig_xfer_strt_strb_im2(6)
    );
\sig_xfer_strt_strb_ireg3[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I1 => \I_STRT_STRB_GEN/sig_end_offset_un\(0),
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      I4 => sig_strbgen_addr_ireg2(3),
      O => \sig_xfer_strt_strb_ireg3[7]_i_1_n_0\
    );
\sig_xfer_strt_strb_ireg3[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55570000"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(3),
      I1 => sig_strbgen_addr_ireg2(0),
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => sig_strbgen_addr_ireg2(2),
      I4 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      O => sig_xfer_strt_strb_im2(8)
    );
\sig_xfer_strt_strb_ireg3[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDD000000000"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(3),
      I1 => \sig_xfer_strt_strb_ireg3[9]_i_2_n_0\,
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(0),
      I4 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I5 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      O => sig_xfer_strt_strb_im2(9)
    );
\sig_xfer_strt_strb_ireg3[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => sig_strbgen_addr_ireg2(1),
      O => \sig_xfer_strt_strb_ireg3[9]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_strt_strb_ireg3[0]_i_1_n_0\,
      Q => sig_xfer_strt_strb_ireg3(0),
      R => sig_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(10),
      Q => sig_xfer_strt_strb_ireg3(10),
      R => sig_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(11),
      Q => sig_xfer_strt_strb_ireg3(11),
      R => sig_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_strt_strb_ireg3[12]_i_1_n_0\,
      Q => sig_xfer_strt_strb_ireg3(12),
      R => sig_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(13),
      Q => sig_xfer_strt_strb_ireg3(13),
      R => sig_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(14),
      Q => sig_xfer_strt_strb_ireg3(14),
      R => sig_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_strt_strb_ireg3[15]_i_1_n_0\,
      Q => sig_xfer_strt_strb_ireg3(15),
      R => sig_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(1),
      Q => sig_xfer_strt_strb_ireg3(1),
      R => sig_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(2),
      Q => sig_xfer_strt_strb_ireg3(2),
      R => sig_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(3),
      Q => sig_xfer_strt_strb_ireg3(3),
      R => sig_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(4),
      Q => sig_xfer_strt_strb_ireg3(4),
      R => sig_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(5),
      Q => sig_xfer_strt_strb_ireg3(5),
      R => sig_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(6),
      Q => sig_xfer_strt_strb_ireg3(6),
      R => sig_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_strt_strb_ireg3[7]_i_1_n_0\,
      Q => sig_xfer_strt_strb_ireg3(7),
      R => sig_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(8),
      Q => sig_xfer_strt_strb_ireg3(8),
      R => sig_reset_reg
    );
\sig_xfer_strt_strb_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(9),
      Q => sig_xfer_strt_strb_ireg3(9),
      R => sig_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc__parameterized0\ is
  port (
    sig_mstr2addr_burst : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_sig_pcc_sm_state_reg[0]_0\ : out STD_LOGIC;
    sig_calc_error_reg_reg_0 : out STD_LOGIC;
    sig_mstr2data_cmd_valid : out STD_LOGIC;
    sig_mstr2addr_cmd_valid : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 46 downto 0 );
    cntlr2reg_interr_set0 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_sm_halt_reg_reg_0 : out STD_LOGIC;
    \sig_addr_cntr_im0_msh_reg[15]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    sig_dm_mm2s_err : in STD_LOGIC;
    \FSM_onehot_sig_sm_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_sig_sm_state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_sig_sm_state_reg[1]_1\ : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd2mstr_cmd_valid : in STD_LOGIC;
    sig_ld_xfer_reg_tmp_reg_0 : in STD_LOGIC;
    sig_cmd2addr_valid_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_cmd2data_valid_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc__parameterized0\ : entity is "axi_datamover_pcc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc__parameterized0\ is
  signal \FSM_onehot_sig_pcc_sm_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_sig_pcc_sm_state_reg[0]_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \INFERRED_GEN.data_reg[3][15]_srl4_i_2__0_n_0\ : STD_LOGIC;
  signal \INFERRED_GEN.data_reg[3][20]_srl4_i_2__1_n_0\ : STD_LOGIC;
  signal \I_STRT_STRB_GEN/GEN_OFF_LEN_CASE.lsig_end_addr_us__37\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \I_STRT_STRB_GEN/GEN_OFF_LEN_CASE.lsig_length_adjust_us__3\ : STD_LOGIC;
  signal \I_STRT_STRB_GEN/sig_end_offset_un\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_in_0 : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal sig_addr_aligned_im0 : STD_LOGIC;
  signal sig_addr_aligned_ireg1 : STD_LOGIC;
  signal \sig_addr_aligned_ireg1_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_addr_aligned_ireg1_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[9]_i_2__0_n_0\ : STD_LOGIC;
  signal sig_addr_cntr_im0_msh_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[9]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_addr_cntr_lsh_kh : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_addr_incr_ge_bpdb_im1 : STD_LOGIC;
  signal sig_adjusted_addr_incr_im1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \sig_adjusted_addr_incr_ireg2[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_10_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_11_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_12_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_13_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0_n_5\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0_n_6\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0_n_7\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_5\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_6\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_7\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_brst_cnt_eq_one_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_one_ireg1 : STD_LOGIC;
  signal \sig_brst_cnt_eq_one_ireg1_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_brst_cnt_eq_one_ireg1_i_3__0_n_0\ : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1 : STD_LOGIC;
  signal \sig_brst_cnt_eq_zero_ireg1_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_brst_cnt_eq_zero_ireg1_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_brst_cnt_eq_zero_ireg1_i_4__0_n_0\ : STD_LOGIC;
  signal \sig_brst_cnt_eq_zero_ireg1_i_5__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_10__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_11__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_12__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_13__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_14__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_7__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_8__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_9__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_4__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_5__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_6__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_7__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_8__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_9__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[25]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[25]_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[25]_i_4__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_10__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_11__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_12__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_13__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_14__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_15__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_16__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_17__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1__0_n_10\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1__0_n_11\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1__0_n_12\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1__0_n_13\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1__0_n_14\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1__0_n_15\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1__0_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1__0_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1__0_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1__0_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1__0_n_8\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1__0_n_9\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1__0_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1__0_n_10\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1__0_n_11\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1__0_n_12\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1__0_n_13\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1__0_n_14\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1__0_n_15\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1__0_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1__0_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1__0_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1__0_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1__0_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1__0_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1__0_n_8\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1__0_n_9\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[25]_i_1__0_n_14\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[25]_i_1__0_n_15\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[25]_i_1__0_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1__0_n_10\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1__0_n_11\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1__0_n_12\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1__0_n_13\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1__0_n_14\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1__0_n_15\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1__0_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1__0_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1__0_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1__0_n_8\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1__0_n_9\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[15]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[16]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[17]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[18]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[19]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[20]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[21]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[22]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[23]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[24]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[25]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1 : STD_LOGIC;
  signal \sig_btt_eq_b2mbaa_ireg1_i_10__0_n_0\ : STD_LOGIC;
  signal \sig_btt_eq_b2mbaa_ireg1_i_11__0_n_0\ : STD_LOGIC;
  signal \sig_btt_eq_b2mbaa_ireg1_i_12__0_n_0\ : STD_LOGIC;
  signal \sig_btt_eq_b2mbaa_ireg1_i_13__0_n_0\ : STD_LOGIC;
  signal \sig_btt_eq_b2mbaa_ireg1_i_14__0_n_0\ : STD_LOGIC;
  signal \sig_btt_eq_b2mbaa_ireg1_i_15__0_n_0\ : STD_LOGIC;
  signal \sig_btt_eq_b2mbaa_ireg1_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_btt_eq_b2mbaa_ireg1_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_btt_eq_b2mbaa_ireg1_i_4__0_n_0\ : STD_LOGIC;
  signal \sig_btt_eq_b2mbaa_ireg1_i_5__0_n_0\ : STD_LOGIC;
  signal \sig_btt_eq_b2mbaa_ireg1_i_6__0_n_0\ : STD_LOGIC;
  signal \sig_btt_eq_b2mbaa_ireg1_i_7__0_n_0\ : STD_LOGIC;
  signal \sig_btt_eq_b2mbaa_ireg1_i_8__0_n_0\ : STD_LOGIC;
  signal \sig_btt_eq_b2mbaa_ireg1_i_9__0_n_0\ : STD_LOGIC;
  signal sig_btt_is_zero : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01 : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_10__0_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_11__0_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_12__0_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_13__0_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_14__0_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_15__0_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_8__0_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_9__0_n_0\ : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_2 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_3 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_4 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_5 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_6 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_7 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_bytes_to_mbaa_im0 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal sig_bytes_to_mbaa_ireg1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sig_bytes_to_mbaa_ireg1[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_bytes_to_mbaa_ireg1[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_bytes_to_mbaa_ireg1[6]_i_2__0_n_0\ : STD_LOGIC;
  signal sig_calc_error_pushed : STD_LOGIC;
  signal \sig_calc_error_pushed_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_calc_error_reg_i_1__0_n_0\ : STD_LOGIC;
  signal sig_calc_error_reg_i_3_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_4_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_5_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_6_n_0 : STD_LOGIC;
  signal \^sig_calc_error_reg_reg_0\ : STD_LOGIC;
  signal \sig_cmd2addr_valid_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_cmd2data_valid_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_cmd2dre_valid_i_1__0_n_0\ : STD_LOGIC;
  signal sig_cmd2dre_valid_reg_n_0 : STD_LOGIC;
  signal sig_finish_addr_offset_im1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_finish_addr_offset_ireg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sig_finish_addr_offset_ireg2[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_finish_addr_offset_ireg2[3]_i_3__0_n_0\ : STD_LOGIC;
  signal sig_first_xfer_im0 : STD_LOGIC;
  signal \sig_first_xfer_im0_i_1__0_n_0\ : STD_LOGIC;
  signal sig_input_cache_type_reg0 : STD_LOGIC;
  signal sig_input_eof_reg_reg_n_0 : STD_LOGIC;
  signal sig_input_reg_empty : STD_LOGIC;
  signal sig_last_xfer_valid_im1 : STD_LOGIC;
  signal sig_ld_xfer_reg : STD_LOGIC;
  signal \sig_ld_xfer_reg_i_1__0_n_0\ : STD_LOGIC;
  signal sig_ld_xfer_reg_tmp : STD_LOGIC;
  signal \sig_ld_xfer_reg_tmp_i_1__0_n_0\ : STD_LOGIC;
  signal \^sig_mstr2addr_burst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sig_mstr2addr_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2data_cmd_valid\ : STD_LOGIC;
  signal sig_no_btt_residue_im0 : STD_LOGIC;
  signal sig_no_btt_residue_ireg1 : STD_LOGIC;
  signal \sig_no_btt_residue_ireg1_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_no_btt_residue_ireg1_i_3__0_n_0\ : STD_LOGIC;
  signal sig_parent_done : STD_LOGIC;
  signal \sig_parent_done_i_1__0_n_0\ : STD_LOGIC;
  signal sig_pop_xfer_reg0_out : STD_LOGIC;
  signal sig_predict_addr_lsh_im2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_predict_addr_lsh_ireg3 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \sig_predict_addr_lsh_ireg3[15]_i_2_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[15]_i_3_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[15]_i_4_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[15]_i_5_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[15]_i_6_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_6_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_7_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_8_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_9_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_4\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_5\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_6\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_7\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_5\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_6\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_7\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_push_input_reg11_out : STD_LOGIC;
  signal sig_sm_halt_ns : STD_LOGIC;
  signal sig_sm_halt_reg : STD_LOGIC;
  signal sig_sm_ld_calc1_reg : STD_LOGIC;
  signal sig_sm_ld_calc1_reg_ns : STD_LOGIC;
  signal sig_sm_ld_calc2_reg : STD_LOGIC;
  signal sig_sm_ld_xfer_reg_ns : STD_LOGIC;
  signal sig_sm_pop_input_reg : STD_LOGIC;
  signal sig_sm_pop_input_reg_ns : STD_LOGIC;
  signal sig_strbgen_addr_ireg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sig_strbgen_bytes_ireg2[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[4]\ : STD_LOGIC;
  signal sig_xfer_end_strb_ireg3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_xfer_end_strb_ireg3[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[9]_i_1__0_n_0\ : STD_LOGIC;
  signal sig_xfer_len_eq_0_im2 : STD_LOGIC;
  signal sig_xfer_len_eq_0_ireg3 : STD_LOGIC;
  signal \sig_xfer_len_eq_0_ireg3_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_len_eq_0_ireg3_i_3__0_n_0\ : STD_LOGIC;
  signal sig_xfer_reg_empty : STD_LOGIC;
  signal \sig_xfer_reg_empty_i_1__0_n_0\ : STD_LOGIC;
  signal sig_xfer_strt_strb_im2 : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal sig_xfer_strt_strb_ireg3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_xfer_strt_strb_ireg3[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[15]_i_10__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[15]_i_11__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[15]_i_12__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[15]_i_13__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[15]_i_14__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[15]_i_15__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[15]_i_7__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[15]_i_9__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \NLW_sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_sig_btt_cntr_im0_reg[25]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sig_btt_cntr_im0_reg[25]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_sig_btt_lt_b2mbaa_im01_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[5]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[6]_i_1__0\ : label is "soft_lutpair147";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[0]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[1]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[4]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[5]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[6]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[7]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][10]_srl4_i_1__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][11]_srl4_i_1__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][12]_srl4_i_1__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][13]_srl4_i_1__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][14]_srl4_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][15]_srl4_i_1__2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][15]_srl4_i_2__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][16]_srl4_i_1__2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][17]_srl4_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][17]_srl4_i_1__2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][18]_srl4_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][18]_srl4_i_1__2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][19]_srl4_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][19]_srl4_i_1__2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][1]_srl4_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][20]_srl4_i_1__2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][21]_srl4_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][22]_srl4_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][22]_srl4_i_1__1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][23]_srl4_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][23]_srl4_i_1__2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][24]_srl4_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][24]_srl4_i_1__2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][25]_srl4_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][25]_srl4_i_1__2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][26]_srl4_i_1__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][26]_srl4_i_1__2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][27]_srl4_i_1__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][27]_srl4_i_1__2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][28]_srl4_i_1__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][28]_srl4_i_1__2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][29]_srl4_i_1__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][29]_srl4_i_1__2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][30]_srl4_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][30]_srl4_i_1__2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][31]_srl4_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][31]_srl4_i_1__2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][32]_srl4_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][32]_srl4_i_1__2\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][33]_srl4_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][33]_srl4_i_1__2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][34]_srl4_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][34]_srl4_i_1__2\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][35]_srl4_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][35]_srl4_i_1__2\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][36]_srl4_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][36]_srl4_i_1__2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][37]_srl4_i_1__1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][38]_srl4_i_1__1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][39]_srl4_i_1__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][40]_srl4_i_1__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][41]_srl4_i_1__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][42]_srl4_i_1__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][43]_srl4_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][44]_srl4_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][45]_srl4_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][46]_srl4_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][47]_srl4_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][48]_srl4_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][49]_srl4_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][50]_srl4_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][51]_srl4_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][52]_srl4_i_1__1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][53]_srl4_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][54]_srl4_i_2__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][5]_srl4_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][6]_srl4_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][7]_srl4_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][8]_srl4_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][9]_srl4_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \sig_addr_aligned_ireg1_i_3__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[0]_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[10]_i_2__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[1]_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[4]_i_2__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[5]_i_2__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[9]_i_2__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[10]_i_1__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[12]_i_1__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[3]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[9]_i_1__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[0]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[10]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[11]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[12]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[13]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[14]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[15]_i_2__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[1]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[2]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[3]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[4]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[5]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[6]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[7]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[8]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[9]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \sig_brst_cnt_eq_one_ireg1_i_2__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sig_brst_cnt_eq_zero_ireg1_i_4__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sig_btt_eq_b2mbaa_ireg1_i_12__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \sig_btt_eq_b2mbaa_ireg1_i_13__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \sig_btt_eq_b2mbaa_ireg1_i_14__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \sig_btt_eq_b2mbaa_ireg1_i_15__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sig_btt_eq_b2mbaa_ireg1_i_2__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \sig_btt_eq_b2mbaa_ireg1_i_4__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \sig_btt_eq_b2mbaa_ireg1_i_5__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \sig_btt_eq_b2mbaa_ireg1_i_7__0\ : label is "soft_lutpair129";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of sig_btt_lt_b2mbaa_im01_carry : label is 11;
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[11]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[12]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[12]_i_2__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[1]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[2]_i_1__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[3]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[4]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[6]_i_2__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[7]_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[8]_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[9]_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \sig_calc_error_pushed_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \sig_finish_addr_offset_ireg2[0]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \sig_finish_addr_offset_ireg2[1]_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \sig_finish_addr_offset_ireg2[3]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sig_finish_addr_offset_ireg2[3]_i_3__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of sig_last_addr_offset_im2 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \sig_ld_xfer_reg_i_1__0\ : label is "soft_lutpair133";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0\ : label is 35;
  attribute SOFT_HLUTNM of sig_sm_ld_calc1_reg_i_1 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \sig_sm_pop_input_reg_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[10]_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[11]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[13]_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[14]_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[15]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[1]_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[2]_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[3]_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[4]_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[5]_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[6]_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[7]_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[9]_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sig_xfer_len_eq_0_ireg3_i_2__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \sig_xfer_reg_empty_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[0]_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[10]_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[10]_i_2__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[13]_i_2__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[14]_i_1__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[14]_i_2__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[15]_i_10__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[15]_i_11__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[15]_i_12__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[15]_i_13__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[15]_i_14__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[15]_i_16__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[15]_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[15]_i_6__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[15]_i_8__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[2]_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[6]_i_1__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[7]_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[8]_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[9]_i_2__0\ : label is "soft_lutpair174";
begin
  \FSM_onehot_sig_pcc_sm_state_reg[0]_0\ <= \^fsm_onehot_sig_pcc_sm_state_reg[0]_0\;
  sig_calc_error_reg_reg_0 <= \^sig_calc_error_reg_reg_0\;
  sig_mstr2addr_burst(0) <= \^sig_mstr2addr_burst\(0);
  sig_mstr2addr_cmd_valid <= \^sig_mstr2addr_cmd_valid\;
  sig_mstr2data_cmd_valid <= \^sig_mstr2data_cmd_valid\;
\FSM_onehot_sig_pcc_sm_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAAFFFFBAAABAAA"
    )
        port map (
      I0 => \^fsm_onehot_sig_pcc_sm_state_reg[0]_0\,
      I1 => sig_calc_error_pushed,
      I2 => sig_parent_done,
      I3 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I4 => sig_push_input_reg11_out,
      I5 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      O => \FSM_onehot_sig_pcc_sm_state[1]_i_1__0_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => sig_pop_xfer_reg0_out,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      I2 => sig_sm_ld_xfer_reg_ns,
      O => \FSM_onehot_sig_pcc_sm_state[5]_i_1__0_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      I1 => sig_pop_xfer_reg0_out,
      O => \FSM_onehot_sig_pcc_sm_state[6]_i_1__0_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0075777500750075"
    )
        port map (
      I0 => sig_ld_xfer_reg_tmp_reg_0,
      I1 => \^sig_mstr2data_cmd_valid\,
      I2 => sig_cmd2dre_valid_reg_n_0,
      I3 => \^sig_mstr2addr_cmd_valid\,
      I4 => sig_cmd2addr_valid_reg_0,
      I5 => sig_inhibit_rdy_n,
      O => sig_pop_xfer_reg0_out
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => sig_calc_error_pushed,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      O => \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => '0',
      Q => \^fsm_onehot_sig_pcc_sm_state_reg[0]_0\,
      S => SR(0)
    );
\FSM_onehot_sig_pcc_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[1]_i_1__0_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      R => SR(0)
    );
\FSM_onehot_sig_pcc_sm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_ld_calc2_reg,
      Q => sig_sm_ld_xfer_reg_ns,
      R => SR(0)
    );
\FSM_onehot_sig_pcc_sm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[5]_i_1__0_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      R => SR(0)
    );
\FSM_onehot_sig_pcc_sm_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[6]_i_1__0_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      R => SR(0)
    );
\FSM_onehot_sig_pcc_sm_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      R => SR(0)
    );
\FSM_onehot_sig_sm_state[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sig_dm_mm2s_err,
      I1 => \FSM_onehot_sig_sm_state_reg[1]\(0),
      I2 => \FSM_onehot_sig_sm_state_reg[1]_0\(0),
      I3 => \^sig_calc_error_reg_reg_0\,
      I4 => \FSM_onehot_sig_sm_state_reg[1]_1\,
      O => cntlr2reg_interr_set0
    );
\INFERRED_GEN.data_reg[3][10]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_last_xfer_valid_im1,
      I3 => sig_xfer_end_strb_ireg3(10),
      I4 => sig_xfer_strt_strb_ireg3(10),
      O => \in\(38)
    );
\INFERRED_GEN.data_reg[3][11]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_last_xfer_valid_im1,
      I3 => sig_xfer_end_strb_ireg3(9),
      I4 => sig_xfer_strt_strb_ireg3(9),
      O => \in\(37)
    );
\INFERRED_GEN.data_reg[3][12]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_last_xfer_valid_im1,
      I3 => sig_xfer_end_strb_ireg3(8),
      I4 => sig_xfer_strt_strb_ireg3(8),
      O => \in\(36)
    );
\INFERRED_GEN.data_reg[3][13]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_last_xfer_valid_im1,
      I3 => sig_xfer_end_strb_ireg3(7),
      I4 => sig_xfer_strt_strb_ireg3(7),
      O => \in\(35)
    );
\INFERRED_GEN.data_reg[3][14]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_last_xfer_valid_im1,
      I3 => sig_xfer_end_strb_ireg3(6),
      I4 => sig_xfer_strt_strb_ireg3(6),
      O => \in\(34)
    );
\INFERRED_GEN.data_reg[3][15]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[10]\,
      I1 => \INFERRED_GEN.data_reg[3][15]_srl4_i_2__0_n_0\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[11]\,
      O => \in\(11)
    );
\INFERRED_GEN.data_reg[3][15]_srl4_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_last_xfer_valid_im1,
      I3 => sig_xfer_end_strb_ireg3(5),
      I4 => sig_xfer_strt_strb_ireg3(5),
      O => \in\(33)
    );
\INFERRED_GEN.data_reg[3][15]_srl4_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      I2 => \INFERRED_GEN.data_reg[3][20]_srl4_i_2__1_n_0\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[9]\,
      O => \INFERRED_GEN.data_reg[3][15]_srl4_i_2__0_n_0\
    );
\INFERRED_GEN.data_reg[3][16]_srl4_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[10]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      I3 => \INFERRED_GEN.data_reg[3][20]_srl4_i_2__1_n_0\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[9]\,
      O => \in\(10)
    );
\INFERRED_GEN.data_reg[3][16]_srl4_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_last_xfer_valid_im1,
      I3 => sig_xfer_end_strb_ireg3(4),
      I4 => sig_xfer_strt_strb_ireg3(4),
      O => \in\(32)
    );
\INFERRED_GEN.data_reg[3][17]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[9]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      I2 => \INFERRED_GEN.data_reg[3][20]_srl4_i_2__1_n_0\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\,
      O => \in\(9)
    );
\INFERRED_GEN.data_reg[3][17]_srl4_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_last_xfer_valid_im1,
      I3 => sig_xfer_end_strb_ireg3(3),
      I4 => sig_xfer_strt_strb_ireg3(3),
      O => \in\(31)
    );
\INFERRED_GEN.data_reg[3][18]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      I2 => \INFERRED_GEN.data_reg[3][20]_srl4_i_2__1_n_0\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      O => \in\(8)
    );
\INFERRED_GEN.data_reg[3][18]_srl4_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_last_xfer_valid_im1,
      I3 => sig_xfer_end_strb_ireg3(2),
      I4 => sig_xfer_strt_strb_ireg3(2),
      O => \in\(30)
    );
\INFERRED_GEN.data_reg[3][19]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      I1 => \INFERRED_GEN.data_reg[3][20]_srl4_i_2__1_n_0\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      O => \in\(7)
    );
\INFERRED_GEN.data_reg[3][19]_srl4_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_last_xfer_valid_im1,
      I3 => sig_xfer_end_strb_ireg3(1),
      I4 => sig_xfer_strt_strb_ireg3(1),
      O => \in\(29)
    );
\INFERRED_GEN.data_reg[3][1]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_last_xfer_valid_im1,
      I1 => \^sig_calc_error_reg_reg_0\,
      O => \in\(46)
    );
\INFERRED_GEN.data_reg[3][20]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      I1 => \INFERRED_GEN.data_reg[3][20]_srl4_i_2__1_n_0\,
      O => \in\(6)
    );
\INFERRED_GEN.data_reg[3][20]_srl4_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_last_xfer_valid_im1,
      I3 => sig_xfer_end_strb_ireg3(0),
      I4 => sig_xfer_strt_strb_ireg3(0),
      O => \in\(28)
    );
\INFERRED_GEN.data_reg[3][20]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FFF00000"
    )
        port map (
      I0 => sig_addr_aligned_ireg1,
      I1 => sig_brst_cnt_eq_one_ireg1,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_btt_eq_b2mbaa_ireg1,
      I4 => sig_brst_cnt_eq_zero_ireg1,
      I5 => sig_no_btt_residue_ireg1,
      O => sig_last_xfer_valid_im1
    );
\INFERRED_GEN.data_reg[3][20]_srl4_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      O => \INFERRED_GEN.data_reg[3][20]_srl4_i_2__1_n_0\
    );
\INFERRED_GEN.data_reg[3][21]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(15),
      I1 => sig_first_xfer_im0,
      O => \in\(27)
    );
\INFERRED_GEN.data_reg[3][21]_srl4_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      O => \in\(5)
    );
\INFERRED_GEN.data_reg[3][22]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(14),
      I1 => sig_first_xfer_im0,
      O => \in\(26)
    );
\INFERRED_GEN.data_reg[3][22]_srl4_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      O => \in\(4)
    );
\INFERRED_GEN.data_reg[3][23]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(13),
      I1 => sig_first_xfer_im0,
      O => \in\(25)
    );
\INFERRED_GEN.data_reg[3][23]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(15),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(31),
      O => \sig_addr_cntr_im0_msh_reg[15]_0\(31)
    );
\INFERRED_GEN.data_reg[3][24]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(12),
      I1 => sig_first_xfer_im0,
      O => \in\(24)
    );
\INFERRED_GEN.data_reg[3][24]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(14),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(30),
      O => \sig_addr_cntr_im0_msh_reg[15]_0\(30)
    );
\INFERRED_GEN.data_reg[3][25]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(11),
      I1 => sig_first_xfer_im0,
      O => \in\(23)
    );
\INFERRED_GEN.data_reg[3][25]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(13),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(29),
      O => \sig_addr_cntr_im0_msh_reg[15]_0\(29)
    );
\INFERRED_GEN.data_reg[3][26]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(10),
      I1 => sig_first_xfer_im0,
      O => \in\(22)
    );
\INFERRED_GEN.data_reg[3][26]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(12),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(28),
      O => \sig_addr_cntr_im0_msh_reg[15]_0\(28)
    );
\INFERRED_GEN.data_reg[3][27]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(9),
      I1 => sig_first_xfer_im0,
      O => \in\(21)
    );
\INFERRED_GEN.data_reg[3][27]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(11),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(27),
      O => \sig_addr_cntr_im0_msh_reg[15]_0\(27)
    );
\INFERRED_GEN.data_reg[3][28]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(8),
      I1 => sig_first_xfer_im0,
      O => \in\(20)
    );
\INFERRED_GEN.data_reg[3][28]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(10),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(26),
      O => \sig_addr_cntr_im0_msh_reg[15]_0\(26)
    );
\INFERRED_GEN.data_reg[3][29]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(7),
      I1 => sig_first_xfer_im0,
      O => \in\(19)
    );
\INFERRED_GEN.data_reg[3][29]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(9),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(25),
      O => \sig_addr_cntr_im0_msh_reg[15]_0\(25)
    );
\INFERRED_GEN.data_reg[3][2]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1115BBBFBBBFBBBF"
    )
        port map (
      I0 => sig_no_btt_residue_ireg1,
      I1 => sig_brst_cnt_eq_zero_ireg1,
      I2 => sig_btt_eq_b2mbaa_ireg1,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      I4 => sig_brst_cnt_eq_one_ireg1,
      I5 => sig_addr_aligned_ireg1,
      O => \in\(45)
    );
\INFERRED_GEN.data_reg[3][30]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(6),
      I1 => sig_first_xfer_im0,
      O => \in\(18)
    );
\INFERRED_GEN.data_reg[3][30]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(8),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(24),
      O => \sig_addr_cntr_im0_msh_reg[15]_0\(24)
    );
\INFERRED_GEN.data_reg[3][31]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(5),
      I1 => sig_first_xfer_im0,
      O => \in\(17)
    );
\INFERRED_GEN.data_reg[3][31]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(7),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(23),
      O => \sig_addr_cntr_im0_msh_reg[15]_0\(23)
    );
\INFERRED_GEN.data_reg[3][32]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(4),
      I1 => sig_first_xfer_im0,
      O => \in\(16)
    );
\INFERRED_GEN.data_reg[3][32]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(6),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(22),
      O => \sig_addr_cntr_im0_msh_reg[15]_0\(22)
    );
\INFERRED_GEN.data_reg[3][33]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(3),
      I1 => sig_first_xfer_im0,
      O => \in\(15)
    );
\INFERRED_GEN.data_reg[3][33]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(5),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(21),
      O => \sig_addr_cntr_im0_msh_reg[15]_0\(21)
    );
\INFERRED_GEN.data_reg[3][34]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(2),
      I1 => sig_first_xfer_im0,
      O => \in\(14)
    );
\INFERRED_GEN.data_reg[3][34]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(4),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(20),
      O => \sig_addr_cntr_im0_msh_reg[15]_0\(20)
    );
\INFERRED_GEN.data_reg[3][35]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(1),
      I1 => sig_first_xfer_im0,
      O => \in\(13)
    );
\INFERRED_GEN.data_reg[3][35]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(3),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(19),
      O => \sig_addr_cntr_im0_msh_reg[15]_0\(19)
    );
\INFERRED_GEN.data_reg[3][36]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(0),
      I1 => sig_first_xfer_im0,
      O => \in\(12)
    );
\INFERRED_GEN.data_reg[3][36]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(2),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(18),
      O => \sig_addr_cntr_im0_msh_reg[15]_0\(18)
    );
\INFERRED_GEN.data_reg[3][37]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(1),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(17),
      O => \sig_addr_cntr_im0_msh_reg[15]_0\(17)
    );
\INFERRED_GEN.data_reg[3][38]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(16),
      O => \sig_addr_cntr_im0_msh_reg[15]_0\(16)
    );
\INFERRED_GEN.data_reg[3][39]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in_0,
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(15),
      O => \sig_addr_cntr_im0_msh_reg[15]_0\(15)
    );
\INFERRED_GEN.data_reg[3][3]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_input_eof_reg_reg_n_0,
      I1 => sig_last_xfer_valid_im1,
      O => \in\(44)
    );
\INFERRED_GEN.data_reg[3][40]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(14),
      O => \sig_addr_cntr_im0_msh_reg[15]_0\(14)
    );
\INFERRED_GEN.data_reg[3][41]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(13),
      O => \sig_addr_cntr_im0_msh_reg[15]_0\(13)
    );
\INFERRED_GEN.data_reg[3][42]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(12),
      O => \sig_addr_cntr_im0_msh_reg[15]_0\(12)
    );
\INFERRED_GEN.data_reg[3][43]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(11),
      O => \sig_addr_cntr_im0_msh_reg[15]_0\(11)
    );
\INFERRED_GEN.data_reg[3][44]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(10),
      O => \sig_addr_cntr_im0_msh_reg[15]_0\(10)
    );
\INFERRED_GEN.data_reg[3][45]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(9),
      O => \sig_addr_cntr_im0_msh_reg[15]_0\(9)
    );
\INFERRED_GEN.data_reg[3][46]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(8),
      O => \sig_addr_cntr_im0_msh_reg[15]_0\(8)
    );
\INFERRED_GEN.data_reg[3][47]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(7),
      O => \sig_addr_cntr_im0_msh_reg[15]_0\(7)
    );
\INFERRED_GEN.data_reg[3][48]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(6),
      O => \sig_addr_cntr_im0_msh_reg[15]_0\(6)
    );
\INFERRED_GEN.data_reg[3][49]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(5),
      O => \sig_addr_cntr_im0_msh_reg[15]_0\(5)
    );
\INFERRED_GEN.data_reg[3][50]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(4),
      O => \sig_addr_cntr_im0_msh_reg[15]_0\(4)
    );
\INFERRED_GEN.data_reg[3][51]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(3),
      O => \sig_addr_cntr_im0_msh_reg[15]_0\(3)
    );
\INFERRED_GEN.data_reg[3][52]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(2),
      O => \sig_addr_cntr_im0_msh_reg[15]_0\(2)
    );
\INFERRED_GEN.data_reg[3][53]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(1),
      O => \sig_addr_cntr_im0_msh_reg[15]_0\(1)
    );
\INFERRED_GEN.data_reg[3][54]_srl4_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(0),
      O => \sig_addr_cntr_im0_msh_reg[15]_0\(0)
    );
\INFERRED_GEN.data_reg[3][5]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_last_xfer_valid_im1,
      I3 => sig_xfer_end_strb_ireg3(15),
      I4 => sig_xfer_strt_strb_ireg3(15),
      O => \in\(43)
    );
\INFERRED_GEN.data_reg[3][6]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_last_xfer_valid_im1,
      I3 => sig_xfer_end_strb_ireg3(14),
      I4 => sig_xfer_strt_strb_ireg3(14),
      O => \in\(42)
    );
\INFERRED_GEN.data_reg[3][7]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_last_xfer_valid_im1,
      I3 => sig_xfer_end_strb_ireg3(13),
      I4 => sig_xfer_strt_strb_ireg3(13),
      O => \in\(41)
    );
\INFERRED_GEN.data_reg[3][8]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_last_xfer_valid_im1,
      I3 => sig_xfer_end_strb_ireg3(12),
      I4 => sig_xfer_strt_strb_ireg3(12),
      O => \in\(40)
    );
\INFERRED_GEN.data_reg[3][9]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_last_xfer_valid_im1,
      I3 => sig_xfer_end_strb_ireg3(11),
      I4 => sig_xfer_strt_strb_ireg3(11),
      O => \in\(39)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => sig_sm_halt_reg,
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => sig_input_reg_empty,
      I3 => sig_calc_error_pushed,
      O => sig_sm_halt_reg_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8888A0AA8888"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      I1 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\(0),
      I2 => sig_calc_error_pushed,
      I3 => sig_input_reg_empty,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => sig_sm_halt_reg,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_addr_aligned_ireg1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \sig_addr_aligned_ireg1_i_2__0_n_0\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I5 => \sig_addr_aligned_ireg1_i_3__0_n_0\,
      O => sig_addr_aligned_im0
    );
\sig_addr_aligned_ireg1_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      O => \sig_addr_aligned_ireg1_i_2__0_n_0\
    );
\sig_addr_aligned_ireg1_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      O => \sig_addr_aligned_ireg1_i_3__0_n_0\
    );
sig_addr_aligned_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_addr_aligned_im0,
      Q => sig_addr_aligned_ireg1,
      R => SR(0)
    );
\sig_addr_cntr_im0_msh[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => Q(44),
      I1 => sig_push_input_reg11_out,
      I2 => sig_addr_cntr_im0_msh_reg(0),
      O => \p_0_in__0\(0)
    );
\sig_addr_cntr_im0_msh[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(10),
      I1 => \sig_addr_cntr_im0_msh[10]_i_2__0_n_0\,
      I2 => sig_push_input_reg11_out,
      I3 => Q(54),
      O => \p_0_in__0\(10)
    );
\sig_addr_cntr_im0_msh[10]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(9),
      I1 => sig_addr_cntr_im0_msh_reg(6),
      I2 => \sig_addr_cntr_im0_msh[8]_i_2__0_n_0\,
      I3 => sig_addr_cntr_im0_msh_reg(7),
      I4 => sig_addr_cntr_im0_msh_reg(8),
      O => \sig_addr_cntr_im0_msh[10]_i_2__0_n_0\
    );
\sig_addr_cntr_im0_msh[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(11),
      I1 => \sig_addr_cntr_im0_msh[13]_i_2__0_n_0\,
      I2 => sig_push_input_reg11_out,
      I3 => Q(55),
      O => \p_0_in__0\(11)
    );
\sig_addr_cntr_im0_msh[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA600A6"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(12),
      I1 => sig_addr_cntr_im0_msh_reg(11),
      I2 => \sig_addr_cntr_im0_msh[13]_i_2__0_n_0\,
      I3 => sig_push_input_reg11_out,
      I4 => Q(56),
      O => \p_0_in__0\(12)
    );
\sig_addr_cntr_im0_msh[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9AAA00009AAA"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(13),
      I1 => \sig_addr_cntr_im0_msh[13]_i_2__0_n_0\,
      I2 => sig_addr_cntr_im0_msh_reg(11),
      I3 => sig_addr_cntr_im0_msh_reg(12),
      I4 => sig_push_input_reg11_out,
      I5 => Q(57),
      O => \p_0_in__0\(13)
    );
\sig_addr_cntr_im0_msh[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(8),
      I1 => sig_addr_cntr_im0_msh_reg(7),
      I2 => \sig_addr_cntr_im0_msh[8]_i_2__0_n_0\,
      I3 => sig_addr_cntr_im0_msh_reg(6),
      I4 => sig_addr_cntr_im0_msh_reg(9),
      I5 => sig_addr_cntr_im0_msh_reg(10),
      O => \sig_addr_cntr_im0_msh[13]_i_2__0_n_0\
    );
\sig_addr_cntr_im0_msh[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(14),
      I1 => \sig_addr_cntr_im0_msh[15]_i_3__0_n_0\,
      I2 => sig_push_input_reg11_out,
      I3 => Q(58),
      O => \p_0_in__0\(14)
    );
\sig_addr_cntr_im0_msh[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => sig_pop_xfer_reg0_out,
      I1 => p_1_in_0,
      I2 => sig_predict_addr_lsh_ireg3(15),
      I3 => sig_push_input_reg11_out,
      O => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\
    );
\sig_addr_cntr_im0_msh[15]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA600A6"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(15),
      I1 => sig_addr_cntr_im0_msh_reg(14),
      I2 => \sig_addr_cntr_im0_msh[15]_i_3__0_n_0\,
      I3 => sig_push_input_reg11_out,
      I4 => Q(59),
      O => \p_0_in__0\(15)
    );
\sig_addr_cntr_im0_msh[15]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(13),
      I1 => \sig_addr_cntr_im0_msh[13]_i_2__0_n_0\,
      I2 => sig_addr_cntr_im0_msh_reg(11),
      I3 => sig_addr_cntr_im0_msh_reg(12),
      O => \sig_addr_cntr_im0_msh[15]_i_3__0_n_0\
    );
\sig_addr_cntr_im0_msh[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(1),
      I1 => sig_addr_cntr_im0_msh_reg(0),
      I2 => sig_push_input_reg11_out,
      I3 => Q(45),
      O => \p_0_in__0\(1)
    );
\sig_addr_cntr_im0_msh[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6A006A"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(2),
      I1 => sig_addr_cntr_im0_msh_reg(1),
      I2 => sig_addr_cntr_im0_msh_reg(0),
      I3 => sig_push_input_reg11_out,
      I4 => Q(46),
      O => \p_0_in__0\(2)
    );
\sig_addr_cntr_im0_msh[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF6AAA00006AAA"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(3),
      I1 => sig_addr_cntr_im0_msh_reg(0),
      I2 => sig_addr_cntr_im0_msh_reg(1),
      I3 => sig_addr_cntr_im0_msh_reg(2),
      I4 => sig_push_input_reg11_out,
      I5 => Q(47),
      O => \p_0_in__0\(3)
    );
\sig_addr_cntr_im0_msh[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(4),
      I1 => \sig_addr_cntr_im0_msh[4]_i_2__0_n_0\,
      I2 => sig_push_input_reg11_out,
      I3 => Q(48),
      O => \p_0_in__0\(4)
    );
\sig_addr_cntr_im0_msh[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(2),
      I1 => sig_addr_cntr_im0_msh_reg(1),
      I2 => sig_addr_cntr_im0_msh_reg(0),
      I3 => sig_addr_cntr_im0_msh_reg(3),
      O => \sig_addr_cntr_im0_msh[4]_i_2__0_n_0\
    );
\sig_addr_cntr_im0_msh[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(5),
      I1 => \sig_addr_cntr_im0_msh[5]_i_2__0_n_0\,
      I2 => sig_push_input_reg11_out,
      I3 => Q(49),
      O => \p_0_in__0\(5)
    );
\sig_addr_cntr_im0_msh[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(4),
      I1 => sig_addr_cntr_im0_msh_reg(3),
      I2 => sig_addr_cntr_im0_msh_reg(0),
      I3 => sig_addr_cntr_im0_msh_reg(1),
      I4 => sig_addr_cntr_im0_msh_reg(2),
      O => \sig_addr_cntr_im0_msh[5]_i_2__0_n_0\
    );
\sig_addr_cntr_im0_msh[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(6),
      I1 => \sig_addr_cntr_im0_msh[8]_i_2__0_n_0\,
      I2 => sig_push_input_reg11_out,
      I3 => Q(50),
      O => \p_0_in__0\(6)
    );
\sig_addr_cntr_im0_msh[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA600A6"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(7),
      I1 => sig_addr_cntr_im0_msh_reg(6),
      I2 => \sig_addr_cntr_im0_msh[8]_i_2__0_n_0\,
      I3 => sig_push_input_reg11_out,
      I4 => Q(51),
      O => \p_0_in__0\(7)
    );
\sig_addr_cntr_im0_msh[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA6AA0000A6AA"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(8),
      I1 => sig_addr_cntr_im0_msh_reg(7),
      I2 => \sig_addr_cntr_im0_msh[8]_i_2__0_n_0\,
      I3 => sig_addr_cntr_im0_msh_reg(6),
      I4 => sig_push_input_reg11_out,
      I5 => Q(52),
      O => \p_0_in__0\(8)
    );
\sig_addr_cntr_im0_msh[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(5),
      I1 => sig_addr_cntr_im0_msh_reg(2),
      I2 => sig_addr_cntr_im0_msh_reg(1),
      I3 => sig_addr_cntr_im0_msh_reg(0),
      I4 => sig_addr_cntr_im0_msh_reg(3),
      I5 => sig_addr_cntr_im0_msh_reg(4),
      O => \sig_addr_cntr_im0_msh[8]_i_2__0_n_0\
    );
\sig_addr_cntr_im0_msh[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(9),
      I1 => \sig_addr_cntr_im0_msh[9]_i_2__0_n_0\,
      I2 => sig_push_input_reg11_out,
      I3 => Q(53),
      O => \p_0_in__0\(9)
    );
\sig_addr_cntr_im0_msh[9]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(8),
      I1 => sig_addr_cntr_im0_msh_reg(7),
      I2 => \sig_addr_cntr_im0_msh[8]_i_2__0_n_0\,
      I3 => sig_addr_cntr_im0_msh_reg(6),
      O => \sig_addr_cntr_im0_msh[9]_i_2__0_n_0\
    );
\sig_addr_cntr_im0_msh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__0\(0),
      Q => sig_addr_cntr_im0_msh_reg(0),
      R => SR(0)
    );
\sig_addr_cntr_im0_msh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__0\(10),
      Q => sig_addr_cntr_im0_msh_reg(10),
      R => SR(0)
    );
\sig_addr_cntr_im0_msh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__0\(11),
      Q => sig_addr_cntr_im0_msh_reg(11),
      R => SR(0)
    );
\sig_addr_cntr_im0_msh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__0\(12),
      Q => sig_addr_cntr_im0_msh_reg(12),
      R => SR(0)
    );
\sig_addr_cntr_im0_msh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__0\(13),
      Q => sig_addr_cntr_im0_msh_reg(13),
      R => SR(0)
    );
\sig_addr_cntr_im0_msh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__0\(14),
      Q => sig_addr_cntr_im0_msh_reg(14),
      R => SR(0)
    );
\sig_addr_cntr_im0_msh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__0\(15),
      Q => sig_addr_cntr_im0_msh_reg(15),
      R => SR(0)
    );
\sig_addr_cntr_im0_msh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__0\(1),
      Q => sig_addr_cntr_im0_msh_reg(1),
      R => SR(0)
    );
\sig_addr_cntr_im0_msh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__0\(2),
      Q => sig_addr_cntr_im0_msh_reg(2),
      R => SR(0)
    );
\sig_addr_cntr_im0_msh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__0\(3),
      Q => sig_addr_cntr_im0_msh_reg(3),
      R => SR(0)
    );
\sig_addr_cntr_im0_msh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__0\(4),
      Q => sig_addr_cntr_im0_msh_reg(4),
      R => SR(0)
    );
\sig_addr_cntr_im0_msh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__0\(5),
      Q => sig_addr_cntr_im0_msh_reg(5),
      R => SR(0)
    );
\sig_addr_cntr_im0_msh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__0\(6),
      Q => sig_addr_cntr_im0_msh_reg(6),
      R => SR(0)
    );
\sig_addr_cntr_im0_msh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__0\(7),
      Q => sig_addr_cntr_im0_msh_reg(7),
      R => SR(0)
    );
\sig_addr_cntr_im0_msh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__0\(8),
      Q => sig_addr_cntr_im0_msh_reg(8),
      R => SR(0)
    );
\sig_addr_cntr_im0_msh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__0\(9),
      Q => sig_addr_cntr_im0_msh_reg(9),
      R => SR(0)
    );
\sig_addr_cntr_incr_ireg2[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I1 => sig_bytes_to_mbaa_ireg1(0),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0\
    );
\sig_addr_cntr_incr_ireg2[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I1 => sig_bytes_to_mbaa_ireg1(10),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[10]_i_1__0_n_0\
    );
\sig_addr_cntr_incr_ireg2[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I1 => sig_bytes_to_mbaa_ireg1(11),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[11]_i_1__0_n_0\
    );
\sig_addr_cntr_incr_ireg2[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => sig_first_xfer_im0,
      I1 => sig_bytes_to_mbaa_ireg1(12),
      I2 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[12]_i_1__0_n_0\
    );
\sig_addr_cntr_incr_ireg2[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => sig_bytes_to_mbaa_ireg1(1),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0\
    );
\sig_addr_cntr_incr_ireg2[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => sig_bytes_to_mbaa_ireg1(2),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0\
    );
\sig_addr_cntr_incr_ireg2[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(3),
      I1 => sig_first_xfer_im0,
      I2 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0\
    );
\sig_addr_cntr_incr_ireg2[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => sig_bytes_to_mbaa_ireg1(4),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0\
    );
\sig_addr_cntr_incr_ireg2[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => sig_bytes_to_mbaa_ireg1(5),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0\
    );
\sig_addr_cntr_incr_ireg2[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I1 => sig_bytes_to_mbaa_ireg1(6),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[6]_i_1__0_n_0\
    );
\sig_addr_cntr_incr_ireg2[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I1 => sig_bytes_to_mbaa_ireg1(7),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[7]_i_1__0_n_0\
    );
\sig_addr_cntr_incr_ireg2[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I1 => sig_bytes_to_mbaa_ireg1(8),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[8]_i_1__0_n_0\
    );
\sig_addr_cntr_incr_ireg2[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I1 => sig_bytes_to_mbaa_ireg1(9),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[9]_i_1__0_n_0\
    );
\sig_addr_cntr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\,
      R => SR(0)
    );
\sig_addr_cntr_incr_ireg2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[10]_i_1__0_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[10]\,
      R => SR(0)
    );
\sig_addr_cntr_incr_ireg2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[11]_i_1__0_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[11]\,
      R => SR(0)
    );
\sig_addr_cntr_incr_ireg2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[12]_i_1__0_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[12]\,
      R => SR(0)
    );
\sig_addr_cntr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\,
      R => SR(0)
    );
\sig_addr_cntr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\,
      R => SR(0)
    );
\sig_addr_cntr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\,
      R => SR(0)
    );
\sig_addr_cntr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\,
      R => SR(0)
    );
\sig_addr_cntr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\,
      R => SR(0)
    );
\sig_addr_cntr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[6]_i_1__0_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\,
      R => SR(0)
    );
\sig_addr_cntr_incr_ireg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[7]_i_1__0_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[7]\,
      R => SR(0)
    );
\sig_addr_cntr_incr_ireg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[8]_i_1__0_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[8]\,
      R => SR(0)
    );
\sig_addr_cntr_incr_ireg2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[9]_i_1__0_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[9]\,
      R => SR(0)
    );
\sig_addr_cntr_lsh_im0[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(28),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\,
      O => p_1_in(0)
    );
\sig_addr_cntr_lsh_im0[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(38),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\,
      O => p_1_in(10)
    );
\sig_addr_cntr_lsh_im0[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(39),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\,
      O => p_1_in(11)
    );
\sig_addr_cntr_lsh_im0[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(40),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\,
      O => p_1_in(12)
    );
\sig_addr_cntr_lsh_im0[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(41),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\,
      O => p_1_in(13)
    );
\sig_addr_cntr_lsh_im0[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(42),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\,
      O => p_1_in(14)
    );
\sig_addr_cntr_lsh_im0[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_push_input_reg11_out,
      I1 => sig_pop_xfer_reg0_out,
      O => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\
    );
\sig_addr_cntr_lsh_im0[15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(43),
      I1 => sig_push_input_reg11_out,
      I2 => sig_predict_addr_lsh_ireg3(15),
      O => p_1_in(15)
    );
\sig_addr_cntr_lsh_im0[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(29),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\,
      O => p_1_in(1)
    );
\sig_addr_cntr_lsh_im0[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(30),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\,
      O => p_1_in(2)
    );
\sig_addr_cntr_lsh_im0[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(31),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\,
      O => p_1_in(3)
    );
\sig_addr_cntr_lsh_im0[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(32),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\,
      O => p_1_in(4)
    );
\sig_addr_cntr_lsh_im0[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(33),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\,
      O => p_1_in(5)
    );
\sig_addr_cntr_lsh_im0[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(34),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\,
      O => p_1_in(6)
    );
\sig_addr_cntr_lsh_im0[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(35),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\,
      O => p_1_in(7)
    );
\sig_addr_cntr_lsh_im0[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(36),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\,
      O => p_1_in(8)
    );
\sig_addr_cntr_lsh_im0[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(37),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\,
      O => p_1_in(9)
    );
\sig_addr_cntr_lsh_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(0),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      R => SR(0)
    );
\sig_addr_cntr_lsh_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(10),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      R => SR(0)
    );
\sig_addr_cntr_lsh_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(11),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      R => SR(0)
    );
\sig_addr_cntr_lsh_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(12),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      R => SR(0)
    );
\sig_addr_cntr_lsh_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(13),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      R => SR(0)
    );
\sig_addr_cntr_lsh_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(14),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      R => SR(0)
    );
\sig_addr_cntr_lsh_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(15),
      Q => p_1_in_0,
      R => SR(0)
    );
\sig_addr_cntr_lsh_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(1),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      R => SR(0)
    );
\sig_addr_cntr_lsh_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(2),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      R => SR(0)
    );
\sig_addr_cntr_lsh_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(3),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      R => SR(0)
    );
\sig_addr_cntr_lsh_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(4),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      R => SR(0)
    );
\sig_addr_cntr_lsh_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(5),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      R => SR(0)
    );
\sig_addr_cntr_lsh_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(6),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      R => SR(0)
    );
\sig_addr_cntr_lsh_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(7),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      R => SR(0)
    );
\sig_addr_cntr_lsh_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(8),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      R => SR(0)
    );
\sig_addr_cntr_lsh_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(9),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(28),
      Q => sig_addr_cntr_lsh_kh(0),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(38),
      Q => sig_addr_cntr_lsh_kh(10),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(39),
      Q => sig_addr_cntr_lsh_kh(11),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(40),
      Q => sig_addr_cntr_lsh_kh(12),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(41),
      Q => sig_addr_cntr_lsh_kh(13),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(42),
      Q => sig_addr_cntr_lsh_kh(14),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(43),
      Q => sig_addr_cntr_lsh_kh(15),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(44),
      Q => sig_addr_cntr_lsh_kh(16),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(45),
      Q => sig_addr_cntr_lsh_kh(17),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(46),
      Q => sig_addr_cntr_lsh_kh(18),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(47),
      Q => sig_addr_cntr_lsh_kh(19),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(29),
      Q => sig_addr_cntr_lsh_kh(1),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(48),
      Q => sig_addr_cntr_lsh_kh(20),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(49),
      Q => sig_addr_cntr_lsh_kh(21),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(50),
      Q => sig_addr_cntr_lsh_kh(22),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(51),
      Q => sig_addr_cntr_lsh_kh(23),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(52),
      Q => sig_addr_cntr_lsh_kh(24),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(53),
      Q => sig_addr_cntr_lsh_kh(25),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(54),
      Q => sig_addr_cntr_lsh_kh(26),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(55),
      Q => sig_addr_cntr_lsh_kh(27),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(56),
      Q => sig_addr_cntr_lsh_kh(28),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(57),
      Q => sig_addr_cntr_lsh_kh(29),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(30),
      Q => sig_addr_cntr_lsh_kh(2),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(58),
      Q => sig_addr_cntr_lsh_kh(30),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(59),
      Q => sig_addr_cntr_lsh_kh(31),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(31),
      Q => sig_addr_cntr_lsh_kh(3),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(32),
      Q => sig_addr_cntr_lsh_kh(4),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(33),
      Q => sig_addr_cntr_lsh_kh(5),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(34),
      Q => sig_addr_cntr_lsh_kh(6),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(35),
      Q => sig_addr_cntr_lsh_kh(7),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(36),
      Q => sig_addr_cntr_lsh_kh(8),
      R => SR(0)
    );
\sig_addr_cntr_lsh_kh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(37),
      Q => sig_addr_cntr_lsh_kh(9),
      R => SR(0)
    );
\sig_adjusted_addr_incr_ireg2[11]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I1 => sig_bytes_to_mbaa_ireg1(11),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_adjusted_addr_incr_ireg2[11]_i_2__0_n_0\
    );
\sig_adjusted_addr_incr_ireg2[11]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I1 => sig_bytes_to_mbaa_ireg1(10),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_adjusted_addr_incr_ireg2[11]_i_3__0_n_0\
    );
\sig_adjusted_addr_incr_ireg2[11]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I1 => sig_bytes_to_mbaa_ireg1(9),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_adjusted_addr_incr_ireg2[11]_i_4__0_n_0\
    );
\sig_adjusted_addr_incr_ireg2[11]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I1 => sig_bytes_to_mbaa_ireg1(8),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_adjusted_addr_incr_ireg2[11]_i_5__0_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2777D888"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(3),
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_10_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15BFEA40"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(2),
      I3 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_11_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15BFEA40"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(1),
      I3 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_12_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15BFEA40"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(0),
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_13_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(3),
      I1 => sig_first_xfer_im0,
      I2 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_2__0_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => sig_bytes_to_mbaa_ireg1(2),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_3__0_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => sig_bytes_to_mbaa_ireg1(1),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_4__0_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I1 => sig_bytes_to_mbaa_ireg1(0),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_5__0_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I1 => sig_bytes_to_mbaa_ireg1(7),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_6__0_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I1 => sig_bytes_to_mbaa_ireg1(6),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_7__0_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => sig_bytes_to_mbaa_ireg1(5),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_8__0_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => sig_bytes_to_mbaa_ireg1(4),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_9__0_n_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(0),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      R => SR(0)
    );
\sig_adjusted_addr_incr_ireg2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(10),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[10]\,
      R => SR(0)
    );
\sig_adjusted_addr_incr_ireg2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(11),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[11]\,
      R => SR(0)
    );
\sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0_n_5\,
      CO(1) => \sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0_n_6\,
      CO(0) => \sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => sig_adjusted_addr_incr_im1(11 downto 8),
      S(7 downto 4) => B"0000",
      S(3) => \sig_adjusted_addr_incr_ireg2[11]_i_2__0_n_0\,
      S(2) => \sig_adjusted_addr_incr_ireg2[11]_i_3__0_n_0\,
      S(1) => \sig_adjusted_addr_incr_ireg2[11]_i_4__0_n_0\,
      S(0) => \sig_adjusted_addr_incr_ireg2[11]_i_5__0_n_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(1),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      R => SR(0)
    );
\sig_adjusted_addr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(2),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      R => SR(0)
    );
\sig_adjusted_addr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(3),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      R => SR(0)
    );
\sig_adjusted_addr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(4),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      R => SR(0)
    );
\sig_adjusted_addr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(5),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      R => SR(0)
    );
\sig_adjusted_addr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(6),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      R => SR(0)
    );
\sig_adjusted_addr_incr_ireg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(7),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      R => SR(0)
    );
\sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_0\,
      CO(6) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_1\,
      CO(5) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_2\,
      CO(4) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_3\,
      CO(3) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_4\,
      CO(2) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_5\,
      CO(1) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_6\,
      CO(0) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \sig_adjusted_addr_incr_ireg2[7]_i_2__0_n_0\,
      DI(2) => \sig_adjusted_addr_incr_ireg2[7]_i_3__0_n_0\,
      DI(1) => \sig_adjusted_addr_incr_ireg2[7]_i_4__0_n_0\,
      DI(0) => \sig_adjusted_addr_incr_ireg2[7]_i_5__0_n_0\,
      O(7 downto 0) => sig_adjusted_addr_incr_im1(7 downto 0),
      S(7) => \sig_adjusted_addr_incr_ireg2[7]_i_6__0_n_0\,
      S(6) => \sig_adjusted_addr_incr_ireg2[7]_i_7__0_n_0\,
      S(5) => \sig_adjusted_addr_incr_ireg2[7]_i_8__0_n_0\,
      S(4) => \sig_adjusted_addr_incr_ireg2[7]_i_9__0_n_0\,
      S(3) => \sig_adjusted_addr_incr_ireg2[7]_i_10_n_0\,
      S(2) => \sig_adjusted_addr_incr_ireg2[7]_i_11_n_0\,
      S(1) => \sig_adjusted_addr_incr_ireg2[7]_i_12_n_0\,
      S(0) => \sig_adjusted_addr_incr_ireg2[7]_i_13_n_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(8),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\,
      R => SR(0)
    );
\sig_adjusted_addr_incr_ireg2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(9),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[9]\,
      R => SR(0)
    );
\sig_brst_cnt_eq_one_ireg1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \sig_brst_cnt_eq_one_ireg1_i_2__0_n_0\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[13]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[12]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[15]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[14]\,
      I5 => \sig_brst_cnt_eq_one_ireg1_i_3__0_n_0\,
      O => sig_brst_cnt_eq_one_im0
    );
\sig_brst_cnt_eq_one_ireg1_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[19]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[18]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[17]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[16]\,
      O => \sig_brst_cnt_eq_one_ireg1_i_2__0_n_0\
    );
\sig_brst_cnt_eq_one_ireg1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[20]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[21]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[22]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[23]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[25]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[24]\,
      O => \sig_brst_cnt_eq_one_ireg1_i_3__0_n_0\
    );
sig_brst_cnt_eq_one_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_brst_cnt_eq_one_im0,
      Q => sig_brst_cnt_eq_one_ireg1,
      R => SR(0)
    );
\sig_brst_cnt_eq_zero_ireg1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \sig_brst_cnt_eq_zero_ireg1_i_2__0_n_0\,
      I1 => \sig_brst_cnt_eq_zero_ireg1_i_3__0_n_0\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[24]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[25]\,
      I4 => \sig_brst_cnt_eq_zero_ireg1_i_4__0_n_0\,
      I5 => \sig_brst_cnt_eq_zero_ireg1_i_5__0_n_0\,
      O => sig_brst_cnt_eq_zero_im0
    );
\sig_brst_cnt_eq_zero_ireg1_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[13]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[12]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[15]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[14]\,
      O => \sig_brst_cnt_eq_zero_ireg1_i_2__0_n_0\
    );
\sig_brst_cnt_eq_zero_ireg1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[22]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[23]\,
      O => \sig_brst_cnt_eq_zero_ireg1_i_3__0_n_0\
    );
\sig_brst_cnt_eq_zero_ireg1_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[20]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[19]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[17]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[16]\,
      O => \sig_brst_cnt_eq_zero_ireg1_i_4__0_n_0\
    );
\sig_brst_cnt_eq_zero_ireg1_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000B000B0000000B"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[22]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[21]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[20]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[23]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[18]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[19]\,
      O => \sig_brst_cnt_eq_zero_ireg1_i_5__0_n_0\
    );
sig_brst_cnt_eq_zero_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_brst_cnt_eq_zero_im0,
      Q => sig_brst_cnt_eq_zero_ireg1,
      R => SR(0)
    );
\sig_btt_cntr_im0[15]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[12]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[12]\,
      I2 => sig_push_input_reg11_out,
      I3 => Q(12),
      O => \sig_btt_cntr_im0[15]_i_10__0_n_0\
    );
\sig_btt_cntr_im0[15]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[11]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I2 => sig_push_input_reg11_out,
      I3 => Q(11),
      O => \sig_btt_cntr_im0[15]_i_11__0_n_0\
    );
\sig_btt_cntr_im0[15]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[10]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I2 => sig_push_input_reg11_out,
      I3 => Q(10),
      O => \sig_btt_cntr_im0[15]_i_12__0_n_0\
    );
\sig_btt_cntr_im0[15]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[9]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I2 => sig_push_input_reg11_out,
      I3 => Q(9),
      O => \sig_btt_cntr_im0[15]_i_13__0_n_0\
    );
\sig_btt_cntr_im0[15]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[8]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I2 => sig_push_input_reg11_out,
      I3 => Q(8),
      O => \sig_btt_cntr_im0[15]_i_14__0_n_0\
    );
\sig_btt_cntr_im0[15]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[12]\,
      I1 => sig_push_input_reg11_out,
      O => \sig_btt_cntr_im0[15]_i_2__0_n_0\
    );
\sig_btt_cntr_im0[15]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[11]\,
      I1 => sig_push_input_reg11_out,
      O => \sig_btt_cntr_im0[15]_i_3__0_n_0\
    );
\sig_btt_cntr_im0[15]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[10]\,
      I1 => sig_push_input_reg11_out,
      O => \sig_btt_cntr_im0[15]_i_4__0_n_0\
    );
\sig_btt_cntr_im0[15]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[9]\,
      I1 => sig_push_input_reg11_out,
      O => \sig_btt_cntr_im0[15]_i_5__0_n_0\
    );
\sig_btt_cntr_im0[15]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[8]\,
      I1 => sig_push_input_reg11_out,
      O => \sig_btt_cntr_im0[15]_i_6__0_n_0\
    );
\sig_btt_cntr_im0[15]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[15]\,
      I1 => sig_push_input_reg11_out,
      I2 => Q(15),
      O => \sig_btt_cntr_im0[15]_i_7__0_n_0\
    );
\sig_btt_cntr_im0[15]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[14]\,
      I1 => sig_push_input_reg11_out,
      I2 => Q(14),
      O => \sig_btt_cntr_im0[15]_i_8__0_n_0\
    );
\sig_btt_cntr_im0[15]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[13]\,
      I1 => sig_push_input_reg11_out,
      I2 => Q(13),
      O => \sig_btt_cntr_im0[15]_i_9__0_n_0\
    );
\sig_btt_cntr_im0[23]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[23]\,
      I1 => sig_push_input_reg11_out,
      I2 => Q(23),
      O => \sig_btt_cntr_im0[23]_i_2__0_n_0\
    );
\sig_btt_cntr_im0[23]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[22]\,
      I1 => sig_push_input_reg11_out,
      I2 => Q(22),
      O => \sig_btt_cntr_im0[23]_i_3__0_n_0\
    );
\sig_btt_cntr_im0[23]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[21]\,
      I1 => sig_push_input_reg11_out,
      I2 => Q(21),
      O => \sig_btt_cntr_im0[23]_i_4__0_n_0\
    );
\sig_btt_cntr_im0[23]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[20]\,
      I1 => sig_push_input_reg11_out,
      I2 => Q(20),
      O => \sig_btt_cntr_im0[23]_i_5__0_n_0\
    );
\sig_btt_cntr_im0[23]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[19]\,
      I1 => sig_push_input_reg11_out,
      I2 => Q(19),
      O => \sig_btt_cntr_im0[23]_i_6__0_n_0\
    );
\sig_btt_cntr_im0[23]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[18]\,
      I1 => sig_push_input_reg11_out,
      I2 => Q(18),
      O => \sig_btt_cntr_im0[23]_i_7__0_n_0\
    );
\sig_btt_cntr_im0[23]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[17]\,
      I1 => sig_push_input_reg11_out,
      I2 => Q(17),
      O => \sig_btt_cntr_im0[23]_i_8__0_n_0\
    );
\sig_btt_cntr_im0[23]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[16]\,
      I1 => sig_push_input_reg11_out,
      I2 => Q(16),
      O => \sig_btt_cntr_im0[23]_i_9__0_n_0\
    );
\sig_btt_cntr_im0[25]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => \^sig_calc_error_reg_reg_0\,
      I1 => sig_input_reg_empty,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_sm_halt_reg,
      O => \sig_btt_cntr_im0[25]_i_2__0_n_0\
    );
\sig_btt_cntr_im0[25]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[25]\,
      I1 => sig_push_input_reg11_out,
      I2 => Q(25),
      O => \sig_btt_cntr_im0[25]_i_3__0_n_0\
    );
\sig_btt_cntr_im0[25]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[24]\,
      I1 => sig_push_input_reg11_out,
      I2 => Q(24),
      O => \sig_btt_cntr_im0[25]_i_4__0_n_0\
    );
\sig_btt_cntr_im0[7]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[7]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I2 => sig_push_input_reg11_out,
      I3 => Q(7),
      O => \sig_btt_cntr_im0[7]_i_10__0_n_0\
    );
\sig_btt_cntr_im0[7]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I2 => sig_push_input_reg11_out,
      I3 => Q(6),
      O => \sig_btt_cntr_im0[7]_i_11__0_n_0\
    );
\sig_btt_cntr_im0[7]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I2 => sig_push_input_reg11_out,
      I3 => Q(5),
      O => \sig_btt_cntr_im0[7]_i_12__0_n_0\
    );
\sig_btt_cntr_im0[7]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I2 => sig_push_input_reg11_out,
      I3 => Q(4),
      O => \sig_btt_cntr_im0[7]_i_13__0_n_0\
    );
\sig_btt_cntr_im0[7]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => sig_push_input_reg11_out,
      I3 => Q(3),
      O => \sig_btt_cntr_im0[7]_i_14__0_n_0\
    );
\sig_btt_cntr_im0[7]_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I2 => sig_push_input_reg11_out,
      I3 => Q(2),
      O => \sig_btt_cntr_im0[7]_i_15__0_n_0\
    );
\sig_btt_cntr_im0[7]_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I2 => sig_push_input_reg11_out,
      I3 => Q(1),
      O => \sig_btt_cntr_im0[7]_i_16__0_n_0\
    );
\sig_btt_cntr_im0[7]_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I2 => sig_push_input_reg11_out,
      I3 => Q(0),
      O => \sig_btt_cntr_im0[7]_i_17__0_n_0\
    );
\sig_btt_cntr_im0[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[7]\,
      I1 => sig_push_input_reg11_out,
      O => \sig_btt_cntr_im0[7]_i_2__0_n_0\
    );
\sig_btt_cntr_im0[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\,
      I1 => sig_push_input_reg11_out,
      O => \sig_btt_cntr_im0[7]_i_3__0_n_0\
    );
\sig_btt_cntr_im0[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\,
      I1 => sig_push_input_reg11_out,
      O => \sig_btt_cntr_im0[7]_i_4__0_n_0\
    );
\sig_btt_cntr_im0[7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\,
      I1 => sig_push_input_reg11_out,
      O => \sig_btt_cntr_im0[7]_i_5__0_n_0\
    );
\sig_btt_cntr_im0[7]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\,
      I1 => sig_push_input_reg11_out,
      O => \sig_btt_cntr_im0[7]_i_6__0_n_0\
    );
\sig_btt_cntr_im0[7]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\,
      I1 => sig_push_input_reg11_out,
      O => \sig_btt_cntr_im0[7]_i_7__0_n_0\
    );
\sig_btt_cntr_im0[7]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\,
      I1 => sig_push_input_reg11_out,
      O => \sig_btt_cntr_im0[7]_i_8__0_n_0\
    );
\sig_btt_cntr_im0[7]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\,
      I1 => sig_push_input_reg11_out,
      O => \sig_btt_cntr_im0[7]_i_9__0_n_0\
    );
\sig_btt_cntr_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1__0_n_15\,
      Q => \sig_btt_cntr_im0_reg_n_0_[0]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1__0_n_13\,
      Q => \sig_btt_cntr_im0_reg_n_0_[10]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1__0_n_12\,
      Q => \sig_btt_cntr_im0_reg_n_0_[11]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1__0_n_11\,
      Q => \sig_btt_cntr_im0_reg_n_0_[12]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1__0_n_10\,
      Q => \sig_btt_cntr_im0_reg_n_0_[13]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1__0_n_9\,
      Q => \sig_btt_cntr_im0_reg_n_0_[14]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1__0_n_8\,
      Q => \sig_btt_cntr_im0_reg_n_0_[15]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[15]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_btt_cntr_im0_reg[7]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \sig_btt_cntr_im0_reg[15]_i_1__0_n_0\,
      CO(6) => \sig_btt_cntr_im0_reg[15]_i_1__0_n_1\,
      CO(5) => \sig_btt_cntr_im0_reg[15]_i_1__0_n_2\,
      CO(4) => \sig_btt_cntr_im0_reg[15]_i_1__0_n_3\,
      CO(3) => \sig_btt_cntr_im0_reg[15]_i_1__0_n_4\,
      CO(2) => \sig_btt_cntr_im0_reg[15]_i_1__0_n_5\,
      CO(1) => \sig_btt_cntr_im0_reg[15]_i_1__0_n_6\,
      CO(0) => \sig_btt_cntr_im0_reg[15]_i_1__0_n_7\,
      DI(7) => \sig_btt_cntr_im0[25]_i_2__0_n_0\,
      DI(6) => \sig_btt_cntr_im0[25]_i_2__0_n_0\,
      DI(5) => \sig_btt_cntr_im0[25]_i_2__0_n_0\,
      DI(4) => \sig_btt_cntr_im0[15]_i_2__0_n_0\,
      DI(3) => \sig_btt_cntr_im0[15]_i_3__0_n_0\,
      DI(2) => \sig_btt_cntr_im0[15]_i_4__0_n_0\,
      DI(1) => \sig_btt_cntr_im0[15]_i_5__0_n_0\,
      DI(0) => \sig_btt_cntr_im0[15]_i_6__0_n_0\,
      O(7) => \sig_btt_cntr_im0_reg[15]_i_1__0_n_8\,
      O(6) => \sig_btt_cntr_im0_reg[15]_i_1__0_n_9\,
      O(5) => \sig_btt_cntr_im0_reg[15]_i_1__0_n_10\,
      O(4) => \sig_btt_cntr_im0_reg[15]_i_1__0_n_11\,
      O(3) => \sig_btt_cntr_im0_reg[15]_i_1__0_n_12\,
      O(2) => \sig_btt_cntr_im0_reg[15]_i_1__0_n_13\,
      O(1) => \sig_btt_cntr_im0_reg[15]_i_1__0_n_14\,
      O(0) => \sig_btt_cntr_im0_reg[15]_i_1__0_n_15\,
      S(7) => \sig_btt_cntr_im0[15]_i_7__0_n_0\,
      S(6) => \sig_btt_cntr_im0[15]_i_8__0_n_0\,
      S(5) => \sig_btt_cntr_im0[15]_i_9__0_n_0\,
      S(4) => \sig_btt_cntr_im0[15]_i_10__0_n_0\,
      S(3) => \sig_btt_cntr_im0[15]_i_11__0_n_0\,
      S(2) => \sig_btt_cntr_im0[15]_i_12__0_n_0\,
      S(1) => \sig_btt_cntr_im0[15]_i_13__0_n_0\,
      S(0) => \sig_btt_cntr_im0[15]_i_14__0_n_0\
    );
\sig_btt_cntr_im0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1__0_n_15\,
      Q => \sig_btt_cntr_im0_reg_n_0_[16]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1__0_n_14\,
      Q => \sig_btt_cntr_im0_reg_n_0_[17]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1__0_n_13\,
      Q => \sig_btt_cntr_im0_reg_n_0_[18]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1__0_n_12\,
      Q => \sig_btt_cntr_im0_reg_n_0_[19]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1__0_n_14\,
      Q => \sig_btt_cntr_im0_reg_n_0_[1]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1__0_n_11\,
      Q => \sig_btt_cntr_im0_reg_n_0_[20]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1__0_n_10\,
      Q => \sig_btt_cntr_im0_reg_n_0_[21]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1__0_n_9\,
      Q => \sig_btt_cntr_im0_reg_n_0_[22]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1__0_n_8\,
      Q => \sig_btt_cntr_im0_reg_n_0_[23]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[23]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_btt_cntr_im0_reg[15]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \sig_btt_cntr_im0_reg[23]_i_1__0_n_0\,
      CO(6) => \sig_btt_cntr_im0_reg[23]_i_1__0_n_1\,
      CO(5) => \sig_btt_cntr_im0_reg[23]_i_1__0_n_2\,
      CO(4) => \sig_btt_cntr_im0_reg[23]_i_1__0_n_3\,
      CO(3) => \sig_btt_cntr_im0_reg[23]_i_1__0_n_4\,
      CO(2) => \sig_btt_cntr_im0_reg[23]_i_1__0_n_5\,
      CO(1) => \sig_btt_cntr_im0_reg[23]_i_1__0_n_6\,
      CO(0) => \sig_btt_cntr_im0_reg[23]_i_1__0_n_7\,
      DI(7) => \sig_btt_cntr_im0[25]_i_2__0_n_0\,
      DI(6) => \sig_btt_cntr_im0[25]_i_2__0_n_0\,
      DI(5) => \sig_btt_cntr_im0[25]_i_2__0_n_0\,
      DI(4) => \sig_btt_cntr_im0[25]_i_2__0_n_0\,
      DI(3) => \sig_btt_cntr_im0[25]_i_2__0_n_0\,
      DI(2) => \sig_btt_cntr_im0[25]_i_2__0_n_0\,
      DI(1) => \sig_btt_cntr_im0[25]_i_2__0_n_0\,
      DI(0) => \sig_btt_cntr_im0[25]_i_2__0_n_0\,
      O(7) => \sig_btt_cntr_im0_reg[23]_i_1__0_n_8\,
      O(6) => \sig_btt_cntr_im0_reg[23]_i_1__0_n_9\,
      O(5) => \sig_btt_cntr_im0_reg[23]_i_1__0_n_10\,
      O(4) => \sig_btt_cntr_im0_reg[23]_i_1__0_n_11\,
      O(3) => \sig_btt_cntr_im0_reg[23]_i_1__0_n_12\,
      O(2) => \sig_btt_cntr_im0_reg[23]_i_1__0_n_13\,
      O(1) => \sig_btt_cntr_im0_reg[23]_i_1__0_n_14\,
      O(0) => \sig_btt_cntr_im0_reg[23]_i_1__0_n_15\,
      S(7) => \sig_btt_cntr_im0[23]_i_2__0_n_0\,
      S(6) => \sig_btt_cntr_im0[23]_i_3__0_n_0\,
      S(5) => \sig_btt_cntr_im0[23]_i_4__0_n_0\,
      S(4) => \sig_btt_cntr_im0[23]_i_5__0_n_0\,
      S(3) => \sig_btt_cntr_im0[23]_i_6__0_n_0\,
      S(2) => \sig_btt_cntr_im0[23]_i_7__0_n_0\,
      S(1) => \sig_btt_cntr_im0[23]_i_8__0_n_0\,
      S(0) => \sig_btt_cntr_im0[23]_i_9__0_n_0\
    );
\sig_btt_cntr_im0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[25]_i_1__0_n_15\,
      Q => \sig_btt_cntr_im0_reg_n_0_[24]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[25]_i_1__0_n_14\,
      Q => \sig_btt_cntr_im0_reg_n_0_[25]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[25]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_btt_cntr_im0_reg[23]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_sig_btt_cntr_im0_reg[25]_i_1__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \sig_btt_cntr_im0_reg[25]_i_1__0_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \sig_btt_cntr_im0[25]_i_2__0_n_0\,
      O(7 downto 2) => \NLW_sig_btt_cntr_im0_reg[25]_i_1__0_O_UNCONNECTED\(7 downto 2),
      O(1) => \sig_btt_cntr_im0_reg[25]_i_1__0_n_14\,
      O(0) => \sig_btt_cntr_im0_reg[25]_i_1__0_n_15\,
      S(7 downto 2) => B"000000",
      S(1) => \sig_btt_cntr_im0[25]_i_3__0_n_0\,
      S(0) => \sig_btt_cntr_im0[25]_i_4__0_n_0\
    );
\sig_btt_cntr_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1__0_n_13\,
      Q => \sig_btt_cntr_im0_reg_n_0_[2]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1__0_n_12\,
      Q => \sig_btt_cntr_im0_reg_n_0_[3]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1__0_n_11\,
      Q => \sig_btt_cntr_im0_reg_n_0_[4]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1__0_n_10\,
      Q => \sig_btt_cntr_im0_reg_n_0_[5]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1__0_n_9\,
      Q => \sig_btt_cntr_im0_reg_n_0_[6]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1__0_n_8\,
      Q => \sig_btt_cntr_im0_reg_n_0_[7]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[7]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_btt_cntr_im0[25]_i_2__0_n_0\,
      CI_TOP => '0',
      CO(7) => \sig_btt_cntr_im0_reg[7]_i_1__0_n_0\,
      CO(6) => \sig_btt_cntr_im0_reg[7]_i_1__0_n_1\,
      CO(5) => \sig_btt_cntr_im0_reg[7]_i_1__0_n_2\,
      CO(4) => \sig_btt_cntr_im0_reg[7]_i_1__0_n_3\,
      CO(3) => \sig_btt_cntr_im0_reg[7]_i_1__0_n_4\,
      CO(2) => \sig_btt_cntr_im0_reg[7]_i_1__0_n_5\,
      CO(1) => \sig_btt_cntr_im0_reg[7]_i_1__0_n_6\,
      CO(0) => \sig_btt_cntr_im0_reg[7]_i_1__0_n_7\,
      DI(7) => \sig_btt_cntr_im0[7]_i_2__0_n_0\,
      DI(6) => \sig_btt_cntr_im0[7]_i_3__0_n_0\,
      DI(5) => \sig_btt_cntr_im0[7]_i_4__0_n_0\,
      DI(4) => \sig_btt_cntr_im0[7]_i_5__0_n_0\,
      DI(3) => \sig_btt_cntr_im0[7]_i_6__0_n_0\,
      DI(2) => \sig_btt_cntr_im0[7]_i_7__0_n_0\,
      DI(1) => \sig_btt_cntr_im0[7]_i_8__0_n_0\,
      DI(0) => \sig_btt_cntr_im0[7]_i_9__0_n_0\,
      O(7) => \sig_btt_cntr_im0_reg[7]_i_1__0_n_8\,
      O(6) => \sig_btt_cntr_im0_reg[7]_i_1__0_n_9\,
      O(5) => \sig_btt_cntr_im0_reg[7]_i_1__0_n_10\,
      O(4) => \sig_btt_cntr_im0_reg[7]_i_1__0_n_11\,
      O(3) => \sig_btt_cntr_im0_reg[7]_i_1__0_n_12\,
      O(2) => \sig_btt_cntr_im0_reg[7]_i_1__0_n_13\,
      O(1) => \sig_btt_cntr_im0_reg[7]_i_1__0_n_14\,
      O(0) => \sig_btt_cntr_im0_reg[7]_i_1__0_n_15\,
      S(7) => \sig_btt_cntr_im0[7]_i_10__0_n_0\,
      S(6) => \sig_btt_cntr_im0[7]_i_11__0_n_0\,
      S(5) => \sig_btt_cntr_im0[7]_i_12__0_n_0\,
      S(4) => \sig_btt_cntr_im0[7]_i_13__0_n_0\,
      S(3) => \sig_btt_cntr_im0[7]_i_14__0_n_0\,
      S(2) => \sig_btt_cntr_im0[7]_i_15__0_n_0\,
      S(1) => \sig_btt_cntr_im0[7]_i_16__0_n_0\,
      S(0) => \sig_btt_cntr_im0[7]_i_17__0_n_0\
    );
\sig_btt_cntr_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1__0_n_15\,
      Q => \sig_btt_cntr_im0_reg_n_0_[8]\,
      R => SR(0)
    );
\sig_btt_cntr_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1__0_n_14\,
      Q => \sig_btt_cntr_im0_reg_n_0_[9]\,
      R => SR(0)
    );
\sig_btt_eq_b2mbaa_ireg1_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000480021"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I3 => \sig_btt_eq_b2mbaa_ireg1_i_14__0_n_0\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I5 => \sig_btt_eq_b2mbaa_ireg1_i_15__0_n_0\,
      O => \sig_btt_eq_b2mbaa_ireg1_i_10__0_n_0\
    );
\sig_btt_eq_b2mbaa_ireg1_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555556AAAAAAA9"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => \sig_btt_eq_b2mbaa_ireg1_i_11__0_n_0\
    );
\sig_btt_eq_b2mbaa_ireg1_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \sig_bytes_to_mbaa_ireg1[10]_i_2__0_n_0\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      O => \sig_btt_eq_b2mbaa_ireg1_i_12__0_n_0\
    );
\sig_btt_eq_b2mbaa_ireg1_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \sig_bytes_to_mbaa_ireg1[10]_i_2__0_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      O => \sig_btt_eq_b2mbaa_ireg1_i_13__0_n_0\
    );
\sig_btt_eq_b2mbaa_ireg1_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      O => \sig_btt_eq_b2mbaa_ireg1_i_14__0_n_0\
    );
\sig_btt_eq_b2mbaa_ireg1_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95556"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      O => \sig_btt_eq_b2mbaa_ireg1_i_15__0_n_0\
    );
\sig_btt_eq_b2mbaa_ireg1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \sig_btt_eq_b2mbaa_ireg1_i_2__0_n_0\,
      I1 => \sig_btt_eq_b2mbaa_ireg1_i_3__0_n_0\,
      I2 => \sig_btt_eq_b2mbaa_ireg1_i_4__0_n_0\,
      I3 => \sig_btt_eq_b2mbaa_ireg1_i_5__0_n_0\,
      I4 => \sig_btt_eq_b2mbaa_ireg1_i_6__0_n_0\,
      I5 => \sig_btt_eq_b2mbaa_ireg1_i_7__0_n_0\,
      O => sig_btt_eq_b2mbaa_im0
    );
\sig_btt_eq_b2mbaa_ireg1_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I1 => \sig_bytes_to_mbaa_ireg1[12]_i_2__0_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      O => \sig_btt_eq_b2mbaa_ireg1_i_2__0_n_0\
    );
\sig_btt_eq_b2mbaa_ireg1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE00010001FFFE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \sig_bytes_to_mbaa_ireg1[10]_i_2__0_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      O => \sig_btt_eq_b2mbaa_ireg1_i_3__0_n_0\
    );
\sig_btt_eq_b2mbaa_ireg1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_btt_eq_b2mbaa_ireg1_i_8__0_n_0\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      O => \sig_btt_eq_b2mbaa_ireg1_i_4__0_n_0\
    );
\sig_btt_eq_b2mbaa_ireg1_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95556"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I2 => \sig_bytes_to_mbaa_ireg1[10]_i_2__0_n_0\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      O => \sig_btt_eq_b2mbaa_ireg1_i_5__0_n_0\
    );
\sig_btt_eq_b2mbaa_ireg1_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \sig_btt_eq_b2mbaa_ireg1_i_9__0_n_0\,
      I1 => \sig_btt_eq_b2mbaa_ireg1_i_10__0_n_0\,
      I2 => \sig_btt_eq_b2mbaa_ireg1_i_11__0_n_0\,
      I3 => sig_brst_cnt_eq_zero_im0,
      I4 => \sig_btt_eq_b2mbaa_ireg1_i_12__0_n_0\,
      I5 => \sig_btt_eq_b2mbaa_ireg1_i_13__0_n_0\,
      O => \sig_btt_eq_b2mbaa_ireg1_i_6__0_n_0\
    );
\sig_btt_eq_b2mbaa_ireg1_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I1 => \sig_bytes_to_mbaa_ireg1[12]_i_2__0_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      O => \sig_btt_eq_b2mbaa_ireg1_i_7__0_n_0\
    );
\sig_btt_eq_b2mbaa_ireg1_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \sig_bytes_to_mbaa_ireg1[10]_i_2__0_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      O => \sig_btt_eq_b2mbaa_ireg1_i_8__0_n_0\
    );
\sig_btt_eq_b2mbaa_ireg1_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE00010001FFFE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => \sig_bytes_to_mbaa_ireg1[6]_i_2__0_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      O => \sig_btt_eq_b2mbaa_ireg1_i_9__0_n_0\
    );
sig_btt_eq_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_btt_eq_b2mbaa_im0,
      Q => sig_btt_eq_b2mbaa_ireg1,
      R => SR(0)
    );
sig_btt_lt_b2mbaa_im01_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => NLW_sig_btt_lt_b2mbaa_im01_carry_CO_UNCONNECTED(7),
      CO(6) => sig_btt_lt_b2mbaa_im01,
      CO(5) => sig_btt_lt_b2mbaa_im01_carry_n_2,
      CO(4) => sig_btt_lt_b2mbaa_im01_carry_n_3,
      CO(3) => sig_btt_lt_b2mbaa_im01_carry_n_4,
      CO(2) => sig_btt_lt_b2mbaa_im01_carry_n_5,
      CO(1) => sig_btt_lt_b2mbaa_im01_carry_n_6,
      CO(0) => sig_btt_lt_b2mbaa_im01_carry_n_7,
      DI(7) => '0',
      DI(6) => \sig_btt_lt_b2mbaa_im01_carry_i_1__0_n_0\,
      DI(5) => \sig_btt_lt_b2mbaa_im01_carry_i_2__0_n_0\,
      DI(4) => \sig_btt_lt_b2mbaa_im01_carry_i_3__0_n_0\,
      DI(3) => \sig_btt_lt_b2mbaa_im01_carry_i_4__0_n_0\,
      DI(2) => \sig_btt_lt_b2mbaa_im01_carry_i_5__0_n_0\,
      DI(1) => \sig_btt_lt_b2mbaa_im01_carry_i_6__0_n_0\,
      DI(0) => \sig_btt_lt_b2mbaa_im01_carry_i_7__0_n_0\,
      O(7 downto 0) => NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED(7 downto 0),
      S(7) => '0',
      S(6) => \sig_btt_lt_b2mbaa_im01_carry_i_8__0_n_0\,
      S(5) => \sig_btt_lt_b2mbaa_im01_carry_i_9__0_n_0\,
      S(4) => \sig_btt_lt_b2mbaa_im01_carry_i_10__0_n_0\,
      S(3) => \sig_btt_lt_b2mbaa_im01_carry_i_11__0_n_0\,
      S(2) => \sig_btt_lt_b2mbaa_im01_carry_i_12__0_n_0\,
      S(1) => \sig_btt_lt_b2mbaa_im01_carry_i_13__0_n_0\,
      S(0) => \sig_btt_lt_b2mbaa_im01_carry_i_14__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1428142814282841"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I4 => \sig_btt_lt_b2mbaa_im01_carry_i_15__0_n_0\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      O => \sig_btt_lt_b2mbaa_im01_carry_i_10__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12244881"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I3 => \sig_bytes_to_mbaa_ireg1[10]_i_2__0_n_0\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      O => \sig_btt_lt_b2mbaa_im01_carry_i_11__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14282841"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I4 => \sig_addr_aligned_ireg1_i_3__0_n_0\,
      O => \sig_btt_lt_b2mbaa_im01_carry_i_12__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1212122448484881"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      O => \sig_btt_lt_b2mbaa_im01_carry_i_13__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2481"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      O => \sig_btt_lt_b2mbaa_im01_carry_i_14__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => \sig_bytes_to_mbaa_ireg1[6]_i_2__0_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      O => \sig_btt_lt_b2mbaa_im01_carry_i_15__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I1 => \sig_bytes_to_mbaa_ireg1[12]_i_2__0_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      O => \sig_btt_lt_b2mbaa_im01_carry_i_1__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01133770"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I3 => \sig_bytes_to_mbaa_ireg1[12]_i_2__0_n_0\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      O => \sig_btt_lt_b2mbaa_im01_carry_i_2__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101011337373770"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I3 => \sig_btt_lt_b2mbaa_im01_carry_i_15__0_n_0\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      O => \sig_btt_lt_b2mbaa_im01_carry_i_3__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01133770"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I3 => \sig_bytes_to_mbaa_ireg1[10]_i_2__0_n_0\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      O => \sig_btt_lt_b2mbaa_im01_carry_i_4__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01133770"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I3 => \sig_addr_aligned_ireg1_i_3__0_n_0\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      O => \sig_btt_lt_b2mbaa_im01_carry_i_5__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101011337373770"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      O => \sig_btt_lt_b2mbaa_im01_carry_i_6__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1370"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      O => \sig_btt_lt_b2mbaa_im01_carry_i_7__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I1 => \sig_bytes_to_mbaa_ireg1[12]_i_2__0_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      O => \sig_btt_lt_b2mbaa_im01_carry_i_8__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12244881"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I3 => \sig_bytes_to_mbaa_ireg1[12]_i_2__0_n_0\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      O => \sig_btt_lt_b2mbaa_im01_carry_i_9__0_n_0\
    );
\sig_btt_lt_b2mbaa_ireg1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_im01,
      I1 => sig_brst_cnt_eq_zero_im0,
      O => sig_btt_lt_b2mbaa_im0
    );
sig_btt_lt_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_btt_lt_b2mbaa_im0,
      Q => sig_btt_lt_b2mbaa_ireg1,
      R => SR(0)
    );
\sig_bytes_to_mbaa_ireg1[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I4 => \sig_bytes_to_mbaa_ireg1[10]_i_2__0_n_0\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      O => sig_bytes_to_mbaa_im0(10)
    );
\sig_bytes_to_mbaa_ireg1[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      O => \sig_bytes_to_mbaa_ireg1[10]_i_2__0_n_0\
    );
\sig_bytes_to_mbaa_ireg1[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I1 => \sig_bytes_to_mbaa_ireg1[12]_i_2__0_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      O => sig_bytes_to_mbaa_im0(11)
    );
\sig_bytes_to_mbaa_ireg1[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I1 => \sig_bytes_to_mbaa_ireg1[12]_i_2__0_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      O => sig_bytes_to_mbaa_im0(12)
    );
\sig_bytes_to_mbaa_ireg1[12]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I3 => \sig_bytes_to_mbaa_ireg1[10]_i_2__0_n_0\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      O => \sig_bytes_to_mbaa_ireg1[12]_i_2__0_n_0\
    );
\sig_bytes_to_mbaa_ireg1[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      O => sig_bytes_to_mbaa_im0(1)
    );
\sig_bytes_to_mbaa_ireg1[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      O => sig_bytes_to_mbaa_im0(2)
    );
\sig_bytes_to_mbaa_ireg1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      O => sig_bytes_to_mbaa_im0(3)
    );
\sig_bytes_to_mbaa_ireg1[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      O => sig_bytes_to_mbaa_im0(4)
    );
\sig_bytes_to_mbaa_ireg1[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      O => sig_bytes_to_mbaa_im0(5)
    );
\sig_bytes_to_mbaa_ireg1[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I4 => \sig_bytes_to_mbaa_ireg1[6]_i_2__0_n_0\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      O => sig_bytes_to_mbaa_im0(6)
    );
\sig_bytes_to_mbaa_ireg1[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      O => \sig_bytes_to_mbaa_ireg1[6]_i_2__0_n_0\
    );
\sig_bytes_to_mbaa_ireg1[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \sig_bytes_to_mbaa_ireg1[10]_i_2__0_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      O => sig_bytes_to_mbaa_im0(7)
    );
\sig_bytes_to_mbaa_ireg1[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \sig_bytes_to_mbaa_ireg1[10]_i_2__0_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      O => sig_bytes_to_mbaa_im0(8)
    );
\sig_bytes_to_mbaa_ireg1[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I2 => \sig_bytes_to_mbaa_ireg1[10]_i_2__0_n_0\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      O => sig_bytes_to_mbaa_im0(9)
    );
\sig_bytes_to_mbaa_ireg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      Q => sig_bytes_to_mbaa_ireg1(0),
      R => SR(0)
    );
\sig_bytes_to_mbaa_ireg1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_bytes_to_mbaa_im0(10),
      Q => sig_bytes_to_mbaa_ireg1(10),
      R => SR(0)
    );
\sig_bytes_to_mbaa_ireg1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_bytes_to_mbaa_im0(11),
      Q => sig_bytes_to_mbaa_ireg1(11),
      R => SR(0)
    );
\sig_bytes_to_mbaa_ireg1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_bytes_to_mbaa_im0(12),
      Q => sig_bytes_to_mbaa_ireg1(12),
      R => SR(0)
    );
\sig_bytes_to_mbaa_ireg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_bytes_to_mbaa_im0(1),
      Q => sig_bytes_to_mbaa_ireg1(1),
      R => SR(0)
    );
\sig_bytes_to_mbaa_ireg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_bytes_to_mbaa_im0(2),
      Q => sig_bytes_to_mbaa_ireg1(2),
      R => SR(0)
    );
\sig_bytes_to_mbaa_ireg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_bytes_to_mbaa_im0(3),
      Q => sig_bytes_to_mbaa_ireg1(3),
      R => SR(0)
    );
\sig_bytes_to_mbaa_ireg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_bytes_to_mbaa_im0(4),
      Q => sig_bytes_to_mbaa_ireg1(4),
      R => SR(0)
    );
\sig_bytes_to_mbaa_ireg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_bytes_to_mbaa_im0(5),
      Q => sig_bytes_to_mbaa_ireg1(5),
      R => SR(0)
    );
\sig_bytes_to_mbaa_ireg1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_bytes_to_mbaa_im0(6),
      Q => sig_bytes_to_mbaa_ireg1(6),
      R => SR(0)
    );
\sig_bytes_to_mbaa_ireg1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_bytes_to_mbaa_im0(7),
      Q => sig_bytes_to_mbaa_ireg1(7),
      R => SR(0)
    );
\sig_bytes_to_mbaa_ireg1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_bytes_to_mbaa_im0(8),
      Q => sig_bytes_to_mbaa_ireg1(8),
      R => SR(0)
    );
\sig_bytes_to_mbaa_ireg1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_bytes_to_mbaa_im0(9),
      Q => sig_bytes_to_mbaa_ireg1(9),
      R => SR(0)
    );
\sig_calc_error_pushed_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^sig_calc_error_reg_reg_0\,
      I1 => sig_xfer_reg_empty,
      I2 => sig_ld_xfer_reg,
      I3 => sig_calc_error_pushed,
      O => \sig_calc_error_pushed_i_1__0_n_0\
    );
sig_calc_error_pushed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_calc_error_pushed_i_1__0_n_0\,
      Q => sig_calc_error_pushed,
      R => SR(0)
    );
\sig_calc_error_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => sig_btt_is_zero,
      I1 => sig_push_input_reg11_out,
      I2 => \^sig_calc_error_reg_reg_0\,
      O => \sig_calc_error_reg_i_1__0_n_0\
    );
sig_calc_error_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => sig_calc_error_reg_i_3_n_0,
      I1 => sig_calc_error_reg_i_4_n_0,
      I2 => sig_calc_error_reg_i_5_n_0,
      I3 => sig_calc_error_reg_i_6_n_0,
      I4 => Q(0),
      I5 => Q(1),
      O => sig_btt_is_zero
    );
sig_calc_error_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(7),
      I5 => Q(6),
      O => sig_calc_error_reg_i_3_n_0
    );
sig_calc_error_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(22),
      I1 => Q(23),
      I2 => Q(20),
      I3 => Q(21),
      I4 => Q(25),
      I5 => Q(24),
      O => sig_calc_error_reg_i_4_n_0
    );
sig_calc_error_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(16),
      I1 => Q(17),
      I2 => Q(14),
      I3 => Q(15),
      I4 => Q(19),
      I5 => Q(18),
      O => sig_calc_error_reg_i_5_n_0
    );
sig_calc_error_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      I2 => Q(8),
      I3 => Q(9),
      I4 => Q(13),
      I5 => Q(12),
      O => sig_calc_error_reg_i_6_n_0
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_calc_error_reg_i_1__0_n_0\,
      Q => \^sig_calc_error_reg_reg_0\,
      R => SR(0)
    );
\sig_cmd2addr_valid_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54045454"
    )
        port map (
      I0 => SR(0),
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => \^sig_mstr2addr_cmd_valid\,
      I3 => sig_cmd2addr_valid_reg_0,
      I4 => sig_inhibit_rdy_n,
      O => \sig_cmd2addr_valid_i_1__0_n_0\
    );
sig_cmd2addr_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_cmd2addr_valid_i_1__0_n_0\,
      Q => \^sig_mstr2addr_cmd_valid\,
      R => '0'
    );
\sig_cmd2data_valid_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54045454"
    )
        port map (
      I0 => SR(0),
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => \^sig_mstr2data_cmd_valid\,
      I3 => sig_cmd2data_valid_reg_0,
      I4 => sig_inhibit_rdy_n_0,
      O => \sig_cmd2data_valid_i_1__0_n_0\
    );
sig_cmd2data_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_cmd2data_valid_i_1__0_n_0\,
      Q => \^sig_mstr2data_cmd_valid\,
      R => '0'
    );
\sig_cmd2dre_valid_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => SR(0),
      I1 => sig_cmd2dre_valid_reg_n_0,
      I2 => sig_sm_ld_xfer_reg_ns,
      I3 => sig_first_xfer_im0,
      O => \sig_cmd2dre_valid_i_1__0_n_0\
    );
sig_cmd2dre_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_cmd2dre_valid_i_1__0_n_0\,
      Q => sig_cmd2dre_valid_reg_n_0,
      R => '0'
    );
\sig_finish_addr_offset_ireg2[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56669AAA"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(0),
      I4 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O => sig_finish_addr_offset_im1(0)
    );
\sig_finish_addr_offset_ireg2[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I1 => \sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0\,
      O => sig_finish_addr_offset_im1(1)
    );
\sig_finish_addr_offset_ireg2[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996966696669666"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I2 => \sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I5 => \sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0\,
      O => sig_finish_addr_offset_im1(2)
    );
\sig_finish_addr_offset_ireg2[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA559595"
    )
        port map (
      I0 => \sig_finish_addr_offset_ireg2[3]_i_2__0_n_0\,
      I1 => sig_bytes_to_mbaa_ireg1(3),
      I2 => sig_first_xfer_im0,
      I3 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I4 => sig_btt_lt_b2mbaa_ireg1,
      O => sig_finish_addr_offset_im1(3)
    );
\sig_finish_addr_offset_ireg2[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE8E8E8811717177"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I2 => \sig_finish_addr_offset_ireg2[3]_i_3__0_n_0\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I4 => \sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      O => \sig_finish_addr_offset_ireg2[3]_i_2__0_n_0\
    );
\sig_finish_addr_offset_ireg2[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15BFFFFF"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(0),
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      O => \sig_finish_addr_offset_ireg2[3]_i_3__0_n_0\
    );
\sig_finish_addr_offset_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(0),
      Q => sig_finish_addr_offset_ireg2(0),
      R => SR(0)
    );
\sig_finish_addr_offset_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(1),
      Q => sig_finish_addr_offset_ireg2(1),
      R => SR(0)
    );
\sig_finish_addr_offset_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(2),
      Q => sig_finish_addr_offset_ireg2(2),
      R => SR(0)
    );
\sig_finish_addr_offset_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(3),
      Q => sig_finish_addr_offset_ireg2(3),
      R => SR(0)
    );
\sig_first_xfer_im0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => SR(0),
      I1 => sig_push_input_reg11_out,
      I2 => sig_first_xfer_im0,
      I3 => sig_pop_xfer_reg0_out,
      O => \sig_first_xfer_im0_i_1__0_n_0\
    );
sig_first_xfer_im0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_first_xfer_im0_i_1__0_n_0\,
      Q => sig_first_xfer_im0,
      R => '0'
    );
sig_input_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(26),
      Q => \^sig_mstr2addr_burst\(0),
      R => sig_input_cache_type_reg0
    );
sig_input_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(27),
      Q => sig_input_eof_reg_reg_n_0,
      R => sig_input_cache_type_reg0
    );
sig_input_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => '0',
      Q => sig_input_reg_empty,
      S => sig_input_cache_type_reg0
    );
\sig_input_tag_reg[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sig_sm_pop_input_reg,
      I1 => sig_calc_error_pushed,
      I2 => SR(0),
      O => sig_input_cache_type_reg0
    );
\sig_input_tag_reg[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => sig_sm_halt_reg,
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => sig_input_reg_empty,
      I3 => \^sig_calc_error_reg_reg_0\,
      O => sig_push_input_reg11_out
    );
\sig_input_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(60),
      Q => \in\(0),
      R => sig_input_cache_type_reg0
    );
\sig_input_tag_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(61),
      Q => \in\(1),
      R => sig_input_cache_type_reg0
    );
\sig_input_tag_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(62),
      Q => \in\(2),
      R => sig_input_cache_type_reg0
    );
\sig_input_tag_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(63),
      Q => \in\(3),
      R => sig_input_cache_type_reg0
    );
sig_last_addr_offset_im2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      O => sel0(3)
    );
\sig_ld_xfer_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0544"
    )
        port map (
      I0 => SR(0),
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => sig_xfer_reg_empty,
      I3 => sig_ld_xfer_reg,
      O => \sig_ld_xfer_reg_i_1__0_n_0\
    );
sig_ld_xfer_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_ld_xfer_reg_i_1__0_n_0\,
      Q => sig_ld_xfer_reg,
      R => '0'
    );
\sig_ld_xfer_reg_tmp_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => SR(0),
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => sig_ld_xfer_reg_tmp,
      I3 => sig_pop_xfer_reg0_out,
      O => \sig_ld_xfer_reg_tmp_i_1__0_n_0\
    );
sig_ld_xfer_reg_tmp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_ld_xfer_reg_tmp_i_1__0_n_0\,
      Q => sig_ld_xfer_reg_tmp,
      R => '0'
    );
\sig_no_btt_residue_ireg1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_no_btt_residue_ireg1_i_2__0_n_0\,
      I1 => \sig_no_btt_residue_ireg1_i_3__0_n_0\,
      O => sig_no_btt_residue_im0
    );
\sig_no_btt_residue_ireg1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      O => \sig_no_btt_residue_ireg1_i_2__0_n_0\
    );
\sig_no_btt_residue_ireg1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => \sig_no_btt_residue_ireg1_i_3__0_n_0\
    );
sig_no_btt_residue_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_no_btt_residue_im0,
      Q => sig_no_btt_residue_ireg1,
      R => SR(0)
    );
\sig_parent_done_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => SR(0),
      I1 => sig_last_xfer_valid_im1,
      I2 => sig_ld_xfer_reg_tmp,
      I3 => sig_parent_done,
      I4 => sig_push_input_reg11_out,
      O => \sig_parent_done_i_1__0_n_0\
    );
sig_parent_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_parent_done_i_1__0_n_0\,
      Q => sig_parent_done,
      R => '0'
    );
\sig_predict_addr_lsh_ireg3[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[12]\,
      O => \sig_predict_addr_lsh_ireg3[15]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[11]\,
      O => \sig_predict_addr_lsh_ireg3[15]_i_3_n_0\
    );
\sig_predict_addr_lsh_ireg3[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[10]\,
      O => \sig_predict_addr_lsh_ireg3[15]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[9]\,
      O => \sig_predict_addr_lsh_ireg3[15]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[8]\,
      O => \sig_predict_addr_lsh_ireg3[15]_i_6_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[7]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_6_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_7_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_8_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_9_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(0),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\,
      R => SR(0)
    );
\sig_predict_addr_lsh_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(10),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\,
      R => SR(0)
    );
\sig_predict_addr_lsh_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(11),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\,
      R => SR(0)
    );
\sig_predict_addr_lsh_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(12),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\,
      R => SR(0)
    );
\sig_predict_addr_lsh_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(13),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\,
      R => SR(0)
    );
\sig_predict_addr_lsh_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(14),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\,
      R => SR(0)
    );
\sig_predict_addr_lsh_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(15),
      Q => sig_predict_addr_lsh_ireg3(15),
      R => SR(0)
    );
\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_CO_UNCONNECTED\(7),
      CO(6) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_1\,
      CO(5) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_2\,
      CO(4) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_3\,
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_4\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_5\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_6\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_7\,
      DI(7) => '0',
      DI(6) => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      DI(5) => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      DI(4) => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      DI(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      O(7 downto 0) => sig_predict_addr_lsh_im2(15 downto 8),
      S(7) => p_1_in_0,
      S(6) => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      S(5) => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      S(4) => \sig_predict_addr_lsh_ireg3[15]_i_2_n_0\,
      S(3) => \sig_predict_addr_lsh_ireg3[15]_i_3_n_0\,
      S(2) => \sig_predict_addr_lsh_ireg3[15]_i_4_n_0\,
      S(1) => \sig_predict_addr_lsh_ireg3[15]_i_5_n_0\,
      S(0) => \sig_predict_addr_lsh_ireg3[15]_i_6_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(1),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\,
      R => SR(0)
    );
\sig_predict_addr_lsh_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(2),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\,
      R => SR(0)
    );
\sig_predict_addr_lsh_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(3),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\,
      R => SR(0)
    );
\sig_predict_addr_lsh_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(4),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\,
      R => SR(0)
    );
\sig_predict_addr_lsh_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(5),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\,
      R => SR(0)
    );
\sig_predict_addr_lsh_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(6),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\,
      R => SR(0)
    );
\sig_predict_addr_lsh_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(7),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\,
      R => SR(0)
    );
\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_0\,
      CO(6) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_1\,
      CO(5) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_2\,
      CO(4) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_3\,
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_4\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_5\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_6\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_7\,
      DI(7) => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      DI(6) => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      DI(5) => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      DI(4) => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      DI(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      O(7 downto 0) => sig_predict_addr_lsh_im2(7 downto 0),
      S(7) => \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\,
      S(6) => \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\,
      S(5) => \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\,
      S(4) => \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\,
      S(3) => \sig_predict_addr_lsh_ireg3[7]_i_6_n_0\,
      S(2) => \sig_predict_addr_lsh_ireg3[7]_i_7_n_0\,
      S(1) => \sig_predict_addr_lsh_ireg3[7]_i_8_n_0\,
      S(0) => \sig_predict_addr_lsh_ireg3[7]_i_9_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(8),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\,
      R => SR(0)
    );
\sig_predict_addr_lsh_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(9),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\,
      R => SR(0)
    );
sig_sm_halt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I2 => sig_calc_error_pushed,
      I3 => \^fsm_onehot_sig_pcc_sm_state_reg[0]_0\,
      O => sig_sm_halt_ns
    );
sig_sm_halt_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_halt_ns,
      Q => sig_sm_halt_reg,
      S => SR(0)
    );
sig_sm_ld_calc1_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF020202"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I1 => sig_parent_done,
      I2 => sig_calc_error_pushed,
      I3 => sig_push_input_reg11_out,
      I4 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      O => sig_sm_ld_calc1_reg_ns
    );
sig_sm_ld_calc1_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_ld_calc1_reg_ns,
      Q => sig_sm_ld_calc1_reg,
      R => SR(0)
    );
sig_sm_ld_calc2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_ld_calc1_reg,
      Q => sig_sm_ld_calc2_reg,
      R => SR(0)
    );
\sig_sm_pop_input_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sig_calc_error_pushed,
      I1 => sig_parent_done,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      O => sig_sm_pop_input_reg_ns
    );
sig_sm_pop_input_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_pop_input_reg_ns,
      Q => sig_sm_pop_input_reg,
      R => SR(0)
    );
\sig_strbgen_addr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      Q => sig_strbgen_addr_ireg2(0),
      R => SR(0)
    );
\sig_strbgen_addr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      Q => sig_strbgen_addr_ireg2(1),
      R => SR(0)
    );
\sig_strbgen_addr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      Q => sig_strbgen_addr_ireg2(2),
      R => SR(0)
    );
\sig_strbgen_addr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      Q => sig_strbgen_addr_ireg2(3),
      R => SR(0)
    );
\sig_strbgen_bytes_ireg2[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => sig_addr_incr_ge_bpdb_im1,
      I1 => sig_sm_ld_calc2_reg,
      I2 => SR(0),
      O => \sig_strbgen_bytes_ireg2[3]_i_1__0_n_0\
    );
\sig_strbgen_bytes_ireg2[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0F0E"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(11),
      I1 => sig_bytes_to_mbaa_ireg1(4),
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_bytes_to_mbaa_ireg1(7),
      I4 => \sig_strbgen_bytes_ireg2[3]_i_3__0_n_0\,
      I5 => \sig_strbgen_bytes_ireg2[3]_i_4__0_n_0\,
      O => sig_addr_incr_ge_bpdb_im1
    );
\sig_strbgen_bytes_ireg2[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0000FFEF"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(5),
      I1 => sig_bytes_to_mbaa_ireg1(6),
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(12),
      I4 => sig_btt_lt_b2mbaa_ireg1,
      I5 => sig_bytes_to_mbaa_ireg1(10),
      O => \sig_strbgen_bytes_ireg2[3]_i_3__0_n_0\
    );
\sig_strbgen_bytes_ireg2[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFAAAEEEEFAAA"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2[9]_i_1__0_n_0\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I2 => sig_bytes_to_mbaa_ireg1(8),
      I3 => sig_first_xfer_im0,
      I4 => sig_btt_lt_b2mbaa_ireg1,
      I5 => \sig_no_btt_residue_ireg1_i_3__0_n_0\,
      O => \sig_strbgen_bytes_ireg2[3]_i_4__0_n_0\
    );
\sig_strbgen_bytes_ireg2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBC8"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0\,
      I1 => sig_sm_ld_calc2_reg,
      I2 => sig_addr_incr_ge_bpdb_im1,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      O => \sig_strbgen_bytes_ireg2[4]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      R => \sig_strbgen_bytes_ireg2[3]_i_1__0_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      R => \sig_strbgen_bytes_ireg2[3]_i_1__0_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      R => \sig_strbgen_bytes_ireg2[3]_i_1__0_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      R => \sig_strbgen_bytes_ireg2[3]_i_1__0_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_strbgen_bytes_ireg2[4]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA81"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      O => \sig_xfer_end_strb_ireg3[10]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA01"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      O => \sig_xfer_end_strb_ireg3[11]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8881"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      O => \sig_xfer_end_strb_ireg3[12]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8801"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      O => \sig_xfer_end_strb_ireg3[13]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      O => \sig_xfer_end_strb_ireg3[14]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      O => \sig_xfer_end_strb_ireg3[15]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      O => \sig_xfer_end_strb_ireg3[1]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      O => \sig_xfer_end_strb_ireg3[2]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      O => \sig_xfer_end_strb_ireg3[3]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      O => \sig_xfer_end_strb_ireg3[4]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      O => \sig_xfer_end_strb_ireg3[5]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      O => \sig_xfer_end_strb_ireg3[6]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      O => \sig_xfer_end_strb_ireg3[7]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA89"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      O => \sig_xfer_end_strb_ireg3[9]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => '1',
      Q => sig_xfer_end_strb_ireg3(0),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[10]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(10),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[11]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(11),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[12]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(12),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[13]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(13),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[14]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(14),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[15]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(15),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[1]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(1),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[2]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(2),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[3]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(3),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[4]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(4),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[5]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(5),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[6]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(6),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[7]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(7),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sel0(3),
      Q => sig_xfer_end_strb_ireg3(8),
      R => SR(0)
    );
\sig_xfer_end_strb_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[9]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(9),
      R => SR(0)
    );
\sig_xfer_len_eq_0_ireg3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1400"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      I1 => \sig_xfer_len_eq_0_ireg3_i_2__0_n_0\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      I3 => \sig_xfer_len_eq_0_ireg3_i_3__0_n_0\,
      O => sig_xfer_len_eq_0_im2
    );
\sig_xfer_len_eq_0_ireg3_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      O => \sig_xfer_len_eq_0_ireg3_i_2__0_n_0\
    );
\sig_xfer_len_eq_0_ireg3_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[9]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[11]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[10]\,
      O => \sig_xfer_len_eq_0_ireg3_i_3__0_n_0\
    );
sig_xfer_len_eq_0_ireg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_len_eq_0_im2,
      Q => sig_xfer_len_eq_0_ireg3,
      R => SR(0)
    );
\sig_xfer_reg_empty_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFEE"
    )
        port map (
      I0 => SR(0),
      I1 => sig_pop_xfer_reg0_out,
      I2 => sig_ld_xfer_reg,
      I3 => sig_xfer_reg_empty,
      O => \sig_xfer_reg_empty_i_1__0_n_0\
    );
sig_xfer_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_xfer_reg_empty_i_1__0_n_0\,
      Q => sig_xfer_reg_empty,
      R => '0'
    );
\sig_xfer_strt_strb_ireg3[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => sig_strbgen_addr_ireg2(1),
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(3),
      O => \sig_xfer_strt_strb_ireg3[0]_i_1__0_n_0\
    );
\sig_xfer_strt_strb_ireg3[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD00000"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(3),
      I1 => \sig_xfer_strt_strb_ireg3[10]_i_2__0_n_0\,
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I4 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      O => sig_xfer_strt_strb_im2(10)
    );
\sig_xfer_strt_strb_ireg3[10]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(0),
      I1 => sig_strbgen_addr_ireg2(1),
      I2 => sig_strbgen_addr_ireg2(2),
      O => \sig_xfer_strt_strb_ireg3[10]_i_2__0_n_0\
    );
\sig_xfer_strt_strb_ireg3[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7770707000000000"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => sig_strbgen_addr_ireg2(3),
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I4 => \I_STRT_STRB_GEN/sig_end_offset_un\(0),
      I5 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      O => sig_xfer_strt_strb_im2(11)
    );
\sig_xfer_strt_strb_ireg3[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57FF000000000000"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(3),
      I1 => sig_strbgen_addr_ireg2(0),
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => sig_strbgen_addr_ireg2(2),
      I4 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      I5 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      O => \sig_xfer_strt_strb_ireg3[12]_i_1__0_n_0\
    );
\sig_xfer_strt_strb_ireg3[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D000D0000000"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(3),
      I1 => \sig_xfer_strt_strb_ireg3[13]_i_2__0_n_0\,
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      I4 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I5 => \I_STRT_STRB_GEN/sig_end_offset_un\(0),
      O => sig_xfer_strt_strb_im2(13)
    );
\sig_xfer_strt_strb_ireg3[13]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => sig_strbgen_addr_ireg2(1),
      O => \sig_xfer_strt_strb_ireg3[13]_i_2__0_n_0\
    );
\sig_xfer_strt_strb_ireg3[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0000000"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(3),
      I1 => \sig_xfer_strt_strb_ireg3[14]_i_2__0_n_0\,
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I4 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      O => sig_xfer_strt_strb_im2(14)
    );
\sig_xfer_strt_strb_ireg3[14]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(0),
      I1 => sig_strbgen_addr_ireg2(1),
      I2 => sig_strbgen_addr_ireg2(2),
      O => \sig_xfer_strt_strb_ireg3[14]_i_2__0_n_0\
    );
\sig_xfer_strt_strb_ireg3[15]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      O => \sig_xfer_strt_strb_ireg3[15]_i_10__0_n_0\
    );
\sig_xfer_strt_strb_ireg3[15]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0011FFEF"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      O => \sig_xfer_strt_strb_ireg3[15]_i_11__0_n_0\
    );
\sig_xfer_strt_strb_ireg3[15]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0505FAFB"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      O => \sig_xfer_strt_strb_ireg3[15]_i_12__0_n_0\
    );
\sig_xfer_strt_strb_ireg3[15]_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE189A00"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I2 => \I_STRT_STRB_GEN/GEN_OFF_LEN_CASE.lsig_length_adjust_us__3\,
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(0),
      O => \sig_xfer_strt_strb_ireg3[15]_i_13__0_n_0\
    );
\sig_xfer_strt_strb_ireg3[15]_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0F1"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      O => \sig_xfer_strt_strb_ireg3[15]_i_14__0_n_0\
    );
\sig_xfer_strt_strb_ireg3[15]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AA00AA00A8"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(0),
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      O => \sig_xfer_strt_strb_ireg3[15]_i_15__0_n_0\
    );
\sig_xfer_strt_strb_ireg3[15]_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      O => \I_STRT_STRB_GEN/GEN_OFF_LEN_CASE.lsig_length_adjust_us__3\
    );
\sig_xfer_strt_strb_ireg3[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I1 => \I_STRT_STRB_GEN/sig_end_offset_un\(0),
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      O => \sig_xfer_strt_strb_ireg3[15]_i_1__0_n_0\
    );
\sig_xfer_strt_strb_ireg3[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1E7878E1"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I1 => \sig_xfer_strt_strb_ireg3[15]_i_6__0_n_0\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I3 => sig_strbgen_addr_ireg2(3),
      I4 => \sig_xfer_strt_strb_ireg3[15]_i_7__0_n_0\,
      I5 => \I_STRT_STRB_GEN/GEN_OFF_LEN_CASE.lsig_end_addr_us__37\(1),
      O => \I_STRT_STRB_GEN/sig_end_offset_un\(1)
    );
\sig_xfer_strt_strb_ireg3[15]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1E7878E1"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I1 => \sig_xfer_strt_strb_ireg3[15]_i_6__0_n_0\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I3 => sig_strbgen_addr_ireg2(3),
      I4 => \sig_xfer_strt_strb_ireg3[15]_i_7__0_n_0\,
      I5 => \sig_xfer_strt_strb_ireg3[15]_i_9__0_n_0\,
      O => \I_STRT_STRB_GEN/sig_end_offset_un\(0)
    );
\sig_xfer_strt_strb_ireg3[15]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D77E7EEB"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I1 => sig_strbgen_addr_ireg2(3),
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I3 => \sig_xfer_strt_strb_ireg3[15]_i_6__0_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3[15]_i_7__0_n_0\,
      O => \I_STRT_STRB_GEN/sig_end_offset_un\(3)
    );
\sig_xfer_strt_strb_ireg3[15]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6FFFFA6FF65A6FF"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3[15]_i_10__0_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[15]_i_11__0_n_0\,
      I2 => sig_strbgen_addr_ireg2(3),
      I3 => sig_strbgen_addr_ireg2(2),
      I4 => \sig_xfer_strt_strb_ireg3[15]_i_12__0_n_0\,
      I5 => \sig_xfer_strt_strb_ireg3[15]_i_13__0_n_0\,
      O => \I_STRT_STRB_GEN/sig_end_offset_un\(2)
    );
\sig_xfer_strt_strb_ireg3[15]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFAFB"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      O => \sig_xfer_strt_strb_ireg3[15]_i_6__0_n_0\
    );
\sig_xfer_strt_strb_ireg3[15]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA9EB81EB81A900"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I1 => \sig_xfer_strt_strb_ireg3[15]_i_14__0_n_0\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I3 => sig_strbgen_addr_ireg2(2),
      I4 => \sig_xfer_strt_strb_ireg3[15]_i_15__0_n_0\,
      I5 => sig_strbgen_addr_ireg2(1),
      O => \sig_xfer_strt_strb_ireg3[15]_i_7__0_n_0\
    );
\sig_xfer_strt_strb_ireg3[15]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24DBDB24"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(0),
      I1 => \I_STRT_STRB_GEN/GEN_OFF_LEN_CASE.lsig_length_adjust_us__3\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I4 => sig_strbgen_addr_ireg2(1),
      O => \I_STRT_STRB_GEN/GEN_OFF_LEN_CASE.lsig_end_addr_us__37\(1)
    );
\sig_xfer_strt_strb_ireg3[15]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA55AA55AA55AA56"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(0),
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      O => \sig_xfer_strt_strb_ireg3[15]_i_9__0_n_0\
    );
\sig_xfer_strt_strb_ireg3[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(3),
      I1 => \sig_xfer_strt_strb_ireg3[9]_i_2__0_n_0\,
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(0),
      I4 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I5 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      O => sig_xfer_strt_strb_im2(1)
    );
\sig_xfer_strt_strb_ireg3[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444440"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(3),
      I1 => \sig_xfer_strt_strb_ireg3[10]_i_2__0_n_0\,
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I4 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      O => sig_xfer_strt_strb_im2(2)
    );
\sig_xfer_strt_strb_ireg3[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111101010"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => sig_strbgen_addr_ireg2(3),
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I4 => \I_STRT_STRB_GEN/sig_end_offset_un\(0),
      I5 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      O => sig_xfer_strt_strb_im2(3)
    );
\sig_xfer_strt_strb_ireg3[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0155015501550000"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(3),
      I1 => sig_strbgen_addr_ireg2(0),
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => sig_strbgen_addr_ireg2(2),
      I4 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I5 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      O => sig_xfer_strt_strb_im2(4)
    );
\sig_xfer_strt_strb_ireg3[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444044004400"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(3),
      I1 => \sig_xfer_strt_strb_ireg3[13]_i_2__0_n_0\,
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(0),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      I4 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I5 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      O => sig_xfer_strt_strb_im2(5)
    );
\sig_xfer_strt_strb_ireg3[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444000"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(3),
      I1 => \sig_xfer_strt_strb_ireg3[14]_i_2__0_n_0\,
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I4 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      O => sig_xfer_strt_strb_im2(6)
    );
\sig_xfer_strt_strb_ireg3[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I1 => \I_STRT_STRB_GEN/sig_end_offset_un\(0),
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      I4 => sig_strbgen_addr_ireg2(3),
      O => \sig_xfer_strt_strb_ireg3[7]_i_1__0_n_0\
    );
\sig_xfer_strt_strb_ireg3[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55570000"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(3),
      I1 => sig_strbgen_addr_ireg2(0),
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => sig_strbgen_addr_ireg2(2),
      I4 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      O => sig_xfer_strt_strb_im2(8)
    );
\sig_xfer_strt_strb_ireg3[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDD000000000"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(3),
      I1 => \sig_xfer_strt_strb_ireg3[9]_i_2__0_n_0\,
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(0),
      I4 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I5 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      O => sig_xfer_strt_strb_im2(9)
    );
\sig_xfer_strt_strb_ireg3[9]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => sig_strbgen_addr_ireg2(1),
      O => \sig_xfer_strt_strb_ireg3[9]_i_2__0_n_0\
    );
\sig_xfer_strt_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_strt_strb_ireg3[0]_i_1__0_n_0\,
      Q => sig_xfer_strt_strb_ireg3(0),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(10),
      Q => sig_xfer_strt_strb_ireg3(10),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(11),
      Q => sig_xfer_strt_strb_ireg3(11),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_strt_strb_ireg3[12]_i_1__0_n_0\,
      Q => sig_xfer_strt_strb_ireg3(12),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(13),
      Q => sig_xfer_strt_strb_ireg3(13),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(14),
      Q => sig_xfer_strt_strb_ireg3(14),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_strt_strb_ireg3[15]_i_1__0_n_0\,
      Q => sig_xfer_strt_strb_ireg3(15),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(1),
      Q => sig_xfer_strt_strb_ireg3(1),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(2),
      Q => sig_xfer_strt_strb_ireg3(2),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(3),
      Q => sig_xfer_strt_strb_ireg3(3),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(4),
      Q => sig_xfer_strt_strb_ireg3(4),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(5),
      Q => sig_xfer_strt_strb_ireg3(5),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(6),
      Q => sig_xfer_strt_strb_ireg3(6),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_strt_strb_ireg3[7]_i_1__0_n_0\,
      Q => sig_xfer_strt_strb_ireg3(7),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(8),
      Q => sig_xfer_strt_strb_ireg3(8),
      R => SR(0)
    );
\sig_xfer_strt_strb_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(9),
      Q => sig_xfer_strt_strb_ireg3(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_status_cntl is
  port (
    sig_rd_sts_slverr_reg_reg_0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_rsc2stat_status_valid : out STD_LOGIC;
    sig_rsc2data_ready : out STD_LOGIC;
    sig_rd_sts_reg_full_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rd_sts_tag_reg0 : in STD_LOGIC;
    sig_push_rd_sts_reg : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_rd_sts_decerr_reg0 : in STD_LOGIC;
    sig_data2rsc_calc_err : in STD_LOGIC;
    sig_data2rsc_slverr : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_status_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_status_cntl is
  signal sig_rd_sts_interr_reg0 : STD_LOGIC;
  signal sig_rd_sts_slverr_reg0 : STD_LOGIC;
  signal \^sig_rd_sts_slverr_reg_reg_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^sig_rsc2stat_status_valid\ : STD_LOGIC;
begin
  sig_rd_sts_slverr_reg_reg_0(6 downto 0) <= \^sig_rd_sts_slverr_reg_reg_0\(6 downto 0);
  sig_rsc2stat_status_valid <= \^sig_rsc2stat_status_valid\;
\USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_rsc2stat_status_valid\,
      I1 => sig_stat2rsc_status_ready,
      O => sig_rd_sts_reg_full_reg_0(0)
    );
sig_rd_sts_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_decerr_reg0,
      Q => \^sig_rd_sts_slverr_reg_reg_0\(5),
      R => sig_rd_sts_tag_reg0
    );
sig_rd_sts_interr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_rd_sts_slverr_reg_reg_0\(4),
      I1 => sig_data2rsc_calc_err,
      O => sig_rd_sts_interr_reg0
    );
sig_rd_sts_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_interr_reg0,
      Q => \^sig_rd_sts_slverr_reg_reg_0\(4),
      R => sig_rd_sts_tag_reg0
    );
sig_rd_sts_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => '0',
      Q => sig_rsc2data_ready,
      S => sig_rd_sts_tag_reg0
    );
sig_rd_sts_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => '1',
      Q => \^sig_rsc2stat_status_valid\,
      R => sig_rd_sts_tag_reg0
    );
\sig_rd_sts_slverr_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_rd_sts_slverr_reg_reg_0\(6),
      I1 => sig_data2rsc_slverr,
      O => sig_rd_sts_slverr_reg0
    );
sig_rd_sts_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_slverr_reg0,
      Q => \^sig_rd_sts_slverr_reg_reg_0\(6),
      R => sig_rd_sts_tag_reg0
    );
\sig_rd_sts_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => D(0),
      Q => \^sig_rd_sts_slverr_reg_reg_0\(0),
      R => sig_rd_sts_tag_reg0
    );
\sig_rd_sts_tag_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => D(1),
      Q => \^sig_rd_sts_slverr_reg_reg_0\(1),
      R => sig_rd_sts_tag_reg0
    );
\sig_rd_sts_tag_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => D(2),
      Q => \^sig_rd_sts_slverr_reg_reg_0\(2),
      R => sig_rd_sts_tag_reg0
    );
\sig_rd_sts_tag_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => D(3),
      Q => \^sig_rd_sts_slverr_reg_reg_0\(3),
      R => sig_rd_sts_tag_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset is
  port (
    sig_s_h_halt_reg : out STD_LOGIC;
    sig_halt_cmplt_reg_0 : out STD_LOGIC;
    sig_halt_cmplt_reg_1 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_s_h_halt_reg_reg_0 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_dm_mm2s_halt_cmplt : in STD_LOGIC;
    sig_halt_status_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_halt_status : in STD_LOGIC;
    sig_halt_cmplt_reg_2 : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    sig_halt_cmplt_reg_3 : in STD_LOGIC;
    sig_halt_cmplt_reg_4 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset is
  signal \sig_halt_cmplt_i_1__0_n_0\ : STD_LOGIC;
  signal \^sig_halt_cmplt_reg_1\ : STD_LOGIC;
begin
  sig_halt_cmplt_reg_1 <= \^sig_halt_cmplt_reg_1\;
\sig_halt_cmplt_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => sig_halt_cmplt_reg_2,
      I1 => sig_halt_reg_dly3,
      I2 => sig_halt_cmplt_reg_3,
      I3 => sig_halt_cmplt_reg_4,
      I4 => \^sig_halt_cmplt_reg_1\,
      O => \sig_halt_cmplt_i_1__0_n_0\
    );
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_halt_cmplt_i_1__0_n_0\,
      Q => \^sig_halt_cmplt_reg_1\,
      R => SR(0)
    );
sig_halt_status_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^sig_halt_cmplt_reg_1\,
      I1 => sig_dm_mm2s_halt_cmplt,
      I2 => sig_halt_status_reg(0),
      I3 => sig_halt_status,
      O => sig_halt_cmplt_reg_0
    );
sig_s_h_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_s_h_halt_reg_reg_0,
      Q => sig_s_h_halt_reg,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset_11 is
  port (
    sig_rst2all_stop_request : out STD_LOGIC;
    sig_halt_cmplt_reg_0 : out STD_LOGIC;
    sig_halt_cmplt_reg_1 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_s_h_halt_reg_reg_0 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_sgcntl2rst_halt_cmplt : in STD_LOGIC;
    sig_cntlr2rst_halt_cmplt : in STD_LOGIC;
    sig_halt_cmplt_reg_2 : in STD_LOGIC;
    sig_rst2sgcntl_halt : in STD_LOGIC;
    sig_halt_request0 : in STD_LOGIC;
    sig_halt_cmplt_reg_3 : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_addr2rsc_calc_error : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset_11 : entity is "axi_datamover_reset";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset_11 is
  signal \sig_halt_cmplt_i_1__0_n_0\ : STD_LOGIC;
  signal \^sig_halt_cmplt_reg_1\ : STD_LOGIC;
begin
  sig_halt_cmplt_reg_1 <= \^sig_halt_cmplt_reg_1\;
sig_halt_cmplt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^sig_halt_cmplt_reg_1\,
      I1 => sig_sgcntl2rst_halt_cmplt,
      I2 => sig_cntlr2rst_halt_cmplt,
      I3 => sig_halt_cmplt_reg_2,
      I4 => sig_rst2sgcntl_halt,
      I5 => sig_halt_request0,
      O => sig_halt_cmplt_reg_0
    );
\sig_halt_cmplt_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80808000"
    )
        port map (
      I0 => sig_halt_cmplt_reg_3,
      I1 => sig_data2addr_stop_req,
      I2 => sig_halt_reg_dly3,
      I3 => sig_addr_reg_empty,
      I4 => sig_addr2rsc_calc_error,
      I5 => \^sig_halt_cmplt_reg_1\,
      O => \sig_halt_cmplt_i_1__0_n_0\
    );
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_halt_cmplt_i_1__0_n_0\,
      Q => \^sig_halt_cmplt_reg_1\,
      R => SR(0)
    );
sig_s_h_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_s_h_halt_reg_reg_0,
      Q => sig_rst2all_stop_request,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid2mm_buf is
  port (
    \out\ : out STD_LOGIC;
    sig_s_ready_out_reg_0 : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    sig_last_skid_reg : out STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    \sig_good_mmap_dbeat12_out__0\ : out STD_LOGIC;
    sig_s_ready_out_reg_1 : out STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_data2skid_wlast : in STD_LOGIC;
    sig_last_skid_mux_out : in STD_LOGIC;
    sig_s_ready_out_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_s_ready_out_reg_3 : in STD_LOGIC;
    sig_m_valid_out_reg_0 : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    \sig_next_tag_reg[3]_i_3\ : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \sig_strb_reg_out_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid2mm_buf;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid2mm_buf is
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal sig_m_valid_dup_i_1_n_0 : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal sig_s_ready_dup_i_1_n_0 : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  m_axi_wvalid <= sig_m_valid_out;
  \out\ <= sig_s_ready_dup;
  sig_s_ready_out_reg_0 <= sig_s_ready_out;
\sig_data_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(0),
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[100]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(100),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(100),
      O => sig_data_skid_mux_out(100)
    );
\sig_data_reg_out[101]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(101),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(101),
      O => sig_data_skid_mux_out(101)
    );
\sig_data_reg_out[102]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(102),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(102),
      O => sig_data_skid_mux_out(102)
    );
\sig_data_reg_out[103]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(103),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(103),
      O => sig_data_skid_mux_out(103)
    );
\sig_data_reg_out[104]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(104),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(104),
      O => sig_data_skid_mux_out(104)
    );
\sig_data_reg_out[105]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(105),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(105),
      O => sig_data_skid_mux_out(105)
    );
\sig_data_reg_out[106]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(106),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(106),
      O => sig_data_skid_mux_out(106)
    );
\sig_data_reg_out[107]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(107),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(107),
      O => sig_data_skid_mux_out(107)
    );
\sig_data_reg_out[108]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(108),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(108),
      O => sig_data_skid_mux_out(108)
    );
\sig_data_reg_out[109]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(109),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(109),
      O => sig_data_skid_mux_out(109)
    );
\sig_data_reg_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(10),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(10),
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[110]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(110),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(110),
      O => sig_data_skid_mux_out(110)
    );
\sig_data_reg_out[111]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(111),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(111),
      O => sig_data_skid_mux_out(111)
    );
\sig_data_reg_out[112]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(112),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(112),
      O => sig_data_skid_mux_out(112)
    );
\sig_data_reg_out[113]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(113),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(113),
      O => sig_data_skid_mux_out(113)
    );
\sig_data_reg_out[114]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(114),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(114),
      O => sig_data_skid_mux_out(114)
    );
\sig_data_reg_out[115]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(115),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(115),
      O => sig_data_skid_mux_out(115)
    );
\sig_data_reg_out[116]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(116),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(116),
      O => sig_data_skid_mux_out(116)
    );
\sig_data_reg_out[117]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(117),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(117),
      O => sig_data_skid_mux_out(117)
    );
\sig_data_reg_out[118]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(118),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(118),
      O => sig_data_skid_mux_out(118)
    );
\sig_data_reg_out[119]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(119),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(119),
      O => sig_data_skid_mux_out(119)
    );
\sig_data_reg_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(11),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(11),
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[120]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(120),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(120),
      O => sig_data_skid_mux_out(120)
    );
\sig_data_reg_out[121]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(121),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(121),
      O => sig_data_skid_mux_out(121)
    );
\sig_data_reg_out[122]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(122),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(122),
      O => sig_data_skid_mux_out(122)
    );
\sig_data_reg_out[123]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(123),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(123),
      O => sig_data_skid_mux_out(123)
    );
\sig_data_reg_out[124]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(124),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(124),
      O => sig_data_skid_mux_out(124)
    );
\sig_data_reg_out[125]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(125),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(125),
      O => sig_data_skid_mux_out(125)
    );
\sig_data_reg_out[126]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(126),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(126),
      O => sig_data_skid_mux_out(126)
    );
\sig_data_reg_out[127]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axi_wready,
      I1 => sig_m_valid_dup,
      O => sig_data_reg_out_en
    );
\sig_data_reg_out[127]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(127),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(127),
      O => sig_data_skid_mux_out(127)
    );
\sig_data_reg_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(12),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(12),
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(13),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(13),
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(14),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(14),
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(15),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(15),
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(16),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(16),
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(17),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(17),
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(18),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(18),
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(19),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(19),
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(1),
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(20),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(20),
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(21),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(21),
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(22),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(22),
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(23),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(23),
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(24),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(24),
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(25),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(25),
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(26),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(26),
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(27),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(27),
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(28),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(28),
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(29),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(29),
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(2),
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(30),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(30),
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(31),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(31),
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(32),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(32),
      O => sig_data_skid_mux_out(32)
    );
\sig_data_reg_out[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(33),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(33),
      O => sig_data_skid_mux_out(33)
    );
\sig_data_reg_out[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(34),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(34),
      O => sig_data_skid_mux_out(34)
    );
\sig_data_reg_out[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(35),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(35),
      O => sig_data_skid_mux_out(35)
    );
\sig_data_reg_out[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(36),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(36),
      O => sig_data_skid_mux_out(36)
    );
\sig_data_reg_out[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(37),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(37),
      O => sig_data_skid_mux_out(37)
    );
\sig_data_reg_out[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(38),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(38),
      O => sig_data_skid_mux_out(38)
    );
\sig_data_reg_out[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(39),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(39),
      O => sig_data_skid_mux_out(39)
    );
\sig_data_reg_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(3),
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(40),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(40),
      O => sig_data_skid_mux_out(40)
    );
\sig_data_reg_out[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(41),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(41),
      O => sig_data_skid_mux_out(41)
    );
\sig_data_reg_out[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(42),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(42),
      O => sig_data_skid_mux_out(42)
    );
\sig_data_reg_out[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(43),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(43),
      O => sig_data_skid_mux_out(43)
    );
\sig_data_reg_out[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(44),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(44),
      O => sig_data_skid_mux_out(44)
    );
\sig_data_reg_out[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(45),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(45),
      O => sig_data_skid_mux_out(45)
    );
\sig_data_reg_out[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(46),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(46),
      O => sig_data_skid_mux_out(46)
    );
\sig_data_reg_out[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(47),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(47),
      O => sig_data_skid_mux_out(47)
    );
\sig_data_reg_out[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(48),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(48),
      O => sig_data_skid_mux_out(48)
    );
\sig_data_reg_out[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(49),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(49),
      O => sig_data_skid_mux_out(49)
    );
\sig_data_reg_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(4),
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(50),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(50),
      O => sig_data_skid_mux_out(50)
    );
\sig_data_reg_out[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(51),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(51),
      O => sig_data_skid_mux_out(51)
    );
\sig_data_reg_out[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(52),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(52),
      O => sig_data_skid_mux_out(52)
    );
\sig_data_reg_out[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(53),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(53),
      O => sig_data_skid_mux_out(53)
    );
\sig_data_reg_out[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(54),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(54),
      O => sig_data_skid_mux_out(54)
    );
\sig_data_reg_out[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(55),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(55),
      O => sig_data_skid_mux_out(55)
    );
\sig_data_reg_out[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(56),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(56),
      O => sig_data_skid_mux_out(56)
    );
\sig_data_reg_out[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(57),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(57),
      O => sig_data_skid_mux_out(57)
    );
\sig_data_reg_out[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(58),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(58),
      O => sig_data_skid_mux_out(58)
    );
\sig_data_reg_out[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(59),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(59),
      O => sig_data_skid_mux_out(59)
    );
\sig_data_reg_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(5),
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(60),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(60),
      O => sig_data_skid_mux_out(60)
    );
\sig_data_reg_out[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(61),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(61),
      O => sig_data_skid_mux_out(61)
    );
\sig_data_reg_out[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(62),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(62),
      O => sig_data_skid_mux_out(62)
    );
\sig_data_reg_out[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(63),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(63),
      O => sig_data_skid_mux_out(63)
    );
\sig_data_reg_out[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(64),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(64),
      O => sig_data_skid_mux_out(64)
    );
\sig_data_reg_out[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(65),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(65),
      O => sig_data_skid_mux_out(65)
    );
\sig_data_reg_out[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(66),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(66),
      O => sig_data_skid_mux_out(66)
    );
\sig_data_reg_out[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(67),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(67),
      O => sig_data_skid_mux_out(67)
    );
\sig_data_reg_out[68]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(68),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(68),
      O => sig_data_skid_mux_out(68)
    );
\sig_data_reg_out[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(69),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(69),
      O => sig_data_skid_mux_out(69)
    );
\sig_data_reg_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(6),
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(70),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(70),
      O => sig_data_skid_mux_out(70)
    );
\sig_data_reg_out[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(71),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(71),
      O => sig_data_skid_mux_out(71)
    );
\sig_data_reg_out[72]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(72),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(72),
      O => sig_data_skid_mux_out(72)
    );
\sig_data_reg_out[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(73),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(73),
      O => sig_data_skid_mux_out(73)
    );
\sig_data_reg_out[74]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(74),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(74),
      O => sig_data_skid_mux_out(74)
    );
\sig_data_reg_out[75]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(75),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(75),
      O => sig_data_skid_mux_out(75)
    );
\sig_data_reg_out[76]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(76),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(76),
      O => sig_data_skid_mux_out(76)
    );
\sig_data_reg_out[77]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(77),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(77),
      O => sig_data_skid_mux_out(77)
    );
\sig_data_reg_out[78]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(78),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(78),
      O => sig_data_skid_mux_out(78)
    );
\sig_data_reg_out[79]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(79),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(79),
      O => sig_data_skid_mux_out(79)
    );
\sig_data_reg_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(7),
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[80]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(80),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(80),
      O => sig_data_skid_mux_out(80)
    );
\sig_data_reg_out[81]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(81),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(81),
      O => sig_data_skid_mux_out(81)
    );
\sig_data_reg_out[82]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(82),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(82),
      O => sig_data_skid_mux_out(82)
    );
\sig_data_reg_out[83]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(83),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(83),
      O => sig_data_skid_mux_out(83)
    );
\sig_data_reg_out[84]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(84),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(84),
      O => sig_data_skid_mux_out(84)
    );
\sig_data_reg_out[85]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(85),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(85),
      O => sig_data_skid_mux_out(85)
    );
\sig_data_reg_out[86]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(86),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(86),
      O => sig_data_skid_mux_out(86)
    );
\sig_data_reg_out[87]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(87),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(87),
      O => sig_data_skid_mux_out(87)
    );
\sig_data_reg_out[88]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(88),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(88),
      O => sig_data_skid_mux_out(88)
    );
\sig_data_reg_out[89]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(89),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(89),
      O => sig_data_skid_mux_out(89)
    );
\sig_data_reg_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(8),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(8),
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[90]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(90),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(90),
      O => sig_data_skid_mux_out(90)
    );
\sig_data_reg_out[91]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(91),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(91),
      O => sig_data_skid_mux_out(91)
    );
\sig_data_reg_out[92]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(92),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(92),
      O => sig_data_skid_mux_out(92)
    );
\sig_data_reg_out[93]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(93),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(93),
      O => sig_data_skid_mux_out(93)
    );
\sig_data_reg_out[94]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(94),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(94),
      O => sig_data_skid_mux_out(94)
    );
\sig_data_reg_out[95]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(95),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(95),
      O => sig_data_skid_mux_out(95)
    );
\sig_data_reg_out[96]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(96),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(96),
      O => sig_data_skid_mux_out(96)
    );
\sig_data_reg_out[97]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(97),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(97),
      O => sig_data_skid_mux_out(97)
    );
\sig_data_reg_out[98]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(98),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(98),
      O => sig_data_skid_mux_out(98)
    );
\sig_data_reg_out[99]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(99),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(99),
      O => sig_data_skid_mux_out(99)
    );
\sig_data_reg_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(9),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(9),
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(0),
      Q => m_axi_wdata(0),
      R => '0'
    );
\sig_data_reg_out_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(100),
      Q => m_axi_wdata(100),
      R => '0'
    );
\sig_data_reg_out_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(101),
      Q => m_axi_wdata(101),
      R => '0'
    );
\sig_data_reg_out_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(102),
      Q => m_axi_wdata(102),
      R => '0'
    );
\sig_data_reg_out_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(103),
      Q => m_axi_wdata(103),
      R => '0'
    );
\sig_data_reg_out_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(104),
      Q => m_axi_wdata(104),
      R => '0'
    );
\sig_data_reg_out_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(105),
      Q => m_axi_wdata(105),
      R => '0'
    );
\sig_data_reg_out_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(106),
      Q => m_axi_wdata(106),
      R => '0'
    );
\sig_data_reg_out_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(107),
      Q => m_axi_wdata(107),
      R => '0'
    );
\sig_data_reg_out_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(108),
      Q => m_axi_wdata(108),
      R => '0'
    );
\sig_data_reg_out_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(109),
      Q => m_axi_wdata(109),
      R => '0'
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(10),
      Q => m_axi_wdata(10),
      R => '0'
    );
\sig_data_reg_out_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(110),
      Q => m_axi_wdata(110),
      R => '0'
    );
\sig_data_reg_out_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(111),
      Q => m_axi_wdata(111),
      R => '0'
    );
\sig_data_reg_out_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(112),
      Q => m_axi_wdata(112),
      R => '0'
    );
\sig_data_reg_out_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(113),
      Q => m_axi_wdata(113),
      R => '0'
    );
\sig_data_reg_out_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(114),
      Q => m_axi_wdata(114),
      R => '0'
    );
\sig_data_reg_out_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(115),
      Q => m_axi_wdata(115),
      R => '0'
    );
\sig_data_reg_out_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(116),
      Q => m_axi_wdata(116),
      R => '0'
    );
\sig_data_reg_out_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(117),
      Q => m_axi_wdata(117),
      R => '0'
    );
\sig_data_reg_out_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(118),
      Q => m_axi_wdata(118),
      R => '0'
    );
\sig_data_reg_out_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(119),
      Q => m_axi_wdata(119),
      R => '0'
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(11),
      Q => m_axi_wdata(11),
      R => '0'
    );
\sig_data_reg_out_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(120),
      Q => m_axi_wdata(120),
      R => '0'
    );
\sig_data_reg_out_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(121),
      Q => m_axi_wdata(121),
      R => '0'
    );
\sig_data_reg_out_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(122),
      Q => m_axi_wdata(122),
      R => '0'
    );
\sig_data_reg_out_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(123),
      Q => m_axi_wdata(123),
      R => '0'
    );
\sig_data_reg_out_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(124),
      Q => m_axi_wdata(124),
      R => '0'
    );
\sig_data_reg_out_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(125),
      Q => m_axi_wdata(125),
      R => '0'
    );
\sig_data_reg_out_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(126),
      Q => m_axi_wdata(126),
      R => '0'
    );
\sig_data_reg_out_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(127),
      Q => m_axi_wdata(127),
      R => '0'
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(12),
      Q => m_axi_wdata(12),
      R => '0'
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(13),
      Q => m_axi_wdata(13),
      R => '0'
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(14),
      Q => m_axi_wdata(14),
      R => '0'
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(15),
      Q => m_axi_wdata(15),
      R => '0'
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(16),
      Q => m_axi_wdata(16),
      R => '0'
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(17),
      Q => m_axi_wdata(17),
      R => '0'
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(18),
      Q => m_axi_wdata(18),
      R => '0'
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(19),
      Q => m_axi_wdata(19),
      R => '0'
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(1),
      Q => m_axi_wdata(1),
      R => '0'
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(20),
      Q => m_axi_wdata(20),
      R => '0'
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(21),
      Q => m_axi_wdata(21),
      R => '0'
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(22),
      Q => m_axi_wdata(22),
      R => '0'
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(23),
      Q => m_axi_wdata(23),
      R => '0'
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(24),
      Q => m_axi_wdata(24),
      R => '0'
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(25),
      Q => m_axi_wdata(25),
      R => '0'
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(26),
      Q => m_axi_wdata(26),
      R => '0'
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(27),
      Q => m_axi_wdata(27),
      R => '0'
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(28),
      Q => m_axi_wdata(28),
      R => '0'
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(29),
      Q => m_axi_wdata(29),
      R => '0'
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(2),
      Q => m_axi_wdata(2),
      R => '0'
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(30),
      Q => m_axi_wdata(30),
      R => '0'
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(31),
      Q => m_axi_wdata(31),
      R => '0'
    );
\sig_data_reg_out_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(32),
      Q => m_axi_wdata(32),
      R => '0'
    );
\sig_data_reg_out_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(33),
      Q => m_axi_wdata(33),
      R => '0'
    );
\sig_data_reg_out_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(34),
      Q => m_axi_wdata(34),
      R => '0'
    );
\sig_data_reg_out_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(35),
      Q => m_axi_wdata(35),
      R => '0'
    );
\sig_data_reg_out_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(36),
      Q => m_axi_wdata(36),
      R => '0'
    );
\sig_data_reg_out_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(37),
      Q => m_axi_wdata(37),
      R => '0'
    );
\sig_data_reg_out_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(38),
      Q => m_axi_wdata(38),
      R => '0'
    );
\sig_data_reg_out_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(39),
      Q => m_axi_wdata(39),
      R => '0'
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(3),
      Q => m_axi_wdata(3),
      R => '0'
    );
\sig_data_reg_out_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(40),
      Q => m_axi_wdata(40),
      R => '0'
    );
\sig_data_reg_out_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(41),
      Q => m_axi_wdata(41),
      R => '0'
    );
\sig_data_reg_out_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(42),
      Q => m_axi_wdata(42),
      R => '0'
    );
\sig_data_reg_out_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(43),
      Q => m_axi_wdata(43),
      R => '0'
    );
\sig_data_reg_out_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(44),
      Q => m_axi_wdata(44),
      R => '0'
    );
\sig_data_reg_out_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(45),
      Q => m_axi_wdata(45),
      R => '0'
    );
\sig_data_reg_out_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(46),
      Q => m_axi_wdata(46),
      R => '0'
    );
\sig_data_reg_out_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(47),
      Q => m_axi_wdata(47),
      R => '0'
    );
\sig_data_reg_out_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(48),
      Q => m_axi_wdata(48),
      R => '0'
    );
\sig_data_reg_out_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(49),
      Q => m_axi_wdata(49),
      R => '0'
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(4),
      Q => m_axi_wdata(4),
      R => '0'
    );
\sig_data_reg_out_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(50),
      Q => m_axi_wdata(50),
      R => '0'
    );
\sig_data_reg_out_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(51),
      Q => m_axi_wdata(51),
      R => '0'
    );
\sig_data_reg_out_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(52),
      Q => m_axi_wdata(52),
      R => '0'
    );
\sig_data_reg_out_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(53),
      Q => m_axi_wdata(53),
      R => '0'
    );
\sig_data_reg_out_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(54),
      Q => m_axi_wdata(54),
      R => '0'
    );
\sig_data_reg_out_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(55),
      Q => m_axi_wdata(55),
      R => '0'
    );
\sig_data_reg_out_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(56),
      Q => m_axi_wdata(56),
      R => '0'
    );
\sig_data_reg_out_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(57),
      Q => m_axi_wdata(57),
      R => '0'
    );
\sig_data_reg_out_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(58),
      Q => m_axi_wdata(58),
      R => '0'
    );
\sig_data_reg_out_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(59),
      Q => m_axi_wdata(59),
      R => '0'
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(5),
      Q => m_axi_wdata(5),
      R => '0'
    );
\sig_data_reg_out_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(60),
      Q => m_axi_wdata(60),
      R => '0'
    );
\sig_data_reg_out_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(61),
      Q => m_axi_wdata(61),
      R => '0'
    );
\sig_data_reg_out_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(62),
      Q => m_axi_wdata(62),
      R => '0'
    );
\sig_data_reg_out_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(63),
      Q => m_axi_wdata(63),
      R => '0'
    );
\sig_data_reg_out_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(64),
      Q => m_axi_wdata(64),
      R => '0'
    );
\sig_data_reg_out_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(65),
      Q => m_axi_wdata(65),
      R => '0'
    );
\sig_data_reg_out_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(66),
      Q => m_axi_wdata(66),
      R => '0'
    );
\sig_data_reg_out_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(67),
      Q => m_axi_wdata(67),
      R => '0'
    );
\sig_data_reg_out_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(68),
      Q => m_axi_wdata(68),
      R => '0'
    );
\sig_data_reg_out_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(69),
      Q => m_axi_wdata(69),
      R => '0'
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(6),
      Q => m_axi_wdata(6),
      R => '0'
    );
\sig_data_reg_out_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(70),
      Q => m_axi_wdata(70),
      R => '0'
    );
\sig_data_reg_out_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(71),
      Q => m_axi_wdata(71),
      R => '0'
    );
\sig_data_reg_out_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(72),
      Q => m_axi_wdata(72),
      R => '0'
    );
\sig_data_reg_out_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(73),
      Q => m_axi_wdata(73),
      R => '0'
    );
\sig_data_reg_out_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(74),
      Q => m_axi_wdata(74),
      R => '0'
    );
\sig_data_reg_out_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(75),
      Q => m_axi_wdata(75),
      R => '0'
    );
\sig_data_reg_out_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(76),
      Q => m_axi_wdata(76),
      R => '0'
    );
\sig_data_reg_out_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(77),
      Q => m_axi_wdata(77),
      R => '0'
    );
\sig_data_reg_out_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(78),
      Q => m_axi_wdata(78),
      R => '0'
    );
\sig_data_reg_out_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(79),
      Q => m_axi_wdata(79),
      R => '0'
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(7),
      Q => m_axi_wdata(7),
      R => '0'
    );
\sig_data_reg_out_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(80),
      Q => m_axi_wdata(80),
      R => '0'
    );
\sig_data_reg_out_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(81),
      Q => m_axi_wdata(81),
      R => '0'
    );
\sig_data_reg_out_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(82),
      Q => m_axi_wdata(82),
      R => '0'
    );
\sig_data_reg_out_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(83),
      Q => m_axi_wdata(83),
      R => '0'
    );
\sig_data_reg_out_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(84),
      Q => m_axi_wdata(84),
      R => '0'
    );
\sig_data_reg_out_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(85),
      Q => m_axi_wdata(85),
      R => '0'
    );
\sig_data_reg_out_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(86),
      Q => m_axi_wdata(86),
      R => '0'
    );
\sig_data_reg_out_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(87),
      Q => m_axi_wdata(87),
      R => '0'
    );
\sig_data_reg_out_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(88),
      Q => m_axi_wdata(88),
      R => '0'
    );
\sig_data_reg_out_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(89),
      Q => m_axi_wdata(89),
      R => '0'
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(8),
      Q => m_axi_wdata(8),
      R => '0'
    );
\sig_data_reg_out_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(90),
      Q => m_axi_wdata(90),
      R => '0'
    );
\sig_data_reg_out_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(91),
      Q => m_axi_wdata(91),
      R => '0'
    );
\sig_data_reg_out_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(92),
      Q => m_axi_wdata(92),
      R => '0'
    );
\sig_data_reg_out_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(93),
      Q => m_axi_wdata(93),
      R => '0'
    );
\sig_data_reg_out_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(94),
      Q => m_axi_wdata(94),
      R => '0'
    );
\sig_data_reg_out_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(95),
      Q => m_axi_wdata(95),
      R => '0'
    );
\sig_data_reg_out_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(96),
      Q => m_axi_wdata(96),
      R => '0'
    );
\sig_data_reg_out_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(97),
      Q => m_axi_wdata(97),
      R => '0'
    );
\sig_data_reg_out_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(98),
      Q => m_axi_wdata(98),
      R => '0'
    );
\sig_data_reg_out_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(99),
      Q => m_axi_wdata(99),
      R => '0'
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(9),
      Q => m_axi_wdata(9),
      R => '0'
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(0),
      Q => sig_data_skid_reg(0),
      R => '0'
    );
\sig_data_skid_reg_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(100),
      Q => sig_data_skid_reg(100),
      R => '0'
    );
\sig_data_skid_reg_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(101),
      Q => sig_data_skid_reg(101),
      R => '0'
    );
\sig_data_skid_reg_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(102),
      Q => sig_data_skid_reg(102),
      R => '0'
    );
\sig_data_skid_reg_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(103),
      Q => sig_data_skid_reg(103),
      R => '0'
    );
\sig_data_skid_reg_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(104),
      Q => sig_data_skid_reg(104),
      R => '0'
    );
\sig_data_skid_reg_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(105),
      Q => sig_data_skid_reg(105),
      R => '0'
    );
\sig_data_skid_reg_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(106),
      Q => sig_data_skid_reg(106),
      R => '0'
    );
\sig_data_skid_reg_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(107),
      Q => sig_data_skid_reg(107),
      R => '0'
    );
\sig_data_skid_reg_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(108),
      Q => sig_data_skid_reg(108),
      R => '0'
    );
\sig_data_skid_reg_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(109),
      Q => sig_data_skid_reg(109),
      R => '0'
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(10),
      Q => sig_data_skid_reg(10),
      R => '0'
    );
\sig_data_skid_reg_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(110),
      Q => sig_data_skid_reg(110),
      R => '0'
    );
\sig_data_skid_reg_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(111),
      Q => sig_data_skid_reg(111),
      R => '0'
    );
\sig_data_skid_reg_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(112),
      Q => sig_data_skid_reg(112),
      R => '0'
    );
\sig_data_skid_reg_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(113),
      Q => sig_data_skid_reg(113),
      R => '0'
    );
\sig_data_skid_reg_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(114),
      Q => sig_data_skid_reg(114),
      R => '0'
    );
\sig_data_skid_reg_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(115),
      Q => sig_data_skid_reg(115),
      R => '0'
    );
\sig_data_skid_reg_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(116),
      Q => sig_data_skid_reg(116),
      R => '0'
    );
\sig_data_skid_reg_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(117),
      Q => sig_data_skid_reg(117),
      R => '0'
    );
\sig_data_skid_reg_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(118),
      Q => sig_data_skid_reg(118),
      R => '0'
    );
\sig_data_skid_reg_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(119),
      Q => sig_data_skid_reg(119),
      R => '0'
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(11),
      Q => sig_data_skid_reg(11),
      R => '0'
    );
\sig_data_skid_reg_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(120),
      Q => sig_data_skid_reg(120),
      R => '0'
    );
\sig_data_skid_reg_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(121),
      Q => sig_data_skid_reg(121),
      R => '0'
    );
\sig_data_skid_reg_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(122),
      Q => sig_data_skid_reg(122),
      R => '0'
    );
\sig_data_skid_reg_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(123),
      Q => sig_data_skid_reg(123),
      R => '0'
    );
\sig_data_skid_reg_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(124),
      Q => sig_data_skid_reg(124),
      R => '0'
    );
\sig_data_skid_reg_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(125),
      Q => sig_data_skid_reg(125),
      R => '0'
    );
\sig_data_skid_reg_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(126),
      Q => sig_data_skid_reg(126),
      R => '0'
    );
\sig_data_skid_reg_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(127),
      Q => sig_data_skid_reg(127),
      R => '0'
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(12),
      Q => sig_data_skid_reg(12),
      R => '0'
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(13),
      Q => sig_data_skid_reg(13),
      R => '0'
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(14),
      Q => sig_data_skid_reg(14),
      R => '0'
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(15),
      Q => sig_data_skid_reg(15),
      R => '0'
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(16),
      Q => sig_data_skid_reg(16),
      R => '0'
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(17),
      Q => sig_data_skid_reg(17),
      R => '0'
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(18),
      Q => sig_data_skid_reg(18),
      R => '0'
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(19),
      Q => sig_data_skid_reg(19),
      R => '0'
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(1),
      Q => sig_data_skid_reg(1),
      R => '0'
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(20),
      Q => sig_data_skid_reg(20),
      R => '0'
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(21),
      Q => sig_data_skid_reg(21),
      R => '0'
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(22),
      Q => sig_data_skid_reg(22),
      R => '0'
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(23),
      Q => sig_data_skid_reg(23),
      R => '0'
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(24),
      Q => sig_data_skid_reg(24),
      R => '0'
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(25),
      Q => sig_data_skid_reg(25),
      R => '0'
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(26),
      Q => sig_data_skid_reg(26),
      R => '0'
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(27),
      Q => sig_data_skid_reg(27),
      R => '0'
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(28),
      Q => sig_data_skid_reg(28),
      R => '0'
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(29),
      Q => sig_data_skid_reg(29),
      R => '0'
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(2),
      Q => sig_data_skid_reg(2),
      R => '0'
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(30),
      Q => sig_data_skid_reg(30),
      R => '0'
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(31),
      Q => sig_data_skid_reg(31),
      R => '0'
    );
\sig_data_skid_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(32),
      Q => sig_data_skid_reg(32),
      R => '0'
    );
\sig_data_skid_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(33),
      Q => sig_data_skid_reg(33),
      R => '0'
    );
\sig_data_skid_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(34),
      Q => sig_data_skid_reg(34),
      R => '0'
    );
\sig_data_skid_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(35),
      Q => sig_data_skid_reg(35),
      R => '0'
    );
\sig_data_skid_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(36),
      Q => sig_data_skid_reg(36),
      R => '0'
    );
\sig_data_skid_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(37),
      Q => sig_data_skid_reg(37),
      R => '0'
    );
\sig_data_skid_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(38),
      Q => sig_data_skid_reg(38),
      R => '0'
    );
\sig_data_skid_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(39),
      Q => sig_data_skid_reg(39),
      R => '0'
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(3),
      Q => sig_data_skid_reg(3),
      R => '0'
    );
\sig_data_skid_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(40),
      Q => sig_data_skid_reg(40),
      R => '0'
    );
\sig_data_skid_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(41),
      Q => sig_data_skid_reg(41),
      R => '0'
    );
\sig_data_skid_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(42),
      Q => sig_data_skid_reg(42),
      R => '0'
    );
\sig_data_skid_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(43),
      Q => sig_data_skid_reg(43),
      R => '0'
    );
\sig_data_skid_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(44),
      Q => sig_data_skid_reg(44),
      R => '0'
    );
\sig_data_skid_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(45),
      Q => sig_data_skid_reg(45),
      R => '0'
    );
\sig_data_skid_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(46),
      Q => sig_data_skid_reg(46),
      R => '0'
    );
\sig_data_skid_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(47),
      Q => sig_data_skid_reg(47),
      R => '0'
    );
\sig_data_skid_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(48),
      Q => sig_data_skid_reg(48),
      R => '0'
    );
\sig_data_skid_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(49),
      Q => sig_data_skid_reg(49),
      R => '0'
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(4),
      Q => sig_data_skid_reg(4),
      R => '0'
    );
\sig_data_skid_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(50),
      Q => sig_data_skid_reg(50),
      R => '0'
    );
\sig_data_skid_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(51),
      Q => sig_data_skid_reg(51),
      R => '0'
    );
\sig_data_skid_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(52),
      Q => sig_data_skid_reg(52),
      R => '0'
    );
\sig_data_skid_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(53),
      Q => sig_data_skid_reg(53),
      R => '0'
    );
\sig_data_skid_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(54),
      Q => sig_data_skid_reg(54),
      R => '0'
    );
\sig_data_skid_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(55),
      Q => sig_data_skid_reg(55),
      R => '0'
    );
\sig_data_skid_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(56),
      Q => sig_data_skid_reg(56),
      R => '0'
    );
\sig_data_skid_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(57),
      Q => sig_data_skid_reg(57),
      R => '0'
    );
\sig_data_skid_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(58),
      Q => sig_data_skid_reg(58),
      R => '0'
    );
\sig_data_skid_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(59),
      Q => sig_data_skid_reg(59),
      R => '0'
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(5),
      Q => sig_data_skid_reg(5),
      R => '0'
    );
\sig_data_skid_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(60),
      Q => sig_data_skid_reg(60),
      R => '0'
    );
\sig_data_skid_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(61),
      Q => sig_data_skid_reg(61),
      R => '0'
    );
\sig_data_skid_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(62),
      Q => sig_data_skid_reg(62),
      R => '0'
    );
\sig_data_skid_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(63),
      Q => sig_data_skid_reg(63),
      R => '0'
    );
\sig_data_skid_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(64),
      Q => sig_data_skid_reg(64),
      R => '0'
    );
\sig_data_skid_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(65),
      Q => sig_data_skid_reg(65),
      R => '0'
    );
\sig_data_skid_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(66),
      Q => sig_data_skid_reg(66),
      R => '0'
    );
\sig_data_skid_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(67),
      Q => sig_data_skid_reg(67),
      R => '0'
    );
\sig_data_skid_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(68),
      Q => sig_data_skid_reg(68),
      R => '0'
    );
\sig_data_skid_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(69),
      Q => sig_data_skid_reg(69),
      R => '0'
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(6),
      Q => sig_data_skid_reg(6),
      R => '0'
    );
\sig_data_skid_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(70),
      Q => sig_data_skid_reg(70),
      R => '0'
    );
\sig_data_skid_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(71),
      Q => sig_data_skid_reg(71),
      R => '0'
    );
\sig_data_skid_reg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(72),
      Q => sig_data_skid_reg(72),
      R => '0'
    );
\sig_data_skid_reg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(73),
      Q => sig_data_skid_reg(73),
      R => '0'
    );
\sig_data_skid_reg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(74),
      Q => sig_data_skid_reg(74),
      R => '0'
    );
\sig_data_skid_reg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(75),
      Q => sig_data_skid_reg(75),
      R => '0'
    );
\sig_data_skid_reg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(76),
      Q => sig_data_skid_reg(76),
      R => '0'
    );
\sig_data_skid_reg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(77),
      Q => sig_data_skid_reg(77),
      R => '0'
    );
\sig_data_skid_reg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(78),
      Q => sig_data_skid_reg(78),
      R => '0'
    );
\sig_data_skid_reg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(79),
      Q => sig_data_skid_reg(79),
      R => '0'
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(7),
      Q => sig_data_skid_reg(7),
      R => '0'
    );
\sig_data_skid_reg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(80),
      Q => sig_data_skid_reg(80),
      R => '0'
    );
\sig_data_skid_reg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(81),
      Q => sig_data_skid_reg(81),
      R => '0'
    );
\sig_data_skid_reg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(82),
      Q => sig_data_skid_reg(82),
      R => '0'
    );
\sig_data_skid_reg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(83),
      Q => sig_data_skid_reg(83),
      R => '0'
    );
\sig_data_skid_reg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(84),
      Q => sig_data_skid_reg(84),
      R => '0'
    );
\sig_data_skid_reg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(85),
      Q => sig_data_skid_reg(85),
      R => '0'
    );
\sig_data_skid_reg_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(86),
      Q => sig_data_skid_reg(86),
      R => '0'
    );
\sig_data_skid_reg_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(87),
      Q => sig_data_skid_reg(87),
      R => '0'
    );
\sig_data_skid_reg_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(88),
      Q => sig_data_skid_reg(88),
      R => '0'
    );
\sig_data_skid_reg_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(89),
      Q => sig_data_skid_reg(89),
      R => '0'
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(8),
      Q => sig_data_skid_reg(8),
      R => '0'
    );
\sig_data_skid_reg_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(90),
      Q => sig_data_skid_reg(90),
      R => '0'
    );
\sig_data_skid_reg_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(91),
      Q => sig_data_skid_reg(91),
      R => '0'
    );
\sig_data_skid_reg_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(92),
      Q => sig_data_skid_reg(92),
      R => '0'
    );
\sig_data_skid_reg_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(93),
      Q => sig_data_skid_reg(93),
      R => '0'
    );
\sig_data_skid_reg_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(94),
      Q => sig_data_skid_reg(94),
      R => '0'
    );
\sig_data_skid_reg_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(95),
      Q => sig_data_skid_reg(95),
      R => '0'
    );
\sig_data_skid_reg_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(96),
      Q => sig_data_skid_reg(96),
      R => '0'
    );
\sig_data_skid_reg_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(97),
      Q => sig_data_skid_reg(97),
      R => '0'
    );
\sig_data_skid_reg_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(98),
      Q => sig_data_skid_reg(98),
      R => '0'
    );
\sig_data_skid_reg_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(99),
      Q => sig_data_skid_reg(99),
      R => '0'
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(9),
      Q => sig_data_skid_reg(9),
      R => '0'
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_last_skid_mux_out,
      Q => m_axi_wlast,
      R => SR(0)
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => sig_data2skid_wlast,
      Q => sig_last_skid_reg,
      R => SR(0)
    );
sig_m_valid_dup_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444444404040404"
    )
        port map (
      I0 => sig_s_ready_out_reg_2(0),
      I1 => sig_s_ready_out_reg_3,
      I2 => sig_m_valid_out_reg_0,
      I3 => m_axi_wready,
      I4 => sig_s_ready_dup,
      I5 => sig_m_valid_dup,
      O => sig_m_valid_dup_i_1_n_0
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_m_valid_dup_i_1_n_0,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_m_valid_dup_i_1_n_0,
      Q => sig_m_valid_out,
      R => '0'
    );
sig_next_calc_error_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_s_ready_out,
      I1 => sig_m_valid_out_reg_0,
      O => \sig_good_mmap_dbeat12_out__0\
    );
\sig_next_tag_reg[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_s_ready_out,
      I1 => \sig_next_tag_reg[3]_i_3\,
      O => sig_s_ready_out_reg_1
    );
sig_s_ready_dup_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFF0000EEEE0000"
    )
        port map (
      I0 => m_axi_wready,
      I1 => sig_s_ready_out_reg_2(0),
      I2 => sig_m_valid_out_reg_0,
      I3 => sig_m_valid_dup,
      I4 => sig_s_ready_out_reg_3,
      I5 => sig_s_ready_dup,
      O => sig_s_ready_dup_i_1_n_0
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_s_ready_dup_i_1_n_0,
      Q => sig_s_ready_dup,
      R => '0'
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_s_ready_dup_i_1_n_0,
      Q => sig_s_ready_out,
      R => '0'
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[15]_0\(0),
      Q => m_axi_wstrb(0),
      R => SR(0)
    );
\sig_strb_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[15]_0\(10),
      Q => m_axi_wstrb(10),
      R => SR(0)
    );
\sig_strb_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[15]_0\(11),
      Q => m_axi_wstrb(11),
      R => SR(0)
    );
\sig_strb_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[15]_0\(12),
      Q => m_axi_wstrb(12),
      R => SR(0)
    );
\sig_strb_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[15]_0\(13),
      Q => m_axi_wstrb(13),
      R => SR(0)
    );
\sig_strb_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[15]_0\(14),
      Q => m_axi_wstrb(14),
      R => SR(0)
    );
\sig_strb_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[15]_0\(15),
      Q => m_axi_wstrb(15),
      R => SR(0)
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[15]_0\(1),
      Q => m_axi_wstrb(1),
      R => SR(0)
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[15]_0\(2),
      Q => m_axi_wstrb(2),
      R => SR(0)
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[15]_0\(3),
      Q => m_axi_wstrb(3),
      R => SR(0)
    );
\sig_strb_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[15]_0\(4),
      Q => m_axi_wstrb(4),
      R => SR(0)
    );
\sig_strb_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[15]_0\(5),
      Q => m_axi_wstrb(5),
      R => SR(0)
    );
\sig_strb_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[15]_0\(6),
      Q => m_axi_wstrb(6),
      R => SR(0)
    );
\sig_strb_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[15]_0\(7),
      Q => m_axi_wstrb(7),
      R => SR(0)
    );
\sig_strb_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[15]_0\(8),
      Q => m_axi_wstrb(8),
      R => SR(0)
    );
\sig_strb_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[15]_0\(9),
      Q => m_axi_wstrb(9),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(0),
      Q => Q(0),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(10),
      Q => Q(10),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(11),
      Q => Q(11),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(12),
      Q => Q(12),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(13),
      Q => Q(13),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(14),
      Q => Q(14),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(15),
      Q => Q(15),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(1),
      Q => Q(1),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(2),
      Q => Q(2),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(3),
      Q => Q(3),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(4),
      Q => Q(4),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(5),
      Q => Q(5),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(6),
      Q => Q(6),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(7),
      Q => Q(7),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(8),
      Q => Q(8),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(9),
      Q => Q(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_addr_cntl is
  port (
    sig_addr2rsc_cmd_fifo_empty : out STD_LOGIC;
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_addr_reg_empty_reg_0 : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 25 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    sm_set_error : in STD_LOGIC;
    sig_cmd_burst_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_addr_valid_reg_reg_0 : in STD_LOGIC;
    sig_posted_to_axi_2_reg_0 : in STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    \sig_cmd_addr_reg_reg[6]\ : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_addr_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_addr_cntl is
  signal \^m_axi_sg_arlen\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_addr2rsc_calc_error : STD_LOGIC;
  signal \^sig_addr2rsc_cmd_fifo_empty\ : STD_LOGIC;
  signal \sig_addr_valid_reg_i_1__1_n_0\ : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  signal sig_push_addr_reg1_out : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  m_axi_sg_arlen(0) <= \^m_axi_sg_arlen\(0);
  sig_addr2rsc_cmd_fifo_empty <= \^sig_addr2rsc_cmd_fifo_empty\;
sig_addr_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => \^sig_addr2rsc_cmd_fifo_empty\,
      S => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_addr_valid_reg_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => sig_addr2rsc_calc_error,
      I1 => m_axi_sg_arready,
      I2 => \^m_axi_sg_arlen\(0),
      I3 => \sig_cmd_addr_reg_reg[6]\,
      O => \sig_addr_valid_reg_i_1__1_n_0\
    );
sig_addr_valid_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_addr2rsc_cmd_fifo_empty\,
      I1 => sig_mstr2addr_cmd_valid,
      O => sig_push_addr_reg1_out
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_addr_valid_reg_reg_0,
      Q => m_axi_sg_arvalid,
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sm_set_error,
      Q => sig_addr2rsc_calc_error,
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
sig_cmd_reg_empty_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^sig_addr2rsc_cmd_fifo_empty\,
      I1 => \sig_cmd_addr_reg_reg[6]\,
      O => sig_addr_reg_empty_reg_0
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(4),
      Q => m_axi_sg_araddr(4),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(5),
      Q => m_axi_sg_araddr(5),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(6),
      Q => m_axi_sg_araddr(6),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(7),
      Q => m_axi_sg_araddr(7),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(8),
      Q => m_axi_sg_araddr(8),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(9),
      Q => m_axi_sg_araddr(9),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(10),
      Q => m_axi_sg_araddr(10),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(11),
      Q => m_axi_sg_araddr(11),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(12),
      Q => m_axi_sg_araddr(12),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(13),
      Q => m_axi_sg_araddr(13),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(14),
      Q => m_axi_sg_araddr(14),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(15),
      Q => m_axi_sg_araddr(15),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(16),
      Q => m_axi_sg_araddr(16),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(17),
      Q => m_axi_sg_araddr(17),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(18),
      Q => m_axi_sg_araddr(18),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(19),
      Q => m_axi_sg_araddr(19),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(20),
      Q => m_axi_sg_araddr(20),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(21),
      Q => m_axi_sg_araddr(21),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(22),
      Q => m_axi_sg_araddr(22),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(23),
      Q => m_axi_sg_araddr(23),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(24),
      Q => m_axi_sg_araddr(24),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(25),
      Q => m_axi_sg_araddr(25),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(0),
      Q => m_axi_sg_araddr(0),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(1),
      Q => m_axi_sg_araddr(1),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(2),
      Q => m_axi_sg_araddr(2),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(3),
      Q => m_axi_sg_araddr(3),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_cmd_burst_reg(0),
      Q => m_axi_sg_arburst(0),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => '1',
      Q => \^m_axi_sg_arlen\(0),
      R => \sig_addr_valid_reg_i_1__1_n_0\
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_posted_to_axi_2_reg_0,
      Q => sig_posted_to_axi_2,
      R => '0'
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_posted_to_axi_2_reg_0,
      Q => sig_posted_to_axi,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_addr_cntl__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    sig_addr2wsc_cmd_fifo_empty : out STD_LOGIC;
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_awvalid : out STD_LOGIC;
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 27 downto 0 );
    sig_addr_reg_empty_reg_0 : out STD_LOGIC;
    sig_push_addr_reg1_out : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_calc2dm_calc_err : in STD_LOGIC;
    sig_addr_valid_reg_reg_0 : in STD_LOGIC;
    sig_posted_to_axi_2_reg_0 : in STD_LOGIC;
    \sig_next_addr_reg_reg[3]_0\ : in STD_LOGIC;
    sig_data2all_tlast_error : in STD_LOGIC;
    \sig_cmd_addr_reg_reg[3]\ : in STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_addr_cntl__parameterized0\ : entity is "axi_sg_addr_cntl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_addr_cntl__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_addr_cntl__parameterized0\ is
  signal sig_addr2wsc_calc_error : STD_LOGIC;
  signal \^sig_addr2wsc_cmd_fifo_empty\ : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal \sig_addr_valid_reg_i_1__2_n_0\ : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  \out\ <= sig_posted_to_axi;
  sig_addr2wsc_cmd_fifo_empty <= \^sig_addr2wsc_cmd_fifo_empty\;
sig_addr_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => \^sig_addr2wsc_cmd_fifo_empty\,
      S => \sig_addr_valid_reg_i_1__2_n_0\
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_push_addr_reg1_out,
      Q => sig_addr_reg_full,
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_addr_valid_reg_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => sig_addr2wsc_calc_error,
      I1 => m_axi_sg_awready,
      I2 => sig_addr_reg_full,
      I3 => \sig_cmd_addr_reg_reg[3]\,
      O => \sig_addr_valid_reg_i_1__2_n_0\
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_addr_valid_reg_reg_0,
      Q => m_axi_sg_awvalid,
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_calc2dm_calc_err,
      Q => sig_addr2wsc_calc_error,
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_cmd_reg_empty_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^sig_addr2wsc_cmd_fifo_empty\,
      I1 => sig_data2all_tlast_error,
      I2 => \sig_cmd_addr_reg_reg[3]\,
      O => sig_addr_reg_empty_reg_0
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(5),
      Q => m_axi_sg_awaddr(6),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(6),
      Q => m_axi_sg_awaddr(7),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(7),
      Q => m_axi_sg_awaddr(8),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(8),
      Q => m_axi_sg_awaddr(9),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(9),
      Q => m_axi_sg_awaddr(10),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(10),
      Q => m_axi_sg_awaddr(11),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(11),
      Q => m_axi_sg_awaddr(12),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(12),
      Q => m_axi_sg_awaddr(13),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(13),
      Q => m_axi_sg_awaddr(14),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(14),
      Q => m_axi_sg_awaddr(15),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(15),
      Q => m_axi_sg_awaddr(16),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(16),
      Q => m_axi_sg_awaddr(17),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(17),
      Q => m_axi_sg_awaddr(18),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(18),
      Q => m_axi_sg_awaddr(19),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(19),
      Q => m_axi_sg_awaddr(20),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(20),
      Q => m_axi_sg_awaddr(21),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(21),
      Q => m_axi_sg_awaddr(22),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(22),
      Q => m_axi_sg_awaddr(23),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(23),
      Q => m_axi_sg_awaddr(24),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(24),
      Q => m_axi_sg_awaddr(25),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(25),
      Q => m_axi_sg_awaddr(26),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(26),
      Q => m_axi_sg_awaddr(27),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => \sig_next_addr_reg_reg[3]_0\,
      Q => m_axi_sg_awaddr(0),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(0),
      Q => m_axi_sg_awaddr(1),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(1),
      Q => m_axi_sg_awaddr(2),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(2),
      Q => m_axi_sg_awaddr(3),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(3),
      Q => m_axi_sg_awaddr(4),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(4),
      Q => m_axi_sg_awaddr(5),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => '1',
      Q => m_axi_sg_awsize(0),
      R => \sig_addr_valid_reg_i_1__2_n_0\
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_posted_to_axi_2_reg_0,
      Q => sig_posted_to_axi_2,
      R => '0'
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_posted_to_axi_2_reg_0,
      Q => sig_posted_to_axi,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo is
  port (
    sig_init_done_1 : out STD_LOGIC;
    s_axis_updt_cmd_tready : out STD_LOGIC;
    sig_load_input_cmd : out STD_LOGIC;
    sig_btt_is_zero : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 27 downto 0 );
    sig_init_done_reg_0 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : in STD_LOGIC;
    sig_data2all_tlast_error : in STD_LOGIC;
    sig_addr2wsc_cmd_fifo_empty : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    s_axis_updt_cmd_tvalid : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\ : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo is
  signal \^q\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \USE_SINGLE_REG.sig_push_regfifo\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__1_n_0\ : STD_LOGIC;
  signal \^s_axis_updt_cmd_tready\ : STD_LOGIC;
  signal sig_cmd2mstr_cmd_valid : STD_LOGIC;
  signal \^sig_init_done_1\ : STD_LOGIC;
  signal \^sig_load_input_cmd\ : STD_LOGIC;
begin
  Q(27 downto 0) <= \^q\(27 downto 0);
  s_axis_updt_cmd_tready <= \^s_axis_updt_cmd_tready\;
  sig_init_done_1 <= \^sig_init_done_1\;
  sig_load_input_cmd <= \^sig_load_input_cmd\;
\USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_updt_cmd_tready\,
      I1 => s_axis_updt_cmd_tvalid,
      O => \USE_SINGLE_REG.sig_push_regfifo\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => '1',
      Q => \^q\(0),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(0),
      Q => \^q\(1),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(1),
      Q => \^q\(2),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(2),
      Q => \^q\(3),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(3),
      Q => \^q\(4),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(4),
      Q => \^q\(5),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(5),
      Q => \^q\(6),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(6),
      Q => \^q\(7),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(7),
      Q => \^q\(8),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(8),
      Q => \^q\(9),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(9),
      Q => \^q\(10),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(10),
      Q => \^q\(11),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(11),
      Q => \^q\(12),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(12),
      Q => \^q\(13),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(13),
      Q => \^q\(14),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(14),
      Q => \^q\(15),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(15),
      Q => \^q\(16),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(16),
      Q => \^q\(17),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(17),
      Q => \^q\(18),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(18),
      Q => \^q\(19),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(19),
      Q => \^q\(20),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(20),
      Q => \^q\(21),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(21),
      Q => \^q\(22),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(22),
      Q => \^q\(23),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(23),
      Q => \^q\(24),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(24),
      Q => \^q\(25),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(25),
      Q => \^q\(26),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(26),
      Q => \^q\(27),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4444F444"
    )
        port map (
      I0 => s_axis_updt_cmd_tvalid,
      I1 => \^s_axis_updt_cmd_tready\,
      I2 => \^sig_load_input_cmd\,
      I3 => sig_addr2wsc_cmd_fifo_empty,
      I4 => sig_data2all_tlast_error,
      I5 => \^sig_init_done_1\,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0\,
      Q => \^s_axis_updt_cmd_tready\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CC8888CCCC8888"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_push_regfifo\,
      I1 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      I2 => sig_data2all_tlast_error,
      I3 => sig_addr2wsc_cmd_fifo_empty,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => sig_cmd_reg_empty,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__1_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__1_n_0\,
      Q => sig_cmd2mstr_cmd_valid,
      R => '0'
    );
sig_btt_is_zero_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => sig_btt_is_zero
    );
\sig_cmd_reg_empty_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_cmd2mstr_cmd_valid,
      I1 => sig_cmd_reg_empty,
      O => \^sig_load_input_cmd\
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done_1\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo_3 is
  port (
    sig_init_done : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0\ : out STD_LOGIC;
    sig_load_input_cmd : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 26 downto 0 );
    sig_init_done_reg_0 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\ : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    sig_addr2rsc_cmd_fifo_empty : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\ : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo_3 : entity is "axi_sg_fifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo_3 is
  signal \USE_SINGLE_REG.sig_push_regfifo\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_dout_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_dout_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0\ : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_empty_reg_reg_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0\ : STD_LOGIC;
  signal sig_cmd2mstr_cmd_valid : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ <= \^use_single_reg.sig_regfifo_empty_reg_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I1 => s_axis_ftch_cmd_tvalid,
      O => \USE_SINGLE_REG.sig_push_regfifo\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => '1',
      Q => Q(0),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(2),
      Q => Q(1),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(3),
      Q => Q(2),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(4),
      Q => Q(3),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(5),
      Q => Q(4),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(6),
      Q => Q(5),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(7),
      Q => Q(6),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(8),
      Q => Q(7),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(9),
      Q => Q(8),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(10),
      Q => Q(9),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(11),
      Q => Q(10),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(12),
      Q => Q(11),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(13),
      Q => Q(12),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(0),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg_n_0_[4]\,
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(14),
      Q => Q(13),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(15),
      Q => Q(14),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(16),
      Q => Q(15),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(17),
      Q => Q(16),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(18),
      Q => Q(17),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(19),
      Q => Q(18),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(20),
      Q => Q(19),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(21),
      Q => Q(20),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(22),
      Q => Q(21),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(23),
      Q => Q(22),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(1),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg_n_0_[5]\,
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(24),
      Q => Q(23),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(25),
      Q => Q(24),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(26),
      Q => Q(25),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(27),
      Q => Q(26),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF4444444"
    )
        port map (
      I0 => s_axis_ftch_cmd_tvalid,
      I1 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I2 => sig_addr2rsc_cmd_fifo_empty,
      I3 => sig_cmd_reg_empty,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \^sig_init_done\,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0\,
      Q => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080F080F080F080"
    )
        port map (
      I0 => s_axis_ftch_cmd_tvalid,
      I1 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I2 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => sig_cmd_reg_empty,
      I5 => sig_addr2rsc_cmd_fifo_empty,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0\,
      Q => sig_cmd2mstr_cmd_valid,
      R => '0'
    );
\sig_btt_is_zero_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg_n_0_[5]\,
      I1 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg_n_0_[4]\,
      O => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0\
    );
sig_cmd_reg_empty_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_cmd2mstr_cmd_valid,
      I1 => sig_cmd_reg_empty,
      O => sig_load_input_cmd
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized0\ is
  port (
    sig_init_done_2 : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : out STD_LOGIC;
    updt_decerr_i : out STD_LOGIC;
    updt_interr_i : out STD_LOGIC;
    updt_slverr_i : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0\ : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    m_axis_updt_sts_tready : in STD_LOGIC;
    updt_done_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized0\ : entity is "axi_sg_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized0\ is
  signal \USE_SINGLE_REG.sig_push_regfifo\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0\ : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_empty_reg_reg_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0\ : STD_LOGIC;
  signal m_axis_updt_sts_tdata : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal m_axis_updt_sts_tvalid : STD_LOGIC;
  signal \^sig_init_done_2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of updt_interr_i_i_1 : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of updt_slverr_i_i_1 : label is "soft_lutpair307";
begin
  \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ <= \^use_single_reg.sig_regfifo_empty_reg_reg_0\;
  sig_init_done_2 <= \^sig_init_done_2\;
\USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I1 => sig_wsc2stat_status_valid,
      O => \USE_SINGLE_REG.sig_push_regfifo\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => D(0),
      Q => m_axis_updt_sts_tdata(4),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => D(1),
      Q => m_axis_updt_sts_tdata(5),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => D(2),
      Q => m_axis_updt_sts_tdata(6),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => D(3),
      Q => m_axis_updt_sts_tdata(7),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF444"
    )
        port map (
      I0 => sig_wsc2stat_status_valid,
      I1 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I2 => m_axis_updt_sts_tvalid,
      I3 => m_axis_updt_sts_tready,
      I4 => \^sig_init_done_2\,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0\,
      Q => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA8080"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      I1 => sig_wsc2stat_status_valid,
      I2 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I3 => m_axis_updt_sts_tready,
      I4 => m_axis_updt_sts_tvalid,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0\,
      Q => m_axis_updt_sts_tvalid,
      R => '0'
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done_2\,
      R => '0'
    );
updt_decerr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axis_updt_sts_tdata(5),
      I1 => m_axis_updt_sts_tvalid,
      O => updt_decerr_i
    );
updt_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => m_axis_updt_sts_tdata(5),
      I1 => m_axis_updt_sts_tdata(4),
      I2 => m_axis_updt_sts_tdata(6),
      I3 => m_axis_updt_sts_tdata(7),
      I4 => updt_done_reg,
      I5 => m_axis_updt_sts_tvalid,
      O => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0\
    );
updt_interr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axis_updt_sts_tvalid,
      I1 => m_axis_updt_sts_tdata(4),
      O => updt_interr_i
    );
updt_slverr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axis_updt_sts_tvalid,
      I1 => m_axis_updt_sts_tdata(6),
      O => updt_slverr_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized0_2\ is
  port (
    sig_init_done_0 : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\ : out STD_LOGIC;
    ftch_decerr_i : out STD_LOGIC;
    ftch_slverr_i : out STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0\ : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : in STD_LOGIC;
    m_axis_updt_sts_tready : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized0_2\ : entity is "axi_sg_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized0_2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized0_2\ is
  signal \USE_SINGLE_REG.sig_push_regfifo\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_empty_reg_reg_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0\ : STD_LOGIC;
  signal m_axis_ftch_sts_tdata : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal m_axis_ftch_sts_tvalid : STD_LOGIC;
  signal \^sig_init_done_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ftch_decerr_i_i_1 : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of ftch_slverr_i_i_1 : label is "soft_lutpair304";
begin
  \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ <= \^use_single_reg.sig_regfifo_empty_reg_reg_0\;
  sig_init_done_0 <= \^sig_init_done_0\;
\USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I1 => sig_rsc2stat_status_valid,
      O => \USE_SINGLE_REG.sig_push_regfifo\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => D(0),
      Q => m_axis_ftch_sts_tdata(5),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => D(1),
      Q => m_axis_ftch_sts_tdata(6),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => D(2),
      Q => m_axis_ftch_sts_tdata(7),
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF444"
    )
        port map (
      I0 => sig_rsc2stat_status_valid,
      I1 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I2 => m_axis_ftch_sts_tvalid,
      I3 => m_axis_updt_sts_tready,
      I4 => \^sig_init_done_0\,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0\,
      Q => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      R => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F08080"
    )
        port map (
      I0 => sig_rsc2stat_status_valid,
      I1 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I2 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      I3 => m_axis_updt_sts_tready,
      I4 => m_axis_ftch_sts_tvalid,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0\,
      Q => m_axis_ftch_sts_tvalid,
      R => '0'
    );
ftch_decerr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axis_ftch_sts_tvalid,
      I1 => m_axis_ftch_sts_tdata(5),
      O => ftch_decerr_i
    );
ftch_done_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axis_ftch_sts_tdata(7),
      I1 => m_axis_ftch_sts_tvalid,
      O => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\
    );
ftch_slverr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axis_ftch_sts_tvalid,
      I1 => m_axis_ftch_sts_tdata(6),
      O => ftch_slverr_i
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_cmdsts_if is
  port (
    m_axis_updt_sts_tready : out STD_LOGIC;
    ftch_done : out STD_LOGIC;
    ftch_decerr : out STD_LOGIC;
    ftch_slverr : out STD_LOGIC;
    s_axis_ftch_cmd_tvalid : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ftch_error_reg_0 : out STD_LOGIC;
    m_axis_ftch_sts_tready_reg_0 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ftch_done_reg_0 : in STD_LOGIC;
    ftch_decerr_i : in STD_LOGIC;
    ftch_slverr_i : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_cmdsts_if;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_cmdsts_if is
  signal \^ftch_decerr\ : STD_LOGIC;
  signal \^ftch_done\ : STD_LOGIC;
  signal ftch_error_i_1_n_0 : STD_LOGIC;
  signal \^ftch_error_reg_0\ : STD_LOGIC;
  signal \^ftch_slverr\ : STD_LOGIC;
begin
  ftch_decerr <= \^ftch_decerr\;
  ftch_done <= \^ftch_done\;
  ftch_error_reg_0 <= \^ftch_error_reg_0\;
  ftch_slverr <= \^ftch_slverr\;
\FSM_sequential_ftch_cs[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => \^ftch_done\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^ftch_error_reg_0\,
      O => D(0)
    );
ftch_decerr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => ftch_decerr_i,
      Q => \^ftch_decerr\,
      R => SR(0)
    );
ftch_done_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => ftch_done_reg_0,
      Q => \^ftch_done\,
      R => SR(0)
    );
ftch_error_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^ftch_decerr\,
      I1 => \^ftch_slverr\,
      I2 => \^ftch_error_reg_0\,
      O => ftch_error_i_1_n_0
    );
ftch_error_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => ftch_error_i_1_n_0,
      Q => \^ftch_error_reg_0\,
      R => SR(0)
    );
ftch_slverr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => ftch_slverr_i,
      Q => \^ftch_slverr\,
      R => SR(0)
    );
m_axis_ftch_sts_tready_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => m_axis_ftch_sts_tready_reg_0,
      Q => m_axis_updt_sts_tready,
      R => '0'
    );
s_axis_ftch_cmd_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axis_ftch_cmd_tvalid_reg_0,
      Q => s_axis_ftch_cmd_tvalid,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_pntr is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_use_crntdesc : out STD_LOGIC;
    ch1_sg_idle : out STD_LOGIC;
    \GEN_MM2S.queue_full_new_reg\ : out STD_LOGIC;
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdma_tvect_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_1\ : in STD_LOGIC;
    ch1_ftch_pause : in STD_LOGIC;
    \GEN_CH1_FETCH.ch1_active_i_reg\ : in STD_LOGIC;
    sig_sgcntlr2sg_desc_flush : in STD_LOGIC;
    \GEN_CH1_FETCH.ch1_active_i_reg_0\ : in STD_LOGIC;
    \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg_0\ : in STD_LOGIC;
    \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg_1\ : in STD_LOGIC;
    \ch1_sg_idle1_inferred__0/i__carry_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_pntr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_pntr is
  signal \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1_n_0\ : STD_LOGIC;
  signal ch1_run_stop_d1 : STD_LOGIC;
  signal \^ch1_sg_idle\ : STD_LOGIC;
  signal \ch1_sg_idle1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \ch1_sg_idle1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \ch1_sg_idle1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \ch1_sg_idle1_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \ch1_sg_idle1_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \ch1_sg_idle1_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \ch1_sg_idle1_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \^ch1_use_crntdesc\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \NLW_ch1_sg_idle1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0\(25 downto 0) <= \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(25 downto 0);
  ch1_sg_idle <= \^ch1_sg_idle\;
  ch1_use_crntdesc <= \^ch1_use_crntdesc\;
\FSM_sequential_ftch_cs[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => ch1_ftch_pause,
      I1 => \GEN_CH1_FETCH.ch1_active_i_reg\,
      I2 => \^ch1_sg_idle\,
      I3 => cdma_tvect_out(0),
      I4 => sig_sgcntlr2sg_desc_flush,
      I5 => \GEN_CH1_FETCH.ch1_active_i_reg_0\,
      O => \GEN_MM2S.queue_full_new_reg\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(4),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(4),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(5),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(5),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(6),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(6),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(7),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(7),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(8),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(8),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(9),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(9),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(10),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(10),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(11),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(11),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(12),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(12),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(13),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(13),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(14),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(14),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(15),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(15),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(16),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(16),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(17),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(17),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(18),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(18),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(19),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(19),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(20),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(20),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(21),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(21),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(22),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(22),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(23),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(23),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(24),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(24),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(25),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(25),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(0),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(0),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(1),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(1),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(2),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(2),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(3),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(3),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_run_stop_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => cdma_tvect_out(0),
      Q => ch1_run_stop_d1,
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_1\,
      Q => \^ch1_sg_idle\,
      R => '0'
    );
\GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA20"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg_0\,
      I1 => ch1_run_stop_d1,
      I2 => cdma_tvect_out(0),
      I3 => \^ch1_use_crntdesc\,
      I4 => \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg_1\,
      O => \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1_n_0\
    );
\GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1_n_0\,
      Q => \^ch1_use_crntdesc\,
      R => '0'
    );
\ch1_sg_idle1_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0\,
      CI_TOP => '0',
      CO(7) => CO(0),
      CO(6) => \ch1_sg_idle1_inferred__0/i__carry_n_1\,
      CO(5) => \ch1_sg_idle1_inferred__0/i__carry_n_2\,
      CO(4) => \ch1_sg_idle1_inferred__0/i__carry_n_3\,
      CO(3) => \ch1_sg_idle1_inferred__0/i__carry_n_4\,
      CO(2) => \ch1_sg_idle1_inferred__0/i__carry_n_5\,
      CO(1) => \ch1_sg_idle1_inferred__0/i__carry_n_6\,
      CO(0) => \ch1_sg_idle1_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_ch1_sg_idle1_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7) => \i__carry_i_2_n_0\,
      S(6 downto 0) => S(6 downto 0)
    );
\i__carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(25),
      I1 => \ch1_sg_idle1_inferred__0/i__carry_0\(1),
      I2 => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(24),
      I3 => \ch1_sg_idle1_inferred__0/i__carry_0\(0),
      O => \i__carry_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_queue is
  port (
    ch1_ftch_queue_empty : out STD_LOGIC;
    ch1_ftch_pause : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_MM2S.queue_dout_new_reg[121]_0\ : out STD_LOGIC_VECTOR ( 115 downto 0 );
    queue_empty_new0 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 25 downto 0 );
    sg_ftch_error : in STD_LOGIC;
    sg_updt_error : in STD_LOGIC;
    sig_sgcntlr2reg_new_curdesc_wren : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 25 downto 0 );
    m_axi_sg_rvalid : in STD_LOGIC;
    \GEN_MM2S.queue_empty_new_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MM2S.queue_empty_new_reg_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \CURRENT_BD_32.current_bd_reg[31]_0\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_MM2S.reg1_reg[121]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_MM2S.reg1_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \GEN_MM2S.queue_dout_new_reg[121]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_queue;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_queue is
  signal \^gen_mm2s.queue_dout_new_reg[121]_0\ : STD_LOGIC_VECTOR ( 115 downto 0 );
  signal \^ch1_ftch_pause\ : STD_LOGIC;
  signal current_bd : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal queue_wren_new : STD_LOGIC;
  signal reg1 : STD_LOGIC_VECTOR ( 121 downto 0 );
begin
  \GEN_MM2S.queue_dout_new_reg[121]_0\(115 downto 0) <= \^gen_mm2s.queue_dout_new_reg[121]_0\(115 downto 0);
  ch1_ftch_pause <= \^ch1_ftch_pause\;
\CURRENT_BD_32.current_bd_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(4),
      Q => current_bd(10),
      R => SR(0)
    );
\CURRENT_BD_32.current_bd_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(5),
      Q => current_bd(11),
      R => SR(0)
    );
\CURRENT_BD_32.current_bd_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(6),
      Q => current_bd(12),
      R => SR(0)
    );
\CURRENT_BD_32.current_bd_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(7),
      Q => current_bd(13),
      R => SR(0)
    );
\CURRENT_BD_32.current_bd_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(8),
      Q => current_bd(14),
      R => SR(0)
    );
\CURRENT_BD_32.current_bd_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(9),
      Q => current_bd(15),
      R => SR(0)
    );
\CURRENT_BD_32.current_bd_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(10),
      Q => current_bd(16),
      R => SR(0)
    );
\CURRENT_BD_32.current_bd_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(11),
      Q => current_bd(17),
      R => SR(0)
    );
\CURRENT_BD_32.current_bd_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(12),
      Q => current_bd(18),
      R => SR(0)
    );
\CURRENT_BD_32.current_bd_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(13),
      Q => current_bd(19),
      R => SR(0)
    );
\CURRENT_BD_32.current_bd_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(14),
      Q => current_bd(20),
      R => SR(0)
    );
\CURRENT_BD_32.current_bd_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(15),
      Q => current_bd(21),
      R => SR(0)
    );
\CURRENT_BD_32.current_bd_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(16),
      Q => current_bd(22),
      R => SR(0)
    );
\CURRENT_BD_32.current_bd_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(17),
      Q => current_bd(23),
      R => SR(0)
    );
\CURRENT_BD_32.current_bd_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(18),
      Q => current_bd(24),
      R => SR(0)
    );
\CURRENT_BD_32.current_bd_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(19),
      Q => current_bd(25),
      R => SR(0)
    );
\CURRENT_BD_32.current_bd_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(20),
      Q => current_bd(26),
      R => SR(0)
    );
\CURRENT_BD_32.current_bd_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(21),
      Q => current_bd(27),
      R => SR(0)
    );
\CURRENT_BD_32.current_bd_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(22),
      Q => current_bd(28),
      R => SR(0)
    );
\CURRENT_BD_32.current_bd_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(23),
      Q => current_bd(29),
      R => SR(0)
    );
\CURRENT_BD_32.current_bd_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(24),
      Q => current_bd(30),
      R => SR(0)
    );
\CURRENT_BD_32.current_bd_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(25),
      Q => current_bd(31),
      R => SR(0)
    );
\CURRENT_BD_32.current_bd_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(0),
      Q => current_bd(6),
      R => SR(0)
    );
\CURRENT_BD_32.current_bd_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(1),
      Q => current_bd(7),
      R => SR(0)
    );
\CURRENT_BD_32.current_bd_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(2),
      Q => current_bd(8),
      R => SR(0)
    );
\CURRENT_BD_32.current_bd_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(3),
      Q => current_bd(9),
      R => SR(0)
    );
\GEN_MM2S.queue_dout_new_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(0),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(0),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(100),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(94),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(101),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(95),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(102),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(96),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(103),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(97),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(104),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(98),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(105),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(99),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(106),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(100),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(107),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(101),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(108),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(102),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(109),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(103),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(10),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(10),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(110),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(104),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(111),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(105),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(112),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(106),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(113),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(107),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(114),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(108),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(115),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(109),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(116),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(110),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(117),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(111),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(118),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(112),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(119),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(113),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(11),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(11),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(120),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(114),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(121),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(115),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(12),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(12),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(13),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(13),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(14),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(14),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(15),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(15),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(16),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(16),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(17),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(17),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(18),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(18),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(19),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(19),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(1),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(1),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(20),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(20),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(21),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(21),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(22),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(22),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(23),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(23),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(24),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(24),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(25),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(25),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(26),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(26),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(27),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(27),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(28),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(28),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(29),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(29),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(2),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(2),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(30),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(30),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(31),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(31),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(32),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(32),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(33),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(33),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(34),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(34),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(35),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(35),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(36),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(36),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(37),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(37),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(38),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(38),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(39),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(39),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(3),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(3),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(40),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(40),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(41),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(41),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(42),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(42),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(43),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(43),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(44),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(44),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(45),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(45),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(46),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(46),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(47),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(47),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(48),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(48),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(49),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(49),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(4),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(4),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(50),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(50),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(51),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(51),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(52),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(52),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(53),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(53),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(54),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(54),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(55),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(55),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(56),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(56),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(57),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(57),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(58),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(58),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(59),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(59),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(5),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(5),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(60),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(60),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(61),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(61),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(62),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(62),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(63),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(63),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(64),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(64),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(65),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(65),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(66),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(66),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(67),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(67),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(68),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(68),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(69),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(69),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(6),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(6),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(70),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(70),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(71),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(71),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(72),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(72),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(73),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(73),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(74),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(74),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(75),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(75),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(76),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(76),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(77),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(77),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(78),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(78),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(79),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(79),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(7),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(7),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(80),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(80),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(81),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(81),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(82),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(82),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(83),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(83),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(84),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(84),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(85),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(85),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(86),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(86),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(87),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(87),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(88),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(88),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(89),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(89),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(8),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(8),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(96),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(90),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(97),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(91),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(98),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(92),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(99),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(93),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_dout_new_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_MM2S.queue_dout_new_reg[121]_1\(0),
      D => reg1(9),
      Q => \^gen_mm2s.queue_dout_new_reg[121]_0\(9),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.queue_empty_new_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => m_axi_sg_rvalid,
      I1 => \GEN_MM2S.queue_empty_new_reg_0\(0),
      I2 => \GEN_MM2S.queue_empty_new_reg_1\(0),
      I3 => \^ch1_ftch_pause\,
      O => queue_wren_new
    );
\GEN_MM2S.queue_empty_new_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => '0',
      Q => ch1_ftch_queue_empty,
      S => queue_empty_new0
    );
\GEN_MM2S.queue_full_new_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => queue_wren_new,
      Q => \^ch1_ftch_pause\,
      R => queue_empty_new0
    );
\GEN_MM2S.reg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(0),
      Q => reg1(0),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => current_bd(10),
      Q => reg1(100),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => current_bd(11),
      Q => reg1(101),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => current_bd(12),
      Q => reg1(102),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => current_bd(13),
      Q => reg1(103),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => current_bd(14),
      Q => reg1(104),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => current_bd(15),
      Q => reg1(105),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => current_bd(16),
      Q => reg1(106),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => current_bd(17),
      Q => reg1(107),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => current_bd(18),
      Q => reg1(108),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => current_bd(19),
      Q => reg1(109),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(10),
      Q => reg1(10),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => current_bd(20),
      Q => reg1(110),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => current_bd(21),
      Q => reg1(111),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => current_bd(22),
      Q => reg1(112),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => current_bd(23),
      Q => reg1(113),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => current_bd(24),
      Q => reg1(114),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => current_bd(25),
      Q => reg1(115),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => current_bd(26),
      Q => reg1(116),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => current_bd(27),
      Q => reg1(117),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => current_bd(28),
      Q => reg1(118),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => current_bd(29),
      Q => reg1(119),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(11),
      Q => reg1(11),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => current_bd(30),
      Q => reg1(120),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => current_bd(31),
      Q => reg1(121),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(12),
      Q => reg1(12),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(13),
      Q => reg1(13),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(14),
      Q => reg1(14),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(15),
      Q => reg1(15),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(16),
      Q => reg1(16),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(17),
      Q => reg1(17),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(18),
      Q => reg1(18),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(19),
      Q => reg1(19),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(1),
      Q => reg1(1),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(20),
      Q => reg1(20),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(21),
      Q => reg1(21),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(22),
      Q => reg1(22),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(23),
      Q => reg1(23),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(24),
      Q => reg1(24),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(25),
      Q => reg1(25),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(26),
      Q => reg1(26),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(27),
      Q => reg1(27),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(28),
      Q => reg1(28),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(29),
      Q => reg1(29),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(2),
      Q => reg1(2),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(30),
      Q => reg1(30),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(31),
      Q => reg1(31),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(32),
      Q => reg1(32),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(33),
      Q => reg1(33),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(34),
      Q => reg1(34),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(35),
      Q => reg1(35),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(36),
      Q => reg1(36),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(37),
      Q => reg1(37),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(38),
      Q => reg1(38),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(39),
      Q => reg1(39),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(3),
      Q => reg1(3),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(40),
      Q => reg1(40),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(41),
      Q => reg1(41),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(42),
      Q => reg1(42),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(43),
      Q => reg1(43),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(44),
      Q => reg1(44),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(45),
      Q => reg1(45),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(46),
      Q => reg1(46),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(47),
      Q => reg1(47),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(48),
      Q => reg1(48),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(49),
      Q => reg1(49),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(4),
      Q => reg1(4),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(50),
      Q => reg1(50),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(51),
      Q => reg1(51),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(52),
      Q => reg1(52),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(53),
      Q => reg1(53),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(54),
      Q => reg1(54),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(55),
      Q => reg1(55),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(56),
      Q => reg1(56),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(57),
      Q => reg1(57),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(58),
      Q => reg1(58),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(59),
      Q => reg1(59),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(5),
      Q => reg1(5),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(60),
      Q => reg1(60),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(61),
      Q => reg1(61),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(62),
      Q => reg1(62),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(63),
      Q => reg1(63),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(0),
      Q => reg1(64),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(1),
      Q => reg1(65),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(2),
      Q => reg1(66),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(3),
      Q => reg1(67),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(4),
      Q => reg1(68),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(5),
      Q => reg1(69),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(6),
      Q => reg1(6),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(6),
      Q => reg1(70),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(7),
      Q => reg1(71),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(8),
      Q => reg1(72),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(9),
      Q => reg1(73),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(10),
      Q => reg1(74),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(11),
      Q => reg1(75),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(12),
      Q => reg1(76),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(13),
      Q => reg1(77),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(14),
      Q => reg1(78),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(15),
      Q => reg1(79),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(7),
      Q => reg1(7),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(16),
      Q => reg1(80),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(17),
      Q => reg1(81),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(18),
      Q => reg1(82),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(19),
      Q => reg1(83),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(20),
      Q => reg1(84),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(21),
      Q => reg1(85),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(22),
      Q => reg1(86),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(23),
      Q => reg1(87),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(24),
      Q => reg1(88),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => m_axi_sg_rdata(25),
      Q => reg1(89),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(8),
      Q => reg1(8),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => current_bd(6),
      Q => reg1(96),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => current_bd(7),
      Q => reg1(97),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => current_bd(8),
      Q => reg1(98),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => current_bd(9),
      Q => reg1(99),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\GEN_MM2S.reg1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => queue_wren_new,
      D => \GEN_MM2S.reg1_reg[63]_0\(9),
      Q => reg1(9),
      R => \GEN_MM2S.reg1_reg[121]_0\(0)
    );
\curdesc_lsb_i[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => Q(4),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => \^gen_mm2s.queue_dout_new_reg[121]_0\(94),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(4),
      O => D(4)
    );
\curdesc_lsb_i[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => Q(5),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => \^gen_mm2s.queue_dout_new_reg[121]_0\(95),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(5),
      O => D(5)
    );
\curdesc_lsb_i[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => Q(6),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => \^gen_mm2s.queue_dout_new_reg[121]_0\(96),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(6),
      O => D(6)
    );
\curdesc_lsb_i[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => Q(7),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => \^gen_mm2s.queue_dout_new_reg[121]_0\(97),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(7),
      O => D(7)
    );
\curdesc_lsb_i[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => Q(8),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => \^gen_mm2s.queue_dout_new_reg[121]_0\(98),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(8),
      O => D(8)
    );
\curdesc_lsb_i[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => Q(9),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => \^gen_mm2s.queue_dout_new_reg[121]_0\(99),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(9),
      O => D(9)
    );
\curdesc_lsb_i[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => Q(10),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => \^gen_mm2s.queue_dout_new_reg[121]_0\(100),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(10),
      O => D(10)
    );
\curdesc_lsb_i[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => Q(11),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => \^gen_mm2s.queue_dout_new_reg[121]_0\(101),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(11),
      O => D(11)
    );
\curdesc_lsb_i[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => Q(12),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => \^gen_mm2s.queue_dout_new_reg[121]_0\(102),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(12),
      O => D(12)
    );
\curdesc_lsb_i[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => Q(13),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => \^gen_mm2s.queue_dout_new_reg[121]_0\(103),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(13),
      O => D(13)
    );
\curdesc_lsb_i[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => Q(14),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => \^gen_mm2s.queue_dout_new_reg[121]_0\(104),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(14),
      O => D(14)
    );
\curdesc_lsb_i[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => Q(15),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => \^gen_mm2s.queue_dout_new_reg[121]_0\(105),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(15),
      O => D(15)
    );
\curdesc_lsb_i[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => Q(16),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => \^gen_mm2s.queue_dout_new_reg[121]_0\(106),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(16),
      O => D(16)
    );
\curdesc_lsb_i[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => Q(17),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => \^gen_mm2s.queue_dout_new_reg[121]_0\(107),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(17),
      O => D(17)
    );
\curdesc_lsb_i[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => Q(18),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => \^gen_mm2s.queue_dout_new_reg[121]_0\(108),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(18),
      O => D(18)
    );
\curdesc_lsb_i[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => Q(19),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => \^gen_mm2s.queue_dout_new_reg[121]_0\(109),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(19),
      O => D(19)
    );
\curdesc_lsb_i[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => Q(20),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => \^gen_mm2s.queue_dout_new_reg[121]_0\(110),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(20),
      O => D(20)
    );
\curdesc_lsb_i[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => Q(21),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => \^gen_mm2s.queue_dout_new_reg[121]_0\(111),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(21),
      O => D(21)
    );
\curdesc_lsb_i[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => Q(22),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => \^gen_mm2s.queue_dout_new_reg[121]_0\(112),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(22),
      O => D(22)
    );
\curdesc_lsb_i[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => Q(23),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => \^gen_mm2s.queue_dout_new_reg[121]_0\(113),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(23),
      O => D(23)
    );
\curdesc_lsb_i[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => Q(24),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => \^gen_mm2s.queue_dout_new_reg[121]_0\(114),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(24),
      O => D(24)
    );
\curdesc_lsb_i[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => Q(25),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => \^gen_mm2s.queue_dout_new_reg[121]_0\(115),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(25),
      O => D(25)
    );
\curdesc_lsb_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => Q(0),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => \^gen_mm2s.queue_dout_new_reg[121]_0\(90),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(0),
      O => D(0)
    );
\curdesc_lsb_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => Q(1),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => \^gen_mm2s.queue_dout_new_reg[121]_0\(91),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(1),
      O => D(1)
    );
\curdesc_lsb_i[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => Q(2),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => \^gen_mm2s.queue_dout_new_reg[121]_0\(92),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(2),
      O => D(2)
    );
\curdesc_lsb_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => Q(3),
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => \^gen_mm2s.queue_dout_new_reg[121]_0\(93),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(3),
      O => D(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_sm is
  port (
    sig_sg2sgcntlr_ftch_idle : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_CH1_FETCH.ch1_active_i_reg_0\ : out STD_LOGIC;
    sg_ftch_error0 : out STD_LOGIC;
    \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0\ : out STD_LOGIC;
    \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0\ : out STD_LOGIC;
    \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0\ : out STD_LOGIC;
    sig_flush_sg_reg : out STD_LOGIC;
    \GEN_CH1_FETCH.ch1_active_i_reg_1\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \updt_error_addr_reg[31]\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : out STD_LOGIC;
    \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg_0\ : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    \ftch_error_addr_reg[31]_0\ : in STD_LOGIC;
    \GEN_CH1_FETCH.ch1_ftch_idle_reg_0\ : in STD_LOGIC;
    ch1_sg_idle : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ftch_done : in STD_LOGIC;
    \GEN_CH1_FETCH.ch1_active_i_reg_2\ : in STD_LOGIC;
    ch1_ftch_queue_empty : in STD_LOGIC;
    sig_sgcntlr2sg_desc_flush : in STD_LOGIC;
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ftch_error_addr_reg[31]_1\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \ftch_error_addr_reg[6]_0\ : in STD_LOGIC;
    \ftch_error_addr_reg[31]_2\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_rvalid : in STD_LOGIC;
    s_axis_ftch_cmd_tready : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ftch_stale_desc : in STD_LOGIC;
    ftch_slverr : in STD_LOGIC;
    ftch_decerr : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_sm;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_sm is
  signal \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ch1_fetch.gen_ch1_stale_check.ch1_stale_descriptor_reg_0\ : STD_LOGIC;
  signal \GEN_CH1_FETCH.ch1_active_i_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ch1_fetch.ch1_active_i_reg_0\ : STD_LOGIC;
  signal \^gen_ch1_fetch.ch1_active_i_reg_1\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\ : STD_LOGIC;
  signal \GEN_CH1_FETCH.ch1_ftch_idle_i_1_n_0\ : STD_LOGIC;
  signal \GEN_CH1_FETCH.ch1_ftch_idle_i_2_n_0\ : STD_LOGIC;
  signal \GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\ : STD_LOGIC;
  signal \GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\ : STD_LOGIC;
  signal \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ftch_error_addr[31]_i_1__0_n_0\ : STD_LOGIC;
  signal ftch_error_addr_1 : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal \ftch_ns__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sig_sg2sgcntlr_ftch_idle\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CURRENT_BD_32.current_bd[31]_i_1\ : label is "soft_lutpair322";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_ftch_cs_reg[0]\ : label is "fetch_error:11,fetch_status:10,idle:00,fetch_descriptor:01";
  attribute FSM_ENCODED_STATES of \FSM_sequential_ftch_cs_reg[1]\ : label is "fetch_error:11,fetch_status:10,idle:00,fetch_descriptor:01";
  attribute SOFT_HLUTNM of \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \GEN_CH1_FETCH.ch1_active_i_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \ftch_error_addr[10]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \ftch_error_addr[11]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \ftch_error_addr[12]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \ftch_error_addr[13]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \ftch_error_addr[14]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \ftch_error_addr[15]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \ftch_error_addr[16]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \ftch_error_addr[17]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \ftch_error_addr[18]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \ftch_error_addr[19]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \ftch_error_addr[20]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \ftch_error_addr[21]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \ftch_error_addr[22]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \ftch_error_addr[23]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \ftch_error_addr[24]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \ftch_error_addr[25]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \ftch_error_addr[26]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \ftch_error_addr[27]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \ftch_error_addr[28]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \ftch_error_addr[29]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \ftch_error_addr[30]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \ftch_error_addr[31]_i_2\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \ftch_error_addr[6]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \ftch_error_addr[6]_i_1__0\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \ftch_error_addr[7]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \ftch_error_addr[8]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \ftch_error_addr[9]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of sg_ftch_error_i_1 : label is "soft_lutpair323";
begin
  \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg_0\ <= \^gen_ch1_fetch.gen_ch1_stale_check.ch1_stale_descriptor_reg_0\;
  \GEN_CH1_FETCH.ch1_active_i_reg_0\ <= \^gen_ch1_fetch.ch1_active_i_reg_0\;
  \GEN_CH1_FETCH.ch1_active_i_reg_1\(26 downto 0) <= \^gen_ch1_fetch.ch1_active_i_reg_1\(26 downto 0);
  \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0\ <= \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\;
  \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0\ <= \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\;
  \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0\ <= \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  sig_sg2sgcntlr_ftch_idle <= \^sig_sg2sgcntlr_ftch_idle\;
\CURRENT_BD_32.current_bd[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ftch_error_addr_reg[31]_0\,
      I2 => \^q\(1),
      I3 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      O => E(0)
    );
\FSM_sequential_ftch_cs[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEF5FAF5FAF0FAF0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ftch_done,
      I2 => \ftch_error_addr_reg[31]_0\,
      I3 => \^q\(1),
      I4 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I5 => \GEN_CH1_FETCH.ch1_active_i_reg_2\,
      O => \ftch_ns__0\(0)
    );
\FSM_sequential_ftch_cs_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ftch_ns__0\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\FSM_sequential_ftch_cs_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \^q\(1),
      R => SR(0)
    );
\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => ftch_stale_desc,
      I1 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I2 => \^gen_ch1_fetch.gen_ch1_stale_check.ch1_stale_descriptor_reg_0\,
      O => \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1_n_0\
    );
\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1_n_0\,
      Q => \^gen_ch1_fetch.gen_ch1_stale_check.ch1_stale_descriptor_reg_0\,
      R => SR(0)
    );
\GEN_CH1_FETCH.ch1_active_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => \ftch_error_addr_reg[31]_0\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \GEN_CH1_FETCH.ch1_active_i_reg_2\,
      I4 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      O => \GEN_CH1_FETCH.ch1_active_i_i_1_n_0\
    );
\GEN_CH1_FETCH.ch1_active_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_CH1_FETCH.ch1_active_i_i_1_n_0\,
      Q => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      R => SR(0)
    );
\GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => ftch_decerr,
      I1 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      O => \GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1_n_0\
    );
\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1_n_0\,
      Q => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      R => SR(0)
    );
\GEN_CH1_FETCH.ch1_ftch_idle_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFDDFDDD"
    )
        port map (
      I0 => \GEN_CH1_FETCH.ch1_ftch_idle_reg_0\,
      I1 => \ftch_error_addr_reg[31]_0\,
      I2 => \GEN_CH1_FETCH.ch1_ftch_idle_i_2_n_0\,
      I3 => ch1_sg_idle,
      I4 => \^sig_sg2sgcntlr_ftch_idle\,
      I5 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      O => \GEN_CH1_FETCH.ch1_ftch_idle_i_1_n_0\
    );
\GEN_CH1_FETCH.ch1_ftch_idle_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A02AA000A22A"
    )
        port map (
      I0 => ch1_ftch_queue_empty,
      I1 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \GEN_CH1_FETCH.ch1_active_i_reg_2\,
      I5 => \ftch_error_addr_reg[31]_0\,
      O => \GEN_CH1_FETCH.ch1_ftch_idle_i_2_n_0\
    );
\GEN_CH1_FETCH.ch1_ftch_idle_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_CH1_FETCH.ch1_ftch_idle_i_1_n_0\,
      Q => \^sig_sg2sgcntlr_ftch_idle\,
      R => '0'
    );
\GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \ftch_error_addr_reg[31]_0\,
      I1 => ftch_done,
      I2 => \^gen_ch1_fetch.gen_ch1_stale_check.ch1_stale_descriptor_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      O => \GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1_n_0\
    );
\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1_n_0\,
      Q => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      R => SR(0)
    );
\GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => ftch_slverr,
      I1 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      O => \GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1_n_0\
    );
\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1_n_0\,
      Q => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      R => SR(0)
    );
\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B030B030B030B00"
    )
        port map (
      I0 => sig_sgcntlr2sg_desc_flush,
      I1 => \ftch_error_addr[31]_i_1__0_n_0\,
      I2 => \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2_n_0\,
      I3 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I4 => \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\(0),
      I5 => \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\(1),
      O => sig_flush_sg_reg
    );
\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0\(0),
      I1 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I2 => \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\(2),
      I3 => m_axi_sg_rdata(0),
      I4 => m_axi_sg_rvalid,
      I5 => \GEN_CH1_FETCH.ch1_ftch_idle_reg_0\,
      O => \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      O => \^gen_ch1_fetch.ch1_active_i_reg_1\(0)
    );
\ftch_error_addr[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[31]_1\(4),
      O => \^gen_ch1_fetch.ch1_active_i_reg_1\(5)
    );
\ftch_error_addr[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \ftch_error_addr_reg[31]_2\(4),
      I1 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => ftch_error_addr_1(10),
      O => \updt_error_addr_reg[31]\(4)
    );
\ftch_error_addr[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[31]_1\(5),
      O => \^gen_ch1_fetch.ch1_active_i_reg_1\(6)
    );
\ftch_error_addr[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \ftch_error_addr_reg[31]_2\(5),
      I1 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => ftch_error_addr_1(11),
      O => \updt_error_addr_reg[31]\(5)
    );
\ftch_error_addr[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[31]_1\(6),
      O => \^gen_ch1_fetch.ch1_active_i_reg_1\(7)
    );
\ftch_error_addr[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \ftch_error_addr_reg[31]_2\(6),
      I1 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => ftch_error_addr_1(12),
      O => \updt_error_addr_reg[31]\(6)
    );
\ftch_error_addr[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[31]_1\(7),
      O => \^gen_ch1_fetch.ch1_active_i_reg_1\(8)
    );
\ftch_error_addr[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \ftch_error_addr_reg[31]_2\(7),
      I1 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => ftch_error_addr_1(13),
      O => \updt_error_addr_reg[31]\(7)
    );
\ftch_error_addr[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[31]_1\(8),
      O => \^gen_ch1_fetch.ch1_active_i_reg_1\(9)
    );
\ftch_error_addr[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \ftch_error_addr_reg[31]_2\(8),
      I1 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => ftch_error_addr_1(14),
      O => \updt_error_addr_reg[31]\(8)
    );
\ftch_error_addr[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[31]_1\(9),
      O => \^gen_ch1_fetch.ch1_active_i_reg_1\(10)
    );
\ftch_error_addr[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \ftch_error_addr_reg[31]_2\(9),
      I1 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => ftch_error_addr_1(15),
      O => \updt_error_addr_reg[31]\(9)
    );
\ftch_error_addr[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[31]_1\(10),
      O => \^gen_ch1_fetch.ch1_active_i_reg_1\(11)
    );
\ftch_error_addr[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \ftch_error_addr_reg[31]_2\(10),
      I1 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => ftch_error_addr_1(16),
      O => \updt_error_addr_reg[31]\(10)
    );
\ftch_error_addr[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[31]_1\(11),
      O => \^gen_ch1_fetch.ch1_active_i_reg_1\(12)
    );
\ftch_error_addr[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \ftch_error_addr_reg[31]_2\(11),
      I1 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => ftch_error_addr_1(17),
      O => \updt_error_addr_reg[31]\(11)
    );
\ftch_error_addr[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[31]_1\(12),
      O => \^gen_ch1_fetch.ch1_active_i_reg_1\(13)
    );
\ftch_error_addr[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \ftch_error_addr_reg[31]_2\(12),
      I1 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => ftch_error_addr_1(18),
      O => \updt_error_addr_reg[31]\(12)
    );
\ftch_error_addr[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[31]_1\(13),
      O => \^gen_ch1_fetch.ch1_active_i_reg_1\(14)
    );
\ftch_error_addr[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \ftch_error_addr_reg[31]_2\(13),
      I1 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => ftch_error_addr_1(19),
      O => \updt_error_addr_reg[31]\(13)
    );
\ftch_error_addr[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[31]_1\(14),
      O => \^gen_ch1_fetch.ch1_active_i_reg_1\(15)
    );
\ftch_error_addr[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \ftch_error_addr_reg[31]_2\(14),
      I1 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => ftch_error_addr_1(20),
      O => \updt_error_addr_reg[31]\(14)
    );
\ftch_error_addr[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[31]_1\(15),
      O => \^gen_ch1_fetch.ch1_active_i_reg_1\(16)
    );
\ftch_error_addr[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \ftch_error_addr_reg[31]_2\(15),
      I1 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => ftch_error_addr_1(21),
      O => \updt_error_addr_reg[31]\(15)
    );
\ftch_error_addr[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[31]_1\(16),
      O => \^gen_ch1_fetch.ch1_active_i_reg_1\(17)
    );
\ftch_error_addr[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \ftch_error_addr_reg[31]_2\(16),
      I1 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => ftch_error_addr_1(22),
      O => \updt_error_addr_reg[31]\(16)
    );
\ftch_error_addr[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[31]_1\(17),
      O => \^gen_ch1_fetch.ch1_active_i_reg_1\(18)
    );
\ftch_error_addr[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \ftch_error_addr_reg[31]_2\(17),
      I1 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => ftch_error_addr_1(23),
      O => \updt_error_addr_reg[31]\(17)
    );
\ftch_error_addr[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[31]_1\(18),
      O => \^gen_ch1_fetch.ch1_active_i_reg_1\(19)
    );
\ftch_error_addr[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \ftch_error_addr_reg[31]_2\(18),
      I1 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => ftch_error_addr_1(24),
      O => \updt_error_addr_reg[31]\(18)
    );
\ftch_error_addr[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[31]_1\(19),
      O => \^gen_ch1_fetch.ch1_active_i_reg_1\(20)
    );
\ftch_error_addr[25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \ftch_error_addr_reg[31]_2\(19),
      I1 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => ftch_error_addr_1(25),
      O => \updt_error_addr_reg[31]\(19)
    );
\ftch_error_addr[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[31]_1\(20),
      O => \^gen_ch1_fetch.ch1_active_i_reg_1\(21)
    );
\ftch_error_addr[26]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \ftch_error_addr_reg[31]_2\(20),
      I1 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => ftch_error_addr_1(26),
      O => \updt_error_addr_reg[31]\(20)
    );
\ftch_error_addr[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[31]_1\(21),
      O => \^gen_ch1_fetch.ch1_active_i_reg_1\(22)
    );
\ftch_error_addr[27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \ftch_error_addr_reg[31]_2\(21),
      I1 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => ftch_error_addr_1(27),
      O => \updt_error_addr_reg[31]\(21)
    );
\ftch_error_addr[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[31]_1\(22),
      O => \^gen_ch1_fetch.ch1_active_i_reg_1\(23)
    );
\ftch_error_addr[28]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \ftch_error_addr_reg[31]_2\(22),
      I1 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => ftch_error_addr_1(28),
      O => \updt_error_addr_reg[31]\(22)
    );
\ftch_error_addr[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[31]_1\(23),
      O => \^gen_ch1_fetch.ch1_active_i_reg_1\(24)
    );
\ftch_error_addr[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \ftch_error_addr_reg[31]_2\(23),
      I1 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => ftch_error_addr_1(29),
      O => \updt_error_addr_reg[31]\(23)
    );
\ftch_error_addr[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[31]_1\(24),
      O => \^gen_ch1_fetch.ch1_active_i_reg_1\(25)
    );
\ftch_error_addr[30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \ftch_error_addr_reg[31]_2\(24),
      I1 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => ftch_error_addr_1(30),
      O => \updt_error_addr_reg[31]\(24)
    );
\ftch_error_addr[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I3 => \ftch_error_addr_reg[6]_0\,
      O => \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_1\(0)
    );
\ftch_error_addr[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^q\(1),
      I1 => \ftch_error_addr_reg[31]_0\,
      I2 => \^q\(0),
      O => \ftch_error_addr[31]_i_1__0_n_0\
    );
\ftch_error_addr[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[31]_1\(25),
      O => \^gen_ch1_fetch.ch1_active_i_reg_1\(26)
    );
\ftch_error_addr[31]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \ftch_error_addr_reg[31]_2\(25),
      I1 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => ftch_error_addr_1(31),
      O => \updt_error_addr_reg[31]\(25)
    );
\ftch_error_addr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[31]_1\(0),
      O => \^gen_ch1_fetch.ch1_active_i_reg_1\(1)
    );
\ftch_error_addr[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \ftch_error_addr_reg[31]_2\(0),
      I1 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => ftch_error_addr_1(6),
      O => \updt_error_addr_reg[31]\(0)
    );
\ftch_error_addr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[31]_1\(1),
      O => \^gen_ch1_fetch.ch1_active_i_reg_1\(2)
    );
\ftch_error_addr[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \ftch_error_addr_reg[31]_2\(1),
      I1 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => ftch_error_addr_1(7),
      O => \updt_error_addr_reg[31]\(1)
    );
\ftch_error_addr[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[31]_1\(2),
      O => \^gen_ch1_fetch.ch1_active_i_reg_1\(3)
    );
\ftch_error_addr[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \ftch_error_addr_reg[31]_2\(2),
      I1 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => ftch_error_addr_1(8),
      O => \updt_error_addr_reg[31]\(2)
    );
\ftch_error_addr[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[31]_1\(3),
      O => \^gen_ch1_fetch.ch1_active_i_reg_1\(4)
    );
\ftch_error_addr[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \ftch_error_addr_reg[31]_2\(3),
      I1 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I4 => ftch_error_addr_1(9),
      O => \updt_error_addr_reg[31]\(3)
    );
\ftch_error_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \^gen_ch1_fetch.ch1_active_i_reg_1\(5),
      Q => ftch_error_addr_1(10),
      R => SR(0)
    );
\ftch_error_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \^gen_ch1_fetch.ch1_active_i_reg_1\(6),
      Q => ftch_error_addr_1(11),
      R => SR(0)
    );
\ftch_error_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \^gen_ch1_fetch.ch1_active_i_reg_1\(7),
      Q => ftch_error_addr_1(12),
      R => SR(0)
    );
\ftch_error_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \^gen_ch1_fetch.ch1_active_i_reg_1\(8),
      Q => ftch_error_addr_1(13),
      R => SR(0)
    );
\ftch_error_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \^gen_ch1_fetch.ch1_active_i_reg_1\(9),
      Q => ftch_error_addr_1(14),
      R => SR(0)
    );
\ftch_error_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \^gen_ch1_fetch.ch1_active_i_reg_1\(10),
      Q => ftch_error_addr_1(15),
      R => SR(0)
    );
\ftch_error_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \^gen_ch1_fetch.ch1_active_i_reg_1\(11),
      Q => ftch_error_addr_1(16),
      R => SR(0)
    );
\ftch_error_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \^gen_ch1_fetch.ch1_active_i_reg_1\(12),
      Q => ftch_error_addr_1(17),
      R => SR(0)
    );
\ftch_error_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \^gen_ch1_fetch.ch1_active_i_reg_1\(13),
      Q => ftch_error_addr_1(18),
      R => SR(0)
    );
\ftch_error_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \^gen_ch1_fetch.ch1_active_i_reg_1\(14),
      Q => ftch_error_addr_1(19),
      R => SR(0)
    );
\ftch_error_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \^gen_ch1_fetch.ch1_active_i_reg_1\(15),
      Q => ftch_error_addr_1(20),
      R => SR(0)
    );
\ftch_error_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \^gen_ch1_fetch.ch1_active_i_reg_1\(16),
      Q => ftch_error_addr_1(21),
      R => SR(0)
    );
\ftch_error_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \^gen_ch1_fetch.ch1_active_i_reg_1\(17),
      Q => ftch_error_addr_1(22),
      R => SR(0)
    );
\ftch_error_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \^gen_ch1_fetch.ch1_active_i_reg_1\(18),
      Q => ftch_error_addr_1(23),
      R => SR(0)
    );
\ftch_error_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \^gen_ch1_fetch.ch1_active_i_reg_1\(19),
      Q => ftch_error_addr_1(24),
      R => SR(0)
    );
\ftch_error_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \^gen_ch1_fetch.ch1_active_i_reg_1\(20),
      Q => ftch_error_addr_1(25),
      R => SR(0)
    );
\ftch_error_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \^gen_ch1_fetch.ch1_active_i_reg_1\(21),
      Q => ftch_error_addr_1(26),
      R => SR(0)
    );
\ftch_error_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \^gen_ch1_fetch.ch1_active_i_reg_1\(22),
      Q => ftch_error_addr_1(27),
      R => SR(0)
    );
\ftch_error_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \^gen_ch1_fetch.ch1_active_i_reg_1\(23),
      Q => ftch_error_addr_1(28),
      R => SR(0)
    );
\ftch_error_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \^gen_ch1_fetch.ch1_active_i_reg_1\(24),
      Q => ftch_error_addr_1(29),
      R => SR(0)
    );
\ftch_error_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \^gen_ch1_fetch.ch1_active_i_reg_1\(25),
      Q => ftch_error_addr_1(30),
      R => SR(0)
    );
\ftch_error_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \^gen_ch1_fetch.ch1_active_i_reg_1\(26),
      Q => ftch_error_addr_1(31),
      R => SR(0)
    );
\ftch_error_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \^gen_ch1_fetch.ch1_active_i_reg_1\(1),
      Q => ftch_error_addr_1(6),
      R => SR(0)
    );
\ftch_error_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \^gen_ch1_fetch.ch1_active_i_reg_1\(2),
      Q => ftch_error_addr_1(7),
      R => SR(0)
    );
\ftch_error_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \^gen_ch1_fetch.ch1_active_i_reg_1\(3),
      Q => ftch_error_addr_1(8),
      R => SR(0)
    );
\ftch_error_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \^gen_ch1_fetch.ch1_active_i_reg_1\(4),
      Q => ftch_error_addr_1(9),
      R => SR(0)
    );
s_axis_ftch_cmd_tvalid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"555D000C"
    )
        port map (
      I0 => s_axis_ftch_cmd_tready,
      I1 => \^q\(0),
      I2 => \ftch_error_addr_reg[31]_0\,
      I3 => \^q\(1),
      I4 => s_axis_ftch_cmd_tvalid,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\
    );
sg_ftch_error_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_0\,
      I1 => \^gen_ch1_fetch.ch1_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch1_fetch.ch1_ftch_decerr_set_reg_0\,
      O => sg_ftch_error0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_intrpt is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\ : out STD_LOGIC;
    ch1_delay_cnt_en : out STD_LOGIC;
    \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch1_dly_fast_cnt0 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    ch1_delay_count0 : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0\ : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_reg2sg_irqthresh_wren : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_1\ : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_2\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_intrpt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_intrpt is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_dly_irq_set_i_reg_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ch1_dly_fast_incr : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[7]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[6]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\ : label is "soft_lutpair297";
begin
  E(0) <= \^e\(0);
  \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0\(7 downto 0) <= \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(7 downto 0);
  \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\ <= \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_dly_irq_set_i_reg_0\;
  Q(7 downto 0) <= \^q\(7 downto 0);
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(0),
      O => minusOp(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(0),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(1),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(0),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(1),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(2),
      O => minusOp(2)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(2),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(1),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(0),
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(3),
      O => minusOp(3)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(4),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(2),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(1),
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(0),
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(3),
      O => minusOp(4)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(4),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(2),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(1),
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(0),
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(3),
      I5 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(5),
      O => minusOp(5)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_2_n_0\,
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(6),
      O => minusOp(6)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(6),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_2_n_0\,
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(7),
      O => minusOp(7)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => ch1_dly_fast_cnt0,
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(8),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(7),
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_2_n_0\,
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(6),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(8),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(6),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_2_n_0\,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(7),
      O => minusOp(8)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => minusOp(0),
      Q => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(0),
      S => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1_n_0\,
      Q => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(1),
      S => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => minusOp(2),
      Q => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(2),
      S => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => minusOp(3),
      Q => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(3),
      S => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => minusOp(4),
      Q => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(4),
      S => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => minusOp(5),
      Q => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(5),
      S => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => minusOp(6),
      Q => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(6),
      S => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => minusOp(7),
      Q => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(7),
      S => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => minusOp(8),
      Q => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(8),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(6),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_2_n_0\,
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(7),
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(8),
      O => ch1_dly_fast_incr
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(5),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(3),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(0),
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(1),
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(2),
      I5 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(4),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_2_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => ch1_dly_fast_incr,
      Q => \^e\(0),
      R => ch1_dly_fast_cnt0
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0\,
      Q => ch1_delay_cnt_en,
      R => '0'
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(0),
      O => plusOp(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(0),
      I1 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(1),
      O => plusOp(1)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(2),
      I1 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(1),
      I2 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(0),
      O => plusOp(2)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(3),
      I1 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(0),
      I2 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(1),
      I3 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(2),
      O => plusOp(3)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(4),
      I1 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(2),
      I2 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(1),
      I3 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(0),
      I4 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(3),
      O => plusOp(4)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(5),
      I1 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(3),
      I2 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(0),
      I3 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(1),
      I4 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(2),
      I5 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(4),
      O => plusOp(5)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(6),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0\,
      O => plusOp(6)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(7),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0\,
      I2 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(6),
      O => plusOp(7)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(5),
      I1 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(3),
      I2 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(0),
      I3 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(1),
      I4 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(2),
      I5 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(4),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => plusOp(0),
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(0),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => plusOp(1),
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(1),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => plusOp(2),
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(2),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => plusOp(3),
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(3),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => plusOp(4),
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(4),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => plusOp(5),
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(5),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => plusOp(6),
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(6),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => plusOp(7),
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(7),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => ch1_delay_count0,
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_dly_irq_set_i_reg_0\,
      R => ch1_dly_fast_cnt0
    );
\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2_n_0\,
      I1 => \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_1\,
      I2 => \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_2\,
      I3 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_dly_irq_set_i_reg_0\,
      I4 => sig_reg2sg_irqthresh_wren,
      O => \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3_n_0\,
      O => \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1_n_0\,
      Q => \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_0\(0),
      R => '0'
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444444F"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0\,
      I1 => \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0\(0),
      I2 => \^q\(0),
      I3 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_dly_irq_set_i_reg_0\,
      I4 => sig_reg2sg_irqthresh_wren,
      O => \GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444444F44F"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0\,
      I1 => \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0\(1),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_dly_irq_set_i_reg_0\,
      I5 => sig_reg2sg_irqthresh_wren,
      O => \GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1FFE100"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0\,
      I4 => \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0\(2),
      O => \GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE01FFFFFE010000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0\,
      I5 => \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0\(3),
      O => \GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2_n_0\,
      I1 => \^q\(4),
      I2 => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0\,
      I3 => \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0\(4),
      O => \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_2_n_0\,
      I1 => \^q\(5),
      I2 => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0\,
      I3 => \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0\(5),
      O => \GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_2_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3_n_0\,
      I1 => \^q\(6),
      I2 => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0\,
      I3 => \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0\(6),
      O => \GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => \^q\(7),
      I1 => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3_n_0\,
      I2 => \^q\(6),
      I3 => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0\,
      I4 => \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0\(7),
      O => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sig_reg2sg_irqthresh_wren,
      I1 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_dly_irq_set_i_reg_0\,
      I2 => \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2_n_0\,
      O => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0\(0),
      D => \GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1_n_0\,
      Q => \^q\(0),
      S => SR(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0\(0),
      D => \GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0\(0),
      D => \GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0\(0),
      D => \GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1_n_0\,
      Q => \^q\(3),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0\(0),
      D => \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1_n_0\,
      Q => \^q\(4),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0\(0),
      D => \GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1_n_0\,
      Q => \^q\(5),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0\(0),
      D => \GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1_n_0\,
      Q => \^q\(6),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0\(0),
      D => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2_n_0\,
      Q => \^q\(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_rd_status_cntl is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_rsc2stat_status_valid : out STD_LOGIC;
    sig_coelsc_tag_reg1 : out STD_LOGIC;
    sig_rd_sts_decerr_reg0 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    sig_data2rsc_okay : in STD_LOGIC;
    sig_data2rsc_decerr : in STD_LOGIC;
    sig_data2rsc_slverr : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    sig_rd_sts_decerr_reg_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_rd_status_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_rd_status_cntl is
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_push_rd_sts_reg : STD_LOGIC;
  signal \sig_rd_sts_decerr_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_rd_sts_okay_reg0__0\ : STD_LOGIC;
  signal sig_rd_sts_slverr_reg0 : STD_LOGIC;
  signal sig_rsc2data_ready : STD_LOGIC;
  signal \^sig_rsc2stat_status_valid\ : STD_LOGIC;
begin
  D(2 downto 0) <= \^d\(2 downto 0);
  sig_rsc2stat_status_valid <= \^sig_rsc2stat_status_valid\;
sig_coelsc_okay_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sig_rsc2data_ready,
      I1 => sig_rd_sts_decerr_reg_reg_0,
      O => sig_coelsc_tag_reg1
    );
\sig_rd_sts_decerr_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^sig_rsc2stat_status_valid\,
      I1 => sig_stat2rsc_status_ready,
      I2 => sig_rd_sts_decerr_reg_reg_0,
      O => \sig_rd_sts_decerr_reg_i_1__0_n_0\
    );
sig_rd_sts_decerr_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_rsc2data_ready,
      I1 => sig_data2rsc_valid,
      O => sig_push_rd_sts_reg
    );
sig_rd_sts_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_decerr_reg0,
      Q => \^d\(0),
      R => \sig_rd_sts_decerr_reg_i_1__0_n_0\
    );
sig_rd_sts_okay_reg0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => sig_data2rsc_okay,
      I1 => sig_data2rsc_decerr,
      I2 => \^d\(0),
      I3 => \^d\(1),
      I4 => sig_data2rsc_slverr,
      O => \sig_rd_sts_okay_reg0__0\
    );
sig_rd_sts_okay_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => \sig_rd_sts_okay_reg0__0\,
      Q => \^d\(2),
      S => \sig_rd_sts_decerr_reg_i_1__0_n_0\
    );
sig_rd_sts_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => '0',
      Q => sig_rsc2data_ready,
      S => \sig_rd_sts_decerr_reg_i_1__0_n_0\
    );
sig_rd_sts_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_data2rsc_valid,
      Q => \^sig_rsc2stat_status_valid\,
      R => \sig_rd_sts_decerr_reg_i_1__0_n_0\
    );
sig_rd_sts_slverr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^d\(1),
      I1 => sig_data2rsc_slverr,
      O => sig_rd_sts_slverr_reg0
    );
sig_rd_sts_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_slverr_reg0,
      Q => \^d\(1),
      R => \sig_rd_sts_decerr_reg_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_rddata_cntl is
  port (
    m_axi_sg_rready : out STD_LOGIC;
    sig_data2rsc_okay : out STD_LOGIC;
    sig_data2rsc_decerr : out STD_LOGIC;
    sig_data2rsc_slverr : out STD_LOGIC;
    sig_data2rsc_valid : out STD_LOGIC;
    sig_rd_sts_decerr_reg0 : out STD_LOGIC;
    mm2s_rready_reg_0 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_coelsc_tag_reg1 : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_rddata_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_rddata_cntl is
  signal mm2s_rlast_del_i_1_n_0 : STD_LOGIC;
  signal sig_coelsc_decerr_reg0 : STD_LOGIC;
  signal sig_coelsc_okay_reg_i_2_n_0 : STD_LOGIC;
  signal sig_coelsc_slverr_reg0 : STD_LOGIC;
  signal \^sig_data2rsc_decerr\ : STD_LOGIC;
  signal \^sig_data2rsc_slverr\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_coelsc_decerr_reg_i_1 : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of sig_coelsc_slverr_reg_i_1 : label is "soft_lutpair306";
begin
  sig_data2rsc_decerr <= \^sig_data2rsc_decerr\;
  sig_data2rsc_slverr <= \^sig_data2rsc_slverr\;
mm2s_rlast_del_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_sg_rvalid,
      I1 => m_axi_sg_rlast,
      O => mm2s_rlast_del_i_1_n_0
    );
mm2s_rlast_del_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => mm2s_rlast_del_i_1_n_0,
      Q => sig_data2rsc_valid,
      R => mm2s_rready_reg_0
    );
mm2s_rready_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => '1',
      Q => m_axi_sg_rready,
      R => mm2s_rready_reg_0
    );
sig_coelsc_decerr_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => m_axi_sg_rresp(1),
      I1 => m_axi_sg_rresp(0),
      I2 => \^sig_data2rsc_decerr\,
      O => sig_coelsc_decerr_reg0
    );
sig_coelsc_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => m_axi_sg_rvalid,
      D => sig_coelsc_decerr_reg0,
      Q => \^sig_data2rsc_decerr\,
      R => sig_coelsc_tag_reg1
    );
sig_coelsc_okay_reg_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m_axi_sg_rresp(1),
      O => sig_coelsc_okay_reg_i_2_n_0
    );
sig_coelsc_okay_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => m_axi_sg_rvalid,
      D => sig_coelsc_okay_reg_i_2_n_0,
      Q => sig_data2rsc_okay,
      S => sig_coelsc_tag_reg1
    );
sig_coelsc_slverr_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => m_axi_sg_rresp(0),
      I1 => m_axi_sg_rresp(1),
      I2 => \^sig_data2rsc_slverr\,
      O => sig_coelsc_slverr_reg0
    );
sig_coelsc_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => m_axi_sg_rvalid,
      D => sig_coelsc_slverr_reg0,
      Q => \^sig_data2rsc_slverr\,
      R => sig_coelsc_tag_reg1
    );
sig_rd_sts_decerr_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_data2rsc_decerr\,
      I1 => D(0),
      O => sig_rd_sts_decerr_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_reset is
  port (
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 : out STD_LOGIC;
    sig_rst2dm_resetn : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_reset;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_reset is
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0\ : STD_LOGIC;
begin
  sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 <= \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0\;
sig_cmd_stat_rst_user_reg_n_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_rst2dm_resetn,
      Q => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0\,
      R => '0'
    );
\sig_strb_reg_out[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0\,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_scc is
  port (
    sig_cmd_reg_empty : out STD_LOGIC;
    sig_mstr2addr_cmd_valid : out STD_LOGIC;
    sig_cmd_burst_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd2addr_valid1_reg_0 : out STD_LOGIC;
    sm_set_error_reg_0 : out STD_LOGIC;
    sm_set_error : out STD_LOGIC;
    \sig_cmd_addr_reg_reg[31]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \sig_cmd_addr_reg_reg[6]_0\ : in STD_LOGIC;
    sig_load_input_cmd : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_btt_is_zero_reg_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 26 downto 0 );
    sig_posted_to_axi_2_reg : in STD_LOGIC;
    sig_addr2rsc_cmd_fifo_empty : in STD_LOGIC;
    sm_set_error_reg_1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_scc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_scc is
  signal sig_btt_is_zero_reg : STD_LOGIC;
  signal \^sig_mstr2addr_cmd_valid\ : STD_LOGIC;
  signal \^sm_set_error\ : STD_LOGIC;
  signal sm_set_error_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_addr_valid_reg_i_3 : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of sm_set_error_i_1 : label is "soft_lutpair305";
begin
  sig_mstr2addr_cmd_valid <= \^sig_mstr2addr_cmd_valid\;
  sm_set_error <= \^sm_set_error\;
sig_addr_valid_reg_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sm_set_error\,
      O => sm_set_error_reg_0
    );
sig_btt_is_zero_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => sig_btt_is_zero_reg_reg_0,
      Q => sig_btt_is_zero_reg,
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
sig_cmd2addr_valid1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => '1',
      Q => \^sig_mstr2addr_cmd_valid\,
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(5),
      Q => \sig_cmd_addr_reg_reg[31]_0\(4),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(6),
      Q => \sig_cmd_addr_reg_reg[31]_0\(5),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(7),
      Q => \sig_cmd_addr_reg_reg[31]_0\(6),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(8),
      Q => \sig_cmd_addr_reg_reg[31]_0\(7),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(9),
      Q => \sig_cmd_addr_reg_reg[31]_0\(8),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(10),
      Q => \sig_cmd_addr_reg_reg[31]_0\(9),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(11),
      Q => \sig_cmd_addr_reg_reg[31]_0\(10),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(12),
      Q => \sig_cmd_addr_reg_reg[31]_0\(11),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(13),
      Q => \sig_cmd_addr_reg_reg[31]_0\(12),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(14),
      Q => \sig_cmd_addr_reg_reg[31]_0\(13),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(15),
      Q => \sig_cmd_addr_reg_reg[31]_0\(14),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(16),
      Q => \sig_cmd_addr_reg_reg[31]_0\(15),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(17),
      Q => \sig_cmd_addr_reg_reg[31]_0\(16),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(18),
      Q => \sig_cmd_addr_reg_reg[31]_0\(17),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(19),
      Q => \sig_cmd_addr_reg_reg[31]_0\(18),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(20),
      Q => \sig_cmd_addr_reg_reg[31]_0\(19),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(21),
      Q => \sig_cmd_addr_reg_reg[31]_0\(20),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(22),
      Q => \sig_cmd_addr_reg_reg[31]_0\(21),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(23),
      Q => \sig_cmd_addr_reg_reg[31]_0\(22),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(24),
      Q => \sig_cmd_addr_reg_reg[31]_0\(23),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(25),
      Q => \sig_cmd_addr_reg_reg[31]_0\(24),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(26),
      Q => \sig_cmd_addr_reg_reg[31]_0\(25),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(1),
      Q => \sig_cmd_addr_reg_reg[31]_0\(0),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(2),
      Q => \sig_cmd_addr_reg_reg[31]_0\(1),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(3),
      Q => \sig_cmd_addr_reg_reg[31]_0\(2),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(4),
      Q => \sig_cmd_addr_reg_reg[31]_0\(3),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(0),
      Q => sig_cmd_burst_reg(0),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
sig_cmd_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => '0',
      Q => sig_cmd_reg_empty,
      S => \sig_cmd_addr_reg_reg[6]_0\
    );
sig_posted_to_axi_2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^sig_mstr2addr_cmd_valid\,
      I1 => sig_posted_to_axi_2_reg,
      I2 => sig_addr2rsc_cmd_fifo_empty,
      O => sig_cmd2addr_valid1_reg_0
    );
sm_set_error_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_btt_is_zero_reg,
      I1 => \^sm_set_error\,
      O => sm_set_error_i_1_n_0
    );
sm_set_error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sm_set_error_i_1_n_0,
      Q => \^sm_set_error\,
      R => sm_set_error_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_scc_wr is
  port (
    sig_cmd_reg_empty : out STD_LOGIC;
    sig_mstr2data_cmd_valid : out STD_LOGIC;
    \sig_cmd_addr_reg_reg[3]_0\ : out STD_LOGIC;
    sig_cmd2addr_valid1_reg_0 : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sm_set_error_reg_0 : out STD_LOGIC;
    sig_calc2dm_calc_err : out STD_LOGIC;
    \sig_cmd_addr_reg_reg[31]_0\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    \sig_cmd_addr_reg_reg[3]_1\ : in STD_LOGIC;
    sig_load_input_cmd : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_btt_is_zero : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 27 downto 0 );
    sig_posted_to_axi_2_reg : in STD_LOGIC;
    sig_data2all_tlast_error : in STD_LOGIC;
    sig_addr2wsc_cmd_fifo_empty : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_scc_wr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_scc_wr is
  signal sig_btt_is_zero_reg_reg_n_0 : STD_LOGIC;
  signal \^sig_calc2dm_calc_err\ : STD_LOGIC;
  signal \^sig_mstr2data_cmd_valid\ : STD_LOGIC;
  signal sm_set_error_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_addr_valid_reg_i_2__0\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \sig_addr_valid_reg_i_3__0\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \sig_posted_to_axi_2_i_1__0\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of sm_set_error_i_1 : label is "soft_lutpair309";
begin
  sig_calc2dm_calc_err <= \^sig_calc2dm_calc_err\;
  sig_mstr2data_cmd_valid <= \^sig_mstr2data_cmd_valid\;
\sig_addr_valid_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^sig_mstr2data_cmd_valid\,
      I1 => sig_addr2wsc_cmd_fifo_empty,
      I2 => sig_data2all_tlast_error,
      O => sig_push_addr_reg1_out
    );
\sig_addr_valid_reg_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_calc2dm_calc_err\,
      O => sm_set_error_reg_0
    );
sig_btt_is_zero_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => sig_btt_is_zero,
      Q => sig_btt_is_zero_reg_reg_n_0,
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
sig_cmd2addr_valid1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => '1',
      Q => \^sig_mstr2data_cmd_valid\,
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(6),
      Q => \sig_cmd_addr_reg_reg[31]_0\(5),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(7),
      Q => \sig_cmd_addr_reg_reg[31]_0\(6),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(8),
      Q => \sig_cmd_addr_reg_reg[31]_0\(7),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(9),
      Q => \sig_cmd_addr_reg_reg[31]_0\(8),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(10),
      Q => \sig_cmd_addr_reg_reg[31]_0\(9),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(11),
      Q => \sig_cmd_addr_reg_reg[31]_0\(10),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(12),
      Q => \sig_cmd_addr_reg_reg[31]_0\(11),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(13),
      Q => \sig_cmd_addr_reg_reg[31]_0\(12),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(14),
      Q => \sig_cmd_addr_reg_reg[31]_0\(13),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(15),
      Q => \sig_cmd_addr_reg_reg[31]_0\(14),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(16),
      Q => \sig_cmd_addr_reg_reg[31]_0\(15),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(17),
      Q => \sig_cmd_addr_reg_reg[31]_0\(16),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(18),
      Q => \sig_cmd_addr_reg_reg[31]_0\(17),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(19),
      Q => \sig_cmd_addr_reg_reg[31]_0\(18),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(20),
      Q => \sig_cmd_addr_reg_reg[31]_0\(19),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(21),
      Q => \sig_cmd_addr_reg_reg[31]_0\(20),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(22),
      Q => \sig_cmd_addr_reg_reg[31]_0\(21),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(23),
      Q => \sig_cmd_addr_reg_reg[31]_0\(22),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(24),
      Q => \sig_cmd_addr_reg_reg[31]_0\(23),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(25),
      Q => \sig_cmd_addr_reg_reg[31]_0\(24),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(26),
      Q => \sig_cmd_addr_reg_reg[31]_0\(25),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(27),
      Q => \sig_cmd_addr_reg_reg[31]_0\(26),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(0),
      Q => \sig_cmd_addr_reg_reg[3]_0\,
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(1),
      Q => \sig_cmd_addr_reg_reg[31]_0\(0),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(2),
      Q => \sig_cmd_addr_reg_reg[31]_0\(1),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(3),
      Q => \sig_cmd_addr_reg_reg[31]_0\(2),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(4),
      Q => \sig_cmd_addr_reg_reg[31]_0\(3),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => Q(5),
      Q => \sig_cmd_addr_reg_reg[31]_0\(4),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
sig_cmd_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => '0',
      Q => sig_cmd_reg_empty,
      S => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_posted_to_axi_2_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^sig_mstr2data_cmd_valid\,
      I1 => sig_posted_to_axi_2_reg,
      I2 => sig_data2all_tlast_error,
      I3 => sig_addr2wsc_cmd_fifo_empty,
      O => sig_cmd2addr_valid1_reg_0
    );
sm_set_error_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_btt_is_zero_reg_reg_n_0,
      I1 => \^sig_calc2dm_calc_err\,
      O => sm_set_error_i_1_n_0
    );
sm_set_error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sm_set_error_i_1_n_0,
      Q => \^sig_calc2dm_calc_err\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_cmdsts_if is
  port (
    updt_decerr : out STD_LOGIC;
    updt_interr : out STD_LOGIC;
    updt_slverr : out STD_LOGIC;
    s_axis_updt_cmd_tvalid : out STD_LOGIC;
    updt_done : out STD_LOGIC;
    ch1_updt_ioc_irq_set0 : out STD_LOGIC;
    updt_error_reg_0 : out STD_LOGIC;
    updt_error_reg_1 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    updt_decerr_i : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    updt_interr_i : in STD_LOGIC;
    updt_slverr_i : in STD_LOGIC;
    s_axis_updt_cmd_tvalid_reg_0 : in STD_LOGIC;
    updt_done_reg_0 : in STD_LOGIC;
    ch1_updt_ioc : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_cmdsts_if;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_cmdsts_if is
  signal \^updt_decerr\ : STD_LOGIC;
  signal \^updt_done\ : STD_LOGIC;
  signal updt_error_i_1_n_0 : STD_LOGIC;
  signal \^updt_error_reg_1\ : STD_LOGIC;
  signal \^updt_interr\ : STD_LOGIC;
  signal \^updt_slverr\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_updt_cs[0]_i_2\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_i_1\ : label is "soft_lutpair286";
begin
  updt_decerr <= \^updt_decerr\;
  updt_done <= \^updt_done\;
  updt_error_reg_1 <= \^updt_error_reg_1\;
  updt_interr <= \^updt_interr\;
  updt_slverr <= \^updt_slverr\;
\FSM_sequential_updt_cs[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => \^updt_error_reg_1\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^updt_done\,
      O => updt_error_reg_0
    );
\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^updt_done\,
      I1 => ch1_updt_ioc,
      O => ch1_updt_ioc_irq_set0
    );
s_axis_updt_cmd_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => s_axis_updt_cmd_tvalid_reg_0,
      Q => s_axis_updt_cmd_tvalid,
      R => SR(0)
    );
updt_decerr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => updt_decerr_i,
      Q => \^updt_decerr\,
      R => SR(0)
    );
updt_done_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => updt_done_reg_0,
      Q => \^updt_done\,
      R => '0'
    );
updt_error_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^updt_interr\,
      I1 => \^updt_decerr\,
      I2 => \^updt_slverr\,
      I3 => \^updt_error_reg_1\,
      O => updt_error_i_1_n_0
    );
updt_error_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => updt_error_i_1_n_0,
      Q => \^updt_error_reg_1\,
      R => SR(0)
    );
updt_interr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => updt_interr_i,
      Q => \^updt_interr\,
      R => SR(0)
    );
updt_slverr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => updt_slverr_i,
      Q => \^updt_slverr\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_queue is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ptr_queue_full : out STD_LOGIC;
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg_0\ : out STD_LOGIC;
    sts_queue_full : out STD_LOGIC;
    follower_full_mm2s : out STD_LOGIC;
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg_0\ : out STD_LOGIC;
    ch1_updt_ioc : out STD_LOGIC;
    ch1_dma_interr : out STD_LOGIC;
    ch1_dma_slverr : out STD_LOGIC;
    ch1_dma_decerr : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg_1\ : out STD_LOGIC;
    \updt_curdesc_reg[31]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_updt_active : in STD_LOGIC;
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    follower_full_mm2s0 : in STD_LOGIC;
    updt_ioc_reg_0 : in STD_LOGIC;
    updt_ioc_reg_1 : in STD_LOGIC;
    dma_decerr_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_CH1_UPDATE.ch1_updt_idle_reg\ : in STD_LOGIC;
    \FSM_sequential_pntr_cs_reg[1]_0\ : in STD_LOGIC;
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_queue;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_queue is
  signal \FSM_sequential_pntr_cs[0]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_q_for_sync.mm2s_channel.follower_empty_mm2s_reg_0\ : STD_LOGIC;
  signal \^gen_q_for_sync.mm2s_channel.ptr_queue_empty_reg_0\ : STD_LOGIC;
  signal \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1_n_0\ : STD_LOGIC;
  signal \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ch1_dma_decerr\ : STD_LOGIC;
  signal \^ch1_dma_interr\ : STD_LOGIC;
  signal \^ch1_dma_slverr\ : STD_LOGIC;
  signal \^ch1_updt_ioc\ : STD_LOGIC;
  signal dma_decerr_i_1_n_0 : STD_LOGIC;
  signal dma_interr_i_1_n_0 : STD_LOGIC;
  signal dma_slverr_i_1_n_0 : STD_LOGIC;
  signal pntr_cs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pntr_ns : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ptr_queue_dout : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal sts_queue_dout : STD_LOGIC_VECTOR ( 33 downto 28 );
  signal sts_queue_empty : STD_LOGIC;
  signal sts_rden : STD_LOGIC;
  signal updt_active_d1 : STD_LOGIC;
  signal updt_curdesc_wren_i_1_n_0 : STD_LOGIC;
  signal updt_ioc_i_1_n_0 : STD_LOGIC;
  signal writing_status : STD_LOGIC;
  signal writing_status_d1 : STD_LOGIC;
  signal writing_status_re_ch1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_pntr_cs[0]_i_1\ : label is "soft_lutpair295";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_pntr_cs_reg[0]\ : label is "read_curdesc_lsb:01,write_status:10,idle:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_pntr_cs_reg[1]\ : label is "read_curdesc_lsb:01,write_status:10,idle:00";
  attribute SOFT_HLUTNM of writing_status_d1_i_1 : label is "soft_lutpair295";
begin
  \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg_0\ <= \^gen_q_for_sync.mm2s_channel.follower_empty_mm2s_reg_0\;
  \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg_0\ <= \^gen_q_for_sync.mm2s_channel.ptr_queue_empty_reg_0\;
  Q(4 downto 0) <= \^q\(4 downto 0);
  ch1_dma_decerr <= \^ch1_dma_decerr\;
  ch1_dma_interr <= \^ch1_dma_interr\;
  ch1_dma_slverr <= \^ch1_dma_slverr\;
  ch1_updt_ioc <= \^ch1_updt_ioc\;
\FSM_sequential_pntr_cs[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55041104"
    )
        port map (
      I0 => pntr_cs(1),
      I1 => ch1_updt_active,
      I2 => updt_active_d1,
      I3 => pntr_cs(0),
      I4 => \^gen_q_for_sync.mm2s_channel.ptr_queue_empty_reg_0\,
      O => \FSM_sequential_pntr_cs[0]_i_1_n_0\
    );
\FSM_sequential_pntr_cs[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005050FF3F0000"
    )
        port map (
      I0 => \^gen_q_for_sync.mm2s_channel.ptr_queue_empty_reg_0\,
      I1 => \^q\(4),
      I2 => ch1_updt_active,
      I3 => \FSM_sequential_pntr_cs_reg[1]_0\,
      I4 => pntr_cs(1),
      I5 => pntr_cs(0),
      O => pntr_ns(1)
    );
\FSM_sequential_pntr_cs_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_sequential_pntr_cs[0]_i_1_n_0\,
      Q => pntr_cs(0),
      R => SR(0)
    );
\FSM_sequential_pntr_cs_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => pntr_ns(1),
      Q => pntr_cs(1),
      R => SR(0)
    );
\GEN_CH1_UPDATE.ch1_updt_idle_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^gen_q_for_sync.mm2s_channel.ptr_queue_empty_reg_0\,
      I1 => \^gen_q_for_sync.mm2s_channel.follower_empty_mm2s_reg_0\,
      I2 => \GEN_CH1_UPDATE.ch1_updt_idle_reg\,
      O => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg_1\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => '0',
      Q => \^gen_q_for_sync.mm2s_channel.follower_empty_mm2s_reg_0\,
      S => follower_full_mm2s0
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_q_for_sync.mm2s_channel.follower_empty_mm2s_reg_0\,
      I1 => sts_queue_empty,
      O => sts_rden
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => '1',
      Q => follower_full_mm2s,
      R => follower_full_mm2s0
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => sts_queue_dout(28),
      Q => \^q\(0),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => sts_queue_dout(29),
      Q => \^q\(1),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => sts_queue_dout(30),
      Q => \^q\(2),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => sts_queue_dout(31),
      Q => \^q\(3),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => sts_queue_dout(33),
      Q => \^q\(4),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0\(0),
      D => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0\(4),
      Q => ptr_queue_dout(10),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0\(0),
      D => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0\(5),
      Q => ptr_queue_dout(11),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0\(0),
      D => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0\(6),
      Q => ptr_queue_dout(12),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0\(0),
      D => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0\(7),
      Q => ptr_queue_dout(13),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0\(0),
      D => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0\(8),
      Q => ptr_queue_dout(14),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0\(0),
      D => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0\(9),
      Q => ptr_queue_dout(15),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0\(0),
      D => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0\(10),
      Q => ptr_queue_dout(16),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0\(0),
      D => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0\(11),
      Q => ptr_queue_dout(17),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0\(0),
      D => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0\(12),
      Q => ptr_queue_dout(18),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0\(0),
      D => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0\(13),
      Q => ptr_queue_dout(19),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0\(0),
      D => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0\(14),
      Q => ptr_queue_dout(20),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0\(0),
      D => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0\(15),
      Q => ptr_queue_dout(21),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0\(0),
      D => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0\(16),
      Q => ptr_queue_dout(22),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0\(0),
      D => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0\(17),
      Q => ptr_queue_dout(23),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0\(0),
      D => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0\(18),
      Q => ptr_queue_dout(24),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0\(0),
      D => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0\(19),
      Q => ptr_queue_dout(25),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0\(0),
      D => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0\(20),
      Q => ptr_queue_dout(26),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0\(0),
      D => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0\(21),
      Q => ptr_queue_dout(27),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0\(0),
      D => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0\(22),
      Q => ptr_queue_dout(28),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0\(0),
      D => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0\(23),
      Q => ptr_queue_dout(29),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0\(0),
      D => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0\(24),
      Q => ptr_queue_dout(30),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0\(0),
      D => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0\(25),
      Q => ptr_queue_dout(31),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0\(0),
      D => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0\(0),
      Q => ptr_queue_dout(6),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0\(0),
      D => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0\(1),
      Q => ptr_queue_dout(7),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0\(0),
      D => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0\(2),
      Q => ptr_queue_dout(8),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0\(0),
      D => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0\(3),
      Q => ptr_queue_dout(9),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0\(0),
      D => '0',
      Q => \^gen_q_for_sync.mm2s_channel.ptr_queue_empty_reg_0\,
      S => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1_n_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020FFFF"
    )
        port map (
      I0 => pntr_cs(0),
      I1 => \^gen_q_for_sync.mm2s_channel.ptr_queue_empty_reg_0\,
      I2 => ch1_updt_active,
      I3 => pntr_cs(1),
      I4 => updt_ioc_reg_1,
      O => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1_n_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0\(0),
      D => '1',
      Q => ptr_queue_full,
      R => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1_n_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_0\(0),
      D => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]_0\(0),
      Q => sts_queue_dout(28),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_0\(0),
      D => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]_0\(1),
      Q => sts_queue_dout(29),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_0\(0),
      D => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]_0\(2),
      Q => sts_queue_dout(30),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_0\(0),
      D => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]_0\(3),
      Q => sts_queue_dout(31),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_0\(0),
      D => '1',
      Q => sts_queue_dout(33),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_0\(0),
      D => '0',
      Q => sts_queue_empty,
      S => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1_n_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => sts_queue_empty,
      I1 => \^gen_q_for_sync.mm2s_channel.follower_empty_mm2s_reg_0\,
      I2 => updt_ioc_reg_1,
      O => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1_n_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_0\(0),
      D => '1',
      Q => sts_queue_full,
      R => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1_n_0\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => ch1_updt_active,
      Q => updt_active_d1,
      R => SR(0)
    );
dma_decerr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => updt_ioc_reg_1,
      I1 => \^q\(2),
      I2 => writing_status_re_ch1,
      I3 => \^ch1_dma_decerr\,
      I4 => dma_decerr_reg_0(2),
      O => dma_decerr_i_1_n_0
    );
dma_decerr_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => dma_decerr_i_1_n_0,
      Q => \^ch1_dma_decerr\,
      R => '0'
    );
dma_interr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => updt_ioc_reg_1,
      I1 => \^q\(0),
      I2 => writing_status_re_ch1,
      I3 => \^ch1_dma_interr\,
      I4 => dma_decerr_reg_0(0),
      O => dma_interr_i_1_n_0
    );
dma_interr_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => dma_interr_i_1_n_0,
      Q => \^ch1_dma_interr\,
      R => '0'
    );
dma_slverr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => updt_ioc_reg_1,
      I1 => \^q\(1),
      I2 => writing_status_re_ch1,
      I3 => \^ch1_dma_slverr\,
      I4 => dma_decerr_reg_0(1),
      O => dma_slverr_i_1_n_0
    );
dma_slverr_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => dma_slverr_i_1_n_0,
      Q => \^ch1_dma_slverr\,
      R => '0'
    );
\updt_curdesc_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_wren_i_1_n_0,
      D => ptr_queue_dout(10),
      Q => \updt_curdesc_reg[31]_0\(4),
      R => SR(0)
    );
\updt_curdesc_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_wren_i_1_n_0,
      D => ptr_queue_dout(11),
      Q => \updt_curdesc_reg[31]_0\(5),
      R => SR(0)
    );
\updt_curdesc_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_wren_i_1_n_0,
      D => ptr_queue_dout(12),
      Q => \updt_curdesc_reg[31]_0\(6),
      R => SR(0)
    );
\updt_curdesc_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_wren_i_1_n_0,
      D => ptr_queue_dout(13),
      Q => \updt_curdesc_reg[31]_0\(7),
      R => SR(0)
    );
\updt_curdesc_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_wren_i_1_n_0,
      D => ptr_queue_dout(14),
      Q => \updt_curdesc_reg[31]_0\(8),
      R => SR(0)
    );
\updt_curdesc_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_wren_i_1_n_0,
      D => ptr_queue_dout(15),
      Q => \updt_curdesc_reg[31]_0\(9),
      R => SR(0)
    );
\updt_curdesc_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_wren_i_1_n_0,
      D => ptr_queue_dout(16),
      Q => \updt_curdesc_reg[31]_0\(10),
      R => SR(0)
    );
\updt_curdesc_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_wren_i_1_n_0,
      D => ptr_queue_dout(17),
      Q => \updt_curdesc_reg[31]_0\(11),
      R => SR(0)
    );
\updt_curdesc_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_wren_i_1_n_0,
      D => ptr_queue_dout(18),
      Q => \updt_curdesc_reg[31]_0\(12),
      R => SR(0)
    );
\updt_curdesc_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_wren_i_1_n_0,
      D => ptr_queue_dout(19),
      Q => \updt_curdesc_reg[31]_0\(13),
      R => SR(0)
    );
\updt_curdesc_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_wren_i_1_n_0,
      D => ptr_queue_dout(20),
      Q => \updt_curdesc_reg[31]_0\(14),
      R => SR(0)
    );
\updt_curdesc_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_wren_i_1_n_0,
      D => ptr_queue_dout(21),
      Q => \updt_curdesc_reg[31]_0\(15),
      R => SR(0)
    );
\updt_curdesc_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_wren_i_1_n_0,
      D => ptr_queue_dout(22),
      Q => \updt_curdesc_reg[31]_0\(16),
      R => SR(0)
    );
\updt_curdesc_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_wren_i_1_n_0,
      D => ptr_queue_dout(23),
      Q => \updt_curdesc_reg[31]_0\(17),
      R => SR(0)
    );
\updt_curdesc_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_wren_i_1_n_0,
      D => ptr_queue_dout(24),
      Q => \updt_curdesc_reg[31]_0\(18),
      R => SR(0)
    );
\updt_curdesc_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_wren_i_1_n_0,
      D => ptr_queue_dout(25),
      Q => \updt_curdesc_reg[31]_0\(19),
      R => SR(0)
    );
\updt_curdesc_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_wren_i_1_n_0,
      D => ptr_queue_dout(26),
      Q => \updt_curdesc_reg[31]_0\(20),
      R => SR(0)
    );
\updt_curdesc_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_wren_i_1_n_0,
      D => ptr_queue_dout(27),
      Q => \updt_curdesc_reg[31]_0\(21),
      R => SR(0)
    );
\updt_curdesc_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_wren_i_1_n_0,
      D => ptr_queue_dout(28),
      Q => \updt_curdesc_reg[31]_0\(22),
      R => SR(0)
    );
\updt_curdesc_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_wren_i_1_n_0,
      D => ptr_queue_dout(29),
      Q => \updt_curdesc_reg[31]_0\(23),
      R => SR(0)
    );
\updt_curdesc_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_wren_i_1_n_0,
      D => ptr_queue_dout(30),
      Q => \updt_curdesc_reg[31]_0\(24),
      R => SR(0)
    );
\updt_curdesc_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_wren_i_1_n_0,
      D => ptr_queue_dout(31),
      Q => \updt_curdesc_reg[31]_0\(25),
      R => SR(0)
    );
\updt_curdesc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_wren_i_1_n_0,
      D => ptr_queue_dout(6),
      Q => \updt_curdesc_reg[31]_0\(0),
      R => SR(0)
    );
\updt_curdesc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_wren_i_1_n_0,
      D => ptr_queue_dout(7),
      Q => \updt_curdesc_reg[31]_0\(1),
      R => SR(0)
    );
\updt_curdesc_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_wren_i_1_n_0,
      D => ptr_queue_dout(8),
      Q => \updt_curdesc_reg[31]_0\(2),
      R => SR(0)
    );
\updt_curdesc_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_curdesc_wren_i_1_n_0,
      D => ptr_queue_dout(9),
      Q => \updt_curdesc_reg[31]_0\(3),
      R => SR(0)
    );
updt_curdesc_wren_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => pntr_cs(1),
      I1 => ch1_updt_active,
      I2 => \^gen_q_for_sync.mm2s_channel.ptr_queue_empty_reg_0\,
      I3 => pntr_cs(0),
      O => updt_curdesc_wren_i_1_n_0
    );
updt_curdesc_wren_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => updt_curdesc_wren_i_1_n_0,
      Q => E(0),
      R => SR(0)
    );
updt_ioc_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40444000"
    )
        port map (
      I0 => updt_ioc_reg_0,
      I1 => updt_ioc_reg_1,
      I2 => \^q\(3),
      I3 => writing_status_re_ch1,
      I4 => \^ch1_updt_ioc\,
      O => updt_ioc_i_1_n_0
    );
updt_ioc_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => pntr_cs(0),
      I1 => pntr_cs(1),
      I2 => ch1_updt_active,
      I3 => writing_status_d1,
      O => writing_status_re_ch1
    );
updt_ioc_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => updt_ioc_i_1_n_0,
      Q => \^ch1_updt_ioc\,
      R => '0'
    );
writing_status_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pntr_cs(1),
      I1 => pntr_cs(0),
      O => writing_status
    );
writing_status_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => writing_status,
      Q => writing_status_d1,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_sm is
  port (
    \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_0\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_active_i_reg_0\ : out STD_LOGIC;
    sig_sg2sgcntlr_updt_idle : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_pulse_trigger : out STD_LOGIC;
    sig_do_shutdown : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_1\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0\ : out STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_1\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_1\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_2\ : out STD_LOGIC;
    \update_address_reg[31]_0\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    \updt_error_addr_reg[31]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_updt_ioc_irq_set0 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    \FSM_sequential_updt_cs_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_updt_cs_reg[2]_0\ : in STD_LOGIC;
    updt_done : in STD_LOGIC;
    sig_reg2sg_irqthresh_wren : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]\ : in STD_LOGIC;
    sig_to_edge_detect_reg : in STD_LOGIC;
    sig_rst2sgcntl_halt : in STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_idle_reg_0\ : in STD_LOGIC;
    \cdma_tvect_out[10]_INST_0_i_2_0\ : in STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_idle_reg_1\ : in STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_idle_reg_2\ : in STD_LOGIC;
    follower_empty_mm2s : in STD_LOGIC;
    ptr_queue_empty : in STD_LOGIC;
    \m_axi_sg_wdata[31]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_updt_cmd_tready : in STD_LOGIC;
    s_axis_updt_cmd_tvalid : in STD_LOGIC;
    sg_interr_reg : in STD_LOGIC;
    sg_interr_reg_0 : in STD_LOGIC;
    sg_slverr_reg : in STD_LOGIC;
    sg_slverr_reg_0 : in STD_LOGIC;
    sg_decerr_reg : in STD_LOGIC;
    sg_decerr_reg_0 : in STD_LOGIC;
    \update_address_reg[31]_1\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    updt_interr : in STD_LOGIC;
    updt_slverr : in STD_LOGIC;
    updt_decerr : in STD_LOGIC;
    ch1_dma_interr : in STD_LOGIC;
    ch1_dma_slverr : in STD_LOGIC;
    ch1_dma_decerr : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_sm;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_sm is
  signal \FSM_sequential_updt_cs[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_updt_cs[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_updt_cs[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_CH1_UPDATE.ch1_active_i_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ch1_update.ch1_active_i_reg_0\ : STD_LOGIC;
  signal \GEN_CH1_UPDATE.ch1_dma_decerr_set_i_2_n_0\ : STD_LOGIC;
  signal \^gen_ch1_update.ch1_dma_decerr_set_reg_0\ : STD_LOGIC;
  signal \GEN_CH1_UPDATE.ch1_dma_interr_set_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ch1_update.ch1_dma_interr_set_reg_0\ : STD_LOGIC;
  signal \GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ch1_update.ch1_dma_slverr_set_reg_0\ : STD_LOGIC;
  signal \GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ch1_update.ch1_updt_decerr_set_reg_1\ : STD_LOGIC;
  signal \GEN_CH1_UPDATE.ch1_updt_idle_i_1_n_0\ : STD_LOGIC;
  signal \GEN_CH1_UPDATE.ch1_updt_idle_i_3_n_0\ : STD_LOGIC;
  signal \GEN_CH1_UPDATE.ch1_updt_interr_set_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ch1_update.ch1_updt_interr_set_reg_0\ : STD_LOGIC;
  signal \^gen_ch1_update.ch1_updt_ioc_irq_set_reg_0\ : STD_LOGIC;
  signal \GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ch1_update.ch1_updt_slverr_set_reg_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \cdma_tvect_out[10]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \^sig_sg2sgcntlr_updt_idle\ : STD_LOGIC;
  signal \^update_address_reg[31]_0\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal updt_cmnd_wr : STD_LOGIC;
  signal updt_cs : STD_LOGIC_VECTOR ( 2 to 2 );
  signal updt_ns : STD_LOGIC_VECTOR ( 2 to 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_updt_cs[2]_i_1\ : label is "soft_lutpair287";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_updt_cs_reg[0]\ : label is "get_update_pntr:001,update_descriptor:010,update_error:100,update_status:011,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_updt_cs_reg[1]\ : label is "get_update_pntr:001,update_descriptor:010,update_error:100,update_status:011,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_updt_cs_reg[2]\ : label is "get_update_pntr:001,update_descriptor:010,update_error:100,update_status:011,idle:000";
  attribute SOFT_HLUTNM of \GEN_CH1_UPDATE.ch1_dma_decerr_set_i_2\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \GEN_CH1_UPDATE.ch1_dma_interr_set_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \GEN_CH1_UPDATE.ch1_updt_idle_i_3\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \GEN_CH1_UPDATE.ch1_updt_interr_set_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \I_REGISTER_BLOCK/sg_decerr_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \I_REGISTER_BLOCK/sg_interr_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \I_REGISTER_BLOCK/sg_slverr_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \cdma_tvect_out[10]_INST_0_i_2\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \m_axi_sg_wdata[28]_INST_0\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \m_axi_sg_wdata[29]_INST_0\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \m_axi_sg_wdata[30]_INST_0\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \m_axi_sg_wdata[31]_INST_0\ : label is "soft_lutpair293";
begin
  \GEN_CH1_UPDATE.ch1_active_i_reg_0\ <= \^gen_ch1_update.ch1_active_i_reg_0\;
  \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0\ <= \^gen_ch1_update.ch1_dma_decerr_set_reg_0\;
  \GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0\ <= \^gen_ch1_update.ch1_dma_interr_set_reg_0\;
  \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0\ <= \^gen_ch1_update.ch1_dma_slverr_set_reg_0\;
  \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_1\ <= \^gen_ch1_update.ch1_updt_decerr_set_reg_1\;
  \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0\ <= \^gen_ch1_update.ch1_updt_interr_set_reg_0\;
  \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_0\ <= \^gen_ch1_update.ch1_updt_ioc_irq_set_reg_0\;
  \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0\ <= \^gen_ch1_update.ch1_updt_slverr_set_reg_0\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  sig_sg2sgcntlr_updt_idle <= \^sig_sg2sgcntlr_updt_idle\;
  \update_address_reg[31]_0\(26 downto 0) <= \^update_address_reg[31]_0\(26 downto 0);
\DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_sg2sgcntlr_updt_idle\,
      I1 => sig_to_edge_detect_reg,
      O => sig_pulse_trigger
    );
\FSM_sequential_updt_cs[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444454455555555"
    )
        port map (
      I0 => updt_cs(2),
      I1 => \FSM_sequential_updt_cs_reg[0]_0\,
      I2 => E(0),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \FSM_sequential_updt_cs[0]_i_3_n_0\,
      O => \FSM_sequential_updt_cs[0]_i_1_n_0\
    );
\FSM_sequential_updt_cs[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \GEN_CH1_UPDATE.ch1_updt_idle_reg_0\,
      I1 => follower_empty_mm2s,
      I2 => ptr_queue_empty,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \FSM_sequential_updt_cs_reg[2]_0\,
      O => \FSM_sequential_updt_cs[0]_i_3_n_0\
    );
\FSM_sequential_updt_cs[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0510151000101010"
    )
        port map (
      I0 => updt_cs(2),
      I1 => \FSM_sequential_updt_cs_reg[2]_0\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => updt_done,
      I5 => E(0),
      O => \FSM_sequential_updt_cs[1]_i_1_n_0\
    );
\FSM_sequential_updt_cs[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => updt_cs(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \FSM_sequential_updt_cs_reg[2]_0\,
      O => updt_ns(2)
    );
\FSM_sequential_updt_cs_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_sequential_updt_cs[0]_i_1_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\FSM_sequential_updt_cs_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_sequential_updt_cs[1]_i_1_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\FSM_sequential_updt_cs_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => updt_ns(2),
      Q => updt_cs(2),
      R => SR(0)
    );
\GEN_CH1_UPDATE.ch1_active_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444000C"
    )
        port map (
      I0 => updt_done,
      I1 => \GEN_CH1_UPDATE.ch1_updt_idle_reg_1\,
      I2 => \FSM_sequential_updt_cs[0]_i_3_n_0\,
      I3 => updt_cs(2),
      I4 => \^gen_ch1_update.ch1_active_i_reg_0\,
      O => \GEN_CH1_UPDATE.ch1_active_i_i_1_n_0\
    );
\GEN_CH1_UPDATE.ch1_active_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_CH1_UPDATE.ch1_active_i_i_1_n_0\,
      Q => \^gen_ch1_update.ch1_active_i_reg_0\,
      R => '0'
    );
\GEN_CH1_UPDATE.ch1_dma_decerr_set_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => ch1_dma_decerr,
      I1 => updt_done,
      I2 => \^gen_ch1_update.ch1_dma_decerr_set_reg_0\,
      O => \GEN_CH1_UPDATE.ch1_dma_decerr_set_i_2_n_0\
    );
\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_CH1_UPDATE.ch1_dma_decerr_set_i_2_n_0\,
      Q => \^gen_ch1_update.ch1_dma_decerr_set_reg_0\,
      R => SR(0)
    );
\GEN_CH1_UPDATE.ch1_dma_interr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => ch1_dma_interr,
      I1 => updt_done,
      I2 => \^gen_ch1_update.ch1_dma_interr_set_reg_0\,
      O => \GEN_CH1_UPDATE.ch1_dma_interr_set_i_1_n_0\
    );
\GEN_CH1_UPDATE.ch1_dma_interr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_CH1_UPDATE.ch1_dma_interr_set_i_1_n_0\,
      Q => \^gen_ch1_update.ch1_dma_interr_set_reg_0\,
      R => SR(0)
    );
\GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => ch1_dma_slverr,
      I1 => updt_done,
      I2 => \^gen_ch1_update.ch1_dma_slverr_set_reg_0\,
      O => \GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1_n_0\
    );
\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1_n_0\,
      Q => \^gen_ch1_update.ch1_dma_slverr_set_reg_0\,
      R => SR(0)
    );
\GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => updt_decerr,
      I1 => \^gen_ch1_update.ch1_active_i_reg_0\,
      I2 => \^gen_ch1_update.ch1_updt_decerr_set_reg_1\,
      O => \GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1_n_0\
    );
\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1_n_0\,
      Q => \^gen_ch1_update.ch1_updt_decerr_set_reg_1\,
      R => SR(0)
    );
\GEN_CH1_UPDATE.ch1_updt_idle_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFDDDFD"
    )
        port map (
      I0 => \GEN_CH1_UPDATE.ch1_updt_idle_reg_1\,
      I1 => \GEN_CH1_UPDATE.ch1_updt_idle_reg_0\,
      I2 => \GEN_CH1_UPDATE.ch1_updt_idle_reg_2\,
      I3 => \GEN_CH1_UPDATE.ch1_updt_idle_i_3_n_0\,
      I4 => \^sig_sg2sgcntlr_updt_idle\,
      I5 => \FSM_sequential_updt_cs_reg[2]_0\,
      O => \GEN_CH1_UPDATE.ch1_updt_idle_i_1_n_0\
    );
\GEN_CH1_UPDATE.ch1_updt_idle_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBCCFBC8"
    )
        port map (
      I0 => updt_cs(2),
      I1 => \^q\(1),
      I2 => \^gen_ch1_update.ch1_active_i_reg_0\,
      I3 => \^q\(0),
      I4 => \FSM_sequential_updt_cs_reg[2]_0\,
      O => \GEN_CH1_UPDATE.ch1_updt_idle_i_3_n_0\
    );
\GEN_CH1_UPDATE.ch1_updt_idle_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_CH1_UPDATE.ch1_updt_idle_i_1_n_0\,
      Q => \^sig_sg2sgcntlr_updt_idle\,
      R => '0'
    );
\GEN_CH1_UPDATE.ch1_updt_interr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => updt_interr,
      I1 => \^gen_ch1_update.ch1_active_i_reg_0\,
      I2 => \^gen_ch1_update.ch1_updt_interr_set_reg_0\,
      O => \GEN_CH1_UPDATE.ch1_updt_interr_set_i_1_n_0\
    );
\GEN_CH1_UPDATE.ch1_updt_interr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_CH1_UPDATE.ch1_updt_interr_set_i_1_n_0\,
      Q => \^gen_ch1_update.ch1_updt_interr_set_reg_0\,
      R => SR(0)
    );
\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => ch1_updt_ioc_irq_set0,
      Q => \^gen_ch1_update.ch1_updt_ioc_irq_set_reg_0\,
      R => SR(0)
    );
\GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => updt_slverr,
      I1 => \^gen_ch1_update.ch1_active_i_reg_0\,
      I2 => \^gen_ch1_update.ch1_updt_slverr_set_reg_0\,
      O => \GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1_n_0\
    );
\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1_n_0\,
      Q => \^gen_ch1_update.ch1_updt_slverr_set_reg_0\,
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^gen_ch1_update.ch1_updt_ioc_irq_set_reg_0\,
      I1 => sig_reg2sg_irqthresh_wren,
      I2 => \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]\,
      O => \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_1\(0)
    );
\I_REGISTER_BLOCK/sg_decerr_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^gen_ch1_update.ch1_updt_decerr_set_reg_1\,
      I1 => sg_decerr_reg,
      I2 => sg_decerr_reg_0,
      O => \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_2\
    );
\I_REGISTER_BLOCK/sg_interr_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^gen_ch1_update.ch1_updt_interr_set_reg_0\,
      I1 => sg_interr_reg,
      I2 => sg_interr_reg_0,
      O => \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_1\
    );
\I_REGISTER_BLOCK/sg_slverr_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^gen_ch1_update.ch1_updt_slverr_set_reg_0\,
      I1 => sg_slverr_reg,
      I2 => sg_slverr_reg_0,
      O => \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_1\
    );
\cdma_tvect_out[10]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^gen_ch1_update.ch1_dma_decerr_set_reg_0\,
      I1 => sig_rst2sgcntl_halt,
      I2 => \cdma_tvect_out[10]_INST_0_i_4_n_0\,
      O => sig_do_shutdown
    );
\cdma_tvect_out[10]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^gen_ch1_update.ch1_dma_interr_set_reg_0\,
      I1 => \^gen_ch1_update.ch1_dma_slverr_set_reg_0\,
      I2 => \GEN_CH1_UPDATE.ch1_updt_idle_reg_0\,
      I3 => \FSM_sequential_updt_cs_reg[2]_0\,
      I4 => \cdma_tvect_out[10]_INST_0_i_2_0\,
      O => \cdma_tvect_out[10]_INST_0_i_4_n_0\
    );
\ftch_error_addr[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^gen_ch1_update.ch1_updt_decerr_set_reg_1\,
      I1 => \^gen_ch1_update.ch1_updt_slverr_set_reg_0\,
      I2 => \^gen_ch1_update.ch1_dma_decerr_set_reg_0\,
      I3 => \^gen_ch1_update.ch1_updt_interr_set_reg_0\,
      I4 => \^gen_ch1_update.ch1_dma_interr_set_reg_0\,
      I5 => \^gen_ch1_update.ch1_dma_slverr_set_reg_0\,
      O => \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0\
    );
\m_axi_sg_wdata[28]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_update.ch1_active_i_reg_0\,
      I1 => \m_axi_sg_wdata[31]\(0),
      O => m_axi_sg_wdata(0)
    );
\m_axi_sg_wdata[29]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_update.ch1_active_i_reg_0\,
      I1 => \m_axi_sg_wdata[31]\(1),
      O => m_axi_sg_wdata(1)
    );
\m_axi_sg_wdata[30]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_update.ch1_active_i_reg_0\,
      I1 => \m_axi_sg_wdata[31]\(2),
      O => m_axi_sg_wdata(2)
    );
\m_axi_sg_wdata[31]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch1_update.ch1_active_i_reg_0\,
      I1 => \m_axi_sg_wdata[31]\(3),
      O => m_axi_sg_wdata(3)
    );
s_axis_updt_cmd_tvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555575500000300"
    )
        port map (
      I0 => s_axis_updt_cmd_tready,
      I1 => updt_cs(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \FSM_sequential_updt_cs_reg[2]_0\,
      I5 => s_axis_updt_cmd_tvalid,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\
    );
\update_address_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(4),
      Q => \^update_address_reg[31]_0\(5),
      R => SR(0)
    );
\update_address_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(5),
      Q => \^update_address_reg[31]_0\(6),
      R => SR(0)
    );
\update_address_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(6),
      Q => \^update_address_reg[31]_0\(7),
      R => SR(0)
    );
\update_address_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(7),
      Q => \^update_address_reg[31]_0\(8),
      R => SR(0)
    );
\update_address_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(8),
      Q => \^update_address_reg[31]_0\(9),
      R => SR(0)
    );
\update_address_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(9),
      Q => \^update_address_reg[31]_0\(10),
      R => SR(0)
    );
\update_address_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(10),
      Q => \^update_address_reg[31]_0\(11),
      R => SR(0)
    );
\update_address_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(11),
      Q => \^update_address_reg[31]_0\(12),
      R => SR(0)
    );
\update_address_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(12),
      Q => \^update_address_reg[31]_0\(13),
      R => SR(0)
    );
\update_address_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(13),
      Q => \^update_address_reg[31]_0\(14),
      R => SR(0)
    );
\update_address_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(14),
      Q => \^update_address_reg[31]_0\(15),
      R => SR(0)
    );
\update_address_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(15),
      Q => \^update_address_reg[31]_0\(16),
      R => SR(0)
    );
\update_address_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(16),
      Q => \^update_address_reg[31]_0\(17),
      R => SR(0)
    );
\update_address_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(17),
      Q => \^update_address_reg[31]_0\(18),
      R => SR(0)
    );
\update_address_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(18),
      Q => \^update_address_reg[31]_0\(19),
      R => SR(0)
    );
\update_address_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(19),
      Q => \^update_address_reg[31]_0\(20),
      R => SR(0)
    );
\update_address_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(20),
      Q => \^update_address_reg[31]_0\(21),
      R => SR(0)
    );
\update_address_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(21),
      Q => \^update_address_reg[31]_0\(22),
      R => SR(0)
    );
\update_address_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(22),
      Q => \^update_address_reg[31]_0\(23),
      R => SR(0)
    );
\update_address_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(23),
      Q => \^update_address_reg[31]_0\(24),
      R => SR(0)
    );
\update_address_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(24),
      Q => \^update_address_reg[31]_0\(25),
      R => SR(0)
    );
\update_address_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(25),
      Q => \^update_address_reg[31]_0\(26),
      R => SR(0)
    );
\update_address_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => '1',
      Q => \^update_address_reg[31]_0\(0),
      R => SR(0)
    );
\update_address_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(0),
      Q => \^update_address_reg[31]_0\(1),
      R => SR(0)
    );
\update_address_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(1),
      Q => \^update_address_reg[31]_0\(2),
      R => SR(0)
    );
\update_address_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(2),
      Q => \^update_address_reg[31]_0\(3),
      R => SR(0)
    );
\update_address_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(3),
      Q => \^update_address_reg[31]_0\(4),
      R => SR(0)
    );
\updt_error_addr[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \FSM_sequential_updt_cs_reg[2]_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => updt_cs(2),
      O => updt_cmnd_wr
    );
\updt_error_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(5),
      Q => \updt_error_addr_reg[31]_0\(4),
      R => SR(0)
    );
\updt_error_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(6),
      Q => \updt_error_addr_reg[31]_0\(5),
      R => SR(0)
    );
\updt_error_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(7),
      Q => \updt_error_addr_reg[31]_0\(6),
      R => SR(0)
    );
\updt_error_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(8),
      Q => \updt_error_addr_reg[31]_0\(7),
      R => SR(0)
    );
\updt_error_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(9),
      Q => \updt_error_addr_reg[31]_0\(8),
      R => SR(0)
    );
\updt_error_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(10),
      Q => \updt_error_addr_reg[31]_0\(9),
      R => SR(0)
    );
\updt_error_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(11),
      Q => \updt_error_addr_reg[31]_0\(10),
      R => SR(0)
    );
\updt_error_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(12),
      Q => \updt_error_addr_reg[31]_0\(11),
      R => SR(0)
    );
\updt_error_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(13),
      Q => \updt_error_addr_reg[31]_0\(12),
      R => SR(0)
    );
\updt_error_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(14),
      Q => \updt_error_addr_reg[31]_0\(13),
      R => SR(0)
    );
\updt_error_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(15),
      Q => \updt_error_addr_reg[31]_0\(14),
      R => SR(0)
    );
\updt_error_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(16),
      Q => \updt_error_addr_reg[31]_0\(15),
      R => SR(0)
    );
\updt_error_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(17),
      Q => \updt_error_addr_reg[31]_0\(16),
      R => SR(0)
    );
\updt_error_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(18),
      Q => \updt_error_addr_reg[31]_0\(17),
      R => SR(0)
    );
\updt_error_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(19),
      Q => \updt_error_addr_reg[31]_0\(18),
      R => SR(0)
    );
\updt_error_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(20),
      Q => \updt_error_addr_reg[31]_0\(19),
      R => SR(0)
    );
\updt_error_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(21),
      Q => \updt_error_addr_reg[31]_0\(20),
      R => SR(0)
    );
\updt_error_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(22),
      Q => \updt_error_addr_reg[31]_0\(21),
      R => SR(0)
    );
\updt_error_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(23),
      Q => \updt_error_addr_reg[31]_0\(22),
      R => SR(0)
    );
\updt_error_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(24),
      Q => \updt_error_addr_reg[31]_0\(23),
      R => SR(0)
    );
\updt_error_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(25),
      Q => \updt_error_addr_reg[31]_0\(24),
      R => SR(0)
    );
\updt_error_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(26),
      Q => \updt_error_addr_reg[31]_0\(25),
      R => SR(0)
    );
\updt_error_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(1),
      Q => \updt_error_addr_reg[31]_0\(0),
      R => SR(0)
    );
\updt_error_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(2),
      Q => \updt_error_addr_reg[31]_0\(1),
      R => SR(0)
    );
\updt_error_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(3),
      Q => \updt_error_addr_reg[31]_0\(2),
      R => SR(0)
    );
\updt_error_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(4),
      Q => \updt_error_addr_reg[31]_0\(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_wrdata_cntl is
  port (
    sig_next_calc_error_reg : out STD_LOGIC;
    sig_dqual_reg_empty : out STD_LOGIC;
    sig_push_to_wsc : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0\ : out STD_LOGIC;
    sig_tlast_err_stop : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    sig_data2all_tlast_error : out STD_LOGIC;
    follower_full_mm2s0 : out STD_LOGIC;
    m_axi_sg_wready_0 : out STD_LOGIC;
    m_axi_sg_wlast : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_calc2dm_calc_err : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_push_to_wsc_reg_0 : in STD_LOGIC;
    sig_push_to_wsc_reg_1 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_1\ : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    ch1_updt_active : in STD_LOGIC;
    follower_full_mm2s : in STD_LOGIC;
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg\ : in STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_wrdata_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_wrdata_cntl is
  signal \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0\ : STD_LOGIC;
  signal m_axi_sg_wlast_INST_0_i_1_n_0 : STD_LOGIC;
  signal m_axi_sg_wlast_INST_0_i_2_n_0 : STD_LOGIC;
  signal m_axi_sg_wvalid_INST_0_i_1_n_0 : STD_LOGIC;
  signal m_axi_sg_wvalid_INST_0_i_2_n_0 : STD_LOGIC;
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_addr_posted_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_2_n_0\ : STD_LOGIC;
  signal \^sig_data2all_tlast_error\ : STD_LOGIC;
  signal sig_data2mstr_cmd_ready : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt0 : STD_LOGIC;
  signal sig_data2wsc_last_err0 : STD_LOGIC;
  signal sig_dbeat_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_dbeat_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal sig_dqual_reg_full_i_1_n_0 : STD_LOGIC;
  signal sig_last_mmap_dbeat : STD_LOGIC;
  signal sig_last_mmap_dbeat_reg : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal sig_ld_new_cmd_reg_i_1_n_0 : STD_LOGIC;
  signal \^sig_next_calc_error_reg\ : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal sig_push_err2wsc : STD_LOGIC;
  signal sig_push_err2wsc_i_1_n_0 : STD_LOGIC;
  signal \^sig_push_to_wsc\ : STD_LOGIC;
  signal \sig_push_to_wsc_i_1__0_n_0\ : STD_LOGIC;
  signal sig_push_to_wsc_i_2_n_0 : STD_LOGIC;
  signal \^sig_tlast_err_stop\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_pntr_cs[1]_i_2\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_2__0\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of m_axi_sg_wlast_INST_0 : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1__2\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_2\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[1]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[2]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[3]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[5]_i_1__1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[6]_i_1__1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_2__1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_3\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of sig_last_mmap_dbeat_reg_i_1 : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of sig_ld_new_cmd_reg_i_1 : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of sig_push_err2wsc_i_1 : label is "soft_lutpair315";
begin
  sig_data2all_tlast_error <= \^sig_data2all_tlast_error\;
  sig_next_calc_error_reg <= \^sig_next_calc_error_reg\;
  sig_push_to_wsc <= \^sig_push_to_wsc\;
  sig_tlast_err_stop <= \^sig_tlast_err_stop\;
\FSM_sequential_pntr_cs[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFFF"
    )
        port map (
      I0 => m_axi_sg_wready,
      I1 => m_axi_sg_wvalid_INST_0_i_1_n_0,
      I2 => ch1_updt_active,
      I3 => follower_full_mm2s,
      I4 => \^sig_data2all_tlast_error\,
      O => m_axi_sg_wready_0
    );
\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => sig_inhibit_rdy_n,
      I1 => \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_1\,
      I2 => \^sig_push_to_wsc\,
      I3 => \^sig_data2all_tlast_error\,
      I4 => \^sig_tlast_err_stop\,
      O => \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0\,
      Q => \^sig_tlast_err_stop\,
      R => SR(0)
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008878"
    )
        port map (
      I0 => Q(0),
      I1 => ch1_updt_active,
      I2 => sig_next_cmd_cmplt_reg,
      I3 => m_axi_sg_wlast_INST_0_i_1_n_0,
      I4 => \sig_dbeat_cntr[7]_i_3_n_0\,
      I5 => \^sig_data2all_tlast_error\,
      O => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0\,
      Q => \^sig_data2all_tlast_error\,
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555755555555555"
    )
        port map (
      I0 => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg\,
      I1 => \^sig_data2all_tlast_error\,
      I2 => follower_full_mm2s,
      I3 => ch1_updt_active,
      I4 => m_axi_sg_wvalid_INST_0_i_1_n_0,
      I5 => m_axi_sg_wready,
      O => follower_full_mm2s0
    );
\INFERRED_GEN.cnt_i[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \^sig_tlast_err_stop\,
      I1 => \^sig_push_to_wsc\,
      I2 => \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_1\,
      I3 => sig_inhibit_rdy_n,
      O => \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0\
    );
m_axi_sg_wlast_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_dqual_reg_full,
      I1 => m_axi_sg_wlast_INST_0_i_1_n_0,
      O => m_axi_sg_wlast
    );
m_axi_sg_wlast_INST_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sig_dbeat_cntr(7),
      I1 => m_axi_sg_wlast_INST_0_i_2_n_0,
      I2 => sig_dbeat_cntr(6),
      O => m_axi_sg_wlast_INST_0_i_1_n_0
    );
m_axi_sg_wlast_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sig_dbeat_cntr(5),
      I1 => sig_dbeat_cntr(3),
      I2 => sig_dbeat_cntr(0),
      I3 => sig_dbeat_cntr(1),
      I4 => sig_dbeat_cntr(2),
      I5 => sig_dbeat_cntr(4),
      O => m_axi_sg_wlast_INST_0_i_2_n_0
    );
m_axi_sg_wvalid_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => ch1_updt_active,
      I1 => follower_full_mm2s,
      I2 => \^sig_data2all_tlast_error\,
      I3 => m_axi_sg_wvalid_INST_0_i_1_n_0,
      O => m_axi_sg_wvalid
    );
m_axi_sg_wvalid_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDFDDDFDFDFDF"
    )
        port map (
      I0 => sig_dqual_reg_full,
      I1 => \^sig_next_calc_error_reg\,
      I2 => m_axi_sg_wvalid_INST_0_i_2_n_0,
      I3 => sig_last_mmap_dbeat_reg,
      I4 => \out\,
      I5 => sig_addr_posted_cntr(0),
      O => m_axi_sg_wvalid_INST_0_i_1_n_0
    );
m_axi_sg_wvalid_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      O => m_axi_sg_wvalid_INST_0_i_2_n_0
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_addr_posted_cntr(0),
      O => \sig_addr_posted_cntr[0]_i_1_n_0\
    );
\sig_addr_posted_cntr[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9999E699"
    )
        port map (
      I0 => sig_addr_posted_cntr(0),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(2),
      I3 => \out\,
      I4 => sig_last_mmap_dbeat_reg,
      O => \sig_addr_posted_cntr[1]_i_1__2_n_0\
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"26666664"
    )
        port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => \out\,
      I2 => sig_addr_posted_cntr(2),
      I3 => sig_addr_posted_cntr(1),
      I4 => sig_addr_posted_cntr(0),
      O => \sig_addr_posted_cntr[2]_i_1_n_0\
    );
\sig_addr_posted_cntr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBA2045"
    )
        port map (
      I0 => sig_addr_posted_cntr(0),
      I1 => sig_last_mmap_dbeat_reg,
      I2 => \out\,
      I3 => sig_addr_posted_cntr(1),
      I4 => sig_addr_posted_cntr(2),
      O => \sig_addr_posted_cntr[2]_i_2_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1_n_0\,
      D => \sig_addr_posted_cntr[0]_i_1_n_0\,
      Q => sig_addr_posted_cntr(0),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1_n_0\,
      D => \sig_addr_posted_cntr[1]_i_1__2_n_0\,
      Q => sig_addr_posted_cntr(1),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1_n_0\,
      D => \sig_addr_posted_cntr[2]_i_2_n_0\,
      Q => sig_addr_posted_cntr(2),
      R => SR(0)
    );
sig_data2wsc_calc_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_to_wsc_i_2_n_0,
      D => \^sig_next_calc_error_reg\,
      Q => \in\(2),
      R => \sig_push_to_wsc_i_1__0_n_0\
    );
sig_data2wsc_cmd_cmplt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDCCC"
    )
        port map (
      I0 => \sig_dbeat_cntr[7]_i_3_n_0\,
      I1 => sig_next_cmd_cmplt_reg,
      I2 => ch1_updt_active,
      I3 => Q(0),
      I4 => \^sig_data2all_tlast_error\,
      O => sig_data2wsc_cmd_cmplt0
    );
sig_data2wsc_cmd_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_to_wsc_i_2_n_0,
      D => sig_data2wsc_cmd_cmplt0,
      Q => \in\(0),
      R => \sig_push_to_wsc_i_1__0_n_0\
    );
sig_data2wsc_last_err_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEAEABFEA"
    )
        port map (
      I0 => \^sig_data2all_tlast_error\,
      I1 => Q(0),
      I2 => ch1_updt_active,
      I3 => sig_next_cmd_cmplt_reg,
      I4 => m_axi_sg_wlast_INST_0_i_1_n_0,
      I5 => \sig_dbeat_cntr[7]_i_3_n_0\,
      O => sig_data2wsc_last_err0
    );
sig_data2wsc_last_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_to_wsc_i_2_n_0,
      D => sig_data2wsc_last_err0,
      Q => \in\(1),
      R => \sig_push_to_wsc_i_1__0_n_0\
    );
\sig_dbeat_cntr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_dbeat_cntr(0),
      I1 => sig_data2mstr_cmd_ready,
      O => \sig_dbeat_cntr[0]_i_1_n_0\
    );
\sig_dbeat_cntr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => sig_data2mstr_cmd_ready,
      I1 => sig_dbeat_cntr(1),
      I2 => sig_dbeat_cntr(0),
      O => \sig_dbeat_cntr[1]_i_1_n_0\
    );
\sig_dbeat_cntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5401"
    )
        port map (
      I0 => sig_data2mstr_cmd_ready,
      I1 => sig_dbeat_cntr(0),
      I2 => sig_dbeat_cntr(1),
      I3 => sig_dbeat_cntr(2),
      O => \sig_dbeat_cntr[2]_i_1_n_0\
    );
\sig_dbeat_cntr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => sig_data2mstr_cmd_ready,
      I1 => sig_dbeat_cntr(2),
      I2 => sig_dbeat_cntr(1),
      I3 => sig_dbeat_cntr(0),
      I4 => sig_dbeat_cntr(3),
      O => \sig_dbeat_cntr[3]_i_1_n_0\
    );
\sig_dbeat_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555400000001"
    )
        port map (
      I0 => sig_data2mstr_cmd_ready,
      I1 => sig_dbeat_cntr(3),
      I2 => sig_dbeat_cntr(0),
      I3 => sig_dbeat_cntr(1),
      I4 => sig_dbeat_cntr(2),
      I5 => sig_dbeat_cntr(4),
      O => \sig_dbeat_cntr[4]_i_1_n_0\
    );
\sig_dbeat_cntr[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => sig_data2mstr_cmd_ready,
      I1 => \sig_dbeat_cntr[5]_i_2_n_0\,
      I2 => sig_dbeat_cntr(5),
      O => \sig_dbeat_cntr[5]_i_1__1_n_0\
    );
\sig_dbeat_cntr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sig_dbeat_cntr(4),
      I1 => sig_dbeat_cntr(2),
      I2 => sig_dbeat_cntr(1),
      I3 => sig_dbeat_cntr(0),
      I4 => sig_dbeat_cntr(3),
      O => \sig_dbeat_cntr[5]_i_2_n_0\
    );
\sig_dbeat_cntr[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => sig_data2mstr_cmd_ready,
      I1 => m_axi_sg_wlast_INST_0_i_2_n_0,
      I2 => sig_dbeat_cntr(6),
      O => \sig_dbeat_cntr[6]_i_1__1_n_0\
    );
\sig_dbeat_cntr[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \sig_dbeat_cntr[7]_i_3_n_0\,
      I1 => m_axi_sg_wlast_INST_0_i_1_n_0,
      I2 => sig_data2mstr_cmd_ready,
      O => \sig_dbeat_cntr[7]_i_1__1_n_0\
    );
\sig_dbeat_cntr[7]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5401"
    )
        port map (
      I0 => sig_data2mstr_cmd_ready,
      I1 => sig_dbeat_cntr(6),
      I2 => m_axi_sg_wlast_INST_0_i_2_n_0,
      I3 => sig_dbeat_cntr(7),
      O => \sig_dbeat_cntr[7]_i_2__1_n_0\
    );
\sig_dbeat_cntr[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF07FF"
    )
        port map (
      I0 => ch1_updt_active,
      I1 => follower_full_mm2s,
      I2 => \^sig_data2all_tlast_error\,
      I3 => m_axi_sg_wready,
      I4 => m_axi_sg_wvalid_INST_0_i_1_n_0,
      O => \sig_dbeat_cntr[7]_i_3_n_0\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_dbeat_cntr[7]_i_1__1_n_0\,
      D => \sig_dbeat_cntr[0]_i_1_n_0\,
      Q => sig_dbeat_cntr(0),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_dbeat_cntr[7]_i_1__1_n_0\,
      D => \sig_dbeat_cntr[1]_i_1_n_0\,
      Q => sig_dbeat_cntr(1),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_dbeat_cntr[7]_i_1__1_n_0\,
      D => \sig_dbeat_cntr[2]_i_1_n_0\,
      Q => sig_dbeat_cntr(2),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_dbeat_cntr[7]_i_1__1_n_0\,
      D => \sig_dbeat_cntr[3]_i_1_n_0\,
      Q => sig_dbeat_cntr(3),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_dbeat_cntr[7]_i_1__1_n_0\,
      D => \sig_dbeat_cntr[4]_i_1_n_0\,
      Q => sig_dbeat_cntr(4),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_dbeat_cntr[7]_i_1__1_n_0\,
      D => \sig_dbeat_cntr[5]_i_1__1_n_0\,
      Q => sig_dbeat_cntr(5),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_dbeat_cntr[7]_i_1__1_n_0\,
      D => \sig_dbeat_cntr[6]_i_1__1_n_0\,
      Q => sig_dbeat_cntr(6),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_dbeat_cntr[7]_i_1__1_n_0\,
      D => \sig_dbeat_cntr[7]_i_2__1_n_0\,
      Q => sig_dbeat_cntr(7),
      R => SR(0)
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => '0',
      Q => sig_dqual_reg_empty,
      S => sig_dqual_reg_full_i_1_n_0
    );
sig_dqual_reg_full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002FFFFFFFF"
    )
        port map (
      I0 => sig_dqual_reg_full,
      I1 => \^sig_next_calc_error_reg\,
      I2 => sig_data2mstr_cmd_ready,
      I3 => m_axi_sg_wlast_INST_0_i_1_n_0,
      I4 => \sig_dbeat_cntr[7]_i_3_n_0\,
      I5 => sig_push_to_wsc_reg_1,
      O => sig_dqual_reg_full_i_1_n_0
    );
sig_dqual_reg_full_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => sig_addr_posted_cntr(0),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(2),
      I3 => sig_dqual_reg_empty_reg_0,
      O => sig_data2mstr_cmd_ready
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => sig_data2mstr_cmd_ready,
      Q => sig_dqual_reg_full,
      R => sig_dqual_reg_full_i_1_n_0
    );
sig_last_mmap_dbeat_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m_axi_sg_wlast_INST_0_i_1_n_0,
      I1 => \sig_dbeat_cntr[7]_i_3_n_0\,
      O => sig_last_mmap_dbeat
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_last_mmap_dbeat,
      Q => sig_last_mmap_dbeat_reg,
      R => SR(0)
    );
sig_ld_new_cmd_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_data2mstr_cmd_ready,
      I1 => sig_push_to_wsc_reg_1,
      I2 => sig_ld_new_cmd_reg,
      O => sig_ld_new_cmd_reg_i_1_n_0
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_ld_new_cmd_reg_i_1_n_0,
      Q => sig_ld_new_cmd_reg,
      R => '0'
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => sig_calc2dm_calc_err,
      Q => \^sig_next_calc_error_reg\,
      R => sig_dqual_reg_full_i_1_n_0
    );
sig_next_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => '1',
      Q => sig_next_cmd_cmplt_reg,
      R => sig_dqual_reg_full_i_1_n_0
    );
sig_push_err2wsc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => sig_ld_new_cmd_reg,
      I1 => \^sig_next_calc_error_reg\,
      I2 => sig_push_to_wsc_reg_1,
      I3 => sig_push_err2wsc,
      O => sig_push_err2wsc_i_1_n_0
    );
sig_push_err2wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_push_err2wsc_i_1_n_0,
      Q => sig_push_err2wsc,
      R => '0'
    );
\sig_push_to_wsc_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0054FFFF"
    )
        port map (
      I0 => sig_push_err2wsc,
      I1 => \sig_dbeat_cntr[7]_i_3_n_0\,
      I2 => m_axi_sg_wlast_INST_0_i_1_n_0,
      I3 => sig_push_to_wsc_reg_0,
      I4 => sig_push_to_wsc_reg_1,
      O => \sig_push_to_wsc_i_1__0_n_0\
    );
sig_push_to_wsc_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F1"
    )
        port map (
      I0 => m_axi_sg_wlast_INST_0_i_1_n_0,
      I1 => \sig_dbeat_cntr[7]_i_3_n_0\,
      I2 => sig_push_err2wsc,
      I3 => \^sig_tlast_err_stop\,
      O => sig_push_to_wsc_i_2_n_0
    );
sig_push_to_wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_to_wsc_i_2_n_0,
      D => sig_push_to_wsc_i_2_n_0,
      Q => \^sig_push_to_wsc\,
      R => \sig_push_to_wsc_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    fifo_full_p1 : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f is
  signal \INFERRED_GEN.cnt_i[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \INFERRED_GEN.cnt_i[2]_i_2_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[0]_i_1__5\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_2\ : label is "soft_lutpair320";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
FIFO_Full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202090204040004"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i[2]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => sig_coelsc_reg_empty,
      I4 => \INFERRED_GEN.cnt_i_reg[2]_0\(0),
      I5 => \^q\(1),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5955A6AA"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I1 => sig_inhibit_rdy_n,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I3 => m_axi_sg_bvalid,
      I4 => \^q\(0),
      O => \INFERRED_GEN.cnt_i[0]_i_1__5_n_0\
    );
\INFERRED_GEN.cnt_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6A69AA6A6A6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I2 => \^q\(0),
      I3 => sig_inhibit_rdy_n,
      I4 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I5 => m_axi_sg_bvalid,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF10558AFF00"
    )
        port map (
      I0 => \^q\(1),
      I1 => \INFERRED_GEN.cnt_i_reg[2]_0\(0),
      I2 => sig_coelsc_reg_empty,
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => \INFERRED_GEN.cnt_i[2]_i_2_n_0\,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => sig_inhibit_rdy_n,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => m_axi_sg_bvalid,
      O => \INFERRED_GEN.cnt_i[2]_i_2_n_0\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \INFERRED_GEN.cnt_i[0]_i_1__5_n_0\,
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_0 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \INFERRED_GEN.cnt_i_reg[2]_0\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_0 : entity is "cntr_incr_decr_addn_f";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_0 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__0\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__0\ : label is "soft_lutpair318";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\FIFO_Full_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82860010"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I1 => FIFO_Full_reg,
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BD42"
    )
        port map (
      I0 => \^q\(0),
      I1 => FIFO_Full_reg,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I3 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(2),
      I1 => sig_coelsc_reg_empty,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_1\(0),
      O => \INFERRED_GEN.cnt_i_reg[2]_0\
    );
\INFERRED_GEN.cnt_i[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A630AA"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => FIFO_Full_reg,
      I3 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I4 => \^q\(0),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_12 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    sig_dqual_reg_empty_reg : out STD_LOGIC;
    sig_next_calc_error_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_coelsc_cmd_cmplt_reg_reg : out STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC;
    \sig_good_mmap_dbeat10_out__0\ : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    sig_ld_new_cmd_reg_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_dbeat_cntr_reg[4]_0\ : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    \sig_next_tag_reg[3]_i_3\ : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    \sig_next_tag_reg[3]_i_4_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_12 : entity is "cntr_incr_decr_addn_f";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_12 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \USE_SRL_FIFO.sig_rd_empty\ : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_dqual_reg_empty_reg\ : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg\ : STD_LOGIC;
  signal \sig_next_tag_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \sig_next_tag_reg[3]_i_9_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[1]_i_1__2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_1__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \sig_ld_new_cmd_reg_i_1__1\ : label is "soft_lutpair85";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  sig_dqual_reg_empty_reg <= \^sig_dqual_reg_empty_reg\;
  sig_inhibit_rdy_n_reg <= \^sig_inhibit_rdy_n_reg\;
\FIFO_Full_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080082"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^sig_inhibit_rdy_n_reg\,
      I3 => \USE_SRL_FIFO.sig_rd_empty\,
      I4 => \^sig_dqual_reg_empty_reg\,
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2D22DD2D2D2D2D2"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => \USE_SRL_FIFO.sig_rd_empty\,
      I2 => \^q\(0),
      I3 => sig_mstr2data_cmd_valid,
      I4 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I5 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2DF0D20"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => \USE_SRL_FIFO.sig_rd_empty\,
      I2 => \^sig_inhibit_rdy_n_reg\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA1AAEAA"
    )
        port map (
      I0 => \USE_SRL_FIFO.sig_rd_empty\,
      I1 => \^sig_dqual_reg_empty_reg\,
      I2 => \^q\(1),
      I3 => \^sig_inhibit_rdy_n_reg\,
      I4 => \^q\(0),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[2]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => sig_mstr2data_cmd_valid,
      O => \^sig_inhibit_rdy_n_reg\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \USE_SRL_FIFO.sig_rd_empty\,
      S => SR(0)
    );
\sig_dbeat_cntr[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[4]\(0),
      I1 => \sig_dbeat_cntr_reg[4]\(1),
      I2 => \^sig_dqual_reg_empty_reg\,
      I3 => \out\(0),
      O => D(0)
    );
\sig_dbeat_cntr[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA900A9"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[4]\(2),
      I1 => \sig_dbeat_cntr_reg[4]\(1),
      I2 => \sig_dbeat_cntr_reg[4]\(0),
      I3 => \^sig_dqual_reg_empty_reg\,
      I4 => \out\(1),
      O => D(1)
    );
\sig_dbeat_cntr[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAA90000AAA9"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[4]\(3),
      I1 => \sig_dbeat_cntr_reg[4]\(0),
      I2 => \sig_dbeat_cntr_reg[4]\(1),
      I3 => \sig_dbeat_cntr_reg[4]\(2),
      I4 => \^sig_dqual_reg_empty_reg\,
      I5 => \out\(2),
      O => D(2)
    );
\sig_dbeat_cntr[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[4]_0\,
      I1 => \sig_dbeat_cntr_reg[4]\(4),
      I2 => \^sig_dqual_reg_empty_reg\,
      I3 => \out\(3),
      O => D(3)
    );
\sig_dbeat_cntr[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \sig_good_mmap_dbeat10_out__0\,
      I1 => \sig_dbeat_cntr_reg[0]\,
      I2 => \^sig_dqual_reg_empty_reg\,
      O => E(0)
    );
\sig_ld_new_cmd_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => sig_ld_new_cmd_reg_reg,
      I1 => sig_ld_new_cmd_reg,
      I2 => \^sig_dqual_reg_empty_reg\,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_next_tag_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04000000FFFFFFFF"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => \sig_good_mmap_dbeat10_out__0\,
      I2 => sig_next_calc_error_reg,
      I3 => sig_dqual_reg_full,
      I4 => m_axi_rlast,
      I5 => sig_ld_new_cmd_reg_reg,
      O => sig_next_calc_error_reg_reg(0)
    );
\sig_next_tag_reg[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8888888"
    )
        port map (
      I0 => \sig_next_tag_reg[3]_i_4_n_0\,
      I1 => sig_dqual_reg_empty,
      I2 => sig_dqual_reg_empty_reg_0,
      I3 => sig_next_sequential_reg,
      I4 => \sig_good_mmap_dbeat10_out__0\,
      O => \^sig_dqual_reg_empty_reg\
    );
\sig_next_tag_reg[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10100010"
    )
        port map (
      I0 => sig_next_calc_error_reg,
      I1 => \USE_SRL_FIFO.sig_rd_empty\,
      I2 => \sig_next_tag_reg[3]_i_9_n_0\,
      I3 => sig_rsc2stat_status_valid,
      I4 => sig_stat2rsc_status_ready,
      O => \sig_next_tag_reg[3]_i_4_n_0\
    );
\sig_next_tag_reg[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sig_next_tag_reg[3]_i_3\,
      I1 => m_axi_rvalid,
      O => sig_coelsc_cmd_cmplt_reg_reg
    );
\sig_next_tag_reg[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \sig_next_tag_reg[3]_i_4_0\(2),
      I1 => \sig_next_tag_reg[3]_i_4_0\(0),
      I2 => \sig_next_tag_reg[3]_i_4_0\(1),
      O => \sig_next_tag_reg[3]_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_18 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_push_addr_reg1_out : out STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_posted_to_axi_2_reg : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_18 : entity is "cntr_incr_decr_addn_f";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_18 is
  signal \INFERRED_GEN.cnt_i[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \USE_SRL_FIFO.sig_rd_empty\ : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_push_addr_reg1_out\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_2__1\ : label is "soft_lutpair0";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  sig_push_addr_reg1_out <= \^sig_push_addr_reg1_out\;
\FIFO_Full_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0082008200080082"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \INFERRED_GEN.cnt_i[2]_i_2__1_n_0\,
      I3 => \USE_SRL_FIFO.sig_rd_empty\,
      I4 => FIFO_Full_reg,
      I5 => sig_posted_to_axi_2_reg,
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66966666"
    )
        port map (
      I0 => \^sig_push_addr_reg1_out\,
      I1 => \^q\(0),
      I2 => sig_mstr2addr_cmd_valid,
      I3 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I4 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFF5D550400A2AA"
    )
        port map (
      I0 => \^sig_push_addr_reg1_out\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I3 => sig_mstr2addr_cmd_valid,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA51AAAAAEAAAA"
    )
        port map (
      I0 => \USE_SRL_FIFO.sig_rd_empty\,
      I1 => FIFO_Full_reg,
      I2 => sig_posted_to_axi_2_reg,
      I3 => \^q\(1),
      I4 => \INFERRED_GEN.cnt_i[2]_i_2__1_n_0\,
      I5 => \^q\(0),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[2]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => sig_mstr2addr_cmd_valid,
      O => \INFERRED_GEN.cnt_i[2]_i_2__1_n_0\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \USE_SRL_FIFO.sig_rd_empty\,
      S => SR(0)
    );
\sig_addr_valid_reg_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sig_posted_to_axi_2_reg,
      I1 => FIFO_Full_reg,
      I2 => \USE_SRL_FIFO.sig_rd_empty\,
      O => \^sig_push_addr_reg1_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_8 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dqual_reg_empty_reg : out STD_LOGIC;
    sig_next_calc_error_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_ld_new_cmd_reg_reg : out STD_LOGIC;
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_next_calc_error_reg_reg_0 : out STD_LOGIC;
    sig_next_calc_error_reg_reg_1 : out STD_LOGIC;
    sig_dbeat_cntr_eq_0 : in STD_LOGIC;
    \sig_good_mmap_dbeat12_out__0\ : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_ld_new_cmd_reg_reg_0 : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_2 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_3 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_4 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_5 : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_next_calc_error_reg_i_5_0 : in STD_LOGIC;
    sig_halt_cmplt_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_halt_reg_dly3 : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_8 : entity is "cntr_incr_decr_addn_f";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_8 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \USE_SRL_FIFO.sig_rd_empty\ : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_addr_posted_cntr_max__1\ : STD_LOGIC;
  signal \^sig_dqual_reg_empty_reg\ : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg\ : STD_LOGIC;
  signal sig_next_calc_error_reg_i_4_n_0 : STD_LOGIC;
  signal sig_next_calc_error_reg_i_8_n_0 : STD_LOGIC;
  signal \^sig_next_calc_error_reg_reg_0\ : STD_LOGIC;
  signal \^sig_next_calc_error_reg_reg_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[1]_i_1__3\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__3\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of sig_halt_cmplt_i_4 : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \sig_ld_new_cmd_reg_i_1__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of sig_next_calc_error_reg_i_6 : label is "soft_lutpair186";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  sig_dqual_reg_empty_reg <= \^sig_dqual_reg_empty_reg\;
  sig_inhibit_rdy_n_reg <= \^sig_inhibit_rdy_n_reg\;
  sig_next_calc_error_reg_reg_0 <= \^sig_next_calc_error_reg_reg_0\;
  sig_next_calc_error_reg_reg_1 <= \^sig_next_calc_error_reg_reg_1\;
\FIFO_Full_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080082"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^sig_inhibit_rdy_n_reg\,
      I3 => \USE_SRL_FIFO.sig_rd_empty\,
      I4 => \^sig_dqual_reg_empty_reg\,
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2D22DD2D2D2D2D2"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => \USE_SRL_FIFO.sig_rd_empty\,
      I2 => \^q\(0),
      I3 => sig_mstr2data_cmd_valid,
      I4 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I5 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2DF0D20"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => \USE_SRL_FIFO.sig_rd_empty\,
      I2 => \^sig_inhibit_rdy_n_reg\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA1AAEAA"
    )
        port map (
      I0 => \USE_SRL_FIFO.sig_rd_empty\,
      I1 => \^sig_dqual_reg_empty_reg\,
      I2 => \^q\(1),
      I3 => \^sig_inhibit_rdy_n_reg\,
      I4 => \^q\(0),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[2]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => sig_mstr2data_cmd_valid,
      O => \^sig_inhibit_rdy_n_reg\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \USE_SRL_FIFO.sig_rd_empty\,
      S => SR(0)
    );
\sig_dbeat_cntr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[7]\(0),
      I1 => \sig_dbeat_cntr_reg[7]\(1),
      I2 => \^sig_dqual_reg_empty_reg\,
      I3 => \out\(0),
      O => D(0)
    );
\sig_dbeat_cntr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA900A9"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[7]\(2),
      I1 => \sig_dbeat_cntr_reg[7]\(1),
      I2 => \sig_dbeat_cntr_reg[7]\(0),
      I3 => \^sig_dqual_reg_empty_reg\,
      I4 => \out\(1),
      O => D(1)
    );
\sig_dbeat_cntr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAA90000AAA9"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[7]\(3),
      I1 => \sig_dbeat_cntr_reg[7]\(0),
      I2 => \sig_dbeat_cntr_reg[7]\(1),
      I3 => \sig_dbeat_cntr_reg[7]\(2),
      I4 => \^sig_dqual_reg_empty_reg\,
      I5 => \out\(2),
      O => D(2)
    );
\sig_dbeat_cntr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA900A9"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[7]\(4),
      I1 => \sig_dbeat_cntr_reg[4]\,
      I2 => \sig_dbeat_cntr_reg[7]\(3),
      I3 => \^sig_dqual_reg_empty_reg\,
      I4 => \out\(3),
      O => D(3)
    );
\sig_dbeat_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAA90000AAA9"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[7]\(5),
      I1 => \sig_dbeat_cntr_reg[7]\(3),
      I2 => \sig_dbeat_cntr_reg[4]\,
      I3 => \sig_dbeat_cntr_reg[7]\(4),
      I4 => \^sig_dqual_reg_empty_reg\,
      I5 => \out\(4),
      O => D(4)
    );
\sig_dbeat_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[7]\(6),
      I1 => \sig_dbeat_cntr_reg[6]\,
      I2 => \^sig_dqual_reg_empty_reg\,
      I3 => \out\(5),
      O => D(5)
    );
\sig_dbeat_cntr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => sig_dbeat_cntr_eq_0,
      I1 => \sig_good_mmap_dbeat12_out__0\,
      I2 => \^sig_dqual_reg_empty_reg\,
      O => E(0)
    );
\sig_dbeat_cntr[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA900A9"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[7]\(7),
      I1 => \sig_dbeat_cntr_reg[6]\,
      I2 => \sig_dbeat_cntr_reg[7]\(6),
      I3 => \^sig_dqual_reg_empty_reg\,
      I4 => \out\(6),
      O => D(6)
    );
sig_halt_cmplt_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAB0000"
    )
        port map (
      I0 => sig_next_calc_error_reg,
      I1 => sig_halt_cmplt_reg(0),
      I2 => sig_halt_cmplt_reg(1),
      I3 => sig_halt_cmplt_reg(2),
      I4 => sig_halt_reg_dly3,
      O => \^sig_next_calc_error_reg_reg_1\
    );
\sig_ld_new_cmd_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sig_ld_new_cmd_reg,
      I1 => sig_ld_new_cmd_reg_reg_0,
      I2 => \^sig_dqual_reg_empty_reg\,
      O => sig_ld_new_cmd_reg_reg
    );
sig_next_calc_error_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10000000FFFFFFFF"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => sig_next_calc_error_reg,
      I2 => sig_dqual_reg_full,
      I3 => \sig_good_mmap_dbeat12_out__0\,
      I4 => sig_dbeat_cntr_eq_0,
      I5 => sig_ld_new_cmd_reg_reg_0,
      O => sig_next_calc_error_reg_reg(0)
    );
sig_next_calc_error_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888A88888888888"
    )
        port map (
      I0 => sig_next_calc_error_reg_i_4_n_0,
      I1 => sig_dqual_reg_empty,
      I2 => sig_next_sequential_reg,
      I3 => sig_dqual_reg_empty_reg_0,
      I4 => \^sig_next_calc_error_reg_reg_0\,
      I5 => sig_dqual_reg_empty_reg_1,
      O => \^sig_dqual_reg_empty_reg\
    );
sig_next_calc_error_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000B"
    )
        port map (
      I0 => sig_stat2wsc_status_ready,
      I1 => sig_wsc2stat_status_valid,
      I2 => sig_next_calc_error_reg,
      I3 => sig_wdc_status_going_full,
      I4 => \USE_SRL_FIFO.sig_rd_empty\,
      I5 => \sig_addr_posted_cntr_max__1\,
      O => sig_next_calc_error_reg_i_4_n_0
    );
sig_next_calc_error_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => \^sig_next_calc_error_reg_reg_1\,
      I1 => sig_dqual_reg_empty_reg_2,
      I2 => sig_dqual_reg_empty_reg_3,
      I3 => sig_next_calc_error_reg_i_8_n_0,
      I4 => sig_dqual_reg_empty_reg_4,
      I5 => sig_dqual_reg_empty_reg_5,
      O => \^sig_next_calc_error_reg_reg_0\
    );
sig_next_calc_error_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sig_halt_cmplt_reg(2),
      I1 => sig_halt_cmplt_reg(0),
      I2 => sig_halt_cmplt_reg(1),
      O => \sig_addr_posted_cntr_max__1\
    );
sig_next_calc_error_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000AAAA00CF"
    )
        port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => sig_data2rsc_valid,
      I2 => m_axi_rvalid,
      I3 => sig_data2addr_stop_req,
      I4 => sig_halt_reg,
      I5 => sig_next_calc_error_reg_i_5_0,
      O => sig_next_calc_error_reg_i_8_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_9 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INFERRED_GEN.cnt_i_reg[2]_0\ : out STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_posted_to_axi_2_reg : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_9 : entity is "cntr_incr_decr_addn_f";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_9 is
  signal \INFERRED_GEN.cnt_i[2]_i_2__3_n_0\ : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[2]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \USE_SRL_FIFO.sig_rd_empty\ : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__6\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[0]_i_1__4\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__6\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_2__3\ : label is "soft_lutpair175";
begin
  \INFERRED_GEN.cnt_i_reg[2]_0\ <= \^inferred_gen.cnt_i_reg[2]_0\;
  Q(1 downto 0) <= \^q\(1 downto 0);
\FIFO_Full_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02404004"
    )
        port map (
      I0 => \USE_SRL_FIFO.sig_rd_empty\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \INFERRED_GEN.cnt_i[2]_i_2__3_n_0\,
      I4 => \^inferred_gen.cnt_i_reg[2]_0\,
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66966666"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[2]_0\,
      I1 => \^q\(0),
      I2 => sig_mstr2addr_cmd_valid,
      I3 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I4 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFF5D550400A2AA"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[2]_0\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I3 => sig_mstr2addr_cmd_valid,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9AA6AA"
    )
        port map (
      I0 => \USE_SRL_FIFO.sig_rd_empty\,
      I1 => \^inferred_gen.cnt_i_reg[2]_0\,
      I2 => \^q\(1),
      I3 => \INFERRED_GEN.cnt_i[2]_i_2__3_n_0\,
      I4 => \^q\(0),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[2]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => sig_mstr2addr_cmd_valid,
      O => \INFERRED_GEN.cnt_i[2]_i_2__3_n_0\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \USE_SRL_FIFO.sig_rd_empty\,
      S => SR(0)
    );
\sig_addr_valid_reg_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \USE_SRL_FIFO.sig_rd_empty\,
      I1 => sig_addr_reg_empty,
      I2 => sig_posted_to_axi_2_reg,
      I3 => sig_halt_reg,
      O => \^inferred_gen.cnt_i_reg[2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0\ is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    \USE_SRL_FIFO.sig_rd_fifo__0\ : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0\ : entity is "cntr_incr_decr_addn_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_inhibit_rdy_n_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[0]_i_1__2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[3]_i_3\ : label is "soft_lutpair199";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  sig_inhibit_rdy_n_reg <= \^sig_inhibit_rdy_n_reg\;
\FIFO_Full_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004400004000004"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^sig_inhibit_rdy_n_reg\,
      I4 => \^q\(0),
      I5 => \USE_SRL_FIFO.sig_rd_fifo__0\,
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66966666"
    )
        port map (
      I0 => \USE_SRL_FIFO.sig_rd_fifo__0\,
      I1 => \^q\(0),
      I2 => m_axi_bvalid,
      I3 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I4 => sig_inhibit_rdy_n,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFF5D550400A2AA"
    )
        port map (
      I0 => \USE_SRL_FIFO.sig_rd_fifo__0\,
      I1 => sig_inhibit_rdy_n,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I3 => m_axi_bvalid,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBDF0420"
    )
        port map (
      I0 => \USE_SRL_FIFO.sig_rd_fifo__0\,
      I1 => \^q\(0),
      I2 => \^sig_inhibit_rdy_n_reg\,
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA9AAAAAA6AAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \USE_SRL_FIFO.sig_rd_fifo__0\,
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^sig_inhibit_rdy_n_reg\,
      I5 => \^q\(1),
      O => addr_i_p1(3)
    );
\INFERRED_GEN.cnt_i[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => sig_inhibit_rdy_n,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => m_axi_bvalid,
      O => \^sig_inhibit_rdy_n_reg\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(3),
      Q => \^q\(3),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0_7\ is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \USE_SRL_FIFO.sig_rd_fifo__0\ : out STD_LOGIC;
    \USE_SRL_FIFO.sig_wr_fifo\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0_7\ : entity is "cntr_incr_decr_addn_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0_7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0_7\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[1]_i_1__5\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__5\ : label is "soft_lutpair198";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\FIFO_Full_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400004000040400"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \USE_SRL_FIFO.sig_wr_fifo\,
      I5 => \INFERRED_GEN.cnt_i_reg[3]_0\,
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BD42"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[3]_0\,
      I1 => \^q\(0),
      I2 => \USE_SRL_FIFO.sig_wr_fifo\,
      I3 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFD4002"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[3]_0\,
      I1 => \USE_SRL_FIFO.sig_wr_fifo\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAAAAAAAAA6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \INFERRED_GEN.cnt_i_reg[3]_0\,
      I2 => \^q\(2),
      I3 => \USE_SRL_FIFO.sig_wr_fifo\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => addr_i_p1(3)
    );
\INFERRED_GEN.cnt_i[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^q\(3),
      I1 => \INFERRED_GEN.cnt_i_reg[3]_1\(0),
      I2 => sig_coelsc_reg_empty,
      O => \USE_SRL_FIFO.sig_rd_fifo__0\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(3),
      Q => \^q\(3),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f is
  port (
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \m_axi_sg_bresp[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_bvalid : in STD_LOGIC;
    \INFERRED_GEN.data_reg[2][0]_srl3_0\ : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 0 to 1 );
    m_axi_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f is
  signal \USE_SRL_FIFO.sig_wr_fifo\ : STD_LOGIC;
  signal \^m_axi_sg_bresp[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_wresp_sfifo_out : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1__0\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1__0\ : label is "soft_lutpair321";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][0]_srl3\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[2][0]_srl3\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][0]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][1]_srl3\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][1]_srl3\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][1]_srl3 ";
begin
  \m_axi_sg_bresp[1]\(0) <= \^m_axi_sg_bresp[1]\(0);
\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \out\(0),
      I1 => \^m_axi_sg_bresp[1]\(0),
      I2 => sig_wresp_sfifo_out(0),
      I3 => D(0),
      O => \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5504"
    )
        port map (
      I0 => \out\(0),
      I1 => \^m_axi_sg_bresp[1]\(0),
      I2 => sig_wresp_sfifo_out(0),
      I3 => D(1),
      O => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\
    );
\INFERRED_GEN.data_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => m_axi_sg_bresp(1),
      Q => \^m_axi_sg_bresp[1]\(0)
    );
\INFERRED_GEN.data_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => m_axi_sg_bresp(0),
      Q => sig_wresp_sfifo_out(0)
    );
\INFERRED_GEN.data_reg[2][1]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axi_sg_bvalid,
      I1 => \INFERRED_GEN.data_reg[2][0]_srl3_0\,
      I2 => sig_inhibit_rdy_n,
      O => \USE_SRL_FIFO.sig_wr_fifo\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_coelsc_interr_reg0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_wdc_statcnt_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_data2wsc_cmd_cmplt_reg : out STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_wdc_statcnt_reg[0]\ : in STD_LOGIC;
    \sig_wdc_statcnt_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\ is
  signal \GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^inferred_gen.cnt_i_reg[2]\ : STD_LOGIC;
  signal \USE_SRL_FIFO.sig_wr_fifo\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][4]_srl3\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[2][4]_srl3\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][5]_srl3\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][5]_srl3\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][6]_srl3\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][6]_srl3\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][6]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_wdc_statcnt[2]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \sig_wdc_statcnt[2]_i_2\ : label is "soft_lutpair319";
begin
  \INFERRED_GEN.cnt_i_reg[2]\ <= \^inferred_gen.cnt_i_reg[2]\;
  \out\(1 downto 0) <= \^out\(1 downto 0);
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44404444"
    )
        port map (
      I0 => Q(2),
      I1 => sig_coelsc_reg_empty,
      I2 => \^out\(1),
      I3 => \GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out\(1),
      I4 => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      O => \^inferred_gen.cnt_i_reg[2]\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^out\(1),
      I1 => \GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out\(1),
      I2 => \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\(0),
      O => sig_coelsc_interr_reg0
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\(0),
      I1 => \GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out\(1),
      I2 => \^out\(1),
      I3 => \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\(2),
      I4 => \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg_0\(0),
      I5 => \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\(1),
      O => \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(0),
      O => sig_data2wsc_cmd_cmplt_reg
    );
\INFERRED_GEN.cnt_i[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55655555AA9AAAAA"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[2]\,
      I1 => sig_tlast_err_stop,
      I2 => sig_push_to_wsc,
      I3 => \INFERRED_GEN.cnt_i_reg[0]\,
      I4 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I5 => Q(0),
      O => D(0)
    );
\INFERRED_GEN.data_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(2),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(1),
      Q => \GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out\(1)
    );
\INFERRED_GEN.data_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[2][6]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]\,
      I2 => sig_push_to_wsc,
      I3 => sig_tlast_err_stop,
      O => \USE_SRL_FIFO.sig_wr_fifo\
    );
\sig_wdc_statcnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF1111EE"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[2]\,
      I1 => \sig_wdc_statcnt_reg[0]\,
      I2 => \sig_wdc_statcnt_reg[1]\(2),
      I3 => \sig_wdc_statcnt_reg[1]\(1),
      I4 => \sig_wdc_statcnt_reg[1]\(0),
      O => \sig_wdc_statcnt_reg[2]\(0)
    );
\sig_wdc_statcnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"98999991"
    )
        port map (
      I0 => \sig_wdc_statcnt_reg[0]\,
      I1 => \^inferred_gen.cnt_i_reg[2]\,
      I2 => \sig_wdc_statcnt_reg[1]\(2),
      I3 => \sig_wdc_statcnt_reg[1]\(0),
      I4 => \sig_wdc_statcnt_reg[1]\(1),
      O => E(0)
    );
\sig_wdc_statcnt[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0F0F01E"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[2]\,
      I1 => \sig_wdc_statcnt_reg[0]\,
      I2 => \sig_wdc_statcnt_reg[1]\(2),
      I3 => \sig_wdc_statcnt_reg[1]\(1),
      I4 => \sig_wdc_statcnt_reg[1]\(0),
      O => \sig_wdc_statcnt_reg[2]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1\ is
  port (
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 42 downto 0 );
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \sig_next_addr_reg_reg[0]\ : in STD_LOGIC;
    \sig_next_addr_reg_reg[0]_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 41 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1\ is
  signal \USE_SRL_FIFO.sig_wr_fifo\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 42 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
begin
  \out\(42 downto 0) <= \^out\(42 downto 0);
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(40),
      Q => \^out\(41)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => '1',
      Q => \^out\(40)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(39),
      Q => \^out\(39)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(38),
      Q => \^out\(38)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(37),
      Q => \^out\(37)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(36),
      Q => \^out\(36)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(35),
      Q => \^out\(35)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(34),
      Q => \^out\(34)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(33),
      Q => \^out\(33)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(32),
      Q => \^out\(32)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(31),
      Q => \^out\(31)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(30),
      Q => \^out\(30)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(29),
      Q => \^out\(29)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(28),
      Q => \^out\(28)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(27),
      Q => \^out\(27)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(26),
      Q => \^out\(26)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(25),
      Q => \^out\(25)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(24),
      Q => \^out\(24)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(23),
      Q => \^out\(23)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(22),
      Q => \^out\(22)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(21),
      Q => \^out\(21)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(20),
      Q => \^out\(20)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(19),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(18),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(17),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][54]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => sig_mstr2addr_cmd_valid,
      I1 => \sig_next_addr_reg_reg[0]\,
      I2 => \sig_next_addr_reg_reg[0]_0\,
      O => \USE_SRL_FIFO.sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(41),
      Q => \^out\(42)
    );
\sig_addr_valid_reg_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(42),
      O => sig_calc_error_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1_19\ is
  port (
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 42 downto 0 );
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \sig_next_addr_reg_reg[0]\ : in STD_LOGIC;
    \sig_next_addr_reg_reg[0]_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 41 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1_19\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1_19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1_19\ is
  signal \USE_SRL_FIFO.sig_wr_fifo\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 42 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
begin
  \out\(42 downto 0) <= \^out\(42 downto 0);
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(40),
      Q => \^out\(41)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => '1',
      Q => \^out\(40)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(39),
      Q => \^out\(39)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(38),
      Q => \^out\(38)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(37),
      Q => \^out\(37)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(36),
      Q => \^out\(36)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(35),
      Q => \^out\(35)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(34),
      Q => \^out\(34)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(33),
      Q => \^out\(33)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(32),
      Q => \^out\(32)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(31),
      Q => \^out\(31)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(30),
      Q => \^out\(30)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(29),
      Q => \^out\(29)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(28),
      Q => \^out\(28)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(27),
      Q => \^out\(27)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(26),
      Q => \^out\(26)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(25),
      Q => \^out\(25)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(24),
      Q => \^out\(24)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(23),
      Q => \^out\(23)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(22),
      Q => \^out\(22)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(21),
      Q => \^out\(21)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(20),
      Q => \^out\(20)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(19),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(18),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(17),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][54]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => sig_mstr2addr_cmd_valid,
      I1 => \sig_next_addr_reg_reg[0]\,
      I2 => \sig_next_addr_reg_reg[0]_0\,
      O => \USE_SRL_FIFO.sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(41),
      Q => \^out\(42)
    );
\sig_addr_valid_reg_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(42),
      O => sig_calc_error_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 43 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_last_dbeat_reg : out STD_LOGIC;
    sig_first_dbeat_reg : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    \sig_good_mmap_dbeat10_out__0\ : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \sig_next_tag_reg_reg[0]\ : in STD_LOGIC;
    \sig_next_tag_reg_reg[0]_0\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \sig_dbeat_cntr_reg[7]_0\ : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_last_dbeat_reg_1 : in STD_LOGIC;
    sig_last_dbeat_reg_2 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    sig_next_calc_error_reg_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2\ is
  signal \USE_SRL_FIFO.sig_wr_fifo\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 43 downto 0 );
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal sig_first_dbeat_i_2_n_0 : STD_LOGIC;
  signal sig_first_dbeat_i_4_n_0 : STD_LOGIC;
  signal sig_last_dbeat_i_2_n_0 : STD_LOGIC;
  signal \sig_last_dbeat_i_5__0_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
begin
  \out\(43 downto 0) <= \^out\(43 downto 0);
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(40),
      Q => \^out\(36)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(39),
      Q => \^out\(35)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(38),
      Q => \^out\(34)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(37),
      Q => \^out\(33)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(36),
      Q => \^out\(32)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(35),
      Q => \^out\(31)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(34),
      Q => \^out\(30)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(33),
      Q => \^out\(29)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(32),
      Q => \^out\(28)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(31),
      Q => \^out\(27)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(30),
      Q => \^out\(26)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(29),
      Q => \^out\(25)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(28),
      Q => \^out\(24)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(27),
      Q => \^out\(23)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(26),
      Q => \^out\(22)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(25),
      Q => \^out\(21)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(24),
      Q => \^out\(20)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(23),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(22),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(21),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(47),
      Q => \^out\(43)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(20),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(19),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(18),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(17),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(16),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(15),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(14),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(13),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(12),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(11),
      Q => sig_cmd_fifo_data_out(15)
    );
\INFERRED_GEN.data_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(46),
      Q => \^out\(42)
    );
\INFERRED_GEN.data_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(10),
      Q => sig_cmd_fifo_data_out(14)
    );
\INFERRED_GEN.data_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(9),
      Q => sig_cmd_fifo_data_out(13)
    );
\INFERRED_GEN.data_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(8),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(7),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(6),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(5),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(4),
      Q => sig_cmd_fifo_data_out(8)
    );
\INFERRED_GEN.data_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(45),
      Q => \^out\(41)
    );
\INFERRED_GEN.data_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][54]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => sig_mstr2data_cmd_valid,
      I1 => \sig_next_tag_reg_reg[0]\,
      I2 => \sig_next_tag_reg_reg[0]_0\,
      O => \USE_SRL_FIFO.sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(44),
      Q => \^out\(40)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(43),
      Q => \^out\(39)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(42),
      Q => \^out\(38)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(41),
      Q => \^out\(37)
    );
\sig_dbeat_cntr[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(8),
      I1 => \sig_dbeat_cntr_reg[0]\,
      I2 => Q(0),
      O => D(0)
    );
\sig_dbeat_cntr[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(13),
      I1 => \sig_dbeat_cntr_reg[0]\,
      I2 => \sig_dbeat_cntr_reg[7]\,
      I3 => Q(1),
      I4 => Q(2),
      O => D(1)
    );
\sig_dbeat_cntr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB88BB88B88B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(14),
      I1 => \sig_dbeat_cntr_reg[0]\,
      I2 => \sig_dbeat_cntr_reg[7]\,
      I3 => Q(3),
      I4 => Q(2),
      I5 => Q(1),
      O => D(2)
    );
\sig_dbeat_cntr[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB88B88B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(15),
      I1 => \sig_dbeat_cntr_reg[0]\,
      I2 => \sig_dbeat_cntr_reg[7]\,
      I3 => Q(4),
      I4 => \sig_dbeat_cntr_reg[7]_0\,
      O => D(3)
    );
sig_first_dbeat_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888800A08888A0A0"
    )
        port map (
      I0 => sig_first_dbeat_reg,
      I1 => sig_first_dbeat_i_2_n_0,
      I2 => sig_first_dbeat,
      I3 => sig_first_dbeat_reg_0,
      I4 => \sig_dbeat_cntr_reg[0]\,
      I5 => \sig_good_mmap_dbeat10_out__0\,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
sig_first_dbeat_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(8),
      I1 => \^out\(4),
      I2 => \^out\(5),
      I3 => \^out\(6),
      I4 => sig_first_dbeat_i_4_n_0,
      O => sig_first_dbeat_i_2_n_0
    );
sig_first_dbeat_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(13),
      I1 => \^out\(7),
      I2 => sig_cmd_fifo_data_out(15),
      I3 => sig_cmd_fifo_data_out(14),
      O => sig_first_dbeat_i_4_n_0
    );
sig_last_dbeat_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAC0FFAAAAC000"
    )
        port map (
      I0 => sig_last_dbeat_i_2_n_0,
      I1 => \sig_good_mmap_dbeat10_out__0\,
      I2 => sig_last_dbeat_reg_0,
      I3 => sig_last_dbeat_reg_1,
      I4 => \sig_dbeat_cntr_reg[0]\,
      I5 => sig_last_dbeat_reg_2,
      O => sig_last_dbeat_reg
    );
sig_last_dbeat_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \sig_last_dbeat_i_5__0_n_0\,
      I1 => sig_cmd_fifo_data_out(8),
      I2 => \^out\(4),
      I3 => sig_first_dbeat_reg,
      O => sig_last_dbeat_i_2_n_0
    );
\sig_last_dbeat_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^out\(5),
      I1 => \^out\(6),
      I2 => \^out\(7),
      I3 => sig_cmd_fifo_data_out(13),
      I4 => sig_cmd_fifo_data_out(15),
      I5 => sig_cmd_fifo_data_out(14),
      O => \sig_last_dbeat_i_5__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized3\ is
  port (
    sig_coelsc_decerr_reg0 : out STD_LOGIC;
    sig_coelsc_slverr_reg0 : out STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    \INFERRED_GEN.data_reg[5][0]_srl6_0\ : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 0 to 2 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized3\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized3\ is
  signal \USE_SRL_FIFO.sig_wr_fifo\ : STD_LOGIC;
  signal sig_wresp_sfifo_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1\ : label is "soft_lutpair200";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 ";
begin
\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F08"
    )
        port map (
      I0 => sig_wresp_sfifo_out(0),
      I1 => sig_wresp_sfifo_out(1),
      I2 => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\(0),
      I3 => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(0),
      O => sig_coelsc_decerr_reg0
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => sig_wresp_sfifo_out(1),
      I1 => sig_wresp_sfifo_out(0),
      I2 => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\(0),
      I3 => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(1),
      O => sig_coelsc_slverr_reg0
    );
\INFERRED_GEN.data_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(2),
      A1 => addr(1),
      A2 => addr(0),
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => m_axi_bresp(1),
      Q => sig_wresp_sfifo_out(1)
    );
\INFERRED_GEN.data_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(2),
      A1 => addr(1),
      A2 => addr(0),
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => m_axi_bresp(0),
      Q => sig_wresp_sfifo_out(0)
    );
\INFERRED_GEN.data_reg[5][1]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axi_bvalid,
      I1 => \INFERRED_GEN.data_reg[5][0]_srl6_0\,
      I2 => sig_inhibit_rdy_n,
      O => \USE_SRL_FIFO.sig_wr_fifo\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized4\ is
  port (
    sig_coelsc_interr_reg0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_wdc_statcnt_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_data2wsc_cmd_cmplt_reg : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_tlast_err_stop : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_wdc_statcnt_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \USE_SRL_FIFO.sig_wr_fifo\ : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 0 to 6 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized4\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized4\ is
  signal \GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^inferred_gen.cnt_i_reg[3]\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][2]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][2]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][2]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][3]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][3]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][3]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][4]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][4]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][4]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][5]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][5]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][5]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][6]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][6]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][6]_srl6 ";
begin
  \INFERRED_GEN.cnt_i_reg[3]\ <= \^inferred_gen.cnt_i_reg[3]\;
  \out\(5 downto 0) <= \^out\(5 downto 0);
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out\(1),
      I1 => \^out\(1),
      I2 => D(0),
      O => sig_coelsc_interr_reg0
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(0),
      O => sig_data2wsc_cmd_cmplt_reg
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444404"
    )
        port map (
      I0 => Q(3),
      I1 => sig_coelsc_reg_empty,
      I2 => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      I3 => \^out\(1),
      I4 => \GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out\(1),
      O => \^inferred_gen.cnt_i_reg[3]\
    );
\INFERRED_GEN.cnt_i[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FBFFFBFF0400"
    )
        port map (
      I0 => sig_tlast_err_stop,
      I1 => sig_push_to_wsc,
      I2 => \INFERRED_GEN.cnt_i_reg[0]\,
      I3 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I4 => \^inferred_gen.cnt_i_reg[3]\,
      I5 => Q(0),
      O => \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg\(0)
    );
\INFERRED_GEN.data_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(0),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(1),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[5][2]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(2),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[5][3]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(3),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[5][4]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(4),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[5][5]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(5),
      Q => \GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out\(1)
    );
\INFERRED_GEN.data_reg[5][6]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(6),
      Q => \^out\(0)
    );
\sig_wdc_statcnt[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96869696C3C3C3C3"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[3]\,
      I1 => \sig_wdc_statcnt_reg[3]\(0),
      I2 => \sig_wdc_statcnt_reg[3]\(1),
      I3 => \sig_wdc_statcnt_reg[3]\(3),
      I4 => \sig_wdc_statcnt_reg[3]\(2),
      I5 => \USE_SRL_FIFO.sig_wr_fifo\,
      O => \sig_wdc_statcnt_reg[0]\(0)
    );
\sig_wdc_statcnt[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E718EE11"
    )
        port map (
      I0 => \sig_wdc_statcnt_reg[3]\(0),
      I1 => \sig_wdc_statcnt_reg[3]\(1),
      I2 => \^inferred_gen.cnt_i_reg[3]\,
      I3 => \sig_wdc_statcnt_reg[3]\(2),
      I4 => \USE_SRL_FIFO.sig_wr_fifo\,
      O => \sig_wdc_statcnt_reg[0]\(1)
    );
\sig_wdc_statcnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55455555AAAAAAA8"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[3]\,
      I1 => \sig_wdc_statcnt_reg[3]\(0),
      I2 => \sig_wdc_statcnt_reg[3]\(1),
      I3 => \sig_wdc_statcnt_reg[3]\(3),
      I4 => \sig_wdc_statcnt_reg[3]\(2),
      I5 => \USE_SRL_FIFO.sig_wr_fifo\,
      O => E(0)
    );
\sig_wdc_statcnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F708EF10FF00EE11"
    )
        port map (
      I0 => \sig_wdc_statcnt_reg[3]\(0),
      I1 => \sig_wdc_statcnt_reg[3]\(1),
      I2 => \^inferred_gen.cnt_i_reg[3]\,
      I3 => \sig_wdc_statcnt_reg[3]\(3),
      I4 => \sig_wdc_statcnt_reg[3]\(2),
      I5 => \USE_SRL_FIFO.sig_wr_fifo\,
      O => \sig_wdc_statcnt_reg[0]\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized5\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 46 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_last_dbeat_reg : out STD_LOGIC;
    sig_first_dbeat_reg : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    \sig_good_mmap_dbeat12_out__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \sig_next_tag_reg_reg[0]\ : in STD_LOGIC;
    \sig_next_tag_reg_reg[0]_0\ : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_last_dbeat_reg_1 : in STD_LOGIC;
    sig_last_dbeat_reg_2 : in STD_LOGIC;
    sig_next_calc_error_reg_reg : in STD_LOGIC_VECTOR ( 47 downto 0 );
    sig_next_calc_error_reg_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized5\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized5\ is
  signal \USE_SRL_FIFO.sig_wr_fifo\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \sig_first_dbeat_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_first_dbeat_i_4__0_n_0\ : STD_LOGIC;
  signal \sig_last_dbeat_i_2__0_n_0\ : STD_LOGIC;
  signal sig_last_dbeat_i_5_n_0 : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
begin
  \out\(46 downto 0) <= \^out\(46 downto 0);
\INFERRED_GEN.data_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(47),
      Q => \^out\(46)
    );
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(38),
      Q => \^out\(37)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(37),
      Q => \^out\(36)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(36),
      Q => \^out\(35)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(35),
      Q => \^out\(34)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(34),
      Q => \^out\(33)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(33),
      Q => \^out\(32)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(32),
      Q => \^out\(31)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(31),
      Q => \^out\(30)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(30),
      Q => \^out\(29)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(29),
      Q => \^out\(28)
    );
\INFERRED_GEN.data_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(46),
      Q => \^out\(45)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(28),
      Q => \^out\(27)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(27),
      Q => \^out\(26)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(26),
      Q => \^out\(25)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(25),
      Q => \^out\(24)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(24),
      Q => \^out\(23)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(23),
      Q => \^out\(22)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(22),
      Q => \^out\(21)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(21),
      Q => \^out\(20)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(20),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(19),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(45),
      Q => \^out\(44)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(18),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(17),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(16),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(15),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(14),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(13),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(12),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(11),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(10),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(9),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(44),
      Q => \^out\(43)
    );
\INFERRED_GEN.data_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(8),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(7),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(6),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(5),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(4),
      Q => sig_cmd_fifo_data_out(8)
    );
\INFERRED_GEN.data_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][52]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => sig_mstr2data_cmd_valid,
      I1 => \sig_next_tag_reg_reg[0]\,
      I2 => \sig_next_tag_reg_reg[0]_0\,
      O => \USE_SRL_FIFO.sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(43),
      Q => \^out\(42)
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(42),
      Q => \^out\(41)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(41),
      Q => \^out\(40)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(40),
      Q => \^out\(39)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg(39),
      Q => \^out\(38)
    );
\sig_dbeat_cntr[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(8),
      I1 => \sig_dbeat_cntr_reg[0]\,
      I2 => Q(0),
      O => D(0)
    );
\sig_first_dbeat_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888800A08888A0A0"
    )
        port map (
      I0 => sig_first_dbeat_reg,
      I1 => \sig_first_dbeat_i_2__0_n_0\,
      I2 => sig_first_dbeat,
      I3 => sig_first_dbeat_reg_0,
      I4 => \sig_dbeat_cntr_reg[0]\,
      I5 => \sig_good_mmap_dbeat12_out__0\,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_first_dbeat_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(8),
      I1 => \^out\(4),
      I2 => \^out\(5),
      I3 => \^out\(6),
      I4 => \sig_first_dbeat_i_4__0_n_0\,
      O => \sig_first_dbeat_i_2__0_n_0\
    );
\sig_first_dbeat_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^out\(8),
      I1 => \^out\(7),
      I2 => \^out\(10),
      I3 => \^out\(9),
      O => \sig_first_dbeat_i_4__0_n_0\
    );
\sig_last_dbeat_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAC0FFAAAAC000"
    )
        port map (
      I0 => \sig_last_dbeat_i_2__0_n_0\,
      I1 => \sig_good_mmap_dbeat12_out__0\,
      I2 => sig_last_dbeat_reg_0,
      I3 => sig_last_dbeat_reg_1,
      I4 => \sig_dbeat_cntr_reg[0]\,
      I5 => sig_last_dbeat_reg_2,
      O => sig_last_dbeat_reg
    );
\sig_last_dbeat_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => sig_last_dbeat_i_5_n_0,
      I1 => sig_first_dbeat_reg,
      I2 => sig_cmd_fifo_data_out(8),
      I3 => \^out\(4),
      O => \sig_last_dbeat_i_2__0_n_0\
    );
sig_last_dbeat_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^out\(5),
      I1 => \^out\(6),
      I2 => \^out\(7),
      I3 => \^out\(8),
      I4 => \^out\(10),
      I5 => \^out\(9),
      O => sig_last_dbeat_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_reg_module is
  port (
    reg_dma_sg_mode : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_awready : out STD_LOGIC;
    rdy : out STD_LOGIC;
    arready_i_reg : out STD_LOGIC;
    dma_slverr_reg : out STD_LOGIC;
    dma_decerr_reg : out STD_LOGIC;
    sg_interr_reg : out STD_LOGIC;
    sg_slverr_reg : out STD_LOGIC;
    sg_decerr_reg : out STD_LOGIC;
    cdma_introut : out STD_LOGIC;
    sig_reg2sg_irqthresh_wren : out STD_LOGIC;
    sig_reg2sg_irqdelay_wren : out STD_LOGIC;
    sg_updt_error : out STD_LOGIC;
    sg_ftch_error : out STD_LOGIC;
    sig_reg2rst_soft_reset : out STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg\ : out STD_LOGIC;
    sig_dma_go_reg : out STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_dly_fast_cnt0 : out STD_LOGIC;
    sig_pulse_trigger : out STD_LOGIC;
    \taildesc_lsb_int_reg[31]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dmacr_i_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \curdesc_lsb_i_reg[31]\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \dmacr_i_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_lite_wdata_18_sp_1 : out STD_LOGIC;
    s_axi_lite_wdata_23_sp_1 : out STD_LOGIC;
    sig_reg2sg_tailpntr_updated : out STD_LOGIC;
    sig_sm_state_ns1 : out STD_LOGIC;
    currdesc_updated_reg : out STD_LOGIC;
    sig_pulse_trigger_0 : out STD_LOGIC;
    ch1_delay_count0 : out STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg\ : out STD_LOGIC;
    \taildesc_lsb_int_reg[6]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_MM2S.queue_dout_new_reg[31]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \GEN_MM2S.queue_dout_new_reg[63]\ : out STD_LOGIC_VECTOR ( 58 downto 0 );
    sig_mm2s2sgcntl_sts_tvalid : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    \araddr_reg[2]\ : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    awvalid_d10 : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    dma_slverr_reg_0 : in STD_LOGIC;
    dma_decerr_reg_0 : in STD_LOGIC;
    sg_interr_reg_0 : in STD_LOGIC;
    sg_slverr_reg_0 : in STD_LOGIC;
    sg_decerr_reg_0 : in STD_LOGIC;
    sg_ftch_error0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_data_cap0 : in STD_LOGIC;
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[1]\ : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_sgcntlr2reg_new_curdesc_wren : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_shtdwn_sm_set_cmplt : in STD_LOGIC;
    sig_sgcntl2reg_idle_clr : in STD_LOGIC;
    sig_to_edge_detect_reg : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    \sig_dma_go0__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdma_tvect_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    idle_reg : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_dm_s2mm_cmd_tready : in STD_LOGIC;
    sig_dm_mm2s_cmd_tready : in STD_LOGIC;
    sig_to_edge_detect_reg_1 : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\ : in STD_LOGIC;
    dly_irq_reg : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1\ : in STD_LOGIC;
    \ch1_sg_idle1_inferred__0/i__carry\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \dmacr_i_reg[23]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_cdma_tstvec : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\ : in STD_LOGIC_VECTOR ( 89 downto 0 );
    sig_dm_mm2s_sts_tvalid : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_reg_module;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_reg_module is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal I_AXI_LITE_n_15 : STD_LOGIC;
  signal I_AXI_LITE_n_17 : STD_LOGIC;
  signal I_AXI_LITE_n_18 : STD_LOGIC;
  signal I_AXI_LITE_n_5 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_125 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_126 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_127 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_128 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_129 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_13 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_130 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_18 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_47 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_48 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_49 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_50 : STD_LOGIC;
  signal axi2ip_rdce : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal curdesc_lsb_i0 : STD_LOGIC;
  signal \^curdesc_lsb_i_reg[31]\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal dma_keyhole_read : STD_LOGIC;
  signal dma_keyhole_write : STD_LOGIC;
  signal \^dma_slverr_reg\ : STD_LOGIC;
  signal \^dmacr_i_reg[23]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in1_in : STD_LOGIC;
  signal \^reg_dma_sg_mode\ : STD_LOGIC;
  signal s_axi_lite_wdata_18_sn_1 : STD_LOGIC;
  signal s_axi_lite_wdata_23_sn_1 : STD_LOGIC;
  signal \^sg_decerr_reg\ : STD_LOGIC;
  signal \^sg_interr_reg\ : STD_LOGIC;
  signal \^sg_slverr_reg\ : STD_LOGIC;
  signal sig_axi2ip_wrce : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal sig_reg2cntlr_btt : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal sig_reg2cntlr_dest_addr : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal sig_reg2cntlr_src_addr : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \^sig_reg2rst_soft_reset\ : STD_LOGIC;
  signal sig_reg2sg_dmacr : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal sig_reg2sg_taildesc : STD_LOGIC_VECTOR ( 25 downto 6 );
begin
  E(0) <= \^e\(0);
  \curdesc_lsb_i_reg[31]\(25 downto 0) <= \^curdesc_lsb_i_reg[31]\(25 downto 0);
  dma_slverr_reg <= \^dma_slverr_reg\;
  \dmacr_i_reg[23]\(7 downto 0) <= \^dmacr_i_reg[23]\(7 downto 0);
  reg_dma_sg_mode <= \^reg_dma_sg_mode\;
  s_axi_lite_wdata_18_sp_1 <= s_axi_lite_wdata_18_sn_1;
  s_axi_lite_wdata_23_sp_1 <= s_axi_lite_wdata_23_sn_1;
  sg_decerr_reg <= \^sg_decerr_reg\;
  sg_interr_reg <= \^sg_interr_reg\;
  sg_slverr_reg <= \^sg_slverr_reg\;
  sig_reg2rst_soft_reset <= \^sig_reg2rst_soft_reset\;
I_AXI_LITE: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_lite_if
     port map (
      E(0) => I_AXI_LITE_n_5,
      \GEN_SYNC_READ.axi2ip_rdce_reg[8]_0\(5) => axi2ip_rdce(8),
      \GEN_SYNC_READ.axi2ip_rdce_reg[8]_0\(4) => axi2ip_rdce(6),
      \GEN_SYNC_READ.axi2ip_rdce_reg[8]_0\(3) => axi2ip_rdce(4),
      \GEN_SYNC_READ.axi2ip_rdce_reg[8]_0\(2 downto 0) => axi2ip_rdce(2 downto 0),
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[10]_0\ => \^sg_decerr_reg\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_0\ => I_REGISTER_BLOCK_n_47,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[13]_0\ => I_REGISTER_BLOCK_n_48,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0\ => I_REGISTER_BLOCK_n_49,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[1]_0\ => I_REGISTER_BLOCK_n_13,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0\(7 downto 0) => \^dmacr_i_reg[23]\(7 downto 0),
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1\(7 downto 0) => \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]\(7 downto 0),
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(25 downto 0) => sig_reg2cntlr_dest_addr(25 downto 0),
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_1\(25 downto 0) => sig_reg2cntlr_src_addr(25 downto 0),
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_2\(25 downto 0) => sig_reg2cntlr_btt(25 downto 0),
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_3\(19 downto 0) => sig_reg2sg_taildesc(25 downto 6),
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]_0\ => I_REGISTER_BLOCK_n_50,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[27]_0\ => I_REGISTER_BLOCK_n_125,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[28]_0\ => I_REGISTER_BLOCK_n_126,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[29]_0\ => I_REGISTER_BLOCK_n_127,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_0\ => \^sig_reg2rst_soft_reset\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[30]_0\ => I_REGISTER_BLOCK_n_128,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(21 downto 5) => \^curdesc_lsb_i_reg[31]\(25 downto 9),
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(4 downto 0) => \^curdesc_lsb_i_reg[31]\(5 downto 1),
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(7 downto 0) => sig_reg2sg_dmacr(31 downto 24),
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2\(7 downto 0) => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\(7 downto 0),
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3\ => I_REGISTER_BLOCK_n_129,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[3]_0\ => \^reg_dma_sg_mode\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_0\(0) => dma_keyhole_read,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_1\ => I_REGISTER_BLOCK_n_130,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_0\ => \^dma_slverr_reg\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_0\ => I_REGISTER_BLOCK_n_18,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[8]_0\ => \^sg_interr_reg\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[9]_0\ => \^sg_slverr_reg\,
      \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0\ => \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg\,
      \GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0\ => \^e\(0),
      \GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_1\ => I_AXI_LITE_n_18,
      \GEN_SYNC_WRITE.axi2ip_wrce_reg[1]_0\ => I_AXI_LITE_n_17,
      \GEN_SYNC_WRITE.axi2ip_wrce_reg[1]_1\ => \GEN_SYNC_WRITE.axi2ip_wrce_reg[1]\,
      \GEN_SYNC_WRITE.axi2ip_wrce_reg[4]_0\(0) => p_0_in1_in,
      \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0\(0) => I_AXI_LITE_n_15,
      \GEN_SYNC_WRITE.rdy_reg_0\ => rdy,
      Q(0) => Q(0),
      \araddr_reg[2]_0\ => \araddr_reg[2]\,
      arready_i_reg_0 => arready_i_reg,
      awvalid_d10 => awvalid_d10,
      curdesc_lsb_i0 => curdesc_lsb_i0,
      dma_keyhole_write => dma_keyhole_write,
      \out\ => \out\,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(3 downto 0) => s_axi_lite_araddr(3 downto 0),
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(3 downto 0) => s_axi_lite_awaddr(3 downto 0),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_wdata(0) => s_axi_lite_wdata(2),
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      sig_axi2ip_wrce(1) => sig_axi2ip_wrce(10),
      sig_axi2ip_wrce(0) => sig_axi2ip_wrce(2),
      wr_data_cap0 => wr_data_cap0
    );
I_REGISTER_BLOCK: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_register
     port map (
      D(25 downto 0) => D(25 downto 0),
      E(0) => p_0_in1_in,
      \GEN_DMACR_SG.sig_dly_irqen_reg_reg_0\ => I_REGISTER_BLOCK_n_48,
      \GEN_DMACR_SG.sig_err_irqen_reg_reg_0\ => I_REGISTER_BLOCK_n_49,
      \GEN_DMACR_SG.sig_ioc_irqen_reg_reg_0\ => I_REGISTER_BLOCK_n_47,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg\(0) => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg\(0),
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]\(0) => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]\(0),
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\(7 downto 0) => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\(7 downto 0),
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg\ => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\ => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1\ => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1\,
      \GEN_MM2S.queue_dout_new_reg[31]\(32 downto 0) => \GEN_MM2S.queue_dout_new_reg[31]\(32 downto 0),
      \GEN_MM2S.queue_dout_new_reg[63]\(58 downto 0) => \GEN_MM2S.queue_dout_new_reg[63]\(58 downto 0),
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\(5) => axi2ip_rdce(8),
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\(4) => axi2ip_rdce(6),
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\(3) => axi2ip_rdce(4),
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\(2 downto 0) => axi2ip_rdce(2 downto 0),
      Q(1) => \dmacr_i_reg[6]\(0),
      Q(0) => dma_keyhole_read,
      S(6 downto 0) => S(6 downto 0),
      SR(0) => SR(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(89 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(89 downto 0),
      axi_cdma_tstvec(0) => axi_cdma_tstvec(0),
      cdma_introut => cdma_introut,
      cdma_tvect_out(7 downto 0) => cdma_tvect_out(7 downto 0),
      ch1_delay_count0 => ch1_delay_count0,
      ch1_dly_fast_cnt0 => ch1_dly_fast_cnt0,
      \ch1_sg_idle1_inferred__0/i__carry\(23 downto 0) => \ch1_sg_idle1_inferred__0/i__carry\(23 downto 0),
      curdesc_lsb_i0 => curdesc_lsb_i0,
      \curdesc_lsb_i_reg[31]_0\(25 downto 0) => \^curdesc_lsb_i_reg[31]\(25 downto 0),
      currdesc_updated_reg_0 => currdesc_updated_reg,
      dly_irq_reg_0 => dly_irq_reg,
      dma_decerr_reg_0 => dma_decerr_reg,
      dma_decerr_reg_1 => dma_decerr_reg_0,
      dma_interr_reg_0 => I_REGISTER_BLOCK_n_130,
      dma_keyhole_write => dma_keyhole_write,
      dma_slverr_reg_0 => \^dma_slverr_reg\,
      dma_slverr_reg_1 => dma_slverr_reg_0,
      \dmacr_i_reg[23]_0\(7 downto 0) => \^dmacr_i_reg[23]\(7 downto 0),
      \dmacr_i_reg[23]_1\(0) => \dmacr_i_reg[23]_0\(0),
      \dmacr_i_reg[2]_0\ => I_AXI_LITE_n_18,
      \dmacr_i_reg[31]_0\(7 downto 0) => sig_reg2sg_dmacr(31 downto 24),
      \dmacr_i_reg[3]_0\ => \^reg_dma_sg_mode\,
      \dmacr_i_reg[4]_0\ => \^e\(0),
      \dmacr_i_reg[6]_0\ => I_REGISTER_BLOCK_n_18,
      idle_reg_0 => I_REGISTER_BLOCK_n_13,
      idle_reg_1 => idle_reg,
      ioc_irq_reg_0 => I_AXI_LITE_n_17,
      m_axi_aclk => m_axi_aclk,
      \out\ => \out\,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wdata_18_sp_1 => s_axi_lite_wdata_18_sn_1,
      s_axi_lite_wdata_23_sp_1 => s_axi_lite_wdata_23_sn_1,
      sg_decerr_reg_0 => \^sg_decerr_reg\,
      sg_decerr_reg_1 => sg_decerr_reg_0,
      sg_ftch_error => sg_ftch_error,
      sg_ftch_error0 => sg_ftch_error0,
      sg_interr_reg_0 => \^sg_interr_reg\,
      sg_interr_reg_1 => sg_interr_reg_0,
      sg_slverr_reg_0 => \^sg_slverr_reg\,
      sg_slverr_reg_1 => sg_slverr_reg_0,
      sg_updt_error => sg_updt_error,
      sig_axi2ip_wrce(1) => sig_axi2ip_wrce(10),
      sig_axi2ip_wrce(0) => sig_axi2ip_wrce(2),
      \sig_btt_register_reg[25]_0\(25 downto 0) => sig_reg2cntlr_btt(25 downto 0),
      \sig_da_register_lsb_reg[0]_0\(0) => I_AXI_LITE_n_5,
      \sig_da_register_lsb_reg[25]_0\(25 downto 0) => sig_reg2cntlr_dest_addr(25 downto 0),
      sig_dm_mm2s_cmd_tready => sig_dm_mm2s_cmd_tready,
      sig_dm_mm2s_sts_tvalid => sig_dm_mm2s_sts_tvalid,
      sig_dm_s2mm_cmd_tready => sig_dm_s2mm_cmd_tready,
      \sig_dma_go0__0\ => \sig_dma_go0__0\,
      sig_dma_go_reg_0 => sig_dma_go_reg,
      sig_mm2s2sgcntl_sts_tvalid => sig_mm2s2sgcntl_sts_tvalid,
      sig_pulse_trigger => sig_pulse_trigger,
      sig_pulse_trigger_0 => sig_pulse_trigger_0,
      sig_reg2rst_soft_reset => \^sig_reg2rst_soft_reset\,
      sig_reg2sg_irqdelay_wren => sig_reg2sg_irqdelay_wren,
      sig_reg2sg_irqthresh_wren => sig_reg2sg_irqthresh_wren,
      sig_reg2sg_tailpntr_updated => sig_reg2sg_tailpntr_updated,
      \sig_sa_register_lsb_reg[0]_0\(0) => I_AXI_LITE_n_15,
      \sig_sa_register_lsb_reg[25]_0\(25 downto 0) => sig_reg2cntlr_src_addr(25 downto 0),
      sig_sgcntl2reg_idle_clr => sig_sgcntl2reg_idle_clr,
      sig_sgcntlr2reg_new_curdesc_wren => sig_sgcntlr2reg_new_curdesc_wren,
      sig_shtdwn_sm_set_cmplt => sig_shtdwn_sm_set_cmplt,
      sig_sm_state_ns1 => sig_sm_state_ns1,
      sig_to_edge_detect_reg => sig_to_edge_detect_reg,
      sig_to_edge_detect_reg_1 => sig_to_edge_detect_reg_1,
      \taildesc_lsb_int_reg[26]_0\ => I_REGISTER_BLOCK_n_50,
      \taildesc_lsb_int_reg[27]_0\ => I_REGISTER_BLOCK_n_125,
      \taildesc_lsb_int_reg[28]_0\ => I_REGISTER_BLOCK_n_126,
      \taildesc_lsb_int_reg[29]_0\ => I_REGISTER_BLOCK_n_127,
      \taildesc_lsb_int_reg[30]_0\ => I_REGISTER_BLOCK_n_128,
      \taildesc_lsb_int_reg[31]_0\(21 downto 20) => \taildesc_lsb_int_reg[31]\(1 downto 0),
      \taildesc_lsb_int_reg[31]_0\(19 downto 0) => sig_reg2sg_taildesc(25 downto 6),
      \taildesc_lsb_int_reg[31]_1\ => I_REGISTER_BLOCK_n_129,
      \taildesc_lsb_int_reg[6]_0\ => \taildesc_lsb_int_reg[6]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_reset is
  port (
    \out\ : out STD_LOGIC;
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg_0\ : out STD_LOGIC;
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg_0\ : out STD_LOGIC;
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg_0\ : out STD_LOGIC;
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg_0\ : out STD_LOGIC;
    sig_to_edge_detect_reg : out STD_LOGIC;
    sig_rst2sgcntl_halt : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rst2dm_resetn : out STD_LOGIC;
    sig_halt_request0 : out STD_LOGIC;
    awvalid_d10 : out STD_LOGIC;
    wr_data_cap0 : out STD_LOGIC;
    \s_axi_lite_awaddr[4]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_dma_go0__0\ : out STD_LOGIC;
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_state0 : out STD_LOGIC;
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sg_run0 : out STD_LOGIC;
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_halt_request_reg_0 : out STD_LOGIC;
    sig_halt_request_reg_1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_reg2rst_soft_reset : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    sig_pulse_trigger : in STD_LOGIC;
    sig_halt_cmplt_reg_0 : in STD_LOGIC;
    s_axi_lite_aresetn : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    s_axi_lite_bvalid : in STD_LOGIC;
    rdy : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    reg_dma_sg_mode : in STD_LOGIC;
    idle_reg : in STD_LOGIC;
    sig_sgcntl2reg_idle_clr : in STD_LOGIC;
    \dmacr_i_reg[23]\ : in STD_LOGIC;
    \dmacr_i_reg[23]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_mm2s_status_reg_reg[6]\ : in STD_LOGIC;
    sts_queue_full : in STD_LOGIC;
    sig_sgcntl2sg_updsts_tvalid : in STD_LOGIC;
    sig_sts_sm_push_updt : in STD_LOGIC;
    ptr_queue_full : in STD_LOGIC;
    sig_sgcntl2sg_updptr_tvalid : in STD_LOGIC;
    sig_sgcntl2mm2s_halt : in STD_LOGIC;
    sig_rst2all_stop_request : in STD_LOGIC;
    sig_s_h_halt_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_reset;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_reset is
  signal \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg1\ : STD_LOGIC;
  signal \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1_n_0\ : STD_LOGIC;
  signal \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_2_n_0\ : STD_LOGIC;
  signal I_SOFT_RST_POS_EDGE_DTCT_n_1 : STD_LOGIC;
  signal I_SOFT_RST_PULSEGEN_n_0 : STD_LOGIC;
  signal I_SOFT_RST_PULSEGEN_n_2 : STD_LOGIC;
  signal I_SOFT_RST_PULSEGEN_n_5 : STD_LOGIC;
  signal sig_axi_por2rst : STD_LOGIC;
  signal sig_axi_por2rst_out : STD_LOGIC;
  signal sig_axi_por2rst_out_i_2_n_0 : STD_LOGIC;
  signal sig_axi_por_reg1 : STD_LOGIC;
  signal sig_axi_por_reg2 : STD_LOGIC;
  signal sig_axi_por_reg3 : STD_LOGIC;
  signal sig_axi_por_reg4 : STD_LOGIC;
  signal sig_axi_por_reg5 : STD_LOGIC;
  signal sig_axi_por_reg6 : STD_LOGIC;
  signal sig_axi_por_reg7 : STD_LOGIC;
  signal sig_axi_por_reg8 : STD_LOGIC;
  signal sig_axilite_por_reg1 : STD_LOGIC;
  signal sig_axilite_por_reg2 : STD_LOGIC;
  signal sig_axilite_por_reg3 : STD_LOGIC;
  signal sig_axilite_por_reg4 : STD_LOGIC;
  signal sig_axilite_por_reg5 : STD_LOGIC;
  signal sig_axilite_por_reg6 : STD_LOGIC;
  signal sig_axilite_por_reg7 : STD_LOGIC;
  signal sig_axilite_por_reg8 : STD_LOGIC;
  signal sig_composite_cntlr_reset : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_composite_cntlr_reset : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_composite_cntlr_reset : signal is "no";
  signal sig_composite_reg_reset : STD_LOGIC;
  attribute RTL_KEEP of sig_composite_reg_reset : signal is "true";
  attribute equivalent_register_removal of sig_composite_reg_reset : signal is "no";
  signal sig_composite_sg_reset_n : STD_LOGIC;
  attribute RTL_KEEP of sig_composite_sg_reset_n : signal is "true";
  attribute equivalent_register_removal of sig_composite_sg_reset_n : signal is "no";
  signal sig_composite_sgcntlr_reset : STD_LOGIC;
  attribute RTL_KEEP of sig_composite_sgcntlr_reset : signal is "true";
  attribute equivalent_register_removal of sig_composite_sgcntlr_reset : signal is "no";
  signal sig_dm_soft_reset_n : STD_LOGIC;
  signal sig_halt_cmplt : STD_LOGIC;
  signal sig_lite_bside_hw_reset_reg : STD_LOGIC;
  attribute RTL_KEEP of sig_lite_bside_hw_reset_reg : signal is "true";
  attribute equivalent_register_removal of sig_lite_bside_hw_reset_reg : signal is "no";
  signal sig_lite_cside_hw_reset_reg : STD_LOGIC;
  attribute RTL_KEEP of sig_lite_cside_hw_reset_reg : signal is "true";
  attribute equivalent_register_removal of sig_lite_cside_hw_reset_reg : signal is "no";
  signal sig_local_hw_reset_reg : STD_LOGIC;
  signal sig_local_hw_reset_reg0 : STD_LOGIC;
  signal \^sig_rst2sgcntl_halt\ : STD_LOGIC;
  signal sig_soft_reset : STD_LOGIC;
  signal sig_to_edge_detect_reg_0 : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg\ : label is "yes";
  attribute equivalent_register_removal of \GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg\ : label is "no";
  attribute KEEP of \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\ : label is "yes";
  attribute equivalent_register_removal of \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\ : label is "no";
  attribute KEEP of \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg\ : label is "yes";
  attribute equivalent_register_removal of \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg\ : label is "no";
  attribute KEEP of \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg\ : label is "yes";
  attribute equivalent_register_removal of \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg\ : label is "no";
  attribute KEEP of \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg\ : label is "yes";
  attribute equivalent_register_removal of \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg\ : label is "no";
  attribute KEEP of \GEN_AXI_LITE_SYNC2AXI.sig_lite_cside_hw_reset_reg_reg\ : label is "yes";
  attribute equivalent_register_removal of \GEN_AXI_LITE_SYNC2AXI.sig_lite_cside_hw_reset_reg_reg\ : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_AXI_LITE_SYNC2AXI.sig_local_hw_reset_reg_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \I_RESET/sig_s_h_halt_reg_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \I_RESET/sig_s_h_halt_reg_i_1__0\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of sig_cmd_stat_rst_user_reg_n_cdc_from_i_1 : label is "soft_lutpair265";
begin
  \GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg_0\ <= sig_composite_cntlr_reset;
  \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg_0\ <= sig_composite_reg_reset;
  \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg_0\ <= sig_composite_sg_reset_n;
  \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg_0\ <= sig_composite_sgcntlr_reset;
  \out\ <= sig_lite_bside_hw_reset_reg;
  sig_rst2sgcntl_halt <= \^sig_rst2sgcntl_halt\;
\GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => I_SOFT_RST_PULSEGEN_n_2,
      Q => sig_composite_cntlr_reset,
      S => sig_axi_por2rst_out
    );
\GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => I_SOFT_RST_PULSEGEN_n_2,
      Q => sig_composite_reg_reset,
      S => sig_axi_por2rst_out
    );
\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => I_SOFT_RST_PULSEGEN_n_0,
      Q => sig_composite_sg_reset_n,
      R => sig_axi_por2rst_out
    );
\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => I_SOFT_RST_PULSEGEN_n_2,
      Q => sig_composite_sgcntlr_reset,
      S => sig_axi_por2rst_out
    );
\GEN_AXI_LITE_SYNC2AXI.sig_dm_soft_reset_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg1\,
      Q => sig_dm_soft_reset_n,
      R => sig_axi_por2rst_out
    );
\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_2_n_0\,
      I1 => sig_axilite_por_reg8,
      I2 => sig_axilite_por_reg1,
      I3 => sig_axilite_por_reg6,
      I4 => sig_axilite_por_reg7,
      I5 => s_axi_lite_aresetn,
      O => \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1_n_0\
    );
\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sig_axilite_por_reg4,
      I1 => sig_axilite_por_reg5,
      I2 => sig_axilite_por_reg2,
      I3 => sig_axilite_por_reg3,
      O => \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_2_n_0\
    );
\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1_n_0\,
      Q => sig_lite_bside_hw_reset_reg,
      R => '0'
    );
\GEN_AXI_LITE_SYNC2AXI.sig_lite_cside_hw_reset_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1_n_0\,
      Q => sig_lite_cside_hw_reset_reg,
      R => '0'
    );
\GEN_AXI_LITE_SYNC2AXI.sig_local_hw_reset_reg_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_lite_aresetn,
      O => sig_local_hw_reset_reg0
    );
\GEN_AXI_LITE_SYNC2AXI.sig_local_hw_reset_reg_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_local_hw_reset_reg0,
      Q => sig_local_hw_reset_reg,
      S => sig_axi_por2rst_out
    );
\GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_composite_sg_reset_n,
      O => \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg_1\(0)
    );
\GEN_SYNC_WRITE.awvalid_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_lite_bside_hw_reset_reg,
      I1 => s_axi_lite_bvalid,
      O => awvalid_d10
    );
\GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => s_axi_lite_awaddr(2),
      I1 => s_axi_lite_awaddr(3),
      I2 => s_axi_lite_awaddr(0),
      I3 => s_axi_lite_awaddr(1),
      I4 => sig_lite_bside_hw_reset_reg,
      I5 => rdy,
      O => \s_axi_lite_awaddr[4]\
    );
\GEN_SYNC_WRITE.rdy_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_lite_bside_hw_reset_reg,
      I1 => rdy,
      O => wr_data_cap0
    );
\I_RESET/sig_s_h_halt_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE2"
    )
        port map (
      I0 => \^sig_rst2sgcntl_halt\,
      I1 => reg_dma_sg_mode,
      I2 => sig_sgcntl2mm2s_halt,
      I3 => sig_rst2all_stop_request,
      O => sig_halt_request_reg_0
    );
\I_RESET/sig_s_h_halt_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE2"
    )
        port map (
      I0 => \^sig_rst2sgcntl_halt\,
      I1 => reg_dma_sg_mode,
      I2 => sig_sgcntl2mm2s_halt,
      I3 => sig_s_h_halt_reg,
      O => sig_halt_request_reg_1
    );
I_SOFT_RST_CLR_PULSE: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized0\
     port map (
      \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]_0\ => I_SOFT_RST_PULSEGEN_n_5,
      \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2]_0\(0) => Q(0),
      Q(0) => sig_soft_reset,
      m_axi_aclk => m_axi_aclk,
      sig_local_hw_reset_reg => sig_local_hw_reset_reg,
      sig_to_edge_detect_reg => sig_to_edge_detect_reg_0
    );
I_SOFT_RST_POS_EDGE_DTCT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized1_6\
     port map (
      Q(0) => sig_soft_reset,
      m_axi_aclk => m_axi_aclk,
      sig_halt_request_reg => I_SOFT_RST_POS_EDGE_DTCT_n_1,
      sig_halt_request_reg_0 => \^sig_rst2sgcntl_halt\,
      sig_local_hw_reset_reg => sig_local_hw_reset_reg,
      sig_pulse_trigger => sig_pulse_trigger,
      sig_reg2rst_soft_reset => sig_reg2rst_soft_reset,
      sig_to_edge_detect_reg => sig_to_edge_detect_reg
    );
I_SOFT_RST_PULSEGEN: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen
     port map (
      \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_0\ => I_SOFT_RST_PULSEGEN_n_2,
      \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_1\ => I_SOFT_RST_PULSEGEN_n_5,
      \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg1\ => \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg1\,
      Q(0) => sig_soft_reset,
      m_axi_aclk => m_axi_aclk,
      s_axi_lite_aresetn => s_axi_lite_aresetn,
      s_axi_lite_aresetn_0 => I_SOFT_RST_PULSEGEN_n_0,
      sig_halt_cmplt => sig_halt_cmplt,
      sig_halt_request0 => sig_halt_request0,
      sig_local_hw_reset_reg => sig_local_hw_reset_reg,
      sig_to_edge_detect_reg => sig_to_edge_detect_reg_0
    );
\counter[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => m_axi_sg_rlast,
      I1 => m_axi_sg_rvalid,
      I2 => sig_composite_sg_reset_n,
      O => SS(0)
    );
\curdesc_lsb_i[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_composite_reg_reset,
      I1 => reg_dma_sg_mode,
      O => SR(0)
    );
\dmacr_i[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => sig_composite_reg_reset,
      I1 => \dmacr_i_reg[23]\,
      I2 => \dmacr_i_reg[23]_0\,
      I3 => E(0),
      O => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg_1\(0)
    );
sig_axi_por2rst_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => sig_axi_por_reg7,
      I1 => sig_axi_por_reg6,
      I2 => sig_axi_por_reg1,
      I3 => sig_axi_por_reg8,
      I4 => sig_axi_por2rst_out_i_2_n_0,
      O => sig_axi_por2rst
    );
sig_axi_por2rst_out_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sig_axi_por_reg4,
      I1 => sig_axi_por_reg5,
      I2 => sig_axi_por_reg2,
      I3 => sig_axi_por_reg3,
      O => sig_axi_por2rst_out_i_2_n_0
    );
sig_axi_por2rst_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_axi_por2rst,
      Q => sig_axi_por2rst_out,
      R => '0'
    );
sig_axi_por_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => '1',
      Q => sig_axi_por_reg1,
      R => '0'
    );
sig_axi_por_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_axi_por_reg1,
      Q => sig_axi_por_reg2,
      R => '0'
    );
sig_axi_por_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_axi_por_reg2,
      Q => sig_axi_por_reg3,
      R => '0'
    );
sig_axi_por_reg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_axi_por_reg3,
      Q => sig_axi_por_reg4,
      R => '0'
    );
sig_axi_por_reg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_axi_por_reg4,
      Q => sig_axi_por_reg5,
      R => '0'
    );
sig_axi_por_reg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_axi_por_reg5,
      Q => sig_axi_por_reg6,
      R => '0'
    );
sig_axi_por_reg7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_axi_por_reg6,
      Q => sig_axi_por_reg7,
      R => '0'
    );
sig_axi_por_reg8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_axi_por_reg7,
      Q => sig_axi_por_reg8,
      R => '0'
    );
sig_axilite_por_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '1',
      Q => sig_axilite_por_reg1,
      R => '0'
    );
sig_axilite_por_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_axilite_por_reg1,
      Q => sig_axilite_por_reg2,
      R => '0'
    );
sig_axilite_por_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_axilite_por_reg2,
      Q => sig_axilite_por_reg3,
      R => '0'
    );
sig_axilite_por_reg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_axilite_por_reg3,
      Q => sig_axilite_por_reg4,
      R => '0'
    );
sig_axilite_por_reg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_axilite_por_reg4,
      Q => sig_axilite_por_reg5,
      R => '0'
    );
sig_axilite_por_reg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_axilite_por_reg5,
      Q => sig_axilite_por_reg6,
      R => '0'
    );
sig_axilite_por_reg7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_axilite_por_reg6,
      Q => sig_axilite_por_reg7,
      R => '0'
    );
sig_axilite_por_reg8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_axilite_por_reg7,
      Q => sig_axilite_por_reg8,
      R => '0'
    );
sig_cmd_stat_rst_user_reg_n_cdc_from_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_lite_aresetn,
      I1 => sig_dm_soft_reset_n,
      O => sig_rst2dm_resetn
    );
sig_dma_go_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => sig_composite_reg_reset,
      I1 => idle_reg,
      I2 => reg_dma_sg_mode,
      I3 => sig_sgcntl2reg_idle_clr,
      O => \sig_dma_go0__0\
    );
\sig_fetch_update_reg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sig_composite_sgcntlr_reset,
      I1 => ptr_queue_full,
      I2 => sig_sgcntl2sg_updptr_tvalid,
      O => \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg_3\(0)
    );
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_halt_cmplt_reg_0,
      Q => sig_halt_cmplt,
      R => '0'
    );
sig_halt_request_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => I_SOFT_RST_POS_EDGE_DTCT_n_1,
      Q => \^sig_rst2sgcntl_halt\,
      R => '0'
    );
\sig_mm2s_status_reg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_composite_cntlr_reset,
      I1 => \sig_mm2s_status_reg_reg[6]\,
      O => \GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg_1\(0)
    );
\sig_mm2s_status_reg[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_composite_sgcntlr_reset,
      I1 => sig_sts_sm_push_updt,
      O => \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg_2\(0)
    );
sig_sg_run_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_composite_sgcntlr_reset,
      I1 => reg_dma_sg_mode,
      O => sig_sg_run0
    );
sig_sm_set_ioc_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_rst2sgcntl_halt\,
      I1 => sig_composite_cntlr_reset,
      O => sig_sm_state0
    );
\sig_updt_filter_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sig_composite_sgcntlr_reset,
      I1 => sts_queue_full,
      I2 => sig_sgcntl2sg_updsts_tvalid,
      O => \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_sg_cntlr is
  port (
    sig_to_edge_detect_reg : out STD_LOGIC;
    sig_to_edge_detect_reg_0 : out STD_LOGIC;
    sig_sgcntl2reg_idle_clr : out STD_LOGIC;
    sig_halt_status : out STD_LOGIC;
    sig_sts_sm_push_updt : out STD_LOGIC;
    sig_sgcntlr2reg_new_curdesc_wren : out STD_LOGIC;
    sig_sgcntl2sg_updptr_tvalid : out STD_LOGIC;
    cdma_tvect_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_shtdwn_sm_set_cmplt : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sts_sm_pop_s2mm_sts_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sgcntl2sg_updsts_tvalid : out STD_LOGIC;
    sig_sgcntl2mm2s_halt : out STD_LOGIC;
    sig_fetch_update_full_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dm_status_full_reg_0 : out STD_LOGIC;
    \sig_cmd_tag_cntr_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    queue_empty_new0 : out STD_LOGIC;
    sig_flush_sg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sgcntl2rst_halt_cmplt : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_ftch_limit_cntr_reg[1]_0\ : out STD_LOGIC;
    \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sg_run_reg_0 : out STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\ : out STD_LOGIC;
    irqdelay_wren_reg : out STD_LOGIC;
    sig_halt_dm_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sgcntlr2sg_desc_flush : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : out STD_LOGIC;
    \sig_fetch_update_reg_reg[31]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \sig_dm_status_reg_reg[30]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sg2sgcntlr_updt_idle : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_pulse_trigger : in STD_LOGIC;
    sig_reg2sg_tailpntr_updated : in STD_LOGIC;
    sig_pulse_trigger_1 : in STD_LOGIC;
    sig_halt_status_reg_0 : in STD_LOGIC;
    sig_sg_run0 : in STD_LOGIC;
    sig_sg_run_reg_1 : in STD_LOGIC;
    sts_queue_full : in STD_LOGIC;
    sig_do_shutdown : in STD_LOGIC;
    ptr_queue_full : in STD_LOGIC;
    reg_dma_sg_mode : in STD_LOGIC;
    \GEN_MM2S.queue_dout_new_reg[121]\ : in STD_LOGIC;
    ch1_ftch_queue_empty : in STD_LOGIC;
    sig_sg2sgcntlr_ftch_idle : in STD_LOGIC;
    sig_dm_s2mm_halt_cmplt : in STD_LOGIC;
    sig_dm_mm2s_halt_cmplt : in STD_LOGIC;
    sig_mm2s2sgcntl_sts_tvalid : in STD_LOGIC;
    \FSM_sequential_sig_sts_sm_state_reg[0]_0\ : in STD_LOGIC;
    sig_dm_mm2s_sts_tvalid : in STD_LOGIC;
    sig_dm_s2mm_sts_tvalid : in STD_LOGIC;
    sig_ftch_sm_state_ns1 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_nxtdesc_wren : in STD_LOGIC;
    ch1_sg_idle : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0\ : in STD_LOGIC;
    ch1_delay_cnt_en : in STD_LOGIC;
    sig_reg2sg_irqdelay_wren : in STD_LOGIC;
    \GEN_MM2S.reg1_reg[121]\ : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_updt_filter_cntr_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_fetch_update_reg_reg[31]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_fetch_update_reg_reg[31]_2\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \sig_mm2s_status_reg_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \sig_s2mm_status_reg_reg[6]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_sg_cntlr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_sg_cntlr is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_sig_shtdwn_sm_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_shtdwn_sm_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_shtdwn_sm_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_shtdwn_sm_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_shtdwn_sm_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_shtdwn_sm_state[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_shtdwn_sm_state[7]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^cdma_tvect_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_2_in : STD_LOGIC;
  signal \sig_cmd_tag_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_cmd_tag_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_cmd_tag_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_cmd_tag_cntr[3]_i_1_n_0\ : STD_LOGIC;
  signal sig_dm_status_empty : STD_LOGIC;
  signal \^sig_dm_status_full_reg_0\ : STD_LOGIC;
  signal sig_dm_status_reg1 : STD_LOGIC;
  signal \sig_dm_status_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \sig_dm_status_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \sig_dm_status_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \sig_dm_status_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal sig_fetch_update_empty : STD_LOGIC;
  signal sig_fetch_update_full0 : STD_LOGIC;
  signal sig_flush_sg_i_1_n_0 : STD_LOGIC;
  signal \^sig_flush_sg_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \sig_ftch_limit_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_ftch_limit_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_ftch_limit_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_ftch_limit_cntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_ftch_limit_cntr[3]_i_2_n_0\ : STD_LOGIC;
  signal sig_ftch_limit_cntr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_ftch_sm_set_getdesc_ns : STD_LOGIC;
  signal sig_ftch_sm_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_ftch_sm_state_ns : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_ftch_updt_cntr14_out : STD_LOGIC;
  signal \sig_ftch_updt_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_ftch_updt_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_ftch_updt_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_ftch_updt_cntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_ftch_updt_cntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_ftch_updt_cntr[4]_i_2_n_0\ : STD_LOGIC;
  signal sig_ftch_updt_cntr_eq0 : STD_LOGIC;
  signal sig_ftch_updt_cntr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sig_ftchsm_idle : STD_LOGIC;
  signal \sig_halt_cmplt_reg_i_1__0_n_0\ : STD_LOGIC;
  signal sig_halt_dm_i_1_n_0 : STD_LOGIC;
  signal \^sig_halt_status\ : STD_LOGIC;
  signal sig_ld_dm_status_reg : STD_LOGIC;
  signal sig_ld_fetch_update_reg : STD_LOGIC;
  signal sig_mm2s_interr : STD_LOGIC;
  signal sig_mm2s_slverr : STD_LOGIC;
  signal \sig_mm2s_status_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal sig_mm2s_tag : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_s2mm_interr : STD_LOGIC;
  signal sig_s2mm_slverr : STD_LOGIC;
  signal \sig_s2mm_status_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal sig_s2mm_tag : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_sgcntl2mm2s_cmd_tdata : STD_LOGIC_VECTOR ( 70 downto 67 );
  signal \^sig_sgcntl2mm2s_halt\ : STD_LOGIC;
  signal \^sig_sgcntl2reg_idle_clr\ : STD_LOGIC;
  signal \^sig_sgcntl2rst_halt_cmplt\ : STD_LOGIC;
  signal \^sig_sgcntl2sg_updptr_tvalid\ : STD_LOGIC;
  signal \^sig_sgcntl2sg_updsts_tvalid\ : STD_LOGIC;
  signal \^sig_sgcntlr2reg_new_curdesc_wren\ : STD_LOGIC;
  signal \^sig_sgcntlr2sg_desc_flush\ : STD_LOGIC;
  signal sig_shtdwn_sm_flush_sg_ns : STD_LOGIC;
  signal \^sig_shtdwn_sm_set_cmplt\ : STD_LOGIC;
  signal sig_shtdwn_sm_set_cmplt_ns : STD_LOGIC;
  signal sig_shtdwn_sm_set_ftch_halt_ns : STD_LOGIC;
  signal sig_shutdown_idle_rising : STD_LOGIC;
  signal sig_sts_sm_pop_mm2s_sts_ns : STD_LOGIC;
  signal sig_sts_sm_pop_s2mm_sts_ns : STD_LOGIC;
  signal \^sig_sts_sm_pop_s2mm_sts_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sig_sts_sm_push_updt\ : STD_LOGIC;
  signal sig_sts_sm_push_updt_ns : STD_LOGIC;
  signal sig_sts_sm_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_sts_sm_state_ns : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_updt_filter_cntr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_updt_filter_cntr0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \sig_updt_filter_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_updt_filter_cntr[2]_i_3_n_0\ : STD_LOGIC;
  signal \sig_updt_filter_cntr[3]_i_1_n_0\ : STD_LOGIC;
  signal sig_updt_filter_cntr_eq0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_sig_shtdwn_sm_state[1]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_shtdwn_sm_state[2]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_shtdwn_sm_state[3]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_shtdwn_sm_state[4]_i_2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_shtdwn_sm_state[6]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_shtdwn_sm_state[7]_i_1\ : label is "soft_lutpair278";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_shtdwn_sm_state_reg[0]\ : label is "wait_ftch_update:000001000,wait_dm_halt_cmplt:000010000,wait_ftch_idle:000000100,halt_ftch_dm:000000010,shtdwn_idle:000000001,wait_sg_update:010000000,wait_sts_update:001000000,shtdwn_cmplt:100000000,wait_sts_idle:000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_shtdwn_sm_state_reg[1]\ : label is "wait_ftch_update:000001000,wait_dm_halt_cmplt:000010000,wait_ftch_idle:000000100,halt_ftch_dm:000000010,shtdwn_idle:000000001,wait_sg_update:010000000,wait_sts_update:001000000,shtdwn_cmplt:100000000,wait_sts_idle:000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_shtdwn_sm_state_reg[2]\ : label is "wait_ftch_update:000001000,wait_dm_halt_cmplt:000010000,wait_ftch_idle:000000100,halt_ftch_dm:000000010,shtdwn_idle:000000001,wait_sg_update:010000000,wait_sts_update:001000000,shtdwn_cmplt:100000000,wait_sts_idle:000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_shtdwn_sm_state_reg[3]\ : label is "wait_ftch_update:000001000,wait_dm_halt_cmplt:000010000,wait_ftch_idle:000000100,halt_ftch_dm:000000010,shtdwn_idle:000000001,wait_sg_update:010000000,wait_sts_update:001000000,shtdwn_cmplt:100000000,wait_sts_idle:000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_shtdwn_sm_state_reg[4]\ : label is "wait_ftch_update:000001000,wait_dm_halt_cmplt:000010000,wait_ftch_idle:000000100,halt_ftch_dm:000000010,shtdwn_idle:000000001,wait_sg_update:010000000,wait_sts_update:001000000,shtdwn_cmplt:100000000,wait_sts_idle:000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_shtdwn_sm_state_reg[5]\ : label is "wait_ftch_update:000001000,wait_dm_halt_cmplt:000010000,wait_ftch_idle:000000100,halt_ftch_dm:000000010,shtdwn_idle:000000001,wait_sg_update:010000000,wait_sts_update:001000000,shtdwn_cmplt:100000000,wait_sts_idle:000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_shtdwn_sm_state_reg[6]\ : label is "wait_ftch_update:000001000,wait_dm_halt_cmplt:000010000,wait_ftch_idle:000000100,halt_ftch_dm:000000010,shtdwn_idle:000000001,wait_sg_update:010000000,wait_sts_update:001000000,shtdwn_cmplt:100000000,wait_sts_idle:000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_shtdwn_sm_state_reg[7]\ : label is "wait_ftch_update:000001000,wait_dm_halt_cmplt:000010000,wait_ftch_idle:000000100,halt_ftch_dm:000000010,shtdwn_idle:000000001,wait_sg_update:010000000,wait_sts_update:001000000,shtdwn_cmplt:100000000,wait_sts_idle:000100000";
  attribute SOFT_HLUTNM of \FSM_sequential_sig_ftch_sm_state[0]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \FSM_sequential_sig_ftch_sm_state[1]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \FSM_sequential_sig_ftch_sm_state[1]_i_3\ : label is "soft_lutpair268";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_ftch_sm_state_reg[0]\ : label is "ftch_idle:00,xfer_done:11,chk_sg_dm_rdy:01,load_desc:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_ftch_sm_state_reg[1]\ : label is "ftch_idle:00,xfer_done:11,chk_sg_dm_rdy:01,load_desc:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_sts_sm_state_reg[0]\ : label is "get_mm2s_status:01,get_s2mm_status:10,do_update:11,sts_idle:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_sts_sm_state_reg[1]\ : label is "get_mm2s_status:01,get_s2mm_status:10,do_update:11,sts_idle:00";
  attribute SOFT_HLUTNM of \GEN_MM2S.queue_dout_new[121]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_2\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[67]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[68]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[69]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[70]_i_2\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \cdma_tvect_out[10]_INST_0_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \cdma_tvect_out[10]_INST_0_i_3\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \sig_cmd_tag_cntr[0]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \sig_cmd_tag_cntr[1]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \sig_cmd_tag_cntr[2]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \sig_cmd_tag_cntr[3]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \sig_dm_status_reg[29]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \sig_dm_status_reg[30]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of sig_flush_sg_i_1 : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \sig_ftch_limit_cntr[0]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \sig_ftch_limit_cntr[1]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of sig_ftch_sm_set_getdesc_i_1 : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \sig_ftch_updt_cntr[0]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \sig_ftch_updt_cntr[1]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \sig_ftch_updt_cntr[4]_i_3\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of sig_halt_dm_i_1 : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of sig_shtdwn_sm_set_cmplt_i_1 : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of sig_sts_sm_push_updt_i_1 : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \sig_updt_filter_cntr[0]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \sig_updt_filter_cntr[1]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \sig_updt_filter_cntr[2]_i_3\ : label is "soft_lutpair277";
begin
  E(0) <= \^e\(0);
  Q(0) <= \^q\(0);
  cdma_tvect_out(1 downto 0) <= \^cdma_tvect_out\(1 downto 0);
  sig_dm_status_full_reg_0 <= \^sig_dm_status_full_reg_0\;
  sig_flush_sg_reg_0(0) <= \^sig_flush_sg_reg_0\(0);
  sig_halt_status <= \^sig_halt_status\;
  sig_sgcntl2mm2s_halt <= \^sig_sgcntl2mm2s_halt\;
  sig_sgcntl2reg_idle_clr <= \^sig_sgcntl2reg_idle_clr\;
  sig_sgcntl2rst_halt_cmplt <= \^sig_sgcntl2rst_halt_cmplt\;
  sig_sgcntl2sg_updptr_tvalid <= \^sig_sgcntl2sg_updptr_tvalid\;
  sig_sgcntl2sg_updsts_tvalid <= \^sig_sgcntl2sg_updsts_tvalid\;
  sig_sgcntlr2reg_new_curdesc_wren <= \^sig_sgcntlr2reg_new_curdesc_wren\;
  sig_sgcntlr2sg_desc_flush <= \^sig_sgcntlr2sg_desc_flush\;
  sig_shtdwn_sm_set_cmplt <= \^sig_shtdwn_sm_set_cmplt\;
  sig_sts_sm_pop_s2mm_sts_reg_0(0) <= \^sig_sts_sm_pop_s2mm_sts_reg_0\(0);
  sig_sts_sm_push_updt <= \^sig_sts_sm_push_updt\;
\FSM_onehot_sig_shtdwn_sm_state[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[0]\,
      I1 => sig_do_shutdown,
      O => \FSM_onehot_sig_shtdwn_sm_state[0]_i_1_n_0\
    );
\FSM_onehot_sig_shtdwn_sm_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[0]\,
      I1 => sig_do_shutdown,
      O => sig_shtdwn_sm_set_ftch_halt_ns
    );
\FSM_onehot_sig_shtdwn_sm_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => sig_shtdwn_sm_flush_sg_ns,
      I1 => sig_ftch_sm_state(0),
      I2 => sig_ftch_sm_state(1),
      I3 => \FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[2]\,
      O => \FSM_onehot_sig_shtdwn_sm_state[2]_i_1_n_0\
    );
\FSM_onehot_sig_shtdwn_sm_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB000A"
    )
        port map (
      I0 => \FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[2]\,
      I1 => sig_sg2sgcntlr_ftch_idle,
      I2 => sig_ftch_sm_state(1),
      I3 => sig_ftch_sm_state(0),
      I4 => \FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[3]\,
      O => \FSM_onehot_sig_shtdwn_sm_state[3]_i_1_n_0\
    );
\FSM_onehot_sig_shtdwn_sm_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFFFFF80808080"
    )
        port map (
      I0 => sig_sg2sgcntlr_ftch_idle,
      I1 => sig_ftchsm_idle,
      I2 => \FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[3]\,
      I3 => sig_dm_s2mm_halt_cmplt,
      I4 => sig_dm_mm2s_halt_cmplt,
      I5 => \^q\(0),
      O => \FSM_onehot_sig_shtdwn_sm_state[4]_i_1_n_0\
    );
\FSM_onehot_sig_shtdwn_sm_state[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_ftch_sm_state(0),
      I1 => sig_ftch_sm_state(1),
      O => sig_ftchsm_idle
    );
\FSM_onehot_sig_shtdwn_sm_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8080808080"
    )
        port map (
      I0 => sig_dm_s2mm_halt_cmplt,
      I1 => sig_dm_mm2s_halt_cmplt,
      I2 => \^q\(0),
      I3 => sig_sts_sm_state(0),
      I4 => sig_sts_sm_state(1),
      I5 => \FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[5]\,
      O => \FSM_onehot_sig_shtdwn_sm_state[5]_i_1_n_0\
    );
\FSM_onehot_sig_shtdwn_sm_state[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FF1010"
    )
        port map (
      I0 => sig_sts_sm_state(0),
      I1 => sig_sts_sm_state(1),
      I2 => \FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[5]\,
      I3 => sig_dm_status_empty,
      I4 => \FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[6]\,
      O => \FSM_onehot_sig_shtdwn_sm_state[6]_i_1_n_0\
    );
\FSM_onehot_sig_shtdwn_sm_state[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => sig_dm_status_empty,
      I1 => \FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[6]\,
      I2 => sig_sg2sgcntlr_updt_idle,
      I3 => \FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[7]\,
      O => \FSM_onehot_sig_shtdwn_sm_state[7]_i_1_n_0\
    );
\FSM_onehot_sig_shtdwn_sm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_onehot_sig_shtdwn_sm_state[0]_i_1_n_0\,
      Q => \FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[0]\,
      S => SR(0)
    );
\FSM_onehot_sig_shtdwn_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_shtdwn_sm_set_ftch_halt_ns,
      Q => sig_shtdwn_sm_flush_sg_ns,
      R => SR(0)
    );
\FSM_onehot_sig_shtdwn_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_onehot_sig_shtdwn_sm_state[2]_i_1_n_0\,
      Q => \FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[2]\,
      R => SR(0)
    );
\FSM_onehot_sig_shtdwn_sm_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_onehot_sig_shtdwn_sm_state[3]_i_1_n_0\,
      Q => \FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[3]\,
      R => SR(0)
    );
\FSM_onehot_sig_shtdwn_sm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_onehot_sig_shtdwn_sm_state[4]_i_1_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\FSM_onehot_sig_shtdwn_sm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_onehot_sig_shtdwn_sm_state[5]_i_1_n_0\,
      Q => \FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[5]\,
      R => SR(0)
    );
\FSM_onehot_sig_shtdwn_sm_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_onehot_sig_shtdwn_sm_state[6]_i_1_n_0\,
      Q => \FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[6]\,
      R => SR(0)
    );
\FSM_onehot_sig_shtdwn_sm_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_onehot_sig_shtdwn_sm_state[7]_i_1_n_0\,
      Q => \FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[7]\,
      R => SR(0)
    );
\FSM_sequential_sig_ftch_sm_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3437"
    )
        port map (
      I0 => \GEN_MM2S.queue_dout_new_reg[121]\,
      I1 => sig_ftch_sm_state(0),
      I2 => sig_ftch_sm_state(1),
      I3 => \^sig_sgcntl2mm2s_halt\,
      O => sig_ftch_sm_state_ns(0)
    );
\FSM_sequential_sig_ftch_sm_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FE0"
    )
        port map (
      I0 => sig_ftch_sm_state_ns1,
      I1 => \^sig_sgcntl2mm2s_halt\,
      I2 => sig_ftch_sm_state(0),
      I3 => sig_ftch_sm_state(1),
      O => sig_ftch_sm_state_ns(1)
    );
\FSM_sequential_sig_ftch_sm_state[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFF"
    )
        port map (
      I0 => sig_ftch_limit_cntr_reg(1),
      I1 => sig_ftch_limit_cntr_reg(2),
      I2 => sig_ftch_limit_cntr_reg(0),
      I3 => sig_ftch_limit_cntr_reg(3),
      I4 => sig_fetch_update_empty,
      O => \sig_ftch_limit_cntr_reg[1]_0\
    );
\FSM_sequential_sig_ftch_sm_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_ftch_sm_state_ns(0),
      Q => sig_ftch_sm_state(0),
      R => SR(0)
    );
\FSM_sequential_sig_ftch_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_ftch_sm_state_ns(1),
      Q => sig_ftch_sm_state(1),
      R => SR(0)
    );
\FSM_sequential_sig_sts_sm_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5000005F503F3F"
    )
        port map (
      I0 => sig_dm_status_empty,
      I1 => sig_mm2s2sgcntl_sts_tvalid,
      I2 => sig_sts_sm_state(0),
      I3 => \FSM_sequential_sig_sts_sm_state_reg[0]_0\,
      I4 => sig_sts_sm_state(1),
      I5 => \^sig_halt_status\,
      O => sig_sts_sm_state_ns(0)
    );
\FSM_sequential_sig_sts_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500000055FFC000"
    )
        port map (
      I0 => sig_dm_status_empty,
      I1 => sig_dm_mm2s_sts_tvalid,
      I2 => reg_dma_sg_mode,
      I3 => sig_sts_sm_state(0),
      I4 => sig_sts_sm_state(1),
      I5 => \^sig_halt_status\,
      O => sig_sts_sm_state_ns(1)
    );
\FSM_sequential_sig_sts_sm_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sts_sm_state_ns(0),
      Q => sig_sts_sm_state(0),
      R => SR(0)
    );
\FSM_sequential_sig_sts_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sts_sm_state_ns(1),
      Q => sig_sts_sm_state(1),
      R => SR(0)
    );
\GEN_MM2S.queue_dout_new[121]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BAAA"
    )
        port map (
      I0 => \^sig_sgcntl2mm2s_halt\,
      I1 => sig_ftch_sm_state(1),
      I2 => sig_ftch_sm_state(0),
      I3 => \GEN_MM2S.queue_dout_new_reg[121]\,
      I4 => ch1_ftch_queue_empty,
      O => sig_halt_dm_reg_0(0)
    );
\GEN_MM2S.queue_empty_new_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000BAAA"
    )
        port map (
      I0 => \^sig_sgcntl2mm2s_halt\,
      I1 => sig_ftch_sm_state(1),
      I2 => sig_ftch_sm_state(0),
      I3 => \GEN_MM2S.queue_dout_new_reg[121]\,
      I4 => ch1_ftch_queue_empty,
      I5 => \^sig_flush_sg_reg_0\(0),
      O => queue_empty_new0
    );
\GEN_MM2S.reg1[121]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sig_sgcntlr2sg_desc_flush\,
      I1 => \GEN_MM2S.reg1_reg[121]\,
      O => \^sig_flush_sg_reg_0\(0)
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFBFBFBBBBBB"
    )
        port map (
      I0 => \^sig_flush_sg_reg_0\(0),
      I1 => \^cdma_tvect_out\(0),
      I2 => sig_reg2sg_tailpntr_updated,
      I3 => CO(0),
      I4 => ch1_nxtdesc_wren,
      I5 => ch1_sg_idle,
      O => sig_sg_run_reg_0
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_sgcntl2sg_updptr_tvalid\,
      I1 => ptr_queue_full,
      O => sig_fetch_update_full_reg_0(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_sgcntl2sg_updsts_tvalid\,
      I1 => sts_queue_full,
      O => \^sig_dm_status_full_reg_0\
    );
I_GEN_IDLE_CLR: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized1\
     port map (
      \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0\ => \^sig_sgcntl2reg_idle_clr\,
      \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_1\(0) => \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg\(0),
      SR(0) => SR(0),
      \cdma_tvect_out[9]\ => \^sig_shtdwn_sm_set_cmplt\,
      ch1_delay_cnt_en => ch1_delay_cnt_en,
      irqdelay_wren_reg => irqdelay_wren_reg,
      m_axi_aclk => m_axi_aclk,
      sig_pulse_trigger_1 => sig_pulse_trigger_1,
      sig_reg2sg_irqdelay_wren => sig_reg2sg_irqdelay_wren,
      sig_reg2sg_tailpntr_updated => sig_reg2sg_tailpntr_updated,
      sig_to_edge_detect_reg_0 => sig_to_edge_detect_reg_0
    );
I_GEN_IDLE_SET: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized1_4\
     port map (
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      sig_do_shutdown => sig_do_shutdown,
      sig_shutdown_idle_rising => sig_shutdown_idle_rising,
      sig_to_edge_detect_reg_reg_0 => \^sig_sgcntl2rst_halt_cmplt\
    );
I_GEN_SG_IDLE_RISE: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized1_5\
     port map (
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\ => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0\ => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_1\ => \^sig_shtdwn_sm_set_cmplt\,
      SR(0) => SR(0),
      cdma_tvect_out(0) => \^cdma_tvect_out\(1),
      ch1_delay_cnt_en => ch1_delay_cnt_en,
      m_axi_aclk => m_axi_aclk,
      sig_do_shutdown => sig_do_shutdown,
      sig_ftch_updt_cntr_eq0 => sig_ftch_updt_cntr_eq0,
      sig_pulse_trigger => sig_pulse_trigger,
      sig_sg2sgcntlr_ftch_idle => sig_sg2sgcntlr_ftch_idle,
      sig_sg2sgcntlr_updt_idle => sig_sg2sgcntlr_updt_idle,
      sig_sgcntl2reg_idle_clr => \^sig_sgcntl2reg_idle_clr\,
      sig_shutdown_idle_rising => sig_shutdown_idle_rising,
      sig_to_edge_detect_reg => sig_to_edge_detect_reg,
      sig_updt_filter_cntr_eq0 => sig_updt_filter_cntr_eq0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[67]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_sgcntl2mm2s_cmd_tdata(67),
      I1 => reg_dma_sg_mode,
      O => \sig_cmd_tag_cntr_reg[3]_0\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[68]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_sgcntl2mm2s_cmd_tdata(68),
      I1 => reg_dma_sg_mode,
      O => \sig_cmd_tag_cntr_reg[3]_0\(1)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[69]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_sgcntl2mm2s_cmd_tdata(69),
      I1 => reg_dma_sg_mode,
      O => \sig_cmd_tag_cntr_reg[3]_0\(2)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[70]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_sgcntl2mm2s_cmd_tdata(70),
      I1 => reg_dma_sg_mode,
      O => \sig_cmd_tag_cntr_reg[3]_0\(3)
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"575757F7"
    )
        port map (
      I0 => sig_dm_mm2s_sts_tvalid,
      I1 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\(0),
      I2 => reg_dma_sg_mode,
      I3 => \^sig_sgcntl2mm2s_halt\,
      I4 => \^e\(0),
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"575757F7"
    )
        port map (
      I0 => sig_dm_s2mm_sts_tvalid,
      I1 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2\(0),
      I2 => reg_dma_sg_mode,
      I3 => \^sig_sgcntl2mm2s_halt\,
      I4 => \^sig_sts_sm_pop_s2mm_sts_reg_0\(0),
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\
    );
\cdma_tvect_out[10]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sig_ftch_updt_cntr_reg(3),
      I1 => sig_ftch_updt_cntr_reg(1),
      I2 => sig_ftch_updt_cntr_reg(0),
      I3 => sig_ftch_updt_cntr_reg(4),
      I4 => sig_ftch_updt_cntr_reg(2),
      O => sig_ftch_updt_cntr_eq0
    );
\cdma_tvect_out[10]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_updt_filter_cntr(2),
      I1 => sig_updt_filter_cntr(3),
      I2 => sig_updt_filter_cntr(1),
      I3 => sig_updt_filter_cntr(0),
      O => sig_updt_filter_cntr_eq0
    );
\sig_cmd_tag_cntr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sig_sgcntlr2reg_new_curdesc_wren\,
      I1 => sig_sgcntl2mm2s_cmd_tdata(67),
      O => \sig_cmd_tag_cntr[0]_i_1_n_0\
    );
\sig_cmd_tag_cntr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sig_sgcntl2mm2s_cmd_tdata(67),
      I1 => \^sig_sgcntlr2reg_new_curdesc_wren\,
      I2 => sig_sgcntl2mm2s_cmd_tdata(68),
      O => \sig_cmd_tag_cntr[1]_i_1_n_0\
    );
\sig_cmd_tag_cntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sig_sgcntl2mm2s_cmd_tdata(67),
      I1 => sig_sgcntl2mm2s_cmd_tdata(68),
      I2 => \^sig_sgcntlr2reg_new_curdesc_wren\,
      I3 => sig_sgcntl2mm2s_cmd_tdata(69),
      O => \sig_cmd_tag_cntr[2]_i_1_n_0\
    );
\sig_cmd_tag_cntr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sig_sgcntl2mm2s_cmd_tdata(68),
      I1 => sig_sgcntl2mm2s_cmd_tdata(67),
      I2 => sig_sgcntl2mm2s_cmd_tdata(69),
      I3 => \^sig_sgcntlr2reg_new_curdesc_wren\,
      I4 => sig_sgcntl2mm2s_cmd_tdata(70),
      O => \sig_cmd_tag_cntr[3]_i_1_n_0\
    );
\sig_cmd_tag_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_cmd_tag_cntr[0]_i_1_n_0\,
      Q => sig_sgcntl2mm2s_cmd_tdata(67),
      R => sig_sg_run0
    );
\sig_cmd_tag_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_cmd_tag_cntr[1]_i_1_n_0\,
      Q => sig_sgcntl2mm2s_cmd_tdata(68),
      R => sig_sg_run0
    );
\sig_cmd_tag_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_cmd_tag_cntr[2]_i_1_n_0\,
      Q => sig_sgcntl2mm2s_cmd_tdata(69),
      R => sig_sg_run0
    );
\sig_cmd_tag_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_cmd_tag_cntr[3]_i_1_n_0\,
      Q => sig_sgcntl2mm2s_cmd_tdata(70),
      R => sig_sg_run0
    );
sig_dm_status_empty_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => SR(0),
      I1 => \^sig_sgcntl2sg_updsts_tvalid\,
      I2 => sts_queue_full,
      I3 => \^sig_halt_status\,
      O => sig_dm_status_reg1
    );
sig_dm_status_empty_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dm_status_empty,
      I1 => \^sig_sts_sm_push_updt\,
      O => sig_ld_dm_status_reg
    );
sig_dm_status_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_dm_status_reg,
      D => '0',
      Q => sig_dm_status_empty,
      S => sig_dm_status_reg1
    );
sig_dm_status_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_dm_status_reg,
      D => '1',
      Q => \^sig_sgcntl2sg_updsts_tvalid\,
      R => sig_dm_status_reg1
    );
\sig_dm_status_reg[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFF6"
    )
        port map (
      I0 => sig_s2mm_tag(3),
      I1 => sig_mm2s_tag(3),
      I2 => \sig_dm_status_reg[28]_i_2_n_0\,
      I3 => sig_mm2s_interr,
      I4 => sig_s2mm_interr,
      I5 => \^sig_sgcntl2mm2s_halt\,
      O => \sig_dm_status_reg[28]_i_1_n_0\
    );
\sig_dm_status_reg[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => sig_s2mm_tag(0),
      I1 => sig_mm2s_tag(0),
      I2 => sig_mm2s_tag(2),
      I3 => sig_s2mm_tag(2),
      I4 => sig_mm2s_tag(1),
      I5 => sig_s2mm_tag(1),
      O => \sig_dm_status_reg[28]_i_2_n_0\
    );
\sig_dm_status_reg[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => sig_mm2s_slverr,
      I1 => sig_s2mm_slverr,
      I2 => \^sig_sgcntl2mm2s_halt\,
      O => \sig_dm_status_reg[29]_i_1_n_0\
    );
\sig_dm_status_reg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \sig_mm2s_status_reg_reg_n_0_[5]\,
      I1 => \sig_s2mm_status_reg_reg_n_0_[5]\,
      I2 => \^sig_sgcntl2mm2s_halt\,
      O => \sig_dm_status_reg[30]_i_1_n_0\
    );
\sig_dm_status_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_dm_status_reg,
      D => \sig_dm_status_reg[28]_i_1_n_0\,
      Q => \sig_dm_status_reg_reg[30]_0\(0),
      R => sig_dm_status_reg1
    );
\sig_dm_status_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_dm_status_reg,
      D => \sig_dm_status_reg[29]_i_1_n_0\,
      Q => \sig_dm_status_reg_reg[30]_0\(1),
      R => sig_dm_status_reg1
    );
\sig_dm_status_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_dm_status_reg,
      D => \sig_dm_status_reg[30]_i_1_n_0\,
      Q => \sig_dm_status_reg_reg[30]_0\(2),
      R => sig_dm_status_reg1
    );
sig_fetch_update_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => '0',
      Q => sig_fetch_update_empty,
      S => sig_fetch_update_full0
    );
sig_fetch_update_full_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF2"
    )
        port map (
      I0 => \^sig_sgcntl2sg_updptr_tvalid\,
      I1 => ptr_queue_full,
      I2 => SR(0),
      I3 => \^sig_sgcntl2mm2s_halt\,
      O => sig_fetch_update_full0
    );
sig_fetch_update_full_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_fetch_update_empty,
      I1 => \^sig_sgcntlr2reg_new_curdesc_wren\,
      O => sig_ld_fetch_update_reg
    );
sig_fetch_update_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => '1',
      Q => \^sig_sgcntl2sg_updptr_tvalid\,
      R => sig_fetch_update_full0
    );
\sig_fetch_update_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \sig_fetch_update_reg_reg[31]_2\(4),
      Q => \sig_fetch_update_reg_reg[31]_0\(4),
      R => \sig_fetch_update_reg_reg[31]_1\(0)
    );
\sig_fetch_update_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \sig_fetch_update_reg_reg[31]_2\(5),
      Q => \sig_fetch_update_reg_reg[31]_0\(5),
      R => \sig_fetch_update_reg_reg[31]_1\(0)
    );
\sig_fetch_update_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \sig_fetch_update_reg_reg[31]_2\(6),
      Q => \sig_fetch_update_reg_reg[31]_0\(6),
      R => \sig_fetch_update_reg_reg[31]_1\(0)
    );
\sig_fetch_update_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \sig_fetch_update_reg_reg[31]_2\(7),
      Q => \sig_fetch_update_reg_reg[31]_0\(7),
      R => \sig_fetch_update_reg_reg[31]_1\(0)
    );
\sig_fetch_update_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \sig_fetch_update_reg_reg[31]_2\(8),
      Q => \sig_fetch_update_reg_reg[31]_0\(8),
      R => \sig_fetch_update_reg_reg[31]_1\(0)
    );
\sig_fetch_update_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \sig_fetch_update_reg_reg[31]_2\(9),
      Q => \sig_fetch_update_reg_reg[31]_0\(9),
      R => \sig_fetch_update_reg_reg[31]_1\(0)
    );
\sig_fetch_update_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \sig_fetch_update_reg_reg[31]_2\(10),
      Q => \sig_fetch_update_reg_reg[31]_0\(10),
      R => \sig_fetch_update_reg_reg[31]_1\(0)
    );
\sig_fetch_update_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \sig_fetch_update_reg_reg[31]_2\(11),
      Q => \sig_fetch_update_reg_reg[31]_0\(11),
      R => \sig_fetch_update_reg_reg[31]_1\(0)
    );
\sig_fetch_update_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \sig_fetch_update_reg_reg[31]_2\(12),
      Q => \sig_fetch_update_reg_reg[31]_0\(12),
      R => \sig_fetch_update_reg_reg[31]_1\(0)
    );
\sig_fetch_update_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \sig_fetch_update_reg_reg[31]_2\(13),
      Q => \sig_fetch_update_reg_reg[31]_0\(13),
      R => \sig_fetch_update_reg_reg[31]_1\(0)
    );
\sig_fetch_update_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \sig_fetch_update_reg_reg[31]_2\(14),
      Q => \sig_fetch_update_reg_reg[31]_0\(14),
      R => \sig_fetch_update_reg_reg[31]_1\(0)
    );
\sig_fetch_update_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \sig_fetch_update_reg_reg[31]_2\(15),
      Q => \sig_fetch_update_reg_reg[31]_0\(15),
      R => \sig_fetch_update_reg_reg[31]_1\(0)
    );
\sig_fetch_update_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \sig_fetch_update_reg_reg[31]_2\(16),
      Q => \sig_fetch_update_reg_reg[31]_0\(16),
      R => \sig_fetch_update_reg_reg[31]_1\(0)
    );
\sig_fetch_update_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \sig_fetch_update_reg_reg[31]_2\(17),
      Q => \sig_fetch_update_reg_reg[31]_0\(17),
      R => \sig_fetch_update_reg_reg[31]_1\(0)
    );
\sig_fetch_update_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \sig_fetch_update_reg_reg[31]_2\(18),
      Q => \sig_fetch_update_reg_reg[31]_0\(18),
      R => \sig_fetch_update_reg_reg[31]_1\(0)
    );
\sig_fetch_update_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \sig_fetch_update_reg_reg[31]_2\(19),
      Q => \sig_fetch_update_reg_reg[31]_0\(19),
      R => \sig_fetch_update_reg_reg[31]_1\(0)
    );
\sig_fetch_update_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \sig_fetch_update_reg_reg[31]_2\(20),
      Q => \sig_fetch_update_reg_reg[31]_0\(20),
      R => \sig_fetch_update_reg_reg[31]_1\(0)
    );
\sig_fetch_update_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \sig_fetch_update_reg_reg[31]_2\(21),
      Q => \sig_fetch_update_reg_reg[31]_0\(21),
      R => \sig_fetch_update_reg_reg[31]_1\(0)
    );
\sig_fetch_update_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \sig_fetch_update_reg_reg[31]_2\(22),
      Q => \sig_fetch_update_reg_reg[31]_0\(22),
      R => \sig_fetch_update_reg_reg[31]_1\(0)
    );
\sig_fetch_update_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \sig_fetch_update_reg_reg[31]_2\(23),
      Q => \sig_fetch_update_reg_reg[31]_0\(23),
      R => \sig_fetch_update_reg_reg[31]_1\(0)
    );
\sig_fetch_update_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \sig_fetch_update_reg_reg[31]_2\(24),
      Q => \sig_fetch_update_reg_reg[31]_0\(24),
      R => \sig_fetch_update_reg_reg[31]_1\(0)
    );
\sig_fetch_update_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \sig_fetch_update_reg_reg[31]_2\(25),
      Q => \sig_fetch_update_reg_reg[31]_0\(25),
      R => \sig_fetch_update_reg_reg[31]_1\(0)
    );
\sig_fetch_update_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \sig_fetch_update_reg_reg[31]_2\(0),
      Q => \sig_fetch_update_reg_reg[31]_0\(0),
      R => \sig_fetch_update_reg_reg[31]_1\(0)
    );
\sig_fetch_update_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \sig_fetch_update_reg_reg[31]_2\(1),
      Q => \sig_fetch_update_reg_reg[31]_0\(1),
      R => \sig_fetch_update_reg_reg[31]_1\(0)
    );
\sig_fetch_update_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \sig_fetch_update_reg_reg[31]_2\(2),
      Q => \sig_fetch_update_reg_reg[31]_0\(2),
      R => \sig_fetch_update_reg_reg[31]_1\(0)
    );
\sig_fetch_update_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \sig_fetch_update_reg_reg[31]_2\(3),
      Q => \sig_fetch_update_reg_reg[31]_0\(3),
      R => \sig_fetch_update_reg_reg[31]_1\(0)
    );
sig_flush_sg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_shtdwn_sm_flush_sg_ns,
      I1 => \^sig_sgcntlr2sg_desc_flush\,
      O => sig_flush_sg_i_1_n_0
    );
sig_flush_sg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_flush_sg_i_1_n_0,
      Q => \^sig_sgcntlr2sg_desc_flush\,
      R => SR(0)
    );
\sig_ftch_limit_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_ftch_limit_cntr_reg(0),
      O => \sig_ftch_limit_cntr[0]_i_1_n_0\
    );
\sig_ftch_limit_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A669599"
    )
        port map (
      I0 => sig_ftch_limit_cntr_reg(0),
      I1 => \^sig_sgcntlr2reg_new_curdesc_wren\,
      I2 => sts_queue_full,
      I3 => \^sig_sgcntl2sg_updsts_tvalid\,
      I4 => sig_ftch_limit_cntr_reg(1),
      O => \sig_ftch_limit_cntr[1]_i_1_n_0\
    );
\sig_ftch_limit_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F778088EAEE1511"
    )
        port map (
      I0 => sig_ftch_limit_cntr_reg(0),
      I1 => \^sig_sgcntlr2reg_new_curdesc_wren\,
      I2 => sts_queue_full,
      I3 => \^sig_sgcntl2sg_updsts_tvalid\,
      I4 => sig_ftch_limit_cntr_reg(2),
      I5 => sig_ftch_limit_cntr_reg(1),
      O => \sig_ftch_limit_cntr[2]_i_1_n_0\
    );
\sig_ftch_limit_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFFE0000"
    )
        port map (
      I0 => sig_ftch_limit_cntr_reg(3),
      I1 => sig_ftch_limit_cntr_reg(2),
      I2 => sig_ftch_limit_cntr_reg(0),
      I3 => sig_ftch_limit_cntr_reg(1),
      I4 => \^sig_dm_status_full_reg_0\,
      I5 => \^sig_sgcntlr2reg_new_curdesc_wren\,
      O => \sig_ftch_limit_cntr[3]_i_1_n_0\
    );
\sig_ftch_limit_cntr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => \^sig_dm_status_full_reg_0\,
      I1 => \^sig_sgcntlr2reg_new_curdesc_wren\,
      I2 => sig_ftch_limit_cntr_reg(0),
      I3 => sig_ftch_limit_cntr_reg(1),
      I4 => sig_ftch_limit_cntr_reg(3),
      I5 => sig_ftch_limit_cntr_reg(2),
      O => \sig_ftch_limit_cntr[3]_i_2_n_0\
    );
\sig_ftch_limit_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_ftch_limit_cntr[3]_i_1_n_0\,
      D => \sig_ftch_limit_cntr[0]_i_1_n_0\,
      Q => sig_ftch_limit_cntr_reg(0),
      R => SR(0)
    );
\sig_ftch_limit_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_ftch_limit_cntr[3]_i_1_n_0\,
      D => \sig_ftch_limit_cntr[1]_i_1_n_0\,
      Q => sig_ftch_limit_cntr_reg(1),
      R => SR(0)
    );
\sig_ftch_limit_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_ftch_limit_cntr[3]_i_1_n_0\,
      D => \sig_ftch_limit_cntr[2]_i_1_n_0\,
      Q => sig_ftch_limit_cntr_reg(2),
      R => SR(0)
    );
\sig_ftch_limit_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_ftch_limit_cntr[3]_i_1_n_0\,
      D => \sig_ftch_limit_cntr[3]_i_2_n_0\,
      Q => sig_ftch_limit_cntr_reg(3),
      R => SR(0)
    );
sig_ftch_sm_set_getdesc_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sig_ftch_sm_state(1),
      I1 => sig_ftch_sm_state(0),
      I2 => \GEN_MM2S.queue_dout_new_reg[121]\,
      O => sig_ftch_sm_set_getdesc_ns
    );
sig_ftch_sm_set_getdesc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_ftch_sm_set_getdesc_ns,
      Q => \^sig_sgcntlr2reg_new_curdesc_wren\,
      R => SR(0)
    );
\sig_ftch_updt_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_ftch_updt_cntr_reg(0),
      O => \sig_ftch_updt_cntr[0]_i_1_n_0\
    );
\sig_ftch_updt_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A669599"
    )
        port map (
      I0 => sig_ftch_updt_cntr_reg(0),
      I1 => \^sig_sgcntlr2reg_new_curdesc_wren\,
      I2 => sts_queue_full,
      I3 => \^sig_sgcntl2sg_updsts_tvalid\,
      I4 => sig_ftch_updt_cntr_reg(1),
      O => \sig_ftch_updt_cntr[1]_i_1_n_0\
    );
\sig_ftch_updt_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F778088EAEE1511"
    )
        port map (
      I0 => sig_ftch_updt_cntr_reg(0),
      I1 => \^sig_sgcntlr2reg_new_curdesc_wren\,
      I2 => sts_queue_full,
      I3 => \^sig_sgcntl2sg_updsts_tvalid\,
      I4 => sig_ftch_updt_cntr_reg(2),
      I5 => sig_ftch_updt_cntr_reg(1),
      O => \sig_ftch_updt_cntr[2]_i_1_n_0\
    );
\sig_ftch_updt_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => \^sig_dm_status_full_reg_0\,
      I1 => \^sig_sgcntlr2reg_new_curdesc_wren\,
      I2 => sig_ftch_updt_cntr_reg(0),
      I3 => sig_ftch_updt_cntr_reg(1),
      I4 => sig_ftch_updt_cntr_reg(3),
      I5 => sig_ftch_updt_cntr_reg(2),
      O => \sig_ftch_updt_cntr[3]_i_1_n_0\
    );
\sig_ftch_updt_cntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CF10"
    )
        port map (
      I0 => sig_ftch_updt_cntr_eq0,
      I1 => sts_queue_full,
      I2 => \^sig_sgcntl2sg_updsts_tvalid\,
      I3 => \^sig_sgcntlr2reg_new_curdesc_wren\,
      O => \sig_ftch_updt_cntr[4]_i_1_n_0\
    );
\sig_ftch_updt_cntr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => sig_ftch_updt_cntr_reg(1),
      I1 => sig_ftch_updt_cntr_reg(0),
      I2 => sig_ftch_updt_cntr14_out,
      I3 => sig_ftch_updt_cntr_reg(2),
      I4 => sig_ftch_updt_cntr_reg(4),
      I5 => sig_ftch_updt_cntr_reg(3),
      O => \sig_ftch_updt_cntr[4]_i_2_n_0\
    );
\sig_ftch_updt_cntr[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^sig_sgcntlr2reg_new_curdesc_wren\,
      I1 => sts_queue_full,
      I2 => \^sig_sgcntl2sg_updsts_tvalid\,
      O => sig_ftch_updt_cntr14_out
    );
\sig_ftch_updt_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_ftch_updt_cntr[4]_i_1_n_0\,
      D => \sig_ftch_updt_cntr[0]_i_1_n_0\,
      Q => sig_ftch_updt_cntr_reg(0),
      R => SR(0)
    );
\sig_ftch_updt_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_ftch_updt_cntr[4]_i_1_n_0\,
      D => \sig_ftch_updt_cntr[1]_i_1_n_0\,
      Q => sig_ftch_updt_cntr_reg(1),
      R => SR(0)
    );
\sig_ftch_updt_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_ftch_updt_cntr[4]_i_1_n_0\,
      D => \sig_ftch_updt_cntr[2]_i_1_n_0\,
      Q => sig_ftch_updt_cntr_reg(2),
      R => SR(0)
    );
\sig_ftch_updt_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_ftch_updt_cntr[4]_i_1_n_0\,
      D => \sig_ftch_updt_cntr[3]_i_1_n_0\,
      Q => sig_ftch_updt_cntr_reg(3),
      R => SR(0)
    );
\sig_ftch_updt_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_ftch_updt_cntr[4]_i_1_n_0\,
      D => \sig_ftch_updt_cntr[4]_i_2_n_0\,
      Q => sig_ftch_updt_cntr_reg(4),
      R => SR(0)
    );
\sig_halt_cmplt_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[7]\,
      I1 => sig_sg2sgcntlr_updt_idle,
      I2 => \^sig_shtdwn_sm_set_cmplt\,
      I3 => \^sig_sgcntl2rst_halt_cmplt\,
      O => \sig_halt_cmplt_reg_i_1__0_n_0\
    );
sig_halt_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_halt_cmplt_reg_i_1__0_n_0\,
      Q => \^sig_sgcntl2rst_halt_cmplt\,
      R => SR(0)
    );
sig_halt_dm_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => sig_do_shutdown,
      I1 => \FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[0]\,
      I2 => \^sig_sgcntl2mm2s_halt\,
      O => sig_halt_dm_i_1_n_0
    );
sig_halt_dm_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_halt_dm_i_1_n_0,
      Q => \^sig_sgcntl2mm2s_halt\,
      R => SR(0)
    );
sig_halt_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_halt_status_reg_0,
      Q => \^sig_halt_status\,
      R => SR(0)
    );
\sig_mm2s_status_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(0),
      Q => sig_mm2s_tag(0),
      R => \sig_mm2s_status_reg_reg[6]_0\(0)
    );
\sig_mm2s_status_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(1),
      Q => sig_mm2s_tag(1),
      R => \sig_mm2s_status_reg_reg[6]_0\(0)
    );
\sig_mm2s_status_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(2),
      Q => sig_mm2s_tag(2),
      R => \sig_mm2s_status_reg_reg[6]_0\(0)
    );
\sig_mm2s_status_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(3),
      Q => sig_mm2s_tag(3),
      R => \sig_mm2s_status_reg_reg[6]_0\(0)
    );
\sig_mm2s_status_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(4),
      Q => sig_mm2s_interr,
      R => \sig_mm2s_status_reg_reg[6]_0\(0)
    );
\sig_mm2s_status_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(5),
      Q => \sig_mm2s_status_reg_reg_n_0_[5]\,
      R => \sig_mm2s_status_reg_reg[6]_0\(0)
    );
\sig_mm2s_status_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(6),
      Q => sig_mm2s_slverr,
      R => \sig_mm2s_status_reg_reg[6]_0\(0)
    );
\sig_s2mm_status_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^sig_sts_sm_pop_s2mm_sts_reg_0\(0),
      D => \sig_s2mm_status_reg_reg[6]_0\(0),
      Q => sig_s2mm_tag(0),
      R => \sig_mm2s_status_reg_reg[6]_0\(0)
    );
\sig_s2mm_status_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^sig_sts_sm_pop_s2mm_sts_reg_0\(0),
      D => \sig_s2mm_status_reg_reg[6]_0\(1),
      Q => sig_s2mm_tag(1),
      R => \sig_mm2s_status_reg_reg[6]_0\(0)
    );
\sig_s2mm_status_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^sig_sts_sm_pop_s2mm_sts_reg_0\(0),
      D => \sig_s2mm_status_reg_reg[6]_0\(2),
      Q => sig_s2mm_tag(2),
      R => \sig_mm2s_status_reg_reg[6]_0\(0)
    );
\sig_s2mm_status_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^sig_sts_sm_pop_s2mm_sts_reg_0\(0),
      D => \sig_s2mm_status_reg_reg[6]_0\(3),
      Q => sig_s2mm_tag(3),
      R => \sig_mm2s_status_reg_reg[6]_0\(0)
    );
\sig_s2mm_status_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^sig_sts_sm_pop_s2mm_sts_reg_0\(0),
      D => \sig_s2mm_status_reg_reg[6]_0\(4),
      Q => sig_s2mm_interr,
      R => \sig_mm2s_status_reg_reg[6]_0\(0)
    );
\sig_s2mm_status_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^sig_sts_sm_pop_s2mm_sts_reg_0\(0),
      D => \sig_s2mm_status_reg_reg[6]_0\(5),
      Q => \sig_s2mm_status_reg_reg_n_0_[5]\,
      R => \sig_mm2s_status_reg_reg[6]_0\(0)
    );
\sig_s2mm_status_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^sig_sts_sm_pop_s2mm_sts_reg_0\(0),
      D => \sig_s2mm_status_reg_reg[6]_0\(6),
      Q => sig_s2mm_slverr,
      R => \sig_mm2s_status_reg_reg[6]_0\(0)
    );
sig_sg_run_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sg_run_reg_1,
      Q => \^cdma_tvect_out\(0),
      R => sig_sg_run0
    );
sig_shtdwn_sm_set_cmplt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^sig_shtdwn_sm_set_cmplt\,
      I1 => sig_sg2sgcntlr_updt_idle,
      I2 => \FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[7]\,
      O => sig_shtdwn_sm_set_cmplt_ns
    );
sig_shtdwn_sm_set_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_shtdwn_sm_set_cmplt_ns,
      Q => \^sig_shtdwn_sm_set_cmplt\,
      R => SR(0)
    );
sig_sts_sm_pop_mm2s_sts_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => sig_sts_sm_state(1),
      I1 => sig_sts_sm_state(0),
      I2 => sig_dm_mm2s_sts_tvalid,
      I3 => reg_dma_sg_mode,
      I4 => \^sig_halt_status\,
      O => sig_sts_sm_pop_mm2s_sts_ns
    );
sig_sts_sm_pop_mm2s_sts_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sts_sm_pop_mm2s_sts_ns,
      Q => \^e\(0),
      R => SR(0)
    );
sig_sts_sm_pop_s2mm_sts_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => sig_sts_sm_state(0),
      I1 => sig_dm_s2mm_sts_tvalid,
      I2 => reg_dma_sg_mode,
      I3 => \^sig_halt_status\,
      I4 => sig_sts_sm_state(1),
      O => sig_sts_sm_pop_s2mm_sts_ns
    );
sig_sts_sm_pop_s2mm_sts_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sts_sm_pop_s2mm_sts_ns,
      Q => \^sig_sts_sm_pop_s2mm_sts_reg_0\(0),
      R => SR(0)
    );
sig_sts_sm_push_updt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sig_sts_sm_state(1),
      I1 => sig_sts_sm_state(0),
      I2 => sig_dm_status_empty,
      O => sig_sts_sm_push_updt_ns
    );
sig_sts_sm_push_updt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sts_sm_push_updt_ns,
      Q => \^sig_sts_sm_push_updt\,
      R => SR(0)
    );
\sig_updt_filter_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_updt_filter_cntr(0),
      O => sig_updt_filter_cntr0(0)
    );
\sig_updt_filter_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_updt_filter_cntr(0),
      I1 => sig_updt_filter_cntr(1),
      O => \sig_updt_filter_cntr[1]_i_1_n_0\
    );
\sig_updt_filter_cntr[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_updt_filter_cntr(0),
      I1 => sig_updt_filter_cntr(1),
      I2 => sig_updt_filter_cntr(3),
      I3 => sig_updt_filter_cntr(2),
      O => p_2_in
    );
\sig_updt_filter_cntr[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => sig_updt_filter_cntr(1),
      I1 => sig_updt_filter_cntr(0),
      I2 => sig_updt_filter_cntr(2),
      O => \sig_updt_filter_cntr[2]_i_3_n_0\
    );
\sig_updt_filter_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF4444FFF44444"
    )
        port map (
      I0 => sts_queue_full,
      I1 => \^sig_sgcntl2sg_updsts_tvalid\,
      I2 => sig_updt_filter_cntr(0),
      I3 => sig_updt_filter_cntr(1),
      I4 => sig_updt_filter_cntr(3),
      I5 => sig_updt_filter_cntr(2),
      O => \sig_updt_filter_cntr[3]_i_1_n_0\
    );
\sig_updt_filter_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_2_in,
      D => sig_updt_filter_cntr0(0),
      Q => sig_updt_filter_cntr(0),
      R => \sig_updt_filter_cntr_reg[2]_0\(0)
    );
\sig_updt_filter_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_2_in,
      D => \sig_updt_filter_cntr[1]_i_1_n_0\,
      Q => sig_updt_filter_cntr(1),
      R => \sig_updt_filter_cntr_reg[2]_0\(0)
    );
\sig_updt_filter_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_2_in,
      D => \sig_updt_filter_cntr[2]_i_3_n_0\,
      Q => sig_updt_filter_cntr(2),
      R => \sig_updt_filter_cntr_reg[2]_0\(0)
    );
\sig_updt_filter_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_updt_filter_cntr[3]_i_1_n_0\,
      Q => sig_updt_filter_cntr(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status is
  port (
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : out STD_LOGIC;
    sig_stat2wsc_status_ready : out STD_LOGIC;
    sig_init_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : out STD_LOGIC;
    sig_ftch_sm_state_ns1 : out STD_LOGIC;
    sig_init_reg_reg_0 : out STD_LOGIC;
    sig_init_reg_reg_1 : out STD_LOGIC;
    sig_init_reg_reg_2 : out STD_LOGIC;
    sig_init_reg_reg_3 : out STD_LOGIC;
    sig_init_reg_reg_4 : out STD_LOGIC;
    sig_init_reg_reg_5 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_4 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_5 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_6 : out STD_LOGIC;
    sig_coelsc_tag_reg0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    reg_dma_sg_mode : in STD_LOGIC;
    sig_halt_status : in STD_LOGIC;
    \FSM_sequential_sig_ftch_sm_state_reg[1]\ : in STD_LOGIC;
    sig_dm_mm2s_cmd_tready : in STD_LOGIC;
    ch1_ftch_queue_empty : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    sig_init_done_2 : in STD_LOGIC;
    sig_init_done_3 : in STD_LOGIC;
    sig_init_done_4 : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2\ : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sgcntl2mm2s_halt : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_done_5 : in STD_LOGIC;
    sig_init_done_6 : in STD_LOGIC;
    sig_init_done_7 : in STD_LOGIC;
    sig_init_done_8 : in STD_LOGIC;
    sig_init_done_9 : in STD_LOGIC;
    sig_init_done_10 : in STD_LOGIC;
    sig_init_done_11 : in STD_LOGIC;
    sig_init_done_12 : in STD_LOGIC;
    sig_cntl2s2mm_cmd_tvalid : in STD_LOGIC;
    sig_sgcntlr2reg_new_curdesc_wren : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2\ : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\ : in STD_LOGIC_VECTOR ( 62 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status is
  signal I_CMD_FIFO_n_14 : STD_LOGIC;
  signal sig_init_done_13 : STD_LOGIC;
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0\
     port map (
      D(6 downto 0) => D(6 downto 0),
      E(0) => E(0),
      SR(0) => SR(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(6 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\(6 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => sig_stat2wsc_status_ready,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\(0) => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\(0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2\(0) => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\(0),
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2\ => sig_init_done_reg,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_3\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2\,
      m_axi_aclk => m_axi_aclk,
      reg_dma_sg_mode => reg_dma_sg_mode,
      sig_coelsc_tag_reg0 => sig_coelsc_tag_reg0,
      sig_halt_status => sig_halt_status,
      sig_init_done => sig_init_done_13,
      sig_init_done_reg_0 => I_CMD_FIFO_n_14,
      sig_sgcntl2mm2s_halt => sig_sgcntl2mm2s_halt,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
I_CMD_FIFO: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo
     port map (
      \FSM_sequential_sig_ftch_sm_state_reg[1]\ => \FSM_sequential_sig_ftch_sm_state_reg[1]\,
      Q(63 downto 0) => Q(63 downto 0),
      SR(0) => SR(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(62 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\(62 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\,
      ch1_ftch_queue_empty => ch1_ftch_queue_empty,
      m_axi_aclk => m_axi_aclk,
      reg_dma_sg_mode => reg_dma_sg_mode,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3 => I_CMD_FIFO_n_14,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_4,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_6 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_5,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_7 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_6,
      sig_cntl2s2mm_cmd_tvalid => sig_cntl2s2mm_cmd_tvalid,
      sig_dm_mm2s_cmd_tready => sig_dm_mm2s_cmd_tready,
      sig_ftch_sm_state_ns1 => sig_ftch_sm_state_ns1,
      sig_init_done => sig_init_done,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_1 => sig_init_done_1,
      sig_init_done_10 => sig_init_done_10,
      sig_init_done_11 => sig_init_done_11,
      sig_init_done_12 => sig_init_done_12,
      sig_init_done_13 => sig_init_done_13,
      sig_init_done_2 => sig_init_done_2,
      sig_init_done_3 => sig_init_done_3,
      sig_init_done_4 => sig_init_done_4,
      sig_init_done_5 => sig_init_done_5,
      sig_init_done_6 => sig_init_done_6,
      sig_init_done_7 => sig_init_done_7,
      sig_init_done_8 => sig_init_done_8,
      sig_init_done_9 => sig_init_done_9,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_init_reg_reg_0 => sig_init_reg_reg(0),
      sig_init_reg_reg_1 => sig_init_reg_reg_0,
      sig_init_reg_reg_2 => sig_init_reg_reg_1,
      sig_init_reg_reg_3 => sig_init_reg_reg_2,
      sig_init_reg_reg_4 => sig_init_reg_reg_3,
      sig_init_reg_reg_5 => sig_init_reg_reg_4,
      sig_init_reg_reg_6 => sig_init_reg_reg_5,
      sig_sgcntlr2reg_new_curdesc_wren => sig_sgcntlr2reg_new_curdesc_wren
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status_10 is
  port (
    sig_init_done : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : out STD_LOGIC;
    sig_stat2rsc_status_ready : out STD_LOGIC;
    \GEN_MM2S.queue_empty_new_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_clr_idle_ns : out STD_LOGIC;
    sig_rd_sts_tag_reg0 : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_init_done_reg : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_done_reg_0 : in STD_LOGIC;
    ch1_ftch_queue_empty : in STD_LOGIC;
    reg_dma_sg_mode : in STD_LOGIC;
    sig_sm_clr_idle_reg : in STD_LOGIC;
    \GEN_MM2S.queue_dout_new_reg[121]\ : in STD_LOGIC;
    sig_sgcntl2mm2s_halt : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_sig_sm_state_reg[4]\ : in STD_LOGIC;
    sig_sm_clr_idle_reg_0 : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cntl2s2mm_cmd_tvalid : in STD_LOGIC;
    sig_sgcntlr2reg_new_curdesc_wren : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\ : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\ : in STD_LOGIC_VECTOR ( 62 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status_10 : entity is "axi_datamover_cmd_status";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status_10 is
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0_13\
     port map (
      D(0) => D(0),
      E(0) => E(0),
      \FSM_onehot_sig_sm_state_reg[4]\ => \FSM_onehot_sig_sm_state_reg[4]\,
      Q(1 downto 0) => Q(2 downto 1),
      SR(0) => SR(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(6 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\(6 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_1\(6 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(6 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => sig_stat2rsc_status_ready,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\(0) => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\(0),
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2\,
      m_axi_aclk => m_axi_aclk,
      reg_dma_sg_mode => reg_dma_sg_mode,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_reg_0 => sig_init_done_reg_0,
      sig_rd_sts_tag_reg0 => sig_rd_sts_tag_reg0,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_sgcntl2mm2s_halt => sig_sgcntl2mm2s_halt
    );
I_CMD_FIFO: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo_14
     port map (
      \GEN_MM2S.queue_dout_new_reg[121]\ => \GEN_MM2S.queue_dout_new_reg[121]\,
      \GEN_MM2S.queue_empty_new_reg\ => \GEN_MM2S.queue_empty_new_reg\,
      Q(0) => Q(0),
      SR(0) => SR(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(63 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\(63 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_1\(62 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(62 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      ch1_ftch_queue_empty => ch1_ftch_queue_empty,
      m_axi_aclk => m_axi_aclk,
      reg_dma_sg_mode => reg_dma_sg_mode,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cntl2s2mm_cmd_tvalid => sig_cntl2s2mm_cmd_tvalid,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_sgcntl2mm2s_halt => sig_sgcntl2mm2s_halt,
      sig_sgcntlr2reg_new_curdesc_wren => sig_sgcntlr2reg_new_curdesc_wren,
      sig_sm_clr_idle_ns => sig_sm_clr_idle_ns,
      sig_sm_clr_idle_reg => sig_sm_clr_idle_reg,
      sig_sm_clr_idle_reg_0 => sig_sm_clr_idle_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_cmd_status is
  port (
    sig_init_done_1 : out STD_LOGIC;
    s_axis_updt_cmd_tready : out STD_LOGIC;
    sig_init_done_2 : out STD_LOGIC;
    sig_stat2wsc_status_ready : out STD_LOGIC;
    updt_decerr_i : out STD_LOGIC;
    updt_interr_i : out STD_LOGIC;
    updt_slverr_i : out STD_LOGIC;
    sig_load_input_cmd : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\ : out STD_LOGIC;
    sig_btt_is_zero : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 27 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_done_reg_0 : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : in STD_LOGIC;
    sig_data2all_tlast_error : in STD_LOGIC;
    sig_addr2wsc_cmd_fifo_empty : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    s_axis_updt_cmd_tvalid : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    m_axis_updt_sts_tready : in STD_LOGIC;
    updt_done_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\ : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_cmd_status;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_cmd_status is
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized0\
     port map (
      D(3 downto 0) => D(3 downto 0),
      SR(0) => SR(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0\ => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => sig_stat2wsc_status_ready,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      m_axi_aclk => m_axi_aclk,
      m_axis_updt_sts_tready => m_axis_updt_sts_tready,
      sig_init_done_2 => sig_init_done_2,
      sig_init_done_reg_0 => sig_init_done_reg_0,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      updt_decerr_i => updt_decerr_i,
      updt_done_reg => updt_done_reg,
      updt_interr_i => updt_interr_i,
      updt_slverr_i => updt_slverr_i
    );
I_CMD_FIFO: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo
     port map (
      Q(27 downto 0) => Q(27 downto 0),
      SR(0) => SR(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(26 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(26 downto 0),
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      m_axi_aclk => m_axi_aclk,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      s_axis_updt_cmd_tvalid => s_axis_updt_cmd_tvalid,
      sig_addr2wsc_cmd_fifo_empty => sig_addr2wsc_cmd_fifo_empty,
      sig_btt_is_zero => sig_btt_is_zero,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_data2all_tlast_error => sig_data2all_tlast_error,
      sig_init_done_1 => sig_init_done_1,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_load_input_cmd => sig_load_input_cmd
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_cmd_status_1 is
  port (
    sig_init_done : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    sig_stat2rsc_status_ready : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\ : out STD_LOGIC;
    ftch_decerr_i : out STD_LOGIC;
    ftch_slverr_i : out STD_LOGIC;
    sig_load_input_cmd : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 26 downto 0 );
    sig_init_done_reg : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\ : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    sig_addr2rsc_cmd_fifo_empty : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    m_axis_updt_sts_tready : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\ : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_cmd_status_1 : entity is "axi_sg_cmd_status";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_cmd_status_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_cmd_status_1 is
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized0_2\
     port map (
      D(2 downto 0) => D(2 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0\ => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\ => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => sig_stat2rsc_status_ready,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      ftch_decerr_i => ftch_decerr_i,
      ftch_slverr_i => ftch_slverr_i,
      m_axi_aclk => m_axi_aclk,
      m_axis_updt_sts_tready => m_axis_updt_sts_tready,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_reg_0 => sig_init_done_reg_0,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
I_CMD_FIFO: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo_3
     port map (
      Q(26 downto 0) => Q(26 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\ => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0\ => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(27 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(27 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      m_axi_aclk => m_axi_aclk,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      sig_addr2rsc_cmd_fifo_empty => sig_addr2rsc_cmd_fifo_empty,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_load_input_cmd => sig_load_input_cmd
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_mngr is
  port (
    m_axis_updt_sts_tready : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sg2sgcntlr_ftch_idle : out STD_LOGIC;
    ch1_use_crntdesc : out STD_LOGIC;
    ch1_sg_idle : out STD_LOGIC;
    s_axis_ftch_cmd_tvalid : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ftch_error_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 27 downto 0 );
    sg_ftch_error0 : out STD_LOGIC;
    \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg\ : out STD_LOGIC;
    \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg\ : out STD_LOGIC;
    \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg\ : out STD_LOGIC;
    \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg\ : out STD_LOGIC;
    sig_flush_sg_reg : out STD_LOGIC;
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \updt_error_addr_reg[31]\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdma_tvect_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    m_axis_ftch_sts_tready_reg : in STD_LOGIC;
    ftch_done_reg : in STD_LOGIC;
    ftch_decerr_i : in STD_LOGIC;
    ftch_slverr_i : in STD_LOGIC;
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0\ : in STD_LOGIC;
    ch1_ftch_queue_empty : in STD_LOGIC;
    ch1_ftch_pause : in STD_LOGIC;
    \GEN_CH1_FETCH.ch1_active_i_reg\ : in STD_LOGIC;
    sig_sgcntlr2sg_desc_flush : in STD_LOGIC;
    \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ch1_sg_idle1_inferred__0/i__carry\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ftch_error_addr_reg[6]\ : in STD_LOGIC;
    \ftch_error_addr_reg[31]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_rvalid : in STD_LOGIC;
    s_axis_ftch_cmd_tready : in STD_LOGIC;
    ftch_stale_desc : in STD_LOGIC;
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_mngr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_mngr is
  signal \^gen_ch1_fetch.gen_ch1_stale_check.ch1_stale_descriptor_reg\ : STD_LOGIC;
  signal \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal I_FTCH_PNTR_MNGR_n_3 : STD_LOGIC;
  signal I_FTCH_SG_n_64 : STD_LOGIC;
  signal \^ch1_sg_idle\ : STD_LOGIC;
  signal ftch_cs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ftch_decerr : STD_LOGIC;
  signal ftch_done : STD_LOGIC;
  signal \^ftch_error_reg\ : STD_LOGIC;
  signal \ftch_ns__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ftch_slverr : STD_LOGIC;
  signal \^s_axis_ftch_cmd_tvalid\ : STD_LOGIC;
begin
  \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg\ <= \^gen_ch1_fetch.gen_ch1_stale_check.ch1_stale_descriptor_reg\;
  \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(25 downto 0) <= \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]\(25 downto 0);
  ch1_sg_idle <= \^ch1_sg_idle\;
  ftch_error_reg <= \^ftch_error_reg\;
  s_axis_ftch_cmd_tvalid <= \^s_axis_ftch_cmd_tvalid\;
I_FTCH_CMDSTS_IF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_cmdsts_if
     port map (
      D(0) => \ftch_ns__0\(1),
      Q(1 downto 0) => ftch_cs(1 downto 0),
      SR(0) => SR(0),
      ftch_decerr => ftch_decerr,
      ftch_decerr_i => ftch_decerr_i,
      ftch_done => ftch_done,
      ftch_done_reg_0 => ftch_done_reg,
      ftch_error_reg_0 => \^ftch_error_reg\,
      ftch_slverr => ftch_slverr,
      ftch_slverr_i => ftch_slverr_i,
      m_axi_aclk => m_axi_aclk,
      m_axis_ftch_sts_tready_reg_0 => m_axis_ftch_sts_tready_reg,
      m_axis_updt_sts_tready => m_axis_updt_sts_tready,
      s_axis_ftch_cmd_tvalid => \^s_axis_ftch_cmd_tvalid\,
      s_axis_ftch_cmd_tvalid_reg_0 => I_FTCH_SG_n_64
    );
I_FTCH_PNTR_MNGR: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_pntr
     port map (
      CO(0) => CO(0),
      \GEN_CH1_FETCH.ch1_active_i_reg\ => \GEN_CH1_FETCH.ch1_active_i_reg\,
      \GEN_CH1_FETCH.ch1_active_i_reg_0\ => \^gen_ch1_fetch.gen_ch1_stale_check.ch1_stale_descriptor_reg\,
      \GEN_MM2S.queue_full_new_reg\ => I_FTCH_PNTR_MNGR_n_3,
      \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0\(25 downto 0) => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]\(25 downto 0),
      \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(25 downto 0) => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0\(25 downto 0),
      \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6]_0\(0) => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6]\(0),
      \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0\ => \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg\,
      \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_1\ => \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0\,
      \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg_0\ => m_axis_ftch_sts_tready_reg,
      \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg_1\ => \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg\,
      S(6 downto 0) => S(6 downto 0),
      SR(0) => SR(0),
      cdma_tvect_out(0) => cdma_tvect_out(0),
      ch1_ftch_pause => ch1_ftch_pause,
      ch1_sg_idle => \^ch1_sg_idle\,
      \ch1_sg_idle1_inferred__0/i__carry_0\(1 downto 0) => \ch1_sg_idle1_inferred__0/i__carry\(1 downto 0),
      ch1_use_crntdesc => ch1_use_crntdesc,
      m_axi_aclk => m_axi_aclk,
      sig_sgcntlr2sg_desc_flush => sig_sgcntlr2sg_desc_flush
    );
I_FTCH_SG: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_sm
     port map (
      D(0) => \ftch_ns__0\(1),
      E(0) => E(0),
      \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg_0\ => \^gen_ch1_fetch.gen_ch1_stale_check.ch1_stale_descriptor_reg\,
      \GEN_CH1_FETCH.ch1_active_i_reg_0\ => D(1),
      \GEN_CH1_FETCH.ch1_active_i_reg_1\(26 downto 1) => D(27 downto 2),
      \GEN_CH1_FETCH.ch1_active_i_reg_1\(0) => D(0),
      \GEN_CH1_FETCH.ch1_active_i_reg_2\ => I_FTCH_PNTR_MNGR_n_3,
      \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0\ => \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg\,
      \GEN_CH1_FETCH.ch1_ftch_idle_reg_0\ => m_axis_ftch_sts_tready_reg,
      \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0\ => \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg\,
      \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_1\(0) => \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0\(0),
      \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0\ => \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg\,
      \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\(2 downto 0) => Q(2 downto 0),
      \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0\(0) => \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\(0),
      Q(1 downto 0) => ftch_cs(1 downto 0),
      SR(0) => SR(0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => I_FTCH_SG_n_64,
      ch1_ftch_queue_empty => ch1_ftch_queue_empty,
      ch1_sg_idle => \^ch1_sg_idle\,
      ftch_decerr => ftch_decerr,
      ftch_done => ftch_done,
      \ftch_error_addr_reg[31]_0\ => \^ftch_error_reg\,
      \ftch_error_addr_reg[31]_1\(25 downto 0) => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]\(25 downto 0),
      \ftch_error_addr_reg[31]_2\(25 downto 0) => \ftch_error_addr_reg[31]\(25 downto 0),
      \ftch_error_addr_reg[6]_0\ => \ftch_error_addr_reg[6]\,
      ftch_slverr => ftch_slverr,
      ftch_stale_desc => ftch_stale_desc,
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_rdata(0) => m_axi_sg_rdata(0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => \^s_axis_ftch_cmd_tvalid\,
      sg_ftch_error0 => sg_ftch_error0,
      sig_flush_sg_reg => sig_flush_sg_reg,
      sig_sg2sgcntlr_ftch_idle => sig_sg2sgcntlr_ftch_idle,
      sig_sgcntlr2sg_desc_flush => sig_sgcntlr2sg_desc_flush,
      \updt_error_addr_reg[31]\(25 downto 0) => \updt_error_addr_reg[31]\(25 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_q_mngr is
  port (
    ch1_ftch_queue_empty : out STD_LOGIC;
    ch1_ftch_pause : out STD_LOGIC;
    \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0\ : out STD_LOGIC;
    ftch_stale_desc : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_MM2S.queue_dout_new_reg[121]\ : out STD_LOGIC_VECTOR ( 115 downto 0 );
    \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \nxtdesc_int_reg[31]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    queue_empty_new0 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 25 downto 0 );
    sg_ftch_error : in STD_LOGIC;
    sg_updt_error : in STD_LOGIC;
    sig_sgcntlr2reg_new_curdesc_wren : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 25 downto 0 );
    ch1_use_crntdesc : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    \GEN_MM2S.queue_empty_new_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \CURRENT_BD_32.current_bd_reg[31]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_MM2S.reg1_reg[121]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MM2S.queue_dout_new_reg[121]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_q_mngr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_q_mngr is
  signal \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1_n_0\ : STD_LOGIC;
  signal \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\ : STD_LOGIC;
  signal \^counter_reg[7]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \counter_reg_n_0_[5]\ : STD_LOGIC;
  signal data_concat : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal lsbnxtdesc_tready : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[10]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[11]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[12]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[13]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[14]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[15]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[16]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[17]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[18]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[19]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[20]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[21]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[22]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[23]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[24]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[25]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[26]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[27]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[28]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[29]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[30]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[31]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[6]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[7]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[8]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[9]\ : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[6]_i_1\ : label is "soft_lutpair339";
begin
  \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0\ <= \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\;
  \counter_reg[7]_0\(2 downto 0) <= \^counter_reg[7]_0\(2 downto 0);
\CDMA_REG2.data_concat_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(0),
      Q => data_concat(32),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(1),
      Q => data_concat(33),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(2),
      Q => data_concat(34),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(3),
      Q => data_concat(35),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(4),
      Q => data_concat(36),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(5),
      Q => data_concat(37),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(6),
      Q => data_concat(38),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(7),
      Q => data_concat(39),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(8),
      Q => data_concat(40),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(9),
      Q => data_concat(41),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(10),
      Q => data_concat(42),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(11),
      Q => data_concat(43),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(12),
      Q => data_concat(44),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(13),
      Q => data_concat(45),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(14),
      Q => data_concat(46),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(15),
      Q => data_concat(47),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(16),
      Q => data_concat(48),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(17),
      Q => data_concat(49),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(18),
      Q => data_concat(50),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(19),
      Q => data_concat(51),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(20),
      Q => data_concat(52),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(21),
      Q => data_concat(53),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(22),
      Q => data_concat(54),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(23),
      Q => data_concat(55),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(24),
      Q => data_concat(56),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(25),
      Q => data_concat(57),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(26),
      Q => data_concat(58),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(27),
      Q => data_concat(59),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(28),
      Q => data_concat(60),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(29),
      Q => data_concat(61),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(30),
      Q => data_concat(62),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \counter_reg_n_0_[4]\,
      D => m_axi_sg_rdata(31),
      Q => data_concat(63),
      R => SR(0)
    );
\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^counter_reg[7]_0\(1),
      I1 => m_axi_sg_rvalid,
      I2 => \GEN_MM2S.queue_empty_new_reg\(0),
      O => \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1_n_0\
    );
\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1_n_0\,
      Q => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \nxtdesc_int_reg_n_0_[10]\,
      I1 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I2 => ch1_use_crntdesc,
      I3 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(4),
      O => \nxtdesc_int_reg[31]_0\(4)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \nxtdesc_int_reg_n_0_[11]\,
      I1 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I2 => ch1_use_crntdesc,
      I3 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(5),
      O => \nxtdesc_int_reg[31]_0\(5)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \nxtdesc_int_reg_n_0_[12]\,
      I1 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I2 => ch1_use_crntdesc,
      I3 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(6),
      O => \nxtdesc_int_reg[31]_0\(6)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \nxtdesc_int_reg_n_0_[13]\,
      I1 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I2 => ch1_use_crntdesc,
      I3 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(7),
      O => \nxtdesc_int_reg[31]_0\(7)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \nxtdesc_int_reg_n_0_[14]\,
      I1 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I2 => ch1_use_crntdesc,
      I3 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(8),
      O => \nxtdesc_int_reg[31]_0\(8)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \nxtdesc_int_reg_n_0_[15]\,
      I1 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I2 => ch1_use_crntdesc,
      I3 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(9),
      O => \nxtdesc_int_reg[31]_0\(9)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \nxtdesc_int_reg_n_0_[16]\,
      I1 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I2 => ch1_use_crntdesc,
      I3 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(10),
      O => \nxtdesc_int_reg[31]_0\(10)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \nxtdesc_int_reg_n_0_[17]\,
      I1 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I2 => ch1_use_crntdesc,
      I3 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(11),
      O => \nxtdesc_int_reg[31]_0\(11)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \nxtdesc_int_reg_n_0_[18]\,
      I1 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I2 => ch1_use_crntdesc,
      I3 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(12),
      O => \nxtdesc_int_reg[31]_0\(12)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \nxtdesc_int_reg_n_0_[19]\,
      I1 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I2 => ch1_use_crntdesc,
      I3 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(13),
      O => \nxtdesc_int_reg[31]_0\(13)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \nxtdesc_int_reg_n_0_[20]\,
      I1 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I2 => ch1_use_crntdesc,
      I3 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(14),
      O => \nxtdesc_int_reg[31]_0\(14)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \nxtdesc_int_reg_n_0_[21]\,
      I1 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I2 => ch1_use_crntdesc,
      I3 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(15),
      O => \nxtdesc_int_reg[31]_0\(15)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \nxtdesc_int_reg_n_0_[22]\,
      I1 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I2 => ch1_use_crntdesc,
      I3 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(16),
      O => \nxtdesc_int_reg[31]_0\(16)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \nxtdesc_int_reg_n_0_[23]\,
      I1 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I2 => ch1_use_crntdesc,
      I3 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(17),
      O => \nxtdesc_int_reg[31]_0\(17)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \nxtdesc_int_reg_n_0_[24]\,
      I1 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I2 => ch1_use_crntdesc,
      I3 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(18),
      O => \nxtdesc_int_reg[31]_0\(18)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \nxtdesc_int_reg_n_0_[25]\,
      I1 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I2 => ch1_use_crntdesc,
      I3 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(19),
      O => \nxtdesc_int_reg[31]_0\(19)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \nxtdesc_int_reg_n_0_[26]\,
      I1 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I2 => ch1_use_crntdesc,
      I3 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(20),
      O => \nxtdesc_int_reg[31]_0\(20)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \nxtdesc_int_reg_n_0_[27]\,
      I1 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I2 => ch1_use_crntdesc,
      I3 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(21),
      O => \nxtdesc_int_reg[31]_0\(21)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \nxtdesc_int_reg_n_0_[28]\,
      I1 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I2 => ch1_use_crntdesc,
      I3 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(22),
      O => \nxtdesc_int_reg[31]_0\(22)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \nxtdesc_int_reg_n_0_[29]\,
      I1 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I2 => ch1_use_crntdesc,
      I3 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(23),
      O => \nxtdesc_int_reg[31]_0\(23)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \nxtdesc_int_reg_n_0_[30]\,
      I1 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I2 => ch1_use_crntdesc,
      I3 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(24),
      O => \nxtdesc_int_reg[31]_0\(24)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I1 => ch1_use_crntdesc,
      O => \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg_1\(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \nxtdesc_int_reg_n_0_[31]\,
      I1 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I2 => ch1_use_crntdesc,
      I3 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(25),
      O => \nxtdesc_int_reg[31]_0\(25)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \nxtdesc_int_reg_n_0_[6]\,
      I1 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I2 => ch1_use_crntdesc,
      I3 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(0),
      O => \nxtdesc_int_reg[31]_0\(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \nxtdesc_int_reg_n_0_[7]\,
      I1 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I2 => ch1_use_crntdesc,
      I3 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(1),
      O => \nxtdesc_int_reg[31]_0\(1)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \nxtdesc_int_reg_n_0_[8]\,
      I1 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I2 => ch1_use_crntdesc,
      I3 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(2),
      O => \nxtdesc_int_reg[31]_0\(2)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \nxtdesc_int_reg_n_0_[9]\,
      I1 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I2 => ch1_use_crntdesc,
      I3 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(3),
      O => \nxtdesc_int_reg[31]_0\(3)
    );
\GEN_QUEUE.FTCH_QUEUE_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_queue
     port map (
      \CURRENT_BD_32.current_bd_reg[31]_0\(25 downto 0) => \CURRENT_BD_32.current_bd_reg[31]\(25 downto 0),
      D(25 downto 0) => D(25 downto 0),
      E(0) => E(0),
      \GEN_MM2S.queue_dout_new_reg[121]_0\(115 downto 0) => \GEN_MM2S.queue_dout_new_reg[121]\(115 downto 0),
      \GEN_MM2S.queue_dout_new_reg[121]_1\(0) => \GEN_MM2S.queue_dout_new_reg[121]_0\(0),
      \GEN_MM2S.queue_empty_new_reg_0\(0) => \GEN_MM2S.queue_empty_new_reg\(0),
      \GEN_MM2S.queue_empty_new_reg_1\(0) => p_0_in5_in,
      \GEN_MM2S.reg1_reg[121]_0\(0) => \GEN_MM2S.reg1_reg[121]\(0),
      \GEN_MM2S.reg1_reg[63]_0\(63 downto 0) => data_concat(63 downto 0),
      Q(25 downto 0) => Q(25 downto 0),
      SR(0) => SR(0),
      ch1_ftch_pause => ch1_ftch_pause,
      ch1_ftch_queue_empty => ch1_ftch_queue_empty,
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_rdata(25 downto 0) => m_axi_sg_rdata(25 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      queue_empty_new0 => queue_empty_new0,
      s_axi_lite_wdata(25 downto 0) => s_axi_lite_wdata(25 downto 0),
      sg_ftch_error => sg_ftch_error,
      sg_updt_error => sg_updt_error,
      sig_sgcntlr2reg_new_curdesc_wren => sig_sgcntlr2reg_new_curdesc_wren
    );
\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0\,
      Q => ftch_stale_desc,
      R => '0'
    );
\counter_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => m_axi_sg_rvalid,
      D => '0',
      Q => \^counter_reg[7]_0\(0),
      S => SS(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => m_axi_sg_rvalid,
      D => \^counter_reg[7]_0\(0),
      Q => \^counter_reg[7]_0\(1),
      R => SS(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => m_axi_sg_rvalid,
      D => \^counter_reg[7]_0\(1),
      Q => p_1_in,
      R => SS(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => m_axi_sg_rvalid,
      D => p_1_in,
      Q => \counter_reg_n_0_[3]\,
      R => SS(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => m_axi_sg_rvalid,
      D => \counter_reg_n_0_[3]\,
      Q => \counter_reg_n_0_[4]\,
      R => SS(0)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => m_axi_sg_rvalid,
      D => \counter_reg_n_0_[4]\,
      Q => \counter_reg_n_0_[5]\,
      R => SS(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => m_axi_sg_rvalid,
      D => \counter_reg_n_0_[5]\,
      Q => p_0_in5_in,
      R => SS(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => m_axi_sg_rvalid,
      D => p_0_in5_in,
      Q => \^counter_reg[7]_0\(2),
      R => SS(0)
    );
\data_concat_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(0),
      Q => data_concat(0),
      R => SR(0)
    );
\data_concat_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(10),
      Q => data_concat(10),
      R => SR(0)
    );
\data_concat_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(11),
      Q => data_concat(11),
      R => SR(0)
    );
\data_concat_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(12),
      Q => data_concat(12),
      R => SR(0)
    );
\data_concat_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(13),
      Q => data_concat(13),
      R => SR(0)
    );
\data_concat_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(14),
      Q => data_concat(14),
      R => SR(0)
    );
\data_concat_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(15),
      Q => data_concat(15),
      R => SR(0)
    );
\data_concat_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(16),
      Q => data_concat(16),
      R => SR(0)
    );
\data_concat_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(17),
      Q => data_concat(17),
      R => SR(0)
    );
\data_concat_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(18),
      Q => data_concat(18),
      R => SR(0)
    );
\data_concat_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(19),
      Q => data_concat(19),
      R => SR(0)
    );
\data_concat_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(1),
      Q => data_concat(1),
      R => SR(0)
    );
\data_concat_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(20),
      Q => data_concat(20),
      R => SR(0)
    );
\data_concat_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(21),
      Q => data_concat(21),
      R => SR(0)
    );
\data_concat_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(22),
      Q => data_concat(22),
      R => SR(0)
    );
\data_concat_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(23),
      Q => data_concat(23),
      R => SR(0)
    );
\data_concat_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(24),
      Q => data_concat(24),
      R => SR(0)
    );
\data_concat_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(25),
      Q => data_concat(25),
      R => SR(0)
    );
\data_concat_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(26),
      Q => data_concat(26),
      R => SR(0)
    );
\data_concat_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(27),
      Q => data_concat(27),
      R => SR(0)
    );
\data_concat_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(28),
      Q => data_concat(28),
      R => SR(0)
    );
\data_concat_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(29),
      Q => data_concat(29),
      R => SR(0)
    );
\data_concat_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(2),
      Q => data_concat(2),
      R => SR(0)
    );
\data_concat_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(30),
      Q => data_concat(30),
      R => SR(0)
    );
\data_concat_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(31),
      Q => data_concat(31),
      R => SR(0)
    );
\data_concat_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(3),
      Q => data_concat(3),
      R => SR(0)
    );
\data_concat_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(4),
      Q => data_concat(4),
      R => SR(0)
    );
\data_concat_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(5),
      Q => data_concat(5),
      R => SR(0)
    );
\data_concat_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(6),
      Q => data_concat(6),
      R => SR(0)
    );
\data_concat_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(7),
      Q => data_concat(7),
      R => SR(0)
    );
\data_concat_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(8),
      Q => data_concat(8),
      R => SR(0)
    );
\data_concat_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(9),
      Q => data_concat(9),
      R => SR(0)
    );
\nxtdesc_int[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_sg_rvalid,
      I1 => \^counter_reg[7]_0\(0),
      O => lsbnxtdesc_tready
    );
\nxtdesc_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(10),
      Q => \nxtdesc_int_reg_n_0_[10]\,
      R => SR(0)
    );
\nxtdesc_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(11),
      Q => \nxtdesc_int_reg_n_0_[11]\,
      R => SR(0)
    );
\nxtdesc_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(12),
      Q => \nxtdesc_int_reg_n_0_[12]\,
      R => SR(0)
    );
\nxtdesc_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(13),
      Q => \nxtdesc_int_reg_n_0_[13]\,
      R => SR(0)
    );
\nxtdesc_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(14),
      Q => \nxtdesc_int_reg_n_0_[14]\,
      R => SR(0)
    );
\nxtdesc_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(15),
      Q => \nxtdesc_int_reg_n_0_[15]\,
      R => SR(0)
    );
\nxtdesc_int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(16),
      Q => \nxtdesc_int_reg_n_0_[16]\,
      R => SR(0)
    );
\nxtdesc_int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(17),
      Q => \nxtdesc_int_reg_n_0_[17]\,
      R => SR(0)
    );
\nxtdesc_int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(18),
      Q => \nxtdesc_int_reg_n_0_[18]\,
      R => SR(0)
    );
\nxtdesc_int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(19),
      Q => \nxtdesc_int_reg_n_0_[19]\,
      R => SR(0)
    );
\nxtdesc_int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(20),
      Q => \nxtdesc_int_reg_n_0_[20]\,
      R => SR(0)
    );
\nxtdesc_int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(21),
      Q => \nxtdesc_int_reg_n_0_[21]\,
      R => SR(0)
    );
\nxtdesc_int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(22),
      Q => \nxtdesc_int_reg_n_0_[22]\,
      R => SR(0)
    );
\nxtdesc_int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(23),
      Q => \nxtdesc_int_reg_n_0_[23]\,
      R => SR(0)
    );
\nxtdesc_int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(24),
      Q => \nxtdesc_int_reg_n_0_[24]\,
      R => SR(0)
    );
\nxtdesc_int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(25),
      Q => \nxtdesc_int_reg_n_0_[25]\,
      R => SR(0)
    );
\nxtdesc_int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(26),
      Q => \nxtdesc_int_reg_n_0_[26]\,
      R => SR(0)
    );
\nxtdesc_int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(27),
      Q => \nxtdesc_int_reg_n_0_[27]\,
      R => SR(0)
    );
\nxtdesc_int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(28),
      Q => \nxtdesc_int_reg_n_0_[28]\,
      R => SR(0)
    );
\nxtdesc_int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(29),
      Q => \nxtdesc_int_reg_n_0_[29]\,
      R => SR(0)
    );
\nxtdesc_int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(30),
      Q => \nxtdesc_int_reg_n_0_[30]\,
      R => SR(0)
    );
\nxtdesc_int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(31),
      Q => \nxtdesc_int_reg_n_0_[31]\,
      R => SR(0)
    );
\nxtdesc_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(6),
      Q => \nxtdesc_int_reg_n_0_[6]\,
      R => SR(0)
    );
\nxtdesc_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(7),
      Q => \nxtdesc_int_reg_n_0_[7]\,
      R => SR(0)
    );
\nxtdesc_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(8),
      Q => \nxtdesc_int_reg_n_0_[8]\,
      R => SR(0)
    );
\nxtdesc_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(9),
      Q => \nxtdesc_int_reg_n_0_[9]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_mngr is
  port (
    \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg\ : out STD_LOGIC;
    ch1_updt_active : out STD_LOGIC;
    sig_sg2sgcntlr_updt_idle : out STD_LOGIC;
    s_axis_updt_cmd_tvalid : out STD_LOGIC;
    updt_error_reg : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_pulse_trigger : out STD_LOGIC;
    sig_do_shutdown : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_dma_interr_set_reg\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_interr_set_reg\ : out STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_1\ : out STD_LOGIC;
    \update_address_reg[31]\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    \updt_error_addr_reg[31]\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    updt_decerr_i : in STD_LOGIC;
    updt_interr_i : in STD_LOGIC;
    updt_slverr_i : in STD_LOGIC;
    updt_done_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_reg2sg_irqthresh_wren : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]\ : in STD_LOGIC;
    sig_to_edge_detect_reg : in STD_LOGIC;
    sig_rst2sgcntl_halt : in STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_idle_reg\ : in STD_LOGIC;
    \cdma_tvect_out[10]_INST_0_i_2\ : in STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_idle_reg_0\ : in STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_idle_reg_1\ : in STD_LOGIC;
    follower_empty_mm2s : in STD_LOGIC;
    ptr_queue_empty : in STD_LOGIC;
    ch1_updt_ioc : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_updt_cmd_tready : in STD_LOGIC;
    sg_interr_reg : in STD_LOGIC;
    sg_interr_reg_0 : in STD_LOGIC;
    sg_slverr_reg : in STD_LOGIC;
    sg_slverr_reg_0 : in STD_LOGIC;
    sg_decerr_reg : in STD_LOGIC;
    sg_decerr_reg_0 : in STD_LOGIC;
    \update_address_reg[31]_0\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    ch1_dma_interr : in STD_LOGIC;
    ch1_dma_slverr : in STD_LOGIC;
    ch1_dma_decerr : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_mngr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_mngr is
  signal I_UPDT_CMDSTS_IF_n_6 : STD_LOGIC;
  signal I_UPDT_SG_n_19 : STD_LOGIC;
  signal ch1_updt_ioc_irq_set0 : STD_LOGIC;
  signal \^s_axis_updt_cmd_tvalid\ : STD_LOGIC;
  signal updt_cs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal updt_decerr : STD_LOGIC;
  signal updt_done : STD_LOGIC;
  signal \^updt_error_reg\ : STD_LOGIC;
  signal updt_interr : STD_LOGIC;
  signal updt_slverr : STD_LOGIC;
begin
  s_axis_updt_cmd_tvalid <= \^s_axis_updt_cmd_tvalid\;
  updt_error_reg <= \^updt_error_reg\;
I_UPDT_CMDSTS_IF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_cmdsts_if
     port map (
      Q(1 downto 0) => updt_cs(1 downto 0),
      SR(0) => SR(0),
      ch1_updt_ioc => ch1_updt_ioc,
      ch1_updt_ioc_irq_set0 => ch1_updt_ioc_irq_set0,
      m_axi_aclk => m_axi_aclk,
      s_axis_updt_cmd_tvalid => \^s_axis_updt_cmd_tvalid\,
      s_axis_updt_cmd_tvalid_reg_0 => I_UPDT_SG_n_19,
      updt_decerr => updt_decerr,
      updt_decerr_i => updt_decerr_i,
      updt_done => updt_done,
      updt_done_reg_0 => updt_done_reg,
      updt_error_reg_0 => I_UPDT_CMDSTS_IF_n_6,
      updt_error_reg_1 => \^updt_error_reg\,
      updt_interr => updt_interr,
      updt_interr_i => updt_interr_i,
      updt_slverr => updt_slverr,
      updt_slverr_i => updt_slverr_i
    );
I_UPDT_SG: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_sm
     port map (
      E(0) => E(0),
      \FSM_sequential_updt_cs_reg[0]_0\ => I_UPDT_CMDSTS_IF_n_6,
      \FSM_sequential_updt_cs_reg[2]_0\ => \^updt_error_reg\,
      \GEN_CH1_UPDATE.ch1_active_i_reg_0\ => ch1_updt_active,
      \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0\ => \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg\,
      \GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0\ => \GEN_CH1_UPDATE.ch1_dma_interr_set_reg\,
      \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0\ => \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg\,
      \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0\ => \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg\,
      \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_1\ => \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0\,
      \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_2\ => \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_1\,
      \GEN_CH1_UPDATE.ch1_updt_idle_reg_0\ => \GEN_CH1_UPDATE.ch1_updt_idle_reg\,
      \GEN_CH1_UPDATE.ch1_updt_idle_reg_1\ => \GEN_CH1_UPDATE.ch1_updt_idle_reg_0\,
      \GEN_CH1_UPDATE.ch1_updt_idle_reg_2\ => \GEN_CH1_UPDATE.ch1_updt_idle_reg_1\,
      \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0\ => \GEN_CH1_UPDATE.ch1_updt_interr_set_reg\,
      \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_1\ => \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0\,
      \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_0\ => \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg\,
      \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_1\(0) => \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_0\(0),
      \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0\ => \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg\,
      \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_1\ => \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0\,
      \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]\ => \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]\,
      Q(1 downto 0) => updt_cs(1 downto 0),
      SR(0) => SR(0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => I_UPDT_SG_n_19,
      \cdma_tvect_out[10]_INST_0_i_2_0\ => \cdma_tvect_out[10]_INST_0_i_2\,
      ch1_dma_decerr => ch1_dma_decerr,
      ch1_dma_interr => ch1_dma_interr,
      ch1_dma_slverr => ch1_dma_slverr,
      ch1_updt_ioc_irq_set0 => ch1_updt_ioc_irq_set0,
      follower_empty_mm2s => follower_empty_mm2s,
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_wdata(3 downto 0) => m_axi_sg_wdata(3 downto 0),
      \m_axi_sg_wdata[31]\(3 downto 0) => Q(3 downto 0),
      ptr_queue_empty => ptr_queue_empty,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      s_axis_updt_cmd_tvalid => \^s_axis_updt_cmd_tvalid\,
      sg_decerr_reg => sg_decerr_reg,
      sg_decerr_reg_0 => sg_decerr_reg_0,
      sg_interr_reg => sg_interr_reg,
      sg_interr_reg_0 => sg_interr_reg_0,
      sg_slverr_reg => sg_slverr_reg,
      sg_slverr_reg_0 => sg_slverr_reg_0,
      sig_do_shutdown => sig_do_shutdown,
      sig_pulse_trigger => sig_pulse_trigger,
      sig_reg2sg_irqthresh_wren => sig_reg2sg_irqthresh_wren,
      sig_rst2sgcntl_halt => sig_rst2sgcntl_halt,
      sig_sg2sgcntlr_updt_idle => sig_sg2sgcntlr_updt_idle,
      sig_to_edge_detect_reg => sig_to_edge_detect_reg,
      \update_address_reg[31]_0\(26 downto 0) => \update_address_reg[31]\(26 downto 0),
      \update_address_reg[31]_1\(25 downto 0) => \update_address_reg[31]_0\(25 downto 0),
      updt_decerr => updt_decerr,
      updt_done => updt_done,
      \updt_error_addr_reg[31]_0\(25 downto 0) => \updt_error_addr_reg[31]\(25 downto 0),
      updt_interr => updt_interr,
      updt_slverr => updt_slverr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_q_mngr is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ptr_queue_full : out STD_LOGIC;
    ptr_queue_empty : out STD_LOGIC;
    sts_queue_full : out STD_LOGIC;
    follower_full_mm2s : out STD_LOGIC;
    follower_empty_mm2s : out STD_LOGIC;
    ch1_updt_ioc : out STD_LOGIC;
    ch1_dma_interr : out STD_LOGIC;
    ch1_dma_slverr : out STD_LOGIC;
    ch1_dma_decerr : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg\ : out STD_LOGIC;
    \updt_curdesc_reg[31]\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_updt_active : in STD_LOGIC;
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    follower_full_mm2s0 : in STD_LOGIC;
    updt_ioc_reg : in STD_LOGIC;
    updt_ioc_reg_0 : in STD_LOGIC;
    dma_decerr_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_CH1_UPDATE.ch1_updt_idle_reg\ : in STD_LOGIC;
    \FSM_sequential_pntr_cs_reg[1]\ : in STD_LOGIC;
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_q_mngr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_q_mngr is
begin
\GEN_QUEUE.I_UPDT_DESC_QUEUE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_queue
     port map (
      E(0) => E(0),
      \FSM_sequential_pntr_cs_reg[1]_0\ => \FSM_sequential_pntr_cs_reg[1]\,
      \GEN_CH1_UPDATE.ch1_updt_idle_reg\ => \GEN_CH1_UPDATE.ch1_updt_idle_reg\,
      \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg_0\ => follower_empty_mm2s,
      \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0\(25 downto 0) => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]\(25 downto 0),
      \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg_0\ => ptr_queue_empty,
      \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg_1\ => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg\,
      \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0\(0) => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg\(0),
      \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]_0\(3 downto 0) => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]\(3 downto 0),
      \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]_0\(0) => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]\(0),
      Q(4 downto 0) => Q(4 downto 0),
      SR(0) => SR(0),
      ch1_dma_decerr => ch1_dma_decerr,
      ch1_dma_interr => ch1_dma_interr,
      ch1_dma_slverr => ch1_dma_slverr,
      ch1_updt_active => ch1_updt_active,
      ch1_updt_ioc => ch1_updt_ioc,
      dma_decerr_reg_0(2 downto 0) => dma_decerr_reg(2 downto 0),
      follower_full_mm2s => follower_full_mm2s,
      follower_full_mm2s0 => follower_full_mm2s0,
      m_axi_aclk => m_axi_aclk,
      ptr_queue_full => ptr_queue_full,
      sts_queue_full => sts_queue_full,
      \updt_curdesc_reg[31]_0\(25 downto 0) => \updt_curdesc_reg[31]\(25 downto 0),
      updt_ioc_reg_0 => updt_ioc_reg,
      updt_ioc_reg_1 => updt_ioc_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f is
  port (
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \m_axi_sg_bresp[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_bready : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f is
  signal CNTR_INCR_DECR_ADDN_F_I_n_1 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
begin
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f
     port map (
      \INFERRED_GEN.cnt_i_reg[0]_0\ => FIFO_Full_reg_n_0,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\(0) => \INFERRED_GEN.cnt_i_reg[2]\(0),
      Q(2) => Q(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      SR(0) => SR(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n
    );
DYNSHREG_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f
     port map (
      D(1 downto 0) => D(1 downto 0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\,
      \INFERRED_GEN.data_reg[2][0]_srl3_0\ => FIFO_Full_reg_n_0,
      addr(0) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      addr(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      \m_axi_sg_bresp[1]\(0) => \m_axi_sg_bresp[1]\(0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      \out\(0) => \out\(0),
      sig_inhibit_rdy_n => sig_inhibit_rdy_n
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => SR(0)
    );
m_axi_sg_bready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_inhibit_rdy_n,
      I1 => FIFO_Full_reg_n_0,
      O => m_axi_sg_bready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_coelsc_interr_reg0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_wdc_statcnt_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INFERRED_GEN.cnt_i_reg[2]_0\ : out STD_LOGIC;
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    sig_data2wsc_cmd_cmplt_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_wdc_statcnt_reg[0]\ : in STD_LOGIC;
    \sig_wdc_statcnt_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal DYNSHREG_F_I_n_0 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[2]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  \INFERRED_GEN.cnt_i_reg[2]\ <= \^inferred_gen.cnt_i_reg[2]\;
  Q(0) <= \^q\(0);
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_0
     port map (
      D(0) => DYNSHREG_F_I_n_0,
      FIFO_Full_reg => \sig_wdc_statcnt_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \^inferred_gen.cnt_i_reg[2]\,
      \INFERRED_GEN.cnt_i_reg[1]_1\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]_0\,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      SR(0) => SR(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_aclk => m_axi_aclk,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\
     port map (
      D(0) => DYNSHREG_F_I_n_0,
      E(0) => E(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\(2 downto 0) => D(2 downto 0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg_0\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      \INFERRED_GEN.cnt_i_reg[0]\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \^inferred_gen.cnt_i_reg[2]\,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \in\(2 downto 0) => \in\(2 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(1 downto 0) => \out\(1 downto 0),
      sig_coelsc_interr_reg0 => sig_coelsc_interr_reg0,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_cmd_cmplt_reg => sig_data2wsc_cmd_cmplt_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_tlast_err_stop => sig_tlast_err_stop,
      \sig_wdc_statcnt_reg[0]\ => \sig_wdc_statcnt_reg[0]\,
      \sig_wdc_statcnt_reg[1]\(2 downto 0) => \sig_wdc_statcnt_reg[1]\(2 downto 0),
      \sig_wdc_statcnt_reg[2]\(1 downto 0) => \sig_wdc_statcnt_reg[2]\(1 downto 0)
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => SR(0)
    );
sig_push_to_wsc_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]\,
      I1 => \^fifo_full_reg_0\,
      I2 => sig_push_to_wsc,
      O => sig_inhibit_rdy_n_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 42 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_posted_to_axi_2_reg : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 41 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_1 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_9
     port map (
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[0]_1\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      SR(0) => SR(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_aclk => m_axi_aclk,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_halt_reg => sig_halt_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_posted_to_axi_2_reg => sig_posted_to_axi_2_reg
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1\
     port map (
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      \in\(41 downto 0) => \in\(41 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(42 downto 0) => \out\(42 downto 0),
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      \sig_next_addr_reg_reg[0]\ => \^fifo_full_reg_0\,
      \sig_next_addr_reg_reg[0]_0\ => \INFERRED_GEN.cnt_i_reg[0]\
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1_17\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 42 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    FIFO_Full_reg_1 : in STD_LOGIC;
    sig_posted_to_axi_2_reg : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 41 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1_17\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1_17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1_17\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_1 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_18
     port map (
      FIFO_Full_reg => FIFO_Full_reg_1,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[0]_1\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      SR(0) => SR(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_aclk => m_axi_aclk,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_posted_to_axi_2_reg => sig_posted_to_axi_2_reg,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1_19\
     port map (
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      \in\(41 downto 0) => \in\(41 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(42 downto 0) => \out\(42 downto 0),
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      \sig_next_addr_reg_reg[0]\ => \^fifo_full_reg_0\,
      \sig_next_addr_reg_reg[0]_0\ => \INFERRED_GEN.cnt_i_reg[0]\
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_dqual_reg_empty_reg : out STD_LOGIC;
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    sig_next_calc_error_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    sig_coelsc_cmd_cmplt_reg_reg : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_first_dbeat_reg : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    \sig_good_mmap_dbeat10_out__0\ : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[7]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]_0\ : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    \sig_next_tag_reg[3]_i_3\ : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    \sig_next_tag_reg[3]_i_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_last_dbeat_reg_1 : in STD_LOGIC;
    sig_last_dbeat_reg_2 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_1 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 12 downto 9 );
  signal \^sig_dqual_reg_empty_reg\ : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  sig_dqual_reg_empty_reg <= \^sig_dqual_reg_empty_reg\;
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_12
     port map (
      D(3 downto 0) => D(4 downto 1),
      E(0) => E(0),
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[0]_1\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      SR(0) => SR(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_aclk => m_axi_aclk,
      m_axi_rlast => m_axi_rlast,
      m_axi_rvalid => m_axi_rvalid,
      \out\(3 downto 0) => sig_cmd_fifo_data_out(12 downto 9),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      sig_coelsc_cmd_cmplt_reg_reg => sig_coelsc_cmd_cmplt_reg_reg,
      \sig_dbeat_cntr_reg[0]\ => \sig_dbeat_cntr_reg[0]\,
      \sig_dbeat_cntr_reg[4]\(4 downto 0) => Q(4 downto 0),
      \sig_dbeat_cntr_reg[4]_0\ => \sig_dbeat_cntr_reg[7]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => \^sig_dqual_reg_empty_reg\,
      sig_dqual_reg_empty_reg_0 => sig_last_dbeat_reg_0,
      sig_dqual_reg_full => sig_dqual_reg_full,
      \sig_good_mmap_dbeat10_out__0\ => \sig_good_mmap_dbeat10_out__0\,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_ld_new_cmd_reg_reg => sig_first_dbeat_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_calc_error_reg_reg(0) => sig_next_calc_error_reg_reg(0),
      sig_next_sequential_reg => sig_next_sequential_reg,
      \sig_next_tag_reg[3]_i_3\ => \sig_next_tag_reg[3]_i_3\,
      \sig_next_tag_reg[3]_i_4_0\(2 downto 0) => \sig_next_tag_reg[3]_i_4\(2 downto 0),
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2\
     port map (
      D(3 downto 1) => D(7 downto 5),
      D(0) => D(0),
      Q(4 downto 1) => Q(7 downto 4),
      Q(0) => Q(0),
      \in\(47 downto 0) => \in\(47 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(43 downto 8) => \out\(39 downto 4),
      \out\(7 downto 4) => sig_cmd_fifo_data_out(12 downto 9),
      \out\(3 downto 0) => \out\(3 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_dbeat_cntr_reg[0]\ => \^sig_dqual_reg_empty_reg\,
      \sig_dbeat_cntr_reg[7]\ => \sig_dbeat_cntr_reg[7]\,
      \sig_dbeat_cntr_reg[7]_0\ => \sig_dbeat_cntr_reg[7]_0\,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      \sig_good_mmap_dbeat10_out__0\ => \sig_good_mmap_dbeat10_out__0\,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_1,
      sig_last_dbeat_reg_1 => sig_last_dbeat_reg_2,
      sig_last_dbeat_reg_2 => sig_last_dbeat_reg_0,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg_reg(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      sig_next_calc_error_reg_reg(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      \sig_next_tag_reg_reg[0]\ => \^fifo_full_reg_0\,
      \sig_next_tag_reg_reg[0]_0\ => \INFERRED_GEN.cnt_i_reg[0]\
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized3\ is
  port (
    m_axi_bready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_coelsc_decerr_reg0 : out STD_LOGIC;
    sig_coelsc_slverr_reg0 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    m_axi_bready_0 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \USE_SRL_FIFO.sig_rd_fifo__0\ : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized3\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized3\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_4 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_5 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
begin
CNTR_INCR_DECR_ADDN_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0\
     port map (
      \INFERRED_GEN.cnt_i_reg[0]_0\ => FIFO_Full_reg_n_0,
      Q(3) => Q(0),
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      SR(0) => SR(0),
      \USE_SRL_FIFO.sig_rd_fifo__0\ => \USE_SRL_FIFO.sig_rd_fifo__0\,
      fifo_full_p1 => fifo_full_p1,
      m_axi_aclk => m_axi_aclk,
      m_axi_bvalid => m_axi_bvalid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_inhibit_rdy_n_reg => CNTR_INCR_DECR_ADDN_F_I_n_5
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized3\
     port map (
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(1 downto 0) => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(1 downto 0),
      \INFERRED_GEN.data_reg[5][0]_srl6_0\ => FIFO_Full_reg_n_0,
      addr(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      addr(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      addr(2) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      m_axi_aclk => m_axi_aclk,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      sig_coelsc_decerr_reg0 => sig_coelsc_decerr_reg0,
      sig_coelsc_slverr_reg0 => sig_coelsc_slverr_reg0,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => SR(0)
    );
m_axi_bready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => m_axi_bready_0,
      I1 => sig_inhibit_rdy_n,
      I2 => FIFO_Full_reg_n_0,
      O => m_axi_bready
    );
\sig_addr_posted_cntr[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DA5AA5A5A5A5A5A5"
    )
        port map (
      I0 => \sig_addr_posted_cntr_reg[3]\(0),
      I1 => \sig_addr_posted_cntr_reg[3]\(3),
      I2 => \sig_addr_posted_cntr_reg[3]\(1),
      I3 => \sig_addr_posted_cntr_reg[3]\(2),
      I4 => CNTR_INCR_DECR_ADDN_F_I_n_5,
      I5 => \out\,
      O => D(0)
    );
\sig_addr_posted_cntr[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFA0FA05FA05FA05"
    )
        port map (
      I0 => \sig_addr_posted_cntr_reg[3]\(0),
      I1 => \sig_addr_posted_cntr_reg[3]\(3),
      I2 => \sig_addr_posted_cntr_reg[3]\(1),
      I3 => \sig_addr_posted_cntr_reg[3]\(2),
      I4 => CNTR_INCR_DECR_ADDN_F_I_n_5,
      I5 => \out\,
      O => D(1)
    );
\sig_addr_posted_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF00000000FFFE"
    )
        port map (
      I0 => \sig_addr_posted_cntr_reg[3]\(0),
      I1 => \sig_addr_posted_cntr_reg[3]\(3),
      I2 => \sig_addr_posted_cntr_reg[3]\(1),
      I3 => \sig_addr_posted_cntr_reg[3]\(2),
      I4 => CNTR_INCR_DECR_ADDN_F_I_n_5,
      I5 => \out\,
      O => E(0)
    );
\sig_addr_posted_cntr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECCCCCC9CCC9CCC9"
    )
        port map (
      I0 => \sig_addr_posted_cntr_reg[3]\(0),
      I1 => \sig_addr_posted_cntr_reg[3]\(3),
      I2 => \sig_addr_posted_cntr_reg[3]\(1),
      I3 => \sig_addr_posted_cntr_reg[3]\(2),
      I4 => CNTR_INCR_DECR_ADDN_F_I_n_5,
      I5 => \out\,
      O => D(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized4\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_coelsc_interr_reg0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_wdc_statcnt_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    \USE_SRL_FIFO.sig_rd_fifo__0\ : out STD_LOGIC;
    sig_data2wsc_cmd_cmplt_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SRL_FIFO.sig_wr_fifo\ : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 0 to 6 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized4\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized4\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_4 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[3]\ : STD_LOGIC;
  signal \USE_SRL_FIFO.sig_rd_empty\ : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  \INFERRED_GEN.cnt_i_reg[3]\ <= \^inferred_gen.cnt_i_reg[3]\;
CNTR_INCR_DECR_ADDN_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0_7\
     port map (
      D(0) => addr_i_p1(0),
      \INFERRED_GEN.cnt_i_reg[3]_0\ => \^inferred_gen.cnt_i_reg[3]\,
      \INFERRED_GEN.cnt_i_reg[3]_1\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      Q(3) => \USE_SRL_FIFO.sig_rd_empty\,
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      SR(0) => SR(0),
      \USE_SRL_FIFO.sig_rd_fifo__0\ => \USE_SRL_FIFO.sig_rd_fifo__0\,
      \USE_SRL_FIFO.sig_wr_fifo\ => \USE_SRL_FIFO.sig_wr_fifo\,
      fifo_full_p1 => fifo_full_p1,
      m_axi_aclk => m_axi_aclk,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized4\
     port map (
      D(0) => D(0),
      E(0) => E(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg\(0) => addr_i_p1(0),
      \INFERRED_GEN.cnt_i_reg[0]\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[3]\ => \^inferred_gen.cnt_i_reg[3]\,
      Q(3) => \USE_SRL_FIFO.sig_rd_empty\,
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      \USE_SRL_FIFO.sig_wr_fifo\ => \USE_SRL_FIFO.sig_wr_fifo\,
      \in\(0 to 6) => \in\(0 to 6),
      m_axi_aclk => m_axi_aclk,
      \out\(5 downto 0) => \out\(5 downto 0),
      sig_coelsc_interr_reg0 => sig_coelsc_interr_reg0,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_cmd_cmplt_reg => sig_data2wsc_cmd_cmplt_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_tlast_err_stop => sig_tlast_err_stop,
      \sig_wdc_statcnt_reg[0]\(2 downto 0) => \sig_wdc_statcnt_reg[0]\(2 downto 0),
      \sig_wdc_statcnt_reg[3]\(3 downto 0) => Q(3 downto 0)
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => SR(0)
    );
\sig_push_to_wsc_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]\,
      I1 => \^fifo_full_reg_0\,
      O => sig_inhibit_rdy_n_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized5\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_dqual_reg_empty_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_next_calc_error_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_ld_new_cmd_reg_reg : out STD_LOGIC;
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_next_calc_error_reg_reg_0 : out STD_LOGIC;
    sig_next_calc_error_reg_reg_1 : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_first_dbeat_reg : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    \sig_good_mmap_dbeat12_out__0\ : in STD_LOGIC;
    sig_dbeat_cntr_eq_0 : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_2 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_3 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_4 : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_next_calc_error_reg_i_5 : in STD_LOGIC;
    sig_halt_cmplt_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_halt_reg_dly3 : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_last_dbeat_reg_1 : in STD_LOGIC;
    sig_last_dbeat_reg_2 : in STD_LOGIC;
    sig_next_calc_error_reg_reg_2 : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized5\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized5\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_5 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_6 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal \^sig_dqual_reg_empty_reg\ : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  sig_dqual_reg_empty_reg <= \^sig_dqual_reg_empty_reg\;
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_8
     port map (
      D(6 downto 0) => D(7 downto 1),
      E(0) => E(0),
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[0]_1\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_5,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_6,
      SR(0) => SR(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_aclk => m_axi_aclk,
      m_axi_rvalid => m_axi_rvalid,
      \out\(6 downto 0) => sig_cmd_fifo_data_out(15 downto 9),
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_dbeat_cntr_eq_0 => sig_dbeat_cntr_eq_0,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      \sig_dbeat_cntr_reg[6]\ => \sig_dbeat_cntr_reg[6]\,
      \sig_dbeat_cntr_reg[7]\(7 downto 0) => Q(7 downto 0),
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => \^sig_dqual_reg_empty_reg\,
      sig_dqual_reg_empty_reg_0 => sig_last_dbeat_reg_0,
      sig_dqual_reg_empty_reg_1 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_empty_reg_2 => sig_dqual_reg_empty_reg_1,
      sig_dqual_reg_empty_reg_3 => sig_dqual_reg_empty_reg_2,
      sig_dqual_reg_empty_reg_4 => sig_dqual_reg_empty_reg_3,
      sig_dqual_reg_empty_reg_5 => sig_dqual_reg_empty_reg_4,
      sig_dqual_reg_full => sig_dqual_reg_full,
      \sig_good_mmap_dbeat12_out__0\ => \sig_good_mmap_dbeat12_out__0\,
      sig_halt_cmplt_reg(2 downto 0) => sig_halt_cmplt_reg(2 downto 0),
      sig_halt_reg => sig_halt_reg,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_ld_new_cmd_reg_reg => sig_ld_new_cmd_reg_reg,
      sig_ld_new_cmd_reg_reg_0 => sig_first_dbeat_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_calc_error_reg_i_5_0 => sig_next_calc_error_reg_i_5,
      sig_next_calc_error_reg_reg(0) => sig_next_calc_error_reg_reg(0),
      sig_next_calc_error_reg_reg_0 => sig_next_calc_error_reg_reg_0,
      sig_next_calc_error_reg_reg_1 => sig_next_calc_error_reg_reg_1,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized5\
     port map (
      D(0) => D(0),
      Q(0) => Q(0),
      m_axi_aclk => m_axi_aclk,
      \out\(46 downto 11) => \out\(39 downto 4),
      \out\(10 downto 4) => sig_cmd_fifo_data_out(15 downto 9),
      \out\(3 downto 0) => \out\(3 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_dbeat_cntr_reg[0]\ => \^sig_dqual_reg_empty_reg\,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      \sig_good_mmap_dbeat12_out__0\ => \sig_good_mmap_dbeat12_out__0\,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_1,
      sig_last_dbeat_reg_1 => sig_last_dbeat_reg_2,
      sig_last_dbeat_reg_2 => sig_last_dbeat_reg_0,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg_reg(47 downto 0) => sig_next_calc_error_reg_reg_2(47 downto 0),
      sig_next_calc_error_reg_reg_0(1) => CNTR_INCR_DECR_ADDN_F_I_n_5,
      sig_next_calc_error_reg_reg_0(0) => CNTR_INCR_DECR_ADDN_F_I_n_6,
      \sig_next_tag_reg_reg[0]\ => \^fifo_full_reg_0\,
      \sig_next_tag_reg_reg[0]_0\ => \INFERRED_GEN.cnt_i_reg[0]\
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_mm2s_basic_wrap is
  port (
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_done : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\ : out STD_LOGIC;
    ftch_decerr_i : out STD_LOGIC;
    ftch_slverr_i : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 25 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_rst2dm_resetn : in STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid : in STD_LOGIC;
    m_axis_updt_sts_tready : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 27 downto 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_mm2s_basic_wrap;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_mm2s_basic_wrap is
  signal I_ADDR_CNTL_n_4 : STD_LOGIC;
  signal I_CMD_STATUS_n_4 : STD_LOGIC;
  signal I_MSTR_SCC_n_3 : STD_LOGIC;
  signal I_MSTR_SCC_n_4 : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal sig_addr2rsc_cmd_fifo_empty : STD_LOGIC;
  signal sig_cmd_addr_reg : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal sig_cmd_burst_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_cmd_reg_empty : STD_LOGIC;
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\ : STD_LOGIC;
  signal sig_coelsc_tag_reg1 : STD_LOGIC;
  signal sig_data2rsc_decerr : STD_LOGIC;
  signal sig_data2rsc_okay : STD_LOGIC;
  signal sig_data2rsc_slverr : STD_LOGIC;
  signal sig_data2rsc_valid : STD_LOGIC;
  signal sig_load_input_cmd : STD_LOGIC;
  signal sig_mstr2addr_cmd_valid : STD_LOGIC;
  signal sig_next_burst : STD_LOGIC;
  signal sig_rd_sts_decerr_reg0 : STD_LOGIC;
  signal sig_rsc2stat_status : STD_LOGIC_VECTOR ( 7 to 7 );
  signal sig_rsc2stat_status_0 : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal sig_rsc2stat_status_valid : STD_LOGIC;
  signal sig_stat2rsc_status_ready : STD_LOGIC;
  signal sm_set_error : STD_LOGIC;
begin
  SR(0) <= \^sr\(0);
  sig_cmd_stat_rst_user_reg_n_cdc_from_reg <= \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\;
I_ADDR_CNTL: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_addr_cntl
     port map (
      Q(25 downto 0) => sig_cmd_addr_reg(31 downto 6),
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_araddr(25 downto 0) => m_axi_sg_araddr(25 downto 0),
      m_axi_sg_arburst(0) => m_axi_sg_arburst(0),
      m_axi_sg_arlen(0) => m_axi_sg_arlen(0),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      sig_addr2rsc_cmd_fifo_empty => sig_addr2rsc_cmd_fifo_empty,
      sig_addr_reg_empty_reg_0 => I_ADDR_CNTL_n_4,
      sig_addr_valid_reg_reg_0 => I_MSTR_SCC_n_4,
      \sig_cmd_addr_reg_reg[6]\ => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sig_cmd_burst_reg(0) => sig_cmd_burst_reg(0),
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_posted_to_axi_2_reg_0 => I_MSTR_SCC_n_3,
      sm_set_error => sm_set_error
    );
I_CMD_STATUS: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_cmd_status_1
     port map (
      D(2) => sig_rsc2stat_status(7),
      D(1 downto 0) => sig_rsc2stat_status_0(6 downto 5),
      Q(26 downto 1) => p_1_in(31 downto 6),
      Q(0) => sig_next_burst,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\ => \^sr\(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\ => I_CMD_STATUS_n_4,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(27 downto 0) => D(27 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\ => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      ftch_decerr_i => ftch_decerr_i,
      ftch_slverr_i => ftch_slverr_i,
      m_axi_aclk => m_axi_aclk,
      m_axis_updt_sts_tready => m_axis_updt_sts_tready,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      sig_addr2rsc_cmd_fifo_empty => sig_addr2rsc_cmd_fifo_empty,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_init_done => sig_init_done,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_reg => sig_init_done_reg,
      sig_init_done_reg_0 => sig_init_done_reg_0,
      sig_load_input_cmd => sig_load_input_cmd,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
I_MSTR_SCC: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_scc
     port map (
      Q(26 downto 1) => p_1_in(31 downto 6),
      Q(0) => sig_next_burst,
      m_axi_aclk => m_axi_aclk,
      sig_addr2rsc_cmd_fifo_empty => sig_addr2rsc_cmd_fifo_empty,
      sig_btt_is_zero_reg_reg_0 => I_CMD_STATUS_n_4,
      sig_cmd2addr_valid1_reg_0 => I_MSTR_SCC_n_3,
      \sig_cmd_addr_reg_reg[31]_0\(25 downto 0) => sig_cmd_addr_reg(31 downto 6),
      \sig_cmd_addr_reg_reg[6]_0\ => I_ADDR_CNTL_n_4,
      sig_cmd_burst_reg(0) => sig_cmd_burst_reg(0),
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_load_input_cmd => sig_load_input_cmd,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_posted_to_axi_2_reg => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sm_set_error => sm_set_error,
      sm_set_error_reg_0 => I_MSTR_SCC_n_4,
      sm_set_error_reg_1 => \^sr\(0)
    );
I_RD_DATA_CNTL: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_rddata_cntl
     port map (
      D(0) => sig_rsc2stat_status_0(5),
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      mm2s_rready_reg_0 => \^sr\(0),
      sig_coelsc_tag_reg1 => sig_coelsc_tag_reg1,
      sig_data2rsc_decerr => sig_data2rsc_decerr,
      sig_data2rsc_okay => sig_data2rsc_okay,
      sig_data2rsc_slverr => sig_data2rsc_slverr,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_rd_sts_decerr_reg0 => sig_rd_sts_decerr_reg0
    );
I_RD_STATUS_CNTLR: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_rd_status_cntl
     port map (
      D(2) => sig_rsc2stat_status(7),
      D(1 downto 0) => sig_rsc2stat_status_0(6 downto 5),
      m_axi_aclk => m_axi_aclk,
      sig_coelsc_tag_reg1 => sig_coelsc_tag_reg1,
      sig_data2rsc_decerr => sig_data2rsc_decerr,
      sig_data2rsc_okay => sig_data2rsc_okay,
      sig_data2rsc_slverr => sig_data2rsc_slverr,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_rd_sts_decerr_reg0 => sig_rd_sts_decerr_reg0,
      sig_rd_sts_decerr_reg_reg_0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
I_RESET: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_reset
     port map (
      m_axi_aclk => m_axi_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 => \^sr\(0),
      sig_rst2dm_resetn => sig_rst2dm_resetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f is
  port (
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \m_axi_sg_bresp[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_bready : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f is
begin
I_SRL_FIFO_RBU_F: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f
     port map (
      D(1 downto 0) => D(1 downto 0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[2]\(0) => \INFERRED_GEN.cnt_i_reg[2]\(0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      \m_axi_sg_bresp[1]\(0) => \m_axi_sg_bresp[1]\(0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      \out\(0) => \out\(0),
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_coelsc_interr_reg0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_wdc_statcnt_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INFERRED_GEN.cnt_i_reg[2]_0\ : out STD_LOGIC;
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    sig_data2wsc_cmd_cmplt_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_wdc_statcnt_reg[0]\ : in STD_LOGIC;
    \sig_wdc_statcnt_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]_0\,
      Q(0) => Q(0),
      SR(0) => SR(0),
      \in\(2 downto 0) => \in\(2 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(1 downto 0) => \out\(1 downto 0),
      sig_coelsc_interr_reg0 => sig_coelsc_interr_reg0,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_cmd_cmplt_reg => sig_data2wsc_cmd_cmplt_reg,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_tlast_err_stop => sig_tlast_err_stop,
      \sig_wdc_statcnt_reg[0]\ => \sig_wdc_statcnt_reg[0]\,
      \sig_wdc_statcnt_reg[1]\(2 downto 0) => \sig_wdc_statcnt_reg[1]\(2 downto 0),
      \sig_wdc_statcnt_reg[2]\(1 downto 0) => \sig_wdc_statcnt_reg[2]\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 42 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_posted_to_axi_2_reg : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 41 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1\
     port map (
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      SR(0) => SR(0),
      \in\(41 downto 0) => \in\(41 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(42 downto 0) => \out\(42 downto 0),
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_halt_reg => sig_halt_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_posted_to_axi_2_reg => sig_posted_to_axi_2_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1_16\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 42 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    sig_posted_to_axi_2_reg : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 41 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1_16\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1_16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1_16\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1_17\
     port map (
      FIFO_Full_reg_0 => FIFO_Full_reg,
      FIFO_Full_reg_1 => FIFO_Full_reg_0,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      SR(0) => SR(0),
      \in\(41 downto 0) => \in\(41 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(42 downto 0) => \out\(42 downto 0),
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_posted_to_axi_2_reg => sig_posted_to_axi_2_reg,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_dqual_reg_empty_reg : out STD_LOGIC;
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    sig_next_calc_error_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    sig_coelsc_cmd_cmplt_reg_reg : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_first_dbeat_reg : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    \sig_good_mmap_dbeat10_out__0\ : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[7]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]_0\ : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    \sig_next_tag_reg[3]_i_3\ : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    \sig_next_tag_reg[3]_i_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_last_dbeat_reg_1 : in STD_LOGIC;
    sig_last_dbeat_reg_2 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      \in\(47 downto 0) => \in\(47 downto 0),
      m_axi_aclk => m_axi_aclk,
      m_axi_rlast => m_axi_rlast,
      m_axi_rvalid => m_axi_rvalid,
      \out\(39 downto 0) => \out\(39 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      sig_coelsc_cmd_cmplt_reg_reg => sig_coelsc_cmd_cmplt_reg_reg,
      \sig_dbeat_cntr_reg[0]\ => \sig_dbeat_cntr_reg[0]\,
      \sig_dbeat_cntr_reg[7]\ => \sig_dbeat_cntr_reg[7]\,
      \sig_dbeat_cntr_reg[7]_0\ => \sig_dbeat_cntr_reg[7]_0\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      \sig_good_mmap_dbeat10_out__0\ => \sig_good_mmap_dbeat10_out__0\,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_0,
      sig_last_dbeat_reg_1 => sig_last_dbeat_reg_1,
      sig_last_dbeat_reg_2 => sig_last_dbeat_reg_2,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_calc_error_reg_reg(0) => sig_next_calc_error_reg_reg(0),
      sig_next_sequential_reg => sig_next_sequential_reg,
      \sig_next_tag_reg[3]_i_3\ => \sig_next_tag_reg[3]_i_3\,
      \sig_next_tag_reg[3]_i_4\(2 downto 0) => \sig_next_tag_reg[3]_i_4\(2 downto 0),
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized3\ is
  port (
    m_axi_bready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_coelsc_decerr_reg0 : out STD_LOGIC;
    sig_coelsc_slverr_reg0 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    m_axi_bready_0 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \USE_SRL_FIFO.sig_rd_fifo__0\ : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized3\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized3\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized3\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(1 downto 0) => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(1 downto 0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      \USE_SRL_FIFO.sig_rd_fifo__0\ => \USE_SRL_FIFO.sig_rd_fifo__0\,
      m_axi_aclk => m_axi_aclk,
      m_axi_bready => m_axi_bready,
      m_axi_bready_0 => m_axi_bready_0,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      \out\ => \out\,
      \sig_addr_posted_cntr_reg[3]\(3 downto 0) => \sig_addr_posted_cntr_reg[3]\(3 downto 0),
      sig_coelsc_decerr_reg0 => sig_coelsc_decerr_reg0,
      sig_coelsc_slverr_reg0 => sig_coelsc_slverr_reg0,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized4\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_coelsc_interr_reg0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_wdc_statcnt_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    \USE_SRL_FIFO.sig_rd_fifo__0\ : out STD_LOGIC;
    sig_data2wsc_cmd_cmplt_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SRL_FIFO.sig_wr_fifo\ : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 0 to 6 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized4\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized4\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized4\
     port map (
      D(0) => D(0),
      E(0) => E(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[3]\ => \INFERRED_GEN.cnt_i_reg[3]\,
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => SR(0),
      \USE_SRL_FIFO.sig_rd_fifo__0\ => \USE_SRL_FIFO.sig_rd_fifo__0\,
      \USE_SRL_FIFO.sig_wr_fifo\ => \USE_SRL_FIFO.sig_wr_fifo\,
      \in\(0 to 6) => \in\(0 to 6),
      m_axi_aclk => m_axi_aclk,
      \out\(5 downto 0) => \out\(5 downto 0),
      sig_coelsc_interr_reg0 => sig_coelsc_interr_reg0,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_cmd_cmplt_reg => sig_data2wsc_cmd_cmplt_reg,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_tlast_err_stop => sig_tlast_err_stop,
      \sig_wdc_statcnt_reg[0]\(2 downto 0) => \sig_wdc_statcnt_reg[0]\(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized5\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_dqual_reg_empty_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_next_calc_error_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_ld_new_cmd_reg_reg : out STD_LOGIC;
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_next_calc_error_reg_reg_0 : out STD_LOGIC;
    sig_next_calc_error_reg_reg_1 : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_first_dbeat_reg : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    \sig_good_mmap_dbeat12_out__0\ : in STD_LOGIC;
    sig_dbeat_cntr_eq_0 : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_2 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_3 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_4 : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_next_calc_error_reg_i_5 : in STD_LOGIC;
    sig_halt_cmplt_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_halt_reg_dly3 : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_last_dbeat_reg_1 : in STD_LOGIC;
    sig_last_dbeat_reg_2 : in STD_LOGIC;
    sig_next_calc_error_reg_reg_2 : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized5\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized5\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized5\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      m_axi_rvalid => m_axi_rvalid,
      \out\(39 downto 0) => \out\(39 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_dbeat_cntr_eq_0 => sig_dbeat_cntr_eq_0,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      \sig_dbeat_cntr_reg[6]\ => \sig_dbeat_cntr_reg[6]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_empty_reg_1 => sig_dqual_reg_empty_reg_1,
      sig_dqual_reg_empty_reg_2 => sig_dqual_reg_empty_reg_2,
      sig_dqual_reg_empty_reg_3 => sig_dqual_reg_empty_reg_3,
      sig_dqual_reg_empty_reg_4 => sig_dqual_reg_empty_reg_4,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      \sig_good_mmap_dbeat12_out__0\ => \sig_good_mmap_dbeat12_out__0\,
      sig_halt_cmplt_reg(2 downto 0) => sig_halt_cmplt_reg(2 downto 0),
      sig_halt_reg => sig_halt_reg,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_0,
      sig_last_dbeat_reg_1 => sig_last_dbeat_reg_1,
      sig_last_dbeat_reg_2 => sig_last_dbeat_reg_2,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_ld_new_cmd_reg_reg => sig_ld_new_cmd_reg_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_calc_error_reg_i_5 => sig_next_calc_error_reg_i_5,
      sig_next_calc_error_reg_reg(0) => sig_next_calc_error_reg_reg(0),
      sig_next_calc_error_reg_reg_0 => sig_next_calc_error_reg_reg_0,
      sig_next_calc_error_reg_reg_1 => sig_next_calc_error_reg_reg_1,
      sig_next_calc_error_reg_reg_2(47 downto 0) => sig_next_calc_error_reg_reg_2(47 downto 0),
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 42 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_posted_to_axi_2_reg : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 41 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1\ is
  signal \sig_inhibit_rdy_n_i_1__0_n_0\ : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[0]\ => \^sig_inhibit_rdy_n_reg_0\,
      \INFERRED_GEN.cnt_i_reg[2]\ => sig_push_addr_reg1_out,
      SR(0) => SR(0),
      \in\(41 downto 0) => \in\(41 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(42 downto 0) => \out\(42 downto 0),
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_halt_reg => sig_halt_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_posted_to_axi_2_reg => sig_posted_to_axi_2_reg
    );
\sig_inhibit_rdy_n_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => \sig_inhibit_rdy_n_i_1__0_n_0\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_inhibit_rdy_n_i_1__0_n_0\,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => SR(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1_15\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done_1 : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 42 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    sig_posted_to_axi_2_reg : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 41 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1_15\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1_15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1_15\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done_1\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done_1 <= \^sig_init_done_1\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1_16\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => FIFO_Full_reg_0,
      \INFERRED_GEN.cnt_i_reg[0]\ => \^sig_inhibit_rdy_n_reg_0\,
      SR(0) => SR(0),
      \in\(41 downto 0) => \in\(41 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(42 downto 0) => \out\(42 downto 0),
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_posted_to_axi_2_reg => sig_posted_to_axi_2_reg,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done_1\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => SR(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done_1\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done_2 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_push_dqual_reg : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_1 : out STD_LOGIC;
    sig_next_calc_error_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    sig_coelsc_cmd_cmplt_reg_reg : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_first_dbeat_reg : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    \sig_good_mmap_dbeat10_out__0\ : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[7]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]_0\ : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    \sig_next_tag_reg[3]_i_3\ : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    \sig_next_tag_reg[3]_i_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_last_dbeat_reg_1 : in STD_LOGIC;
    sig_last_dbeat_reg_2 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_1\ : STD_LOGIC;
  signal \^sig_init_done_2\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_1 <= \^sig_inhibit_rdy_n_reg_1\;
  sig_init_done_2 <= \^sig_init_done_2\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[0]\ => \^sig_inhibit_rdy_n_reg_1\,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      \in\(47 downto 0) => \in\(47 downto 0),
      m_axi_aclk => m_axi_aclk,
      m_axi_rlast => m_axi_rlast,
      m_axi_rvalid => m_axi_rvalid,
      \out\(39 downto 0) => \out\(39 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      sig_coelsc_cmd_cmplt_reg_reg => sig_coelsc_cmd_cmplt_reg_reg,
      \sig_dbeat_cntr_reg[0]\ => \sig_dbeat_cntr_reg[0]\,
      \sig_dbeat_cntr_reg[7]\ => \sig_dbeat_cntr_reg[7]\,
      \sig_dbeat_cntr_reg[7]_0\ => \sig_dbeat_cntr_reg[7]_0\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_push_dqual_reg,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      \sig_good_mmap_dbeat10_out__0\ => \sig_good_mmap_dbeat10_out__0\,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg_0,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_0,
      sig_last_dbeat_reg_1 => sig_last_dbeat_reg_1,
      sig_last_dbeat_reg_2 => sig_last_dbeat_reg_2,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_calc_error_reg_reg(0) => sig_next_calc_error_reg_reg(0),
      sig_next_sequential_reg => sig_next_sequential_reg,
      \sig_next_tag_reg[3]_i_3\ => \sig_next_tag_reg[3]_i_3\,
      \sig_next_tag_reg[3]_i_4\(2 downto 0) => \sig_next_tag_reg[3]_i_4\(2 downto 0),
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done_2\,
      I1 => \^sig_inhibit_rdy_n_reg_1\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_1\,
      R => SR(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done_2\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized3\ is
  port (
    sig_init_done : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_coelsc_decerr_reg0 : out STD_LOGIC;
    sig_coelsc_slverr_reg0 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    m_axi_bready_0 : in STD_LOGIC;
    \USE_SRL_FIFO.sig_rd_fifo__0\ : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized3\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized3\ is
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized3\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(1 downto 0) => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(1 downto 0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      \USE_SRL_FIFO.sig_rd_fifo__0\ => \USE_SRL_FIFO.sig_rd_fifo__0\,
      m_axi_aclk => m_axi_aclk,
      m_axi_bready => m_axi_bready,
      m_axi_bready_0 => m_axi_bready_0,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      \out\ => \out\,
      \sig_addr_posted_cntr_reg[3]\(3 downto 0) => \sig_addr_posted_cntr_reg[3]\(3 downto 0),
      sig_coelsc_decerr_reg0 => sig_coelsc_decerr_reg0,
      sig_coelsc_slverr_reg0 => sig_coelsc_slverr_reg0,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => sig_inhibit_rdy_n,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => sig_inhibit_rdy_n,
      R => SR(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized4\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    sig_coelsc_interr_reg0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_wdc_statcnt_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_inhibit_rdy_n_reg_1 : out STD_LOGIC;
    \USE_SRL_FIFO.sig_rd_fifo__0\ : out STD_LOGIC;
    sig_data2wsc_cmd_cmplt_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SRL_FIFO.sig_wr_fifo\ : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 0 to 6 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized4\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized4\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done_0\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done_0 <= \^sig_init_done_0\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized4\
     port map (
      D(0) => D(0),
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg,
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      \INFERRED_GEN.cnt_i_reg[0]\ => \^sig_inhibit_rdy_n_reg_0\,
      \INFERRED_GEN.cnt_i_reg[3]\ => sig_push_coelsc_reg,
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => SR(0),
      \USE_SRL_FIFO.sig_rd_fifo__0\ => \USE_SRL_FIFO.sig_rd_fifo__0\,
      \USE_SRL_FIFO.sig_wr_fifo\ => \USE_SRL_FIFO.sig_wr_fifo\,
      \in\(0 to 6) => \in\(0 to 6),
      m_axi_aclk => m_axi_aclk,
      \out\(5 downto 0) => \out\(5 downto 0),
      sig_coelsc_interr_reg0 => sig_coelsc_interr_reg0,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_cmd_cmplt_reg => sig_data2wsc_cmd_cmplt_reg,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg_1,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_tlast_err_stop => sig_tlast_err_stop,
      \sig_wdc_statcnt_reg[0]\(2 downto 0) => \sig_wdc_statcnt_reg[0]\(2 downto 0)
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done_0\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => SR(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized5\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_push_dqual_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_next_calc_error_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_ld_new_cmd_reg_reg : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_next_calc_error_reg_reg_0 : out STD_LOGIC;
    sig_next_calc_error_reg_reg_1 : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_first_dbeat_reg : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    \sig_good_mmap_dbeat12_out__0\ : in STD_LOGIC;
    sig_dbeat_cntr_eq_0 : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_2 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_3 : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_next_calc_error_reg_i_5 : in STD_LOGIC;
    sig_halt_cmplt_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_halt_reg_dly3 : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_last_dbeat_reg_1 : in STD_LOGIC;
    sig_last_dbeat_reg_2 : in STD_LOGIC;
    sig_next_calc_error_reg_reg_2 : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized5\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized5\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_1\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_1 <= \^sig_inhibit_rdy_n_reg_1\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized5\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[0]\ => \^sig_inhibit_rdy_n_reg_1\,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      m_axi_rvalid => m_axi_rvalid,
      \out\(39 downto 0) => \out\(39 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_dbeat_cntr_eq_0 => sig_dbeat_cntr_eq_0,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      \sig_dbeat_cntr_reg[6]\ => \sig_dbeat_cntr_reg[6]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_push_dqual_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_1 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_empty_reg_2 => sig_dqual_reg_empty_reg_1,
      sig_dqual_reg_empty_reg_3 => sig_dqual_reg_empty_reg_2,
      sig_dqual_reg_empty_reg_4 => sig_dqual_reg_empty_reg_3,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      \sig_good_mmap_dbeat12_out__0\ => \sig_good_mmap_dbeat12_out__0\,
      sig_halt_cmplt_reg(2 downto 0) => sig_halt_cmplt_reg(2 downto 0),
      sig_halt_reg => sig_halt_reg,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg_0,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_0,
      sig_last_dbeat_reg_1 => sig_last_dbeat_reg_1,
      sig_last_dbeat_reg_2 => sig_last_dbeat_reg_2,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_ld_new_cmd_reg_reg => sig_ld_new_cmd_reg_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_calc_error_reg_i_5 => sig_next_calc_error_reg_i_5,
      sig_next_calc_error_reg_reg(0) => sig_next_calc_error_reg_reg(0),
      sig_next_calc_error_reg_reg_0 => sig_next_calc_error_reg_reg_0,
      sig_next_calc_error_reg_reg_1 => sig_next_calc_error_reg_reg_1,
      sig_next_calc_error_reg_reg_2(47 downto 0) => sig_next_calc_error_reg_reg_2(47 downto 0),
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_1\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_1\,
      R => SR(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized1\ is
  port (
    sig_init_done_3 : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \m_axi_sg_bresp[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_bready : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized1\ : entity is "axi_sg_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized1\ is
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_init_done_3\ : STD_LOGIC;
begin
  sig_init_done_3 <= \^sig_init_done_3\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f
     port map (
      D(1 downto 0) => D(1 downto 0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[2]\(0) => \INFERRED_GEN.cnt_i_reg[2]\(0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      \m_axi_sg_bresp[1]\(0) => \m_axi_sg_bresp[1]\(0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      \out\(0) => \out\(0),
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done_3\,
      I1 => sig_inhibit_rdy_n,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => sig_inhibit_rdy_n,
      R => SR(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done_3\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized2\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done_4 : out STD_LOGIC;
    sig_push_coelsc_reg : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_coelsc_interr_reg0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_wdc_statcnt_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_1 : out STD_LOGIC;
    sig_data2wsc_cmd_cmplt_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_wdc_statcnt_reg[0]\ : in STD_LOGIC;
    \sig_wdc_statcnt_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized2\ : entity is "axi_sg_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized2\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done_4\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done_4 <= \^sig_init_done_4\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg,
      \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      \INFERRED_GEN.cnt_i_reg[0]\ => \^sig_inhibit_rdy_n_reg_0\,
      \INFERRED_GEN.cnt_i_reg[2]\ => sig_push_coelsc_reg,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]\,
      Q(0) => Q(0),
      SR(0) => SR(0),
      \in\(2 downto 0) => \in\(2 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(1 downto 0) => \out\(1 downto 0),
      sig_coelsc_interr_reg0 => sig_coelsc_interr_reg0,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_cmd_cmplt_reg => sig_data2wsc_cmd_cmplt_reg,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg_1,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_tlast_err_stop => sig_tlast_err_stop,
      \sig_wdc_statcnt_reg[0]\ => \sig_wdc_statcnt_reg[0]\,
      \sig_wdc_statcnt_reg[1]\(2 downto 0) => \sig_wdc_statcnt_reg[1]\(2 downto 0),
      \sig_wdc_statcnt_reg[2]\(1 downto 0) => \sig_wdc_statcnt_reg[2]\(1 downto 0)
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done_4\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => SR(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done_4\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl is
  port (
    \out\ : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    sig_addr_reg_empty : out STD_LOGIC;
    sig_addr2rsc_calc_error : out STD_LOGIC;
    m_axi_arsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    sig_init_done_1 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_posted_to_axi_2_reg_0 : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    sig_addr_valid_reg_reg_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 41 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4\ : STD_LOGIC;
  signal \^sig_addr2rsc_calc_error\ : STD_LOGIC;
  signal \^sig_addr_reg_empty\ : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal sig_aq_fifo_data_out : STD_LOGIC_VECTOR ( 50 downto 4 );
  signal sig_next_addr_reg0 : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  signal sig_push_addr_reg1_out : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  \out\ <= sig_posted_to_axi;
  sig_addr2rsc_calc_error <= \^sig_addr2rsc_calc_error\;
  sig_addr_reg_empty <= \^sig_addr_reg_empty\;
\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1_15\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => \^sig_addr_reg_empty\,
      SR(0) => SR(0),
      \in\(41 downto 0) => \in\(41 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(42) => sig_aq_fifo_data_out(50),
      \out\(41 downto 40) => sig_aq_fifo_data_out(47 downto 46),
      \out\(39 downto 0) => sig_aq_fifo_data_out(43 downto 4),
      sig_calc_error_reg_reg => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4\,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done_1 => sig_init_done_1,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_posted_to_axi_2_reg => sig_posted_to_axi_2_reg_0,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => \^sig_addr_reg_empty\,
      S => sig_next_addr_reg0
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_push_addr_reg1_out,
      Q => sig_addr_reg_full,
      R => sig_next_addr_reg0
    );
sig_addr_valid_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => m_axi_arready,
      I1 => sig_addr_reg_full,
      I2 => \^sig_addr2rsc_calc_error\,
      I3 => sig_addr_valid_reg_reg_0,
      O => sig_next_addr_reg0
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4\,
      Q => m_axi_arvalid,
      R => sig_next_addr_reg0
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(50),
      Q => \^sig_addr2rsc_calc_error\,
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(4),
      Q => m_axi_araddr(0),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(14),
      Q => m_axi_araddr(10),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(15),
      Q => m_axi_araddr(11),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(16),
      Q => m_axi_araddr(12),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(17),
      Q => m_axi_araddr(13),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(18),
      Q => m_axi_araddr(14),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(19),
      Q => m_axi_araddr(15),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(20),
      Q => m_axi_araddr(16),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(21),
      Q => m_axi_araddr(17),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(22),
      Q => m_axi_araddr(18),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(23),
      Q => m_axi_araddr(19),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(5),
      Q => m_axi_araddr(1),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(24),
      Q => m_axi_araddr(20),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(25),
      Q => m_axi_araddr(21),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(26),
      Q => m_axi_araddr(22),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(27),
      Q => m_axi_araddr(23),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(28),
      Q => m_axi_araddr(24),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(29),
      Q => m_axi_araddr(25),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(30),
      Q => m_axi_araddr(26),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(31),
      Q => m_axi_araddr(27),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(32),
      Q => m_axi_araddr(28),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(33),
      Q => m_axi_araddr(29),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(6),
      Q => m_axi_araddr(2),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(34),
      Q => m_axi_araddr(30),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(35),
      Q => m_axi_araddr(31),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(7),
      Q => m_axi_araddr(3),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(8),
      Q => m_axi_araddr(4),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(9),
      Q => m_axi_araddr(5),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(10),
      Q => m_axi_araddr(6),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(11),
      Q => m_axi_araddr(7),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(12),
      Q => m_axi_araddr(8),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(13),
      Q => m_axi_araddr(9),
      R => sig_next_addr_reg0
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(47),
      Q => m_axi_arburst(0),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(36),
      Q => m_axi_arlen(0),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(37),
      Q => m_axi_arlen(1),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(38),
      Q => m_axi_arlen(2),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(39),
      Q => m_axi_arlen(3),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(40),
      Q => m_axi_arlen(4),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(41),
      Q => m_axi_arlen(5),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(42),
      Q => m_axi_arlen(6),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(43),
      Q => m_axi_arlen(7),
      R => sig_next_addr_reg0
    );
\sig_next_size_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(46),
      Q => m_axi_arsize(0),
      R => sig_next_addr_reg0
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_push_addr_reg1_out,
      Q => sig_posted_to_axi_2,
      R => SR(0)
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_push_addr_reg1_out,
      Q => sig_posted_to_axi,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    m_axi_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_calc_error_reg_reg_0 : out STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_posted_to_axi_2_reg_0 : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awready : in STD_LOGIC;
    sig_addr_valid_reg_reg_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 41 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl__parameterized0\ : entity is "axi_datamover_addr_cntl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl__parameterized0\ is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4\ : STD_LOGIC;
  signal sig_addr2wsc_calc_error : STD_LOGIC;
  signal sig_addr_reg_empty : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal sig_aq_fifo_data_out : STD_LOGIC_VECTOR ( 50 downto 4 );
  signal sig_next_addr_reg0 : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  signal sig_push_addr_reg1_out : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  \out\ <= sig_posted_to_axi;
\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      SR(0) => SR(0),
      \in\(41 downto 0) => \in\(41 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(42) => sig_aq_fifo_data_out(50),
      \out\(41 downto 40) => sig_aq_fifo_data_out(47 downto 46),
      \out\(39 downto 0) => sig_aq_fifo_data_out(43 downto 4),
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_calc_error_reg_reg => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4\,
      sig_halt_reg => sig_halt_reg,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_posted_to_axi_2_reg => sig_posted_to_axi_2_reg_0,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => sig_addr_reg_empty,
      S => sig_next_addr_reg0
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_push_addr_reg1_out,
      Q => sig_addr_reg_full,
      R => sig_next_addr_reg0
    );
\sig_addr_valid_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => m_axi_awready,
      I1 => sig_addr_reg_full,
      I2 => sig_addr2wsc_calc_error,
      I3 => sig_addr_valid_reg_reg_0,
      O => sig_next_addr_reg0
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4\,
      Q => m_axi_awvalid,
      R => sig_next_addr_reg0
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(50),
      Q => sig_addr2wsc_calc_error,
      R => sig_next_addr_reg0
    );
\sig_halt_cmplt_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"676767FF"
    )
        port map (
      I0 => sig_addr2wsc_calc_error,
      I1 => Q(0),
      I2 => sig_addr_reg_empty,
      I3 => sig_halt_reg,
      I4 => sig_posted_to_axi_2_reg_0,
      O => sig_calc_error_reg_reg_0
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(4),
      Q => m_axi_awaddr(0),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(14),
      Q => m_axi_awaddr(10),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(15),
      Q => m_axi_awaddr(11),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(16),
      Q => m_axi_awaddr(12),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(17),
      Q => m_axi_awaddr(13),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(18),
      Q => m_axi_awaddr(14),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(19),
      Q => m_axi_awaddr(15),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(20),
      Q => m_axi_awaddr(16),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(21),
      Q => m_axi_awaddr(17),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(22),
      Q => m_axi_awaddr(18),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(23),
      Q => m_axi_awaddr(19),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(5),
      Q => m_axi_awaddr(1),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(24),
      Q => m_axi_awaddr(20),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(25),
      Q => m_axi_awaddr(21),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(26),
      Q => m_axi_awaddr(22),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(27),
      Q => m_axi_awaddr(23),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(28),
      Q => m_axi_awaddr(24),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(29),
      Q => m_axi_awaddr(25),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(30),
      Q => m_axi_awaddr(26),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(31),
      Q => m_axi_awaddr(27),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(32),
      Q => m_axi_awaddr(28),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(33),
      Q => m_axi_awaddr(29),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(6),
      Q => m_axi_awaddr(2),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(34),
      Q => m_axi_awaddr(30),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(35),
      Q => m_axi_awaddr(31),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(7),
      Q => m_axi_awaddr(3),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(8),
      Q => m_axi_awaddr(4),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(9),
      Q => m_axi_awaddr(5),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(10),
      Q => m_axi_awaddr(6),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(11),
      Q => m_axi_awaddr(7),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(12),
      Q => m_axi_awaddr(8),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(13),
      Q => m_axi_awaddr(9),
      R => sig_next_addr_reg0
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(47),
      Q => m_axi_awburst(0),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(36),
      Q => m_axi_awlen(0),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(37),
      Q => m_axi_awlen(1),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(38),
      Q => m_axi_awlen(2),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(39),
      Q => m_axi_awlen(3),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(40),
      Q => m_axi_awlen(4),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(41),
      Q => m_axi_awlen(5),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(42),
      Q => m_axi_awlen(6),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(43),
      Q => m_axi_awlen(7),
      R => sig_next_addr_reg0
    );
\sig_next_size_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(46),
      Q => m_axi_awsize(0),
      R => sig_next_addr_reg0
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_push_addr_reg1_out,
      Q => sig_posted_to_axi_2,
      R => SR(0)
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_push_addr_reg1_out,
      Q => sig_posted_to_axi,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rddata_cntl is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_coelsc_cmd_cmplt_reg_reg_0 : out STD_LOGIC;
    sig_halt_reg_reg_0 : out STD_LOGIC;
    sig_halt_reg_dly3 : out STD_LOGIC;
    sig_data2rsc_calc_err : out STD_LOGIC;
    sig_data2rsc_slverr : out STD_LOGIC;
    sig_init_done_2 : out STD_LOGIC;
    \sig_dbeat_cntr_reg[1]_0\ : out STD_LOGIC;
    sig_rd_sts_decerr_reg0 : out STD_LOGIC;
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_coelsc_cmd_cmplt_reg_reg_1 : out STD_LOGIC;
    sig_halt_reg_reg_1 : out STD_LOGIC;
    sig_next_calc_error_reg_reg_0 : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[0]_0\ : out STD_LOGIC;
    sig_next_eof_reg_reg_0 : out STD_LOGIC;
    \sig_next_strt_strb_reg_reg[6]_0\ : out STD_LOGIC;
    sig_push_rd_sts_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_last_mmap_dbeat : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    \sig_good_mmap_dbeat10_out__0\ : in STD_LOGIC;
    sig_rd_sts_decerr_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_next_eof_reg : in STD_LOGIC;
    sig_data2wsc_last_err_reg : in STD_LOGIC;
    sig_data2wsc_cmd_cmplt_i_6_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sig_rsc2data_ready : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    sig_rst2all_stop_request : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rddata_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rddata_cntl is
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_42\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_47\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_48\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_49\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_50\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_51\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_52\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_53\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_54\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_56\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_58\ : STD_LOGIC;
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_addr_posted_cntr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_2__1_n_0\ : STD_LOGIC;
  signal sig_clr_dqual_reg : STD_LOGIC;
  signal sig_cmd_cmplt_last_dbeat : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 52 downto 0 );
  signal \^sig_coelsc_cmd_cmplt_reg_reg_0\ : STD_LOGIC;
  signal sig_coelsc_decerr_reg0 : STD_LOGIC;
  signal sig_coelsc_interr_reg0 : STD_LOGIC;
  signal sig_coelsc_slverr_reg0 : STD_LOGIC;
  signal sig_coelsc_tag_reg0 : STD_LOGIC;
  signal \^sig_data2rsc_calc_err\ : STD_LOGIC;
  signal sig_data2rsc_decerr : STD_LOGIC;
  signal \^sig_data2rsc_slverr\ : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt_i_11_n_0 : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt_i_12_n_0 : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt_i_13_n_0 : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt_i_14_n_0 : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt_i_15_n_0 : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt_i_16_n_0 : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt_i_17_n_0 : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt_i_18_n_0 : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt_i_19_n_0 : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt_i_20_n_0 : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt_i_21_n_0 : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt_i_22_n_0 : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt_i_23_n_0 : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt_i_24_n_0 : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt_i_25_n_0 : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt_i_6_n_0 : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt_i_7_n_0 : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt_i_8_n_0 : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt_i_9_n_0 : STD_LOGIC;
  signal sig_dbeat_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_dbeat_cntr[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_6_n_0\ : STD_LOGIC;
  signal \^sig_dbeat_cntr_reg[1]_0\ : STD_LOGIC;
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal sig_first_dbeat : STD_LOGIC;
  signal sig_halt_reg_dly1 : STD_LOGIC;
  signal sig_halt_reg_dly2 : STD_LOGIC;
  signal sig_halt_reg_i_1_n_0 : STD_LOGIC;
  signal \^sig_halt_reg_reg_0\ : STD_LOGIC;
  signal sig_last_dbeat_i_3_n_0 : STD_LOGIC;
  signal sig_last_dbeat_reg_n_0 : STD_LOGIC;
  signal sig_last_mmap_dbeat_reg_reg_n_0 : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal \^sig_next_calc_error_reg_reg_0\ : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal sig_next_eof_reg_0 : STD_LOGIC;
  signal sig_next_last_strb_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_next_sequential_reg : STD_LOGIC;
  signal sig_next_strt_strb_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_next_tag_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_push_dqual_reg : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of m_axi_rready_INST_0_i_1 : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_2__1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of sig_coelsc_cmd_cmplt_reg_i_1 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \sig_coelsc_decerr_reg_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of sig_coelsc_interr_reg_i_1 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \sig_coelsc_slverr_reg_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of sig_data2wsc_cmd_cmplt_i_4 : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_3__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_5\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_6\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of sig_first_dbeat_i_3 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \sig_halt_cmplt_i_2__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of sig_halt_reg_i_1 : label is "soft_lutpair89";
begin
  sig_coelsc_cmd_cmplt_reg_reg_0 <= \^sig_coelsc_cmd_cmplt_reg_reg_0\;
  sig_data2rsc_calc_err <= \^sig_data2rsc_calc_err\;
  sig_data2rsc_slverr <= \^sig_data2rsc_slverr\;
  \sig_dbeat_cntr_reg[1]_0\ <= \^sig_dbeat_cntr_reg[1]_0\;
  sig_halt_reg_reg_0 <= \^sig_halt_reg_reg_0\;
  sig_next_calc_error_reg_reg_0 <= \^sig_next_calc_error_reg_reg_0\;
\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2\
     port map (
      D(7) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_48\,
      D(6) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_49\,
      D(5) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_50\,
      D(4) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_51\,
      D(3) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_52\,
      D(2) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_53\,
      D(1) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_54\,
      D(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\,
      E(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_47\,
      FIFO_Full_reg => FIFO_Full_reg,
      Q(7 downto 0) => sig_dbeat_cntr(7 downto 0),
      SR(0) => SR(0),
      \in\(47 downto 0) => \in\(47 downto 0),
      m_axi_aclk => m_axi_aclk,
      m_axi_rlast => m_axi_rlast,
      m_axi_rvalid => m_axi_rvalid,
      \out\(39 downto 36) => sig_cmd_fifo_data_out(52 downto 49),
      \out\(35 downto 4) => sig_cmd_fifo_data_out(47 downto 16),
      \out\(3 downto 0) => sig_cmd_fifo_data_out(3 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_42\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_56\,
      sig_coelsc_cmd_cmplt_reg_reg => sig_coelsc_cmd_cmplt_reg_reg_1,
      \sig_dbeat_cntr_reg[0]\ => \sig_dbeat_cntr[7]_i_3__0_n_0\,
      \sig_dbeat_cntr_reg[7]\ => \sig_dbeat_cntr[7]_i_4_n_0\,
      \sig_dbeat_cntr_reg[7]_0\ => \sig_dbeat_cntr[7]_i_5_n_0\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => sig_first_dbeat_reg_0,
      sig_first_dbeat_reg_0 => \^sig_dbeat_cntr_reg[1]_0\,
      \sig_good_mmap_dbeat10_out__0\ => \sig_good_mmap_dbeat10_out__0\,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n_reg,
      sig_inhibit_rdy_n_reg_1 => sig_inhibit_rdy_n,
      sig_init_done_2 => sig_init_done_2,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_last_dbeat_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_58\,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_n_0,
      sig_last_dbeat_reg_1 => sig_last_dbeat_i_3_n_0,
      sig_last_dbeat_reg_2 => sig_last_dbeat_reg_0,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_calc_error_reg_reg(0) => sig_clr_dqual_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      \sig_next_tag_reg[3]_i_3\ => \^sig_coelsc_cmd_cmplt_reg_reg_0\,
      \sig_next_tag_reg[3]_i_4\(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_push_dqual_reg => sig_push_dqual_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
m_axi_rready_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABFFFF"
    )
        port map (
      I0 => sig_next_calc_error_reg,
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(0),
      I4 => sig_dqual_reg_full,
      O => \^sig_next_calc_error_reg_reg_0\
    );
\sig_addr_posted_cntr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_addr_posted_cntr(0),
      O => \sig_addr_posted_cntr[0]_i_1__1_n_0\
    );
\sig_addr_posted_cntr[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA9A6565"
    )
        port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_last_mmap_dbeat_reg_reg_n_0,
      I2 => \out\,
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_addr_posted_cntr(0),
      O => \sig_addr_posted_cntr[1]_i_1__0_n_0\
    );
\sig_addr_posted_cntr[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FE7F00"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(1),
      I3 => \out\,
      I4 => sig_last_mmap_dbeat_reg_reg_n_0,
      O => \sig_addr_posted_cntr[2]_i_1__1_n_0\
    );
\sig_addr_posted_cntr[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBA2045"
    )
        port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_last_mmap_dbeat_reg_reg_n_0,
      I2 => \out\,
      I3 => sig_addr_posted_cntr(0),
      I4 => sig_addr_posted_cntr(2),
      O => \sig_addr_posted_cntr[2]_i_2__1_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1__1_n_0\,
      D => \sig_addr_posted_cntr[0]_i_1__1_n_0\,
      Q => sig_addr_posted_cntr(0),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1__1_n_0\,
      D => \sig_addr_posted_cntr[1]_i_1__0_n_0\,
      Q => sig_addr_posted_cntr(1),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1__1_n_0\,
      D => \sig_addr_posted_cntr[2]_i_2__1_n_0\,
      Q => sig_addr_posted_cntr(2),
      R => SR(0)
    );
sig_coelsc_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => sig_next_cmd_cmplt_reg,
      I1 => m_axi_rlast,
      I2 => sig_next_calc_error_reg,
      O => sig_cmd_cmplt_last_dbeat
    );
sig_coelsc_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_cmd_cmplt_last_dbeat,
      Q => \^sig_coelsc_cmd_cmplt_reg_reg_0\,
      R => sig_coelsc_tag_reg0
    );
\sig_coelsc_decerr_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => m_axi_rresp(0),
      I1 => m_axi_rresp(1),
      I2 => m_axi_rvalid,
      I3 => sig_data2rsc_decerr,
      O => sig_coelsc_decerr_reg0
    );
sig_coelsc_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_decerr_reg0,
      Q => sig_data2rsc_decerr,
      R => sig_coelsc_tag_reg0
    );
sig_coelsc_interr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_next_calc_error_reg,
      I1 => \^sig_data2rsc_calc_err\,
      O => sig_coelsc_interr_reg0
    );
sig_coelsc_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_interr_reg0,
      Q => \^sig_data2rsc_calc_err\,
      R => sig_coelsc_tag_reg0
    );
\sig_coelsc_slverr_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => m_axi_rresp(0),
      I1 => m_axi_rresp(1),
      I2 => m_axi_rvalid,
      I3 => \^sig_data2rsc_slverr\,
      O => sig_coelsc_slverr_reg0
    );
sig_coelsc_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_slverr_reg0,
      Q => \^sig_data2rsc_slverr\,
      R => sig_coelsc_tag_reg0
    );
\sig_coelsc_tag_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7000FFFF"
    )
        port map (
      I0 => sig_ld_new_cmd_reg,
      I1 => sig_next_calc_error_reg,
      I2 => sig_rsc2data_ready,
      I3 => \^sig_coelsc_cmd_cmplt_reg_reg_0\,
      I4 => sig_first_dbeat_reg_0,
      O => sig_coelsc_tag_reg0
    );
\sig_coelsc_tag_reg[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^sig_coelsc_cmd_cmplt_reg_reg_0\,
      I1 => \sig_good_mmap_dbeat10_out__0\,
      I2 => sig_next_calc_error_reg,
      I3 => sig_ld_new_cmd_reg,
      O => sig_push_coelsc_reg
    );
\sig_coelsc_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_next_tag_reg(0),
      Q => Q(0),
      R => sig_coelsc_tag_reg0
    );
\sig_coelsc_tag_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_next_tag_reg(1),
      Q => Q(1),
      R => sig_coelsc_tag_reg0
    );
\sig_coelsc_tag_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_next_tag_reg(2),
      Q => Q(2),
      R => sig_coelsc_tag_reg0
    );
\sig_coelsc_tag_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_next_tag_reg(3),
      Q => Q(3),
      R => sig_coelsc_tag_reg0
    );
sig_data2wsc_cmd_cmplt_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555656A55556565"
    )
        port map (
      I0 => sig_data2wsc_cmd_cmplt_i_6_0(10),
      I1 => sig_next_strt_strb_reg(10),
      I2 => sig_first_dbeat,
      I3 => sig_next_last_strb_reg(10),
      I4 => \^sig_halt_reg_reg_0\,
      I5 => sig_last_dbeat_reg_n_0,
      O => sig_data2wsc_cmd_cmplt_i_11_n_0
    );
sig_data2wsc_cmd_cmplt_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555656A55556565"
    )
        port map (
      I0 => sig_data2wsc_cmd_cmplt_i_6_0(9),
      I1 => sig_next_strt_strb_reg(9),
      I2 => sig_first_dbeat,
      I3 => sig_next_last_strb_reg(9),
      I4 => \^sig_halt_reg_reg_0\,
      I5 => sig_last_dbeat_reg_n_0,
      O => sig_data2wsc_cmd_cmplt_i_12_n_0
    );
sig_data2wsc_cmd_cmplt_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004744FFFFB8BB"
    )
        port map (
      I0 => sig_next_strt_strb_reg(15),
      I1 => sig_first_dbeat,
      I2 => sig_next_last_strb_reg(15),
      I3 => sig_last_dbeat_reg_n_0,
      I4 => \^sig_halt_reg_reg_0\,
      I5 => sig_data2wsc_cmd_cmplt_i_6_0(15),
      O => sig_data2wsc_cmd_cmplt_i_13_n_0
    );
sig_data2wsc_cmd_cmplt_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555656A55556565"
    )
        port map (
      I0 => sig_data2wsc_cmd_cmplt_i_6_0(11),
      I1 => sig_next_strt_strb_reg(11),
      I2 => sig_first_dbeat,
      I3 => sig_next_last_strb_reg(11),
      I4 => \^sig_halt_reg_reg_0\,
      I5 => sig_last_dbeat_reg_n_0,
      O => sig_data2wsc_cmd_cmplt_i_14_n_0
    );
sig_data2wsc_cmd_cmplt_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555656A55556565"
    )
        port map (
      I0 => sig_data2wsc_cmd_cmplt_i_6_0(1),
      I1 => sig_next_strt_strb_reg(1),
      I2 => sig_first_dbeat,
      I3 => sig_next_last_strb_reg(1),
      I4 => \^sig_halt_reg_reg_0\,
      I5 => sig_last_dbeat_reg_n_0,
      O => sig_data2wsc_cmd_cmplt_i_15_n_0
    );
sig_data2wsc_cmd_cmplt_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555656A55556565"
    )
        port map (
      I0 => sig_data2wsc_cmd_cmplt_i_6_0(0),
      I1 => sig_next_strt_strb_reg(0),
      I2 => sig_first_dbeat,
      I3 => sig_next_last_strb_reg(0),
      I4 => \^sig_halt_reg_reg_0\,
      I5 => sig_last_dbeat_reg_n_0,
      O => sig_data2wsc_cmd_cmplt_i_16_n_0
    );
sig_data2wsc_cmd_cmplt_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555656A55556565"
    )
        port map (
      I0 => sig_data2wsc_cmd_cmplt_i_6_0(3),
      I1 => sig_next_strt_strb_reg(3),
      I2 => sig_first_dbeat,
      I3 => sig_next_last_strb_reg(3),
      I4 => \^sig_halt_reg_reg_0\,
      I5 => sig_last_dbeat_reg_n_0,
      O => sig_data2wsc_cmd_cmplt_i_17_n_0
    );
sig_data2wsc_cmd_cmplt_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555656A55556565"
    )
        port map (
      I0 => sig_data2wsc_cmd_cmplt_i_6_0(2),
      I1 => sig_next_strt_strb_reg(2),
      I2 => sig_first_dbeat,
      I3 => sig_next_last_strb_reg(2),
      I4 => \^sig_halt_reg_reg_0\,
      I5 => sig_last_dbeat_reg_n_0,
      O => sig_data2wsc_cmd_cmplt_i_18_n_0
    );
sig_data2wsc_cmd_cmplt_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555656A55556565"
    )
        port map (
      I0 => sig_data2wsc_cmd_cmplt_i_6_0(12),
      I1 => sig_next_strt_strb_reg(12),
      I2 => sig_first_dbeat,
      I3 => sig_next_last_strb_reg(12),
      I4 => \^sig_halt_reg_reg_0\,
      I5 => sig_last_dbeat_reg_n_0,
      O => sig_data2wsc_cmd_cmplt_i_19_n_0
    );
sig_data2wsc_cmd_cmplt_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555656A55556565"
    )
        port map (
      I0 => sig_data2wsc_cmd_cmplt_i_6_0(14),
      I1 => sig_next_strt_strb_reg(14),
      I2 => sig_first_dbeat,
      I3 => sig_next_last_strb_reg(14),
      I4 => \^sig_halt_reg_reg_0\,
      I5 => sig_last_dbeat_reg_n_0,
      O => sig_data2wsc_cmd_cmplt_i_20_n_0
    );
sig_data2wsc_cmd_cmplt_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004744FFFFB8BB"
    )
        port map (
      I0 => sig_next_strt_strb_reg(7),
      I1 => sig_first_dbeat,
      I2 => sig_next_last_strb_reg(7),
      I3 => sig_last_dbeat_reg_n_0,
      I4 => \^sig_halt_reg_reg_0\,
      I5 => sig_data2wsc_cmd_cmplt_i_6_0(7),
      O => sig_data2wsc_cmd_cmplt_i_21_n_0
    );
sig_data2wsc_cmd_cmplt_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004744FFFFB8BB"
    )
        port map (
      I0 => sig_next_strt_strb_reg(8),
      I1 => sig_first_dbeat,
      I2 => sig_next_last_strb_reg(8),
      I3 => sig_last_dbeat_reg_n_0,
      I4 => \^sig_halt_reg_reg_0\,
      I5 => sig_data2wsc_cmd_cmplt_i_6_0(8),
      O => sig_data2wsc_cmd_cmplt_i_22_n_0
    );
sig_data2wsc_cmd_cmplt_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555656A55556565"
    )
        port map (
      I0 => sig_data2wsc_cmd_cmplt_i_6_0(13),
      I1 => sig_next_strt_strb_reg(13),
      I2 => sig_first_dbeat,
      I3 => sig_next_last_strb_reg(13),
      I4 => \^sig_halt_reg_reg_0\,
      I5 => sig_last_dbeat_reg_n_0,
      O => sig_data2wsc_cmd_cmplt_i_23_n_0
    );
sig_data2wsc_cmd_cmplt_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_first_dbeat,
      I2 => \^sig_halt_reg_reg_0\,
      O => sig_data2wsc_cmd_cmplt_i_24_n_0
    );
sig_data2wsc_cmd_cmplt_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555656A55556565"
    )
        port map (
      I0 => sig_data2wsc_cmd_cmplt_i_6_0(5),
      I1 => sig_next_strt_strb_reg(5),
      I2 => sig_first_dbeat,
      I3 => sig_next_last_strb_reg(5),
      I4 => \^sig_halt_reg_reg_0\,
      I5 => sig_last_dbeat_reg_n_0,
      O => sig_data2wsc_cmd_cmplt_i_25_n_0
    );
sig_data2wsc_cmd_cmplt_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004744FFFFB8BB"
    )
        port map (
      I0 => sig_next_strt_strb_reg(6),
      I1 => sig_first_dbeat,
      I2 => sig_next_last_strb_reg(6),
      I3 => sig_last_dbeat_reg_n_0,
      I4 => \^sig_halt_reg_reg_0\,
      I5 => sig_data2wsc_cmd_cmplt_i_6_0(6),
      O => \sig_next_strt_strb_reg_reg[6]_0\
    );
sig_data2wsc_cmd_cmplt_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => sig_data2wsc_cmd_cmplt_i_6_n_0,
      I1 => sig_data2wsc_cmd_cmplt_i_7_n_0,
      I2 => sig_data2wsc_cmd_cmplt_i_8_n_0,
      I3 => sig_data2wsc_cmd_cmplt_i_9_n_0,
      I4 => sig_next_eof_reg,
      I5 => sig_data2wsc_last_err_reg,
      O => sig_next_eof_reg_reg_0
    );
sig_data2wsc_cmd_cmplt_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^sig_next_calc_error_reg_reg_0\,
      I1 => \^sig_halt_reg_reg_0\,
      I2 => m_axi_rlast,
      I3 => sig_next_eof_reg_0,
      O => sig_halt_reg_reg_1
    );
sig_data2wsc_cmd_cmplt_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_data2wsc_cmd_cmplt_i_11_n_0,
      I1 => sig_data2wsc_cmd_cmplt_i_12_n_0,
      I2 => sig_data2wsc_cmd_cmplt_i_13_n_0,
      I3 => sig_data2wsc_cmd_cmplt_i_14_n_0,
      O => sig_data2wsc_cmd_cmplt_i_6_n_0
    );
sig_data2wsc_cmd_cmplt_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_data2wsc_cmd_cmplt_i_15_n_0,
      I1 => sig_data2wsc_cmd_cmplt_i_16_n_0,
      I2 => sig_data2wsc_cmd_cmplt_i_17_n_0,
      I3 => sig_data2wsc_cmd_cmplt_i_18_n_0,
      O => sig_data2wsc_cmd_cmplt_i_7_n_0
    );
sig_data2wsc_cmd_cmplt_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sig_data2wsc_cmd_cmplt_i_19_n_0,
      I1 => sig_data2wsc_cmd_cmplt_i_20_n_0,
      I2 => sig_data2wsc_cmd_cmplt_i_21_n_0,
      I3 => sig_data2wsc_cmd_cmplt_i_22_n_0,
      I4 => sig_data2wsc_cmd_cmplt_i_23_n_0,
      O => sig_data2wsc_cmd_cmplt_i_8_n_0
    );
sig_data2wsc_cmd_cmplt_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0151FEAE"
    )
        port map (
      I0 => sig_data2wsc_cmd_cmplt_i_24_n_0,
      I1 => sig_next_last_strb_reg(4),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(4),
      I4 => sig_data2wsc_cmd_cmplt_i_6_0(4),
      I5 => sig_data2wsc_cmd_cmplt_i_25_n_0,
      O => sig_data2wsc_cmd_cmplt_i_9_n_0
    );
\sig_dbeat_cntr[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sig_dbeat_cntr(3),
      I1 => sig_dbeat_cntr(0),
      I2 => sig_dbeat_cntr(1),
      I3 => sig_dbeat_cntr(2),
      I4 => \sig_dbeat_cntr[7]_i_6_n_0\,
      O => \sig_dbeat_cntr[7]_i_3__0_n_0\
    );
\sig_dbeat_cntr[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_dbeat_cntr(2),
      I1 => sig_dbeat_cntr(1),
      I2 => sig_dbeat_cntr(0),
      I3 => sig_dbeat_cntr(3),
      O => \sig_dbeat_cntr[7]_i_4_n_0\
    );
\sig_dbeat_cntr[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sig_dbeat_cntr(4),
      I1 => sig_dbeat_cntr(5),
      I2 => sig_dbeat_cntr(6),
      O => \sig_dbeat_cntr[7]_i_5_n_0\
    );
\sig_dbeat_cntr[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_dbeat_cntr(6),
      I1 => sig_dbeat_cntr(5),
      I2 => sig_dbeat_cntr(4),
      I3 => sig_dbeat_cntr(7),
      O => \sig_dbeat_cntr[7]_i_6_n_0\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_47\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\,
      Q => sig_dbeat_cntr(0),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_47\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_54\,
      Q => sig_dbeat_cntr(1),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_47\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_53\,
      Q => sig_dbeat_cntr(2),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_47\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_52\,
      Q => sig_dbeat_cntr(3),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_47\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_51\,
      Q => sig_dbeat_cntr(4),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_47\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_50\,
      Q => sig_dbeat_cntr(5),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_47\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_49\,
      Q => sig_dbeat_cntr(6),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_47\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_48\,
      Q => sig_dbeat_cntr(7),
      R => SR(0)
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => '0',
      Q => sig_dqual_reg_empty,
      S => sig_clr_dqual_reg
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_push_dqual_reg,
      Q => sig_dqual_reg_full,
      R => sig_clr_dqual_reg
    );
sig_first_dbeat_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sig_dbeat_cntr[7]_i_6_n_0\,
      I1 => sig_dbeat_cntr(1),
      I2 => sig_dbeat_cntr(0),
      I3 => sig_dbeat_cntr(3),
      I4 => sig_dbeat_cntr(2),
      O => \^sig_dbeat_cntr_reg[1]_0\
    );
sig_first_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_42\,
      Q => sig_first_dbeat,
      R => '0'
    );
\sig_halt_cmplt_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF01"
    )
        port map (
      I0 => sig_addr_posted_cntr(0),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(2),
      I3 => sig_next_calc_error_reg,
      O => \sig_addr_posted_cntr_reg[0]_0\
    );
sig_halt_reg_dly1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \^sig_halt_reg_reg_0\,
      Q => sig_halt_reg_dly1,
      R => SR(0)
    );
sig_halt_reg_dly2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_halt_reg_dly1,
      Q => sig_halt_reg_dly2,
      R => SR(0)
    );
sig_halt_reg_dly3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_halt_reg_dly2,
      Q => sig_halt_reg_dly3,
      R => SR(0)
    );
sig_halt_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_rst2all_stop_request,
      I1 => \^sig_halt_reg_reg_0\,
      O => sig_halt_reg_i_1_n_0
    );
sig_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_halt_reg_i_1_n_0,
      Q => \^sig_halt_reg_reg_0\,
      R => SR(0)
    );
sig_last_dbeat_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \sig_dbeat_cntr[7]_i_6_n_0\,
      I1 => sig_dbeat_cntr(1),
      I2 => sig_dbeat_cntr(0),
      I3 => sig_dbeat_cntr(3),
      I4 => sig_dbeat_cntr(2),
      I5 => sig_first_dbeat_reg_0,
      O => sig_last_dbeat_i_3_n_0
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_58\,
      Q => sig_last_dbeat_reg_n_0,
      R => '0'
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_last_mmap_dbeat,
      Q => sig_last_mmap_dbeat_reg_reg_n_0,
      R => SR(0)
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_56\,
      Q => sig_ld_new_cmd_reg,
      R => '0'
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(52),
      Q => sig_next_calc_error_reg,
      R => sig_clr_dqual_reg
    );
sig_next_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(51),
      Q => sig_next_cmd_cmplt_reg,
      R => sig_clr_dqual_reg
    );
sig_next_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(49),
      Q => sig_next_eof_reg_0,
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(32),
      Q => sig_next_last_strb_reg(0),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(42),
      Q => sig_next_last_strb_reg(10),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(43),
      Q => sig_next_last_strb_reg(11),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(44),
      Q => sig_next_last_strb_reg(12),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(45),
      Q => sig_next_last_strb_reg(13),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(46),
      Q => sig_next_last_strb_reg(14),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(47),
      Q => sig_next_last_strb_reg(15),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(33),
      Q => sig_next_last_strb_reg(1),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(34),
      Q => sig_next_last_strb_reg(2),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(35),
      Q => sig_next_last_strb_reg(3),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(36),
      Q => sig_next_last_strb_reg(4),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(37),
      Q => sig_next_last_strb_reg(5),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(38),
      Q => sig_next_last_strb_reg(6),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(39),
      Q => sig_next_last_strb_reg(7),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(40),
      Q => sig_next_last_strb_reg(8),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(41),
      Q => sig_next_last_strb_reg(9),
      R => sig_clr_dqual_reg
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(50),
      Q => sig_next_sequential_reg,
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(16),
      Q => sig_next_strt_strb_reg(0),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(26),
      Q => sig_next_strt_strb_reg(10),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(27),
      Q => sig_next_strt_strb_reg(11),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(28),
      Q => sig_next_strt_strb_reg(12),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(29),
      Q => sig_next_strt_strb_reg(13),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(30),
      Q => sig_next_strt_strb_reg(14),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(31),
      Q => sig_next_strt_strb_reg(15),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(17),
      Q => sig_next_strt_strb_reg(1),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(18),
      Q => sig_next_strt_strb_reg(2),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(19),
      Q => sig_next_strt_strb_reg(3),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(20),
      Q => sig_next_strt_strb_reg(4),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(21),
      Q => sig_next_strt_strb_reg(5),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(22),
      Q => sig_next_strt_strb_reg(6),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(23),
      Q => sig_next_strt_strb_reg(7),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(24),
      Q => sig_next_strt_strb_reg(8),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(25),
      Q => sig_next_strt_strb_reg(9),
      R => sig_clr_dqual_reg
    );
\sig_next_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(0),
      Q => sig_next_tag_reg(0),
      R => sig_clr_dqual_reg
    );
\sig_next_tag_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(1),
      Q => sig_next_tag_reg(1),
      R => sig_clr_dqual_reg
    );
\sig_next_tag_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(2),
      Q => sig_next_tag_reg(2),
      R => sig_clr_dqual_reg
    );
\sig_next_tag_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(3),
      Q => sig_next_tag_reg(3),
      R => sig_clr_dqual_reg
    );
sig_rd_sts_decerr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_data2rsc_decerr,
      I1 => sig_rd_sts_decerr_reg_reg(0),
      O => sig_rd_sts_decerr_reg0
    );
\sig_rd_sts_tag_reg[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_coelsc_cmd_cmplt_reg_reg_0\,
      I1 => sig_rsc2data_ready,
      O => sig_push_rd_sts_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wr_status_cntl is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    FIFO_Full_reg : out STD_LOGIC;
    sig_halt_reg : out STD_LOGIC;
    sig_halt_reg_dly3 : out STD_LOGIC;
    sig_wsc2stat_status_valid : out STD_LOGIC;
    sig_wdc_status_going_full : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    sig_halt_reg_reg_0 : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[1]_0\ : out STD_LOGIC;
    sig_halt_reg_reg_1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_tag_reg0 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_done_reg : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \USE_SRL_FIFO.sig_wr_fifo\ : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    sig_next_calc_error_reg_i_5 : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 0 to 6 );
    sig_s_h_halt_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wr_status_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wr_status_cntl is
  signal \^d\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_11\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_13\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_14\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_17\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal I_WRESP_STATUS_FIFO_n_3 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_4 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_5 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_6 : STD_LOGIC;
  signal \I_WR_DATA_CNTL/sig_halt_reg_dly2\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \USE_SRL_FIFO.sig_rd_empty\ : STD_LOGIC;
  signal \USE_SRL_FIFO.sig_rd_fifo__0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal sig_addr_posted_cntr_reg : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal sig_coelsc_decerr_reg0 : STD_LOGIC;
  signal sig_coelsc_interr_reg0 : STD_LOGIC;
  signal sig_coelsc_reg_empty : STD_LOGIC;
  signal sig_coelsc_slverr_reg0 : STD_LOGIC;
  signal \^sig_halt_reg\ : STD_LOGIC;
  signal sig_halt_reg_dly1 : STD_LOGIC;
  signal sig_halt_reg_i_1_n_0 : STD_LOGIC;
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_statcnt_gt_eq_thres : STD_LOGIC;
  signal \sig_wdc_statcnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal sig_wdc_statcnt_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_wsc2stat_status_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of m_axi_rready_INST_0_i_2 : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of sig_next_calc_error_reg_i_7 : label is "soft_lutpair201";
begin
  D(6 downto 0) <= \^d\(6 downto 0);
  Q(0) <= \^q\(0);
  sig_halt_reg <= \^sig_halt_reg\;
  sig_wsc2stat_status_valid <= \^sig_wsc2stat_status_valid\;
\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized4\
     port map (
      D(0) => \^d\(4),
      E(0) => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_11\,
      FIFO_Full_reg => FIFO_Full_reg,
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0) => \USE_SRL_FIFO.sig_rd_empty\,
      Q(3 downto 0) => sig_wdc_statcnt_reg(3 downto 0),
      SR(0) => SR(0),
      \USE_SRL_FIFO.sig_rd_fifo__0\ => \USE_SRL_FIFO.sig_rd_fifo__0\,
      \USE_SRL_FIFO.sig_wr_fifo\ => \USE_SRL_FIFO.sig_wr_fifo\,
      \in\(0 to 6) => \in\(0 to 6),
      m_axi_aclk => m_axi_aclk,
      \out\(5 downto 1) => \GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out\(6 downto 2),
      \out\(0) => \GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out\(0),
      sig_coelsc_interr_reg0 => sig_coelsc_interr_reg0,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_cmd_cmplt_reg => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_17\,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_inhibit_rdy_n_reg_1 => sig_inhibit_rdy_n_reg,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_reg_0 => sig_init_done_reg_0,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_tlast_err_stop => sig_tlast_err_stop,
      \sig_wdc_statcnt_reg[0]\(2) => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12\,
      \sig_wdc_statcnt_reg[0]\(1) => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_13\,
      \sig_wdc_statcnt_reg[0]\(0) => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_14\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_decerr_reg0,
      Q => \^d\(5),
      R => sig_coelsc_tag_reg0
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_interr_reg0,
      Q => \^d\(4),
      R => sig_coelsc_tag_reg0
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_17\,
      Q => sig_coelsc_reg_empty,
      S => sig_coelsc_tag_reg0
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => \GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out\(0),
      Q => \^sig_wsc2stat_status_valid\,
      R => sig_coelsc_tag_reg0
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_slverr_reg0,
      Q => \^d\(6),
      R => sig_coelsc_tag_reg0
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => \GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out\(3),
      Q => \^d\(0),
      R => sig_coelsc_tag_reg0
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => \GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out\(4),
      Q => \^d\(1),
      R => sig_coelsc_tag_reg0
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => \GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out\(5),
      Q => \^d\(2),
      R => sig_coelsc_tag_reg0
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => \GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out\(6),
      Q => \^d\(3),
      R => sig_coelsc_tag_reg0
    );
I_WRESP_STATUS_FIFO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized3\
     port map (
      D(2) => I_WRESP_STATUS_FIFO_n_4,
      D(1) => I_WRESP_STATUS_FIFO_n_5,
      D(0) => I_WRESP_STATUS_FIFO_n_6,
      E(0) => I_WRESP_STATUS_FIFO_n_3,
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\(0) => \GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out\(2),
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(1 downto 0) => \^d\(6 downto 5),
      Q(0) => \USE_SRL_FIFO.sig_rd_empty\,
      SR(0) => SR(0),
      \USE_SRL_FIFO.sig_rd_fifo__0\ => \USE_SRL_FIFO.sig_rd_fifo__0\,
      m_axi_aclk => m_axi_aclk,
      m_axi_bready => m_axi_bready,
      m_axi_bready_0 => \^sig_halt_reg\,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      \out\ => \out\,
      \sig_addr_posted_cntr_reg[3]\(3 downto 1) => sig_addr_posted_cntr_reg(3 downto 1),
      \sig_addr_posted_cntr_reg[3]\(0) => \^q\(0),
      sig_coelsc_decerr_reg0 => sig_coelsc_decerr_reg0,
      sig_coelsc_slverr_reg0 => sig_coelsc_slverr_reg0,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_wsc2stat_status_valid\,
      I1 => sig_stat2wsc_status_ready,
      O => E(0)
    );
m_axi_rready_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_halt_reg\,
      I1 => sig_data2addr_stop_req,
      O => sig_halt_reg_reg_0
    );
\sig_addr_posted_cntr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \sig_addr_posted_cntr[0]_i_1__0_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => I_WRESP_STATUS_FIFO_n_3,
      D => \sig_addr_posted_cntr[0]_i_1__0_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => I_WRESP_STATUS_FIFO_n_3,
      D => I_WRESP_STATUS_FIFO_n_6,
      Q => sig_addr_posted_cntr_reg(1),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => I_WRESP_STATUS_FIFO_n_3,
      D => I_WRESP_STATUS_FIFO_n_5,
      Q => sig_addr_posted_cntr_reg(2),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => I_WRESP_STATUS_FIFO_n_3,
      D => I_WRESP_STATUS_FIFO_n_4,
      Q => sig_addr_posted_cntr_reg(3),
      R => SR(0)
    );
sig_halt_cmplt_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sig_addr_posted_cntr_reg(1),
      I1 => sig_addr_posted_cntr_reg(3),
      I2 => sig_addr_posted_cntr_reg(2),
      O => \sig_addr_posted_cntr_reg[1]_0\
    );
sig_halt_reg_dly1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \^sig_halt_reg\,
      Q => sig_halt_reg_dly1,
      R => SR(0)
    );
sig_halt_reg_dly2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_halt_reg_dly1,
      Q => \I_WR_DATA_CNTL/sig_halt_reg_dly2\,
      R => SR(0)
    );
sig_halt_reg_dly3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \I_WR_DATA_CNTL/sig_halt_reg_dly2\,
      Q => sig_halt_reg_dly3,
      R => SR(0)
    );
sig_halt_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_s_h_halt_reg,
      I1 => \^sig_halt_reg\,
      O => sig_halt_reg_i_1_n_0
    );
sig_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_halt_reg_i_1_n_0,
      Q => \^sig_halt_reg\,
      R => SR(0)
    );
sig_next_calc_error_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_halt_reg\,
      I1 => sig_next_calc_error_reg_i_5,
      O => sig_halt_reg_reg_1
    );
\sig_wdc_statcnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_wdc_statcnt_reg(0),
      O => \sig_wdc_statcnt[0]_i_1__0_n_0\
    );
\sig_wdc_statcnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_11\,
      D => \sig_wdc_statcnt[0]_i_1__0_n_0\,
      Q => sig_wdc_statcnt_reg(0),
      R => SR(0)
    );
\sig_wdc_statcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_11\,
      D => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_14\,
      Q => sig_wdc_statcnt_reg(1),
      R => SR(0)
    );
\sig_wdc_statcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_11\,
      D => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_13\,
      Q => sig_wdc_statcnt_reg(2),
      R => SR(0)
    );
\sig_wdc_statcnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_11\,
      D => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12\,
      Q => sig_wdc_statcnt_reg(3),
      R => SR(0)
    );
\sig_wdc_status_going_full_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_wdc_statcnt_reg(2),
      I1 => sig_wdc_statcnt_reg(3),
      O => sig_statcnt_gt_eq_thres
    );
sig_wdc_status_going_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_statcnt_gt_eq_thres,
      Q => sig_wdc_status_going_full,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wrdata_cntl is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_next_eof_reg : out STD_LOGIC;
    sig_push_to_wsc : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 0 to 6 );
    sig_init_done : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0\ : out STD_LOGIC;
    sig_next_calc_error_reg_reg_0 : out STD_LOGIC;
    sig_tlast_err_stop : out STD_LOGIC;
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_next_calc_error_reg_reg_1 : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    \sig_good_mmap_dbeat10_out__0\ : out STD_LOGIC;
    sig_last_mmap_dbeat : out STD_LOGIC;
    \USE_SRL_FIFO.sig_wr_fifo\ : out STD_LOGIC;
    sig_last_skid_mux_out : out STD_LOGIC;
    \sig_dbeat_cntr_reg[3]_0\ : out STD_LOGIC;
    sig_data2skid_wlast : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \sig_next_last_strb_reg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    \sig_good_mmap_dbeat12_out__0\ : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_data2wsc_last_err_reg_0 : in STD_LOGIC;
    sig_data2wsc_last_err_reg_1 : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    \sig_data2wsc_tag_reg[0]_0\ : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    m_axi_rready_0 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    m_axi_rready_1 : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    sig_last_mmap_dbeat_reg_reg_0 : in STD_LOGIC;
    sig_last_mmap_dbeat_reg_reg_1 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0\ : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_last_reg_out_reg : in STD_LOGIC;
    sig_last_skid_reg : in STD_LOGIC;
    sig_data2wsc_cmd_cmplt_i_3 : in STD_LOGIC;
    \sig_strb_reg_out_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sig_next_calc_error_reg_reg_2 : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wrdata_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wrdata_cntl is
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_42\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_44\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_46\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_49\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_50\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_51\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_52\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_53\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_54\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_56\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_59\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0\ : STD_LOGIC;
  signal \^gen_omit_indet_btt.sig_tlast_error_reg_reg_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m_axi_rready_INST_0_i_3_n_0 : STD_LOGIC;
  signal m_axi_rready_INST_0_i_4_n_0 : STD_LOGIC;
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_addr_posted_cntr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_2__0_n_0\ : STD_LOGIC;
  signal sig_clr_dqual_reg : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 52 downto 0 );
  signal sig_data2wsc_cmd_cmplt0 : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt_i_2_n_0 : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt_i_5_n_0 : STD_LOGIC;
  signal \sig_data2wsc_last_err_i_1__0_n_0\ : STD_LOGIC;
  signal sig_dbeat_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_dbeat_cntr[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_3__1_n_0\ : STD_LOGIC;
  signal sig_dbeat_cntr_eq_0 : STD_LOGIC;
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal sig_first_dbeat : STD_LOGIC;
  signal \sig_first_dbeat_i_3__0_n_0\ : STD_LOGIC;
  signal sig_first_dbeat_i_5_n_0 : STD_LOGIC;
  signal sig_first_dbeat_i_6_n_0 : STD_LOGIC;
  signal \^sig_good_mmap_dbeat10_out__0\ : STD_LOGIC;
  signal \sig_last_dbeat_i_3__0_n_0\ : STD_LOGIC;
  signal sig_last_dbeat_i_4_n_0 : STD_LOGIC;
  signal sig_last_dbeat_i_6_n_0 : STD_LOGIC;
  signal sig_last_dbeat_reg_n_0 : STD_LOGIC;
  signal sig_last_mmap_dbeat_0 : STD_LOGIC;
  signal sig_last_mmap_dbeat_reg : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal \^sig_next_calc_error_reg_reg_0\ : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal \^sig_next_eof_reg\ : STD_LOGIC;
  signal sig_next_sequential_reg : STD_LOGIC;
  signal sig_next_strt_strb_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_next_tag_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sig_next_tag_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \sig_next_tag_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal sig_push_dqual_reg : STD_LOGIC;
  signal sig_push_err2wsc : STD_LOGIC;
  signal \sig_push_err2wsc_i_1__0_n_0\ : STD_LOGIC;
  signal \^sig_push_to_wsc\ : STD_LOGIC;
  signal sig_push_to_wsc0 : STD_LOGIC;
  signal \sig_push_to_wsc_i_2__0_n_0\ : STD_LOGIC;
  signal \^sig_tlast_err_stop\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[5][6]_srl6_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of m_axi_rready_INST_0_i_4 : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[0]_i_1__2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_2__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of sig_data2wsc_cmd_cmplt_i_2 : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of sig_data2wsc_cmd_cmplt_i_5 : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[5]_i_2__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of sig_last_dbeat_i_4 : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \sig_last_dbeat_i_4__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of sig_last_dbeat_i_6 : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \sig_last_mmap_dbeat_reg_i_1__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \sig_last_mmap_dbeat_reg_i_1__1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of sig_last_reg_out_i_1 : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of sig_last_skid_reg_i_1 : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \sig_next_tag_reg[3]_i_7\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \sig_next_tag_reg[3]_i_8\ : label is "soft_lutpair189";
begin
  \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0\ <= \^gen_omit_indet_btt.sig_tlast_error_reg_reg_0\;
  Q(15 downto 0) <= \^q\(15 downto 0);
  \sig_good_mmap_dbeat10_out__0\ <= \^sig_good_mmap_dbeat10_out__0\;
  sig_next_calc_error_reg_reg_0 <= \^sig_next_calc_error_reg_reg_0\;
  sig_next_eof_reg <= \^sig_next_eof_reg\;
  sig_push_to_wsc <= \^sig_push_to_wsc\;
  sig_tlast_err_stop <= \^sig_tlast_err_stop\;
\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized5\
     port map (
      D(7) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_49\,
      D(6) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_50\,
      D(5) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_51\,
      D(4) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_52\,
      D(3) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_53\,
      D(2) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_54\,
      D(1) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\,
      D(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_56\,
      E(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_44\,
      FIFO_Full_reg => FIFO_Full_reg,
      Q(7 downto 0) => sig_dbeat_cntr(7 downto 0),
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      m_axi_rvalid => m_axi_rvalid,
      \out\(39 downto 36) => sig_cmd_fifo_data_out(52 downto 49),
      \out\(35 downto 4) => sig_cmd_fifo_data_out(47 downto 16),
      \out\(3 downto 0) => sig_cmd_fifo_data_out(3 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_42\,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_dbeat_cntr_eq_0 => sig_dbeat_cntr_eq_0,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr[5]_i_2__0_n_0\,
      \sig_dbeat_cntr_reg[6]\ => \sig_dbeat_cntr[7]_i_3__1_n_0\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_empty_reg_0 => m_axi_rready_0,
      sig_dqual_reg_empty_reg_1 => sig_dqual_reg_empty_reg_1,
      sig_dqual_reg_empty_reg_2 => \sig_next_tag_reg[3]_i_7_n_0\,
      sig_dqual_reg_empty_reg_3 => \sig_next_tag_reg[3]_i_8_n_0\,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => sig_first_dbeat_reg_0,
      sig_first_dbeat_reg_0 => \sig_first_dbeat_i_3__0_n_0\,
      \sig_good_mmap_dbeat12_out__0\ => \sig_good_mmap_dbeat12_out__0\,
      sig_halt_cmplt_reg(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_halt_reg => sig_halt_reg,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n_reg,
      sig_inhibit_rdy_n_reg_1 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_last_dbeat_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_59\,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_n_0,
      sig_last_dbeat_reg_1 => \sig_last_dbeat_i_3__0_n_0\,
      sig_last_dbeat_reg_2 => sig_last_dbeat_i_4_n_0,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_ld_new_cmd_reg_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_46\,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_calc_error_reg_i_5 => \^gen_omit_indet_btt.sig_tlast_error_reg_reg_0\,
      sig_next_calc_error_reg_reg(0) => sig_clr_dqual_reg,
      sig_next_calc_error_reg_reg_0 => \^sig_next_calc_error_reg_reg_0\,
      sig_next_calc_error_reg_reg_1 => sig_next_calc_error_reg_reg_1,
      sig_next_calc_error_reg_reg_2(47 downto 0) => sig_next_calc_error_reg_reg_2(47 downto 0),
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_push_dqual_reg => sig_push_dqual_reg,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => \^gen_omit_indet_btt.sig_tlast_error_reg_reg_0\,
      I1 => \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0\,
      I2 => \^sig_push_to_wsc\,
      I3 => sig_inhibit_rdy_n_0,
      I4 => \^sig_tlast_err_stop\,
      O => \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0\,
      Q => \^sig_tlast_err_stop\,
      R => SR(0)
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_data2wsc_last_err_i_1__0_n_0\,
      Q => \^gen_omit_indet_btt.sig_tlast_error_reg_reg_0\,
      R => SR(0)
    );
\INFERRED_GEN.data_reg[5][6]_srl6_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^sig_tlast_err_stop\,
      I1 => \^sig_push_to_wsc\,
      I2 => \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0\,
      I3 => sig_inhibit_rdy_n_0,
      O => \USE_SRL_FIFO.sig_wr_fifo\
    );
m_axi_rready_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101010111010"
    )
        port map (
      I0 => sig_data2rsc_valid,
      I1 => m_axi_rready_0,
      I2 => m_axi_rready_1,
      I3 => \^gen_omit_indet_btt.sig_tlast_error_reg_reg_0\,
      I4 => sig_dqual_reg_empty_reg_0,
      I5 => m_axi_rready_INST_0_i_3_n_0,
      O => m_axi_rready
    );
m_axi_rready_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F5F5F5F5FFF7"
    )
        port map (
      I0 => sig_dqual_reg_full,
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_next_calc_error_reg,
      I3 => m_axi_rready_INST_0_i_4_n_0,
      I4 => sig_addr_posted_cntr(1),
      I5 => sig_addr_posted_cntr(2),
      O => m_axi_rready_INST_0_i_3_n_0
    );
m_axi_rready_INST_0_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => \out\,
      O => m_axi_rready_INST_0_i_4_n_0
    );
\sig_addr_posted_cntr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_addr_posted_cntr(0),
      O => \sig_addr_posted_cntr[0]_i_1__2_n_0\
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3C3BCC3"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(1),
      I3 => \out\,
      I4 => sig_last_mmap_dbeat_reg,
      O => \sig_addr_posted_cntr[1]_i_1_n_0\
    );
\sig_addr_posted_cntr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FE7F00"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(1),
      I3 => \out\,
      I4 => sig_last_mmap_dbeat_reg,
      O => \sig_addr_posted_cntr[2]_i_1__0_n_0\
    );
\sig_addr_posted_cntr[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFE1181"
    )
        port map (
      I0 => sig_addr_posted_cntr(0),
      I1 => sig_addr_posted_cntr(1),
      I2 => \out\,
      I3 => sig_last_mmap_dbeat_reg,
      I4 => sig_addr_posted_cntr(2),
      O => \sig_addr_posted_cntr[2]_i_2__0_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1__0_n_0\,
      D => \sig_addr_posted_cntr[0]_i_1__2_n_0\,
      Q => sig_addr_posted_cntr(0),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1__0_n_0\,
      D => \sig_addr_posted_cntr[1]_i_1_n_0\,
      Q => sig_addr_posted_cntr(1),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1__0_n_0\,
      D => \sig_addr_posted_cntr[2]_i_2__0_n_0\,
      Q => sig_addr_posted_cntr(2),
      R => SR(0)
    );
sig_data2wsc_calc_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_push_to_wsc_i_2__0_n_0\,
      D => sig_next_calc_error_reg,
      Q => \in\(4),
      R => sig_push_to_wsc0
    );
sig_data2wsc_cmd_cmplt_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => sig_data2wsc_cmd_cmplt_i_3,
      I1 => \sig_dbeat_cntr[5]_i_2__0_n_0\,
      I2 => sig_dbeat_cntr(3),
      I3 => sig_dbeat_cntr(4),
      I4 => sig_dbeat_cntr(5),
      I5 => sig_first_dbeat_i_6_n_0,
      O => \sig_dbeat_cntr_reg[3]_0\
    );
\sig_data2wsc_cmd_cmplt_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAEEEAAA"
    )
        port map (
      I0 => \^gen_omit_indet_btt.sig_tlast_error_reg_reg_0\,
      I1 => sig_data2wsc_cmd_cmplt_i_2_n_0,
      I2 => sig_data2wsc_last_err_reg_0,
      I3 => sig_data2wsc_last_err_reg_1,
      I4 => sig_data2wsc_cmd_cmplt_i_5_n_0,
      I5 => sig_next_cmd_cmplt_reg,
      O => sig_data2wsc_cmd_cmplt0
    );
sig_data2wsc_cmd_cmplt_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^sig_next_calc_error_reg_reg_0\,
      I1 => sig_dqual_reg_empty_reg_0,
      I2 => sig_halt_reg,
      O => sig_data2wsc_cmd_cmplt_i_2_n_0
    );
sig_data2wsc_cmd_cmplt_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dbeat_cntr_eq_0,
      I1 => \^sig_next_eof_reg\,
      O => sig_data2wsc_cmd_cmplt_i_5_n_0
    );
sig_data2wsc_cmd_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_push_to_wsc_i_2__0_n_0\,
      D => sig_data2wsc_cmd_cmplt0,
      Q => \in\(6),
      R => sig_push_to_wsc0
    );
\sig_data2wsc_last_err_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000E200"
    )
        port map (
      I0 => sig_data2wsc_cmd_cmplt_i_5_n_0,
      I1 => sig_data2wsc_last_err_reg_1,
      I2 => sig_data2wsc_last_err_reg_0,
      I3 => \sig_good_mmap_dbeat12_out__0\,
      I4 => sig_halt_reg,
      I5 => \^gen_omit_indet_btt.sig_tlast_error_reg_reg_0\,
      O => \sig_data2wsc_last_err_i_1__0_n_0\
    );
sig_data2wsc_last_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_push_to_wsc_i_2__0_n_0\,
      D => \sig_data2wsc_last_err_i_1__0_n_0\,
      Q => \in\(5),
      R => sig_push_to_wsc0
    );
\sig_data2wsc_tag_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_push_to_wsc_i_2__0_n_0\,
      D => sig_next_tag_reg(0),
      Q => \in\(3),
      R => sig_push_to_wsc0
    );
\sig_data2wsc_tag_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_push_to_wsc_i_2__0_n_0\,
      D => sig_next_tag_reg(1),
      Q => \in\(2),
      R => sig_push_to_wsc0
    );
\sig_data2wsc_tag_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_push_to_wsc_i_2__0_n_0\,
      D => sig_next_tag_reg(2),
      Q => \in\(1),
      R => sig_push_to_wsc0
    );
\sig_data2wsc_tag_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_push_to_wsc_i_2__0_n_0\,
      D => sig_next_tag_reg(3),
      Q => \in\(0),
      R => sig_push_to_wsc0
    );
\sig_dbeat_cntr[5]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sig_dbeat_cntr(0),
      I1 => sig_dbeat_cntr(1),
      I2 => sig_dbeat_cntr(2),
      O => \sig_dbeat_cntr[5]_i_2__0_n_0\
    );
\sig_dbeat_cntr[7]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sig_dbeat_cntr(4),
      I1 => sig_dbeat_cntr(2),
      I2 => sig_dbeat_cntr(1),
      I3 => sig_dbeat_cntr(0),
      I4 => sig_dbeat_cntr(3),
      I5 => sig_dbeat_cntr(5),
      O => \sig_dbeat_cntr[7]_i_3__1_n_0\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_44\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_56\,
      Q => sig_dbeat_cntr(0),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_44\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\,
      Q => sig_dbeat_cntr(1),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_44\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_54\,
      Q => sig_dbeat_cntr(2),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_44\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_53\,
      Q => sig_dbeat_cntr(3),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_44\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_52\,
      Q => sig_dbeat_cntr(4),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_44\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_51\,
      Q => sig_dbeat_cntr(5),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_44\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_50\,
      Q => sig_dbeat_cntr(6),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_44\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_49\,
      Q => sig_dbeat_cntr(7),
      R => SR(0)
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => '0',
      Q => sig_dqual_reg_empty,
      S => sig_clr_dqual_reg
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_push_dqual_reg,
      Q => sig_dqual_reg_full,
      R => sig_clr_dqual_reg
    );
\sig_first_dbeat_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => sig_dbeat_cntr(0),
      I1 => sig_dbeat_cntr(1),
      I2 => sig_dbeat_cntr(2),
      I3 => sig_dbeat_cntr(3),
      I4 => sig_first_dbeat_i_5_n_0,
      I5 => sig_first_dbeat_i_6_n_0,
      O => \sig_first_dbeat_i_3__0_n_0\
    );
sig_first_dbeat_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_dbeat_cntr(4),
      I1 => sig_dbeat_cntr(5),
      O => sig_first_dbeat_i_5_n_0
    );
sig_first_dbeat_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_dbeat_cntr(6),
      I1 => sig_dbeat_cntr(7),
      O => sig_first_dbeat_i_6_n_0
    );
sig_first_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_42\,
      Q => sig_first_dbeat,
      R => '0'
    );
\sig_last_dbeat_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => sig_last_dbeat_i_6_n_0,
      I1 => sig_dbeat_cntr(7),
      I2 => sig_dbeat_cntr(6),
      I3 => sig_dbeat_cntr(5),
      I4 => sig_dbeat_cntr(4),
      I5 => sig_first_dbeat_reg_0,
      O => \sig_last_dbeat_i_3__0_n_0\
    );
sig_last_dbeat_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => sig_dqual_reg_empty_reg_0,
      I1 => \^sig_next_calc_error_reg_reg_0\,
      I2 => \sig_first_dbeat_i_3__0_n_0\,
      I3 => sig_first_dbeat_reg_0,
      O => sig_last_dbeat_i_4_n_0
    );
\sig_last_dbeat_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^sig_good_mmap_dbeat10_out__0\,
      I1 => sig_last_dbeat_reg_0,
      I2 => sig_first_dbeat_reg_0,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
sig_last_dbeat_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => sig_dbeat_cntr(1),
      I1 => sig_dbeat_cntr(0),
      I2 => sig_dbeat_cntr(3),
      I3 => sig_dbeat_cntr(2),
      O => sig_last_dbeat_i_6_n_0
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_59\,
      Q => sig_last_dbeat_reg_n_0,
      R => '0'
    );
\sig_last_mmap_dbeat_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sig_dqual_reg_full,
      I1 => \sig_good_mmap_dbeat12_out__0\,
      I2 => sig_dbeat_cntr_eq_0,
      O => sig_last_mmap_dbeat_0
    );
\sig_last_mmap_dbeat_reg_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_rlast,
      I1 => \^sig_good_mmap_dbeat10_out__0\,
      O => sig_last_mmap_dbeat
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_last_mmap_dbeat_0,
      Q => sig_last_mmap_dbeat_reg,
      R => SR(0)
    );
sig_last_reg_out_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => sig_dbeat_cntr_eq_0,
      I1 => sig_dqual_reg_full,
      I2 => sig_last_reg_out_reg,
      I3 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sig_dbeat_cntr(6),
      I1 => sig_dbeat_cntr(7),
      I2 => sig_dbeat_cntr(5),
      I3 => sig_dbeat_cntr(4),
      I4 => sig_dbeat_cntr(3),
      I5 => \sig_dbeat_cntr[5]_i_2__0_n_0\,
      O => sig_dbeat_cntr_eq_0
    );
sig_last_skid_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dbeat_cntr_eq_0,
      I1 => sig_dqual_reg_full,
      O => sig_data2skid_wlast
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_46\,
      Q => sig_ld_new_cmd_reg,
      R => '0'
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(52),
      Q => sig_next_calc_error_reg,
      R => sig_clr_dqual_reg
    );
sig_next_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(51),
      Q => sig_next_cmd_cmplt_reg,
      R => sig_clr_dqual_reg
    );
sig_next_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(49),
      Q => \^sig_next_eof_reg\,
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(32),
      Q => \^q\(0),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(42),
      Q => \^q\(10),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(43),
      Q => \^q\(11),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(44),
      Q => \^q\(12),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(45),
      Q => \^q\(13),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(46),
      Q => \^q\(14),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(47),
      Q => \^q\(15),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(33),
      Q => \^q\(1),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(34),
      Q => \^q\(2),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(35),
      Q => \^q\(3),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(36),
      Q => \^q\(4),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(37),
      Q => \^q\(5),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(38),
      Q => \^q\(6),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(39),
      Q => \^q\(7),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(40),
      Q => \^q\(8),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(41),
      Q => \^q\(9),
      R => sig_clr_dqual_reg
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(50),
      Q => sig_next_sequential_reg,
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(16),
      Q => sig_next_strt_strb_reg(0),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(26),
      Q => sig_next_strt_strb_reg(10),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(27),
      Q => sig_next_strt_strb_reg(11),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(28),
      Q => sig_next_strt_strb_reg(12),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(29),
      Q => sig_next_strt_strb_reg(13),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(30),
      Q => sig_next_strt_strb_reg(14),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(31),
      Q => sig_next_strt_strb_reg(15),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(17),
      Q => sig_next_strt_strb_reg(1),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(18),
      Q => sig_next_strt_strb_reg(2),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(19),
      Q => sig_next_strt_strb_reg(3),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(20),
      Q => sig_next_strt_strb_reg(4),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(21),
      Q => sig_next_strt_strb_reg(5),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(22),
      Q => sig_next_strt_strb_reg(6),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(23),
      Q => sig_next_strt_strb_reg(7),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(24),
      Q => sig_next_strt_strb_reg(8),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(25),
      Q => sig_next_strt_strb_reg(9),
      R => sig_clr_dqual_reg
    );
\sig_next_tag_reg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101010101110"
    )
        port map (
      I0 => sig_last_mmap_dbeat_reg_reg_0,
      I1 => m_axi_rready_0,
      I2 => m_axi_rready_1,
      I3 => sig_last_mmap_dbeat_reg_reg_1,
      I4 => \sig_next_tag_reg[3]_i_7_n_0\,
      I5 => \sig_next_tag_reg[3]_i_8_n_0\,
      O => \^sig_good_mmap_dbeat10_out__0\
    );
\sig_next_tag_reg[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => \out\,
      I3 => sig_last_mmap_dbeat_reg,
      O => \sig_next_tag_reg[3]_i_7_n_0\
    );
\sig_next_tag_reg[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABFFFF"
    )
        port map (
      I0 => sig_next_calc_error_reg,
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_dqual_reg_full,
      O => \sig_next_tag_reg[3]_i_8_n_0\
    );
\sig_next_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(0),
      Q => sig_next_tag_reg(0),
      R => sig_clr_dqual_reg
    );
\sig_next_tag_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(1),
      Q => sig_next_tag_reg(1),
      R => sig_clr_dqual_reg
    );
\sig_next_tag_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(2),
      Q => sig_next_tag_reg(2),
      R => sig_clr_dqual_reg
    );
\sig_next_tag_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(3),
      Q => sig_next_tag_reg(3),
      R => sig_clr_dqual_reg
    );
\sig_push_err2wsc_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_first_dbeat_reg_0,
      I1 => sig_push_err2wsc,
      I2 => sig_ld_new_cmd_reg,
      I3 => sig_next_calc_error_reg,
      O => \sig_push_err2wsc_i_1__0_n_0\
    );
sig_push_err2wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_push_err2wsc_i_1__0_n_0\,
      Q => sig_push_err2wsc,
      R => '0'
    );
sig_push_to_wsc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15000000FFFFFFFF"
    )
        port map (
      I0 => sig_push_err2wsc,
      I1 => \sig_good_mmap_dbeat12_out__0\,
      I2 => sig_dbeat_cntr_eq_0,
      I3 => \sig_data2wsc_tag_reg[0]_0\,
      I4 => \^sig_push_to_wsc\,
      I5 => sig_first_dbeat_reg_0,
      O => sig_push_to_wsc0
    );
\sig_push_to_wsc_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => sig_dbeat_cntr_eq_0,
      I1 => \sig_good_mmap_dbeat12_out__0\,
      I2 => sig_push_err2wsc,
      I3 => \^sig_tlast_err_stop\,
      O => \sig_push_to_wsc_i_2__0_n_0\
    );
sig_push_to_wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_push_to_wsc_i_2__0_n_0\,
      D => \sig_push_to_wsc_i_2__0_n_0\,
      Q => \^sig_push_to_wsc\,
      R => sig_push_to_wsc0
    );
\sig_strb_reg_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCFFFCA00CF00"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_next_strt_strb_reg(0),
      I2 => sig_first_dbeat,
      I3 => sig_last_reg_out_reg,
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \sig_strb_reg_out_reg[15]\(0),
      O => \sig_next_last_strb_reg_reg[15]_0\(0)
    );
\sig_strb_reg_out[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCFFFCA00CF00"
    )
        port map (
      I0 => \^q\(10),
      I1 => sig_next_strt_strb_reg(10),
      I2 => sig_first_dbeat,
      I3 => sig_last_reg_out_reg,
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \sig_strb_reg_out_reg[15]\(10),
      O => \sig_next_last_strb_reg_reg[15]_0\(10)
    );
\sig_strb_reg_out[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCFFFCA00CF00"
    )
        port map (
      I0 => \^q\(11),
      I1 => sig_next_strt_strb_reg(11),
      I2 => sig_first_dbeat,
      I3 => sig_last_reg_out_reg,
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \sig_strb_reg_out_reg[15]\(11),
      O => \sig_next_last_strb_reg_reg[15]_0\(11)
    );
\sig_strb_reg_out[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCFFFCA00CF00"
    )
        port map (
      I0 => \^q\(12),
      I1 => sig_next_strt_strb_reg(12),
      I2 => sig_first_dbeat,
      I3 => sig_last_reg_out_reg,
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \sig_strb_reg_out_reg[15]\(12),
      O => \sig_next_last_strb_reg_reg[15]_0\(12)
    );
\sig_strb_reg_out[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCFFFCA00CF00"
    )
        port map (
      I0 => \^q\(13),
      I1 => sig_next_strt_strb_reg(13),
      I2 => sig_first_dbeat,
      I3 => sig_last_reg_out_reg,
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \sig_strb_reg_out_reg[15]\(13),
      O => \sig_next_last_strb_reg_reg[15]_0\(13)
    );
\sig_strb_reg_out[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCFFFCA00CF00"
    )
        port map (
      I0 => \^q\(14),
      I1 => sig_next_strt_strb_reg(14),
      I2 => sig_first_dbeat,
      I3 => sig_last_reg_out_reg,
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \sig_strb_reg_out_reg[15]\(14),
      O => \sig_next_last_strb_reg_reg[15]_0\(14)
    );
\sig_strb_reg_out[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCFFFCA00CF00"
    )
        port map (
      I0 => \^q\(15),
      I1 => sig_next_strt_strb_reg(15),
      I2 => sig_first_dbeat,
      I3 => sig_last_reg_out_reg,
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \sig_strb_reg_out_reg[15]\(15),
      O => \sig_next_last_strb_reg_reg[15]_0\(15)
    );
\sig_strb_reg_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCFFFCA00CF00"
    )
        port map (
      I0 => \^q\(1),
      I1 => sig_next_strt_strb_reg(1),
      I2 => sig_first_dbeat,
      I3 => sig_last_reg_out_reg,
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \sig_strb_reg_out_reg[15]\(1),
      O => \sig_next_last_strb_reg_reg[15]_0\(1)
    );
\sig_strb_reg_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCFFFCA00CF00"
    )
        port map (
      I0 => \^q\(2),
      I1 => sig_next_strt_strb_reg(2),
      I2 => sig_first_dbeat,
      I3 => sig_last_reg_out_reg,
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \sig_strb_reg_out_reg[15]\(2),
      O => \sig_next_last_strb_reg_reg[15]_0\(2)
    );
\sig_strb_reg_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCFFFCA00CF00"
    )
        port map (
      I0 => \^q\(3),
      I1 => sig_next_strt_strb_reg(3),
      I2 => sig_first_dbeat,
      I3 => sig_last_reg_out_reg,
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \sig_strb_reg_out_reg[15]\(3),
      O => \sig_next_last_strb_reg_reg[15]_0\(3)
    );
\sig_strb_reg_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCFFFCA00CF00"
    )
        port map (
      I0 => \^q\(4),
      I1 => sig_next_strt_strb_reg(4),
      I2 => sig_first_dbeat,
      I3 => sig_last_reg_out_reg,
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \sig_strb_reg_out_reg[15]\(4),
      O => \sig_next_last_strb_reg_reg[15]_0\(4)
    );
\sig_strb_reg_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCFFFCA00CF00"
    )
        port map (
      I0 => \^q\(5),
      I1 => sig_next_strt_strb_reg(5),
      I2 => sig_first_dbeat,
      I3 => sig_last_reg_out_reg,
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \sig_strb_reg_out_reg[15]\(5),
      O => \sig_next_last_strb_reg_reg[15]_0\(5)
    );
\sig_strb_reg_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCFFFCA00CF00"
    )
        port map (
      I0 => \^q\(6),
      I1 => sig_next_strt_strb_reg(6),
      I2 => sig_first_dbeat,
      I3 => sig_last_reg_out_reg,
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \sig_strb_reg_out_reg[15]\(6),
      O => \sig_next_last_strb_reg_reg[15]_0\(6)
    );
\sig_strb_reg_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCFFFCA00CF00"
    )
        port map (
      I0 => \^q\(7),
      I1 => sig_next_strt_strb_reg(7),
      I2 => sig_first_dbeat,
      I3 => sig_last_reg_out_reg,
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \sig_strb_reg_out_reg[15]\(7),
      O => \sig_next_last_strb_reg_reg[15]_0\(7)
    );
\sig_strb_reg_out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCFFFCA00CF00"
    )
        port map (
      I0 => \^q\(8),
      I1 => sig_next_strt_strb_reg(8),
      I2 => sig_first_dbeat,
      I3 => sig_last_reg_out_reg,
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \sig_strb_reg_out_reg[15]\(8),
      O => \sig_next_last_strb_reg_reg[15]_0\(8)
    );
\sig_strb_reg_out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCFFFCA00CF00"
    )
        port map (
      I0 => \^q\(9),
      I1 => sig_next_strt_strb_reg(9),
      I2 => sig_first_dbeat,
      I3 => sig_last_reg_out_reg,
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \sig_strb_reg_out_reg[15]\(9),
      O => \sig_next_last_strb_reg_reg[15]_0\(9)
    );
\sig_strb_skid_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => \^q\(0),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(0),
      O => D(0)
    );
\sig_strb_skid_reg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => \^q\(10),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(10),
      O => D(10)
    );
\sig_strb_skid_reg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => \^q\(11),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(11),
      O => D(11)
    );
\sig_strb_skid_reg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => \^q\(12),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(12),
      O => D(12)
    );
\sig_strb_skid_reg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => \^q\(13),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(13),
      O => D(13)
    );
\sig_strb_skid_reg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => \^q\(14),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(14),
      O => D(14)
    );
\sig_strb_skid_reg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => \^q\(15),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(15),
      O => D(15)
    );
\sig_strb_skid_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => \^q\(1),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(1),
      O => D(1)
    );
\sig_strb_skid_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => \^q\(2),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(2),
      O => D(2)
    );
\sig_strb_skid_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => \^q\(3),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(3),
      O => D(3)
    );
\sig_strb_skid_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => \^q\(4),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(4),
      O => D(4)
    );
\sig_strb_skid_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => \^q\(5),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(5),
      O => D(5)
    );
\sig_strb_skid_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => \^q\(6),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(6),
      O => D(6)
    );
\sig_strb_skid_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => \^q\(7),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(7),
      O => D(7)
    );
\sig_strb_skid_reg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => \^q\(8),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(8),
      O => D(8)
    );
\sig_strb_skid_reg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => \^q\(9),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(9),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_wr_status_cntl is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    FIFO_Full_reg : out STD_LOGIC;
    sig_wsc2stat_status_valid : out STD_LOGIC;
    sig_init_done_3 : out STD_LOGIC;
    sig_init_done_4 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_done_reg : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg_0\ : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    \sig_wdc_statcnt_reg[0]_0\ : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_wr_status_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_wr_status_cntl is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_10\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_11\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_14\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_4\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal I_WRESP_STATUS_FIFO_n_1 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_3 : STD_LOGIC;
  signal \USE_SRL_FIFO.sig_rd_empty\ : STD_LOGIC;
  signal \USE_SRL_FIFO.sig_rd_empty_0\ : STD_LOGIC;
  signal sig_coelsc_interr_reg0 : STD_LOGIC;
  signal sig_coelsc_reg_empty : STD_LOGIC;
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_statcnt_gt_eq_thres : STD_LOGIC;
  signal sig_wdc_statcnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_wdc_statcnt[0]_i_1_n_0\ : STD_LOGIC;
  signal sig_wdc_status_going_full : STD_LOGIC;
  signal sig_wresp_sfifo_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^sig_wsc2stat_status_valid\ : STD_LOGIC;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  sig_wsc2stat_status_valid <= \^sig_wsc2stat_status_valid\;
\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized2\
     port map (
      D(2 downto 0) => \^d\(2 downto 0),
      E(0) => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9\,
      FIFO_Full_reg => FIFO_Full_reg,
      \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_4\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\(0) => sig_wresp_sfifo_out(1),
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0) => \USE_SRL_FIFO.sig_rd_empty_0\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12\,
      Q(0) => \USE_SRL_FIFO.sig_rd_empty\,
      SR(0) => SR(0),
      \in\(2 downto 0) => \in\(2 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(1) => \GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out\(2),
      \out\(0) => \GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out\(0),
      sig_coelsc_interr_reg0 => sig_coelsc_interr_reg0,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_cmd_cmplt_reg => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_14\,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_inhibit_rdy_n_reg_1 => sig_inhibit_rdy_n_reg,
      sig_init_done_4 => sig_init_done_4,
      sig_init_done_reg_0 => sig_init_done_reg_0,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_tlast_err_stop => sig_tlast_err_stop,
      \sig_wdc_statcnt_reg[0]\ => \sig_wdc_statcnt_reg[0]_0\,
      \sig_wdc_statcnt_reg[1]\(2 downto 0) => sig_wdc_statcnt(2 downto 0),
      \sig_wdc_statcnt_reg[2]\(1) => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_10\,
      \sig_wdc_statcnt_reg[2]\(0) => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_11\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => I_WRESP_STATUS_FIFO_n_1,
      Q => \^d\(1),
      R => \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0_n_0\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^sig_wsc2stat_status_valid\,
      I1 => sig_stat2wsc_status_ready,
      I2 => \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg_0\,
      O => \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0_n_0\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_interr_reg0,
      Q => \^d\(0),
      R => \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0_n_0\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_4\,
      Q => \^d\(3),
      S => \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0_n_0\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_14\,
      Q => sig_coelsc_reg_empty,
      S => \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0_n_0\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => \GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out\(0),
      Q => \^sig_wsc2stat_status_valid\,
      R => \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0_n_0\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => I_WRESP_STATUS_FIFO_n_3,
      Q => \^d\(2),
      R => \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0_n_0\
    );
I_WRESP_STATUS_FIFO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized1\
     port map (
      D(1 downto 0) => \^d\(2 downto 1),
      \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ => I_WRESP_STATUS_FIFO_n_1,
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ => I_WRESP_STATUS_FIFO_n_3,
      \INFERRED_GEN.cnt_i_reg[1]\ => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12\,
      \INFERRED_GEN.cnt_i_reg[2]\(0) => \USE_SRL_FIFO.sig_rd_empty\,
      Q(0) => \USE_SRL_FIFO.sig_rd_empty_0\,
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      \m_axi_sg_bresp[1]\(0) => sig_wresp_sfifo_out(1),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      \out\(0) => \GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out\(2),
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_init_done_3 => sig_init_done_3,
      sig_init_done_reg_0 => sig_init_done_reg
    );
sig_dqual_reg_full_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4FFFFFFFFFF"
    )
        port map (
      I0 => sig_stat2wsc_status_ready,
      I1 => \^sig_wsc2stat_status_valid\,
      I2 => sig_wdc_status_going_full,
      I3 => sig_mstr2data_cmd_valid,
      I4 => sig_next_calc_error_reg,
      I5 => sig_dqual_reg_empty,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\
    );
\sig_wdc_statcnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_wdc_statcnt(0),
      O => \sig_wdc_statcnt[0]_i_1_n_0\
    );
\sig_wdc_statcnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9\,
      D => \sig_wdc_statcnt[0]_i_1_n_0\,
      Q => sig_wdc_statcnt(0),
      R => SR(0)
    );
\sig_wdc_statcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9\,
      D => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_11\,
      Q => sig_wdc_statcnt(1),
      R => SR(0)
    );
\sig_wdc_statcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9\,
      D => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_10\,
      Q => sig_wdc_statcnt(2),
      R => SR(0)
    );
sig_wdc_status_going_full_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sig_wdc_statcnt(2),
      I1 => sig_wdc_statcnt(0),
      I2 => sig_wdc_statcnt(1),
      O => sig_statcnt_gt_eq_thres
    );
sig_wdc_status_going_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_statcnt_gt_eq_thres,
      Q => sig_wdc_status_going_full,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_full_wrap is
  port (
    sig_rst2all_stop_request : out STD_LOGIC;
    m_axi_arsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    sig_data2rsc_valid : out STD_LOGIC;
    sig_data2addr_stop_req : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_done_1 : out STD_LOGIC;
    sig_init_done_2 : out STD_LOGIC;
    \GEN_MM2S.queue_empty_new_reg\ : out STD_LOGIC;
    sig_halt_cmplt_reg : out STD_LOGIC;
    sig_halt_cmplt_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_clr_idle_ns : out STD_LOGIC;
    \sig_dbeat_cntr_reg[1]\ : out STD_LOGIC;
    sig_coelsc_cmd_cmplt_reg_reg : out STD_LOGIC;
    sig_halt_reg_reg : out STD_LOGIC;
    sig_next_calc_error_reg_reg : out STD_LOGIC;
    sig_next_eof_reg_reg : out STD_LOGIC;
    \sig_next_strt_strb_reg_reg[6]\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_s_h_halt_reg_reg : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    sig_last_mmap_dbeat : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_init_done_reg_1 : in STD_LOGIC;
    sig_init_done_reg_2 : in STD_LOGIC;
    ch1_ftch_queue_empty : in STD_LOGIC;
    reg_dma_sg_mode : in STD_LOGIC;
    sig_sm_clr_idle_reg : in STD_LOGIC;
    \GEN_MM2S.queue_dout_new_reg[121]\ : in STD_LOGIC;
    sig_sgcntl2mm2s_halt : in STD_LOGIC;
    sig_sgcntl2rst_halt_cmplt : in STD_LOGIC;
    sig_cntlr2rst_halt_cmplt : in STD_LOGIC;
    sig_halt_cmplt_reg_1 : in STD_LOGIC;
    sig_rst2sgcntl_halt : in STD_LOGIC;
    sig_halt_request0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_sig_sm_state_reg[4]\ : in STD_LOGIC;
    sig_sm_clr_idle_reg_0 : in STD_LOGIC;
    sig_first_dbeat_reg : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_good_mmap_dbeat10_out__0\ : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_halt_reg_reg : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_next_eof_reg : in STD_LOGIC;
    sig_data2wsc_last_err_reg : in STD_LOGIC;
    sig_data2wsc_cmd_cmplt_i_6 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_arready : in STD_LOGIC;
    sig_cntl2s2mm_cmd_tvalid : in STD_LOGIC;
    sig_sgcntlr2reg_new_curdesc_wren : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\ : in STD_LOGIC_VECTOR ( 62 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_full_wrap;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_full_wrap is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo\ : STD_LOGIC;
  signal I_ADDR_CNTL_n_1 : STD_LOGIC;
  signal I_CMD_STATUS_n_30 : STD_LOGIC;
  signal I_CMD_STATUS_n_31 : STD_LOGIC;
  signal I_CMD_STATUS_n_32 : STD_LOGIC;
  signal I_CMD_STATUS_n_33 : STD_LOGIC;
  signal I_CMD_STATUS_n_34 : STD_LOGIC;
  signal I_CMD_STATUS_n_35 : STD_LOGIC;
  signal I_CMD_STATUS_n_36 : STD_LOGIC;
  signal I_CMD_STATUS_n_37 : STD_LOGIC;
  signal I_CMD_STATUS_n_38 : STD_LOGIC;
  signal I_CMD_STATUS_n_39 : STD_LOGIC;
  signal I_CMD_STATUS_n_40 : STD_LOGIC;
  signal I_CMD_STATUS_n_41 : STD_LOGIC;
  signal I_CMD_STATUS_n_42 : STD_LOGIC;
  signal I_CMD_STATUS_n_43 : STD_LOGIC;
  signal I_CMD_STATUS_n_44 : STD_LOGIC;
  signal I_CMD_STATUS_n_45 : STD_LOGIC;
  signal I_MSTR_PCC_n_83 : STD_LOGIC;
  signal I_MSTR_PCC_n_84 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_0 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_14 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_9 : STD_LOGIC;
  signal data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr2rsc_calc_error : STD_LOGIC;
  signal sig_addr_reg_empty : STD_LOGIC;
  signal sig_cmd2mstr_cmd_valid : STD_LOGIC;
  signal sig_cmd2mstr_command : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal sig_cmd_eof_slice : STD_LOGIC;
  signal sig_cmd_tag_slice : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_cmd_type_slice : STD_LOGIC;
  signal sig_coelsc_tag_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_data2addr_stop_req\ : STD_LOGIC;
  signal sig_data2rsc_calc_err : STD_LOGIC;
  signal sig_data2rsc_slverr : STD_LOGIC;
  signal sig_halt_reg_dly3 : STD_LOGIC;
  signal sig_mstr2addr_addr : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal sig_mstr2addr_burst : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_mstr2addr_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_cmd_cmplt : STD_LOGIC;
  signal sig_mstr2data_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_dre_src_align : STD_LOGIC;
  signal sig_mstr2data_eof : STD_LOGIC;
  signal sig_mstr2data_last_strb : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_mstr2data_len : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_mstr2data_saddr_lsb : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal sig_mstr2data_sequential : STD_LOGIC;
  signal sig_mstr2data_tag : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_push_rd_sts_reg : STD_LOGIC;
  signal sig_rd_sts_decerr_reg0 : STD_LOGIC;
  signal sig_rd_sts_tag_reg0 : STD_LOGIC;
  signal sig_rsc2data_ready : STD_LOGIC;
  signal sig_rsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal \sig_rsc2stat_status__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_rsc2stat_status_valid : STD_LOGIC;
  signal \^sig_rst2all_stop_request\ : STD_LOGIC;
  signal sig_stat2rsc_status_ready : STD_LOGIC;
  signal sig_xfer_strt_strb2use_im3 : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
  \in\(0) <= \^in\(0);
  sig_data2addr_stop_req <= \^sig_data2addr_stop_req\;
  sig_rst2all_stop_request <= \^sig_rst2all_stop_request\;
I_ADDR_CNTL: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl
     port map (
      FIFO_Full_reg => I_ADDR_CNTL_n_1,
      SR(0) => SR(0),
      \in\(41) => \^in\(0),
      \in\(40) => sig_mstr2addr_burst(0),
      \in\(39 downto 32) => sig_mstr2data_len(7 downto 0),
      \in\(31 downto 4) => sig_mstr2addr_addr(31 downto 4),
      \in\(3 downto 1) => sig_mstr2data_saddr_lsb(3 downto 1),
      \in\(0) => sig_mstr2data_dre_src_align,
      m_axi_aclk => m_axi_aclk,
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arburst(0) => m_axi_arburst(0),
      m_axi_arlen(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arsize(0) => m_axi_arsize(0),
      m_axi_arvalid => m_axi_arvalid,
      \out\ => sig_addr2data_addr_posted,
      sig_addr2rsc_calc_error => sig_addr2rsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_addr_valid_reg_reg_0 => sig_first_dbeat_reg,
      sig_inhibit_rdy_n => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done_1 => sig_init_done_1,
      sig_init_done_reg => sig_init_done_reg_1,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_posted_to_axi_2_reg_0 => \^sig_data2addr_stop_req\
    );
I_CMD_STATUS: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status_10
     port map (
      D(0) => D(0),
      E(0) => E(0),
      \FSM_onehot_sig_sm_state_reg[4]\ => \FSM_onehot_sig_sm_state_reg[4]\,
      \GEN_MM2S.queue_dout_new_reg[121]\ => \GEN_MM2S.queue_dout_new_reg[121]\,
      \GEN_MM2S.queue_empty_new_reg\ => \GEN_MM2S.queue_empty_new_reg\,
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => SR(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\(0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0) => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\(6 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\(6 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(6 downto 4) => sig_rsc2stat_status(6 downto 4),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(3 downto 0) => \sig_rsc2stat_status__0\(3 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\(63 downto 60) => sig_cmd_tag_slice(3 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\(59 downto 44) => data(15 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\(43) => I_CMD_STATUS_n_30,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\(42) => I_CMD_STATUS_n_31,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\(41) => I_CMD_STATUS_n_32,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\(40) => I_CMD_STATUS_n_33,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\(39) => I_CMD_STATUS_n_34,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\(38) => I_CMD_STATUS_n_35,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\(37) => I_CMD_STATUS_n_36,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\(36) => I_CMD_STATUS_n_37,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\(35) => I_CMD_STATUS_n_38,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\(34) => I_CMD_STATUS_n_39,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\(33) => I_CMD_STATUS_n_40,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\(32) => I_CMD_STATUS_n_41,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\(31) => I_CMD_STATUS_n_42,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\(30) => I_CMD_STATUS_n_43,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\(29) => I_CMD_STATUS_n_44,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\(28) => I_CMD_STATUS_n_45,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\(27) => sig_cmd_eof_slice,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\(26) => sig_cmd_type_slice,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\(25 downto 0) => sig_cmd2mstr_command(25 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0\(62 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\(62 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\(0) => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\(0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\ => I_MSTR_PCC_n_84,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => I_MSTR_PCC_n_83,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ => sig_first_dbeat_reg,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      ch1_ftch_queue_empty => ch1_ftch_queue_empty,
      m_axi_aclk => m_axi_aclk,
      reg_dma_sg_mode => reg_dma_sg_mode,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cntl2s2mm_cmd_tvalid => sig_cntl2s2mm_cmd_tvalid,
      sig_init_done => sig_init_done,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_reg => sig_init_done_reg,
      sig_init_done_reg_0 => sig_init_done_reg_0,
      sig_rd_sts_tag_reg0 => sig_rd_sts_tag_reg0,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_sgcntl2mm2s_halt => sig_sgcntl2mm2s_halt,
      sig_sgcntlr2reg_new_curdesc_wren => sig_sgcntlr2reg_new_curdesc_wren,
      sig_sm_clr_idle_ns => sig_sm_clr_idle_ns,
      sig_sm_clr_idle_reg => sig_sm_clr_idle_reg,
      sig_sm_clr_idle_reg_0 => sig_sm_clr_idle_reg_0,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
I_MSTR_PCC: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc
     port map (
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => sig_first_dbeat_reg,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\(0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\(0),
      \in\(41) => \^in\(0),
      \in\(40) => sig_mstr2addr_burst(0),
      \in\(39 downto 32) => sig_mstr2data_len(7 downto 0),
      \in\(31 downto 4) => sig_mstr2addr_addr(31 downto 4),
      \in\(3 downto 1) => sig_mstr2data_saddr_lsb(3 downto 1),
      \in\(0) => sig_mstr2data_dre_src_align,
      m_axi_aclk => m_axi_aclk,
      sig_calc_error_reg_reg_0(38) => sig_mstr2data_cmd_cmplt,
      sig_calc_error_reg_reg_0(37) => sig_mstr2data_sequential,
      sig_calc_error_reg_reg_0(36) => sig_mstr2data_eof,
      sig_calc_error_reg_reg_0(35 downto 20) => sig_mstr2data_last_strb(15 downto 0),
      sig_calc_error_reg_reg_0(19 downto 4) => sig_xfer_strt_strb2use_im3(15 downto 0),
      sig_calc_error_reg_reg_0(3 downto 0) => sig_mstr2data_tag(3 downto 0),
      sig_cmd2addr_valid_reg_0 => I_ADDR_CNTL_n_1,
      sig_cmd2data_valid_reg_0 => I_RD_DATA_CNTL_n_0,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => I_MSTR_PCC_n_83,
      sig_inhibit_rdy_n => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      \sig_input_tag_reg_reg[3]_0\(63 downto 60) => sig_cmd_tag_slice(3 downto 0),
      \sig_input_tag_reg_reg[3]_0\(59 downto 44) => data(15 downto 0),
      \sig_input_tag_reg_reg[3]_0\(43) => I_CMD_STATUS_n_30,
      \sig_input_tag_reg_reg[3]_0\(42) => I_CMD_STATUS_n_31,
      \sig_input_tag_reg_reg[3]_0\(41) => I_CMD_STATUS_n_32,
      \sig_input_tag_reg_reg[3]_0\(40) => I_CMD_STATUS_n_33,
      \sig_input_tag_reg_reg[3]_0\(39) => I_CMD_STATUS_n_34,
      \sig_input_tag_reg_reg[3]_0\(38) => I_CMD_STATUS_n_35,
      \sig_input_tag_reg_reg[3]_0\(37) => I_CMD_STATUS_n_36,
      \sig_input_tag_reg_reg[3]_0\(36) => I_CMD_STATUS_n_37,
      \sig_input_tag_reg_reg[3]_0\(35) => I_CMD_STATUS_n_38,
      \sig_input_tag_reg_reg[3]_0\(34) => I_CMD_STATUS_n_39,
      \sig_input_tag_reg_reg[3]_0\(33) => I_CMD_STATUS_n_40,
      \sig_input_tag_reg_reg[3]_0\(32) => I_CMD_STATUS_n_41,
      \sig_input_tag_reg_reg[3]_0\(31) => I_CMD_STATUS_n_42,
      \sig_input_tag_reg_reg[3]_0\(30) => I_CMD_STATUS_n_43,
      \sig_input_tag_reg_reg[3]_0\(29) => I_CMD_STATUS_n_44,
      \sig_input_tag_reg_reg[3]_0\(28) => I_CMD_STATUS_n_45,
      \sig_input_tag_reg_reg[3]_0\(27) => sig_cmd_eof_slice,
      \sig_input_tag_reg_reg[3]_0\(26) => sig_cmd_type_slice,
      \sig_input_tag_reg_reg[3]_0\(25 downto 0) => sig_cmd2mstr_command(25 downto 0),
      sig_ld_xfer_reg_tmp_reg_0 => I_RD_DATA_CNTL_n_9,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_reset_reg => sig_reset_reg,
      sig_sm_halt_reg_reg_0 => I_MSTR_PCC_n_84,
      sig_sm_halt_reg_reg_1 => sig_sm_halt_reg_reg
    );
I_RD_DATA_CNTL: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rddata_cntl
     port map (
      FIFO_Full_reg => I_RD_DATA_CNTL_n_0,
      Q(3 downto 0) => sig_coelsc_tag_reg(3 downto 0),
      SR(0) => SR(0),
      \in\(47) => \^in\(0),
      \in\(46) => sig_mstr2data_cmd_cmplt,
      \in\(45) => sig_mstr2data_sequential,
      \in\(44) => sig_mstr2data_eof,
      \in\(43 downto 28) => sig_mstr2data_last_strb(15 downto 0),
      \in\(27 downto 12) => sig_xfer_strt_strb2use_im3(15 downto 0),
      \in\(11 downto 4) => sig_mstr2data_len(7 downto 0),
      \in\(3 downto 0) => sig_mstr2data_tag(3 downto 0),
      m_axi_aclk => m_axi_aclk,
      m_axi_rlast => m_axi_rlast,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      \out\ => sig_addr2data_addr_posted,
      \sig_addr_posted_cntr_reg[0]_0\ => I_RD_DATA_CNTL_n_14,
      sig_coelsc_cmd_cmplt_reg_reg_0 => sig_data2rsc_valid,
      sig_coelsc_cmd_cmplt_reg_reg_1 => sig_coelsc_cmd_cmplt_reg_reg,
      sig_data2rsc_calc_err => sig_data2rsc_calc_err,
      sig_data2rsc_slverr => sig_data2rsc_slverr,
      sig_data2wsc_cmd_cmplt_i_6_0(15 downto 0) => sig_data2wsc_cmd_cmplt_i_6(15 downto 0),
      sig_data2wsc_last_err_reg => sig_data2wsc_last_err_reg,
      \sig_dbeat_cntr_reg[1]_0\ => \sig_dbeat_cntr_reg[1]\,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg,
      \sig_good_mmap_dbeat10_out__0\ => \sig_good_mmap_dbeat10_out__0\,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_halt_reg_reg_0 => \^sig_data2addr_stop_req\,
      sig_halt_reg_reg_1 => sig_halt_reg_reg,
      sig_inhibit_rdy_n => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_reg => I_RD_DATA_CNTL_n_9,
      sig_init_done_2 => sig_init_done_2,
      sig_init_done_reg => sig_init_done_reg_2,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg,
      sig_last_mmap_dbeat => sig_last_mmap_dbeat,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg_reg_0 => sig_next_calc_error_reg_reg,
      sig_next_eof_reg => sig_next_eof_reg,
      sig_next_eof_reg_reg_0 => sig_next_eof_reg_reg,
      \sig_next_strt_strb_reg_reg[6]_0\ => \sig_next_strt_strb_reg_reg[6]\,
      sig_push_rd_sts_reg => sig_push_rd_sts_reg,
      sig_rd_sts_decerr_reg0 => sig_rd_sts_decerr_reg0,
      sig_rd_sts_decerr_reg_reg(0) => sig_rsc2stat_status(5),
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_rst2all_stop_request => \^sig_rst2all_stop_request\,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
I_RD_STATUS_CNTLR: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_status_cntl
     port map (
      D(3 downto 0) => sig_coelsc_tag_reg(3 downto 0),
      m_axi_aclk => m_axi_aclk,
      sig_data2rsc_calc_err => sig_data2rsc_calc_err,
      sig_data2rsc_slverr => sig_data2rsc_slverr,
      sig_push_rd_sts_reg => sig_push_rd_sts_reg,
      sig_rd_sts_decerr_reg0 => sig_rd_sts_decerr_reg0,
      sig_rd_sts_reg_full_reg_0(0) => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo\,
      sig_rd_sts_slverr_reg_reg_0(6 downto 4) => sig_rsc2stat_status(6 downto 4),
      sig_rd_sts_slverr_reg_reg_0(3 downto 0) => \sig_rsc2stat_status__0\(3 downto 0),
      sig_rd_sts_tag_reg0 => sig_rd_sts_tag_reg0,
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
I_RESET: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset_11
     port map (
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      sig_addr2rsc_calc_error => sig_addr2rsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_cntlr2rst_halt_cmplt => sig_cntlr2rst_halt_cmplt,
      sig_data2addr_stop_req => \^sig_data2addr_stop_req\,
      sig_halt_cmplt_reg_0 => sig_halt_cmplt_reg,
      sig_halt_cmplt_reg_1 => sig_halt_cmplt_reg_0,
      sig_halt_cmplt_reg_2 => sig_halt_cmplt_reg_1,
      sig_halt_cmplt_reg_3 => I_RD_DATA_CNTL_n_14,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_halt_request0 => sig_halt_request0,
      sig_rst2all_stop_request => \^sig_rst2all_stop_request\,
      sig_rst2sgcntl_halt => sig_rst2sgcntl_halt,
      sig_s_h_halt_reg_reg_0 => sig_s_h_halt_reg_reg,
      sig_sgcntl2rst_halt_cmplt => sig_sgcntl2rst_halt_cmplt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_full_wrap is
  port (
    m_axi_wvalid : out STD_LOGIC;
    sig_s_h_halt_reg : out STD_LOGIC;
    sig_reset_reg : out STD_LOGIC;
    m_axi_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    sig_next_eof_reg : out STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    \FSM_onehot_sig_pcc_sm_state_reg[0]\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : out STD_LOGIC;
    cntlr2reg_interr_set0 : out STD_LOGIC;
    sig_halt_cmplt_reg : out STD_LOGIC;
    sig_halt_cmplt_reg_0 : out STD_LOGIC;
    sig_ftch_sm_state_ns1 : out STD_LOGIC;
    sig_init_reg_reg : out STD_LOGIC;
    sig_init_reg_reg_0 : out STD_LOGIC;
    sig_init_reg_reg_1 : out STD_LOGIC;
    sig_init_reg_reg_2 : out STD_LOGIC;
    sig_init_reg_reg_3 : out STD_LOGIC;
    sig_init_reg_reg_4 : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    \sig_good_mmap_dbeat10_out__0\ : out STD_LOGIC;
    sig_last_mmap_dbeat : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3 : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    \sig_dbeat_cntr_reg[3]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_s_h_halt_reg_reg : in STD_LOGIC;
    reg_dma_sg_mode : in STD_LOGIC;
    sig_halt_status : in STD_LOGIC;
    sig_dm_mm2s_err : in STD_LOGIC;
    \FSM_onehot_sig_sm_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_sig_sm_state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dm_mm2s_halt_cmplt : in STD_LOGIC;
    sig_halt_status_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sig_ftch_sm_state_reg[1]\ : in STD_LOGIC;
    sig_dm_mm2s_cmd_tready : in STD_LOGIC;
    ch1_ftch_queue_empty : in STD_LOGIC;
    sig_first_dbeat_reg : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    sig_init_done_2 : in STD_LOGIC;
    sig_init_done_3 : in STD_LOGIC;
    sig_init_done_4 : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sgcntl2mm2s_halt : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wready : in STD_LOGIC;
    sig_data2wsc_last_err_reg : in STD_LOGIC;
    sig_data2wsc_last_err_reg_0 : in STD_LOGIC;
    m_axi_rready_0 : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    sig_last_mmap_dbeat_reg_reg : in STD_LOGIC;
    sig_init_done_5 : in STD_LOGIC;
    sig_init_done_6 : in STD_LOGIC;
    sig_init_done_7 : in STD_LOGIC;
    sig_init_done_8 : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    sig_data2wsc_cmd_cmplt_i_3 : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    sig_cntl2s2mm_cmd_tvalid : in STD_LOGIC;
    sig_sgcntlr2reg_new_curdesc_wren : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\ : in STD_LOGIC_VECTOR ( 62 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_full_wrap;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_full_wrap is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_INCLUDE_PCC.I_MSTR_PCC_n_53\ : STD_LOGIC;
  signal \GEN_INCLUDE_PCC.I_MSTR_PCC_n_54\ : STD_LOGIC;
  signal \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.sig_wr_fifo\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done\ : STD_LOGIC;
  signal \^gen_omit_indet_btt.sig_tlast_error_reg_reg\ : STD_LOGIC;
  signal I_ADDR_CNTL_n_1 : STD_LOGIC;
  signal I_ADDR_CNTL_n_7 : STD_LOGIC;
  signal I_CMD_STATUS_n_17 : STD_LOGIC;
  signal I_CMD_STATUS_n_18 : STD_LOGIC;
  signal I_CMD_STATUS_n_19 : STD_LOGIC;
  signal I_CMD_STATUS_n_20 : STD_LOGIC;
  signal I_CMD_STATUS_n_42 : STD_LOGIC;
  signal I_CMD_STATUS_n_43 : STD_LOGIC;
  signal I_CMD_STATUS_n_44 : STD_LOGIC;
  signal I_CMD_STATUS_n_45 : STD_LOGIC;
  signal I_CMD_STATUS_n_46 : STD_LOGIC;
  signal I_CMD_STATUS_n_47 : STD_LOGIC;
  signal I_CMD_STATUS_n_48 : STD_LOGIC;
  signal I_CMD_STATUS_n_49 : STD_LOGIC;
  signal I_CMD_STATUS_n_50 : STD_LOGIC;
  signal I_CMD_STATUS_n_51 : STD_LOGIC;
  signal I_CMD_STATUS_n_52 : STD_LOGIC;
  signal I_CMD_STATUS_n_53 : STD_LOGIC;
  signal I_CMD_STATUS_n_54 : STD_LOGIC;
  signal I_CMD_STATUS_n_55 : STD_LOGIC;
  signal I_CMD_STATUS_n_56 : STD_LOGIC;
  signal I_CMD_STATUS_n_57 : STD_LOGIC;
  signal I_S2MM_MMAP_SKID_BUF_n_6 : STD_LOGIC;
  signal \I_WRESP_STATUS_FIFO/sig_init_done\ : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_0 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_12 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_14 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_16 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_14 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_18 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_19 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_20 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_7 : STD_LOGIC;
  signal data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in3_in : STD_LOGIC;
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr_posted_cntr_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_cmd2mstr_cmd_valid : STD_LOGIC;
  signal sig_cmd2mstr_command : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal sig_cmd_eof_slice : STD_LOGIC;
  signal sig_cmd_tag_slice : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_cmd_type_slice : STD_LOGIC;
  signal sig_coelsc_tag_reg0 : STD_LOGIC;
  signal sig_data2skid_wlast : STD_LOGIC;
  signal sig_data2wsc_calc_err : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt : STD_LOGIC;
  signal sig_data2wsc_last_err : STD_LOGIC;
  signal sig_data2wsc_tag : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sig_good_mmap_dbeat12_out__0\ : STD_LOGIC;
  signal sig_halt_reg : STD_LOGIC;
  signal sig_halt_reg_dly3 : STD_LOGIC;
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_mstr2addr_addr : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal sig_mstr2addr_burst : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_mstr2addr_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_cmd_last : STD_LOGIC;
  signal sig_mstr2data_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_eof : STD_LOGIC;
  signal sig_mstr2data_last_strb : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_mstr2data_len : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_mstr2data_saddr_lsb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_mstr2data_sequential : STD_LOGIC;
  signal sig_mstr2data_tag : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_push_to_wsc : STD_LOGIC;
  signal \^sig_reset_reg\ : STD_LOGIC;
  signal \^sig_s_h_halt_reg\ : STD_LOGIC;
  signal sig_skid2data_wready : STD_LOGIC;
  signal sig_stat2wsc_status_ready : STD_LOGIC;
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_tlast_err_stop : STD_LOGIC;
  signal sig_wdc_status_going_full : STD_LOGIC;
  signal sig_wsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal \sig_wsc2stat_status__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_wsc2stat_status_valid : STD_LOGIC;
  signal sig_wstrb_demux_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_xfer_strt_strb2use_im3 : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
  \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ <= \^gen_omit_indet_btt.sig_tlast_error_reg_reg\;
  \in\(0) <= \^in\(0);
  sig_reset_reg <= \^sig_reset_reg\;
  sig_s_h_halt_reg <= \^sig_s_h_halt_reg\;
\GEN_INCLUDE_PCC.I_MSTR_PCC\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc__parameterized0\
     port map (
      \FSM_onehot_sig_pcc_sm_state_reg[0]_0\ => \FSM_onehot_sig_pcc_sm_state_reg[0]\,
      \FSM_onehot_sig_sm_state_reg[1]\(0) => \FSM_onehot_sig_sm_state_reg[1]\(0),
      \FSM_onehot_sig_sm_state_reg[1]_0\(0) => \FSM_onehot_sig_sm_state_reg[1]_0\(0),
      \FSM_onehot_sig_sm_state_reg[1]_1\ => \^gen_omit_indet_btt.sig_tlast_error_reg_reg\,
      Q(63 downto 60) => sig_cmd_tag_slice(3 downto 0),
      Q(59 downto 44) => data(15 downto 0),
      Q(43) => I_CMD_STATUS_n_42,
      Q(42) => I_CMD_STATUS_n_43,
      Q(41) => I_CMD_STATUS_n_44,
      Q(40) => I_CMD_STATUS_n_45,
      Q(39) => I_CMD_STATUS_n_46,
      Q(38) => I_CMD_STATUS_n_47,
      Q(37) => I_CMD_STATUS_n_48,
      Q(36) => I_CMD_STATUS_n_49,
      Q(35) => I_CMD_STATUS_n_50,
      Q(34) => I_CMD_STATUS_n_51,
      Q(33) => I_CMD_STATUS_n_52,
      Q(32) => I_CMD_STATUS_n_53,
      Q(31) => I_CMD_STATUS_n_54,
      Q(30) => I_CMD_STATUS_n_55,
      Q(29) => I_CMD_STATUS_n_56,
      Q(28) => I_CMD_STATUS_n_57,
      Q(27) => sig_cmd_eof_slice,
      Q(26) => sig_cmd_type_slice,
      Q(25 downto 0) => sig_cmd2mstr_command(25 downto 0),
      SR(0) => \^sig_reset_reg\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => sig_first_dbeat_reg,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\(0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\(0),
      cntlr2reg_interr_set0 => cntlr2reg_interr_set0,
      \in\(46) => sig_mstr2data_cmd_last,
      \in\(45) => sig_mstr2data_sequential,
      \in\(44) => sig_mstr2data_eof,
      \in\(43 downto 28) => sig_mstr2data_last_strb(15 downto 0),
      \in\(27 downto 12) => sig_xfer_strt_strb2use_im3(15 downto 0),
      \in\(11 downto 4) => sig_mstr2data_len(7 downto 0),
      \in\(3 downto 0) => sig_mstr2data_tag(3 downto 0),
      m_axi_aclk => m_axi_aclk,
      \sig_addr_cntr_im0_msh_reg[15]_0\(31 downto 4) => sig_mstr2addr_addr(31 downto 4),
      \sig_addr_cntr_im0_msh_reg[15]_0\(3 downto 0) => sig_mstr2data_saddr_lsb(3 downto 0),
      sig_calc_error_reg_reg_0 => \^in\(0),
      sig_cmd2addr_valid_reg_0 => I_ADDR_CNTL_n_1,
      sig_cmd2data_valid_reg_0 => I_WR_DATA_CNTL_n_0,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \GEN_INCLUDE_PCC.I_MSTR_PCC_n_53\,
      sig_dm_mm2s_err => sig_dm_mm2s_err,
      sig_inhibit_rdy_n => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_ld_xfer_reg_tmp_reg_0 => I_WR_DATA_CNTL_n_14,
      sig_mstr2addr_burst(0) => sig_mstr2addr_burst(0),
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_sm_halt_reg_reg_0 => \GEN_INCLUDE_PCC.I_MSTR_PCC_n_54\
    );
I_ADDR_CNTL: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl__parameterized0\
     port map (
      FIFO_Full_reg => I_ADDR_CNTL_n_1,
      Q(0) => sig_addr_posted_cntr_reg(0),
      SR(0) => SR(0),
      \in\(41) => \^in\(0),
      \in\(40) => sig_mstr2addr_burst(0),
      \in\(39 downto 32) => sig_mstr2data_len(7 downto 0),
      \in\(31 downto 4) => sig_mstr2addr_addr(31 downto 4),
      \in\(3 downto 0) => sig_mstr2data_saddr_lsb(3 downto 0),
      m_axi_aclk => m_axi_aclk,
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awburst(0) => m_axi_awburst(0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awsize(0) => m_axi_awsize(0),
      m_axi_awvalid => m_axi_awvalid,
      \out\ => sig_addr2data_addr_posted,
      sig_addr_valid_reg_reg_0 => sig_first_dbeat_reg,
      sig_calc_error_reg_reg_0 => I_ADDR_CNTL_n_7,
      sig_halt_reg => sig_halt_reg,
      sig_inhibit_rdy_n => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\,
      sig_init_done_reg => I_CMD_STATUS_n_19,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_posted_to_axi_2_reg_0 => \^gen_omit_indet_btt.sig_tlast_error_reg_reg\
    );
I_CMD_STATUS: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status
     port map (
      D(6 downto 4) => sig_wsc2stat_status(6 downto 4),
      D(3 downto 0) => \sig_wsc2stat_status__0\(3 downto 0),
      E(0) => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo\,
      \FSM_sequential_sig_ftch_sm_state_reg[1]\ => \FSM_sequential_sig_ftch_sm_state_reg[1]\,
      Q(63 downto 60) => sig_cmd_tag_slice(3 downto 0),
      Q(59 downto 44) => data(15 downto 0),
      Q(43) => I_CMD_STATUS_n_42,
      Q(42) => I_CMD_STATUS_n_43,
      Q(41) => I_CMD_STATUS_n_44,
      Q(40) => I_CMD_STATUS_n_45,
      Q(39) => I_CMD_STATUS_n_46,
      Q(38) => I_CMD_STATUS_n_47,
      Q(37) => I_CMD_STATUS_n_48,
      Q(36) => I_CMD_STATUS_n_49,
      Q(35) => I_CMD_STATUS_n_50,
      Q(34) => I_CMD_STATUS_n_51,
      Q(33) => I_CMD_STATUS_n_52,
      Q(32) => I_CMD_STATUS_n_53,
      Q(31) => I_CMD_STATUS_n_54,
      Q(30) => I_CMD_STATUS_n_55,
      Q(29) => I_CMD_STATUS_n_56,
      Q(28) => I_CMD_STATUS_n_57,
      Q(27) => sig_cmd_eof_slice,
      Q(26) => sig_cmd_type_slice,
      Q(25 downto 0) => sig_cmd2mstr_command(25 downto 0),
      SR(0) => SR(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\(0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\(6 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\(6 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\(62 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\(62 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\(0) => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\(0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\(0) => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\(0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2\ => \GEN_INCLUDE_PCC.I_MSTR_PCC_n_54\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ => \GEN_INCLUDE_PCC.I_MSTR_PCC_n_53\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\,
      ch1_ftch_queue_empty => ch1_ftch_queue_empty,
      m_axi_aclk => m_axi_aclk,
      reg_dma_sg_mode => reg_dma_sg_mode,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3 => I_CMD_STATUS_n_17,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_4 => I_CMD_STATUS_n_18,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_5 => I_CMD_STATUS_n_19,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_6 => I_CMD_STATUS_n_20,
      sig_cntl2s2mm_cmd_tvalid => sig_cntl2s2mm_cmd_tvalid,
      sig_coelsc_tag_reg0 => sig_coelsc_tag_reg0,
      sig_dm_mm2s_cmd_tready => sig_dm_mm2s_cmd_tready,
      sig_ftch_sm_state_ns1 => sig_ftch_sm_state_ns1,
      sig_halt_status => sig_halt_status,
      sig_init_done => sig_init_done,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_1 => sig_init_done_1,
      sig_init_done_10 => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done\,
      sig_init_done_11 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\,
      sig_init_done_12 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_done_2 => sig_init_done_2,
      sig_init_done_3 => sig_init_done_3,
      sig_init_done_4 => sig_init_done_4,
      sig_init_done_5 => sig_init_done_5,
      sig_init_done_6 => sig_init_done_6,
      sig_init_done_7 => sig_init_done_7,
      sig_init_done_8 => sig_init_done_8,
      sig_init_done_9 => \I_WRESP_STATUS_FIFO/sig_init_done\,
      sig_init_done_reg => sig_first_dbeat_reg,
      sig_init_reg_reg(0) => \^sig_reset_reg\,
      sig_init_reg_reg_0 => sig_init_reg_reg,
      sig_init_reg_reg_1 => sig_init_reg_reg_0,
      sig_init_reg_reg_2 => sig_init_reg_reg_1,
      sig_init_reg_reg_3 => sig_init_reg_reg_2,
      sig_init_reg_reg_4 => sig_init_reg_reg_3,
      sig_init_reg_reg_5 => sig_init_reg_reg_4,
      sig_sgcntl2mm2s_halt => sig_sgcntl2mm2s_halt,
      sig_sgcntlr2reg_new_curdesc_wren => sig_sgcntlr2reg_new_curdesc_wren,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
I_RESET: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset
     port map (
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      sig_dm_mm2s_halt_cmplt => sig_dm_mm2s_halt_cmplt,
      sig_halt_cmplt_reg_0 => sig_halt_cmplt_reg,
      sig_halt_cmplt_reg_1 => sig_halt_cmplt_reg_0,
      sig_halt_cmplt_reg_2 => I_ADDR_CNTL_n_7,
      sig_halt_cmplt_reg_3 => I_WR_STATUS_CNTLR_n_19,
      sig_halt_cmplt_reg_4 => I_WR_DATA_CNTL_n_16,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_halt_status => sig_halt_status,
      sig_halt_status_reg(0) => sig_halt_status_reg(0),
      sig_s_h_halt_reg => \^sig_s_h_halt_reg\,
      sig_s_h_halt_reg_reg_0 => sig_s_h_halt_reg_reg
    );
I_S2MM_MMAP_SKID_BUF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid2mm_buf
     port map (
      D(15 downto 0) => sig_wstrb_demux_out(15 downto 0),
      Q(15 downto 0) => sig_strb_skid_reg(15 downto 0),
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      m_axi_rdata(127 downto 0) => m_axi_rdata(127 downto 0),
      m_axi_wdata(127 downto 0) => m_axi_wdata(127 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(15 downto 0) => m_axi_wstrb(15 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      \out\ => p_0_in3_in,
      sig_data2skid_wlast => sig_data2skid_wlast,
      \sig_good_mmap_dbeat12_out__0\ => \sig_good_mmap_dbeat12_out__0\,
      sig_last_skid_mux_out => sig_last_skid_mux_out,
      sig_last_skid_reg => sig_last_skid_reg,
      sig_m_valid_out_reg_0 => I_WR_DATA_CNTL_n_12,
      \sig_next_tag_reg[3]_i_3\ => \^gen_omit_indet_btt.sig_tlast_error_reg_reg\,
      sig_s_ready_out_reg_0 => sig_skid2data_wready,
      sig_s_ready_out_reg_1 => I_S2MM_MMAP_SKID_BUF_n_6,
      sig_s_ready_out_reg_2(0) => \^sig_reset_reg\,
      sig_s_ready_out_reg_3 => sig_first_dbeat_reg,
      \sig_strb_reg_out_reg[15]_0\(15 downto 0) => sig_strb_skid_mux_out(15 downto 0)
    );
I_WR_DATA_CNTL: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wrdata_cntl
     port map (
      D(15 downto 0) => sig_wstrb_demux_out(15 downto 0),
      FIFO_Full_reg => I_WR_DATA_CNTL_n_0,
      \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0\ => I_WR_STATUS_CNTLR_n_7,
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0\ => \^gen_omit_indet_btt.sig_tlast_error_reg_reg\,
      Q(15 downto 0) => Q(15 downto 0),
      SR(0) => SR(0),
      \USE_SRL_FIFO.sig_wr_fifo\ => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.sig_wr_fifo\,
      \in\(0) => sig_data2wsc_tag(3),
      \in\(1) => sig_data2wsc_tag(2),
      \in\(2) => sig_data2wsc_tag(1),
      \in\(3) => sig_data2wsc_tag(0),
      \in\(4) => sig_data2wsc_calc_err,
      \in\(5) => sig_data2wsc_last_err,
      \in\(6) => sig_data2wsc_cmd_cmplt,
      m_axi_aclk => m_axi_aclk,
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rready_0 => m_axi_rready_0,
      m_axi_rready_1 => I_WR_STATUS_CNTLR_n_14,
      m_axi_rvalid => m_axi_rvalid,
      \out\ => sig_addr2data_addr_posted,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_data2skid_wlast => sig_data2skid_wlast,
      sig_data2wsc_cmd_cmplt_i_3 => sig_data2wsc_cmd_cmplt_i_3,
      sig_data2wsc_last_err_reg_0 => sig_data2wsc_last_err_reg,
      sig_data2wsc_last_err_reg_1 => sig_data2wsc_last_err_reg_0,
      \sig_data2wsc_tag_reg[0]_0\ => I_WR_STATUS_CNTLR_n_18,
      \sig_dbeat_cntr_reg[3]_0\ => \sig_dbeat_cntr_reg[3]\,
      sig_dqual_reg_empty_reg_0 => sig_skid2data_wready,
      sig_dqual_reg_empty_reg_1 => I_WR_STATUS_CNTLR_n_20,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg,
      \sig_good_mmap_dbeat10_out__0\ => \sig_good_mmap_dbeat10_out__0\,
      \sig_good_mmap_dbeat12_out__0\ => \sig_good_mmap_dbeat12_out__0\,
      sig_halt_reg => sig_halt_reg,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_inhibit_rdy_n => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_0 => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_reg => I_WR_DATA_CNTL_n_14,
      sig_init_done => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_done_reg => I_CMD_STATUS_n_20,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg,
      sig_last_mmap_dbeat => sig_last_mmap_dbeat,
      sig_last_mmap_dbeat_reg_reg_0 => sig_last_mmap_dbeat_reg_reg,
      sig_last_mmap_dbeat_reg_reg_1 => I_S2MM_MMAP_SKID_BUF_n_6,
      sig_last_reg_out_reg => p_0_in3_in,
      sig_last_skid_mux_out => sig_last_skid_mux_out,
      sig_last_skid_reg => sig_last_skid_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg_reg_0 => I_WR_DATA_CNTL_n_12,
      sig_next_calc_error_reg_reg_1 => I_WR_DATA_CNTL_n_16,
      sig_next_calc_error_reg_reg_2(47) => \^in\(0),
      sig_next_calc_error_reg_reg_2(46) => sig_mstr2data_cmd_last,
      sig_next_calc_error_reg_reg_2(45) => sig_mstr2data_sequential,
      sig_next_calc_error_reg_reg_2(44) => sig_mstr2data_eof,
      sig_next_calc_error_reg_reg_2(43 downto 28) => sig_mstr2data_last_strb(15 downto 0),
      sig_next_calc_error_reg_reg_2(27 downto 12) => sig_xfer_strt_strb2use_im3(15 downto 0),
      sig_next_calc_error_reg_reg_2(11 downto 4) => sig_mstr2data_len(7 downto 0),
      sig_next_calc_error_reg_reg_2(3 downto 0) => sig_mstr2data_tag(3 downto 0),
      sig_next_eof_reg => sig_next_eof_reg,
      \sig_next_last_strb_reg_reg[15]_0\(15 downto 0) => sig_strb_skid_mux_out(15 downto 0),
      sig_push_to_wsc => sig_push_to_wsc,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      \sig_strb_reg_out_reg[15]\(15 downto 0) => sig_strb_skid_reg(15 downto 0),
      sig_tlast_err_stop => sig_tlast_err_stop,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
I_WR_STATUS_CNTLR: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wr_status_cntl
     port map (
      D(6 downto 4) => sig_wsc2stat_status(6 downto 4),
      D(3 downto 0) => \sig_wsc2stat_status__0\(3 downto 0),
      E(0) => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo\,
      FIFO_Full_reg => I_WR_STATUS_CNTLR_n_7,
      Q(0) => sig_addr_posted_cntr_reg(0),
      SR(0) => SR(0),
      \USE_SRL_FIFO.sig_wr_fifo\ => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.sig_wr_fifo\,
      \in\(0) => sig_data2wsc_tag(3),
      \in\(1) => sig_data2wsc_tag(2),
      \in\(2) => sig_data2wsc_tag(1),
      \in\(3) => sig_data2wsc_tag(0),
      \in\(4) => sig_data2wsc_calc_err,
      \in\(5) => sig_data2wsc_last_err,
      \in\(6) => sig_data2wsc_cmd_cmplt,
      m_axi_aclk => m_axi_aclk,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      \out\ => sig_addr2data_addr_posted,
      \sig_addr_posted_cntr_reg[1]_0\ => I_WR_STATUS_CNTLR_n_19,
      sig_coelsc_tag_reg0 => sig_coelsc_tag_reg0,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_reg => sig_halt_reg,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_halt_reg_reg_0 => I_WR_STATUS_CNTLR_n_14,
      sig_halt_reg_reg_1 => I_WR_STATUS_CNTLR_n_20,
      sig_inhibit_rdy_n => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_reg => I_WR_STATUS_CNTLR_n_18,
      sig_init_done => \I_WRESP_STATUS_FIFO/sig_init_done\,
      sig_init_done_0 => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done\,
      sig_init_done_reg => I_CMD_STATUS_n_17,
      sig_init_done_reg_0 => I_CMD_STATUS_n_18,
      sig_next_calc_error_reg_i_5 => \^gen_omit_indet_btt.sig_tlast_error_reg_reg\,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_s_h_halt_reg => \^sig_s_h_halt_reg\,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_tlast_err_stop => sig_tlast_err_stop,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_s2mm_basic_wrap is
  port (
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_awvalid : out STD_LOGIC;
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 27 downto 0 );
    sig_init_done_1 : out STD_LOGIC;
    s_axis_updt_cmd_tready : out STD_LOGIC;
    sig_init_done_2 : out STD_LOGIC;
    sig_init_done_3 : out STD_LOGIC;
    sig_init_done_4 : out STD_LOGIC;
    updt_decerr_i : out STD_LOGIC;
    updt_interr_i : out STD_LOGIC;
    updt_slverr_i : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    follower_full_mm2s0 : out STD_LOGIC;
    m_axi_sg_wready_0 : out STD_LOGIC;
    m_axi_sg_wlast : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\ : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_done_reg : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_init_done_reg_1 : in STD_LOGIC;
    sig_init_done_reg_2 : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    s_axis_updt_cmd_tvalid : in STD_LOGIC;
    m_axis_updt_sts_tready : in STD_LOGIC;
    ch1_updt_active : in STD_LOGIC;
    follower_full_mm2s : in STD_LOGIC;
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg\ : in STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\ : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_s2mm_basic_wrap;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_s2mm_basic_wrap is
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal I_ADDR_CNTL_n_32 : STD_LOGIC;
  signal I_CMD_STATUS_n_10 : STD_LOGIC;
  signal I_CMD_STATUS_n_11 : STD_LOGIC;
  signal I_CMD_STATUS_n_12 : STD_LOGIC;
  signal I_CMD_STATUS_n_13 : STD_LOGIC;
  signal I_CMD_STATUS_n_14 : STD_LOGIC;
  signal I_CMD_STATUS_n_15 : STD_LOGIC;
  signal I_CMD_STATUS_n_16 : STD_LOGIC;
  signal I_CMD_STATUS_n_17 : STD_LOGIC;
  signal I_CMD_STATUS_n_18 : STD_LOGIC;
  signal I_CMD_STATUS_n_19 : STD_LOGIC;
  signal I_CMD_STATUS_n_20 : STD_LOGIC;
  signal I_CMD_STATUS_n_21 : STD_LOGIC;
  signal I_CMD_STATUS_n_22 : STD_LOGIC;
  signal I_CMD_STATUS_n_23 : STD_LOGIC;
  signal I_CMD_STATUS_n_24 : STD_LOGIC;
  signal I_CMD_STATUS_n_25 : STD_LOGIC;
  signal I_CMD_STATUS_n_26 : STD_LOGIC;
  signal I_CMD_STATUS_n_27 : STD_LOGIC;
  signal I_CMD_STATUS_n_28 : STD_LOGIC;
  signal I_CMD_STATUS_n_29 : STD_LOGIC;
  signal I_CMD_STATUS_n_30 : STD_LOGIC;
  signal I_CMD_STATUS_n_31 : STD_LOGIC;
  signal I_CMD_STATUS_n_32 : STD_LOGIC;
  signal I_CMD_STATUS_n_33 : STD_LOGIC;
  signal I_CMD_STATUS_n_34 : STD_LOGIC;
  signal I_CMD_STATUS_n_35 : STD_LOGIC;
  signal I_CMD_STATUS_n_36 : STD_LOGIC;
  signal I_CMD_STATUS_n_37 : STD_LOGIC;
  signal I_MSTR_SCC_n_10 : STD_LOGIC;
  signal I_MSTR_SCC_n_11 : STD_LOGIC;
  signal I_MSTR_SCC_n_12 : STD_LOGIC;
  signal I_MSTR_SCC_n_13 : STD_LOGIC;
  signal I_MSTR_SCC_n_14 : STD_LOGIC;
  signal I_MSTR_SCC_n_15 : STD_LOGIC;
  signal I_MSTR_SCC_n_16 : STD_LOGIC;
  signal I_MSTR_SCC_n_17 : STD_LOGIC;
  signal I_MSTR_SCC_n_18 : STD_LOGIC;
  signal I_MSTR_SCC_n_19 : STD_LOGIC;
  signal I_MSTR_SCC_n_2 : STD_LOGIC;
  signal I_MSTR_SCC_n_20 : STD_LOGIC;
  signal I_MSTR_SCC_n_21 : STD_LOGIC;
  signal I_MSTR_SCC_n_22 : STD_LOGIC;
  signal I_MSTR_SCC_n_23 : STD_LOGIC;
  signal I_MSTR_SCC_n_24 : STD_LOGIC;
  signal I_MSTR_SCC_n_25 : STD_LOGIC;
  signal I_MSTR_SCC_n_26 : STD_LOGIC;
  signal I_MSTR_SCC_n_27 : STD_LOGIC;
  signal I_MSTR_SCC_n_28 : STD_LOGIC;
  signal I_MSTR_SCC_n_29 : STD_LOGIC;
  signal I_MSTR_SCC_n_3 : STD_LOGIC;
  signal I_MSTR_SCC_n_30 : STD_LOGIC;
  signal I_MSTR_SCC_n_31 : STD_LOGIC;
  signal I_MSTR_SCC_n_32 : STD_LOGIC;
  signal I_MSTR_SCC_n_33 : STD_LOGIC;
  signal I_MSTR_SCC_n_5 : STD_LOGIC;
  signal I_MSTR_SCC_n_7 : STD_LOGIC;
  signal I_MSTR_SCC_n_8 : STD_LOGIC;
  signal I_MSTR_SCC_n_9 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_6 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_10 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_11 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_4 : STD_LOGIC;
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr2wsc_cmd_fifo_empty : STD_LOGIC;
  signal sig_btt_is_zero : STD_LOGIC;
  signal sig_calc2dm_calc_err : STD_LOGIC;
  signal sig_cmd_reg_empty : STD_LOGIC;
  signal sig_coelsc_okay_reg : STD_LOGIC;
  signal sig_data2all_tlast_error : STD_LOGIC;
  signal sig_data2wsc_calc_err : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt : STD_LOGIC;
  signal sig_data2wsc_last_err : STD_LOGIC;
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_load_input_cmd : STD_LOGIC;
  signal sig_mstr2data_cmd_valid : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal sig_push_addr_reg1_out : STD_LOGIC;
  signal sig_push_to_wsc : STD_LOGIC;
  signal sig_stat2wsc_status_ready : STD_LOGIC;
  signal sig_tlast_err_stop : STD_LOGIC;
  signal sig_wsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal sig_wsc2stat_status_valid : STD_LOGIC;
begin
I_ADDR_CNTL: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_addr_cntl__parameterized0\
     port map (
      Q(26) => I_MSTR_SCC_n_7,
      Q(25) => I_MSTR_SCC_n_8,
      Q(24) => I_MSTR_SCC_n_9,
      Q(23) => I_MSTR_SCC_n_10,
      Q(22) => I_MSTR_SCC_n_11,
      Q(21) => I_MSTR_SCC_n_12,
      Q(20) => I_MSTR_SCC_n_13,
      Q(19) => I_MSTR_SCC_n_14,
      Q(18) => I_MSTR_SCC_n_15,
      Q(17) => I_MSTR_SCC_n_16,
      Q(16) => I_MSTR_SCC_n_17,
      Q(15) => I_MSTR_SCC_n_18,
      Q(14) => I_MSTR_SCC_n_19,
      Q(13) => I_MSTR_SCC_n_20,
      Q(12) => I_MSTR_SCC_n_21,
      Q(11) => I_MSTR_SCC_n_22,
      Q(10) => I_MSTR_SCC_n_23,
      Q(9) => I_MSTR_SCC_n_24,
      Q(8) => I_MSTR_SCC_n_25,
      Q(7) => I_MSTR_SCC_n_26,
      Q(6) => I_MSTR_SCC_n_27,
      Q(5) => I_MSTR_SCC_n_28,
      Q(4) => I_MSTR_SCC_n_29,
      Q(3) => I_MSTR_SCC_n_30,
      Q(2) => I_MSTR_SCC_n_31,
      Q(1) => I_MSTR_SCC_n_32,
      Q(0) => I_MSTR_SCC_n_33,
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_awaddr(27 downto 0) => m_axi_sg_awaddr(27 downto 0),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(0) => m_axi_sg_awsize(0),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      \out\ => sig_addr2data_addr_posted,
      sig_addr2wsc_cmd_fifo_empty => sig_addr2wsc_cmd_fifo_empty,
      sig_addr_reg_empty_reg_0 => I_ADDR_CNTL_n_32,
      sig_addr_valid_reg_reg_0 => I_MSTR_SCC_n_5,
      sig_calc2dm_calc_err => sig_calc2dm_calc_err,
      \sig_cmd_addr_reg_reg[3]\ => \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\,
      sig_data2all_tlast_error => sig_data2all_tlast_error,
      \sig_next_addr_reg_reg[3]_0\ => I_MSTR_SCC_n_2,
      sig_posted_to_axi_2_reg_0 => I_MSTR_SCC_n_3,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out
    );
I_CMD_STATUS: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_cmd_status
     port map (
      D(3) => sig_coelsc_okay_reg,
      D(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      Q(27) => I_CMD_STATUS_n_10,
      Q(26) => I_CMD_STATUS_n_11,
      Q(25) => I_CMD_STATUS_n_12,
      Q(24) => I_CMD_STATUS_n_13,
      Q(23) => I_CMD_STATUS_n_14,
      Q(22) => I_CMD_STATUS_n_15,
      Q(21) => I_CMD_STATUS_n_16,
      Q(20) => I_CMD_STATUS_n_17,
      Q(19) => I_CMD_STATUS_n_18,
      Q(18) => I_CMD_STATUS_n_19,
      Q(17) => I_CMD_STATUS_n_20,
      Q(16) => I_CMD_STATUS_n_21,
      Q(15) => I_CMD_STATUS_n_22,
      Q(14) => I_CMD_STATUS_n_23,
      Q(13) => I_CMD_STATUS_n_24,
      Q(12) => I_CMD_STATUS_n_25,
      Q(11) => I_CMD_STATUS_n_26,
      Q(10) => I_CMD_STATUS_n_27,
      Q(9) => I_CMD_STATUS_n_28,
      Q(8) => I_CMD_STATUS_n_29,
      Q(7) => I_CMD_STATUS_n_30,
      Q(6) => I_CMD_STATUS_n_31,
      Q(5) => I_CMD_STATUS_n_32,
      Q(4) => I_CMD_STATUS_n_33,
      Q(3) => I_CMD_STATUS_n_34,
      Q(2) => I_CMD_STATUS_n_35,
      Q(1) => I_CMD_STATUS_n_36,
      Q(0) => I_CMD_STATUS_n_37,
      SR(0) => SR(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\ => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(26 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(26 downto 0),
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\,
      m_axi_aclk => m_axi_aclk,
      m_axis_updt_sts_tready => m_axis_updt_sts_tready,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      s_axis_updt_cmd_tvalid => s_axis_updt_cmd_tvalid,
      sig_addr2wsc_cmd_fifo_empty => sig_addr2wsc_cmd_fifo_empty,
      sig_btt_is_zero => sig_btt_is_zero,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_data2all_tlast_error => sig_data2all_tlast_error,
      sig_init_done_1 => sig_init_done_1,
      sig_init_done_2 => sig_init_done_2,
      sig_init_done_reg => sig_init_done_reg,
      sig_init_done_reg_0 => sig_init_done_reg_0,
      sig_load_input_cmd => sig_load_input_cmd,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      updt_decerr_i => updt_decerr_i,
      updt_done_reg => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg\,
      updt_interr_i => updt_interr_i,
      updt_slverr_i => updt_slverr_i
    );
I_MSTR_SCC: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_scc_wr
     port map (
      Q(27) => I_CMD_STATUS_n_10,
      Q(26) => I_CMD_STATUS_n_11,
      Q(25) => I_CMD_STATUS_n_12,
      Q(24) => I_CMD_STATUS_n_13,
      Q(23) => I_CMD_STATUS_n_14,
      Q(22) => I_CMD_STATUS_n_15,
      Q(21) => I_CMD_STATUS_n_16,
      Q(20) => I_CMD_STATUS_n_17,
      Q(19) => I_CMD_STATUS_n_18,
      Q(18) => I_CMD_STATUS_n_19,
      Q(17) => I_CMD_STATUS_n_20,
      Q(16) => I_CMD_STATUS_n_21,
      Q(15) => I_CMD_STATUS_n_22,
      Q(14) => I_CMD_STATUS_n_23,
      Q(13) => I_CMD_STATUS_n_24,
      Q(12) => I_CMD_STATUS_n_25,
      Q(11) => I_CMD_STATUS_n_26,
      Q(10) => I_CMD_STATUS_n_27,
      Q(9) => I_CMD_STATUS_n_28,
      Q(8) => I_CMD_STATUS_n_29,
      Q(7) => I_CMD_STATUS_n_30,
      Q(6) => I_CMD_STATUS_n_31,
      Q(5) => I_CMD_STATUS_n_32,
      Q(4) => I_CMD_STATUS_n_33,
      Q(3) => I_CMD_STATUS_n_34,
      Q(2) => I_CMD_STATUS_n_35,
      Q(1) => I_CMD_STATUS_n_36,
      Q(0) => I_CMD_STATUS_n_37,
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      sig_addr2wsc_cmd_fifo_empty => sig_addr2wsc_cmd_fifo_empty,
      sig_btt_is_zero => sig_btt_is_zero,
      sig_calc2dm_calc_err => sig_calc2dm_calc_err,
      sig_cmd2addr_valid1_reg_0 => I_MSTR_SCC_n_3,
      \sig_cmd_addr_reg_reg[31]_0\(26) => I_MSTR_SCC_n_7,
      \sig_cmd_addr_reg_reg[31]_0\(25) => I_MSTR_SCC_n_8,
      \sig_cmd_addr_reg_reg[31]_0\(24) => I_MSTR_SCC_n_9,
      \sig_cmd_addr_reg_reg[31]_0\(23) => I_MSTR_SCC_n_10,
      \sig_cmd_addr_reg_reg[31]_0\(22) => I_MSTR_SCC_n_11,
      \sig_cmd_addr_reg_reg[31]_0\(21) => I_MSTR_SCC_n_12,
      \sig_cmd_addr_reg_reg[31]_0\(20) => I_MSTR_SCC_n_13,
      \sig_cmd_addr_reg_reg[31]_0\(19) => I_MSTR_SCC_n_14,
      \sig_cmd_addr_reg_reg[31]_0\(18) => I_MSTR_SCC_n_15,
      \sig_cmd_addr_reg_reg[31]_0\(17) => I_MSTR_SCC_n_16,
      \sig_cmd_addr_reg_reg[31]_0\(16) => I_MSTR_SCC_n_17,
      \sig_cmd_addr_reg_reg[31]_0\(15) => I_MSTR_SCC_n_18,
      \sig_cmd_addr_reg_reg[31]_0\(14) => I_MSTR_SCC_n_19,
      \sig_cmd_addr_reg_reg[31]_0\(13) => I_MSTR_SCC_n_20,
      \sig_cmd_addr_reg_reg[31]_0\(12) => I_MSTR_SCC_n_21,
      \sig_cmd_addr_reg_reg[31]_0\(11) => I_MSTR_SCC_n_22,
      \sig_cmd_addr_reg_reg[31]_0\(10) => I_MSTR_SCC_n_23,
      \sig_cmd_addr_reg_reg[31]_0\(9) => I_MSTR_SCC_n_24,
      \sig_cmd_addr_reg_reg[31]_0\(8) => I_MSTR_SCC_n_25,
      \sig_cmd_addr_reg_reg[31]_0\(7) => I_MSTR_SCC_n_26,
      \sig_cmd_addr_reg_reg[31]_0\(6) => I_MSTR_SCC_n_27,
      \sig_cmd_addr_reg_reg[31]_0\(5) => I_MSTR_SCC_n_28,
      \sig_cmd_addr_reg_reg[31]_0\(4) => I_MSTR_SCC_n_29,
      \sig_cmd_addr_reg_reg[31]_0\(3) => I_MSTR_SCC_n_30,
      \sig_cmd_addr_reg_reg[31]_0\(2) => I_MSTR_SCC_n_31,
      \sig_cmd_addr_reg_reg[31]_0\(1) => I_MSTR_SCC_n_32,
      \sig_cmd_addr_reg_reg[31]_0\(0) => I_MSTR_SCC_n_33,
      \sig_cmd_addr_reg_reg[3]_0\ => I_MSTR_SCC_n_2,
      \sig_cmd_addr_reg_reg[3]_1\ => I_ADDR_CNTL_n_32,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_data2all_tlast_error => sig_data2all_tlast_error,
      sig_load_input_cmd => sig_load_input_cmd,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_posted_to_axi_2_reg => \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sm_set_error_reg_0 => I_MSTR_SCC_n_5
    );
I_WR_DATA_CNTL: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_wrdata_cntl
     port map (
      \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0\ => I_WR_DATA_CNTL_n_6,
      \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_1\ => I_WR_STATUS_CNTLR_n_4,
      \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg\ => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg\,
      Q(0) => Q(0),
      SR(0) => SR(0),
      ch1_updt_active => ch1_updt_active,
      follower_full_mm2s => follower_full_mm2s,
      follower_full_mm2s0 => follower_full_mm2s0,
      \in\(2) => sig_data2wsc_calc_err,
      \in\(1) => sig_data2wsc_last_err,
      \in\(0) => sig_data2wsc_cmd_cmplt,
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wready_0 => m_axi_sg_wready_0,
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      \out\ => sig_addr2data_addr_posted,
      sig_calc2dm_calc_err => sig_calc2dm_calc_err,
      sig_data2all_tlast_error => sig_data2all_tlast_error,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg_0 => I_WR_STATUS_CNTLR_n_11,
      sig_inhibit_rdy_n => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_push_to_wsc_reg_0 => I_WR_STATUS_CNTLR_n_10,
      sig_push_to_wsc_reg_1 => \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\,
      sig_tlast_err_stop => sig_tlast_err_stop
    );
I_WR_STATUS_CNTLR: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_wr_status_cntl
     port map (
      D(3) => sig_coelsc_okay_reg,
      D(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      FIFO_Full_reg => I_WR_STATUS_CNTLR_n_4,
      \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg_0\ => \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\,
      SR(0) => SR(0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => I_WR_STATUS_CNTLR_n_11,
      \in\(2) => sig_data2wsc_calc_err,
      \in\(1) => sig_data2wsc_last_err,
      \in\(0) => sig_data2wsc_cmd_cmplt,
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_inhibit_rdy_n => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_reg => I_WR_STATUS_CNTLR_n_10,
      sig_init_done_3 => sig_init_done_3,
      sig_init_done_4 => sig_init_done_4,
      sig_init_done_reg => sig_init_done_reg_1,
      sig_init_done_reg_0 => sig_init_done_reg_2,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_tlast_err_stop => sig_tlast_err_stop,
      \sig_wdc_statcnt_reg[0]_0\ => I_WR_DATA_CNTL_n_6,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover is
  port (
    sig_rst2all_stop_request : out STD_LOGIC;
    m_axi_arsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    sig_s_h_halt_reg : out STD_LOGIC;
    m_axi_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    sig_dm_mm2s_cmd_tready : out STD_LOGIC;
    sig_dm_mm2s_sts_tvalid : out STD_LOGIC;
    sig_dm_mm2s_err : out STD_LOGIC;
    sig_dm_s2mm_cmd_tready : out STD_LOGIC;
    sig_dm_s2mm_sts_tvalid : out STD_LOGIC;
    sig_calc2dm_calc_err : out STD_LOGIC;
    sig_data2all_tlast_error : out STD_LOGIC;
    \GEN_MM2S.queue_empty_new_reg\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : out STD_LOGIC;
    sig_halt_cmplt_reg : out STD_LOGIC;
    sig_dm_mm2s_halt_cmplt : out STD_LOGIC;
    sig_dm_s2mm_halt_cmplt : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_clr_idle_ns : out STD_LOGIC;
    cntlr2reg_interr_set0 : out STD_LOGIC;
    sig_halt_cmplt_reg_0 : out STD_LOGIC;
    sig_ftch_sm_state_ns1 : out STD_LOGIC;
    sig_init_reg_reg : out STD_LOGIC;
    sig_init_reg_reg_0 : out STD_LOGIC;
    sig_init_reg_reg_1 : out STD_LOGIC;
    sig_init_reg_reg_2 : out STD_LOGIC;
    sig_init_reg_reg_3 : out STD_LOGIC;
    sig_init_reg_reg_4 : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_s_h_halt_reg_reg : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_s_h_halt_reg_reg_0 : in STD_LOGIC;
    ch1_ftch_queue_empty : in STD_LOGIC;
    reg_dma_sg_mode : in STD_LOGIC;
    \FSM_sequential_sig_ftch_sm_state_reg[1]\ : in STD_LOGIC;
    sig_sgcntl2mm2s_halt : in STD_LOGIC;
    sig_halt_status : in STD_LOGIC;
    sig_sgcntl2rst_halt_cmplt : in STD_LOGIC;
    sig_cntlr2rst_halt_cmplt : in STD_LOGIC;
    sig_rst2sgcntl_halt : in STD_LOGIC;
    sig_halt_request0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_sm_clr_idle_reg : in STD_LOGIC;
    \FSM_onehot_sig_sm_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_sig_sm_state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_halt_status_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_first_dbeat_reg : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    sig_init_done_2 : in STD_LOGIC;
    sig_init_done_3 : in STD_LOGIC;
    sig_init_done_4 : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wready : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    sig_cntl2s2mm_cmd_tvalid : in STD_LOGIC;
    sig_sgcntlr2reg_new_curdesc_wren : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\ : in STD_LOGIC_VECTOR ( 62 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover is
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_18\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_19\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_20\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_21\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_22\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_23\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_25\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_28\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_29\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_30\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_31\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_33\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_8\ : STD_LOGIC;
  signal \I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\ : STD_LOGIC;
  signal \I_CMD_STATUS/I_CMD_FIFO/sig_init_done\ : STD_LOGIC;
  signal \I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \I_RD_DATA_CNTL/sig_good_mmap_dbeat10_out__0\ : STD_LOGIC;
  signal \I_RD_DATA_CNTL/sig_last_mmap_dbeat\ : STD_LOGIC;
  signal \I_S2MM_MMAP_SKID_BUF/sig_reset_reg\ : STD_LOGIC;
  signal \I_WR_DATA_CNTL/sig_next_eof_reg\ : STD_LOGIC;
  signal n_0_0 : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of n_0_0 : signal is std.standard.true;
  signal n_0_1 : STD_LOGIC;
  attribute DONT_TOUCH of n_0_1 : signal is std.standard.true;
  signal sig_data2addr_stop_req : STD_LOGIC;
  signal sig_data2rsc_valid : STD_LOGIC;
  signal \^sig_dm_mm2s_cmd_tready\ : STD_LOGIC;
  signal \^sig_dm_mm2s_err\ : STD_LOGIC;
  signal \^sig_dm_mm2s_halt_cmplt\ : STD_LOGIC;
  signal \^sig_dm_s2mm_cmd_tready\ : STD_LOGIC;
  signal \^sig_dm_s2mm_halt_cmplt\ : STD_LOGIC;
  signal \^sig_dm_s2mm_sts_tvalid\ : STD_LOGIC;
  signal sig_next_last_strb_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
  sig_dm_mm2s_cmd_tready <= \^sig_dm_mm2s_cmd_tready\;
  sig_dm_mm2s_err <= \^sig_dm_mm2s_err\;
  sig_dm_mm2s_halt_cmplt <= \^sig_dm_mm2s_halt_cmplt\;
  sig_dm_s2mm_cmd_tready <= \^sig_dm_s2mm_cmd_tready\;
  sig_dm_s2mm_halt_cmplt <= \^sig_dm_s2mm_halt_cmplt\;
  sig_dm_s2mm_sts_tvalid <= \^sig_dm_s2mm_sts_tvalid\;
\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_full_wrap
     port map (
      D(0) => D(0),
      E(0) => E(0),
      \FSM_onehot_sig_sm_state_reg[4]\ => \^sig_dm_s2mm_sts_tvalid\,
      \GEN_MM2S.queue_dout_new_reg[121]\ => \FSM_sequential_sig_ftch_sm_state_reg[1]\,
      \GEN_MM2S.queue_empty_new_reg\ => \GEN_MM2S.queue_empty_new_reg\,
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => SR(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\(0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\(6 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\(6 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\(62 downto 59) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\(62 downto 59),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\(58 downto 26) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]\(32 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\(25 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\(25 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => \^sig_dm_mm2s_cmd_tready\,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\(0) => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\(0),
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => sig_dm_mm2s_sts_tvalid,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      ch1_ftch_queue_empty => ch1_ftch_queue_empty,
      \in\(0) => \^sig_dm_mm2s_err\,
      m_axi_aclk => m_axi_aclk,
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arburst(0) => m_axi_arburst(0),
      m_axi_arlen(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arsize(0) => m_axi_arsize(0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_rlast => m_axi_rlast,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      reg_dma_sg_mode => reg_dma_sg_mode,
      sig_cntl2s2mm_cmd_tvalid => sig_cntl2s2mm_cmd_tvalid,
      sig_cntlr2rst_halt_cmplt => sig_cntlr2rst_halt_cmplt,
      sig_coelsc_cmd_cmplt_reg_reg => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_19\,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_data2wsc_cmd_cmplt_i_6(15 downto 0) => sig_next_last_strb_reg(15 downto 0),
      sig_data2wsc_last_err_reg => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_33\,
      \sig_dbeat_cntr_reg[1]\ => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_18\,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      \sig_good_mmap_dbeat10_out__0\ => \I_RD_DATA_CNTL/sig_good_mmap_dbeat10_out__0\,
      sig_halt_cmplt_reg => sig_halt_cmplt_reg,
      sig_halt_cmplt_reg_0 => \^sig_dm_mm2s_halt_cmplt\,
      sig_halt_cmplt_reg_1 => \^sig_dm_s2mm_halt_cmplt\,
      sig_halt_reg_reg => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_20\,
      sig_halt_request0 => sig_halt_request0,
      sig_init_done => \I_CMD_STATUS/I_CMD_FIFO/sig_init_done\,
      sig_init_done_0 => \I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\,
      sig_init_done_1 => \I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\,
      sig_init_done_2 => \I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_done_reg => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_28\,
      sig_init_done_reg_0 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_29\,
      sig_init_done_reg_1 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_30\,
      sig_init_done_reg_2 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_31\,
      sig_last_dbeat_reg => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_25\,
      sig_last_mmap_dbeat => \I_RD_DATA_CNTL/sig_last_mmap_dbeat\,
      sig_next_calc_error_reg_reg => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_21\,
      sig_next_eof_reg => \I_WR_DATA_CNTL/sig_next_eof_reg\,
      sig_next_eof_reg_reg => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_22\,
      \sig_next_strt_strb_reg_reg[6]\ => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_23\,
      sig_reset_reg => \I_S2MM_MMAP_SKID_BUF/sig_reset_reg\,
      sig_rst2all_stop_request => sig_rst2all_stop_request,
      sig_rst2sgcntl_halt => sig_rst2sgcntl_halt,
      sig_s_h_halt_reg_reg => sig_s_h_halt_reg_reg,
      sig_sgcntl2mm2s_halt => sig_sgcntl2mm2s_halt,
      sig_sgcntl2rst_halt_cmplt => sig_sgcntl2rst_halt_cmplt,
      sig_sgcntlr2reg_new_curdesc_wren => sig_sgcntlr2reg_new_curdesc_wren,
      sig_sm_clr_idle_ns => sig_sm_clr_idle_ns,
      sig_sm_clr_idle_reg => \^sig_dm_s2mm_cmd_tready\,
      sig_sm_clr_idle_reg_0 => sig_sm_clr_idle_reg,
      sig_sm_halt_reg_reg => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_8\
    );
\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_full_wrap
     port map (
      \FSM_onehot_sig_pcc_sm_state_reg[0]\ => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_8\,
      \FSM_onehot_sig_sm_state_reg[1]\(0) => \FSM_onehot_sig_sm_state_reg[1]\(0),
      \FSM_onehot_sig_sm_state_reg[1]_0\(0) => \FSM_onehot_sig_sm_state_reg[1]_0\(0),
      \FSM_sequential_sig_ftch_sm_state_reg[1]\ => \FSM_sequential_sig_ftch_sm_state_reg[1]\,
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ => sig_data2all_tlast_error,
      Q(15 downto 0) => sig_next_last_strb_reg(15 downto 0),
      SR(0) => SR(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\(0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\(6 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(6 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\(62 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\(62 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => \^sig_dm_s2mm_cmd_tready\,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\(0) => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\(0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\(0) => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\(0),
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => \^sig_dm_s2mm_sts_tvalid\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\,
      ch1_ftch_queue_empty => ch1_ftch_queue_empty,
      cntlr2reg_interr_set0 => cntlr2reg_interr_set0,
      \in\(0) => sig_calc2dm_calc_err,
      m_axi_aclk => m_axi_aclk,
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awburst(0) => m_axi_awburst(0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awsize(0) => m_axi_awsize(0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(127 downto 0) => m_axi_rdata(127 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rready_0 => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_21\,
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(127 downto 0) => m_axi_wdata(127 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(15 downto 0) => m_axi_wstrb(15 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      reg_dma_sg_mode => reg_dma_sg_mode,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_25\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_28\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_29\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_30\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_31\,
      sig_cntl2s2mm_cmd_tvalid => sig_cntl2s2mm_cmd_tvalid,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_data2wsc_cmd_cmplt_i_3 => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_23\,
      sig_data2wsc_last_err_reg => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_22\,
      sig_data2wsc_last_err_reg_0 => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_20\,
      \sig_dbeat_cntr_reg[3]\ => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_33\,
      sig_dm_mm2s_cmd_tready => \^sig_dm_mm2s_cmd_tready\,
      sig_dm_mm2s_err => \^sig_dm_mm2s_err\,
      sig_dm_mm2s_halt_cmplt => \^sig_dm_mm2s_halt_cmplt\,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_ftch_sm_state_ns1 => sig_ftch_sm_state_ns1,
      \sig_good_mmap_dbeat10_out__0\ => \I_RD_DATA_CNTL/sig_good_mmap_dbeat10_out__0\,
      sig_halt_cmplt_reg => sig_halt_cmplt_reg_0,
      sig_halt_cmplt_reg_0 => \^sig_dm_s2mm_halt_cmplt\,
      sig_halt_status => sig_halt_status,
      sig_halt_status_reg(0) => sig_halt_status_reg(0),
      sig_init_done => sig_init_done,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_1 => sig_init_done_1,
      sig_init_done_2 => sig_init_done_2,
      sig_init_done_3 => sig_init_done_3,
      sig_init_done_4 => sig_init_done_4,
      sig_init_done_5 => \I_CMD_STATUS/I_CMD_FIFO/sig_init_done\,
      sig_init_done_6 => \I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\,
      sig_init_done_7 => \I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\,
      sig_init_done_8 => \I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_reg_reg => sig_init_reg_reg,
      sig_init_reg_reg_0 => sig_init_reg_reg_0,
      sig_init_reg_reg_1 => sig_init_reg_reg_1,
      sig_init_reg_reg_2 => sig_init_reg_reg_2,
      sig_init_reg_reg_3 => sig_init_reg_reg_3,
      sig_init_reg_reg_4 => sig_init_reg_reg_4,
      sig_last_dbeat_reg => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_18\,
      sig_last_mmap_dbeat => \I_RD_DATA_CNTL/sig_last_mmap_dbeat\,
      sig_last_mmap_dbeat_reg_reg => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_19\,
      sig_next_eof_reg => \I_WR_DATA_CNTL/sig_next_eof_reg\,
      sig_reset_reg => \I_S2MM_MMAP_SKID_BUF/sig_reset_reg\,
      sig_s_h_halt_reg => sig_s_h_halt_reg,
      sig_s_h_halt_reg_reg => sig_s_h_halt_reg_reg_0,
      sig_sgcntl2mm2s_halt => sig_sgcntl2mm2s_halt,
      sig_sgcntlr2reg_new_curdesc_wren => sig_sgcntlr2reg_new_curdesc_wren
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_datamover is
  port (
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_awvalid : out STD_LOGIC;
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 27 downto 0 );
    sig_init_done : out STD_LOGIC;
    s_axis_ftch_cmd_tready : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    sig_init_done_1 : out STD_LOGIC;
    s_axis_updt_cmd_tready : out STD_LOGIC;
    sig_init_done_2 : out STD_LOGIC;
    sig_init_done_3 : out STD_LOGIC;
    sig_init_done_4 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\ : out STD_LOGIC;
    ftch_decerr_i : out STD_LOGIC;
    ftch_slverr_i : out STD_LOGIC;
    updt_decerr_i : out STD_LOGIC;
    updt_interr_i : out STD_LOGIC;
    updt_slverr_i : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    follower_full_mm2s0 : out STD_LOGIC;
    m_axi_sg_wready_0 : out STD_LOGIC;
    m_axi_sg_wlast : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\ : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 25 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_init_done_reg_1 : in STD_LOGIC;
    sig_init_done_reg_2 : in STD_LOGIC;
    sig_init_done_reg_3 : in STD_LOGIC;
    sig_init_done_reg_4 : in STD_LOGIC;
    sig_rst2dm_resetn : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid : in STD_LOGIC;
    m_axis_updt_sts_tready : in STD_LOGIC;
    s_axis_updt_cmd_tvalid : in STD_LOGIC;
    ch1_updt_active : in STD_LOGIC;
    follower_full_mm2s : in STD_LOGIC;
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg\ : in STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_datamover;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_datamover is
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\ : STD_LOGIC;
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0\ : STD_LOGIC;
begin
  sig_cmd_stat_rst_user_reg_n_cdc_from_reg <= \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\;
  sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 <= \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0\;
\GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_mm2s_basic_wrap
     port map (
      D(27 downto 0) => D(27 downto 0),
      SR(0) => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\ => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => s_axis_ftch_cmd_tready,
      ftch_decerr_i => ftch_decerr_i,
      ftch_slverr_i => ftch_slverr_i,
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_araddr(25 downto 0) => m_axi_sg_araddr(25 downto 0),
      m_axi_sg_arburst(0) => m_axi_sg_arburst(0),
      m_axi_sg_arlen(0) => m_axi_sg_arlen(0),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axis_updt_sts_tready => m_axis_updt_sts_tready,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0\,
      sig_init_done => sig_init_done,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_reg => sig_init_done_reg,
      sig_init_done_reg_0 => sig_init_done_reg_0,
      sig_rst2dm_resetn => sig_rst2dm_resetn
    );
\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_s2mm_basic_wrap
     port map (
      \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0\,
      \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg\ => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg\,
      Q(0) => Q(0),
      SR(0) => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\ => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(26 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(26 downto 0),
      ch1_updt_active => ch1_updt_active,
      follower_full_mm2s => follower_full_mm2s,
      follower_full_mm2s0 => follower_full_mm2s0,
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_awaddr(27 downto 0) => m_axi_sg_awaddr(27 downto 0),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(0) => m_axi_sg_awsize(0),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wready_0 => m_axi_sg_wready_0,
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      m_axis_updt_sts_tready => m_axis_updt_sts_tready,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      s_axis_updt_cmd_tvalid => s_axis_updt_cmd_tvalid,
      sig_init_done_1 => sig_init_done_1,
      sig_init_done_2 => sig_init_done_2,
      sig_init_done_3 => sig_init_done_3,
      sig_init_done_4 => sig_init_done_4,
      sig_init_done_reg => sig_init_done_reg_1,
      sig_init_done_reg_0 => sig_init_done_reg_2,
      sig_init_done_reg_1 => sig_init_done_reg_3,
      sig_init_done_reg_2 => sig_init_done_reg_4,
      updt_decerr_i => updt_decerr_i,
      updt_interr_i => updt_interr_i,
      updt_slverr_i => updt_slverr_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg is
  port (
    ch1_ftch_queue_empty : out STD_LOGIC;
    ch1_nxtdesc_wren : out STD_LOGIC;
    ptr_queue_full : out STD_LOGIC;
    sts_queue_full : out STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg\ : out STD_LOGIC;
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_awvalid : out STD_LOGIC;
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 27 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sg2sgcntlr_ftch_idle : out STD_LOGIC;
    ch1_sg_idle : out STD_LOGIC;
    sig_sg2sgcntlr_updt_idle : out STD_LOGIC;
    ch1_delay_cnt_en : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sig_init_done : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    sig_init_done_1 : out STD_LOGIC;
    sig_init_done_2 : out STD_LOGIC;
    sig_init_done_3 : out STD_LOGIC;
    sig_init_done_4 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    ftch_error_reg : out STD_LOGIC;
    updt_error_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 115 downto 0 );
    sg_ftch_error0 : out STD_LOGIC;
    sig_pulse_trigger : out STD_LOGIC;
    sig_do_shutdown : out STD_LOGIC;
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_wlast : out STD_LOGIC;
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_CH1_UPDATE.ch1_updt_interr_set_reg\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg\ : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 25 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdma_tvect_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    m_axis_ftch_sts_tready_reg : in STD_LOGIC;
    queue_empty_new0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_dly_fast_cnt0 : in STD_LOGIC;
    ch1_delay_count0 : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0\ : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\ : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_init_done_reg_1 : in STD_LOGIC;
    sig_init_done_reg_2 : in STD_LOGIC;
    sig_init_done_reg_3 : in STD_LOGIC;
    sig_init_done_reg_4 : in STD_LOGIC;
    sig_rst2dm_resetn : in STD_LOGIC;
    sig_reg2sg_irqthresh_wren : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    sg_ftch_error : in STD_LOGIC;
    sg_updt_error : in STD_LOGIC;
    sig_sgcntlr2reg_new_curdesc_wren : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 25 downto 0 );
    sig_to_edge_detect_reg : in STD_LOGIC;
    sig_rst2sgcntl_halt : in STD_LOGIC;
    sig_sgcntlr2sg_desc_flush : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_wready : in STD_LOGIC;
    \ch1_sg_idle1_inferred__0/i__carry\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    sg_interr_reg : in STD_LOGIC;
    sg_slverr_reg : in STD_LOGIC;
    sg_decerr_reg : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_MM2S.reg1_reg[121]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MM2S.queue_dout_new_reg[121]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg is
  signal \^gen_ch1_update.ch1_dma_decerr_set_reg\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_0\ : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_11\ : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_5\ : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_11\ : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_12\ : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_13\ : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_14\ : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_15\ : STD_LOGIC;
  signal \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_dly_irq_set_i_reg\ : STD_LOGIC;
  signal \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[29]\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_empty_mm2s\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s0\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_empty\ : STD_LOGIC;
  signal \I_FTCH_CMDSTS_IF/ftch_decerr_i\ : STD_LOGIC;
  signal \I_FTCH_CMDSTS_IF/ftch_slverr_i\ : STD_LOGIC;
  signal \I_FTCH_PNTR_MNGR/ch1_use_crntdesc\ : STD_LOGIC;
  signal \I_FTCH_SG/fetch_cmd_addr\ : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal I_SG_AXI_DATAMOVER_n_44 : STD_LOGIC;
  signal I_SG_AXI_DATAMOVER_n_53 : STD_LOGIC;
  signal I_SG_AXI_DATAMOVER_n_55 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_41 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_6 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_69 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_70 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_71 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_72 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_73 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_74 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_75 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_76 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_77 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_78 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_79 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_80 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_81 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_82 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_83 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_84 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_85 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_86 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_87 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_88 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_89 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_90 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_91 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_92 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_93 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_94 : STD_LOGIC;
  signal I_SG_FETCH_QUEUE_n_146 : STD_LOGIC;
  signal I_SG_FETCH_QUEUE_n_149 : STD_LOGIC;
  signal \I_UPDT_CMDSTS_IF/updt_decerr_i\ : STD_LOGIC;
  signal \I_UPDT_CMDSTS_IF/updt_interr_i\ : STD_LOGIC;
  signal \I_UPDT_CMDSTS_IF/updt_slverr_i\ : STD_LOGIC;
  signal L : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal ch1_dma_decerr : STD_LOGIC;
  signal ch1_dma_interr : STD_LOGIC;
  signal ch1_dma_slverr : STD_LOGIC;
  signal ch1_fetch_address_i : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal ch1_ftch_active : STD_LOGIC;
  signal ch1_ftch_pause : STD_LOGIC;
  signal \^ch1_ftch_queue_empty\ : STD_LOGIC;
  signal \^ch1_nxtdesc_wren\ : STD_LOGIC;
  signal ch1_updt_active : STD_LOGIC;
  signal ch1_updt_curdesc_wren : STD_LOGIC;
  signal ch1_updt_ioc : STD_LOGIC;
  signal ftch_cmnd_data : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \^ftch_error_reg\ : STD_LOGIC;
  signal ftch_stale_desc : STD_LOGIC;
  signal m_axis_updt_sts_tready : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 31 to 31 );
  signal p_2_in : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal s_axis_ftch_cmd_tready : STD_LOGIC;
  signal s_axis_ftch_cmd_tvalid : STD_LOGIC;
  signal s_axis_updt_cmd_tdata : STD_LOGIC_VECTOR ( 63 downto 36 );
  signal s_axis_updt_cmd_tready : STD_LOGIC;
  signal s_axis_updt_cmd_tvalid : STD_LOGIC;
  signal sig_sg2reg_ftch_error_addr : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal updt_error_addr_1 : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal \^updt_error_reg\ : STD_LOGIC;
begin
  \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg\(10 downto 0) <= \^gen_ch1_update.ch1_dma_decerr_set_reg\(10 downto 0);
  \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg\ <= \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_dly_irq_set_i_reg\;
  \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29]\(23 downto 0) <= \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[29]\(23 downto 0);
  ch1_ftch_queue_empty <= \^ch1_ftch_queue_empty\;
  ch1_nxtdesc_wren <= \^ch1_nxtdesc_wren\;
  ftch_error_reg <= \^ftch_error_reg\;
  updt_error_reg <= \^updt_error_reg\;
\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_mngr
     port map (
      E(0) => ch1_updt_curdesc_wren,
      \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg\ => \^gen_ch1_update.ch1_dma_decerr_set_reg\(10),
      \GEN_CH1_UPDATE.ch1_dma_interr_set_reg\ => \^gen_ch1_update.ch1_dma_decerr_set_reg\(8),
      \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg\ => \^gen_ch1_update.ch1_dma_decerr_set_reg\(9),
      \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg\ => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_11\,
      \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0\ => \^gen_ch1_update.ch1_dma_decerr_set_reg\(7),
      \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_1\ => \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg\,
      \GEN_CH1_UPDATE.ch1_updt_idle_reg\ => \^ftch_error_reg\,
      \GEN_CH1_UPDATE.ch1_updt_idle_reg_0\ => m_axis_ftch_sts_tready_reg,
      \GEN_CH1_UPDATE.ch1_updt_idle_reg_1\ => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_15\,
      \GEN_CH1_UPDATE.ch1_updt_interr_set_reg\ => \^gen_ch1_update.ch1_dma_decerr_set_reg\(5),
      \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0\ => \GEN_CH1_UPDATE.ch1_updt_interr_set_reg\,
      \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg\ => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_0\,
      \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_0\(0) => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_5\,
      \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg\ => \^gen_ch1_update.ch1_dma_decerr_set_reg\(6),
      \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0\ => \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg\,
      \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]\ => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_dly_irq_set_i_reg\,
      Q(3) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_11\,
      Q(2) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_12\,
      Q(1) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_13\,
      Q(0) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_14\,
      SR(0) => SR(0),
      \cdma_tvect_out[10]_INST_0_i_2\ => \^gen_ch1_update.ch1_dma_decerr_set_reg\(1),
      ch1_dma_decerr => ch1_dma_decerr,
      ch1_dma_interr => ch1_dma_interr,
      ch1_dma_slverr => ch1_dma_slverr,
      ch1_updt_active => ch1_updt_active,
      ch1_updt_ioc => ch1_updt_ioc,
      follower_empty_mm2s => \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_empty_mm2s\,
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_wdata(3 downto 0) => m_axi_sg_wdata(3 downto 0),
      ptr_queue_empty => \GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_empty\,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      s_axis_updt_cmd_tvalid => s_axis_updt_cmd_tvalid,
      sg_decerr_reg => \^gen_ch1_update.ch1_dma_decerr_set_reg\(4),
      sg_decerr_reg_0 => sg_decerr_reg,
      sg_interr_reg => \^gen_ch1_update.ch1_dma_decerr_set_reg\(2),
      sg_interr_reg_0 => sg_interr_reg,
      sg_slverr_reg => \^gen_ch1_update.ch1_dma_decerr_set_reg\(3),
      sg_slverr_reg_0 => sg_slverr_reg,
      sig_do_shutdown => sig_do_shutdown,
      sig_pulse_trigger => sig_pulse_trigger,
      sig_reg2sg_irqthresh_wren => sig_reg2sg_irqthresh_wren,
      sig_rst2sgcntl_halt => sig_rst2sgcntl_halt,
      sig_sg2sgcntlr_updt_idle => sig_sg2sgcntlr_updt_idle,
      sig_to_edge_detect_reg => sig_to_edge_detect_reg,
      \update_address_reg[31]\(26 downto 1) => s_axis_updt_cmd_tdata(63 downto 38),
      \update_address_reg[31]\(0) => s_axis_updt_cmd_tdata(36),
      \update_address_reg[31]_0\(25 downto 0) => L(31 downto 6),
      updt_decerr_i => \I_UPDT_CMDSTS_IF/updt_decerr_i\,
      updt_done_reg => I_SG_AXI_DATAMOVER_n_55,
      \updt_error_addr_reg[31]\(25 downto 0) => updt_error_addr_1(31 downto 6),
      updt_error_reg => \^updt_error_reg\,
      updt_interr_i => \I_UPDT_CMDSTS_IF/updt_interr_i\,
      updt_slverr_i => \I_UPDT_CMDSTS_IF/updt_slverr_i\
    );
\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_q_mngr
     port map (
      E(0) => ch1_updt_curdesc_wren,
      \FSM_sequential_pntr_cs_reg[1]\ => I_SG_AXI_DATAMOVER_n_53,
      \GEN_CH1_UPDATE.ch1_updt_idle_reg\ => \^ftch_error_reg\,
      \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]\(25 downto 0) => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]\(25 downto 0),
      \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg\ => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_15\,
      \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg\(0) => E(0),
      \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]\(3 downto 0) => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]\(3 downto 0),
      \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]\(0) => \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]\(0),
      Q(4) => \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in\,
      Q(3) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_11\,
      Q(2) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_12\,
      Q(1) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_13\,
      Q(0) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_14\,
      SR(0) => SR(0),
      ch1_dma_decerr => ch1_dma_decerr,
      ch1_dma_interr => ch1_dma_interr,
      ch1_dma_slverr => ch1_dma_slverr,
      ch1_updt_active => ch1_updt_active,
      ch1_updt_ioc => ch1_updt_ioc,
      dma_decerr_reg(2 downto 0) => \^gen_ch1_update.ch1_dma_decerr_set_reg\(10 downto 8),
      follower_empty_mm2s => \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_empty_mm2s\,
      follower_full_mm2s => \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s\,
      follower_full_mm2s0 => \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s0\,
      m_axi_aclk => m_axi_aclk,
      ptr_queue_empty => \GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_empty\,
      ptr_queue_full => ptr_queue_full,
      sts_queue_full => sts_queue_full,
      \updt_curdesc_reg[31]\(25 downto 0) => L(31 downto 6),
      updt_ioc_reg => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_0\,
      updt_ioc_reg_0 => m_axis_ftch_sts_tready_reg
    );
\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_intrpt
     port map (
      E(0) => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg\(0),
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0\ => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\(0) => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]\(0),
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0\(7 downto 0) => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]\(7 downto 0),
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\ => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_dly_irq_set_i_reg\,
      \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_0\(0) => \^gen_ch1_update.ch1_dma_decerr_set_reg\(0),
      \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_1\ => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_0\,
      \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_2\ => m_axis_ftch_sts_tready_reg,
      \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0\(0) => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_5\,
      \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0\(7 downto 0) => \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0\(7 downto 0),
      Q(7 downto 0) => \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]\(7 downto 0),
      SR(0) => SR(0),
      ch1_delay_cnt_en => ch1_delay_cnt_en,
      ch1_delay_count0 => ch1_delay_count0,
      ch1_dly_fast_cnt0 => ch1_dly_fast_cnt0,
      m_axi_aclk => m_axi_aclk,
      sig_reg2sg_irqthresh_wren => sig_reg2sg_irqthresh_wren
    );
I_SG_AXI_DATAMOVER: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_datamover
     port map (
      D(27 downto 2) => \I_FTCH_SG/fetch_cmd_addr\(31 downto 6),
      D(1) => ch1_ftch_active,
      D(0) => ftch_cmnd_data(4),
      \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg\ => m_axis_ftch_sts_tready_reg,
      Q(0) => \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\ => I_SG_AXI_DATAMOVER_n_55,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(26 downto 1) => s_axis_updt_cmd_tdata(63 downto 38),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(0) => s_axis_updt_cmd_tdata(36),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\ => I_SG_AXI_DATAMOVER_n_44,
      ch1_updt_active => ch1_updt_active,
      follower_full_mm2s => \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s\,
      follower_full_mm2s0 => \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s0\,
      ftch_decerr_i => \I_FTCH_CMDSTS_IF/ftch_decerr_i\,
      ftch_slverr_i => \I_FTCH_CMDSTS_IF/ftch_slverr_i\,
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_araddr(25 downto 0) => m_axi_sg_araddr(25 downto 0),
      m_axi_sg_arburst(0) => m_axi_sg_arburst(0),
      m_axi_sg_arlen(0) => m_axi_sg_arlen(0),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      m_axi_sg_awaddr(27 downto 0) => m_axi_sg_awaddr(27 downto 0),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(0) => m_axi_sg_awsize(0),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wready_0 => I_SG_AXI_DATAMOVER_n_53,
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      m_axis_updt_sts_tready => m_axis_updt_sts_tready,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      s_axis_updt_cmd_tvalid => s_axis_updt_cmd_tvalid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg(0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      sig_init_done => sig_init_done,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_1 => sig_init_done_1,
      sig_init_done_2 => sig_init_done_2,
      sig_init_done_3 => sig_init_done_3,
      sig_init_done_4 => sig_init_done_4,
      sig_init_done_reg => sig_init_done_reg,
      sig_init_done_reg_0 => sig_init_done_reg_0,
      sig_init_done_reg_1 => sig_init_done_reg_1,
      sig_init_done_reg_2 => sig_init_done_reg_2,
      sig_init_done_reg_3 => sig_init_done_reg_3,
      sig_init_done_reg_4 => sig_init_done_reg_4,
      sig_rst2dm_resetn => sig_rst2dm_resetn,
      updt_decerr_i => \I_UPDT_CMDSTS_IF/updt_decerr_i\,
      updt_interr_i => \I_UPDT_CMDSTS_IF/updt_interr_i\,
      updt_slverr_i => \I_UPDT_CMDSTS_IF/updt_slverr_i\
    );
I_SG_FETCH_MNGR: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_mngr
     port map (
      CO(0) => CO(0),
      D(27 downto 2) => \I_FTCH_SG/fetch_cmd_addr\(31 downto 6),
      D(1) => ch1_ftch_active,
      D(0) => ftch_cmnd_data(4),
      E(0) => I_SG_FETCH_MNGR_n_6,
      \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg\ => \^gen_ch1_update.ch1_dma_decerr_set_reg\(1),
      \GEN_CH1_FETCH.ch1_active_i_reg\ => \^updt_error_reg\,
      \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg\ => \^gen_ch1_update.ch1_dma_decerr_set_reg\(4),
      \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg\ => \^gen_ch1_update.ch1_dma_decerr_set_reg\(2),
      \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0\(0) => p_1_out(31),
      \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg\ => \^gen_ch1_update.ch1_dma_decerr_set_reg\(3),
      \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(25 downto 24) => ch1_fetch_address_i(31 downto 30),
      \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(23 downto 0) => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[29]\(23 downto 0),
      \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0\(25 downto 0) => p_2_in(31 downto 6),
      \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6]\(0) => I_SG_FETCH_QUEUE_n_146,
      \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg\ => \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg\,
      \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0\ => \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0\,
      \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg\ => \^ch1_nxtdesc_wren\,
      \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\(0) => \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\(0),
      Q(2) => p_0_in4_in,
      Q(1) => p_0_in6_in,
      Q(0) => I_SG_FETCH_QUEUE_n_149,
      S(6 downto 0) => S(6 downto 0),
      SR(0) => SR(0),
      cdma_tvect_out(0) => cdma_tvect_out(0),
      ch1_ftch_pause => ch1_ftch_pause,
      ch1_ftch_queue_empty => \^ch1_ftch_queue_empty\,
      ch1_sg_idle => ch1_sg_idle,
      \ch1_sg_idle1_inferred__0/i__carry\(1 downto 0) => \ch1_sg_idle1_inferred__0/i__carry\(1 downto 0),
      ch1_use_crntdesc => \I_FTCH_PNTR_MNGR/ch1_use_crntdesc\,
      ftch_decerr_i => \I_FTCH_CMDSTS_IF/ftch_decerr_i\,
      ftch_done_reg => I_SG_AXI_DATAMOVER_n_44,
      \ftch_error_addr_reg[31]\(25 downto 0) => updt_error_addr_1(31 downto 6),
      \ftch_error_addr_reg[6]\ => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_11\,
      ftch_error_reg => \^ftch_error_reg\,
      ftch_slverr_i => \I_FTCH_CMDSTS_IF/ftch_slverr_i\,
      ftch_stale_desc => ftch_stale_desc,
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_rdata(0) => m_axi_sg_rdata(31),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axis_ftch_sts_tready_reg => m_axis_ftch_sts_tready_reg,
      m_axis_updt_sts_tready => m_axis_updt_sts_tready,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      sg_ftch_error0 => sg_ftch_error0,
      sig_flush_sg_reg => I_SG_FETCH_MNGR_n_41,
      sig_sg2sgcntlr_ftch_idle => sig_sg2sgcntlr_ftch_idle,
      sig_sgcntlr2sg_desc_flush => sig_sgcntlr2sg_desc_flush,
      \updt_error_addr_reg[31]\(25) => I_SG_FETCH_MNGR_n_69,
      \updt_error_addr_reg[31]\(24) => I_SG_FETCH_MNGR_n_70,
      \updt_error_addr_reg[31]\(23) => I_SG_FETCH_MNGR_n_71,
      \updt_error_addr_reg[31]\(22) => I_SG_FETCH_MNGR_n_72,
      \updt_error_addr_reg[31]\(21) => I_SG_FETCH_MNGR_n_73,
      \updt_error_addr_reg[31]\(20) => I_SG_FETCH_MNGR_n_74,
      \updt_error_addr_reg[31]\(19) => I_SG_FETCH_MNGR_n_75,
      \updt_error_addr_reg[31]\(18) => I_SG_FETCH_MNGR_n_76,
      \updt_error_addr_reg[31]\(17) => I_SG_FETCH_MNGR_n_77,
      \updt_error_addr_reg[31]\(16) => I_SG_FETCH_MNGR_n_78,
      \updt_error_addr_reg[31]\(15) => I_SG_FETCH_MNGR_n_79,
      \updt_error_addr_reg[31]\(14) => I_SG_FETCH_MNGR_n_80,
      \updt_error_addr_reg[31]\(13) => I_SG_FETCH_MNGR_n_81,
      \updt_error_addr_reg[31]\(12) => I_SG_FETCH_MNGR_n_82,
      \updt_error_addr_reg[31]\(11) => I_SG_FETCH_MNGR_n_83,
      \updt_error_addr_reg[31]\(10) => I_SG_FETCH_MNGR_n_84,
      \updt_error_addr_reg[31]\(9) => I_SG_FETCH_MNGR_n_85,
      \updt_error_addr_reg[31]\(8) => I_SG_FETCH_MNGR_n_86,
      \updt_error_addr_reg[31]\(7) => I_SG_FETCH_MNGR_n_87,
      \updt_error_addr_reg[31]\(6) => I_SG_FETCH_MNGR_n_88,
      \updt_error_addr_reg[31]\(5) => I_SG_FETCH_MNGR_n_89,
      \updt_error_addr_reg[31]\(4) => I_SG_FETCH_MNGR_n_90,
      \updt_error_addr_reg[31]\(3) => I_SG_FETCH_MNGR_n_91,
      \updt_error_addr_reg[31]\(2) => I_SG_FETCH_MNGR_n_92,
      \updt_error_addr_reg[31]\(1) => I_SG_FETCH_MNGR_n_93,
      \updt_error_addr_reg[31]\(0) => I_SG_FETCH_MNGR_n_94
    );
I_SG_FETCH_QUEUE: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_q_mngr
     port map (
      \CURRENT_BD_32.current_bd_reg[31]\(25 downto 24) => ch1_fetch_address_i(31 downto 30),
      \CURRENT_BD_32.current_bd_reg[31]\(23 downto 0) => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[29]\(23 downto 0),
      D(25 downto 0) => D(25 downto 0),
      E(0) => I_SG_FETCH_MNGR_n_6,
      \GEN_MM2S.queue_dout_new_reg[121]\(115 downto 0) => Q(115 downto 0),
      \GEN_MM2S.queue_dout_new_reg[121]_0\(0) => \GEN_MM2S.queue_dout_new_reg[121]\(0),
      \GEN_MM2S.queue_empty_new_reg\(0) => ch1_ftch_active,
      \GEN_MM2S.reg1_reg[121]\(0) => \GEN_MM2S.reg1_reg[121]\(0),
      \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0\ => \^ch1_nxtdesc_wren\,
      \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg_1\(0) => I_SG_FETCH_QUEUE_n_146,
      \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(25 downto 0) => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(25 downto 0),
      \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0\ => I_SG_FETCH_MNGR_n_41,
      Q(25 downto 0) => sig_sg2reg_ftch_error_addr(31 downto 6),
      SR(0) => SR(0),
      SS(0) => SS(0),
      ch1_ftch_pause => ch1_ftch_pause,
      ch1_ftch_queue_empty => \^ch1_ftch_queue_empty\,
      ch1_use_crntdesc => \I_FTCH_PNTR_MNGR/ch1_use_crntdesc\,
      \counter_reg[7]_0\(2) => p_0_in4_in,
      \counter_reg[7]_0\(1) => p_0_in6_in,
      \counter_reg[7]_0\(0) => I_SG_FETCH_QUEUE_n_149,
      ftch_stale_desc => ftch_stale_desc,
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_rdata(31 downto 0) => m_axi_sg_rdata(31 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      \nxtdesc_int_reg[31]_0\(25 downto 0) => p_2_in(31 downto 6),
      queue_empty_new0 => queue_empty_new0,
      s_axi_lite_wdata(25 downto 0) => s_axi_lite_wdata(25 downto 0),
      sg_ftch_error => sg_ftch_error,
      sg_updt_error => sg_updt_error,
      sig_sgcntlr2reg_new_curdesc_wren => sig_sgcntlr2reg_new_curdesc_wren
    );
\ftch_error_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => p_1_out(31),
      D => I_SG_FETCH_MNGR_n_90,
      Q => sig_sg2reg_ftch_error_addr(10),
      R => SR(0)
    );
\ftch_error_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => p_1_out(31),
      D => I_SG_FETCH_MNGR_n_89,
      Q => sig_sg2reg_ftch_error_addr(11),
      R => SR(0)
    );
\ftch_error_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => p_1_out(31),
      D => I_SG_FETCH_MNGR_n_88,
      Q => sig_sg2reg_ftch_error_addr(12),
      R => SR(0)
    );
\ftch_error_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => p_1_out(31),
      D => I_SG_FETCH_MNGR_n_87,
      Q => sig_sg2reg_ftch_error_addr(13),
      R => SR(0)
    );
\ftch_error_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => p_1_out(31),
      D => I_SG_FETCH_MNGR_n_86,
      Q => sig_sg2reg_ftch_error_addr(14),
      R => SR(0)
    );
\ftch_error_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => p_1_out(31),
      D => I_SG_FETCH_MNGR_n_85,
      Q => sig_sg2reg_ftch_error_addr(15),
      R => SR(0)
    );
\ftch_error_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => p_1_out(31),
      D => I_SG_FETCH_MNGR_n_84,
      Q => sig_sg2reg_ftch_error_addr(16),
      R => SR(0)
    );
\ftch_error_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => p_1_out(31),
      D => I_SG_FETCH_MNGR_n_83,
      Q => sig_sg2reg_ftch_error_addr(17),
      R => SR(0)
    );
\ftch_error_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => p_1_out(31),
      D => I_SG_FETCH_MNGR_n_82,
      Q => sig_sg2reg_ftch_error_addr(18),
      R => SR(0)
    );
\ftch_error_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => p_1_out(31),
      D => I_SG_FETCH_MNGR_n_81,
      Q => sig_sg2reg_ftch_error_addr(19),
      R => SR(0)
    );
\ftch_error_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => p_1_out(31),
      D => I_SG_FETCH_MNGR_n_80,
      Q => sig_sg2reg_ftch_error_addr(20),
      R => SR(0)
    );
\ftch_error_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => p_1_out(31),
      D => I_SG_FETCH_MNGR_n_79,
      Q => sig_sg2reg_ftch_error_addr(21),
      R => SR(0)
    );
\ftch_error_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => p_1_out(31),
      D => I_SG_FETCH_MNGR_n_78,
      Q => sig_sg2reg_ftch_error_addr(22),
      R => SR(0)
    );
\ftch_error_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => p_1_out(31),
      D => I_SG_FETCH_MNGR_n_77,
      Q => sig_sg2reg_ftch_error_addr(23),
      R => SR(0)
    );
\ftch_error_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => p_1_out(31),
      D => I_SG_FETCH_MNGR_n_76,
      Q => sig_sg2reg_ftch_error_addr(24),
      R => SR(0)
    );
\ftch_error_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => p_1_out(31),
      D => I_SG_FETCH_MNGR_n_75,
      Q => sig_sg2reg_ftch_error_addr(25),
      R => SR(0)
    );
\ftch_error_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => p_1_out(31),
      D => I_SG_FETCH_MNGR_n_74,
      Q => sig_sg2reg_ftch_error_addr(26),
      R => SR(0)
    );
\ftch_error_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => p_1_out(31),
      D => I_SG_FETCH_MNGR_n_73,
      Q => sig_sg2reg_ftch_error_addr(27),
      R => SR(0)
    );
\ftch_error_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => p_1_out(31),
      D => I_SG_FETCH_MNGR_n_72,
      Q => sig_sg2reg_ftch_error_addr(28),
      R => SR(0)
    );
\ftch_error_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => p_1_out(31),
      D => I_SG_FETCH_MNGR_n_71,
      Q => sig_sg2reg_ftch_error_addr(29),
      R => SR(0)
    );
\ftch_error_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => p_1_out(31),
      D => I_SG_FETCH_MNGR_n_70,
      Q => sig_sg2reg_ftch_error_addr(30),
      R => SR(0)
    );
\ftch_error_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => p_1_out(31),
      D => I_SG_FETCH_MNGR_n_69,
      Q => sig_sg2reg_ftch_error_addr(31),
      R => SR(0)
    );
\ftch_error_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => p_1_out(31),
      D => I_SG_FETCH_MNGR_n_94,
      Q => sig_sg2reg_ftch_error_addr(6),
      R => SR(0)
    );
\ftch_error_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => p_1_out(31),
      D => I_SG_FETCH_MNGR_n_93,
      Q => sig_sg2reg_ftch_error_addr(7),
      R => SR(0)
    );
\ftch_error_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => p_1_out(31),
      D => I_SG_FETCH_MNGR_n_92,
      Q => sig_sg2reg_ftch_error_addr(8),
      R => SR(0)
    );
\ftch_error_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => p_1_out(31),
      D => I_SG_FETCH_MNGR_n_91,
      Q => sig_sg2reg_ftch_error_addr(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_sg_wrap is
  port (
    ftch_error_reg : out STD_LOGIC;
    updt_error_reg : out STD_LOGIC;
    axi_cdma_tstvec : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    cdma_tvect_out : out STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cdma_introut : out STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg\ : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 25 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 27 downto 0 );
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_awvalid : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_wlast : out STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_lite_aresetn : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_bvalid : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_wready : in STD_LOGIC;
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_wready : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_sg_wrap;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_sg_wrap is
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_count0\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_dly_fast_cnt0\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_calc2dm_calc_err\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_data2all_tlast_error\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_s_h_halt_reg\ : STD_LOGIC;
  signal \I_AXI_LITE/awvalid_d10\ : STD_LOGIC;
  signal \I_AXI_LITE/rdy\ : STD_LOGIC;
  signal \I_AXI_LITE/wr_data_cap0\ : STD_LOGIC;
  signal I_DATAMOVER_n_17 : STD_LOGIC;
  signal I_DATAMOVER_n_18 : STD_LOGIC;
  signal I_DATAMOVER_n_19 : STD_LOGIC;
  signal I_DATAMOVER_n_22 : STD_LOGIC;
  signal I_DATAMOVER_n_25 : STD_LOGIC;
  signal I_DATAMOVER_n_27 : STD_LOGIC;
  signal I_DATAMOVER_n_28 : STD_LOGIC;
  signal I_DATAMOVER_n_29 : STD_LOGIC;
  signal I_DATAMOVER_n_30 : STD_LOGIC;
  signal I_DATAMOVER_n_31 : STD_LOGIC;
  signal I_DATAMOVER_n_32 : STD_LOGIC;
  signal \I_GEN_IDLE_CLR/sig_pulse_trigger\ : STD_LOGIC;
  signal \I_GEN_IDLE_CLR/sig_to_edge_detect_reg\ : STD_LOGIC;
  signal \I_GEN_SG_IDLE_RISE/sig_pulse_trigger\ : STD_LOGIC;
  signal \I_GEN_SG_IDLE_RISE/sig_to_edge_detect_reg\ : STD_LOGIC;
  signal I_HYBRID_REG_MODULE_n_19 : STD_LOGIC;
  signal I_HYBRID_REG_MODULE_n_5 : STD_LOGIC;
  signal I_HYBRID_REG_MODULE_n_59 : STD_LOGIC;
  signal I_HYBRID_REG_MODULE_n_6 : STD_LOGIC;
  signal I_HYBRID_REG_MODULE_n_60 : STD_LOGIC;
  signal I_HYBRID_REG_MODULE_n_63 : STD_LOGIC;
  signal I_HYBRID_REG_MODULE_n_66 : STD_LOGIC;
  signal I_HYBRID_REG_MODULE_n_67 : STD_LOGIC;
  signal I_HYBRID_REG_MODULE_n_68 : STD_LOGIC;
  signal I_HYBRID_REG_MODULE_n_69 : STD_LOGIC;
  signal I_HYBRID_REG_MODULE_n_7 : STD_LOGIC;
  signal I_HYBRID_REG_MODULE_n_70 : STD_LOGIC;
  signal I_HYBRID_REG_MODULE_n_71 : STD_LOGIC;
  signal I_HYBRID_REG_MODULE_n_72 : STD_LOGIC;
  signal I_HYBRID_REG_MODULE_n_73 : STD_LOGIC;
  signal I_HYBRID_REG_MODULE_n_74 : STD_LOGIC;
  signal I_HYBRID_REG_MODULE_n_8 : STD_LOGIC;
  signal I_HYBRID_REG_MODULE_n_9 : STD_LOGIC;
  signal \I_REGISTER_BLOCK/dly_irq0\ : STD_LOGIC;
  signal \I_REGISTER_BLOCK/sg_ftch_error\ : STD_LOGIC;
  signal \I_REGISTER_BLOCK/sg_ftch_error0\ : STD_LOGIC;
  signal \I_REGISTER_BLOCK/sg_updt_error\ : STD_LOGIC;
  signal \I_REGISTER_BLOCK/sig_dma_go0__0\ : STD_LOGIC;
  signal I_RST_MODULE_n_12 : STD_LOGIC;
  signal I_RST_MODULE_n_15 : STD_LOGIC;
  signal I_RST_MODULE_n_19 : STD_LOGIC;
  signal I_RST_MODULE_n_22 : STD_LOGIC;
  signal I_RST_MODULE_n_23 : STD_LOGIC;
  signal I_RST_MODULE_n_24 : STD_LOGIC;
  signal I_RST_MODULE_n_7 : STD_LOGIC;
  signal \I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\ : STD_LOGIC;
  signal \I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done\ : STD_LOGIC;
  signal \I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\ : STD_LOGIC;
  signal \I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done\ : STD_LOGIC;
  signal \I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done\ : STD_LOGIC;
  signal \I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_done\ : STD_LOGIC;
  signal I_SG_CNTLR_n_14 : STD_LOGIC;
  signal I_SG_CNTLR_n_15 : STD_LOGIC;
  signal I_SG_CNTLR_n_16 : STD_LOGIC;
  signal I_SG_CNTLR_n_17 : STD_LOGIC;
  signal I_SG_CNTLR_n_18 : STD_LOGIC;
  signal I_SG_CNTLR_n_19 : STD_LOGIC;
  signal I_SG_CNTLR_n_23 : STD_LOGIC;
  signal I_SG_CNTLR_n_24 : STD_LOGIC;
  signal I_SG_CNTLR_n_26 : STD_LOGIC;
  signal I_SG_CNTLR_n_27 : STD_LOGIC;
  signal I_SG_CNTLR_n_28 : STD_LOGIC;
  signal I_SG_CNTLR_n_31 : STD_LOGIC;
  signal I_SG_CNTLR_n_32 : STD_LOGIC;
  signal I_SG_ENGINE_n_258 : STD_LOGIC;
  signal I_SG_ENGINE_n_259 : STD_LOGIC;
  signal I_SG_ENGINE_n_260 : STD_LOGIC;
  signal I_SG_ENGINE_n_4 : STD_LOGIC;
  signal I_SG_ENGINE_n_41 : STD_LOGIC;
  signal I_SG_ENGINE_n_66 : STD_LOGIC;
  signal I_SG_ENGINE_n_67 : STD_LOGIC;
  signal I_SG_ENGINE_n_68 : STD_LOGIC;
  signal I_SG_ENGINE_n_69 : STD_LOGIC;
  signal I_SG_ENGINE_n_70 : STD_LOGIC;
  signal I_SG_ENGINE_n_71 : STD_LOGIC;
  signal I_SG_ENGINE_n_72 : STD_LOGIC;
  signal I_SG_ENGINE_n_73 : STD_LOGIC;
  signal I_SG_ENGINE_n_74 : STD_LOGIC;
  signal I_SG_ENGINE_n_75 : STD_LOGIC;
  signal I_SG_ENGINE_n_76 : STD_LOGIC;
  signal I_SG_ENGINE_n_77 : STD_LOGIC;
  signal I_SG_ENGINE_n_78 : STD_LOGIC;
  signal I_SG_ENGINE_n_79 : STD_LOGIC;
  signal I_SG_ENGINE_n_80 : STD_LOGIC;
  signal I_SG_ENGINE_n_81 : STD_LOGIC;
  signal I_SG_ENGINE_n_82 : STD_LOGIC;
  signal I_SG_ENGINE_n_83 : STD_LOGIC;
  signal I_SG_ENGINE_n_84 : STD_LOGIC;
  signal I_SG_ENGINE_n_85 : STD_LOGIC;
  signal I_SG_ENGINE_n_86 : STD_LOGIC;
  signal I_SG_ENGINE_n_87 : STD_LOGIC;
  signal I_SG_ENGINE_n_88 : STD_LOGIC;
  signal I_SG_ENGINE_n_89 : STD_LOGIC;
  signal I_SG_ENGINE_n_90 : STD_LOGIC;
  signal I_SG_ENGINE_n_91 : STD_LOGIC;
  signal \I_SG_FETCH_MNGR/ch1_sg_idle\ : STD_LOGIC;
  signal \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_empty_new0\ : STD_LOGIC;
  signal \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new\ : STD_LOGIC;
  signal \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit0_out\ : STD_LOGIC;
  signal I_SIMPLE_DMA_CNTLR_n_10 : STD_LOGIC;
  signal I_SIMPLE_DMA_CNTLR_n_11 : STD_LOGIC;
  signal I_SIMPLE_DMA_CNTLR_n_12 : STD_LOGIC;
  signal I_SIMPLE_DMA_CNTLR_n_17 : STD_LOGIC;
  signal I_SIMPLE_DMA_CNTLR_n_18 : STD_LOGIC;
  signal \I_SOFT_RST_POS_EDGE_DTCT/sig_pulse_trigger\ : STD_LOGIC;
  signal \I_SOFT_RST_POS_EDGE_DTCT/sig_to_edge_detect_reg\ : STD_LOGIC;
  signal \^axi_cdma_tstvec\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^cdma_tvect_out\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal ch1_fetch_address_i : STD_LOGIC_VECTOR ( 29 downto 6 );
  signal ch1_ftch_queue_empty : STD_LOGIC;
  signal ch1_nxtdesc_wren : STD_LOGIC;
  signal cntlr2reg_interr_set0 : STD_LOGIC;
  signal dma_cyclic : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal ptr_queue_full : STD_LOGIC;
  signal \^s_axi_lite_bvalid\ : STD_LOGIC;
  signal sig_axi2ip_wrce : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\ : STD_LOGIC;
  signal sig_cntl2mm2s_sts_tready : STD_LOGIC;
  signal sig_cntl2s2mm_cmd_tvalid : STD_LOGIC;
  signal sig_cntl2s2mm_sts_tready : STD_LOGIC;
  signal sig_cntlr2rst_halt_cmplt : STD_LOGIC;
  signal sig_dm_mm2s_cmd_tdata : STD_LOGIC_VECTOR ( 66 downto 26 );
  signal sig_dm_mm2s_cmd_tready : STD_LOGIC;
  signal sig_dm_mm2s_err : STD_LOGIC;
  signal sig_dm_mm2s_halt_cmplt : STD_LOGIC;
  signal sig_dm_mm2s_sts_tdata : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sig_dm_mm2s_sts_tvalid : STD_LOGIC;
  signal sig_dm_s2mm_cmd_tdata : STD_LOGIC_VECTOR ( 66 downto 0 );
  signal sig_dm_s2mm_cmd_tready : STD_LOGIC;
  signal sig_dm_s2mm_halt_cmplt : STD_LOGIC;
  signal sig_dm_s2mm_sts_tdata : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sig_dm_s2mm_sts_tvalid : STD_LOGIC;
  signal sig_do_shutdown : STD_LOGIC;
  signal sig_ftch_sm_state_ns1 : STD_LOGIC;
  signal sig_halt_request0 : STD_LOGIC;
  signal sig_halt_status : STD_LOGIC;
  signal sig_mm2s2sgcntl_sts_tvalid : STD_LOGIC;
  signal sig_mm2s_interr : STD_LOGIC;
  signal sig_mm2s_status_reg0 : STD_LOGIC;
  signal sig_mm2s_status_reg0_0 : STD_LOGIC;
  signal sig_reg2cntlr_sg_mode : STD_LOGIC;
  signal sig_reg2rst_soft_reset : STD_LOGIC;
  signal sig_reg2sg_curdesc : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal sig_reg2sg_dmacr : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal sig_reg2sg_irqdelay_wren : STD_LOGIC;
  signal sig_reg2sg_irqthresh_wren : STD_LOGIC;
  signal sig_reg2sg_taildesc : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal sig_reg2sg_tailpntr_updated : STD_LOGIC;
  signal sig_rst2cntlr_reset : STD_LOGIC;
  signal sig_rst2dm_resetn : STD_LOGIC;
  signal sig_rst2lite_bside_reset : STD_LOGIC;
  signal sig_rst2reg_reset : STD_LOGIC;
  signal sig_rst2reg_soft_reset_clr : STD_LOGIC;
  signal sig_rst2sg_resetn : STD_LOGIC;
  signal sig_rst2sgcntl_halt : STD_LOGIC;
  signal sig_rst2sgcntlr_reset : STD_LOGIC;
  signal sig_s2mm_interr : STD_LOGIC;
  signal sig_sg2reg_irqdelay_status : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_sg2reg_irqthresh_status : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_sg2sgcntlr_ftch_idle : STD_LOGIC;
  signal sig_sg2sgcntlr_ftch_tdata_new : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal sig_sg2sgcntlr_updt_idle : STD_LOGIC;
  signal sig_sg_run0 : STD_LOGIC;
  signal sig_sgcntl2mm2s_halt : STD_LOGIC;
  signal sig_sgcntl2reg_idle_clr : STD_LOGIC;
  signal sig_sgcntl2rst_halt_cmplt : STD_LOGIC;
  signal sig_sgcntl2sg_updptr_tdata : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal sig_sgcntl2sg_updptr_tvalid : STD_LOGIC;
  signal sig_sgcntl2sg_updsts_tdata : STD_LOGIC_VECTOR ( 30 downto 28 );
  signal sig_sgcntl2sg_updsts_tvalid : STD_LOGIC;
  signal sig_sgcntlr2reg_new_curdesc_wren : STD_LOGIC;
  signal sig_sgcntlr2sg_desc_flush : STD_LOGIC;
  signal sig_shtdwn_sm_set_cmplt : STD_LOGIC;
  signal sig_sm_clr_idle_ns : STD_LOGIC;
  signal sig_sm_state0 : STD_LOGIC;
  signal sig_sm_state_ns1 : STD_LOGIC;
  signal sig_sts_sm_pop_mm2s_sts : STD_LOGIC;
  signal sig_sts_sm_pop_s2mm_sts : STD_LOGIC;
  signal sig_sts_sm_push_updt : STD_LOGIC;
  signal sts_queue_full : STD_LOGIC;
begin
  axi_cdma_tstvec(3 downto 0) <= \^axi_cdma_tstvec\(3 downto 0);
  cdma_tvect_out(17 downto 0) <= \^cdma_tvect_out\(17 downto 0);
  s_axi_lite_bvalid <= \^s_axi_lite_bvalid\;
  sig_cmd_stat_rst_user_reg_n_cdc_from_reg <= \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\;
I_DATAMOVER: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover
     port map (
      D(0) => I_DATAMOVER_n_22,
      E(0) => sig_sts_sm_pop_mm2s_sts,
      \FSM_onehot_sig_sm_state_reg[1]\(0) => sig_s2mm_interr,
      \FSM_onehot_sig_sm_state_reg[1]_0\(0) => sig_mm2s_interr,
      \FSM_sequential_sig_ftch_sm_state_reg[1]\ => I_SG_CNTLR_n_24,
      \GEN_MM2S.queue_empty_new_reg\ => I_DATAMOVER_n_17,
      Q(2) => I_SIMPLE_DMA_CNTLR_n_10,
      Q(1) => I_SIMPLE_DMA_CNTLR_n_11,
      Q(0) => I_SIMPLE_DMA_CNTLR_n_12,
      SR(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]\(32 downto 1) => sig_dm_mm2s_cmd_tdata(66 downto 35),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]\(0) => sig_dm_mm2s_cmd_tdata(26),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\(6 downto 0) => sig_dm_mm2s_sts_tdata(6 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(6 downto 0) => sig_dm_s2mm_sts_tdata(6 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\(62) => I_SG_CNTLR_n_16,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\(61) => I_SG_CNTLR_n_17,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\(60) => I_SG_CNTLR_n_18,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\(59) => I_SG_CNTLR_n_19,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\(58 downto 27) => sig_dm_s2mm_cmd_tdata(66 downto 35),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\(26 downto 0) => sig_dm_s2mm_cmd_tdata(26 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\(0) => sig_cntl2mm2s_sts_tready,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\(0) => sig_sts_sm_pop_s2mm_sts,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\(0) => sig_cntl2s2mm_sts_tready,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => I_DATAMOVER_n_18,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => I_SG_CNTLR_n_31,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ => I_SG_CNTLR_n_32,
      ch1_ftch_queue_empty => ch1_ftch_queue_empty,
      cntlr2reg_interr_set0 => cntlr2reg_interr_set0,
      m_axi_aclk => m_axi_aclk,
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arburst(0) => m_axi_arburst(0),
      m_axi_arlen(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arsize(0) => m_axi_arsize(0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awburst(0) => m_axi_awburst(0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awsize(0) => m_axi_awsize(0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(127 downto 0) => m_axi_rdata(127 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(127 downto 0) => m_axi_wdata(127 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(15 downto 0) => m_axi_wstrb(15 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      reg_dma_sg_mode => sig_reg2cntlr_sg_mode,
      sig_calc2dm_calc_err => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_calc2dm_calc_err\,
      sig_cntl2s2mm_cmd_tvalid => sig_cntl2s2mm_cmd_tvalid,
      sig_cntlr2rst_halt_cmplt => sig_cntlr2rst_halt_cmplt,
      sig_data2all_tlast_error => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_data2all_tlast_error\,
      sig_dm_mm2s_cmd_tready => sig_dm_mm2s_cmd_tready,
      sig_dm_mm2s_err => sig_dm_mm2s_err,
      sig_dm_mm2s_halt_cmplt => sig_dm_mm2s_halt_cmplt,
      sig_dm_mm2s_sts_tvalid => sig_dm_mm2s_sts_tvalid,
      sig_dm_s2mm_cmd_tready => sig_dm_s2mm_cmd_tready,
      sig_dm_s2mm_halt_cmplt => sig_dm_s2mm_halt_cmplt,
      sig_dm_s2mm_sts_tvalid => sig_dm_s2mm_sts_tvalid,
      sig_first_dbeat_reg => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sig_ftch_sm_state_ns1 => sig_ftch_sm_state_ns1,
      sig_halt_cmplt_reg => I_DATAMOVER_n_19,
      sig_halt_cmplt_reg_0 => I_DATAMOVER_n_25,
      sig_halt_request0 => sig_halt_request0,
      sig_halt_status => sig_halt_status,
      sig_halt_status_reg(0) => I_SG_CNTLR_n_23,
      sig_init_done => \I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done\,
      sig_init_done_0 => \I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\,
      sig_init_done_1 => \I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done\,
      sig_init_done_2 => \I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\,
      sig_init_done_3 => \I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_done\,
      sig_init_done_4 => \I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done\,
      sig_init_reg_reg => I_DATAMOVER_n_27,
      sig_init_reg_reg_0 => I_DATAMOVER_n_28,
      sig_init_reg_reg_1 => I_DATAMOVER_n_29,
      sig_init_reg_reg_2 => I_DATAMOVER_n_30,
      sig_init_reg_reg_3 => I_DATAMOVER_n_31,
      sig_init_reg_reg_4 => I_DATAMOVER_n_32,
      sig_rst2all_stop_request => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\,
      sig_rst2sgcntl_halt => sig_rst2sgcntl_halt,
      sig_s_h_halt_reg => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_s_h_halt_reg\,
      sig_s_h_halt_reg_reg => I_RST_MODULE_n_23,
      sig_s_h_halt_reg_reg_0 => I_RST_MODULE_n_24,
      sig_sgcntl2mm2s_halt => sig_sgcntl2mm2s_halt,
      sig_sgcntl2rst_halt_cmplt => sig_sgcntl2rst_halt_cmplt,
      sig_sgcntlr2reg_new_curdesc_wren => sig_sgcntlr2reg_new_curdesc_wren,
      sig_sm_clr_idle_ns => sig_sm_clr_idle_ns,
      sig_sm_clr_idle_reg => \^cdma_tvect_out\(0)
    );
I_HYBRID_REG_MODULE: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_reg_module
     port map (
      D(25) => I_SG_ENGINE_n_66,
      D(24) => I_SG_ENGINE_n_67,
      D(23) => I_SG_ENGINE_n_68,
      D(22) => I_SG_ENGINE_n_69,
      D(21) => I_SG_ENGINE_n_70,
      D(20) => I_SG_ENGINE_n_71,
      D(19) => I_SG_ENGINE_n_72,
      D(18) => I_SG_ENGINE_n_73,
      D(17) => I_SG_ENGINE_n_74,
      D(16) => I_SG_ENGINE_n_75,
      D(15) => I_SG_ENGINE_n_76,
      D(14) => I_SG_ENGINE_n_77,
      D(13) => I_SG_ENGINE_n_78,
      D(12) => I_SG_ENGINE_n_79,
      D(11) => I_SG_ENGINE_n_80,
      D(10) => I_SG_ENGINE_n_81,
      D(9) => I_SG_ENGINE_n_82,
      D(8) => I_SG_ENGINE_n_83,
      D(7) => I_SG_ENGINE_n_84,
      D(6) => I_SG_ENGINE_n_85,
      D(5) => I_SG_ENGINE_n_86,
      D(4) => I_SG_ENGINE_n_87,
      D(3) => I_SG_ENGINE_n_88,
      D(2) => I_SG_ENGINE_n_89,
      D(1) => I_SG_ENGINE_n_90,
      D(0) => I_SG_ENGINE_n_91,
      E(0) => sig_axi2ip_wrce(0),
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg\(0) => I_HYBRID_REG_MODULE_n_19,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]\(0) => I_SG_ENGINE_n_4,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\(7 downto 0) => sig_sg2reg_irqdelay_status(7 downto 0),
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg\ => I_HYBRID_REG_MODULE_n_66,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\ => sig_rst2sg_resetn,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1\ => I_SG_CNTLR_n_28,
      \GEN_MM2S.queue_dout_new_reg[31]\(32 downto 1) => sig_dm_mm2s_cmd_tdata(66 downto 35),
      \GEN_MM2S.queue_dout_new_reg[31]\(0) => sig_dm_mm2s_cmd_tdata(26),
      \GEN_MM2S.queue_dout_new_reg[63]\(58 downto 27) => sig_dm_s2mm_cmd_tdata(66 downto 35),
      \GEN_MM2S.queue_dout_new_reg[63]\(26 downto 0) => sig_dm_s2mm_cmd_tdata(26 downto 0),
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]\(7 downto 0) => sig_sg2reg_irqthresh_status(7 downto 0),
      \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg\ => \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg\,
      \GEN_SYNC_WRITE.axi2ip_wrce_reg[1]\ => I_RST_MODULE_n_12,
      Q(0) => sig_rst2reg_soft_reset_clr,
      S(6) => I_HYBRID_REG_MODULE_n_68,
      S(5) => I_HYBRID_REG_MODULE_n_69,
      S(4) => I_HYBRID_REG_MODULE_n_70,
      S(3) => I_HYBRID_REG_MODULE_n_71,
      S(2) => I_HYBRID_REG_MODULE_n_72,
      S(1) => I_HYBRID_REG_MODULE_n_73,
      S(0) => I_HYBRID_REG_MODULE_n_74,
      SR(0) => \I_REGISTER_BLOCK/dly_irq0\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\(89 downto 0) => sig_sg2sgcntlr_ftch_tdata_new(89 downto 0),
      \araddr_reg[2]\ => sig_rst2lite_bside_reset,
      arready_i_reg => s_axi_lite_arready,
      awvalid_d10 => \I_AXI_LITE/awvalid_d10\,
      axi_cdma_tstvec(0) => \^axi_cdma_tstvec\(2),
      cdma_introut => cdma_introut,
      cdma_tvect_out(7 downto 4) => \^cdma_tvect_out\(15 downto 12),
      cdma_tvect_out(3 downto 2) => \^cdma_tvect_out\(7 downto 6),
      cdma_tvect_out(1 downto 0) => \^cdma_tvect_out\(4 downto 3),
      ch1_delay_count0 => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_count0\,
      ch1_dly_fast_cnt0 => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_dly_fast_cnt0\,
      \ch1_sg_idle1_inferred__0/i__carry\(23 downto 0) => ch1_fetch_address_i(29 downto 6),
      \curdesc_lsb_i_reg[31]\(25 downto 0) => sig_reg2sg_curdesc(31 downto 6),
      currdesc_updated_reg => I_HYBRID_REG_MODULE_n_63,
      dly_irq_reg => \^axi_cdma_tstvec\(3),
      dma_decerr_reg => I_HYBRID_REG_MODULE_n_6,
      dma_decerr_reg_0 => I_SIMPLE_DMA_CNTLR_n_18,
      dma_slverr_reg => I_HYBRID_REG_MODULE_n_5,
      dma_slverr_reg_0 => I_SIMPLE_DMA_CNTLR_n_17,
      \dmacr_i_reg[23]\(7 downto 0) => sig_reg2sg_dmacr(23 downto 16),
      \dmacr_i_reg[23]_0\(0) => I_RST_MODULE_n_15,
      \dmacr_i_reg[6]\(0) => dma_cyclic,
      idle_reg => \^axi_cdma_tstvec\(0),
      m_axi_aclk => m_axi_aclk,
      \out\ => sig_rst2reg_reset,
      rdy => \I_AXI_LITE/rdy\,
      reg_dma_sg_mode => sig_reg2cntlr_sg_mode,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(3 downto 0) => s_axi_lite_araddr(3 downto 0),
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(3 downto 0) => s_axi_lite_awaddr(3 downto 0),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => \^s_axi_lite_bvalid\,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wdata_18_sp_1 => I_HYBRID_REG_MODULE_n_59,
      s_axi_lite_wdata_23_sp_1 => I_HYBRID_REG_MODULE_n_60,
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      sg_decerr_reg => I_HYBRID_REG_MODULE_n_9,
      sg_decerr_reg_0 => I_SG_ENGINE_n_260,
      sg_ftch_error => \I_REGISTER_BLOCK/sg_ftch_error\,
      sg_ftch_error0 => \I_REGISTER_BLOCK/sg_ftch_error0\,
      sg_interr_reg => I_HYBRID_REG_MODULE_n_7,
      sg_interr_reg_0 => I_SG_ENGINE_n_258,
      sg_slverr_reg => I_HYBRID_REG_MODULE_n_8,
      sg_slverr_reg_0 => I_SG_ENGINE_n_259,
      sg_updt_error => \I_REGISTER_BLOCK/sg_updt_error\,
      sig_dm_mm2s_cmd_tready => sig_dm_mm2s_cmd_tready,
      sig_dm_mm2s_sts_tvalid => sig_dm_mm2s_sts_tvalid,
      sig_dm_s2mm_cmd_tready => sig_dm_s2mm_cmd_tready,
      \sig_dma_go0__0\ => \I_REGISTER_BLOCK/sig_dma_go0__0\,
      sig_dma_go_reg => \^cdma_tvect_out\(0),
      sig_mm2s2sgcntl_sts_tvalid => sig_mm2s2sgcntl_sts_tvalid,
      sig_pulse_trigger => \I_SOFT_RST_POS_EDGE_DTCT/sig_pulse_trigger\,
      sig_pulse_trigger_0 => \I_GEN_IDLE_CLR/sig_pulse_trigger\,
      sig_reg2rst_soft_reset => sig_reg2rst_soft_reset,
      sig_reg2sg_irqdelay_wren => sig_reg2sg_irqdelay_wren,
      sig_reg2sg_irqthresh_wren => sig_reg2sg_irqthresh_wren,
      sig_reg2sg_tailpntr_updated => sig_reg2sg_tailpntr_updated,
      sig_sgcntl2reg_idle_clr => sig_sgcntl2reg_idle_clr,
      sig_sgcntlr2reg_new_curdesc_wren => sig_sgcntlr2reg_new_curdesc_wren,
      sig_shtdwn_sm_set_cmplt => sig_shtdwn_sm_set_cmplt,
      sig_sm_state_ns1 => sig_sm_state_ns1,
      sig_to_edge_detect_reg => \I_SOFT_RST_POS_EDGE_DTCT/sig_to_edge_detect_reg\,
      sig_to_edge_detect_reg_1 => \I_GEN_IDLE_CLR/sig_to_edge_detect_reg\,
      \taildesc_lsb_int_reg[31]\(1 downto 0) => sig_reg2sg_taildesc(31 downto 30),
      \taildesc_lsb_int_reg[6]\ => I_HYBRID_REG_MODULE_n_67,
      wr_data_cap0 => \I_AXI_LITE/wr_data_cap0\
    );
I_RST_MODULE: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_reset
     port map (
      E(0) => sig_axi2ip_wrce(0),
      \GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg_0\ => sig_rst2cntlr_reset,
      \GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg_1\(0) => sig_mm2s_status_reg0_0,
      \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg_0\ => sig_rst2reg_reset,
      \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg_1\(0) => I_RST_MODULE_n_15,
      \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg_0\ => sig_rst2sg_resetn,
      \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg_1\(0) => I_RST_MODULE_n_22,
      \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg_0\ => sig_rst2sgcntlr_reset,
      \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg_1\(0) => I_RST_MODULE_n_19,
      \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg_2\(0) => sig_mm2s_status_reg0,
      \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg_3\(0) => p_0_in,
      Q(0) => sig_rst2reg_soft_reset_clr,
      SR(0) => \I_REGISTER_BLOCK/dly_irq0\,
      SS(0) => I_RST_MODULE_n_7,
      awvalid_d10 => \I_AXI_LITE/awvalid_d10\,
      \dmacr_i_reg[23]\ => I_HYBRID_REG_MODULE_n_60,
      \dmacr_i_reg[23]_0\ => I_HYBRID_REG_MODULE_n_59,
      idle_reg => \^axi_cdma_tstvec\(1),
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      \out\ => sig_rst2lite_bside_reset,
      ptr_queue_full => ptr_queue_full,
      rdy => \I_AXI_LITE/rdy\,
      reg_dma_sg_mode => sig_reg2cntlr_sg_mode,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_aresetn => s_axi_lite_aresetn,
      s_axi_lite_awaddr(3 downto 0) => s_axi_lite_awaddr(3 downto 0),
      \s_axi_lite_awaddr[4]\ => I_RST_MODULE_n_12,
      s_axi_lite_bvalid => \^s_axi_lite_bvalid\,
      \sig_dma_go0__0\ => \I_REGISTER_BLOCK/sig_dma_go0__0\,
      sig_halt_cmplt_reg_0 => I_DATAMOVER_n_19,
      sig_halt_request0 => sig_halt_request0,
      sig_halt_request_reg_0 => I_RST_MODULE_n_23,
      sig_halt_request_reg_1 => I_RST_MODULE_n_24,
      \sig_mm2s_status_reg_reg[6]\ => \^axi_cdma_tstvec\(0),
      sig_pulse_trigger => \I_SOFT_RST_POS_EDGE_DTCT/sig_pulse_trigger\,
      sig_reg2rst_soft_reset => sig_reg2rst_soft_reset,
      sig_rst2all_stop_request => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\,
      sig_rst2dm_resetn => sig_rst2dm_resetn,
      sig_rst2sgcntl_halt => sig_rst2sgcntl_halt,
      sig_s_h_halt_reg => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_s_h_halt_reg\,
      sig_sg_run0 => sig_sg_run0,
      sig_sgcntl2mm2s_halt => sig_sgcntl2mm2s_halt,
      sig_sgcntl2reg_idle_clr => sig_sgcntl2reg_idle_clr,
      sig_sgcntl2sg_updptr_tvalid => sig_sgcntl2sg_updptr_tvalid,
      sig_sgcntl2sg_updsts_tvalid => sig_sgcntl2sg_updsts_tvalid,
      sig_sm_state0 => sig_sm_state0,
      sig_sts_sm_push_updt => sig_sts_sm_push_updt,
      sig_to_edge_detect_reg => \I_SOFT_RST_POS_EDGE_DTCT/sig_to_edge_detect_reg\,
      sts_queue_full => sts_queue_full,
      wr_data_cap0 => \I_AXI_LITE/wr_data_cap0\
    );
I_SG_CNTLR: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_sg_cntlr
     port map (
      CO(0) => I_SG_ENGINE_n_41,
      D(6 downto 0) => sig_dm_mm2s_sts_tdata(6 downto 0),
      \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg\(0) => \^cdma_tvect_out\(5),
      E(0) => sig_sts_sm_pop_mm2s_sts,
      \FSM_sequential_sig_sts_sm_state_reg[0]_0\ => I_DATAMOVER_n_18,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\ => I_SG_CNTLR_n_27,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0\ => I_HYBRID_REG_MODULE_n_66,
      \GEN_MM2S.queue_dout_new_reg[121]\ => I_DATAMOVER_n_17,
      \GEN_MM2S.reg1_reg[121]\ => sig_rst2sg_resetn,
      Q(0) => I_SG_CNTLR_n_23,
      SR(0) => sig_rst2sgcntlr_reset,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => I_SG_CNTLR_n_31,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => I_SG_CNTLR_n_32,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\(0) => sig_cntl2mm2s_sts_tready,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2\(0) => sig_cntl2s2mm_sts_tready,
      cdma_tvect_out(1) => \^cdma_tvect_out\(6),
      cdma_tvect_out(0) => \^cdma_tvect_out\(4),
      ch1_delay_cnt_en => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en\,
      ch1_ftch_queue_empty => ch1_ftch_queue_empty,
      ch1_nxtdesc_wren => ch1_nxtdesc_wren,
      ch1_sg_idle => \I_SG_FETCH_MNGR/ch1_sg_idle\,
      irqdelay_wren_reg => I_SG_CNTLR_n_28,
      m_axi_aclk => m_axi_aclk,
      ptr_queue_full => ptr_queue_full,
      queue_empty_new0 => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_empty_new0\,
      reg_dma_sg_mode => sig_reg2cntlr_sg_mode,
      \sig_cmd_tag_cntr_reg[3]_0\(3) => I_SG_CNTLR_n_16,
      \sig_cmd_tag_cntr_reg[3]_0\(2) => I_SG_CNTLR_n_17,
      \sig_cmd_tag_cntr_reg[3]_0\(1) => I_SG_CNTLR_n_18,
      \sig_cmd_tag_cntr_reg[3]_0\(0) => I_SG_CNTLR_n_19,
      sig_dm_mm2s_halt_cmplt => sig_dm_mm2s_halt_cmplt,
      sig_dm_mm2s_sts_tvalid => sig_dm_mm2s_sts_tvalid,
      sig_dm_s2mm_halt_cmplt => sig_dm_s2mm_halt_cmplt,
      sig_dm_s2mm_sts_tvalid => sig_dm_s2mm_sts_tvalid,
      sig_dm_status_full_reg_0 => I_SG_CNTLR_n_15,
      \sig_dm_status_reg_reg[30]_0\(2 downto 0) => sig_sgcntl2sg_updsts_tdata(30 downto 28),
      sig_do_shutdown => sig_do_shutdown,
      sig_fetch_update_full_reg_0(0) => I_SG_CNTLR_n_14,
      \sig_fetch_update_reg_reg[31]_0\(25 downto 0) => sig_sgcntl2sg_updptr_tdata(31 downto 6),
      \sig_fetch_update_reg_reg[31]_1\(0) => p_0_in,
      \sig_fetch_update_reg_reg[31]_2\(25 downto 0) => sig_sg2sgcntlr_ftch_tdata_new(127 downto 102),
      sig_flush_sg_reg_0(0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit0_out\,
      \sig_ftch_limit_cntr_reg[1]_0\ => I_SG_CNTLR_n_24,
      sig_ftch_sm_state_ns1 => sig_ftch_sm_state_ns1,
      sig_halt_dm_reg_0(0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new\,
      sig_halt_status => sig_halt_status,
      sig_halt_status_reg_0 => I_DATAMOVER_n_25,
      sig_mm2s2sgcntl_sts_tvalid => sig_mm2s2sgcntl_sts_tvalid,
      \sig_mm2s_status_reg_reg[6]_0\(0) => sig_mm2s_status_reg0,
      sig_pulse_trigger => \I_GEN_SG_IDLE_RISE/sig_pulse_trigger\,
      sig_pulse_trigger_1 => \I_GEN_IDLE_CLR/sig_pulse_trigger\,
      sig_reg2sg_irqdelay_wren => sig_reg2sg_irqdelay_wren,
      sig_reg2sg_tailpntr_updated => sig_reg2sg_tailpntr_updated,
      \sig_s2mm_status_reg_reg[6]_0\(6 downto 0) => sig_dm_s2mm_sts_tdata(6 downto 0),
      sig_sg2sgcntlr_ftch_idle => sig_sg2sgcntlr_ftch_idle,
      sig_sg2sgcntlr_updt_idle => sig_sg2sgcntlr_updt_idle,
      sig_sg_run0 => sig_sg_run0,
      sig_sg_run_reg_0 => I_SG_CNTLR_n_26,
      sig_sg_run_reg_1 => I_HYBRID_REG_MODULE_n_63,
      sig_sgcntl2mm2s_halt => sig_sgcntl2mm2s_halt,
      sig_sgcntl2reg_idle_clr => sig_sgcntl2reg_idle_clr,
      sig_sgcntl2rst_halt_cmplt => sig_sgcntl2rst_halt_cmplt,
      sig_sgcntl2sg_updptr_tvalid => sig_sgcntl2sg_updptr_tvalid,
      sig_sgcntl2sg_updsts_tvalid => sig_sgcntl2sg_updsts_tvalid,
      sig_sgcntlr2reg_new_curdesc_wren => sig_sgcntlr2reg_new_curdesc_wren,
      sig_sgcntlr2sg_desc_flush => sig_sgcntlr2sg_desc_flush,
      sig_shtdwn_sm_set_cmplt => sig_shtdwn_sm_set_cmplt,
      sig_sts_sm_pop_s2mm_sts_reg_0(0) => sig_sts_sm_pop_s2mm_sts,
      sig_sts_sm_push_updt => sig_sts_sm_push_updt,
      sig_to_edge_detect_reg => \I_GEN_SG_IDLE_RISE/sig_to_edge_detect_reg\,
      sig_to_edge_detect_reg_0 => \I_GEN_IDLE_CLR/sig_to_edge_detect_reg\,
      \sig_updt_filter_cntr_reg[2]_0\(0) => I_RST_MODULE_n_19,
      sts_queue_full => sts_queue_full
    );
I_SG_ENGINE: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg
     port map (
      CO(0) => I_SG_ENGINE_n_41,
      D(25) => I_SG_ENGINE_n_66,
      D(24) => I_SG_ENGINE_n_67,
      D(23) => I_SG_ENGINE_n_68,
      D(22) => I_SG_ENGINE_n_69,
      D(21) => I_SG_ENGINE_n_70,
      D(20) => I_SG_ENGINE_n_71,
      D(19) => I_SG_ENGINE_n_72,
      D(18) => I_SG_ENGINE_n_73,
      D(17) => I_SG_ENGINE_n_74,
      D(16) => I_SG_ENGINE_n_75,
      D(15) => I_SG_ENGINE_n_76,
      D(14) => I_SG_ENGINE_n_77,
      D(13) => I_SG_ENGINE_n_78,
      D(12) => I_SG_ENGINE_n_79,
      D(11) => I_SG_ENGINE_n_80,
      D(10) => I_SG_ENGINE_n_81,
      D(9) => I_SG_ENGINE_n_82,
      D(8) => I_SG_ENGINE_n_83,
      D(7) => I_SG_ENGINE_n_84,
      D(6) => I_SG_ENGINE_n_85,
      D(5) => I_SG_ENGINE_n_86,
      D(4) => I_SG_ENGINE_n_87,
      D(3) => I_SG_ENGINE_n_88,
      D(2) => I_SG_ENGINE_n_89,
      D(1) => I_SG_ENGINE_n_90,
      D(0) => I_SG_ENGINE_n_91,
      E(0) => I_SG_CNTLR_n_14,
      \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg\(10 downto 0) => \^cdma_tvect_out\(17 downto 7),
      \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg\ => I_SG_ENGINE_n_260,
      \GEN_CH1_UPDATE.ch1_updt_interr_set_reg\ => I_SG_ENGINE_n_258,
      \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg\ => I_SG_ENGINE_n_259,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg\(0) => I_SG_ENGINE_n_4,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\ => I_SG_CNTLR_n_27,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]\(0) => I_HYBRID_REG_MODULE_n_19,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]\(7 downto 0) => sig_sg2reg_irqdelay_status(7 downto 0),
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg\ => \^axi_cdma_tstvec\(3),
      \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]\(7 downto 0) => sig_sg2reg_irqthresh_status(7 downto 0),
      \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0\(7 downto 0) => sig_reg2sg_dmacr(23 downto 16),
      \GEN_MM2S.queue_dout_new_reg[121]\(0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new\,
      \GEN_MM2S.reg1_reg[121]\(0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit0_out\,
      \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29]\(23 downto 0) => ch1_fetch_address_i(29 downto 6),
      \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(25 downto 0) => sig_reg2sg_curdesc(31 downto 6),
      \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg\ => I_HYBRID_REG_MODULE_n_67,
      \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0\ => I_SG_CNTLR_n_26,
      \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]\(25 downto 0) => sig_sgcntl2sg_updptr_tdata(31 downto 6),
      \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]\(3) => sig_sgcntl2sg_updsts_tvalid,
      \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]\(2 downto 0) => sig_sgcntl2sg_updsts_tdata(30 downto 28),
      \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]\(0) => I_SG_CNTLR_n_15,
      \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\(0) => dma_cyclic,
      Q(115 downto 90) => sig_sg2sgcntlr_ftch_tdata_new(127 downto 102),
      Q(89 downto 0) => sig_sg2sgcntlr_ftch_tdata_new(89 downto 0),
      S(6) => I_HYBRID_REG_MODULE_n_68,
      S(5) => I_HYBRID_REG_MODULE_n_69,
      S(4) => I_HYBRID_REG_MODULE_n_70,
      S(3) => I_HYBRID_REG_MODULE_n_71,
      S(2) => I_HYBRID_REG_MODULE_n_72,
      S(1) => I_HYBRID_REG_MODULE_n_73,
      S(0) => I_HYBRID_REG_MODULE_n_74,
      SR(0) => I_RST_MODULE_n_22,
      SS(0) => I_RST_MODULE_n_7,
      cdma_tvect_out(0) => \^cdma_tvect_out\(4),
      ch1_delay_cnt_en => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en\,
      ch1_delay_count0 => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_count0\,
      ch1_dly_fast_cnt0 => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_dly_fast_cnt0\,
      ch1_ftch_queue_empty => ch1_ftch_queue_empty,
      ch1_nxtdesc_wren => ch1_nxtdesc_wren,
      ch1_sg_idle => \I_SG_FETCH_MNGR/ch1_sg_idle\,
      \ch1_sg_idle1_inferred__0/i__carry\(1 downto 0) => sig_reg2sg_taildesc(31 downto 30),
      ftch_error_reg => ftch_error_reg,
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_araddr(25 downto 0) => m_axi_sg_araddr(25 downto 0),
      m_axi_sg_arburst(0) => m_axi_sg_arburst(0),
      m_axi_sg_arlen(0) => m_axi_sg_arlen(0),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      m_axi_sg_awaddr(27 downto 0) => m_axi_sg_awaddr(27 downto 0),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(0) => m_axi_sg_awsize(0),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      m_axi_sg_rdata(31 downto 0) => m_axi_sg_rdata(31 downto 0),
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axi_sg_wdata(3 downto 0) => m_axi_sg_wdata(3 downto 0),
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      m_axis_ftch_sts_tready_reg => sig_rst2sg_resetn,
      ptr_queue_full => ptr_queue_full,
      queue_empty_new0 => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_empty_new0\,
      s_axi_lite_wdata(25 downto 0) => s_axi_lite_wdata(31 downto 6),
      sg_decerr_reg => I_HYBRID_REG_MODULE_n_9,
      sg_ftch_error => \I_REGISTER_BLOCK/sg_ftch_error\,
      sg_ftch_error0 => \I_REGISTER_BLOCK/sg_ftch_error0\,
      sg_interr_reg => I_HYBRID_REG_MODULE_n_7,
      sg_slverr_reg => I_HYBRID_REG_MODULE_n_8,
      sg_updt_error => \I_REGISTER_BLOCK/sg_updt_error\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sig_do_shutdown => sig_do_shutdown,
      sig_init_done => \I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done\,
      sig_init_done_0 => \I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\,
      sig_init_done_1 => \I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done\,
      sig_init_done_2 => \I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\,
      sig_init_done_3 => \I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_done\,
      sig_init_done_4 => \I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done\,
      sig_init_done_reg => I_DATAMOVER_n_27,
      sig_init_done_reg_0 => I_DATAMOVER_n_28,
      sig_init_done_reg_1 => I_DATAMOVER_n_29,
      sig_init_done_reg_2 => I_DATAMOVER_n_30,
      sig_init_done_reg_3 => I_DATAMOVER_n_31,
      sig_init_done_reg_4 => I_DATAMOVER_n_32,
      sig_pulse_trigger => \I_GEN_SG_IDLE_RISE/sig_pulse_trigger\,
      sig_reg2sg_irqthresh_wren => sig_reg2sg_irqthresh_wren,
      sig_rst2dm_resetn => sig_rst2dm_resetn,
      sig_rst2sgcntl_halt => sig_rst2sgcntl_halt,
      sig_sg2sgcntlr_ftch_idle => sig_sg2sgcntlr_ftch_idle,
      sig_sg2sgcntlr_updt_idle => sig_sg2sgcntlr_updt_idle,
      sig_sgcntlr2reg_new_curdesc_wren => sig_sgcntlr2reg_new_curdesc_wren,
      sig_sgcntlr2sg_desc_flush => sig_sgcntlr2sg_desc_flush,
      sig_to_edge_detect_reg => \I_GEN_SG_IDLE_RISE/sig_to_edge_detect_reg\,
      sts_queue_full => sts_queue_full,
      updt_error_reg => updt_error_reg
    );
I_SIMPLE_DMA_CNTLR: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_simple_cntlr
     port map (
      D(0) => I_DATAMOVER_n_22,
      E(0) => sig_cntl2mm2s_sts_tready,
      Q(2) => I_SIMPLE_DMA_CNTLR_n_10,
      Q(1) => I_SIMPLE_DMA_CNTLR_n_11,
      Q(0) => I_SIMPLE_DMA_CNTLR_n_12,
      SR(0) => sig_mm2s_status_reg0_0,
      axi_cdma_tstvec(0) => \^axi_cdma_tstvec\(2),
      cdma_tvect_out(2 downto 0) => \^cdma_tvect_out\(3 downto 1),
      cntlr2reg_interr_set0 => cntlr2reg_interr_set0,
      dma_decerr_reg(1 downto 0) => \^cdma_tvect_out\(17 downto 16),
      dma_decerr_reg_0 => I_HYBRID_REG_MODULE_n_6,
      dma_slverr_reg => I_HYBRID_REG_MODULE_n_5,
      m_axi_aclk => m_axi_aclk,
      reg_dma_sg_mode => sig_reg2cntlr_sg_mode,
      sig_calc2dm_calc_err => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_calc2dm_calc_err\,
      sig_cntl2s2mm_cmd_tvalid => sig_cntl2s2mm_cmd_tvalid,
      sig_cntlr2rst_halt_cmplt => sig_cntlr2rst_halt_cmplt,
      sig_data2all_tlast_error => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_data2all_tlast_error\,
      sig_dm_mm2s_cmd_tready => sig_dm_mm2s_cmd_tready,
      sig_dm_mm2s_err => sig_dm_mm2s_err,
      sig_dm_mm2s_sts_tvalid => sig_dm_mm2s_sts_tvalid,
      sig_dm_s2mm_cmd_tready => sig_dm_s2mm_cmd_tready,
      sig_dm_s2mm_sts_tvalid => sig_dm_s2mm_sts_tvalid,
      sig_halt_cmplt_reg_reg_0 => sig_rst2cntlr_reset,
      \sig_mm2s_status_reg_reg[4]_0\(0) => sig_mm2s_interr,
      \sig_mm2s_status_reg_reg[6]_0\(2 downto 0) => sig_dm_mm2s_sts_tdata(6 downto 4),
      sig_rst2sgcntl_halt => sig_rst2sgcntl_halt,
      \sig_s2mm_status_reg_reg[4]_0\(0) => sig_s2mm_interr,
      \sig_s2mm_status_reg_reg[5]_0\ => I_SIMPLE_DMA_CNTLR_n_18,
      \sig_s2mm_status_reg_reg[6]_0\ => I_SIMPLE_DMA_CNTLR_n_17,
      \sig_s2mm_status_reg_reg[6]_1\(2 downto 0) => sig_dm_s2mm_sts_tdata(6 downto 4),
      sig_sgcntlr2reg_new_curdesc_wren => sig_sgcntlr2reg_new_curdesc_wren,
      sig_sm_clr_idle_ns => sig_sm_clr_idle_ns,
      sig_sm_clr_idle_reg_0 => \^axi_cdma_tstvec\(1),
      sig_sm_ld_cmd_reg_0(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo\,
      sig_sm_ld_cmd_reg_1(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo\,
      sig_sm_pop_s2mm_sts_reg_0(0) => sig_cntl2s2mm_sts_tready,
      sig_sm_set_idle_reg_0 => \^axi_cdma_tstvec\(0),
      sig_sm_state0 => sig_sm_state0,
      sig_sm_state_ns1 => sig_sm_state_ns1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma is
  port (
    m_axi_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_axi_lite_aresetn : in STD_LOGIC;
    cdma_introut : out STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arready : in STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rready : out STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awready : in STD_LOGIC;
    m_axi_sg_awvalid : out STD_LOGIC;
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_wready : in STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_wlast : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    cdma_tvect_out : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute C_AXI_LITE_IS_ASYNC : integer;
  attribute C_AXI_LITE_IS_ASYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma : entity is 0;
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma : entity is 256;
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma : entity is "zynquplus";
  attribute C_INCLUDE_DRE : integer;
  attribute C_INCLUDE_DRE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma : entity is 0;
  attribute C_INCLUDE_SF : integer;
  attribute C_INCLUDE_SF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma : entity is 0;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma : entity is 1;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma : entity is "axi_cdma";
  attribute C_M_AXI_ADDR_WIDTH : integer;
  attribute C_M_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma : entity is 32;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma : entity is 128;
  attribute C_M_AXI_MAX_BURST_LEN : integer;
  attribute C_M_AXI_MAX_BURST_LEN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma : entity is 256;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma : entity is 32;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma : entity is 32;
  attribute C_READ_ADDR_PIPE_DEPTH : integer;
  attribute C_READ_ADDR_PIPE_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma : entity is 4;
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma : entity is 6;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma : entity is 32;
  attribute C_USE_DATAMOVER_LITE : integer;
  attribute C_USE_DATAMOVER_LITE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma : entity is 0;
  attribute C_WRITE_ADDR_PIPE_DEPTH : integer;
  attribute C_WRITE_ADDR_PIPE_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma : entity is 4;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma is
  signal \<const0>\ : STD_LOGIC;
  signal \^cdma_tvect_out\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \^m_axi_arburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_arsize\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^m_axi_awburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_awsize\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^m_axi_sg_araddr\ : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal \^m_axi_sg_arburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_sg_arlen\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^m_axi_sg_awaddr\ : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal \^m_axi_sg_awsize\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^m_axi_sg_wdata\ : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal \^m_axi_sg_wstrb\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_axi_lite_awready\ : STD_LOGIC;
begin
  cdma_tvect_out(31) <= \<const0>\;
  cdma_tvect_out(30) <= \<const0>\;
  cdma_tvect_out(29) <= \<const0>\;
  cdma_tvect_out(28) <= \<const0>\;
  cdma_tvect_out(27) <= \<const0>\;
  cdma_tvect_out(26) <= \<const0>\;
  cdma_tvect_out(25) <= \<const0>\;
  cdma_tvect_out(24 downto 8) <= \^cdma_tvect_out\(24 downto 8);
  cdma_tvect_out(7) <= \<const0>\;
  cdma_tvect_out(6 downto 0) <= \^cdma_tvect_out\(6 downto 0);
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \^m_axi_arburst\(0);
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arsize(2) <= \^m_axi_arsize\(2);
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \^m_axi_awburst\(0);
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awsize(2) <= \^m_axi_awsize\(2);
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_sg_araddr(31 downto 6) <= \^m_axi_sg_araddr\(31 downto 6);
  m_axi_sg_araddr(5) <= \<const0>\;
  m_axi_sg_araddr(4) <= \<const0>\;
  m_axi_sg_araddr(3) <= \<const0>\;
  m_axi_sg_araddr(2) <= \<const0>\;
  m_axi_sg_araddr(1) <= \<const0>\;
  m_axi_sg_araddr(0) <= \<const0>\;
  m_axi_sg_arburst(1) <= \<const0>\;
  m_axi_sg_arburst(0) <= \^m_axi_sg_arburst\(0);
  m_axi_sg_arcache(3) <= \<const0>\;
  m_axi_sg_arcache(2) <= \<const0>\;
  m_axi_sg_arcache(1) <= \<const0>\;
  m_axi_sg_arcache(0) <= \<const0>\;
  m_axi_sg_arlen(7) <= \<const0>\;
  m_axi_sg_arlen(6) <= \<const0>\;
  m_axi_sg_arlen(5) <= \<const0>\;
  m_axi_sg_arlen(4) <= \<const0>\;
  m_axi_sg_arlen(3) <= \<const0>\;
  m_axi_sg_arlen(2) <= \^m_axi_sg_arlen\(2);
  m_axi_sg_arlen(1) <= \^m_axi_sg_arlen\(2);
  m_axi_sg_arlen(0) <= \^m_axi_sg_arlen\(2);
  m_axi_sg_arprot(2) <= \<const0>\;
  m_axi_sg_arprot(1) <= \<const0>\;
  m_axi_sg_arprot(0) <= \<const0>\;
  m_axi_sg_arsize(2) <= \<const0>\;
  m_axi_sg_arsize(1) <= \^m_axi_sg_arlen\(2);
  m_axi_sg_arsize(0) <= \<const0>\;
  m_axi_sg_awaddr(31 downto 6) <= \^m_axi_sg_awaddr\(31 downto 6);
  m_axi_sg_awaddr(5) <= \<const0>\;
  m_axi_sg_awaddr(4 downto 3) <= \^m_axi_sg_awaddr\(4 downto 3);
  m_axi_sg_awaddr(2) <= \^m_axi_sg_awaddr\(3);
  m_axi_sg_awaddr(1) <= \<const0>\;
  m_axi_sg_awaddr(0) <= \<const0>\;
  m_axi_sg_awburst(1) <= \<const0>\;
  m_axi_sg_awburst(0) <= \^m_axi_sg_awaddr\(3);
  m_axi_sg_awcache(3) <= \<const0>\;
  m_axi_sg_awcache(2) <= \<const0>\;
  m_axi_sg_awcache(1) <= \<const0>\;
  m_axi_sg_awcache(0) <= \<const0>\;
  m_axi_sg_awlen(7) <= \<const0>\;
  m_axi_sg_awlen(6) <= \<const0>\;
  m_axi_sg_awlen(5) <= \<const0>\;
  m_axi_sg_awlen(4) <= \<const0>\;
  m_axi_sg_awlen(3) <= \<const0>\;
  m_axi_sg_awlen(2) <= \<const0>\;
  m_axi_sg_awlen(1) <= \<const0>\;
  m_axi_sg_awlen(0) <= \<const0>\;
  m_axi_sg_awprot(2) <= \<const0>\;
  m_axi_sg_awprot(1) <= \<const0>\;
  m_axi_sg_awprot(0) <= \<const0>\;
  m_axi_sg_awsize(2) <= \<const0>\;
  m_axi_sg_awsize(1) <= \^m_axi_sg_awsize\(1);
  m_axi_sg_awsize(0) <= \<const0>\;
  m_axi_sg_wdata(31 downto 28) <= \^m_axi_sg_wdata\(31 downto 28);
  m_axi_sg_wdata(27) <= \<const0>\;
  m_axi_sg_wdata(26) <= \<const0>\;
  m_axi_sg_wdata(25) <= \<const0>\;
  m_axi_sg_wdata(24) <= \<const0>\;
  m_axi_sg_wdata(23) <= \<const0>\;
  m_axi_sg_wdata(22) <= \<const0>\;
  m_axi_sg_wdata(21) <= \<const0>\;
  m_axi_sg_wdata(20) <= \<const0>\;
  m_axi_sg_wdata(19) <= \<const0>\;
  m_axi_sg_wdata(18) <= \<const0>\;
  m_axi_sg_wdata(17) <= \<const0>\;
  m_axi_sg_wdata(16) <= \<const0>\;
  m_axi_sg_wdata(15) <= \<const0>\;
  m_axi_sg_wdata(14) <= \<const0>\;
  m_axi_sg_wdata(13) <= \<const0>\;
  m_axi_sg_wdata(12) <= \<const0>\;
  m_axi_sg_wdata(11) <= \<const0>\;
  m_axi_sg_wdata(10) <= \<const0>\;
  m_axi_sg_wdata(9) <= \<const0>\;
  m_axi_sg_wdata(8) <= \<const0>\;
  m_axi_sg_wdata(7) <= \<const0>\;
  m_axi_sg_wdata(6) <= \<const0>\;
  m_axi_sg_wdata(5) <= \<const0>\;
  m_axi_sg_wdata(4) <= \<const0>\;
  m_axi_sg_wdata(3) <= \<const0>\;
  m_axi_sg_wdata(2) <= \<const0>\;
  m_axi_sg_wdata(1) <= \<const0>\;
  m_axi_sg_wdata(0) <= \<const0>\;
  m_axi_sg_wstrb(3) <= \^m_axi_sg_wstrb\(0);
  m_axi_sg_wstrb(2) <= \^m_axi_sg_wstrb\(0);
  m_axi_sg_wstrb(1) <= \^m_axi_sg_wstrb\(0);
  m_axi_sg_wstrb(0) <= \^m_axi_sg_wstrb\(0);
  s_axi_lite_awready <= \^s_axi_lite_awready\;
  s_axi_lite_bresp(1) <= \<const0>\;
  s_axi_lite_bresp(0) <= \<const0>\;
  s_axi_lite_rresp(1) <= \<const0>\;
  s_axi_lite_rresp(0) <= \<const0>\;
  s_axi_lite_wready <= \^s_axi_lite_awready\;
\GEN_SG_MODE.I_SG_MODE_WRAP\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_sg_wrap
     port map (
      \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg\ => s_axi_lite_rvalid,
      axi_cdma_tstvec(3) => \^cdma_tvect_out\(12),
      axi_cdma_tstvec(2 downto 0) => \^cdma_tvect_out\(3 downto 1),
      cdma_introut => cdma_introut,
      cdma_tvect_out(17 downto 12) => \^cdma_tvect_out\(24 downto 19),
      cdma_tvect_out(11 downto 8) => \^cdma_tvect_out\(17 downto 14),
      cdma_tvect_out(7 downto 4) => \^cdma_tvect_out\(11 downto 8),
      cdma_tvect_out(3 downto 1) => \^cdma_tvect_out\(6 downto 4),
      cdma_tvect_out(0) => \^cdma_tvect_out\(0),
      ftch_error_reg => \^cdma_tvect_out\(13),
      m_axi_aclk => m_axi_aclk,
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arburst(0) => \^m_axi_arburst\(0),
      m_axi_arlen(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arsize(0) => \^m_axi_arsize\(2),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awburst(0) => \^m_axi_awburst\(0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awsize(0) => \^m_axi_awsize\(2),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(127 downto 0) => m_axi_rdata(127 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_sg_araddr(25 downto 0) => \^m_axi_sg_araddr\(31 downto 6),
      m_axi_sg_arburst(0) => \^m_axi_sg_arburst\(0),
      m_axi_sg_arlen(0) => \^m_axi_sg_arlen\(2),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      m_axi_sg_awaddr(27 downto 2) => \^m_axi_sg_awaddr\(31 downto 6),
      m_axi_sg_awaddr(1 downto 0) => \^m_axi_sg_awaddr\(4 downto 3),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(0) => \^m_axi_sg_awsize\(1),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      m_axi_sg_rdata(31 downto 0) => m_axi_sg_rdata(31 downto 0),
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axi_sg_wdata(3 downto 0) => \^m_axi_sg_wdata\(31 downto 28),
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      m_axi_wdata(127 downto 0) => m_axi_wdata(127 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(15 downto 0) => m_axi_wstrb(15 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(3 downto 0) => s_axi_lite_araddr(5 downto 2),
      s_axi_lite_aresetn => s_axi_lite_aresetn,
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(3 downto 0) => s_axi_lite_awaddr(5 downto 2),
      s_axi_lite_awready => \^s_axi_lite_awready\,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \^m_axi_sg_wstrb\(0),
      updt_error_reg => \^cdma_tvect_out\(18)
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    m_axi_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_axi_lite_aresetn : in STD_LOGIC;
    cdma_introut : out STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arready : in STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rready : out STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awready : in STD_LOGIC;
    m_axi_sg_awvalid : out STD_LOGIC;
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_wready : in STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_wlast : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    cdma_tvect_out : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "zusys_axi_cdma_0_1,axi_cdma,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "axi_cdma,Vivado 2022.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^cdma_tvect_out\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \^m_axi_arburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_arsize\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^m_axi_awburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_awsize\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^m_axi_sg_araddr\ : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal \^m_axi_sg_arburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_sg_arlen\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^m_axi_sg_arsize\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^m_axi_sg_awaddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_sg_awburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_sg_awsize\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^m_axi_sg_wdata\ : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal NLW_U0_cdma_tvect_out_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_sg_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_U0_m_axi_sg_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_U0_m_axi_sg_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_sg_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_U0_m_axi_sg_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_sg_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_sg_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_U0_m_axi_sg_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_U0_m_axi_sg_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_sg_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_sg_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_sg_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_sg_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal NLW_U0_s_axi_lite_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_lite_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_AXI_LITE_IS_ASYNC : integer;
  attribute C_AXI_LITE_IS_ASYNC of U0 : label is 0;
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of U0 : label is 256;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_INCLUDE_DRE : integer;
  attribute C_INCLUDE_DRE of U0 : label is 0;
  attribute C_INCLUDE_SF : integer;
  attribute C_INCLUDE_SF of U0 : label is 0;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of U0 : label is 1;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of U0 : label is "axi_cdma";
  attribute C_M_AXI_ADDR_WIDTH : integer;
  attribute C_M_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of U0 : label is 128;
  attribute C_M_AXI_MAX_BURST_LEN : integer;
  attribute C_M_AXI_MAX_BURST_LEN of U0 : label is 256;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of U0 : label is 32;
  attribute C_READ_ADDR_PIPE_DEPTH : integer;
  attribute C_READ_ADDR_PIPE_DEPTH of U0 : label is 4;
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of U0 : label is 6;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of U0 : label is 32;
  attribute C_USE_DATAMOVER_LITE : integer;
  attribute C_USE_DATAMOVER_LITE of U0 : label is 0;
  attribute C_WRITE_ADDR_PIPE_DEPTH : integer;
  attribute C_WRITE_ADDR_PIPE_DEPTH of U0 : label is 4;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of cdma_introut : signal is "xilinx.com:signal:interrupt:1.0 CDMA_INTERRUPT INTERRUPT";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of cdma_introut : signal is "XIL_INTERFACENAME CDMA_INTERRUPT, SENSITIVITY LEVEL_HIGH, PORTWIDTH 1";
  attribute x_interface_info of m_axi_aclk : signal is "xilinx.com:signal:clock:1.0 M_AXI_ACLK CLK";
  attribute x_interface_parameter of m_axi_aclk : signal is "XIL_INTERFACENAME M_AXI_ACLK, ASSOCIATED_BUSIF M_AXI:M_AXI_SG, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN zusys_zynq_ultra_ps_e_0_1_pl_clk1, INSERT_VIP 0";
  attribute x_interface_info of m_axi_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREADY";
  attribute x_interface_parameter of m_axi_arready : signal is "XIL_INTERFACENAME M_AXI, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, DATA_WIDTH 128, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN zusys_zynq_ultra_ps_e_0_1_pl_clk1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARVALID";
  attribute x_interface_info of m_axi_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREADY";
  attribute x_interface_info of m_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWVALID";
  attribute x_interface_info of m_axi_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI BREADY";
  attribute x_interface_info of m_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BVALID";
  attribute x_interface_info of m_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI RLAST";
  attribute x_interface_info of m_axi_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI RREADY";
  attribute x_interface_info of m_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RVALID";
  attribute x_interface_info of m_axi_sg_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG ARREADY";
  attribute x_interface_info of m_axi_sg_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG ARVALID";
  attribute x_interface_info of m_axi_sg_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG AWREADY";
  attribute x_interface_parameter of m_axi_sg_awready : signal is "XIL_INTERFACENAME M_AXI_SG, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN zusys_zynq_ultra_ps_e_0_1_pl_clk1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_sg_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG AWVALID";
  attribute x_interface_info of m_axi_sg_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG BREADY";
  attribute x_interface_info of m_axi_sg_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG BVALID";
  attribute x_interface_info of m_axi_sg_rlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG RLAST";
  attribute x_interface_info of m_axi_sg_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG RREADY";
  attribute x_interface_info of m_axi_sg_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG RVALID";
  attribute x_interface_info of m_axi_sg_wlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG WLAST";
  attribute x_interface_info of m_axi_sg_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG WREADY";
  attribute x_interface_info of m_axi_sg_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG WVALID";
  attribute x_interface_info of m_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI WLAST";
  attribute x_interface_info of m_axi_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI WREADY";
  attribute x_interface_info of m_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI WVALID";
  attribute x_interface_info of s_axi_lite_aclk : signal is "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK";
  attribute x_interface_parameter of s_axi_lite_aclk : signal is "XIL_INTERFACENAME S_AXI_LITE_ACLK, ASSOCIATED_BUSIF S_AXI_LITE, ASSOCIATED_RESET s_axi_lite_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN zusys_zynq_ultra_ps_e_0_1_pl_clk1, INSERT_VIP 0";
  attribute x_interface_info of s_axi_lite_aresetn : signal is "xilinx.com:signal:reset:1.0 AXI_RESETN RST";
  attribute x_interface_parameter of s_axi_lite_aresetn : signal is "XIL_INTERFACENAME AXI_RESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of s_axi_lite_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY";
  attribute x_interface_info of s_axi_lite_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID";
  attribute x_interface_info of s_axi_lite_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY";
  attribute x_interface_parameter of s_axi_lite_awready : signal is "XIL_INTERFACENAME S_AXI_LITE, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 6, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN zusys_zynq_ultra_ps_e_0_1_pl_clk1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_lite_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID";
  attribute x_interface_info of s_axi_lite_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY";
  attribute x_interface_info of s_axi_lite_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID";
  attribute x_interface_info of s_axi_lite_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY";
  attribute x_interface_info of s_axi_lite_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID";
  attribute x_interface_info of s_axi_lite_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY";
  attribute x_interface_info of s_axi_lite_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID";
  attribute x_interface_info of m_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute x_interface_info of m_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARBURST";
  attribute x_interface_info of m_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARCACHE";
  attribute x_interface_info of m_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLEN";
  attribute x_interface_info of m_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARPROT";
  attribute x_interface_info of m_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARSIZE";
  attribute x_interface_info of m_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute x_interface_info of m_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWBURST";
  attribute x_interface_info of m_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWCACHE";
  attribute x_interface_info of m_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLEN";
  attribute x_interface_info of m_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWPROT";
  attribute x_interface_info of m_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWSIZE";
  attribute x_interface_info of m_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI BRESP";
  attribute x_interface_info of m_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI RDATA";
  attribute x_interface_info of m_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI RRESP";
  attribute x_interface_info of m_axi_sg_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG ARADDR";
  attribute x_interface_info of m_axi_sg_arburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG ARBURST";
  attribute x_interface_info of m_axi_sg_arcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG ARCACHE";
  attribute x_interface_info of m_axi_sg_arlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG ARLEN";
  attribute x_interface_info of m_axi_sg_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG ARPROT";
  attribute x_interface_info of m_axi_sg_arsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG ARSIZE";
  attribute x_interface_info of m_axi_sg_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG AWADDR";
  attribute x_interface_info of m_axi_sg_awburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG AWBURST";
  attribute x_interface_info of m_axi_sg_awcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG AWCACHE";
  attribute x_interface_info of m_axi_sg_awlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG AWLEN";
  attribute x_interface_info of m_axi_sg_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG AWPROT";
  attribute x_interface_info of m_axi_sg_awsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG AWSIZE";
  attribute x_interface_info of m_axi_sg_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG BRESP";
  attribute x_interface_info of m_axi_sg_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG RDATA";
  attribute x_interface_info of m_axi_sg_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG RRESP";
  attribute x_interface_info of m_axi_sg_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG WDATA";
  attribute x_interface_info of m_axi_sg_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG WSTRB";
  attribute x_interface_info of m_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute x_interface_info of m_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI WSTRB";
  attribute x_interface_info of s_axi_lite_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR";
  attribute x_interface_info of s_axi_lite_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR";
  attribute x_interface_info of s_axi_lite_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP";
  attribute x_interface_info of s_axi_lite_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute x_interface_info of s_axi_lite_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP";
  attribute x_interface_info of s_axi_lite_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA";
begin
  cdma_tvect_out(31) <= \<const0>\;
  cdma_tvect_out(30) <= \<const0>\;
  cdma_tvect_out(29) <= \<const0>\;
  cdma_tvect_out(28) <= \<const0>\;
  cdma_tvect_out(27) <= \<const0>\;
  cdma_tvect_out(26) <= \<const0>\;
  cdma_tvect_out(25) <= \<const0>\;
  cdma_tvect_out(24 downto 8) <= \^cdma_tvect_out\(24 downto 8);
  cdma_tvect_out(7) <= \<const0>\;
  cdma_tvect_out(6 downto 0) <= \^cdma_tvect_out\(6 downto 0);
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \^m_axi_arburst\(0);
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const1>\;
  m_axi_arcache(0) <= \<const1>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arsize(2) <= \^m_axi_arsize\(2);
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \^m_axi_awburst\(0);
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const1>\;
  m_axi_awcache(0) <= \<const1>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awsize(2) <= \^m_axi_awsize\(2);
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_sg_araddr(31 downto 6) <= \^m_axi_sg_araddr\(31 downto 6);
  m_axi_sg_araddr(5) <= \<const0>\;
  m_axi_sg_araddr(4) <= \<const0>\;
  m_axi_sg_araddr(3) <= \<const0>\;
  m_axi_sg_araddr(2) <= \<const0>\;
  m_axi_sg_araddr(1) <= \<const0>\;
  m_axi_sg_araddr(0) <= \<const0>\;
  m_axi_sg_arburst(1) <= \<const0>\;
  m_axi_sg_arburst(0) <= \^m_axi_sg_arburst\(0);
  m_axi_sg_arcache(3) <= \<const0>\;
  m_axi_sg_arcache(2) <= \<const0>\;
  m_axi_sg_arcache(1) <= \<const1>\;
  m_axi_sg_arcache(0) <= \<const1>\;
  m_axi_sg_arlen(7) <= \<const0>\;
  m_axi_sg_arlen(6) <= \<const0>\;
  m_axi_sg_arlen(5) <= \<const0>\;
  m_axi_sg_arlen(4) <= \<const0>\;
  m_axi_sg_arlen(3) <= \<const0>\;
  m_axi_sg_arlen(2 downto 0) <= \^m_axi_sg_arlen\(2 downto 0);
  m_axi_sg_arprot(2) <= \<const0>\;
  m_axi_sg_arprot(1) <= \<const0>\;
  m_axi_sg_arprot(0) <= \<const0>\;
  m_axi_sg_arsize(2) <= \<const0>\;
  m_axi_sg_arsize(1) <= \^m_axi_sg_arsize\(1);
  m_axi_sg_arsize(0) <= \<const0>\;
  m_axi_sg_awaddr(31 downto 6) <= \^m_axi_sg_awaddr\(31 downto 6);
  m_axi_sg_awaddr(5) <= \<const0>\;
  m_axi_sg_awaddr(4 downto 2) <= \^m_axi_sg_awaddr\(4 downto 2);
  m_axi_sg_awaddr(1) <= \<const0>\;
  m_axi_sg_awaddr(0) <= \<const0>\;
  m_axi_sg_awburst(1) <= \<const0>\;
  m_axi_sg_awburst(0) <= \^m_axi_sg_awburst\(0);
  m_axi_sg_awcache(3) <= \<const0>\;
  m_axi_sg_awcache(2) <= \<const0>\;
  m_axi_sg_awcache(1) <= \<const1>\;
  m_axi_sg_awcache(0) <= \<const1>\;
  m_axi_sg_awlen(7) <= \<const0>\;
  m_axi_sg_awlen(6) <= \<const0>\;
  m_axi_sg_awlen(5) <= \<const0>\;
  m_axi_sg_awlen(4) <= \<const0>\;
  m_axi_sg_awlen(3) <= \<const0>\;
  m_axi_sg_awlen(2) <= \<const0>\;
  m_axi_sg_awlen(1) <= \<const0>\;
  m_axi_sg_awlen(0) <= \<const0>\;
  m_axi_sg_awprot(2) <= \<const0>\;
  m_axi_sg_awprot(1) <= \<const0>\;
  m_axi_sg_awprot(0) <= \<const0>\;
  m_axi_sg_awsize(2) <= \<const0>\;
  m_axi_sg_awsize(1) <= \^m_axi_sg_awsize\(1);
  m_axi_sg_awsize(0) <= \<const0>\;
  m_axi_sg_wdata(31 downto 28) <= \^m_axi_sg_wdata\(31 downto 28);
  m_axi_sg_wdata(27) <= \<const0>\;
  m_axi_sg_wdata(26) <= \<const0>\;
  m_axi_sg_wdata(25) <= \<const0>\;
  m_axi_sg_wdata(24) <= \<const0>\;
  m_axi_sg_wdata(23) <= \<const0>\;
  m_axi_sg_wdata(22) <= \<const0>\;
  m_axi_sg_wdata(21) <= \<const0>\;
  m_axi_sg_wdata(20) <= \<const0>\;
  m_axi_sg_wdata(19) <= \<const0>\;
  m_axi_sg_wdata(18) <= \<const0>\;
  m_axi_sg_wdata(17) <= \<const0>\;
  m_axi_sg_wdata(16) <= \<const0>\;
  m_axi_sg_wdata(15) <= \<const0>\;
  m_axi_sg_wdata(14) <= \<const0>\;
  m_axi_sg_wdata(13) <= \<const0>\;
  m_axi_sg_wdata(12) <= \<const0>\;
  m_axi_sg_wdata(11) <= \<const0>\;
  m_axi_sg_wdata(10) <= \<const0>\;
  m_axi_sg_wdata(9) <= \<const0>\;
  m_axi_sg_wdata(8) <= \<const0>\;
  m_axi_sg_wdata(7) <= \<const0>\;
  m_axi_sg_wdata(6) <= \<const0>\;
  m_axi_sg_wdata(5) <= \<const0>\;
  m_axi_sg_wdata(4) <= \<const0>\;
  m_axi_sg_wdata(3) <= \<const0>\;
  m_axi_sg_wdata(2) <= \<const0>\;
  m_axi_sg_wdata(1) <= \<const0>\;
  m_axi_sg_wdata(0) <= \<const0>\;
  s_axi_lite_bresp(1) <= \<const0>\;
  s_axi_lite_bresp(0) <= \<const0>\;
  s_axi_lite_rresp(1) <= \<const0>\;
  s_axi_lite_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma
     port map (
      cdma_introut => cdma_introut,
      cdma_tvect_out(31 downto 25) => NLW_U0_cdma_tvect_out_UNCONNECTED(31 downto 25),
      cdma_tvect_out(24 downto 8) => \^cdma_tvect_out\(24 downto 8),
      cdma_tvect_out(7) => NLW_U0_cdma_tvect_out_UNCONNECTED(7),
      cdma_tvect_out(6 downto 0) => \^cdma_tvect_out\(6 downto 0),
      m_axi_aclk => m_axi_aclk,
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arburst(1) => NLW_U0_m_axi_arburst_UNCONNECTED(1),
      m_axi_arburst(0) => \^m_axi_arburst\(0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arlen(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arsize(2) => \^m_axi_arsize\(2),
      m_axi_arsize(1 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(1 downto 0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awburst(1) => NLW_U0_m_axi_awburst_UNCONNECTED(1),
      m_axi_awburst(0) => \^m_axi_awburst\(0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awsize(2) => \^m_axi_awsize\(2),
      m_axi_awsize(1 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(1 downto 0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(127 downto 0) => m_axi_rdata(127 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_sg_araddr(31 downto 6) => \^m_axi_sg_araddr\(31 downto 6),
      m_axi_sg_araddr(5 downto 0) => NLW_U0_m_axi_sg_araddr_UNCONNECTED(5 downto 0),
      m_axi_sg_arburst(1) => NLW_U0_m_axi_sg_arburst_UNCONNECTED(1),
      m_axi_sg_arburst(0) => \^m_axi_sg_arburst\(0),
      m_axi_sg_arcache(3 downto 0) => NLW_U0_m_axi_sg_arcache_UNCONNECTED(3 downto 0),
      m_axi_sg_arlen(7 downto 3) => NLW_U0_m_axi_sg_arlen_UNCONNECTED(7 downto 3),
      m_axi_sg_arlen(2 downto 0) => \^m_axi_sg_arlen\(2 downto 0),
      m_axi_sg_arprot(2 downto 0) => NLW_U0_m_axi_sg_arprot_UNCONNECTED(2 downto 0),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arsize(2) => NLW_U0_m_axi_sg_arsize_UNCONNECTED(2),
      m_axi_sg_arsize(1) => \^m_axi_sg_arsize\(1),
      m_axi_sg_arsize(0) => NLW_U0_m_axi_sg_arsize_UNCONNECTED(0),
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      m_axi_sg_awaddr(31 downto 6) => \^m_axi_sg_awaddr\(31 downto 6),
      m_axi_sg_awaddr(5) => NLW_U0_m_axi_sg_awaddr_UNCONNECTED(5),
      m_axi_sg_awaddr(4 downto 2) => \^m_axi_sg_awaddr\(4 downto 2),
      m_axi_sg_awaddr(1 downto 0) => NLW_U0_m_axi_sg_awaddr_UNCONNECTED(1 downto 0),
      m_axi_sg_awburst(1) => NLW_U0_m_axi_sg_awburst_UNCONNECTED(1),
      m_axi_sg_awburst(0) => \^m_axi_sg_awburst\(0),
      m_axi_sg_awcache(3 downto 0) => NLW_U0_m_axi_sg_awcache_UNCONNECTED(3 downto 0),
      m_axi_sg_awlen(7 downto 0) => NLW_U0_m_axi_sg_awlen_UNCONNECTED(7 downto 0),
      m_axi_sg_awprot(2 downto 0) => NLW_U0_m_axi_sg_awprot_UNCONNECTED(2 downto 0),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(2) => NLW_U0_m_axi_sg_awsize_UNCONNECTED(2),
      m_axi_sg_awsize(1) => \^m_axi_sg_awsize\(1),
      m_axi_sg_awsize(0) => NLW_U0_m_axi_sg_awsize_UNCONNECTED(0),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      m_axi_sg_rdata(31 downto 0) => m_axi_sg_rdata(31 downto 0),
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axi_sg_wdata(31 downto 28) => \^m_axi_sg_wdata\(31 downto 28),
      m_axi_sg_wdata(27 downto 0) => NLW_U0_m_axi_sg_wdata_UNCONNECTED(27 downto 0),
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wstrb(3 downto 0) => m_axi_sg_wstrb(3 downto 0),
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      m_axi_wdata(127 downto 0) => m_axi_wdata(127 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(15 downto 0) => m_axi_wstrb(15 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(5 downto 2) => s_axi_lite_araddr(5 downto 2),
      s_axi_lite_araddr(1 downto 0) => B"00",
      s_axi_lite_aresetn => s_axi_lite_aresetn,
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(5 downto 2) => s_axi_lite_awaddr(5 downto 2),
      s_axi_lite_awaddr(1 downto 0) => B"00",
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bresp(1 downto 0) => NLW_U0_s_axi_lite_bresp_UNCONNECTED(1 downto 0),
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rresp(1 downto 0) => NLW_U0_s_axi_lite_rresp_UNCONNECTED(1 downto 0),
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
