
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {D:/IC lab/NGUYENHONGDANG/pa.fromHdl.tcl}
# create_project -name NGUYENHONGDANG -dir "D:/IC lab/NGUYENHONGDANG/planAhead_run_2" -part xc3s500efg320-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "NGUYENHONGDANG_finaltest.ucf" [current_fileset -constrset]
Adding file 'D:/IC lab/NGUYENHONGDANG/NGUYENHONGDANG_finaltest.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {ADD3.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {UPDOWNCOUNTER.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {TM1638.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {HEX_BCD.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {CHIAXUNG.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {NGUYENHONGDANG_finaltest.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top NGUYENHONGDANG_finaltest $srcset
# add_files [list {NGUYENHONGDANG_finaltest.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s500efg320-4
Using Verific elaboration
Parsing VHDL file "D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/IC lab/NGUYENHONGDANG/ADD3.v" into library work
Analyzing Verilog file "D:/IC lab/NGUYENHONGDANG/UPDOWNCOUNTER.v" into library work
Analyzing Verilog file "D:/IC lab/NGUYENHONGDANG/TM1638.v" into library work
Analyzing Verilog file "D:/IC lab/NGUYENHONGDANG/HEX_BCD.v" into library work
Analyzing Verilog file "D:/IC lab/NGUYENHONGDANG/CHIAXUNG.v" into library work
Analyzing Verilog file "D:/IC lab/NGUYENHONGDANG/NGUYENHONGDANG_finaltest.v" into library work
INFO: [Designutils 20-910] Reading macro library D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [D:/IC lab/NGUYENHONGDANG/NGUYENHONGDANG_finaltest.ucf]
Finished Parsing UCF File [D:/IC lab/NGUYENHONGDANG/NGUYENHONGDANG_finaltest.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 7c40a991
open_rtl_design: Time (s): elapsed = 00:00:12 . Memory (MB): peak = 548.082 ; gain = 155.160
update_compile_order -fileset sim_1
set_property iostandard LVCMOS25 [get_ports [list stb]]
set_property iostandard LVCMOS25 [get_ports [list dio]]
save_constraints
set_property iostandard LVCMOS25 [get_ports [list clko]]
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Oct 11 09:47:39 2023...
INFO: [Common 17-83] Releasing license: PlanAhead
