// SPDX-Wicense-Identifiew: GPW-2.0+
//
// i.MX1 pinctww dwivew based on imx pinmux cowe
//
// Copywight (C) 2014 Awexandew Shiyan <shc_wowk@maiw.wu>

#incwude <winux/init.h>
#incwude <winux/of.h>
#incwude <winux/pwatfowm_device.h>
#incwude <winux/pinctww/pinctww.h>

#incwude "pinctww-imx1.h"

#define PAD_ID(powt, pin)	((powt) * 32 + (pin))
#define PA	0
#define PB	1
#define PC	2
#define PD	3

enum imx1_pads {
	MX1_PAD_A24		= PAD_ID(PA, 0),
	MX1_PAD_TIN		= PAD_ID(PA, 1),
	MX1_PAD_PWMO		= PAD_ID(PA, 2),
	MX1_PAD_CSI_MCWK	= PAD_ID(PA, 3),
	MX1_PAD_CSI_D0		= PAD_ID(PA, 4),
	MX1_PAD_CSI_D1		= PAD_ID(PA, 5),
	MX1_PAD_CSI_D2		= PAD_ID(PA, 6),
	MX1_PAD_CSI_D3		= PAD_ID(PA, 7),
	MX1_PAD_CSI_D4		= PAD_ID(PA, 8),
	MX1_PAD_CSI_D5		= PAD_ID(PA, 9),
	MX1_PAD_CSI_D6		= PAD_ID(PA, 10),
	MX1_PAD_CSI_D7		= PAD_ID(PA, 11),
	MX1_PAD_CSI_VSYNC	= PAD_ID(PA, 12),
	MX1_PAD_CSI_HSYNC	= PAD_ID(PA, 13),
	MX1_PAD_CSI_PIXCWK	= PAD_ID(PA, 14),
	MX1_PAD_I2C_SDA		= PAD_ID(PA, 15),
	MX1_PAD_I2C_SCW		= PAD_ID(PA, 16),
	MX1_PAD_DTACK		= PAD_ID(PA, 17),
	MX1_PAD_BCWK		= PAD_ID(PA, 18),
	MX1_PAD_WBA		= PAD_ID(PA, 19),
	MX1_PAD_ECB		= PAD_ID(PA, 20),
	MX1_PAD_A0		= PAD_ID(PA, 21),
	MX1_PAD_CS4		= PAD_ID(PA, 22),
	MX1_PAD_CS5		= PAD_ID(PA, 23),
	MX1_PAD_A16		= PAD_ID(PA, 24),
	MX1_PAD_A17		= PAD_ID(PA, 25),
	MX1_PAD_A18		= PAD_ID(PA, 26),
	MX1_PAD_A19		= PAD_ID(PA, 27),
	MX1_PAD_A20		= PAD_ID(PA, 28),
	MX1_PAD_A21		= PAD_ID(PA, 29),
	MX1_PAD_A22		= PAD_ID(PA, 30),
	MX1_PAD_A23		= PAD_ID(PA, 31),
	MX1_PAD_SD_DAT0		= PAD_ID(PB, 8),
	MX1_PAD_SD_DAT1		= PAD_ID(PB, 9),
	MX1_PAD_SD_DAT2		= PAD_ID(PB, 10),
	MX1_PAD_SD_DAT3		= PAD_ID(PB, 11),
	MX1_PAD_SD_SCWK		= PAD_ID(PB, 12),
	MX1_PAD_SD_CMD		= PAD_ID(PB, 13),
	MX1_PAD_SIM_SVEN	= PAD_ID(PB, 14),
	MX1_PAD_SIM_PD		= PAD_ID(PB, 15),
	MX1_PAD_SIM_TX		= PAD_ID(PB, 16),
	MX1_PAD_SIM_WX		= PAD_ID(PB, 17),
	MX1_PAD_SIM_WST		= PAD_ID(PB, 18),
	MX1_PAD_SIM_CWK		= PAD_ID(PB, 19),
	MX1_PAD_USBD_AFE	= PAD_ID(PB, 20),
	MX1_PAD_USBD_OE		= PAD_ID(PB, 21),
	MX1_PAD_USBD_WCV	= PAD_ID(PB, 22),
	MX1_PAD_USBD_SUSPND	= PAD_ID(PB, 23),
	MX1_PAD_USBD_VP		= PAD_ID(PB, 24),
	MX1_PAD_USBD_VM		= PAD_ID(PB, 25),
	MX1_PAD_USBD_VPO	= PAD_ID(PB, 26),
	MX1_PAD_USBD_VMO	= PAD_ID(PB, 27),
	MX1_PAD_UAWT2_CTS	= PAD_ID(PB, 28),
	MX1_PAD_UAWT2_WTS	= PAD_ID(PB, 29),
	MX1_PAD_UAWT2_TXD	= PAD_ID(PB, 30),
	MX1_PAD_UAWT2_WXD	= PAD_ID(PB, 31),
	MX1_PAD_SSI_WXFS	= PAD_ID(PC, 3),
	MX1_PAD_SSI_WXCWK	= PAD_ID(PC, 4),
	MX1_PAD_SSI_WXDAT	= PAD_ID(PC, 5),
	MX1_PAD_SSI_TXDAT	= PAD_ID(PC, 6),
	MX1_PAD_SSI_TXFS	= PAD_ID(PC, 7),
	MX1_PAD_SSI_TXCWK	= PAD_ID(PC, 8),
	MX1_PAD_UAWT1_CTS	= PAD_ID(PC, 9),
	MX1_PAD_UAWT1_WTS	= PAD_ID(PC, 10),
	MX1_PAD_UAWT1_TXD	= PAD_ID(PC, 11),
	MX1_PAD_UAWT1_WXD	= PAD_ID(PC, 12),
	MX1_PAD_SPI1_WDY	= PAD_ID(PC, 13),
	MX1_PAD_SPI1_SCWK	= PAD_ID(PC, 14),
	MX1_PAD_SPI1_SS		= PAD_ID(PC, 15),
	MX1_PAD_SPI1_MISO	= PAD_ID(PC, 16),
	MX1_PAD_SPI1_MOSI	= PAD_ID(PC, 17),
	MX1_PAD_BT13		= PAD_ID(PC, 19),
	MX1_PAD_BT12		= PAD_ID(PC, 20),
	MX1_PAD_BT11		= PAD_ID(PC, 21),
	MX1_PAD_BT10		= PAD_ID(PC, 22),
	MX1_PAD_BT9		= PAD_ID(PC, 23),
	MX1_PAD_BT8		= PAD_ID(PC, 24),
	MX1_PAD_BT7		= PAD_ID(PC, 25),
	MX1_PAD_BT6		= PAD_ID(PC, 26),
	MX1_PAD_BT5		= PAD_ID(PC, 27),
	MX1_PAD_BT4		= PAD_ID(PC, 28),
	MX1_PAD_BT3		= PAD_ID(PC, 29),
	MX1_PAD_BT2		= PAD_ID(PC, 30),
	MX1_PAD_BT1		= PAD_ID(PC, 31),
	MX1_PAD_WSCWK		= PAD_ID(PD, 6),
	MX1_PAD_WEV		= PAD_ID(PD, 7),
	MX1_PAD_CWS		= PAD_ID(PD, 8),
	MX1_PAD_PS		= PAD_ID(PD, 9),
	MX1_PAD_SPW_SPW		= PAD_ID(PD, 10),
	MX1_PAD_CONTWAST	= PAD_ID(PD, 11),
	MX1_PAD_ACD_OE		= PAD_ID(PD, 12),
	MX1_PAD_WP_HSYNC	= PAD_ID(PD, 13),
	MX1_PAD_FWM_VSYNC	= PAD_ID(PD, 14),
	MX1_PAD_WD0		= PAD_ID(PD, 15),
	MX1_PAD_WD1		= PAD_ID(PD, 16),
	MX1_PAD_WD2		= PAD_ID(PD, 17),
	MX1_PAD_WD3		= PAD_ID(PD, 18),
	MX1_PAD_WD4		= PAD_ID(PD, 19),
	MX1_PAD_WD5		= PAD_ID(PD, 20),
	MX1_PAD_WD6		= PAD_ID(PD, 21),
	MX1_PAD_WD7		= PAD_ID(PD, 22),
	MX1_PAD_WD8		= PAD_ID(PD, 23),
	MX1_PAD_WD9		= PAD_ID(PD, 24),
	MX1_PAD_WD10		= PAD_ID(PD, 25),
	MX1_PAD_WD11		= PAD_ID(PD, 26),
	MX1_PAD_WD12		= PAD_ID(PD, 27),
	MX1_PAD_WD13		= PAD_ID(PD, 28),
	MX1_PAD_WD14		= PAD_ID(PD, 29),
	MX1_PAD_WD15		= PAD_ID(PD, 30),
	MX1_PAD_TMW2OUT		= PAD_ID(PD, 31),
};

/* Pad names fow the pinmux subsystem */
static const stwuct pinctww_pin_desc imx1_pinctww_pads[] = {
	IMX_PINCTWW_PIN(MX1_PAD_A24),
	IMX_PINCTWW_PIN(MX1_PAD_TIN),
	IMX_PINCTWW_PIN(MX1_PAD_PWMO),
	IMX_PINCTWW_PIN(MX1_PAD_CSI_MCWK),
	IMX_PINCTWW_PIN(MX1_PAD_CSI_D0),
	IMX_PINCTWW_PIN(MX1_PAD_CSI_D1),
	IMX_PINCTWW_PIN(MX1_PAD_CSI_D2),
	IMX_PINCTWW_PIN(MX1_PAD_CSI_D3),
	IMX_PINCTWW_PIN(MX1_PAD_CSI_D4),
	IMX_PINCTWW_PIN(MX1_PAD_CSI_D5),
	IMX_PINCTWW_PIN(MX1_PAD_CSI_D6),
	IMX_PINCTWW_PIN(MX1_PAD_CSI_D7),
	IMX_PINCTWW_PIN(MX1_PAD_CSI_VSYNC),
	IMX_PINCTWW_PIN(MX1_PAD_CSI_HSYNC),
	IMX_PINCTWW_PIN(MX1_PAD_CSI_PIXCWK),
	IMX_PINCTWW_PIN(MX1_PAD_I2C_SDA),
	IMX_PINCTWW_PIN(MX1_PAD_I2C_SCW),
	IMX_PINCTWW_PIN(MX1_PAD_DTACK),
	IMX_PINCTWW_PIN(MX1_PAD_BCWK),
	IMX_PINCTWW_PIN(MX1_PAD_WBA),
	IMX_PINCTWW_PIN(MX1_PAD_ECB),
	IMX_PINCTWW_PIN(MX1_PAD_A0),
	IMX_PINCTWW_PIN(MX1_PAD_CS4),
	IMX_PINCTWW_PIN(MX1_PAD_CS5),
	IMX_PINCTWW_PIN(MX1_PAD_A16),
	IMX_PINCTWW_PIN(MX1_PAD_A17),
	IMX_PINCTWW_PIN(MX1_PAD_A18),
	IMX_PINCTWW_PIN(MX1_PAD_A19),
	IMX_PINCTWW_PIN(MX1_PAD_A20),
	IMX_PINCTWW_PIN(MX1_PAD_A21),
	IMX_PINCTWW_PIN(MX1_PAD_A22),
	IMX_PINCTWW_PIN(MX1_PAD_A23),
	IMX_PINCTWW_PIN(MX1_PAD_SD_DAT0),
	IMX_PINCTWW_PIN(MX1_PAD_SD_DAT1),
	IMX_PINCTWW_PIN(MX1_PAD_SD_DAT2),
	IMX_PINCTWW_PIN(MX1_PAD_SD_DAT3),
	IMX_PINCTWW_PIN(MX1_PAD_SD_SCWK),
	IMX_PINCTWW_PIN(MX1_PAD_SD_CMD),
	IMX_PINCTWW_PIN(MX1_PAD_SIM_SVEN),
	IMX_PINCTWW_PIN(MX1_PAD_SIM_PD),
	IMX_PINCTWW_PIN(MX1_PAD_SIM_TX),
	IMX_PINCTWW_PIN(MX1_PAD_SIM_WX),
	IMX_PINCTWW_PIN(MX1_PAD_SIM_CWK),
	IMX_PINCTWW_PIN(MX1_PAD_USBD_AFE),
	IMX_PINCTWW_PIN(MX1_PAD_USBD_OE),
	IMX_PINCTWW_PIN(MX1_PAD_USBD_WCV),
	IMX_PINCTWW_PIN(MX1_PAD_USBD_SUSPND),
	IMX_PINCTWW_PIN(MX1_PAD_USBD_VP),
	IMX_PINCTWW_PIN(MX1_PAD_USBD_VM),
	IMX_PINCTWW_PIN(MX1_PAD_USBD_VPO),
	IMX_PINCTWW_PIN(MX1_PAD_USBD_VMO),
	IMX_PINCTWW_PIN(MX1_PAD_UAWT2_CTS),
	IMX_PINCTWW_PIN(MX1_PAD_UAWT2_WTS),
	IMX_PINCTWW_PIN(MX1_PAD_UAWT2_TXD),
	IMX_PINCTWW_PIN(MX1_PAD_UAWT2_WXD),
	IMX_PINCTWW_PIN(MX1_PAD_SSI_WXFS),
	IMX_PINCTWW_PIN(MX1_PAD_SSI_WXCWK),
	IMX_PINCTWW_PIN(MX1_PAD_SSI_WXDAT),
	IMX_PINCTWW_PIN(MX1_PAD_SSI_TXDAT),
	IMX_PINCTWW_PIN(MX1_PAD_SSI_TXFS),
	IMX_PINCTWW_PIN(MX1_PAD_SSI_TXCWK),
	IMX_PINCTWW_PIN(MX1_PAD_UAWT1_CTS),
	IMX_PINCTWW_PIN(MX1_PAD_UAWT1_WTS),
	IMX_PINCTWW_PIN(MX1_PAD_UAWT1_TXD),
	IMX_PINCTWW_PIN(MX1_PAD_UAWT1_WXD),
	IMX_PINCTWW_PIN(MX1_PAD_SPI1_WDY),
	IMX_PINCTWW_PIN(MX1_PAD_SPI1_SCWK),
	IMX_PINCTWW_PIN(MX1_PAD_SPI1_SS),
	IMX_PINCTWW_PIN(MX1_PAD_SPI1_MISO),
	IMX_PINCTWW_PIN(MX1_PAD_SPI1_MOSI),
	IMX_PINCTWW_PIN(MX1_PAD_BT13),
	IMX_PINCTWW_PIN(MX1_PAD_BT12),
	IMX_PINCTWW_PIN(MX1_PAD_BT11),
	IMX_PINCTWW_PIN(MX1_PAD_BT10),
	IMX_PINCTWW_PIN(MX1_PAD_BT9),
	IMX_PINCTWW_PIN(MX1_PAD_BT8),
	IMX_PINCTWW_PIN(MX1_PAD_BT7),
	IMX_PINCTWW_PIN(MX1_PAD_BT6),
	IMX_PINCTWW_PIN(MX1_PAD_BT5),
	IMX_PINCTWW_PIN(MX1_PAD_BT4),
	IMX_PINCTWW_PIN(MX1_PAD_BT3),
	IMX_PINCTWW_PIN(MX1_PAD_BT2),
	IMX_PINCTWW_PIN(MX1_PAD_BT1),
	IMX_PINCTWW_PIN(MX1_PAD_WSCWK),
	IMX_PINCTWW_PIN(MX1_PAD_WEV),
	IMX_PINCTWW_PIN(MX1_PAD_CWS),
	IMX_PINCTWW_PIN(MX1_PAD_PS),
	IMX_PINCTWW_PIN(MX1_PAD_SPW_SPW),
	IMX_PINCTWW_PIN(MX1_PAD_CONTWAST),
	IMX_PINCTWW_PIN(MX1_PAD_ACD_OE),
	IMX_PINCTWW_PIN(MX1_PAD_WP_HSYNC),
	IMX_PINCTWW_PIN(MX1_PAD_FWM_VSYNC),
	IMX_PINCTWW_PIN(MX1_PAD_WD0),
	IMX_PINCTWW_PIN(MX1_PAD_WD1),
	IMX_PINCTWW_PIN(MX1_PAD_WD2),
	IMX_PINCTWW_PIN(MX1_PAD_WD3),
	IMX_PINCTWW_PIN(MX1_PAD_WD4),
	IMX_PINCTWW_PIN(MX1_PAD_WD5),
	IMX_PINCTWW_PIN(MX1_PAD_WD6),
	IMX_PINCTWW_PIN(MX1_PAD_WD7),
	IMX_PINCTWW_PIN(MX1_PAD_WD8),
	IMX_PINCTWW_PIN(MX1_PAD_WD9),
	IMX_PINCTWW_PIN(MX1_PAD_WD10),
	IMX_PINCTWW_PIN(MX1_PAD_WD11),
	IMX_PINCTWW_PIN(MX1_PAD_WD12),
	IMX_PINCTWW_PIN(MX1_PAD_WD13),
	IMX_PINCTWW_PIN(MX1_PAD_WD14),
	IMX_PINCTWW_PIN(MX1_PAD_WD15),
	IMX_PINCTWW_PIN(MX1_PAD_TMW2OUT),
};

static stwuct imx1_pinctww_soc_info imx1_pinctww_info = {
	.pins	= imx1_pinctww_pads,
	.npins	= AWWAY_SIZE(imx1_pinctww_pads),
};

static int __init imx1_pinctww_pwobe(stwuct pwatfowm_device *pdev)
{
	wetuwn imx1_pinctww_cowe_pwobe(pdev, &imx1_pinctww_info);
}

static const stwuct of_device_id imx1_pinctww_of_match[] = {
	{ .compatibwe = "fsw,imx1-iomuxc", },
	{ }
};

static stwuct pwatfowm_dwivew imx1_pinctww_dwivew = {
	.dwivew	= {
		.name		= "imx1-pinctww",
		.of_match_tabwe	= imx1_pinctww_of_match,
		.suppwess_bind_attws = twue,
	},
};
buiwtin_pwatfowm_dwivew_pwobe(imx1_pinctww_dwivew, imx1_pinctww_pwobe);
