Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.36 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc7k160t-1-fbg676

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\MyMC14495.vf" into library work
Parsing module <MyMC14495>.
Analyzing Verilog file "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\Adder1b.v" into library work
Parsing module <Adder1b>.
Analyzing Verilog file "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\Mux4to1b4.vf" into library work
Parsing module <Mux4to1b4>.
Analyzing Verilog file "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\Mux4to1.vf" into library work
Parsing module <Mux4to1>.
Analyzing Verilog file "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\Hex2Seg.v" into library work
Parsing module <Hex2Seg>.
Analyzing Verilog file "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\AddSub1b.vf" into library work
Parsing module <AddSub1b>.
Analyzing Verilog file "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\P2S_IO.v" into library work
Parsing module <P2S>.
Analyzing Verilog file "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\MyOr2b4.v" into library work
Parsing module <MyOr2b4>.
Analyzing Verilog file "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\MyAnd2b4.v" into library work
Parsing module <MyAnd2b4>.
Analyzing Verilog file "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\HEXTo8SEG.v" into library work
Parsing module <HEXTo8SEG>.
Analyzing Verilog file "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\DisplaySync.vf" into library work
Parsing module <DisplaySync>.
Analyzing Verilog file "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\AddSub4b.vf" into library work
Parsing module <AddSub1b_MUSER_AddSub4b>.
Parsing module <AddSub4b>.
Analyzing Verilog file "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\Sseg_Dev.vf" into library work
Parsing module <Sseg_Dev>.
Analyzing Verilog file "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\pbdebounce.v" into library work
Parsing module <pbdebounce>.
Analyzing Verilog file "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\disp_num.vf" into library work
Parsing module <disp_num>.
Analyzing Verilog file "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\CreateNumber.v" into library work
Parsing module <CreateNumber>.
Analyzing Verilog file "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\ALU.vf" into library work
Parsing module <AddSub1b_MUSER_ALU>.
Parsing module <AddSub4b_MUSER_ALU>.
Parsing module <ALU>.
Analyzing Verilog file "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\top.v" into library work
Parsing module <Top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Top>.

Elaborating module <clkdiv>.
WARNING:HDLCompiler:189 - "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\top.v" Line 47: Size mismatch in connection of port <rst>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <pbdebounce>.
WARNING:HDLCompiler:1016 - "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\CreateNumber.v" Line 30: Port Co is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\CreateNumber.v" Line 31: Port Co is not connected to this instance

Elaborating module <CreateNumber>.

Elaborating module <AddSub4b>.

Elaborating module <AddSub1b_MUSER_AddSub4b>.

Elaborating module <Adder1b>.

Elaborating module <XOR2>.
WARNING:HDLCompiler:189 - "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\top.v" Line 50: Size mismatch in connection of port <btn>. Formal port size is 4-bit while actual signal size is 2-bit.

Elaborating module <ALU>.

Elaborating module <Mux4to1>.

Elaborating module <AND2>.

Elaborating module <INV>.

Elaborating module <OR4>.

Elaborating module <MyAnd2b4>.

Elaborating module <MyOr2b4>.

Elaborating module <GND>.

Elaborating module <AddSub4b_MUSER_ALU>.

Elaborating module <AddSub1b_MUSER_ALU>.

Elaborating module <Mux4to1b4>.

Elaborating module <disp_num>.

Elaborating module <MyMC14495>.

Elaborating module <OR2>.

Elaborating module <OR3>.

Elaborating module <AND3>.

Elaborating module <AND4>.

Elaborating module <DisplaySync>.

Elaborating module <VCC>.

Elaborating module <Sseg_Dev>.

Elaborating module <P2S>.
WARNING:HDLCompiler:1499 - "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\P2S_IO.v" Line 21: Empty module <P2S> remains a black box.

Elaborating module <HEXTo8SEG>.

Elaborating module <Hex2Seg>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\top.v".
    Summary:
	no macro.
Unit <Top> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\clkdiv.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_2_o_add_0_OUT> created at line 28.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <pbdebounce>.
    Related source file is "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\pbdebounce.v".
    Found 1-bit register for signal <pdreg>.
    Found 7-bit register for signal <pdshift<6:0>>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <pbdebounce> synthesized.

Synthesizing Unit <CreateNumber>.
    Related source file is "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\CreateNumber.v".
WARNING:Xst:647 - Input <btn<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sw<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\CreateNumber.v" line 30: Output port <Co> of the instance <a1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\CreateNumber.v" line 31: Output port <Co> of the instance <a2> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <num<15:8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <num<2>>.
    Found 1-bit register for signal <num<1>>.
    Found 1-bit register for signal <num<0>>.
    Found 1-bit register for signal <num<7>>.
    Found 1-bit register for signal <num<6>>.
    Found 1-bit register for signal <num<5>>.
    Found 1-bit register for signal <num<4>>.
    Found 1-bit register for signal <num<3>>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <CreateNumber> synthesized.

Synthesizing Unit <AddSub4b>.
    Related source file is "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\AddSub4b.vf".
    Summary:
	no macro.
Unit <AddSub4b> synthesized.

Synthesizing Unit <AddSub1b_MUSER_AddSub4b>.
    Related source file is "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\AddSub4b.vf".
    Summary:
	no macro.
Unit <AddSub1b_MUSER_AddSub4b> synthesized.

Synthesizing Unit <Adder1b>.
    Related source file is "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\Adder1b.v".
    Summary:
Unit <Adder1b> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\ALU.vf".
    Summary:
	no macro.
Unit <ALU> synthesized.

Synthesizing Unit <Mux4to1>.
    Related source file is "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\Mux4to1.vf".
    Summary:
	no macro.
Unit <Mux4to1> synthesized.

Synthesizing Unit <MyAnd2b4>.
    Related source file is "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\MyAnd2b4.v".
    Summary:
	no macro.
Unit <MyAnd2b4> synthesized.

Synthesizing Unit <MyOr2b4>.
    Related source file is "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\MyOr2b4.v".
    Summary:
	no macro.
Unit <MyOr2b4> synthesized.

Synthesizing Unit <AddSub4b_MUSER_ALU>.
    Related source file is "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\ALU.vf".
    Summary:
	no macro.
Unit <AddSub4b_MUSER_ALU> synthesized.

Synthesizing Unit <AddSub1b_MUSER_ALU>.
    Related source file is "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\ALU.vf".
    Summary:
	no macro.
Unit <AddSub1b_MUSER_ALU> synthesized.

Synthesizing Unit <Mux4to1b4>.
    Related source file is "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\Mux4to1b4.vf".
    Summary:
	no macro.
Unit <Mux4to1b4> synthesized.

Synthesizing Unit <disp_num>.
    Related source file is "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\disp_num.vf".
    Summary:
	no macro.
Unit <disp_num> synthesized.

Synthesizing Unit <MyMC14495>.
    Related source file is "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\MyMC14495.vf".
    Summary:
	no macro.
Unit <MyMC14495> synthesized.

Synthesizing Unit <DisplaySync>.
    Related source file is "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\DisplaySync.vf".
    Summary:
	no macro.
Unit <DisplaySync> synthesized.

Synthesizing Unit <Sseg_Dev>.
    Related source file is "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\Sseg_Dev.vf".
    Summary:
	no macro.
Unit <Sseg_Dev> synthesized.

Synthesizing Unit <HEXTo8SEG>.
    Related source file is "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\HEXTo8SEG.v".
    Summary:
	no macro.
Unit <HEXTo8SEG> synthesized.

Synthesizing Unit <Hex2Seg>.
    Related source file is "C:\Users\16579\Desktop\practice\Lab8\MyALU1\MyALU\Hex2Seg.v".
    Summary:
	no macro.
Unit <Hex2Seg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 8
 1-bit register                                        : 2
 32-bit register                                       : 2
 4-bit register                                        : 2
 7-bit register                                        : 2
# Xors                                                 : 24
 1-bit xor2                                            : 24

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <P2S.ngc>.
Loading core <P2S> for timing and area information for instance <M4>.

Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clkdiv> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 24
 Flip-Flops                                            : 24
# Xors                                                 : 24
 1-bit xor2                                            : 24

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <m6/XLXI_3/clkdiv_19> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m6/XLXI_3/clkdiv_20> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m6/XLXI_3/clkdiv_21> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m6/XLXI_3/clkdiv_22> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m6/XLXI_3/clkdiv_23> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m6/XLXI_3/clkdiv_24> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m6/XLXI_3/clkdiv_25> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m6/XLXI_3/clkdiv_26> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m6/XLXI_3/clkdiv_27> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m6/XLXI_3/clkdiv_28> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m6/XLXI_3/clkdiv_29> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m6/XLXI_3/clkdiv_30> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m6/XLXI_3/clkdiv_31> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m2/clkdiv_26> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m2/clkdiv_27> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m2/clkdiv_28> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m2/clkdiv_29> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m2/clkdiv_30> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m2/clkdiv_31> of sequential type is unconnected in block <Top>.

Optimizing unit <Mux4to1b4> ...

Optimizing unit <MyMC14495> ...

Optimizing unit <Top> ...

Optimizing unit <HEXTo8SEG> ...

Optimizing unit <pbdebounce> ...

Optimizing unit <CreateNumber> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 69
 Flip-Flops                                            : 69

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 748
#      AND2                        : 93
#      AND3                        : 99
#      AND4                        : 81
#      GND                         : 1
#      INV                         : 59
#      LUT1                        : 43
#      LUT2                        : 19
#      LUT3                        : 11
#      LUT4                        : 3
#      LUT5                        : 13
#      LUT6                        : 80
#      MUXCY                       : 43
#      MUXF7                       : 3
#      OR2                         : 63
#      OR3                         : 27
#      OR4                         : 51
#      VCC                         : 2
#      XOR2                        : 12
#      XORCY                       : 45
# FlipFlops/Latches                : 145
#      FD                          : 116
#      FDC                         : 29
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 35
#      IBUF                        : 18
#      OBUF                        : 17

Device utilization summary:
---------------------------

Selected Device : 7k160tfbg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:             145  out of  202800     0%  
 Number of Slice LUTs:                  228  out of  101400     0%  
    Number used as Logic:               228  out of  101400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    241
   Number with an unused Flip Flop:      96  out of    241    39%  
   Number with an unused LUT:            13  out of    241     5%  
   Number of fully used LUT-FF pairs:   132  out of    241    54%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          36
 Number of bonded IOBs:                  36  out of    400     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 121   |
m2/clkdiv_17                       | NONE(m1/pdshift_6)     | 16    |
m1/pdreg                           | NONE(m3/num_7)         | 4     |
m0/pdreg                           | NONE(m3/num_3)         | 4     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.472ns (Maximum Frequency: 404.606MHz)
   Minimum input arrival time before clock: 7.959ns
   Maximum output required time after clock: 9.565ns
   Maximum combinational path delay: 9.211ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.472ns (frequency: 404.606MHz)
  Total number of paths / destination ports: 1798 / 121
-------------------------------------------------------------------------
Delay:               2.472ns (Levels of Logic = 4)
  Source:            m7/M4/shift_count_2 (FF)
  Destination:       m7/M4/buffer_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: m7/M4/shift_count_2 to m7/M4/buffer_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.282   0.745  shift_count_2 (shift_count<2>)
     LUT5:I0->O            1   0.053   0.485  _n0075_inv31 (_n0075_inv_bdd3)
     LUT6:I4->O            1   0.053   0.000  _n0103_inv12_G (N26)
     MUXF7:I1->O          64   0.217   0.573  _n0103_inv12 (_n0103_inv)
     LUT6:I5->O            1   0.053   0.000  buffer_0_rstpot (buffer_0_rstpot)
     FD:D                      0.011          buffer_0
    ----------------------------------------
    Total                      2.472ns (0.669ns logic, 1.803ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm2/clkdiv_17'
  Clock period: 1.787ns (frequency: 559.597MHz)
  Total number of paths / destination ports: 40 / 14
-------------------------------------------------------------------------
Delay:               1.787ns (Levels of Logic = 2)
  Source:            m1/pdshift_0 (FF)
  Destination:       m1/pdreg (FF)
  Source Clock:      m2/clkdiv_17 rising
  Destination Clock: m2/clkdiv_17 rising

  Data Path: m1/pdshift_0 to m1/pdreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.282   0.753  m1/pdshift_0 (m1/pdshift_0)
     LUT6:I0->O            1   0.053   0.635  m1/pdreg_rstpot_SW2 (N18)
     LUT6:I2->O            1   0.053   0.000  m1/pdreg_rstpot (m1/pdreg_rstpot)
     FD:D                      0.011          m1/pdreg
    ----------------------------------------
    Total                      1.787ns (0.399ns logic, 1.388ns route)
                                       (22.3% logic, 77.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm1/pdreg'
  Clock period: 1.785ns (frequency: 560.126MHz)
  Total number of paths / destination ports: 13 / 4
-------------------------------------------------------------------------
Delay:               1.785ns (Levels of Logic = 2)
  Source:            m3/num_4 (FF)
  Destination:       m3/num_7 (FF)
  Source Clock:      m1/pdreg rising
  Destination Clock: m1/pdreg rising

  Data Path: m3/num_4 to m3/num_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              31   0.282   0.754  m3/num_4 (m3/num_4)
     LUT3:I0->O            2   0.053   0.405  m3/B1<1>11 (m3/B1<1>_bdd0)
     MUXF7:S->O            1   0.280   0.000  m3/B1<3>1 (m3/B1<3>)
     FD:D                      0.011          m3/num_7
    ----------------------------------------
    Total                      1.785ns (0.626ns logic, 1.159ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm0/pdreg'
  Clock period: 1.786ns (frequency: 559.988MHz)
  Total number of paths / destination ports: 13 / 4
-------------------------------------------------------------------------
Delay:               1.786ns (Levels of Logic = 2)
  Source:            m3/num_0 (FF)
  Destination:       m3/num_3 (FF)
  Source Clock:      m0/pdreg rising
  Destination Clock: m0/pdreg rising

  Data Path: m3/num_0 to m3/num_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              33   0.282   0.755  m3/num_0 (m3/num_0)
     LUT3:I0->O            2   0.053   0.405  m3/A1<1>11 (m3/A1<1>_bdd0)
     MUXF7:S->O            1   0.280   0.000  m3/A1<3>1 (m3/A1<3>)
     FD:D                      0.011          m3/num_3
    ----------------------------------------
    Total                      1.786ns (0.626ns logic, 1.160ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm2/clkdiv_17'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.672ns (Levels of Logic = 2)
  Source:            BTN<1> (PAD)
  Destination:       m1/pdreg (FF)
  Destination Clock: m2/clkdiv_17 rising

  Data Path: BTN<1> to m1/pdreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.608  BTN_1_IBUF (BTN_1_IBUF)
     LUT6:I3->O            1   0.053   0.000  m1/pdreg_rstpot (m1/pdreg_rstpot)
     FD:D                      0.011          m1/pdreg
    ----------------------------------------
    Total                      0.672ns (0.064ns logic, 0.608ns route)
                                       (9.5% logic, 90.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm1/pdreg'
  Total number of paths / destination ports: 17 / 4
-------------------------------------------------------------------------
Offset:              2.008ns (Levels of Logic = 4)
  Source:            SW1<1> (PAD)
  Destination:       m3/num_7 (FF)
  Destination Clock: m1/pdreg rising

  Data Path: SW1<1> to m3/num_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.000   0.779  SW1_1_IBUF (SW1_1_IBUF)
     XOR2:I0->O            3   0.053   0.427  m3/a2/XLXI_1/XLXI_2 (m3/a2/XLXI_1/XLXN_2)
     LUT3:I2->O            2   0.053   0.405  m3/B1<1>11 (m3/B1<1>_bdd0)
     MUXF7:S->O            1   0.280   0.000  m3/B1<3>1 (m3/B1<3>)
     FD:D                      0.011          m3/num_7
    ----------------------------------------
    Total                      2.008ns (0.397ns logic, 1.611ns route)
                                       (19.8% logic, 80.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm0/pdreg'
  Total number of paths / destination ports: 17 / 4
-------------------------------------------------------------------------
Offset:              2.008ns (Levels of Logic = 4)
  Source:            SW1<0> (PAD)
  Destination:       m3/num_3 (FF)
  Destination Clock: m0/pdreg rising

  Data Path: SW1<0> to m3/num_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.000   0.779  SW1_0_IBUF (SW1_0_IBUF)
     XOR2:I0->O            3   0.053   0.427  m3/a1/XLXI_1/XLXI_2 (m3/a1/XLXI_1/XLXN_2)
     LUT3:I2->O            2   0.053   0.405  m3/A1<1>11 (m3/A1<1>_bdd0)
     MUXF7:S->O            1   0.280   0.000  m3/A1<3>1 (m3/A1<3>)
     FD:D                      0.011          m3/num_3
    ----------------------------------------
    Total                      2.008ns (0.397ns logic, 1.611ns route)
                                       (19.8% logic, 80.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3404 / 60
-------------------------------------------------------------------------
Offset:              7.959ns (Levels of Logic = 12)
  Source:            SW2<0> (PAD)
  Destination:       m7/M4/buffer_20 (FF)
  Destination Clock: clk rising

  Data Path: SW2<0> to m7/M4/buffer_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   0.000   0.819  SW2_0_IBUF (SW2_0_IBUF)
     XOR2:I0->O            2   0.053   0.731  m5/XLXI_9/XLXI_2/XLXI_2 (m5/XLXI_9/XLXI_2/XLXN_2)
     LUT5:I0->O            3   0.053   0.499  m5/XLXN_10<2>11 (m5/XLXN_10<2>_bdd0)
     LUT5:I3->O            2   0.053   0.745  m5/XLXN_151 (m5/XLXN_15)
     AND2:I0->O            1   0.053   0.635  m5/XLXI_4/XLXI_32 (m5/XLXI_4/XLXN_40)
     OR4:I2->O            25   0.157   0.550  m5/XLXI_4/XLXI_35 (Co)
     INV:I->O              6   0.393   0.772  m7/XLXI_1/HTS3/MSEG/XLXI_16 (m7/XLXI_1/HTS3/MSEG/XLXN_52)
     AND3:I0->O            2   0.053   0.731  m7/XLXI_1/HTS3/MSEG/XLXI_43 (m7/XLXI_1/HTS3/MSEG/XLXN_72)
     OR4:I1->O             1   0.067   0.725  m7/XLXI_1/HTS3/MSEG/XLXI_34 (m7/XLXI_1/HTS3/MSEG/XLXN_16)
     OR2:I1->O             1   0.067   0.739  m7/XLXI_1/HTS3/MSEG/XLXI_6 (m7/XLXN_4<22>)
     begin scope: 'm7/M4:P_Data<22>'
     LUT6:I0->O            1   0.053   0.000  buffer_22_rstpot (buffer_22_rstpot)
     FD:D                      0.011          buffer_22
    ----------------------------------------
    Total                      7.959ns (1.013ns logic, 6.946ns route)
                                       (12.7% logic, 87.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 787 / 15
-------------------------------------------------------------------------
Offset:              7.241ns (Levels of Logic = 9)
  Source:            m6/XLXI_3/clkdiv_17 (FF)
  Destination:       SEGMENT<5> (PAD)
  Source Clock:      clk rising

  Data Path: m6/XLXI_3/clkdiv_17 to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.282   0.479  m6/XLXI_3/clkdiv_17 (m6/XLXI_3/clkdiv_17)
     INV:I->O              2   0.393   0.731  m6/XLXI_2/XLXI_1/XLXI_26 (m6/XLXI_2/XLXI_1/XLXN_24)
     AND2:I1->O            4   0.067   0.745  m6/XLXI_2/XLXI_1/XLXI_23 (m6/XLXI_2/XLXI_1/XLXN_33)
     AND2:I1->O            1   0.067   0.725  m6/XLXI_2/XLXI_1/XLXI_8 (m6/XLXI_2/XLXI_1/XLXN_7)
     OR4:I1->O            11   0.067   0.465  m6/XLXI_2/XLXI_1/XLXI_10 (m6/HEX<1>)
     INV:I->O              8   0.393   0.771  m6/XLXI_1/XLXI_17 (m6/XLXI_1/XLXN_80)
     AND4:I1->O            2   0.067   0.608  m6/XLXI_1/XLXI_56 (m6/XLXI_1/XLXN_60)
     OR4:I3->O             1   0.190   0.725  m6/XLXI_1/XLXI_28 (m6/XLXI_1/XLXN_12)
     OR2:I1->O             1   0.067   0.399  m6/XLXI_1/XLXI_2 (SEGMENT_5_OBUF)
     OBUF:I->O                 0.000          SEGMENT_5_OBUF (SEGMENT<5>)
    ----------------------------------------
    Total                      7.241ns (1.593ns logic, 5.648ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm0/pdreg'
  Total number of paths / destination ports: 860 / 7
-------------------------------------------------------------------------
Offset:              8.528ns (Levels of Logic = 11)
  Source:            m3/num_0 (FF)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      m0/pdreg rising

  Data Path: m3/num_0 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              33   0.282   0.638  m3/num_0 (m3/num_0)
     LUT5:I3->O            3   0.053   0.499  m5/XLXN_10<2>11 (m5/XLXN_10<2>_bdd0)
     LUT5:I3->O            2   0.053   0.745  m5/XLXN_151 (m5/XLXN_15)
     AND2:I0->O            1   0.053   0.635  m5/XLXI_4/XLXI_32 (m5/XLXI_4/XLXN_40)
     OR4:I2->O            25   0.157   0.890  m5/XLXI_4/XLXI_35 (Co)
     AND2:I0->O            1   0.053   0.635  m6/XLXI_2/XLXI_1/XLXI_2 (m6/XLXI_2/XLXI_1/XLXN_2)
     OR4:I2->O            12   0.157   0.471  m6/XLXI_2/XLXI_1/XLXI_5 (m6/HEX<0>)
     INV:I->O              6   0.393   0.772  m6/XLXI_1/XLXI_16 (m6/XLXI_1/XLXN_52)
     AND3:I0->O            2   0.053   0.731  m6/XLXI_1/XLXI_43 (m6/XLXI_1/XLXN_72)
     OR4:I1->O             1   0.067   0.725  m6/XLXI_1/XLXI_34 (m6/XLXI_1/XLXN_16)
     OR2:I1->O             1   0.067   0.399  m6/XLXI_1/XLXI_6 (SEGMENT_1_OBUF)
     OBUF:I->O                 0.000          SEGMENT_1_OBUF (SEGMENT<1>)
    ----------------------------------------
    Total                      8.528ns (1.388ns logic, 7.140ns route)
                                       (16.3% logic, 83.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm1/pdreg'
  Total number of paths / destination ports: 860 / 7
-------------------------------------------------------------------------
Offset:              9.565ns (Levels of Logic = 12)
  Source:            m3/num_5 (FF)
  Destination:       SEGMENT<1> (PAD)
  Source Clock:      m1/pdreg rising

  Data Path: m3/num_5 to SEGMENT<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              30   0.282   0.877  m3/num_5 (m3/num_5)
     XOR2:I1->O            2   0.067   0.731  m5/XLXI_9/XLXI_2/XLXI_2 (m5/XLXI_9/XLXI_2/XLXN_2)
     LUT5:I0->O            3   0.053   0.499  m5/XLXN_10<2>11 (m5/XLXN_10<2>_bdd0)
     LUT5:I3->O            2   0.053   0.745  m5/XLXN_151 (m5/XLXN_15)
     AND2:I0->O            1   0.053   0.635  m5/XLXI_4/XLXI_32 (m5/XLXI_4/XLXN_40)
     OR4:I2->O            25   0.157   0.890  m5/XLXI_4/XLXI_35 (Co)
     AND2:I0->O            1   0.053   0.635  m6/XLXI_2/XLXI_1/XLXI_2 (m6/XLXI_2/XLXI_1/XLXN_2)
     OR4:I2->O            12   0.157   0.471  m6/XLXI_2/XLXI_1/XLXI_5 (m6/HEX<0>)
     INV:I->O              6   0.393   0.772  m6/XLXI_1/XLXI_16 (m6/XLXI_1/XLXN_52)
     AND3:I0->O            2   0.053   0.731  m6/XLXI_1/XLXI_43 (m6/XLXI_1/XLXN_72)
     OR4:I1->O             1   0.067   0.725  m6/XLXI_1/XLXI_34 (m6/XLXI_1/XLXN_16)
     OR2:I1->O             1   0.067   0.399  m6/XLXI_1/XLXI_6 (SEGMENT_1_OBUF)
     OBUF:I->O                 0.000          SEGMENT_1_OBUF (SEGMENT<1>)
    ----------------------------------------
    Total                      9.565ns (1.455ns logic, 8.110ns route)
                                       (15.2% logic, 84.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1672 / 7
-------------------------------------------------------------------------
Delay:               9.211ns (Levels of Logic = 13)
  Source:            SW2<0> (PAD)
  Destination:       SEGMENT<3> (PAD)

  Data Path: SW2<0> to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   0.000   0.819  SW2_0_IBUF (SW2_0_IBUF)
     XOR2:I0->O            2   0.053   0.731  m5/XLXI_9/XLXI_2/XLXI_2 (m5/XLXI_9/XLXI_2/XLXN_2)
     LUT5:I0->O            3   0.053   0.499  m5/XLXN_10<2>11 (m5/XLXN_10<2>_bdd0)
     LUT5:I3->O            2   0.053   0.745  m5/XLXN_151 (m5/XLXN_15)
     AND2:I0->O            1   0.053   0.635  m5/XLXI_4/XLXI_32 (m5/XLXI_4/XLXN_40)
     OR4:I2->O            25   0.157   0.890  m5/XLXI_4/XLXI_35 (Co)
     AND2:I0->O            1   0.053   0.635  m6/XLXI_2/XLXI_1/XLXI_2 (m6/XLXI_2/XLXI_1/XLXN_2)
     OR4:I2->O            12   0.157   0.471  m6/XLXI_2/XLXI_1/XLXI_5 (m6/HEX<0>)
     INV:I->O              6   0.393   0.772  m6/XLXI_1/XLXI_16 (m6/XLXI_1/XLXN_52)
     AND3:I0->O            2   0.053   0.731  m6/XLXI_1/XLXI_43 (m6/XLXI_1/XLXN_72)
     OR4:I1->O             1   0.067   0.725  m6/XLXI_1/XLXI_34 (m6/XLXI_1/XLXN_16)
     OR2:I1->O             1   0.067   0.399  m6/XLXI_1/XLXI_6 (SEGMENT_1_OBUF)
     OBUF:I->O                 0.000          SEGMENT_1_OBUF (SEGMENT<1>)
    ----------------------------------------
    Total                      9.211ns (1.159ns logic, 8.052ns route)
                                       (12.6% logic, 87.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.472|         |         |         |
m0/pdreg       |    7.276|         |         |         |
m1/pdreg       |    8.313|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m0/pdreg
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m0/pdreg       |    1.786|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m1/pdreg
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m1/pdreg       |    1.785|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m2/clkdiv_17
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m2/clkdiv_17   |    1.787|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 26.00 secs
Total CPU time to Xst completion: 25.91 secs
 
--> 

Total memory usage is 4619368 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   27 (   0 filtered)
Number of infos    :    3 (   0 filtered)

