 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : aes_cipher_top
Version: V-2023.12-SP1
Date   : Tue Mar 25 17:14:50 2025
****************************************

Operating Conditions: bc_1.30V_m40C   Library: CORE65LPSVT
Wire Load Model Mode: enclosed

  Startpoint: clk_r_REG309_S12
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG196_S8
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  aes_cipher_top     area_12Kto18K         CORE65LPSVT

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  clk_r_REG309_S12/CP (HS65_LS_DFPQX4)                    0.00       0.05 r
  clk_r_REG309_S12/Q (HS65_LS_DFPQX4)                     0.10       0.15 r
  U7085/Z (HS65_LSS_XOR2X3)                               0.11       0.26 r
  U7014/Z (HS65_LS_IVX2)                                  0.10       0.36 f
  U7013/Z (HS65_LSS_XOR3X2)                               0.10       0.46 f
  U7011/Z (HS65_LSS_XOR3X2)                               0.08       0.54 f
  U7010/Z (HS65_LS_OAI22X1)                               0.16       0.70 r
  U4743/Z (HS65_LS_IVX2)                                  0.11       0.81 f
  U4725/Z (HS65_LS_NOR2X2)                                0.12       0.93 r
  U9079/Z (HS65_LS_NAND3X2)                               0.22       1.15 f
  U9094/Z (HS65_LS_IVX2)                                  0.22       1.36 r
  U4641/Z (HS65_LS_AOI222X2)                              0.08       1.44 f
  U4640/Z (HS65_LS_OAI212X3)                              0.04       1.48 r
  U4636/Z (HS65_LS_NAND4ABX3)                             0.06       1.54 r
  U4193/Z (HS65_LS_NOR3X1)                                0.03       1.57 f
  U4188/Z (HS65_LS_NAND4ABX3)                             0.03       1.61 r
  U3899/Z (HS65_LS_NOR4ABX2)                              0.02       1.63 f
  U3889/Z (HS65_LS_NOR4ABX2)                              0.06       1.69 f
  U3888/Z (HS65_LS_IVX2)                                  0.07       1.76 r
  U3873/Z (HS65_LSS_XOR3X2)                               0.07       1.83 r
  clk_r_REG196_S8/D (HS65_LS_DFPQX4)                      0.00       1.83 r
  data arrival time                                                  1.83

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.05       3.05
  clock uncertainty                                      -0.05       3.00
  clk_r_REG196_S8/CP (HS65_LS_DFPQX4)                     0.00       3.00 r
  library setup time                                     -0.03       2.97
  data required time                                                 2.97
  --------------------------------------------------------------------------
  data required time                                                 2.97
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


1
