

================================================================
== Vitis HLS Report for 'filtez'
================================================================
* Date:           Fri May 30 21:17:06 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ADPCM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.213 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.104 us|  0.104 us|   13|   13|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- filtez_label8  |       10|       10|         2|          -|          -|     5|        no|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      87|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     2|        0|      20|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     109|    -|
|Register             |        -|     -|       60|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     2|       60|     216|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_16s_32s_48_1_1_U44  |mul_16s_32s_48_1_1  |        0|   2|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   2|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln464_fu_142_p2   |         +|   0|  0|  10|           3|           1|
    |i_fu_136_p2           |         +|   0|  0|  10|           3|           1|
    |zl_2_fu_182_p2        |         +|   0|  0|  57|          50|          50|
    |icmp_ln464_fu_121_p2  |      icmp|   0|  0|  10|           3|           3|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  87|          59|          55|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  26|          5|    1|          5|
    |bpl_address0  |  14|          3|    3|          9|
    |dlt_address0  |  14|          3|    3|          9|
    |grp_fu_82_p0  |  14|          3|   16|         48|
    |grp_fu_82_p1  |  14|          3|   32|         96|
    |i_02_fu_34    |   9|          2|    3|          6|
    |idx_fu_26     |   9|          2|    3|          6|
    |zl_1_fu_30    |   9|          2|   50|        100|
    +--------------+----+-----------+-----+-----------+
    |Total         | 109|         23|  111|        279|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +------------+----+----+-----+-----------+
    |    Name    | FF | LUT| Bits| Const Bits|
    +------------+----+----+-----+-----------+
    |ap_CS_fsm   |   4|   0|    4|          0|
    |i_02_fu_34  |   3|   0|    3|          0|
    |idx_fu_26   |   3|   0|    3|          0|
    |zl_1_fu_30  |  50|   0|   50|          0|
    +------------+----+----+-----+-----------+
    |Total       |  60|   0|   60|          0|
    +------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|        filtez|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|        filtez|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|        filtez|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|        filtez|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|        filtez|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|        filtez|  return value|
|ap_return     |  out|   32|  ap_ctrl_hs|        filtez|  return value|
|bpl_address0  |  out|    3|   ap_memory|           bpl|         array|
|bpl_ce0       |  out|    1|   ap_memory|           bpl|         array|
|bpl_q0        |   in|   32|   ap_memory|           bpl|         array|
|dlt_address0  |  out|    3|   ap_memory|           dlt|         array|
|dlt_ce0       |  out|    1|   ap_memory|           dlt|         array|
|dlt_q0        |   in|   16|   ap_memory|           dlt|         array|
+--------------+-----+-----+------------+--------------+--------------+

