begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|//===-- MachRegisterStatesI386.h --------------------------------*- C++ -*-===//
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//                     The LLVM Compiler Infrastructure
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|// This file is distributed under the University of Illinois Open Source
end_comment

begin_comment
comment|// License. See LICENSE.TXT for details.
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//===----------------------------------------------------------------------===//
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//  Created by Sean Callanan on 3/16/11.
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//===----------------------------------------------------------------------===//
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|__MachRegisterStatesI386_h__
end_ifndef

begin_define
define|#
directive|define
name|__MachRegisterStatesI386_h__
end_define

begin_include
include|#
directive|include
file|<inttypes.h>
end_include

begin_define
define|#
directive|define
name|__i386_THREAD_STATE
value|1
end_define

begin_define
define|#
directive|define
name|__i386_FLOAT_STATE
value|2
end_define

begin_define
define|#
directive|define
name|__i386_EXCEPTION_STATE
value|3
end_define

begin_define
define|#
directive|define
name|__i386_DEBUG_STATE
value|10
end_define

begin_define
define|#
directive|define
name|__i386_AVX_STATE
value|16
end_define

begin_typedef
typedef|typedef
struct|struct
block|{
name|uint32_t
name|__eax
decl_stmt|;
name|uint32_t
name|__ebx
decl_stmt|;
name|uint32_t
name|__ecx
decl_stmt|;
name|uint32_t
name|__edx
decl_stmt|;
name|uint32_t
name|__edi
decl_stmt|;
name|uint32_t
name|__esi
decl_stmt|;
name|uint32_t
name|__ebp
decl_stmt|;
name|uint32_t
name|__esp
decl_stmt|;
name|uint32_t
name|__ss
decl_stmt|;
name|uint32_t
name|__eflags
decl_stmt|;
name|uint32_t
name|__eip
decl_stmt|;
name|uint32_t
name|__cs
decl_stmt|;
name|uint32_t
name|__ds
decl_stmt|;
name|uint32_t
name|__es
decl_stmt|;
name|uint32_t
name|__fs
decl_stmt|;
name|uint32_t
name|__gs
decl_stmt|;
block|}
name|__i386_thread_state_t
typedef|;
end_typedef

begin_typedef
typedef|typedef
struct|struct
block|{
name|uint16_t
name|__invalid
range|:
literal|1
decl_stmt|;
name|uint16_t
name|__denorm
range|:
literal|1
decl_stmt|;
name|uint16_t
name|__zdiv
range|:
literal|1
decl_stmt|;
name|uint16_t
name|__ovrfl
range|:
literal|1
decl_stmt|;
name|uint16_t
name|__undfl
range|:
literal|1
decl_stmt|;
name|uint16_t
name|__precis
range|:
literal|1
decl_stmt|;
name|uint16_t
name|__PAD1
range|:
literal|2
decl_stmt|;
name|uint16_t
name|__pc
range|:
literal|2
decl_stmt|;
name|uint16_t
name|__rc
range|:
literal|2
decl_stmt|;
name|uint16_t
name|__PAD2
range|:
literal|1
decl_stmt|;
name|uint16_t
name|__PAD3
range|:
literal|3
decl_stmt|;
block|}
name|__i386_fp_control_t
typedef|;
end_typedef

begin_typedef
typedef|typedef
struct|struct
block|{
name|uint16_t
name|__invalid
range|:
literal|1
decl_stmt|;
name|uint16_t
name|__denorm
range|:
literal|1
decl_stmt|;
name|uint16_t
name|__zdiv
range|:
literal|1
decl_stmt|;
name|uint16_t
name|__ovrfl
range|:
literal|1
decl_stmt|;
name|uint16_t
name|__undfl
range|:
literal|1
decl_stmt|;
name|uint16_t
name|__precis
range|:
literal|1
decl_stmt|;
name|uint16_t
name|__stkflt
range|:
literal|1
decl_stmt|;
name|uint16_t
name|__errsumm
range|:
literal|1
decl_stmt|;
name|uint16_t
name|__c0
range|:
literal|1
decl_stmt|;
name|uint16_t
name|__c1
range|:
literal|1
decl_stmt|;
name|uint16_t
name|__c2
range|:
literal|1
decl_stmt|;
name|uint16_t
name|__tos
range|:
literal|3
decl_stmt|;
name|uint16_t
name|__c3
range|:
literal|1
decl_stmt|;
name|uint16_t
name|__busy
range|:
literal|1
decl_stmt|;
block|}
name|__i386_fp_status_t
typedef|;
end_typedef

begin_typedef
typedef|typedef
struct|struct
block|{
name|uint8_t
name|__mmst_reg
index|[
literal|10
index|]
decl_stmt|;
name|uint8_t
name|__mmst_rsrv
index|[
literal|6
index|]
decl_stmt|;
block|}
name|__i386_mmst_reg
typedef|;
end_typedef

begin_typedef
typedef|typedef
struct|struct
block|{
name|uint8_t
name|__xmm_reg
index|[
literal|16
index|]
decl_stmt|;
block|}
name|__i386_xmm_reg
typedef|;
end_typedef

begin_typedef
typedef|typedef
struct|struct
block|{
name|uint32_t
name|__fpu_reserved
index|[
literal|2
index|]
decl_stmt|;
name|__i386_fp_control_t
name|__fpu_fcw
decl_stmt|;
name|__i386_fp_status_t
name|__fpu_fsw
decl_stmt|;
name|uint8_t
name|__fpu_ftw
decl_stmt|;
name|uint8_t
name|__fpu_rsrv1
decl_stmt|;
name|uint16_t
name|__fpu_fop
decl_stmt|;
name|uint32_t
name|__fpu_ip
decl_stmt|;
name|uint16_t
name|__fpu_cs
decl_stmt|;
name|uint16_t
name|__fpu_rsrv2
decl_stmt|;
name|uint32_t
name|__fpu_dp
decl_stmt|;
name|uint16_t
name|__fpu_ds
decl_stmt|;
name|uint16_t
name|__fpu_rsrv3
decl_stmt|;
name|uint32_t
name|__fpu_mxcsr
decl_stmt|;
name|uint32_t
name|__fpu_mxcsrmask
decl_stmt|;
name|__i386_mmst_reg
name|__fpu_stmm0
decl_stmt|;
name|__i386_mmst_reg
name|__fpu_stmm1
decl_stmt|;
name|__i386_mmst_reg
name|__fpu_stmm2
decl_stmt|;
name|__i386_mmst_reg
name|__fpu_stmm3
decl_stmt|;
name|__i386_mmst_reg
name|__fpu_stmm4
decl_stmt|;
name|__i386_mmst_reg
name|__fpu_stmm5
decl_stmt|;
name|__i386_mmst_reg
name|__fpu_stmm6
decl_stmt|;
name|__i386_mmst_reg
name|__fpu_stmm7
decl_stmt|;
name|__i386_xmm_reg
name|__fpu_xmm0
decl_stmt|;
name|__i386_xmm_reg
name|__fpu_xmm1
decl_stmt|;
name|__i386_xmm_reg
name|__fpu_xmm2
decl_stmt|;
name|__i386_xmm_reg
name|__fpu_xmm3
decl_stmt|;
name|__i386_xmm_reg
name|__fpu_xmm4
decl_stmt|;
name|__i386_xmm_reg
name|__fpu_xmm5
decl_stmt|;
name|__i386_xmm_reg
name|__fpu_xmm6
decl_stmt|;
name|__i386_xmm_reg
name|__fpu_xmm7
decl_stmt|;
name|uint8_t
name|__fpu_rsrv4
index|[
literal|14
operator|*
literal|16
index|]
decl_stmt|;
name|uint32_t
name|__fpu_reserved1
decl_stmt|;
block|}
name|__i386_float_state_t
typedef|;
end_typedef

begin_typedef
typedef|typedef
struct|struct
block|{
name|uint32_t
name|__fpu_reserved
index|[
literal|2
index|]
decl_stmt|;
name|__i386_fp_control_t
name|__fpu_fcw
decl_stmt|;
name|__i386_fp_status_t
name|__fpu_fsw
decl_stmt|;
name|uint8_t
name|__fpu_ftw
decl_stmt|;
name|uint8_t
name|__fpu_rsrv1
decl_stmt|;
name|uint16_t
name|__fpu_fop
decl_stmt|;
name|uint32_t
name|__fpu_ip
decl_stmt|;
name|uint16_t
name|__fpu_cs
decl_stmt|;
name|uint16_t
name|__fpu_rsrv2
decl_stmt|;
name|uint32_t
name|__fpu_dp
decl_stmt|;
name|uint16_t
name|__fpu_ds
decl_stmt|;
name|uint16_t
name|__fpu_rsrv3
decl_stmt|;
name|uint32_t
name|__fpu_mxcsr
decl_stmt|;
name|uint32_t
name|__fpu_mxcsrmask
decl_stmt|;
name|__i386_mmst_reg
name|__fpu_stmm0
decl_stmt|;
name|__i386_mmst_reg
name|__fpu_stmm1
decl_stmt|;
name|__i386_mmst_reg
name|__fpu_stmm2
decl_stmt|;
name|__i386_mmst_reg
name|__fpu_stmm3
decl_stmt|;
name|__i386_mmst_reg
name|__fpu_stmm4
decl_stmt|;
name|__i386_mmst_reg
name|__fpu_stmm5
decl_stmt|;
name|__i386_mmst_reg
name|__fpu_stmm6
decl_stmt|;
name|__i386_mmst_reg
name|__fpu_stmm7
decl_stmt|;
name|__i386_xmm_reg
name|__fpu_xmm0
decl_stmt|;
name|__i386_xmm_reg
name|__fpu_xmm1
decl_stmt|;
name|__i386_xmm_reg
name|__fpu_xmm2
decl_stmt|;
name|__i386_xmm_reg
name|__fpu_xmm3
decl_stmt|;
name|__i386_xmm_reg
name|__fpu_xmm4
decl_stmt|;
name|__i386_xmm_reg
name|__fpu_xmm5
decl_stmt|;
name|__i386_xmm_reg
name|__fpu_xmm6
decl_stmt|;
name|__i386_xmm_reg
name|__fpu_xmm7
decl_stmt|;
name|uint8_t
name|__fpu_rsrv4
index|[
literal|14
operator|*
literal|16
index|]
decl_stmt|;
name|uint32_t
name|__fpu_reserved1
decl_stmt|;
name|uint8_t
name|__avx_reserved1
index|[
literal|64
index|]
decl_stmt|;
name|__i386_xmm_reg
name|__fpu_ymmh0
decl_stmt|;
name|__i386_xmm_reg
name|__fpu_ymmh1
decl_stmt|;
name|__i386_xmm_reg
name|__fpu_ymmh2
decl_stmt|;
name|__i386_xmm_reg
name|__fpu_ymmh3
decl_stmt|;
name|__i386_xmm_reg
name|__fpu_ymmh4
decl_stmt|;
name|__i386_xmm_reg
name|__fpu_ymmh5
decl_stmt|;
name|__i386_xmm_reg
name|__fpu_ymmh6
decl_stmt|;
name|__i386_xmm_reg
name|__fpu_ymmh7
decl_stmt|;
block|}
name|__i386_avx_state_t
typedef|;
end_typedef

begin_typedef
typedef|typedef
struct|struct
block|{
name|uint32_t
name|__trapno
decl_stmt|;
name|uint32_t
name|__err
decl_stmt|;
name|uint32_t
name|__faultvaddr
decl_stmt|;
block|}
name|__i386_exception_state_t
typedef|;
end_typedef

begin_typedef
typedef|typedef
struct|struct
block|{
name|uint32_t
name|__dr0
decl_stmt|;
name|uint32_t
name|__dr1
decl_stmt|;
name|uint32_t
name|__dr2
decl_stmt|;
name|uint32_t
name|__dr3
decl_stmt|;
name|uint32_t
name|__dr4
decl_stmt|;
name|uint32_t
name|__dr5
decl_stmt|;
name|uint32_t
name|__dr6
decl_stmt|;
name|uint32_t
name|__dr7
decl_stmt|;
block|}
name|__i386_debug_state_t
typedef|;
end_typedef

begin_endif
endif|#
directive|endif
end_endif

end_unit

