<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_struct_g_p_i_o___type_def" xml:lang="en-US">
<title>GPIO_TypeDef Struct Reference</title>
<indexterm><primary>GPIO_TypeDef</primary></indexterm>
<para>

<para>General Purpose I/O. </para>
 
</para>
<para>
<computeroutput>#include &lt;stm32f401xe.h&gt;</computeroutput>
</para>
<simplesect>
    <title>Data Fields    </title>
        <itemizedlist>
            <listitem><para><link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_g_p_i_o___type_def_1a2b671a94c63a612f81e0e9de8152d01c">MODER</link></para>
</listitem>
            <listitem><para><link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_g_p_i_o___type_def_1a9543592bda60cb5261075594bdeedac9">OTYPER</link></para>
</listitem>
            <listitem><para><link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_g_p_i_o___type_def_1a328d16cc6213783ede54e4059ffd50a3">OSPEEDR</link></para>
</listitem>
            <listitem><para><link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_g_p_i_o___type_def_1abeed38529bd7b8de082e490e5d4f1727">PUPDR</link></para>
</listitem>
            <listitem><para><link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_g_p_i_o___type_def_1a328d2fe9ef1d513c3a97d30f98f0047c">IDR</link></para>
</listitem>
            <listitem><para><link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_g_p_i_o___type_def_1abff7fffd2b5a718715a130006590c75c">ODR</link></para>
</listitem>
            <listitem><para><link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint16_t <link linkend="_struct_g_p_i_o___type_def_1aa79204c9bcc8c481da0a5ffe7c74d8b0">BSRRL</link></para>
</listitem>
            <listitem><para><link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint16_t <link linkend="_struct_g_p_i_o___type_def_1a35f89f65edca7ed58738166424aeef48">BSRRH</link></para>
</listitem>
            <listitem><para><link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_g_p_i_o___type_def_1a2612a0f4b3fbdbb6293f6dc70105e190">LCKR</link></para>
</listitem>
            <listitem><para><link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_g_p_i_o___type_def_1ab67c1158c04450d19ad483dcd2192e43">AFR</link> [2]</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>General Purpose I/O. </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00285">285</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<section>
<title>Field Documentation</title>
<anchor xml:id="_struct_g_p_i_o___type_def_1ab67c1158c04450d19ad483dcd2192e43"/><section>
    <title>AFR</title>
<indexterm><primary>AFR</primary><secondary>GPIO_TypeDef</secondary></indexterm>
<indexterm><primary>GPIO_TypeDef</primary><secondary>AFR</secondary></indexterm>
<para><computeroutput><link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t AFR[2]</computeroutput></para>
<para>GPIO alternate function registers, Address offset: 0x20-0x24 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00296">296</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_struct_g_p_i_o___type_def_1a35f89f65edca7ed58738166424aeef48"/><section>
    <title>BSRRH</title>
<indexterm><primary>BSRRH</primary><secondary>GPIO_TypeDef</secondary></indexterm>
<indexterm><primary>GPIO_TypeDef</primary><secondary>BSRRH</secondary></indexterm>
<para><computeroutput><link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint16_t BSRRH</computeroutput></para>
<para>GPIO port bit set/reset high register, Address offset: 0x1A 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00294">294</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_struct_g_p_i_o___type_def_1aa79204c9bcc8c481da0a5ffe7c74d8b0"/><section>
    <title>BSRRL</title>
<indexterm><primary>BSRRL</primary><secondary>GPIO_TypeDef</secondary></indexterm>
<indexterm><primary>GPIO_TypeDef</primary><secondary>BSRRL</secondary></indexterm>
<para><computeroutput><link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint16_t BSRRL</computeroutput></para>
<para>GPIO port bit set/reset low register, Address offset: 0x18 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00293">293</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_struct_g_p_i_o___type_def_1a328d2fe9ef1d513c3a97d30f98f0047c"/><section>
    <title>IDR</title>
<indexterm><primary>IDR</primary><secondary>GPIO_TypeDef</secondary></indexterm>
<indexterm><primary>GPIO_TypeDef</primary><secondary>IDR</secondary></indexterm>
<para><computeroutput><link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t IDR</computeroutput></para>
<para>GPIO port input data register, Address offset: 0x10 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00291">291</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_struct_g_p_i_o___type_def_1a2612a0f4b3fbdbb6293f6dc70105e190"/><section>
    <title>LCKR</title>
<indexterm><primary>LCKR</primary><secondary>GPIO_TypeDef</secondary></indexterm>
<indexterm><primary>GPIO_TypeDef</primary><secondary>LCKR</secondary></indexterm>
<para><computeroutput><link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t LCKR</computeroutput></para>
<para>GPIO port configuration lock register, Address offset: 0x1C 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00295">295</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_struct_g_p_i_o___type_def_1a2b671a94c63a612f81e0e9de8152d01c"/><section>
    <title>MODER</title>
<indexterm><primary>MODER</primary><secondary>GPIO_TypeDef</secondary></indexterm>
<indexterm><primary>GPIO_TypeDef</primary><secondary>MODER</secondary></indexterm>
<para><computeroutput><link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t MODER</computeroutput></para>
<para>GPIO port mode register, Address offset: 0x00 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00287">287</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_struct_g_p_i_o___type_def_1abff7fffd2b5a718715a130006590c75c"/><section>
    <title>ODR</title>
<indexterm><primary>ODR</primary><secondary>GPIO_TypeDef</secondary></indexterm>
<indexterm><primary>GPIO_TypeDef</primary><secondary>ODR</secondary></indexterm>
<para><computeroutput><link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t ODR</computeroutput></para>
<para>GPIO port output data register, Address offset: 0x14 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00292">292</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_struct_g_p_i_o___type_def_1a328d16cc6213783ede54e4059ffd50a3"/><section>
    <title>OSPEEDR</title>
<indexterm><primary>OSPEEDR</primary><secondary>GPIO_TypeDef</secondary></indexterm>
<indexterm><primary>GPIO_TypeDef</primary><secondary>OSPEEDR</secondary></indexterm>
<para><computeroutput><link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t OSPEEDR</computeroutput></para>
<para>GPIO port output speed register, Address offset: 0x08 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00289">289</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_struct_g_p_i_o___type_def_1a9543592bda60cb5261075594bdeedac9"/><section>
    <title>OTYPER</title>
<indexterm><primary>OTYPER</primary><secondary>GPIO_TypeDef</secondary></indexterm>
<indexterm><primary>GPIO_TypeDef</primary><secondary>OTYPER</secondary></indexterm>
<para><computeroutput><link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t OTYPER</computeroutput></para>
<para>GPIO port output type register, Address offset: 0x04 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00288">288</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_struct_g_p_i_o___type_def_1abeed38529bd7b8de082e490e5d4f1727"/><section>
    <title>PUPDR</title>
<indexterm><primary>PUPDR</primary><secondary>GPIO_TypeDef</secondary></indexterm>
<indexterm><primary>GPIO_TypeDef</primary><secondary>PUPDR</secondary></indexterm>
<para><computeroutput><link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t PUPDR</computeroutput></para>
<para>GPIO port pull-up/pull-down register, Address offset: 0x0C 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00290">290</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<para>
The documentation for this struct was generated from the following file:</para>
C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 1/Code2/sqrt_approx/mbed/TARGET_NUCLEO_F401RE/<link linkend="_stm32f401xe_8h">stm32f401xe.h</link></section>
</section>
