TimeQuest Timing Analyzer report for contador_final
Sun May 19 19:05:52 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_FPGA'
 13. Slow 1200mV 85C Model Setup: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25]'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_FPGA'
 15. Slow 1200mV 85C Model Hold: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_FPGA'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25]'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Propagation Delay
 23. Minimum Propagation Delay
 24. Slow 1200mV 85C Model Metastability Report
 25. Slow 1200mV 0C Model Fmax Summary
 26. Slow 1200mV 0C Model Setup Summary
 27. Slow 1200mV 0C Model Hold Summary
 28. Slow 1200mV 0C Model Recovery Summary
 29. Slow 1200mV 0C Model Removal Summary
 30. Slow 1200mV 0C Model Minimum Pulse Width Summary
 31. Slow 1200mV 0C Model Setup: 'CLOCK_FPGA'
 32. Slow 1200mV 0C Model Setup: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25]'
 33. Slow 1200mV 0C Model Hold: 'CLOCK_FPGA'
 34. Slow 1200mV 0C Model Hold: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25]'
 35. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_FPGA'
 36. Slow 1200mV 0C Model Minimum Pulse Width: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25]'
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Propagation Delay
 42. Minimum Propagation Delay
 43. Slow 1200mV 0C Model Metastability Report
 44. Fast 1200mV 0C Model Setup Summary
 45. Fast 1200mV 0C Model Hold Summary
 46. Fast 1200mV 0C Model Recovery Summary
 47. Fast 1200mV 0C Model Removal Summary
 48. Fast 1200mV 0C Model Minimum Pulse Width Summary
 49. Fast 1200mV 0C Model Setup: 'CLOCK_FPGA'
 50. Fast 1200mV 0C Model Setup: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25]'
 51. Fast 1200mV 0C Model Hold: 'CLOCK_FPGA'
 52. Fast 1200mV 0C Model Hold: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25]'
 53. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_FPGA'
 54. Fast 1200mV 0C Model Minimum Pulse Width: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25]'
 55. Setup Times
 56. Hold Times
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Propagation Delay
 60. Minimum Propagation Delay
 61. Fast 1200mV 0C Model Metastability Report
 62. Multicorner Timing Analysis Summary
 63. Setup Times
 64. Hold Times
 65. Clock to Output Times
 66. Minimum Clock to Output Times
 67. Progagation Delay
 68. Minimum Progagation Delay
 69. Board Trace Model Assignments
 70. Input Transition Times
 71. Signal Integrity Metrics (Slow 1200mv 0c Model)
 72. Signal Integrity Metrics (Slow 1200mv 85c Model)
 73. Signal Integrity Metrics (Fast 1200mv 0c Model)
 74. Setup Transfers
 75. Hold Transfers
 76. Report TCCS
 77. Report RSKM
 78. Unconstrained Paths
 79. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; contador_final                                                    ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE6E22C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                       ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                              ;
+--------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------------+
; CLOCK_FPGA                                                                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_FPGA }                                                                                       ;
; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] } ;
+--------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                               ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                       ; Note                                           ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+------------------------------------------------+
; 171.97 MHz ; 171.97 MHz      ; CLOCK_FPGA                                                                                       ;                                                ;
; 558.04 MHz ; 402.09 MHz      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                       ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_FPGA                                                                                       ; -4.815 ; -121.264      ;
; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; -0.792 ; -2.188        ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                        ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_FPGA                                                                                       ; -2.058 ; -2.922        ;
; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.453  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_FPGA                                                                                       ; -3.000 ; -41.662       ;
; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; -1.487 ; -5.948        ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_FPGA'                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.815 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.735      ;
; -4.815 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.735      ;
; -4.815 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.735      ;
; -4.815 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.735      ;
; -4.815 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.735      ;
; -4.815 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.735      ;
; -4.815 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.735      ;
; -4.815 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.735      ;
; -4.815 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.735      ;
; -4.815 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.735      ;
; -4.815 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.735      ;
; -4.815 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.735      ;
; -4.815 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.735      ;
; -4.725 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.645      ;
; -4.725 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.645      ;
; -4.725 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.645      ;
; -4.725 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.645      ;
; -4.725 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.645      ;
; -4.725 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.645      ;
; -4.725 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.645      ;
; -4.725 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.645      ;
; -4.725 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.645      ;
; -4.725 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.645      ;
; -4.725 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.645      ;
; -4.725 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.645      ;
; -4.725 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.645      ;
; -4.654 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.574      ;
; -4.654 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.574      ;
; -4.654 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.574      ;
; -4.654 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.574      ;
; -4.654 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.574      ;
; -4.654 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.574      ;
; -4.654 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.574      ;
; -4.654 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.574      ;
; -4.654 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.574      ;
; -4.654 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.574      ;
; -4.654 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.574      ;
; -4.654 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.574      ;
; -4.654 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.574      ;
; -4.564 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.484      ;
; -4.564 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.484      ;
; -4.564 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.484      ;
; -4.564 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.484      ;
; -4.564 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.484      ;
; -4.564 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.484      ;
; -4.564 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.484      ;
; -4.564 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.484      ;
; -4.564 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.484      ;
; -4.564 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.484      ;
; -4.564 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.484      ;
; -4.564 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.484      ;
; -4.564 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.484      ;
; -4.513 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.433      ;
; -4.513 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.433      ;
; -4.513 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.433      ;
; -4.513 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.433      ;
; -4.513 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.433      ;
; -4.513 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.433      ;
; -4.513 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.433      ;
; -4.513 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.433      ;
; -4.513 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.433      ;
; -4.513 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.433      ;
; -4.513 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.433      ;
; -4.513 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.433      ;
; -4.513 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.433      ;
; -4.512 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.432      ;
; -4.512 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.432      ;
; -4.512 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.432      ;
; -4.512 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.432      ;
; -4.512 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.432      ;
; -4.512 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.432      ;
; -4.512 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.432      ;
; -4.512 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.432      ;
; -4.512 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.432      ;
; -4.512 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.432      ;
; -4.512 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.432      ;
; -4.512 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.432      ;
; -4.512 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.432      ;
; -4.423 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.343      ;
; -4.423 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.343      ;
; -4.423 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.343      ;
; -4.423 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.343      ;
; -4.423 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.343      ;
; -4.423 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.343      ;
; -4.423 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.343      ;
; -4.423 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.343      ;
; -4.423 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.343      ;
; -4.423 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.343      ;
; -4.423 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.343      ;
; -4.423 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.343      ;
; -4.423 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.343      ;
; -4.413 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.333      ;
; -4.413 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.333      ;
; -4.413 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.333      ;
; -4.413 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.333      ;
; -4.413 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.333      ;
; -4.413 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.333      ;
; -4.413 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.333      ;
; -4.413 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.333      ;
; -4.413 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.081     ; 5.333      ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25]'                                                                                                                                                                                                     ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.792 ; contador_inicial:inst|74190:inst1|51 ; contador_inicial:inst|74190:inst1|49 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.081     ; 1.712      ;
; -0.771 ; contador_inicial:inst|74190:inst1|49 ; contador_inicial:inst|74190:inst1|51 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.081     ; 1.691      ;
; -0.625 ; contador_inicial:inst|74190:inst1|48 ; contador_inicial:inst|74190:inst1|50 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.081     ; 1.545      ;
; -0.589 ; contador_inicial:inst|74190:inst1|48 ; contador_inicial:inst|74190:inst1|49 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.081     ; 1.509      ;
; -0.483 ; contador_inicial:inst|74190:inst1|50 ; contador_inicial:inst|74190:inst1|49 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.081     ; 1.403      ;
; -0.463 ; contador_inicial:inst|74190:inst1|50 ; contador_inicial:inst|74190:inst1|51 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.081     ; 1.383      ;
; -0.434 ; contador_inicial:inst|74190:inst1|49 ; contador_inicial:inst|74190:inst1|50 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.081     ; 1.354      ;
; -0.411 ; contador_inicial:inst|74190:inst1|48 ; contador_inicial:inst|74190:inst1|51 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.081     ; 1.331      ;
; -0.389 ; contador_inicial:inst|74190:inst1|51 ; contador_inicial:inst|74190:inst1|50 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.081     ; 1.309      ;
; 0.062  ; contador_inicial:inst|74190:inst1|48 ; contador_inicial:inst|74190:inst1|48 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.081     ; 0.858      ;
; 0.062  ; contador_inicial:inst|74190:inst1|49 ; contador_inicial:inst|74190:inst1|49 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.081     ; 0.858      ;
; 0.062  ; contador_inicial:inst|74190:inst1|51 ; contador_inicial:inst|74190:inst1|51 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.081     ; 0.858      ;
; 0.062  ; contador_inicial:inst|74190:inst1|50 ; contador_inicial:inst|74190:inst1|50 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.081     ; 0.858      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_FPGA'                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.058 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.618      ; 1.063      ;
; -1.489 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.618      ; 1.132      ;
; -0.072 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.618      ; 3.049      ;
; -0.072 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.618      ; 3.049      ;
; -0.072 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.618      ; 3.049      ;
; -0.072 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.618      ; 3.049      ;
; -0.072 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.618      ; 3.049      ;
; -0.072 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.618      ; 3.049      ;
; -0.072 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.618      ; 3.049      ;
; -0.072 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.618      ; 3.049      ;
; -0.072 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.618      ; 3.049      ;
; -0.072 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.618      ; 3.049      ;
; -0.072 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.618      ; 3.049      ;
; -0.072 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.618      ; 3.049      ;
; 0.247  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.617      ; 3.367      ;
; 0.247  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.617      ; 3.367      ;
; 0.247  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.617      ; 3.367      ;
; 0.247  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.617      ; 3.367      ;
; 0.247  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.617      ; 3.367      ;
; 0.247  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.617      ; 3.367      ;
; 0.247  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.617      ; 3.367      ;
; 0.247  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.617      ; 3.367      ;
; 0.247  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.617      ; 3.367      ;
; 0.247  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.617      ; 3.367      ;
; 0.247  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.617      ; 3.367      ;
; 0.247  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.617      ; 3.367      ;
; 0.247  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.617      ; 3.367      ;
; 0.587  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.618      ; 3.208      ;
; 0.587  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.618      ; 3.208      ;
; 0.587  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.618      ; 3.208      ;
; 0.587  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.618      ; 3.208      ;
; 0.587  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.618      ; 3.208      ;
; 0.587  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.618      ; 3.208      ;
; 0.587  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.618      ; 3.208      ;
; 0.587  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.618      ; 3.208      ;
; 0.587  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.618      ; 3.208      ;
; 0.587  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.618      ; 3.208      ;
; 0.587  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.618      ; 3.208      ;
; 0.587  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.618      ; 3.208      ;
; 0.744  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.081      ; 1.037      ;
; 0.744  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.081      ; 1.037      ;
; 0.745  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.081      ; 1.038      ;
; 0.745  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.081      ; 1.038      ;
; 0.745  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.082      ; 1.039      ;
; 0.746  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.081      ; 1.039      ;
; 0.747  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.081      ; 1.040      ;
; 0.747  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.081      ; 1.040      ;
; 0.747  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.082      ; 1.041      ;
; 0.760  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.082      ; 1.054      ;
; 0.760  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.082      ; 1.054      ;
; 0.760  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.082      ; 1.054      ;
; 0.761  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.081      ; 1.054      ;
; 0.761  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.081      ; 1.054      ;
; 0.761  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.082      ; 1.055      ;
; 0.761  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.082      ; 1.055      ;
; 0.762  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.081      ; 1.055      ;
; 0.762  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.081      ; 1.055      ;
; 0.762  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.081      ; 1.055      ;
; 0.762  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.082      ; 1.056      ;
; 0.762  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.082      ; 1.056      ;
; 0.762  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.082      ; 1.056      ;
; 0.762  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.082      ; 1.056      ;
; 0.764  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.082      ; 1.058      ;
; 0.779  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.081      ; 1.072      ;
; 0.878  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.617      ; 3.498      ;
; 0.878  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.617      ; 3.498      ;
; 0.878  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.617      ; 3.498      ;
; 0.878  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.617      ; 3.498      ;
; 0.878  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.617      ; 3.498      ;
; 0.878  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.617      ; 3.498      ;
; 0.878  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.617      ; 3.498      ;
; 0.878  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.617      ; 3.498      ;
; 0.878  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.617      ; 3.498      ;
; 0.878  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.617      ; 3.498      ;
; 0.878  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.617      ; 3.498      ;
; 0.878  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.617      ; 3.498      ;
; 0.878  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.617      ; 3.498      ;
; 1.098  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.081      ; 1.391      ;
; 1.099  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.081      ; 1.392      ;
; 1.099  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.081      ; 1.392      ;
; 1.106  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.082      ; 1.400      ;
; 1.106  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.081      ; 1.399      ;
; 1.107  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.081      ; 1.400      ;
; 1.108  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.081      ; 1.401      ;
; 1.108  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.081      ; 1.401      ;
; 1.108  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.082      ; 1.402      ;
; 1.114  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.082      ; 1.408      ;
; 1.114  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.082      ; 1.408      ;
; 1.115  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.081      ; 1.408      ;
; 1.115  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.082      ; 1.409      ;
; 1.115  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.082      ; 1.409      ;
; 1.115  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.081      ; 1.408      ;
; 1.116  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.081      ; 1.409      ;
; 1.116  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.082      ; 1.410      ;
; 1.116  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.081      ; 1.409      ;
; 1.116  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.082      ; 1.410      ;
; 1.116  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.081      ; 1.409      ;
; 1.117  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.081      ; 1.410      ;
; 1.117  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.081      ; 1.410      ;
; 1.117  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.082      ; 1.411      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25]'                                                                                                                                                                                                     ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.453 ; contador_inicial:inst|74190:inst1|51 ; contador_inicial:inst|74190:inst1|51 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; contador_inicial:inst|74190:inst1|50 ; contador_inicial:inst|74190:inst1|50 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; contador_inicial:inst|74190:inst1|49 ; contador_inicial:inst|74190:inst1|49 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; contador_inicial:inst|74190:inst1|48 ; contador_inicial:inst|74190:inst1|48 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.081      ; 0.758      ;
; 0.812 ; contador_inicial:inst|74190:inst1|48 ; contador_inicial:inst|74190:inst1|49 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.081      ; 1.105      ;
; 0.813 ; contador_inicial:inst|74190:inst1|48 ; contador_inicial:inst|74190:inst1|51 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.081      ; 1.106      ;
; 0.883 ; contador_inicial:inst|74190:inst1|51 ; contador_inicial:inst|74190:inst1|50 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.081      ; 1.176      ;
; 0.899 ; contador_inicial:inst|74190:inst1|49 ; contador_inicial:inst|74190:inst1|50 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.081      ; 1.192      ;
; 0.925 ; contador_inicial:inst|74190:inst1|50 ; contador_inicial:inst|74190:inst1|49 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.081      ; 1.218      ;
; 0.948 ; contador_inicial:inst|74190:inst1|50 ; contador_inicial:inst|74190:inst1|51 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.081      ; 1.241      ;
; 1.055 ; contador_inicial:inst|74190:inst1|48 ; contador_inicial:inst|74190:inst1|50 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.081      ; 1.348      ;
; 1.154 ; contador_inicial:inst|74190:inst1|49 ; contador_inicial:inst|74190:inst1|51 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.081      ; 1.447      ;
; 1.155 ; contador_inicial:inst|74190:inst1|51 ; contador_inicial:inst|74190:inst1|49 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.081      ; 1.448      ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_FPGA'                                                                                                                                ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                           ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_FPGA ; Rise       ; CLOCK_FPGA                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ;
; 0.307  ; 0.495        ; 0.188          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ;
; 0.307  ; 0.495        ; 0.188          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ;
; 0.307  ; 0.495        ; 0.188          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ;
; 0.307  ; 0.495        ; 0.188          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ;
; 0.307  ; 0.495        ; 0.188          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ;
; 0.307  ; 0.495        ; 0.188          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ;
; 0.307  ; 0.495        ; 0.188          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ;
; 0.307  ; 0.495        ; 0.188          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ;
; 0.307  ; 0.495        ; 0.188          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ;
; 0.307  ; 0.495        ; 0.188          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ;
; 0.307  ; 0.495        ; 0.188          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ;
; 0.307  ; 0.495        ; 0.188          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ;
; 0.307  ; 0.495        ; 0.188          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[16]|clk                               ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[17]|clk                               ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[18]|clk                               ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[19]|clk                               ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[20]|clk                               ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25]'                                                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                            ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; contador_inicial:inst|74190:inst1|48                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; contador_inicial:inst|74190:inst1|49                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; contador_inicial:inst|74190:inst1|50                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; contador_inicial:inst|74190:inst1|51                                            ;
; 0.256  ; 0.476        ; 0.220          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; contador_inicial:inst|74190:inst1|48                                            ;
; 0.256  ; 0.476        ; 0.220          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; contador_inicial:inst|74190:inst1|49                                            ;
; 0.256  ; 0.476        ; 0.220          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; contador_inicial:inst|74190:inst1|50                                            ;
; 0.256  ; 0.476        ; 0.220          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; contador_inicial:inst|74190:inst1|51                                            ;
; 0.335  ; 0.523        ; 0.188          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; contador_inicial:inst|74190:inst1|48                                            ;
; 0.335  ; 0.523        ; 0.188          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; contador_inicial:inst|74190:inst1|49                                            ;
; 0.335  ; 0.523        ; 0.188          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; contador_inicial:inst|74190:inst1|50                                            ;
; 0.335  ; 0.523        ; 0.188          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; contador_inicial:inst|74190:inst1|51                                            ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; inst|inst1|48|clk                                                               ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; inst|inst1|49|clk                                                               ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; inst|inst1|50|clk                                                               ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; inst|inst1|51|clk                                                               ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]~clkctrl|inclk[0] ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]|q                ;
; 0.505  ; 0.505        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]~clkctrl|inclk[0] ;
; 0.505  ; 0.505        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]~clkctrl|outclk   ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; inst|inst1|48|clk                                                               ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; inst|inst1|49|clk                                                               ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; inst|inst1|50|clk                                                               ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; inst|inst1|51|clk                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; CHAVE_S2  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.828 ; 0.894 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                   ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; CHAVE_S2  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.103 ; 0.046 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                        ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; SEG_A     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 8.313 ; 8.162 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_B     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 8.921 ; 8.720 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_C     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 8.593 ; 8.499 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_D     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 8.326 ; 8.195 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_E     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 8.664 ; 8.458 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_F     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 8.316 ; 8.157 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_G     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 8.498 ; 8.589 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; SEG_A     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 7.096 ; 6.937 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_B     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 7.706 ; 7.552 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_C     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 7.397 ; 7.283 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_D     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 7.104 ; 6.945 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_E     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 7.450 ; 7.268 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_F     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 7.098 ; 6.939 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_G     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 7.228 ; 7.337 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; CHAVE_S1   ; LED1        ; 4.625 ;    ;    ; 4.760 ;
; CHAVE_S2   ; LED2        ; 4.663 ;    ;    ; 4.774 ;
; CHAVE_S3   ; LED3        ; 4.679 ;    ;    ; 4.812 ;
; CHAVE_S4   ; LED4        ; 4.687 ;    ;    ; 4.798 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; CHAVE_S1   ; LED1        ; 4.491 ;    ;    ; 4.621 ;
; CHAVE_S2   ; LED2        ; 4.527 ;    ;    ; 4.635 ;
; CHAVE_S3   ; LED3        ; 4.542 ;    ;    ; 4.672 ;
; CHAVE_S4   ; LED4        ; 4.551 ;    ;    ; 4.658 ;
+------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                       ; Note                                           ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+------------------------------------------------+
; 192.68 MHz ; 192.68 MHz      ; CLOCK_FPGA                                                                                       ;                                                ;
; 616.9 MHz  ; 402.09 MHz      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                        ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_FPGA                                                                                       ; -4.190 ; -105.391      ;
; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; -0.621 ; -1.693        ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_FPGA                                                                                       ; -1.887 ; -2.115        ;
; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.401  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                          ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_FPGA                                                                                       ; -3.000 ; -41.662       ;
; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; -1.487 ; -5.948        ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_FPGA'                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.190 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 5.119      ;
; -4.190 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 5.119      ;
; -4.190 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 5.119      ;
; -4.190 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 5.119      ;
; -4.190 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 5.119      ;
; -4.190 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 5.119      ;
; -4.190 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 5.119      ;
; -4.190 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 5.119      ;
; -4.190 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 5.119      ;
; -4.190 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 5.119      ;
; -4.190 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 5.119      ;
; -4.190 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 5.119      ;
; -4.190 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 5.119      ;
; -4.188 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 5.117      ;
; -4.188 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 5.117      ;
; -4.188 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 5.117      ;
; -4.188 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 5.117      ;
; -4.188 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 5.117      ;
; -4.188 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 5.117      ;
; -4.188 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 5.117      ;
; -4.188 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 5.117      ;
; -4.188 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 5.117      ;
; -4.188 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 5.117      ;
; -4.188 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 5.117      ;
; -4.188 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 5.117      ;
; -4.188 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 5.117      ;
; -4.050 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.979      ;
; -4.050 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.979      ;
; -4.050 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.979      ;
; -4.050 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.979      ;
; -4.050 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.979      ;
; -4.050 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.979      ;
; -4.050 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.979      ;
; -4.050 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.979      ;
; -4.050 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.979      ;
; -4.050 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.979      ;
; -4.050 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.979      ;
; -4.050 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.979      ;
; -4.050 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.979      ;
; -4.049 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.978      ;
; -4.049 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.978      ;
; -4.049 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.978      ;
; -4.049 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.978      ;
; -4.049 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.978      ;
; -4.049 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.978      ;
; -4.049 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.978      ;
; -4.049 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.978      ;
; -4.049 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.978      ;
; -4.049 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.978      ;
; -4.049 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.978      ;
; -4.049 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.978      ;
; -4.049 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.978      ;
; -3.930 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.859      ;
; -3.930 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.859      ;
; -3.930 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.859      ;
; -3.930 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.859      ;
; -3.930 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.859      ;
; -3.930 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.859      ;
; -3.930 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.859      ;
; -3.930 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.859      ;
; -3.930 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.859      ;
; -3.930 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.859      ;
; -3.930 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.859      ;
; -3.930 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.859      ;
; -3.930 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.859      ;
; -3.925 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.854      ;
; -3.925 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.854      ;
; -3.925 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.854      ;
; -3.925 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.854      ;
; -3.925 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.854      ;
; -3.925 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.854      ;
; -3.925 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.854      ;
; -3.925 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.854      ;
; -3.925 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.854      ;
; -3.925 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.854      ;
; -3.925 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.854      ;
; -3.925 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.854      ;
; -3.925 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.854      ;
; -3.917 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.846      ;
; -3.917 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.846      ;
; -3.917 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.846      ;
; -3.917 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.846      ;
; -3.917 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.846      ;
; -3.917 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.846      ;
; -3.917 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.846      ;
; -3.917 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.846      ;
; -3.917 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.846      ;
; -3.917 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.846      ;
; -3.917 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.846      ;
; -3.917 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.846      ;
; -3.917 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.846      ;
; -3.876 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.805      ;
; -3.876 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.805      ;
; -3.876 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.805      ;
; -3.876 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.805      ;
; -3.876 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.805      ;
; -3.876 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.805      ;
; -3.876 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.805      ;
; -3.876 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.805      ;
; -3.876 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.073     ; 4.805      ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25]'                                                                                                                                                                                                      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.621 ; contador_inicial:inst|74190:inst1|51 ; contador_inicial:inst|74190:inst1|49 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.073     ; 1.550      ;
; -0.601 ; contador_inicial:inst|74190:inst1|49 ; contador_inicial:inst|74190:inst1|51 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.073     ; 1.530      ;
; -0.471 ; contador_inicial:inst|74190:inst1|48 ; contador_inicial:inst|74190:inst1|50 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.073     ; 1.400      ;
; -0.458 ; contador_inicial:inst|74190:inst1|48 ; contador_inicial:inst|74190:inst1|49 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.073     ; 1.387      ;
; -0.359 ; contador_inicial:inst|74190:inst1|50 ; contador_inicial:inst|74190:inst1|49 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.073     ; 1.288      ;
; -0.323 ; contador_inicial:inst|74190:inst1|50 ; contador_inicial:inst|74190:inst1|51 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.073     ; 1.252      ;
; -0.319 ; contador_inicial:inst|74190:inst1|49 ; contador_inicial:inst|74190:inst1|50 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.073     ; 1.248      ;
; -0.269 ; contador_inicial:inst|74190:inst1|48 ; contador_inicial:inst|74190:inst1|51 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.073     ; 1.198      ;
; -0.249 ; contador_inicial:inst|74190:inst1|51 ; contador_inicial:inst|74190:inst1|50 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.073     ; 1.178      ;
; 0.159  ; contador_inicial:inst|74190:inst1|48 ; contador_inicial:inst|74190:inst1|48 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.073     ; 0.770      ;
; 0.159  ; contador_inicial:inst|74190:inst1|49 ; contador_inicial:inst|74190:inst1|49 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.073     ; 0.770      ;
; 0.159  ; contador_inicial:inst|74190:inst1|51 ; contador_inicial:inst|74190:inst1|51 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.073     ; 0.770      ;
; 0.159  ; contador_inicial:inst|74190:inst1|50 ; contador_inicial:inst|74190:inst1|50 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.073     ; 0.770      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_FPGA'                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.887 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.406      ; 0.984      ;
; -1.353 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.406      ; 1.018      ;
; -0.019 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.406      ; 2.852      ;
; -0.019 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.406      ; 2.852      ;
; -0.019 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.406      ; 2.852      ;
; -0.019 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.406      ; 2.852      ;
; -0.019 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.406      ; 2.852      ;
; -0.019 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.406      ; 2.852      ;
; -0.019 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.406      ; 2.852      ;
; -0.019 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.406      ; 2.852      ;
; -0.019 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.406      ; 2.852      ;
; -0.019 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.406      ; 2.852      ;
; -0.019 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.406      ; 2.852      ;
; -0.019 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.406      ; 2.852      ;
; 0.282  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.406      ; 3.153      ;
; 0.282  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.406      ; 3.153      ;
; 0.282  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.406      ; 3.153      ;
; 0.282  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.406      ; 3.153      ;
; 0.282  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.406      ; 3.153      ;
; 0.282  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.406      ; 3.153      ;
; 0.282  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.406      ; 3.153      ;
; 0.282  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.406      ; 3.153      ;
; 0.282  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.406      ; 3.153      ;
; 0.282  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.406      ; 3.153      ;
; 0.282  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.406      ; 3.153      ;
; 0.282  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.406      ; 3.153      ;
; 0.282  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 2.406      ; 3.153      ;
; 0.526  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.406      ; 2.897      ;
; 0.526  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.406      ; 2.897      ;
; 0.526  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.406      ; 2.897      ;
; 0.526  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.406      ; 2.897      ;
; 0.526  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.406      ; 2.897      ;
; 0.526  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.406      ; 2.897      ;
; 0.526  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.406      ; 2.897      ;
; 0.526  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.406      ; 2.897      ;
; 0.526  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.406      ; 2.897      ;
; 0.526  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.406      ; 2.897      ;
; 0.526  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.406      ; 2.897      ;
; 0.526  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.406      ; 2.897      ;
; 0.691  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 0.959      ;
; 0.692  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 0.960      ;
; 0.692  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 0.960      ;
; 0.692  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 0.960      ;
; 0.694  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 0.962      ;
; 0.694  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 0.962      ;
; 0.696  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 0.964      ;
; 0.697  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 0.965      ;
; 0.697  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 0.965      ;
; 0.704  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 0.972      ;
; 0.705  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 0.973      ;
; 0.705  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 0.973      ;
; 0.705  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 0.973      ;
; 0.706  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 0.974      ;
; 0.706  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 0.974      ;
; 0.706  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 0.974      ;
; 0.706  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 0.974      ;
; 0.706  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 0.974      ;
; 0.707  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 0.975      ;
; 0.707  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 0.975      ;
; 0.707  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 0.975      ;
; 0.707  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 0.975      ;
; 0.709  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 0.977      ;
; 0.710  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 0.978      ;
; 0.726  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 0.994      ;
; 0.786  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.406      ; 3.157      ;
; 0.786  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.406      ; 3.157      ;
; 0.786  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.406      ; 3.157      ;
; 0.786  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.406      ; 3.157      ;
; 0.786  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.406      ; 3.157      ;
; 0.786  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.406      ; 3.157      ;
; 0.786  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.406      ; 3.157      ;
; 0.786  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.406      ; 3.157      ;
; 0.786  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.406      ; 3.157      ;
; 0.786  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.406      ; 3.157      ;
; 0.786  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.406      ; 3.157      ;
; 0.786  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.406      ; 3.157      ;
; 0.786  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 2.406      ; 3.157      ;
; 1.011  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 1.279      ;
; 1.011  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 1.279      ;
; 1.013  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 1.281      ;
; 1.014  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 1.282      ;
; 1.015  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 1.283      ;
; 1.015  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 1.283      ;
; 1.016  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 1.284      ;
; 1.016  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 1.284      ;
; 1.018  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 1.286      ;
; 1.024  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 1.292      ;
; 1.024  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 1.292      ;
; 1.024  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 1.292      ;
; 1.025  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 1.293      ;
; 1.025  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 1.293      ;
; 1.026  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 1.294      ;
; 1.026  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 1.294      ;
; 1.026  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 1.294      ;
; 1.026  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 1.294      ;
; 1.028  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 1.296      ;
; 1.029  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 1.297      ;
; 1.030  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 1.298      ;
; 1.030  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 1.298      ;
; 1.030  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.073      ; 1.298      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25]'                                                                                                                                                                                                      ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.401 ; contador_inicial:inst|74190:inst1|51 ; contador_inicial:inst|74190:inst1|51 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; contador_inicial:inst|74190:inst1|50 ; contador_inicial:inst|74190:inst1|50 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; contador_inicial:inst|74190:inst1|49 ; contador_inicial:inst|74190:inst1|49 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; contador_inicial:inst|74190:inst1|48 ; contador_inicial:inst|74190:inst1|48 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.073      ; 0.684      ;
; 0.759 ; contador_inicial:inst|74190:inst1|48 ; contador_inicial:inst|74190:inst1|49 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.073      ; 1.027      ;
; 0.761 ; contador_inicial:inst|74190:inst1|48 ; contador_inicial:inst|74190:inst1|51 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.073      ; 1.029      ;
; 0.818 ; contador_inicial:inst|74190:inst1|51 ; contador_inicial:inst|74190:inst1|50 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.073      ; 1.086      ;
; 0.822 ; contador_inicial:inst|74190:inst1|49 ; contador_inicial:inst|74190:inst1|50 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.073      ; 1.090      ;
; 0.843 ; contador_inicial:inst|74190:inst1|50 ; contador_inicial:inst|74190:inst1|49 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.073      ; 1.111      ;
; 0.883 ; contador_inicial:inst|74190:inst1|50 ; contador_inicial:inst|74190:inst1|51 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.073      ; 1.151      ;
; 0.968 ; contador_inicial:inst|74190:inst1|48 ; contador_inicial:inst|74190:inst1|50 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.073      ; 1.236      ;
; 1.071 ; contador_inicial:inst|74190:inst1|49 ; contador_inicial:inst|74190:inst1|51 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.073      ; 1.339      ;
; 1.076 ; contador_inicial:inst|74190:inst1|51 ; contador_inicial:inst|74190:inst1|49 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.073      ; 1.344      ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_FPGA'                                                                                                                                 ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                           ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_FPGA ; Rise       ; CLOCK_FPGA                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[16]|clk                               ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[17]|clk                               ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[18]|clk                               ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[19]|clk                               ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[20]|clk                               ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25]'                                                                                                                ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                            ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; contador_inicial:inst|74190:inst1|48                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; contador_inicial:inst|74190:inst1|49                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; contador_inicial:inst|74190:inst1|50                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; contador_inicial:inst|74190:inst1|51                                            ;
; 0.219  ; 0.435        ; 0.216          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; contador_inicial:inst|74190:inst1|48                                            ;
; 0.219  ; 0.435        ; 0.216          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; contador_inicial:inst|74190:inst1|49                                            ;
; 0.219  ; 0.435        ; 0.216          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; contador_inicial:inst|74190:inst1|50                                            ;
; 0.219  ; 0.435        ; 0.216          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; contador_inicial:inst|74190:inst1|51                                            ;
; 0.378  ; 0.562        ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; contador_inicial:inst|74190:inst1|48                                            ;
; 0.378  ; 0.562        ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; contador_inicial:inst|74190:inst1|49                                            ;
; 0.378  ; 0.562        ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; contador_inicial:inst|74190:inst1|50                                            ;
; 0.378  ; 0.562        ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; contador_inicial:inst|74190:inst1|51                                            ;
; 0.467  ; 0.467        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]~clkctrl|inclk[0] ;
; 0.467  ; 0.467        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]~clkctrl|outclk   ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; inst|inst1|48|clk                                                               ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; inst|inst1|49|clk                                                               ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; inst|inst1|50|clk                                                               ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; inst|inst1|51|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]|q                ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; inst|inst1|48|clk                                                               ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; inst|inst1|49|clk                                                               ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; inst|inst1|50|clk                                                               ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; inst|inst1|51|clk                                                               ;
; 0.532  ; 0.532        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]~clkctrl|inclk[0] ;
; 0.532  ; 0.532        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; CHAVE_S2  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.751 ; 0.943 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                    ;
+-----------+--------------------------------------------------------------------------------------------------+-------+--------+------------+--------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                       ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+-------+--------+------------+--------------------------------------------------------------------------------------------------+
; CHAVE_S2  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.094 ; -0.060 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
+-----------+--------------------------------------------------------------------------------------------------+-------+--------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                        ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; SEG_A     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 7.634 ; 7.450 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_B     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 8.186 ; 7.951 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_C     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 7.876 ; 7.747 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_D     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 7.641 ; 7.478 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_E     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 7.980 ; 7.624 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_F     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 7.636 ; 7.401 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_G     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 7.752 ; 7.775 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; SEG_A     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 6.453 ; 6.256 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_B     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 7.040 ; 6.791 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_C     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 6.721 ; 6.573 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_D     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 6.459 ; 6.263 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_E     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 6.799 ; 6.554 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_F     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 6.455 ; 6.258 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_G     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 6.523 ; 6.660 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; CHAVE_S1   ; LED1        ; 4.190 ;    ;    ; 4.342 ;
; CHAVE_S2   ; LED2        ; 4.222 ;    ;    ; 4.354 ;
; CHAVE_S3   ; LED3        ; 4.237 ;    ;    ; 4.395 ;
; CHAVE_S4   ; LED4        ; 4.244 ;    ;    ; 4.376 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; CHAVE_S1   ; LED1        ; 4.051 ;    ;    ; 4.196 ;
; CHAVE_S2   ; LED2        ; 4.082 ;    ;    ; 4.208 ;
; CHAVE_S3   ; LED3        ; 4.096 ;    ;    ; 4.247 ;
; CHAVE_S4   ; LED4        ; 4.103 ;    ;    ; 4.230 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                        ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_FPGA                                                                                       ; -1.578 ; -39.052       ;
; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.217  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_FPGA                                                                                       ; -0.978 ; -3.902        ;
; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.186  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                          ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_FPGA                                                                                       ; -3.000 ; -30.677       ;
; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; -1.000 ; -4.000        ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_FPGA'                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.578 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.528      ;
; -1.578 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.528      ;
; -1.578 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.528      ;
; -1.578 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.528      ;
; -1.578 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.528      ;
; -1.578 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.528      ;
; -1.578 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.528      ;
; -1.578 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.528      ;
; -1.578 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.528      ;
; -1.578 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.528      ;
; -1.578 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.528      ;
; -1.578 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.528      ;
; -1.578 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.528      ;
; -1.530 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.480      ;
; -1.530 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.480      ;
; -1.530 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.480      ;
; -1.530 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.480      ;
; -1.530 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.480      ;
; -1.530 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.480      ;
; -1.530 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.480      ;
; -1.530 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.480      ;
; -1.530 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.480      ;
; -1.530 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.480      ;
; -1.530 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.480      ;
; -1.530 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.480      ;
; -1.530 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.480      ;
; -1.502 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.452      ;
; -1.502 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.452      ;
; -1.502 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.452      ;
; -1.502 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.452      ;
; -1.502 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.452      ;
; -1.502 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.452      ;
; -1.502 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.452      ;
; -1.502 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.452      ;
; -1.502 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.452      ;
; -1.502 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.452      ;
; -1.502 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.452      ;
; -1.502 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.452      ;
; -1.502 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.452      ;
; -1.456 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.406      ;
; -1.456 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.406      ;
; -1.456 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.406      ;
; -1.456 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.406      ;
; -1.456 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.406      ;
; -1.456 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.406      ;
; -1.456 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.406      ;
; -1.456 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.406      ;
; -1.456 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.406      ;
; -1.456 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.406      ;
; -1.456 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.406      ;
; -1.456 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.406      ;
; -1.456 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.406      ;
; -1.438 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.388      ;
; -1.438 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.388      ;
; -1.438 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.388      ;
; -1.438 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.388      ;
; -1.438 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.388      ;
; -1.438 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.388      ;
; -1.438 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.388      ;
; -1.438 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.388      ;
; -1.438 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.388      ;
; -1.438 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.388      ;
; -1.438 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.388      ;
; -1.438 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.388      ;
; -1.438 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.388      ;
; -1.426 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.038     ; 2.375      ;
; -1.426 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.038     ; 2.375      ;
; -1.426 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.038     ; 2.375      ;
; -1.426 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.038     ; 2.375      ;
; -1.426 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.038     ; 2.375      ;
; -1.426 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.038     ; 2.375      ;
; -1.426 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.038     ; 2.375      ;
; -1.426 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.038     ; 2.375      ;
; -1.426 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.038     ; 2.375      ;
; -1.426 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.038     ; 2.375      ;
; -1.426 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.038     ; 2.375      ;
; -1.426 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.038     ; 2.375      ;
; -1.426 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.038     ; 2.375      ;
; -1.390 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.340      ;
; -1.390 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.340      ;
; -1.390 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.340      ;
; -1.390 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.340      ;
; -1.390 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.340      ;
; -1.390 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.340      ;
; -1.390 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.340      ;
; -1.390 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.340      ;
; -1.390 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.340      ;
; -1.390 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.340      ;
; -1.390 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.340      ;
; -1.390 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.340      ;
; -1.390 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.037     ; 2.340      ;
; -1.378 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.038     ; 2.327      ;
; -1.378 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.038     ; 2.327      ;
; -1.378 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.038     ; 2.327      ;
; -1.378 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.038     ; 2.327      ;
; -1.378 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.038     ; 2.327      ;
; -1.378 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.038     ; 2.327      ;
; -1.378 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.038     ; 2.327      ;
; -1.378 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.038     ; 2.327      ;
; -1.378 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ; CLOCK_FPGA   ; CLOCK_FPGA  ; 1.000        ; -0.038     ; 2.327      ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25]'                                                                                                                                                                                                     ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.217 ; contador_inicial:inst|74190:inst1|51 ; contador_inicial:inst|74190:inst1|49 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.037     ; 0.733      ;
; 0.230 ; contador_inicial:inst|74190:inst1|49 ; contador_inicial:inst|74190:inst1|51 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.037     ; 0.720      ;
; 0.296 ; contador_inicial:inst|74190:inst1|48 ; contador_inicial:inst|74190:inst1|50 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.037     ; 0.654      ;
; 0.331 ; contador_inicial:inst|74190:inst1|48 ; contador_inicial:inst|74190:inst1|49 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.037     ; 0.619      ;
; 0.363 ; contador_inicial:inst|74190:inst1|50 ; contador_inicial:inst|74190:inst1|51 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.037     ; 0.587      ;
; 0.369 ; contador_inicial:inst|74190:inst1|50 ; contador_inicial:inst|74190:inst1|49 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.037     ; 0.581      ;
; 0.374 ; contador_inicial:inst|74190:inst1|48 ; contador_inicial:inst|74190:inst1|51 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.037     ; 0.576      ;
; 0.383 ; contador_inicial:inst|74190:inst1|49 ; contador_inicial:inst|74190:inst1|50 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.037     ; 0.567      ;
; 0.390 ; contador_inicial:inst|74190:inst1|51 ; contador_inicial:inst|74190:inst1|50 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.037     ; 0.560      ;
; 0.591 ; contador_inicial:inst|74190:inst1|48 ; contador_inicial:inst|74190:inst1|48 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.037     ; 0.359      ;
; 0.591 ; contador_inicial:inst|74190:inst1|49 ; contador_inicial:inst|74190:inst1|49 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.037     ; 0.359      ;
; 0.591 ; contador_inicial:inst|74190:inst1|51 ; contador_inicial:inst|74190:inst1|51 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.037     ; 0.359      ;
; 0.591 ; contador_inicial:inst|74190:inst1|50 ; contador_inicial:inst|74190:inst1|50 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.037     ; 0.359      ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_FPGA'                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.978 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 1.190      ; 0.431      ;
; -0.428 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 1.190      ; 0.481      ;
; -0.183 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 1.190      ; 1.226      ;
; -0.183 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 1.190      ; 1.226      ;
; -0.183 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 1.190      ; 1.226      ;
; -0.183 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 1.190      ; 1.226      ;
; -0.183 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 1.190      ; 1.226      ;
; -0.183 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 1.190      ; 1.226      ;
; -0.183 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 1.190      ; 1.226      ;
; -0.183 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 1.190      ; 1.226      ;
; -0.183 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 1.190      ; 1.226      ;
; -0.183 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 1.190      ; 1.226      ;
; -0.183 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 1.190      ; 1.226      ;
; -0.183 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 1.190      ; 1.226      ;
; -0.056 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 1.191      ; 1.354      ;
; -0.056 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 1.191      ; 1.354      ;
; -0.056 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 1.191      ; 1.354      ;
; -0.056 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 1.191      ; 1.354      ;
; -0.056 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 1.191      ; 1.354      ;
; -0.056 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 1.191      ; 1.354      ;
; -0.056 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 1.191      ; 1.354      ;
; -0.056 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 1.191      ; 1.354      ;
; -0.056 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 1.191      ; 1.354      ;
; -0.056 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 1.191      ; 1.354      ;
; -0.056 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 1.191      ; 1.354      ;
; -0.056 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 1.191      ; 1.354      ;
; -0.056 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; 0.000        ; 1.191      ; 1.354      ;
; 0.297  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.418      ;
; 0.297  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.418      ;
; 0.297  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.418      ;
; 0.297  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.418      ;
; 0.297  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.418      ;
; 0.298  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.419      ;
; 0.298  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.419      ;
; 0.298  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.419      ;
; 0.299  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.420      ;
; 0.303  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.424      ;
; 0.303  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.424      ;
; 0.303  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.424      ;
; 0.304  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.425      ;
; 0.305  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.426      ;
; 0.313  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.434      ;
; 0.446  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.567      ;
; 0.446  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.567      ;
; 0.446  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.567      ;
; 0.452  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.573      ;
; 0.452  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.573      ;
; 0.453  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.574      ;
; 0.453  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.574      ;
; 0.453  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.574      ;
; 0.453  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.574      ;
; 0.453  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.574      ;
; 0.454  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.575      ;
; 0.454  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.575      ;
; 0.455  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.576      ;
; 0.455  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.576      ;
; 0.456  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.577      ;
; 0.456  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.577      ;
; 0.456  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.577      ;
; 0.457  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.578      ;
; 0.458  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.579      ;
; 0.458  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.579      ;
; 0.459  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.580      ;
; 0.459  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.580      ;
; 0.460  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.581      ;
; 0.462  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.036      ; 0.582      ;
; 0.462  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.583      ;
; 0.462  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.583      ;
; 0.462  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.583      ;
; 0.462  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.583      ;
; 0.463  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.584      ;
; 0.463  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.584      ;
; 0.465  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.036      ; 0.585      ;
; 0.465  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.586      ;
; 0.465  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.586      ;
; 0.465  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.586      ;
; 0.465  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.586      ;
; 0.466  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.587      ;
; 0.466  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; CLOCK_FPGA                                                                                       ; CLOCK_FPGA  ; 0.000        ; 0.037      ; 0.587      ;
; 0.468  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 1.190      ; 1.377      ;
; 0.468  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 1.190      ; 1.377      ;
; 0.468  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 1.190      ; 1.377      ;
; 0.468  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 1.190      ; 1.377      ;
; 0.468  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 1.190      ; 1.377      ;
; 0.468  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 1.190      ; 1.377      ;
; 0.468  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 1.190      ; 1.377      ;
; 0.468  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 1.190      ; 1.377      ;
; 0.468  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 1.190      ; 1.377      ;
; 0.468  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 1.190      ; 1.377      ;
; 0.468  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA  ; -0.500       ; 1.190      ; 1.377      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25]'                                                                                                                                                                                                      ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.186 ; contador_inicial:inst|74190:inst1|51 ; contador_inicial:inst|74190:inst1|51 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; contador_inicial:inst|74190:inst1|50 ; contador_inicial:inst|74190:inst1|50 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; contador_inicial:inst|74190:inst1|49 ; contador_inicial:inst|74190:inst1|49 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; contador_inicial:inst|74190:inst1|48 ; contador_inicial:inst|74190:inst1|48 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.037      ; 0.314      ;
; 0.327 ; contador_inicial:inst|74190:inst1|48 ; contador_inicial:inst|74190:inst1|49 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.037      ; 0.448      ;
; 0.328 ; contador_inicial:inst|74190:inst1|48 ; contador_inicial:inst|74190:inst1|51 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.037      ; 0.449      ;
; 0.362 ; contador_inicial:inst|74190:inst1|51 ; contador_inicial:inst|74190:inst1|50 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.037      ; 0.483      ;
; 0.364 ; contador_inicial:inst|74190:inst1|49 ; contador_inicial:inst|74190:inst1|50 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.037      ; 0.485      ;
; 0.376 ; contador_inicial:inst|74190:inst1|50 ; contador_inicial:inst|74190:inst1|51 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.037      ; 0.497      ;
; 0.391 ; contador_inicial:inst|74190:inst1|50 ; contador_inicial:inst|74190:inst1|49 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.037      ; 0.512      ;
; 0.431 ; contador_inicial:inst|74190:inst1|48 ; contador_inicial:inst|74190:inst1|50 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.037      ; 0.552      ;
; 0.461 ; contador_inicial:inst|74190:inst1|49 ; contador_inicial:inst|74190:inst1|51 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.037      ; 0.582      ;
; 0.464 ; contador_inicial:inst|74190:inst1|51 ; contador_inicial:inst|74190:inst1|49 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.037      ; 0.585      ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_FPGA'                                                                                                                                 ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                           ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_FPGA ; Rise       ; CLOCK_FPGA                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[16]|clk                               ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[17]|clk                               ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[18]|clk                               ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[19]|clk                               ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[20]|clk                               ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[21]|clk                               ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[22]|clk                               ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[23]|clk                               ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[24]|clk                               ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]|clk                               ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; CLOCK_FPGA~input|o                                                                               ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; CLOCK_FPGA~inputclkctrl|inclk[0]                                                                 ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; CLOCK_FPGA~inputclkctrl|outclk                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; CLOCK_FPGA~input|i                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_FPGA ; Rise       ; CLOCK_FPGA~input|i                                                                               ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; CLOCK_FPGA ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25]'                                                                                                                ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                            ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; contador_inicial:inst|74190:inst1|48                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; contador_inicial:inst|74190:inst1|49                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; contador_inicial:inst|74190:inst1|50                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; contador_inicial:inst|74190:inst1|51                                            ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; contador_inicial:inst|74190:inst1|48                                            ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; contador_inicial:inst|74190:inst1|49                                            ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; contador_inicial:inst|74190:inst1|50                                            ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; contador_inicial:inst|74190:inst1|51                                            ;
; 0.345  ; 0.561        ; 0.216          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; contador_inicial:inst|74190:inst1|48                                            ;
; 0.345  ; 0.561        ; 0.216          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; contador_inicial:inst|74190:inst1|49                                            ;
; 0.345  ; 0.561        ; 0.216          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; contador_inicial:inst|74190:inst1|50                                            ;
; 0.345  ; 0.561        ; 0.216          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; contador_inicial:inst|74190:inst1|51                                            ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; inst|inst1|48|clk                                                               ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; inst|inst1|49|clk                                                               ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; inst|inst1|50|clk                                                               ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; inst|inst1|51|clk                                                               ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]~clkctrl|inclk[0] ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]|q                ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]~clkctrl|inclk[0] ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]~clkctrl|outclk   ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; inst|inst1|48|clk                                                               ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; inst|inst1|49|clk                                                               ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; inst|inst1|50|clk                                                               ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; Rise       ; inst|inst1|51|clk                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; CHAVE_S2  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.432 ; 0.681 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                     ;
+-----------+--------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------+
; CHAVE_S2  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; -0.025 ; -0.289 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
+-----------+--------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                        ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; SEG_A     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 3.844 ; 3.867 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_B     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 4.114 ; 4.126 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_C     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 4.010 ; 4.070 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_D     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 3.869 ; 3.872 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_E     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 3.919 ; 4.027 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_F     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 3.823 ; 3.869 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_G     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 4.021 ; 4.011 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; SEG_A     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 3.283 ; 3.303 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_B     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 3.541 ; 3.629 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_C     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 3.442 ; 3.498 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_D     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 3.288 ; 3.308 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_E     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 3.435 ; 3.473 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_F     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 3.284 ; 3.305 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_G     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 3.467 ; 3.417 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; CHAVE_S1   ; LED1        ; 2.280 ;    ;    ; 2.670 ;
; CHAVE_S2   ; LED2        ; 2.304 ;    ;    ; 2.682 ;
; CHAVE_S3   ; LED3        ; 2.311 ;    ;    ; 2.694 ;
; CHAVE_S4   ; LED4        ; 2.316 ;    ;    ; 2.694 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; CHAVE_S1   ; LED1        ; 2.225 ;    ;    ; 2.615 ;
; CHAVE_S2   ; LED2        ; 2.248 ;    ;    ; 2.627 ;
; CHAVE_S3   ; LED3        ; 2.254 ;    ;    ; 2.638 ;
; CHAVE_S4   ; LED4        ; 2.259 ;    ;    ; 2.638 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                              ;
+---------------------------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                                                             ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                  ; -4.815   ; -2.058 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_FPGA                                                                                       ; -4.815   ; -2.058 ; N/A      ; N/A     ; -3.000              ;
;  lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; -0.792   ; 0.186  ; N/A      ; N/A     ; -1.487              ;
; Design-wide TNS                                                                                   ; -123.452 ; -3.902 ; 0.0      ; 0.0     ; -47.61              ;
;  CLOCK_FPGA                                                                                       ; -121.264 ; -3.902 ; N/A      ; N/A     ; -41.662             ;
;  lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; -2.188   ; 0.000  ; N/A      ; N/A     ; -5.948              ;
+---------------------------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; CHAVE_S2  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.828 ; 0.943 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                   ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; CHAVE_S2  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 0.103 ; 0.046 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                        ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; SEG_A     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 8.313 ; 8.162 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_B     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 8.921 ; 8.720 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_C     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 8.593 ; 8.499 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_D     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 8.326 ; 8.195 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_E     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 8.664 ; 8.458 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_F     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 8.316 ; 8.157 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_G     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 8.498 ; 8.589 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; SEG_A     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 3.283 ; 3.303 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_B     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 3.541 ; 3.629 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_C     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 3.442 ; 3.498 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_D     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 3.288 ; 3.308 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_E     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 3.435 ; 3.473 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_F     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 3.284 ; 3.305 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; SEG_G     ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 3.467 ; 3.417 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; CHAVE_S1   ; LED1        ; 4.625 ;    ;    ; 4.760 ;
; CHAVE_S2   ; LED2        ; 4.663 ;    ;    ; 4.774 ;
; CHAVE_S3   ; LED3        ; 4.679 ;    ;    ; 4.812 ;
; CHAVE_S4   ; LED4        ; 4.687 ;    ;    ; 4.798 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; CHAVE_S1   ; LED1        ; 2.225 ;    ;    ; 2.615 ;
; CHAVE_S2   ; LED2        ; 2.248 ;    ;    ; 2.627 ;
; CHAVE_S3   ; LED3        ; 2.254 ;    ;    ; 2.638 ;
; CHAVE_S4   ; LED4        ; 2.259 ;    ;    ; 2.638 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SEG_A         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_B         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_C         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_D         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_E         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_F         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_G         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_DP        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIG1          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIG2          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIG3          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIG4          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED1          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED2          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED3          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED4          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CHAVE_S1                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CHAVE_S2                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CHAVE_S3                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CHAVE_S4                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_FPGA              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SEG_A         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SEG_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SEG_C         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SEG_D         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SEG_E         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SEG_F         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SEG_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SEG_DP        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DIG1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DIG2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DIG3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; DIG4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LED1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; LED2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; LED3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; LED4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SEG_A         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SEG_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SEG_C         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SEG_D         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SEG_E         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SEG_F         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SEG_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SEG_DP        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DIG1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DIG2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DIG3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; DIG4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LED1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SEG_A         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SEG_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SEG_C         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SEG_D         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SEG_E         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SEG_F         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SEG_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SEG_DP        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DIG1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DIG2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DIG3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; DIG4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                       ; To Clock                                                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_FPGA                                                                                       ; CLOCK_FPGA                                                                                       ; 1650     ; 0        ; 0        ; 0        ;
; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA                                                                                       ; 53       ; 53       ; 0        ; 0        ;
; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 14       ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                       ; To Clock                                                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_FPGA                                                                                       ; CLOCK_FPGA                                                                                       ; 1650     ; 0        ; 0        ; 0        ;
; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_FPGA                                                                                       ; 53       ; 53       ; 0        ; 0        ;
; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; 14       ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 11    ; 11   ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 32    ; 32   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun May 19 19:05:48 2019
Info: Command: quartus_sta contador_final -c contador_final
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'contador_final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_FPGA CLOCK_FPGA
    Info (332105): create_clock -period 1.000 -name lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.815
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.815      -121.264 CLOCK_FPGA 
    Info (332119):    -0.792        -2.188 lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] 
Info (332146): Worst-case hold slack is -2.058
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.058        -2.922 CLOCK_FPGA 
    Info (332119):     0.453         0.000 lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -41.662 CLOCK_FPGA 
    Info (332119):    -1.487        -5.948 lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.190
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.190      -105.391 CLOCK_FPGA 
    Info (332119):    -0.621        -1.693 lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] 
Info (332146): Worst-case hold slack is -1.887
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.887        -2.115 CLOCK_FPGA 
    Info (332119):     0.401         0.000 lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -41.662 CLOCK_FPGA 
    Info (332119):    -1.487        -5.948 lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.578
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.578       -39.052 CLOCK_FPGA 
    Info (332119):     0.217         0.000 lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] 
Info (332146): Worst-case hold slack is -0.978
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.978        -3.902 CLOCK_FPGA 
    Info (332119):     0.186         0.000 lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -30.677 CLOCK_FPGA 
    Info (332119):    -1.000        -4.000 lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4648 megabytes
    Info: Processing ended: Sun May 19 19:05:52 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


