/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 296 256)
	(text "decode_stage" (rect 5 0 60 12)(font "Arial" ))
	(text "inst" (rect 8 224 20 236)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "sig_clk" (rect 0 0 27 12)(font "Arial" ))
		(text "sig_clk" (rect 21 27 48 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "IF_addr_pgm[7..0]" (rect 0 0 75 12)(font "Arial" ))
		(text "IF_addr_pgm[7..0]" (rect 21 43 96 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "RF_data_read_a[7..0]" (rect 0 0 90 12)(font "Arial" ))
		(text "RF_data_read_a[7..0]" (rect 21 59 111 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "RF_data_read_b[7..0]" (rect 0 0 90 12)(font "Arial" ))
		(text "RF_data_read_b[7..0]" (rect 21 75 111 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "DM_data_pgm[7..0]" (rect 0 0 81 12)(font "Arial" ))
		(text "DM_data_pgm[7..0]" (rect 21 91 102 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 280 32)
		(output)
		(text "sig_hlt" (rect 0 0 24 12)(font "Arial" ))
		(text "sig_hlt" (rect 235 27 259 39)(font "Arial" ))
		(line (pt 280 32)(pt 264 32)(line_width 1))
	)
	(port
		(pt 280 48)
		(output)
		(text "RF_addr_read_a[1..0]" (rect 0 0 90 12)(font "Arial" ))
		(text "RF_addr_read_a[1..0]" (rect 169 43 259 55)(font "Arial" ))
		(line (pt 280 48)(pt 264 48)(line_width 3))
	)
	(port
		(pt 280 64)
		(output)
		(text "RF_addr_read_b[1..0]" (rect 0 0 90 12)(font "Arial" ))
		(text "RF_addr_read_b[1..0]" (rect 169 59 259 71)(font "Arial" ))
		(line (pt 280 64)(pt 264 64)(line_width 3))
	)
	(port
		(pt 280 80)
		(output)
		(text "EX_addr_pgm[7..0]" (rect 0 0 80 12)(font "Arial" ))
		(text "EX_addr_pgm[7..0]" (rect 179 75 259 87)(font "Arial" ))
		(line (pt 280 80)(pt 264 80)(line_width 3))
	)
	(port
		(pt 280 96)
		(output)
		(text "EX_sig_ctrl_EX[6..0]" (rect 0 0 86 12)(font "Arial" ))
		(text "EX_sig_ctrl_EX[6..0]" (rect 173 91 259 103)(font "Arial" ))
		(line (pt 280 96)(pt 264 96)(line_width 3))
	)
	(port
		(pt 280 112)
		(output)
		(text "EX_sig_ctrl_DM[1..0]" (rect 0 0 87 12)(font "Arial" ))
		(text "EX_sig_ctrl_DM[1..0]" (rect 172 107 259 119)(font "Arial" ))
		(line (pt 280 112)(pt 264 112)(line_width 3))
	)
	(port
		(pt 280 128)
		(output)
		(text "EX_sig_ctrl_RF" (rect 0 0 67 12)(font "Arial" ))
		(text "EX_sig_ctrl_RF" (rect 192 123 259 135)(font "Arial" ))
		(line (pt 280 128)(pt 264 128)(line_width 1))
	)
	(port
		(pt 280 144)
		(output)
		(text "FW_data_a[7..0]" (rect 0 0 69 12)(font "Arial" ))
		(text "FW_data_a[7..0]" (rect 190 139 259 151)(font "Arial" ))
		(line (pt 280 144)(pt 264 144)(line_width 3))
	)
	(port
		(pt 280 160)
		(output)
		(text "FW_data_b[7..0]" (rect 0 0 69 12)(font "Arial" ))
		(text "FW_data_b[7..0]" (rect 190 155 259 167)(font "Arial" ))
		(line (pt 280 160)(pt 264 160)(line_width 3))
	)
	(port
		(pt 280 176)
		(output)
		(text "EX_FW_addr_a[1..0]" (rect 0 0 88 12)(font "Arial" ))
		(text "EX_FW_addr_a[1..0]" (rect 171 171 259 183)(font "Arial" ))
		(line (pt 280 176)(pt 264 176)(line_width 3))
	)
	(port
		(pt 280 192)
		(output)
		(text "FW_addr_b[1..0]" (rect 0 0 69 12)(font "Arial" ))
		(text "FW_addr_b[1..0]" (rect 190 187 259 199)(font "Arial" ))
		(line (pt 280 192)(pt 264 192)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 264 224)(line_width 1))
	)
)
