Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Oct 30 20:51:25 2025
| Host         : LAPTOP-PrashanthPai running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file flip_flop_demo_timing_summary_routed.rpt -pb flip_flop_demo_timing_summary_routed.pb -rpx flip_flop_demo_timing_summary_routed.rpx -warn_on_violation
| Design       : flip_flop_demo
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-18  Warning           Missing input or output delay                                     8           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (8)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (8)
------------------------------
 There are 8 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.574        0.000                      0                    4        0.119        0.000                      0                    4        2.000        0.000                       0                    14  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
i_clk                   {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0    {0.000 4.000}        8.000           125.000         
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          6.574        0.000                      0                    4        0.190        0.000                      0                    4        3.500        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                      5.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        6.574        0.000                      0                    4        0.190        0.000                      0                    4        3.500        0.000                       0                    10  
  clkfbout_clk_wiz_0_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          6.574        0.000                      0                    4        0.119        0.000                      0                    4  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        6.574        0.000                      0                    4        0.119        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  inst_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  inst_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  inst_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  inst_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  inst_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  inst_clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.574ns  (required time - arrival time)
  Source:                 button_1_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led1_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.715ns (51.605%)  route 0.671ns (48.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 6.191 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.753    -2.148    sys_clk
    SLICE_X43Y37         FDRE                                         r  button_1_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.419    -1.729 r  button_1_d_reg/Q
                         net (fo=1, routed)           0.671    -1.058    button_1_d
    SLICE_X43Y37         LUT3 (Prop_lut3_I1_O)        0.296    -0.762 r  led1_i_i_1/O
                         net (fo=1, routed)           0.000    -0.762    led1_i_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  led1_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.568    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     2.931 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.525    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.616 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.575     6.191    sys_clk
    SLICE_X43Y37         FDRE                                         r  led1_i_reg/C
                         clock pessimism             -0.339     5.852    
                         clock uncertainty           -0.072     5.780    
    SLICE_X43Y37         FDRE (Setup_fdre_C_D)        0.031     5.811    led1_i_reg
  -------------------------------------------------------------------
                         required time                          5.811    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  6.574    

Slack (MET) :             6.872ns  (required time - arrival time)
  Source:                 led2_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led2_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.441%)  route 0.505ns (46.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 6.178 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.162ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.739    -2.162    sys_clk
    SLICE_X43Y57         FDRE                                         r  led2_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456    -1.706 r  led2_i_reg/Q
                         net (fo=2, routed)           0.505    -1.200    o_led_2_OBUF
    SLICE_X43Y57         LUT3 (Prop_lut3_I2_O)        0.124    -1.076 r  led2_i_i_1/O
                         net (fo=1, routed)           0.000    -1.076    led2_i_i_1_n_0
    SLICE_X43Y57         FDRE                                         r  led2_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.568    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     2.931 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.525    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.616 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.562     6.178    sys_clk
    SLICE_X43Y57         FDRE                                         r  led2_i_reg/C
                         clock pessimism             -0.340     5.838    
                         clock uncertainty           -0.072     5.766    
    SLICE_X43Y57         FDRE (Setup_fdre_C_D)        0.029     5.795    led2_i_reg
  -------------------------------------------------------------------
                         required time                          5.795    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  6.872    

Slack (MET) :             6.872ns  (required time - arrival time)
  Source:                 led0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.441%)  route 0.505ns (46.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 6.191 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.753    -2.148    sys_clk
    SLICE_X43Y37         FDRE                                         r  led0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.456    -1.692 r  led0_i_reg/Q
                         net (fo=2, routed)           0.505    -1.186    o_led_0_OBUF
    SLICE_X43Y37         LUT3 (Prop_lut3_I2_O)        0.124    -1.062 r  led0_i_i_1/O
                         net (fo=1, routed)           0.000    -1.062    led0_i_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  led0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.568    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     2.931 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.525    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.616 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.575     6.191    sys_clk
    SLICE_X43Y37         FDRE                                         r  led0_i_reg/C
                         clock pessimism             -0.339     5.852    
                         clock uncertainty           -0.072     5.780    
    SLICE_X43Y37         FDRE (Setup_fdre_C_D)        0.029     5.809    led0_i_reg
  -------------------------------------------------------------------
                         required time                          5.809    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  6.872    

Slack (MET) :             6.872ns  (required time - arrival time)
  Source:                 led3_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led3_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.444%)  route 0.505ns (46.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.821ns = ( 6.179 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.161ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.740    -2.161    sys_clk
    SLICE_X43Y53         FDRE                                         r  led3_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.705 r  led3_i_reg/Q
                         net (fo=2, routed)           0.505    -1.200    o_led_3_OBUF
    SLICE_X43Y53         LUT3 (Prop_lut3_I2_O)        0.124    -1.076 r  led3_i_i_1/O
                         net (fo=1, routed)           0.000    -1.076    led3_i_i_1_n_0
    SLICE_X43Y53         FDRE                                         r  led3_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.568    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     2.931 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.525    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.616 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.563     6.179    sys_clk
    SLICE_X43Y53         FDRE                                         r  led3_i_reg/C
                         clock pessimism             -0.340     5.839    
                         clock uncertainty           -0.072     5.767    
    SLICE_X43Y53         FDRE (Setup_fdre_C_D)        0.029     5.796    led3_i_reg
  -------------------------------------------------------------------
                         required time                          5.796    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  6.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 button_0_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.591    -0.452    sys_clk
    SLICE_X43Y37         FDRE                                         r  button_0_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.128    -0.324 r  button_0_d_reg/Q
                         net (fo=1, routed)           0.054    -0.269    button_0_d
    SLICE_X43Y37         LUT3 (Prop_lut3_I1_O)        0.099    -0.170 r  led0_i_i_1/O
                         net (fo=1, routed)           0.000    -0.170    led0_i_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  led0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.859    -0.217    sys_clk
    SLICE_X43Y37         FDRE                                         r  led0_i_reg/C
                         clock pessimism             -0.235    -0.452    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.091    -0.361    led0_i_reg
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 button_2_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led2_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.587    -0.456    sys_clk
    SLICE_X43Y57         FDRE                                         r  button_2_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.128    -0.328 r  button_2_d_reg/Q
                         net (fo=1, routed)           0.054    -0.273    button_2_d
    SLICE_X43Y57         LUT3 (Prop_lut3_I1_O)        0.099    -0.174 r  led2_i_i_1/O
                         net (fo=1, routed)           0.000    -0.174    led2_i_i_1_n_0
    SLICE_X43Y57         FDRE                                         r  led2_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.857    -0.219    sys_clk
    SLICE_X43Y57         FDRE                                         r  led2_i_reg/C
                         clock pessimism             -0.236    -0.456    
    SLICE_X43Y57         FDRE (Hold_fdre_C_D)         0.091    -0.365    led2_i_reg
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 button_3_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led3_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.218ns
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.588    -0.455    sys_clk
    SLICE_X43Y53         FDRE                                         r  button_3_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.128    -0.327 r  button_3_d_reg/Q
                         net (fo=1, routed)           0.054    -0.272    button_3_d
    SLICE_X43Y53         LUT3 (Prop_lut3_I1_O)        0.099    -0.173 r  led3_i_i_1/O
                         net (fo=1, routed)           0.000    -0.173    led3_i_i_1_n_0
    SLICE_X43Y53         FDRE                                         r  led3_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.858    -0.218    sys_clk
    SLICE_X43Y53         FDRE                                         r  led3_i_reg/C
                         clock pessimism             -0.236    -0.455    
    SLICE_X43Y53         FDRE (Hold_fdre_C_D)         0.091    -0.364    led3_i_reg
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 led1_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led1_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.572%)  route 0.231ns (55.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.591    -0.452    sys_clk
    SLICE_X43Y37         FDRE                                         r  led1_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.311 r  led1_i_reg/Q
                         net (fo=2, routed)           0.231    -0.079    o_led_1_OBUF
    SLICE_X43Y37         LUT3 (Prop_lut3_I2_O)        0.045    -0.034 r  led1_i_i_1/O
                         net (fo=1, routed)           0.000    -0.034    led1_i_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  led1_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.859    -0.217    sys_clk
    SLICE_X43Y37         FDRE                                         r  led1_i_reg/C
                         clock pessimism             -0.235    -0.452    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.092    -0.360    led1_i_reg
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.325    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  inst_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X43Y37    button_0_d_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X43Y37    button_1_d_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X43Y57    button_2_d_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X43Y53    button_3_d_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X43Y37    led0_i_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X43Y37    led1_i_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X43Y57    led2_i_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X43Y53    led3_i_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y1  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y37    button_0_d_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y37    button_0_d_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y37    button_1_d_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y37    button_1_d_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y57    button_2_d_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y57    button_2_d_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y53    button_3_d_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y53    button_3_d_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y37    led0_i_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y37    led0_i_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y37    button_0_d_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y37    button_0_d_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y37    button_1_d_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y37    button_1_d_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y57    button_2_d_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y57    button_2_d_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y53    button_3_d_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y53    button_3_d_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y37    led0_i_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y37    led0_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { inst_clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17  inst_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  inst_clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  inst_clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  inst_clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y1  inst_clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  inst_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  inst_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  inst_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  inst_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  inst_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  inst_clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.574ns  (required time - arrival time)
  Source:                 button_1_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led1_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.715ns (51.605%)  route 0.671ns (48.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 6.191 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.753    -2.148    sys_clk
    SLICE_X43Y37         FDRE                                         r  button_1_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.419    -1.729 r  button_1_d_reg/Q
                         net (fo=1, routed)           0.671    -1.058    button_1_d
    SLICE_X43Y37         LUT3 (Prop_lut3_I1_O)        0.296    -0.762 r  led1_i_i_1/O
                         net (fo=1, routed)           0.000    -0.762    led1_i_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  led1_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.568    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     2.931 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.525    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.616 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.575     6.191    sys_clk
    SLICE_X43Y37         FDRE                                         r  led1_i_reg/C
                         clock pessimism             -0.339     5.852    
                         clock uncertainty           -0.071     5.781    
    SLICE_X43Y37         FDRE (Setup_fdre_C_D)        0.031     5.812    led1_i_reg
  -------------------------------------------------------------------
                         required time                          5.812    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  6.574    

Slack (MET) :             6.872ns  (required time - arrival time)
  Source:                 led2_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led2_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.441%)  route 0.505ns (46.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 6.178 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.162ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.739    -2.162    sys_clk
    SLICE_X43Y57         FDRE                                         r  led2_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456    -1.706 r  led2_i_reg/Q
                         net (fo=2, routed)           0.505    -1.200    o_led_2_OBUF
    SLICE_X43Y57         LUT3 (Prop_lut3_I2_O)        0.124    -1.076 r  led2_i_i_1/O
                         net (fo=1, routed)           0.000    -1.076    led2_i_i_1_n_0
    SLICE_X43Y57         FDRE                                         r  led2_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.568    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     2.931 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.525    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.616 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.562     6.178    sys_clk
    SLICE_X43Y57         FDRE                                         r  led2_i_reg/C
                         clock pessimism             -0.340     5.838    
                         clock uncertainty           -0.071     5.767    
    SLICE_X43Y57         FDRE (Setup_fdre_C_D)        0.029     5.796    led2_i_reg
  -------------------------------------------------------------------
                         required time                          5.796    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  6.872    

Slack (MET) :             6.872ns  (required time - arrival time)
  Source:                 led0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.441%)  route 0.505ns (46.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 6.191 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.753    -2.148    sys_clk
    SLICE_X43Y37         FDRE                                         r  led0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.456    -1.692 r  led0_i_reg/Q
                         net (fo=2, routed)           0.505    -1.186    o_led_0_OBUF
    SLICE_X43Y37         LUT3 (Prop_lut3_I2_O)        0.124    -1.062 r  led0_i_i_1/O
                         net (fo=1, routed)           0.000    -1.062    led0_i_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  led0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.568    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     2.931 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.525    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.616 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.575     6.191    sys_clk
    SLICE_X43Y37         FDRE                                         r  led0_i_reg/C
                         clock pessimism             -0.339     5.852    
                         clock uncertainty           -0.071     5.781    
    SLICE_X43Y37         FDRE (Setup_fdre_C_D)        0.029     5.810    led0_i_reg
  -------------------------------------------------------------------
                         required time                          5.810    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  6.872    

Slack (MET) :             6.872ns  (required time - arrival time)
  Source:                 led3_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led3_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.444%)  route 0.505ns (46.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.821ns = ( 6.179 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.161ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.740    -2.161    sys_clk
    SLICE_X43Y53         FDRE                                         r  led3_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.705 r  led3_i_reg/Q
                         net (fo=2, routed)           0.505    -1.200    o_led_3_OBUF
    SLICE_X43Y53         LUT3 (Prop_lut3_I2_O)        0.124    -1.076 r  led3_i_i_1/O
                         net (fo=1, routed)           0.000    -1.076    led3_i_i_1_n_0
    SLICE_X43Y53         FDRE                                         r  led3_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.568    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     2.931 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.525    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.616 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.563     6.179    sys_clk
    SLICE_X43Y53         FDRE                                         r  led3_i_reg/C
                         clock pessimism             -0.340     5.839    
                         clock uncertainty           -0.071     5.768    
    SLICE_X43Y53         FDRE (Setup_fdre_C_D)        0.029     5.797    led3_i_reg
  -------------------------------------------------------------------
                         required time                          5.797    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  6.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 button_0_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.591    -0.452    sys_clk
    SLICE_X43Y37         FDRE                                         r  button_0_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.128    -0.324 r  button_0_d_reg/Q
                         net (fo=1, routed)           0.054    -0.269    button_0_d
    SLICE_X43Y37         LUT3 (Prop_lut3_I1_O)        0.099    -0.170 r  led0_i_i_1/O
                         net (fo=1, routed)           0.000    -0.170    led0_i_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  led0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.859    -0.217    sys_clk
    SLICE_X43Y37         FDRE                                         r  led0_i_reg/C
                         clock pessimism             -0.235    -0.452    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.091    -0.361    led0_i_reg
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 button_2_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led2_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.587    -0.456    sys_clk
    SLICE_X43Y57         FDRE                                         r  button_2_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.128    -0.328 r  button_2_d_reg/Q
                         net (fo=1, routed)           0.054    -0.273    button_2_d
    SLICE_X43Y57         LUT3 (Prop_lut3_I1_O)        0.099    -0.174 r  led2_i_i_1/O
                         net (fo=1, routed)           0.000    -0.174    led2_i_i_1_n_0
    SLICE_X43Y57         FDRE                                         r  led2_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.857    -0.219    sys_clk
    SLICE_X43Y57         FDRE                                         r  led2_i_reg/C
                         clock pessimism             -0.236    -0.456    
    SLICE_X43Y57         FDRE (Hold_fdre_C_D)         0.091    -0.365    led2_i_reg
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 button_3_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led3_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.218ns
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.588    -0.455    sys_clk
    SLICE_X43Y53         FDRE                                         r  button_3_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.128    -0.327 r  button_3_d_reg/Q
                         net (fo=1, routed)           0.054    -0.272    button_3_d
    SLICE_X43Y53         LUT3 (Prop_lut3_I1_O)        0.099    -0.173 r  led3_i_i_1/O
                         net (fo=1, routed)           0.000    -0.173    led3_i_i_1_n_0
    SLICE_X43Y53         FDRE                                         r  led3_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.858    -0.218    sys_clk
    SLICE_X43Y53         FDRE                                         r  led3_i_reg/C
                         clock pessimism             -0.236    -0.455    
    SLICE_X43Y53         FDRE (Hold_fdre_C_D)         0.091    -0.364    led3_i_reg
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 led1_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led1_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.572%)  route 0.231ns (55.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.591    -0.452    sys_clk
    SLICE_X43Y37         FDRE                                         r  led1_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.311 r  led1_i_reg/Q
                         net (fo=2, routed)           0.231    -0.079    o_led_1_OBUF
    SLICE_X43Y37         LUT3 (Prop_lut3_I2_O)        0.045    -0.034 r  led1_i_i_1/O
                         net (fo=1, routed)           0.000    -0.034    led1_i_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  led1_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.859    -0.217    sys_clk
    SLICE_X43Y37         FDRE                                         r  led1_i_reg/C
                         clock pessimism             -0.235    -0.452    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.092    -0.360    led1_i_reg
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.325    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  inst_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X43Y37    button_0_d_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X43Y37    button_1_d_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X43Y57    button_2_d_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X43Y53    button_3_d_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X43Y37    led0_i_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X43Y37    led1_i_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X43Y57    led2_i_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X43Y53    led3_i_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y1  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y37    button_0_d_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y37    button_0_d_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y37    button_1_d_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y37    button_1_d_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y57    button_2_d_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y57    button_2_d_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y53    button_3_d_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y53    button_3_d_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y37    led0_i_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y37    led0_i_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y37    button_0_d_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y37    button_0_d_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y37    button_1_d_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y37    button_1_d_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y57    button_2_d_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y57    button_2_d_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y53    button_3_d_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y53    button_3_d_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y37    led0_i_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y37    led0_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { inst_clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17  inst_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  inst_clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  inst_clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  inst_clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y1  inst_clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.574ns  (required time - arrival time)
  Source:                 button_1_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led1_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.715ns (51.605%)  route 0.671ns (48.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 6.191 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.753    -2.148    sys_clk
    SLICE_X43Y37         FDRE                                         r  button_1_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.419    -1.729 r  button_1_d_reg/Q
                         net (fo=1, routed)           0.671    -1.058    button_1_d
    SLICE_X43Y37         LUT3 (Prop_lut3_I1_O)        0.296    -0.762 r  led1_i_i_1/O
                         net (fo=1, routed)           0.000    -0.762    led1_i_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  led1_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.568    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     2.931 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.525    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.616 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.575     6.191    sys_clk
    SLICE_X43Y37         FDRE                                         r  led1_i_reg/C
                         clock pessimism             -0.339     5.852    
                         clock uncertainty           -0.072     5.780    
    SLICE_X43Y37         FDRE (Setup_fdre_C_D)        0.031     5.811    led1_i_reg
  -------------------------------------------------------------------
                         required time                          5.811    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  6.574    

Slack (MET) :             6.872ns  (required time - arrival time)
  Source:                 led2_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led2_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.441%)  route 0.505ns (46.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 6.178 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.162ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.739    -2.162    sys_clk
    SLICE_X43Y57         FDRE                                         r  led2_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456    -1.706 r  led2_i_reg/Q
                         net (fo=2, routed)           0.505    -1.200    o_led_2_OBUF
    SLICE_X43Y57         LUT3 (Prop_lut3_I2_O)        0.124    -1.076 r  led2_i_i_1/O
                         net (fo=1, routed)           0.000    -1.076    led2_i_i_1_n_0
    SLICE_X43Y57         FDRE                                         r  led2_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.568    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     2.931 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.525    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.616 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.562     6.178    sys_clk
    SLICE_X43Y57         FDRE                                         r  led2_i_reg/C
                         clock pessimism             -0.340     5.838    
                         clock uncertainty           -0.072     5.766    
    SLICE_X43Y57         FDRE (Setup_fdre_C_D)        0.029     5.795    led2_i_reg
  -------------------------------------------------------------------
                         required time                          5.795    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  6.872    

Slack (MET) :             6.872ns  (required time - arrival time)
  Source:                 led0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.441%)  route 0.505ns (46.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 6.191 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.753    -2.148    sys_clk
    SLICE_X43Y37         FDRE                                         r  led0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.456    -1.692 r  led0_i_reg/Q
                         net (fo=2, routed)           0.505    -1.186    o_led_0_OBUF
    SLICE_X43Y37         LUT3 (Prop_lut3_I2_O)        0.124    -1.062 r  led0_i_i_1/O
                         net (fo=1, routed)           0.000    -1.062    led0_i_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  led0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.568    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     2.931 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.525    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.616 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.575     6.191    sys_clk
    SLICE_X43Y37         FDRE                                         r  led0_i_reg/C
                         clock pessimism             -0.339     5.852    
                         clock uncertainty           -0.072     5.780    
    SLICE_X43Y37         FDRE (Setup_fdre_C_D)        0.029     5.809    led0_i_reg
  -------------------------------------------------------------------
                         required time                          5.809    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  6.872    

Slack (MET) :             6.872ns  (required time - arrival time)
  Source:                 led3_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led3_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.444%)  route 0.505ns (46.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.821ns = ( 6.179 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.161ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.740    -2.161    sys_clk
    SLICE_X43Y53         FDRE                                         r  led3_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.705 r  led3_i_reg/Q
                         net (fo=2, routed)           0.505    -1.200    o_led_3_OBUF
    SLICE_X43Y53         LUT3 (Prop_lut3_I2_O)        0.124    -1.076 r  led3_i_i_1/O
                         net (fo=1, routed)           0.000    -1.076    led3_i_i_1_n_0
    SLICE_X43Y53         FDRE                                         r  led3_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.568    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     2.931 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.525    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.616 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.563     6.179    sys_clk
    SLICE_X43Y53         FDRE                                         r  led3_i_reg/C
                         clock pessimism             -0.340     5.839    
                         clock uncertainty           -0.072     5.767    
    SLICE_X43Y53         FDRE (Setup_fdre_C_D)        0.029     5.796    led3_i_reg
  -------------------------------------------------------------------
                         required time                          5.796    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  6.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 button_0_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.591    -0.452    sys_clk
    SLICE_X43Y37         FDRE                                         r  button_0_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.128    -0.324 r  button_0_d_reg/Q
                         net (fo=1, routed)           0.054    -0.269    button_0_d
    SLICE_X43Y37         LUT3 (Prop_lut3_I1_O)        0.099    -0.170 r  led0_i_i_1/O
                         net (fo=1, routed)           0.000    -0.170    led0_i_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  led0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.859    -0.217    sys_clk
    SLICE_X43Y37         FDRE                                         r  led0_i_reg/C
                         clock pessimism             -0.235    -0.452    
                         clock uncertainty            0.072    -0.380    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.091    -0.289    led0_i_reg
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 button_2_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led2_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.587    -0.456    sys_clk
    SLICE_X43Y57         FDRE                                         r  button_2_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.128    -0.328 r  button_2_d_reg/Q
                         net (fo=1, routed)           0.054    -0.273    button_2_d
    SLICE_X43Y57         LUT3 (Prop_lut3_I1_O)        0.099    -0.174 r  led2_i_i_1/O
                         net (fo=1, routed)           0.000    -0.174    led2_i_i_1_n_0
    SLICE_X43Y57         FDRE                                         r  led2_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.857    -0.219    sys_clk
    SLICE_X43Y57         FDRE                                         r  led2_i_reg/C
                         clock pessimism             -0.236    -0.456    
                         clock uncertainty            0.072    -0.384    
    SLICE_X43Y57         FDRE (Hold_fdre_C_D)         0.091    -0.293    led2_i_reg
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 button_3_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led3_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.218ns
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.588    -0.455    sys_clk
    SLICE_X43Y53         FDRE                                         r  button_3_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.128    -0.327 r  button_3_d_reg/Q
                         net (fo=1, routed)           0.054    -0.272    button_3_d
    SLICE_X43Y53         LUT3 (Prop_lut3_I1_O)        0.099    -0.173 r  led3_i_i_1/O
                         net (fo=1, routed)           0.000    -0.173    led3_i_i_1_n_0
    SLICE_X43Y53         FDRE                                         r  led3_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.858    -0.218    sys_clk
    SLICE_X43Y53         FDRE                                         r  led3_i_reg/C
                         clock pessimism             -0.236    -0.455    
                         clock uncertainty            0.072    -0.383    
    SLICE_X43Y53         FDRE (Hold_fdre_C_D)         0.091    -0.292    led3_i_reg
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 led1_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led1_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.572%)  route 0.231ns (55.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.591    -0.452    sys_clk
    SLICE_X43Y37         FDRE                                         r  led1_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.311 r  led1_i_reg/Q
                         net (fo=2, routed)           0.231    -0.079    o_led_1_OBUF
    SLICE_X43Y37         LUT3 (Prop_lut3_I2_O)        0.045    -0.034 r  led1_i_i_1/O
                         net (fo=1, routed)           0.000    -0.034    led1_i_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  led1_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.859    -0.217    sys_clk
    SLICE_X43Y37         FDRE                                         r  led1_i_reg/C
                         clock pessimism             -0.235    -0.452    
                         clock uncertainty            0.072    -0.380    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.092    -0.288    led1_i_reg
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.253    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.574ns  (required time - arrival time)
  Source:                 button_1_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led1_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.715ns (51.605%)  route 0.671ns (48.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 6.191 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.753    -2.148    sys_clk
    SLICE_X43Y37         FDRE                                         r  button_1_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.419    -1.729 r  button_1_d_reg/Q
                         net (fo=1, routed)           0.671    -1.058    button_1_d
    SLICE_X43Y37         LUT3 (Prop_lut3_I1_O)        0.296    -0.762 r  led1_i_i_1/O
                         net (fo=1, routed)           0.000    -0.762    led1_i_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  led1_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.568    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     2.931 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.525    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.616 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.575     6.191    sys_clk
    SLICE_X43Y37         FDRE                                         r  led1_i_reg/C
                         clock pessimism             -0.339     5.852    
                         clock uncertainty           -0.072     5.780    
    SLICE_X43Y37         FDRE (Setup_fdre_C_D)        0.031     5.811    led1_i_reg
  -------------------------------------------------------------------
                         required time                          5.811    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  6.574    

Slack (MET) :             6.872ns  (required time - arrival time)
  Source:                 led2_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led2_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.441%)  route 0.505ns (46.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 6.178 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.162ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.739    -2.162    sys_clk
    SLICE_X43Y57         FDRE                                         r  led2_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456    -1.706 r  led2_i_reg/Q
                         net (fo=2, routed)           0.505    -1.200    o_led_2_OBUF
    SLICE_X43Y57         LUT3 (Prop_lut3_I2_O)        0.124    -1.076 r  led2_i_i_1/O
                         net (fo=1, routed)           0.000    -1.076    led2_i_i_1_n_0
    SLICE_X43Y57         FDRE                                         r  led2_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.568    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     2.931 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.525    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.616 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.562     6.178    sys_clk
    SLICE_X43Y57         FDRE                                         r  led2_i_reg/C
                         clock pessimism             -0.340     5.838    
                         clock uncertainty           -0.072     5.766    
    SLICE_X43Y57         FDRE (Setup_fdre_C_D)        0.029     5.795    led2_i_reg
  -------------------------------------------------------------------
                         required time                          5.795    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  6.872    

Slack (MET) :             6.872ns  (required time - arrival time)
  Source:                 led0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.441%)  route 0.505ns (46.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 6.191 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.753    -2.148    sys_clk
    SLICE_X43Y37         FDRE                                         r  led0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.456    -1.692 r  led0_i_reg/Q
                         net (fo=2, routed)           0.505    -1.186    o_led_0_OBUF
    SLICE_X43Y37         LUT3 (Prop_lut3_I2_O)        0.124    -1.062 r  led0_i_i_1/O
                         net (fo=1, routed)           0.000    -1.062    led0_i_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  led0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.568    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     2.931 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.525    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.616 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.575     6.191    sys_clk
    SLICE_X43Y37         FDRE                                         r  led0_i_reg/C
                         clock pessimism             -0.339     5.852    
                         clock uncertainty           -0.072     5.780    
    SLICE_X43Y37         FDRE (Setup_fdre_C_D)        0.029     5.809    led0_i_reg
  -------------------------------------------------------------------
                         required time                          5.809    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  6.872    

Slack (MET) :             6.872ns  (required time - arrival time)
  Source:                 led3_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led3_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.444%)  route 0.505ns (46.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.821ns = ( 6.179 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.161ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.740    -2.161    sys_clk
    SLICE_X43Y53         FDRE                                         r  led3_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.705 r  led3_i_reg/Q
                         net (fo=2, routed)           0.505    -1.200    o_led_3_OBUF
    SLICE_X43Y53         LUT3 (Prop_lut3_I2_O)        0.124    -1.076 r  led3_i_i_1/O
                         net (fo=1, routed)           0.000    -1.076    led3_i_i_1_n_0
    SLICE_X43Y53         FDRE                                         r  led3_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.568    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     2.931 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.525    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.616 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.563     6.179    sys_clk
    SLICE_X43Y53         FDRE                                         r  led3_i_reg/C
                         clock pessimism             -0.340     5.839    
                         clock uncertainty           -0.072     5.767    
    SLICE_X43Y53         FDRE (Setup_fdre_C_D)        0.029     5.796    led3_i_reg
  -------------------------------------------------------------------
                         required time                          5.796    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  6.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 button_0_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.591    -0.452    sys_clk
    SLICE_X43Y37         FDRE                                         r  button_0_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.128    -0.324 r  button_0_d_reg/Q
                         net (fo=1, routed)           0.054    -0.269    button_0_d
    SLICE_X43Y37         LUT3 (Prop_lut3_I1_O)        0.099    -0.170 r  led0_i_i_1/O
                         net (fo=1, routed)           0.000    -0.170    led0_i_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  led0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.859    -0.217    sys_clk
    SLICE_X43Y37         FDRE                                         r  led0_i_reg/C
                         clock pessimism             -0.235    -0.452    
                         clock uncertainty            0.072    -0.380    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.091    -0.289    led0_i_reg
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 button_2_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led2_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.587    -0.456    sys_clk
    SLICE_X43Y57         FDRE                                         r  button_2_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.128    -0.328 r  button_2_d_reg/Q
                         net (fo=1, routed)           0.054    -0.273    button_2_d
    SLICE_X43Y57         LUT3 (Prop_lut3_I1_O)        0.099    -0.174 r  led2_i_i_1/O
                         net (fo=1, routed)           0.000    -0.174    led2_i_i_1_n_0
    SLICE_X43Y57         FDRE                                         r  led2_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.857    -0.219    sys_clk
    SLICE_X43Y57         FDRE                                         r  led2_i_reg/C
                         clock pessimism             -0.236    -0.456    
                         clock uncertainty            0.072    -0.384    
    SLICE_X43Y57         FDRE (Hold_fdre_C_D)         0.091    -0.293    led2_i_reg
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 button_3_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led3_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.218ns
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.588    -0.455    sys_clk
    SLICE_X43Y53         FDRE                                         r  button_3_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.128    -0.327 r  button_3_d_reg/Q
                         net (fo=1, routed)           0.054    -0.272    button_3_d
    SLICE_X43Y53         LUT3 (Prop_lut3_I1_O)        0.099    -0.173 r  led3_i_i_1/O
                         net (fo=1, routed)           0.000    -0.173    led3_i_i_1_n_0
    SLICE_X43Y53         FDRE                                         r  led3_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.858    -0.218    sys_clk
    SLICE_X43Y53         FDRE                                         r  led3_i_reg/C
                         clock pessimism             -0.236    -0.455    
                         clock uncertainty            0.072    -0.383    
    SLICE_X43Y53         FDRE (Hold_fdre_C_D)         0.091    -0.292    led3_i_reg
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 led1_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led1_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.572%)  route 0.231ns (55.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.591    -0.452    sys_clk
    SLICE_X43Y37         FDRE                                         r  led1_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.311 r  led1_i_reg/Q
                         net (fo=2, routed)           0.231    -0.079    o_led_1_OBUF
    SLICE_X43Y37         LUT3 (Prop_lut3_I2_O)        0.045    -0.034 r  led1_i_i_1/O
                         net (fo=1, routed)           0.000    -0.034    led1_i_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  led1_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.859    -0.217    sys_clk
    SLICE_X43Y37         FDRE                                         r  led1_i_reg/C
                         clock pessimism             -0.235    -0.452    
                         clock uncertainty            0.072    -0.380    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.092    -0.288    led1_i_reg
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.253    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led1_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.707ns  (logic 4.028ns (70.583%)  route 1.679ns (29.417%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.753    -2.148    sys_clk
    SLICE_X43Y37         FDRE                                         r  led1_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.456    -1.692 r  led1_i_reg/Q
                         net (fo=2, routed)           1.679    -0.013    o_led_1_OBUF
    P14                  OBUF (Prop_obuf_I_O)         3.572     3.559 r  o_led_1_OBUF_inst/O
                         net (fo=0)                   0.000     3.559    o_led_1
    P14                                                               r  o_led_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.700ns  (logic 4.023ns (70.588%)  route 1.676ns (29.412%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.753    -2.148    sys_clk
    SLICE_X43Y37         FDRE                                         r  led0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.456    -1.692 r  led0_i_reg/Q
                         net (fo=2, routed)           1.676    -0.015    o_led_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.567     3.552 r  o_led_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.552    o_led_0
    R14                                                               r  o_led_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led3_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led_3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.671ns  (logic 3.987ns (70.304%)  route 1.684ns (29.696%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.740    -2.161    sys_clk
    SLICE_X43Y53         FDRE                                         r  led3_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.705 r  led3_i_reg/Q
                         net (fo=2, routed)           1.684    -0.021    o_led_3_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.531     3.510 r  o_led_3_OBUF_inst/O
                         net (fo=0)                   0.000     3.510    o_led_3
    M14                                                               r  o_led_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led2_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.661ns  (logic 3.985ns (70.389%)  route 1.676ns (29.611%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.739    -2.162    sys_clk
    SLICE_X43Y57         FDRE                                         r  led2_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456    -1.706 r  led2_i_reg/Q
                         net (fo=2, routed)           1.676    -0.029    o_led_2_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.529     3.500 r  o_led_2_OBUF_inst/O
                         net (fo=0)                   0.000     3.500    o_led_2
    N16                                                               r  o_led_2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led3_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led_3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.712ns  (logic 1.373ns (80.192%)  route 0.339ns (19.808%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.588    -0.455    sys_clk
    SLICE_X43Y53         FDRE                                         r  led3_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.314 r  led3_i_reg/Q
                         net (fo=2, routed)           0.339     0.026    o_led_3_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.232     1.258 r  o_led_3_OBUF_inst/O
                         net (fo=0)                   0.000     1.258    o_led_3
    M14                                                               r  o_led_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led2_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led_2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.714ns  (logic 1.371ns (79.969%)  route 0.343ns (20.031%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.587    -0.456    sys_clk
    SLICE_X43Y57         FDRE                                         r  led2_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.315 r  led2_i_reg/Q
                         net (fo=2, routed)           0.343     0.029    o_led_2_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.230     1.259 r  o_led_2_OBUF_inst/O
                         net (fo=0)                   0.000     1.259    o_led_2
    N16                                                               r  o_led_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.752ns  (logic 1.409ns (80.401%)  route 0.343ns (19.599%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.591    -0.452    sys_clk
    SLICE_X43Y37         FDRE                                         r  led0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.311 r  led0_i_reg/Q
                         net (fo=2, routed)           0.343     0.033    o_led_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.268     1.301 r  o_led_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.301    o_led_0
    R14                                                               r  o_led_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led1_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.762ns  (logic 1.414ns (80.252%)  route 0.348ns (19.748%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.591    -0.452    sys_clk
    SLICE_X43Y37         FDRE                                         r  led1_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.311 r  led1_i_reg/Q
                         net (fo=2, routed)           0.348     0.037    o_led_1_OBUF
    P14                  OBUF (Prop_obuf_I_O)         1.273     1.310 r  o_led_1_OBUF_inst/O
                         net (fo=0)                   0.000     1.310    o_led_1
    P14                                                               r  o_led_1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led1_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.707ns  (logic 4.028ns (70.583%)  route 1.679ns (29.417%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.753    -2.148    sys_clk
    SLICE_X43Y37         FDRE                                         r  led1_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.456    -1.692 r  led1_i_reg/Q
                         net (fo=2, routed)           1.679    -0.013    o_led_1_OBUF
    P14                  OBUF (Prop_obuf_I_O)         3.572     3.559 r  o_led_1_OBUF_inst/O
                         net (fo=0)                   0.000     3.559    o_led_1
    P14                                                               r  o_led_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.700ns  (logic 4.023ns (70.588%)  route 1.676ns (29.412%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.753    -2.148    sys_clk
    SLICE_X43Y37         FDRE                                         r  led0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.456    -1.692 r  led0_i_reg/Q
                         net (fo=2, routed)           1.676    -0.015    o_led_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.567     3.552 r  o_led_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.552    o_led_0
    R14                                                               r  o_led_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led3_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led_3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.671ns  (logic 3.987ns (70.304%)  route 1.684ns (29.696%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.740    -2.161    sys_clk
    SLICE_X43Y53         FDRE                                         r  led3_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.705 r  led3_i_reg/Q
                         net (fo=2, routed)           1.684    -0.021    o_led_3_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.531     3.510 r  o_led_3_OBUF_inst/O
                         net (fo=0)                   0.000     3.510    o_led_3
    M14                                                               r  o_led_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led2_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.661ns  (logic 3.985ns (70.389%)  route 1.676ns (29.611%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.739    -2.162    sys_clk
    SLICE_X43Y57         FDRE                                         r  led2_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456    -1.706 r  led2_i_reg/Q
                         net (fo=2, routed)           1.676    -0.029    o_led_2_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.529     3.500 r  o_led_2_OBUF_inst/O
                         net (fo=0)                   0.000     3.500    o_led_2
    N16                                                               r  o_led_2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led3_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led_3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.712ns  (logic 1.373ns (80.192%)  route 0.339ns (19.808%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.588    -0.455    sys_clk
    SLICE_X43Y53         FDRE                                         r  led3_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.314 r  led3_i_reg/Q
                         net (fo=2, routed)           0.339     0.026    o_led_3_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.232     1.258 r  o_led_3_OBUF_inst/O
                         net (fo=0)                   0.000     1.258    o_led_3
    M14                                                               r  o_led_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led2_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led_2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.714ns  (logic 1.371ns (79.969%)  route 0.343ns (20.031%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.587    -0.456    sys_clk
    SLICE_X43Y57         FDRE                                         r  led2_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.315 r  led2_i_reg/Q
                         net (fo=2, routed)           0.343     0.029    o_led_2_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.230     1.259 r  o_led_2_OBUF_inst/O
                         net (fo=0)                   0.000     1.259    o_led_2
    N16                                                               r  o_led_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.752ns  (logic 1.409ns (80.401%)  route 0.343ns (19.599%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.591    -0.452    sys_clk
    SLICE_X43Y37         FDRE                                         r  led0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.311 r  led0_i_reg/Q
                         net (fo=2, routed)           0.343     0.033    o_led_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.268     1.301 r  o_led_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.301    o_led_0
    R14                                                               r  o_led_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led1_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.762ns  (logic 1.414ns (80.252%)  route 0.348ns (19.748%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.591    -0.452    sys_clk
    SLICE_X43Y37         FDRE                                         r  led1_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.311 r  led1_i_reg/Q
                         net (fo=2, routed)           0.348     0.037    o_led_1_OBUF
    P14                  OBUF (Prop_obuf_I_O)         1.273     1.310 r  o_led_1_OBUF_inst/O
                         net (fo=0)                   0.000     1.310    o_led_1
    P14                                                               r  o_led_1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_button_0
                            (input port)
  Destination:            led0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.150ns  (logic 1.601ns (31.090%)  route 3.549ns (68.910%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  i_button_0 (IN)
                         net (fo=0)                   0.000     0.000    i_button_0
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  i_button_0_IBUF_inst/O
                         net (fo=2, routed)           3.549     5.026    i_button_0_IBUF
    SLICE_X43Y37         LUT3 (Prop_lut3_I0_O)        0.124     5.150 r  led0_i_i_1/O
                         net (fo=1, routed)           0.000     5.150    led0_i_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  led0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.568    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.069 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.475    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.384 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.575    -1.809    sys_clk
    SLICE_X43Y37         FDRE                                         r  led0_i_reg/C

Slack:                    inf
  Source:                 i_button_1
                            (input port)
  Destination:            led1_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.485ns  (logic 1.599ns (35.654%)  route 2.886ns (64.346%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  i_button_1 (IN)
                         net (fo=0)                   0.000     0.000    i_button_1
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_button_1_IBUF_inst/O
                         net (fo=2, routed)           2.886     4.361    i_button_1_IBUF
    SLICE_X43Y37         LUT3 (Prop_lut3_I0_O)        0.124     4.485 r  led1_i_i_1/O
                         net (fo=1, routed)           0.000     4.485    led1_i_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  led1_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.568    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.069 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.475    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.384 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.575    -1.809    sys_clk
    SLICE_X43Y37         FDRE                                         r  led1_i_reg/C

Slack:                    inf
  Source:                 i_button_0
                            (input port)
  Destination:            button_0_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.411ns  (logic 1.477ns (33.488%)  route 2.934ns (66.512%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  i_button_0 (IN)
                         net (fo=0)                   0.000     0.000    i_button_0
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  i_button_0_IBUF_inst/O
                         net (fo=2, routed)           2.934     4.411    i_button_0_IBUF
    SLICE_X43Y37         FDRE                                         r  button_0_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.568    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.069 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.475    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.384 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.575    -1.809    sys_clk
    SLICE_X43Y37         FDRE                                         r  button_0_d_reg/C

Slack:                    inf
  Source:                 i_button_1
                            (input port)
  Destination:            button_1_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.309ns  (logic 1.475ns (34.231%)  route 2.834ns (65.769%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  i_button_1 (IN)
                         net (fo=0)                   0.000     0.000    i_button_1
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_button_1_IBUF_inst/O
                         net (fo=2, routed)           2.834     4.309    i_button_1_IBUF
    SLICE_X43Y37         FDRE                                         r  button_1_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.568    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.069 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.475    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.384 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.575    -1.809    sys_clk
    SLICE_X43Y37         FDRE                                         r  button_1_d_reg/C

Slack:                    inf
  Source:                 i_button_3
                            (input port)
  Destination:            led3_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.504ns  (logic 1.633ns (46.618%)  route 1.870ns (53.382%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  i_button_3 (IN)
                         net (fo=0)                   0.000     0.000    i_button_3
    L19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  i_button_3_IBUF_inst/O
                         net (fo=2, routed)           1.870     3.380    i_button_3_IBUF
    SLICE_X43Y53         LUT3 (Prop_lut3_I0_O)        0.124     3.504 r  led3_i_i_1/O
                         net (fo=1, routed)           0.000     3.504    led3_i_i_1_n_0
    SLICE_X43Y53         FDRE                                         r  led3_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.568    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.069 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.475    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.384 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.563    -1.821    sys_clk
    SLICE_X43Y53         FDRE                                         r  led3_i_reg/C

Slack:                    inf
  Source:                 i_button_2
                            (input port)
  Destination:            led2_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.497ns  (logic 1.635ns (46.761%)  route 1.862ns (53.239%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  i_button_2 (IN)
                         net (fo=0)                   0.000     0.000    i_button_2
    L20                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  i_button_2_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.373    i_button_2_IBUF
    SLICE_X43Y57         LUT3 (Prop_lut3_I0_O)        0.124     3.497 r  led2_i_i_1/O
                         net (fo=1, routed)           0.000     3.497    led2_i_i_1_n_0
    SLICE_X43Y57         FDRE                                         r  led2_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.568    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.069 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.475    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.384 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.562    -1.822    sys_clk
    SLICE_X43Y57         FDRE                                         r  led2_i_reg/C

Slack:                    inf
  Source:                 i_button_2
                            (input port)
  Destination:            button_2_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.319ns  (logic 1.511ns (45.529%)  route 1.808ns (54.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  i_button_2 (IN)
                         net (fo=0)                   0.000     0.000    i_button_2
    L20                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  i_button_2_IBUF_inst/O
                         net (fo=2, routed)           1.808     3.319    i_button_2_IBUF
    SLICE_X43Y57         FDRE                                         r  button_2_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.568    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.069 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.475    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.384 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.562    -1.822    sys_clk
    SLICE_X43Y57         FDRE                                         r  button_2_d_reg/C

Slack:                    inf
  Source:                 i_button_3
                            (input port)
  Destination:            button_3_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.309ns  (logic 1.509ns (45.617%)  route 1.799ns (54.383%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  i_button_3 (IN)
                         net (fo=0)                   0.000     0.000    i_button_3
    L19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  i_button_3_IBUF_inst/O
                         net (fo=2, routed)           1.799     3.309    i_button_3_IBUF
    SLICE_X43Y53         FDRE                                         r  button_3_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.568    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.069 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.475    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.384 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.563    -1.821    sys_clk
    SLICE_X43Y53         FDRE                                         r  button_3_d_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_button_2
                            (input port)
  Destination:            button_2_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.019ns  (logic 0.279ns (27.327%)  route 0.741ns (72.673%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  i_button_2 (IN)
                         net (fo=0)                   0.000     0.000    i_button_2
    L20                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  i_button_2_IBUF_inst/O
                         net (fo=2, routed)           0.741     1.019    i_button_2_IBUF
    SLICE_X43Y57         FDRE                                         r  button_2_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.857    -0.219    sys_clk
    SLICE_X43Y57         FDRE                                         r  button_2_d_reg/C

Slack:                    inf
  Source:                 i_button_3
                            (input port)
  Destination:            button_3_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.277ns (26.902%)  route 0.752ns (73.098%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.218ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  i_button_3 (IN)
                         net (fo=0)                   0.000     0.000    i_button_3
    L19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  i_button_3_IBUF_inst/O
                         net (fo=2, routed)           0.752     1.029    i_button_3_IBUF
    SLICE_X43Y53         FDRE                                         r  button_3_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.858    -0.218    sys_clk
    SLICE_X43Y53         FDRE                                         r  button_3_d_reg/C

Slack:                    inf
  Source:                 i_button_2
                            (input port)
  Destination:            led2_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.083ns  (logic 0.324ns (29.874%)  route 0.760ns (70.126%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  i_button_2 (IN)
                         net (fo=0)                   0.000     0.000    i_button_2
    L20                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  i_button_2_IBUF_inst/O
                         net (fo=2, routed)           0.760     1.038    i_button_2_IBUF
    SLICE_X43Y57         LUT3 (Prop_lut3_I0_O)        0.045     1.083 r  led2_i_i_1/O
                         net (fo=1, routed)           0.000     1.083    led2_i_i_1_n_0
    SLICE_X43Y57         FDRE                                         r  led2_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.857    -0.219    sys_clk
    SLICE_X43Y57         FDRE                                         r  led2_i_reg/C

Slack:                    inf
  Source:                 i_button_3
                            (input port)
  Destination:            led3_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.100ns  (logic 0.322ns (29.256%)  route 0.778ns (70.744%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.218ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  i_button_3 (IN)
                         net (fo=0)                   0.000     0.000    i_button_3
    L19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  i_button_3_IBUF_inst/O
                         net (fo=2, routed)           0.778     1.055    i_button_3_IBUF
    SLICE_X43Y53         LUT3 (Prop_lut3_I0_O)        0.045     1.100 r  led3_i_i_1/O
                         net (fo=1, routed)           0.000     1.100    led3_i_i_1_n_0
    SLICE_X43Y53         FDRE                                         r  led3_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.858    -0.218    sys_clk
    SLICE_X43Y53         FDRE                                         r  led3_i_reg/C

Slack:                    inf
  Source:                 i_button_1
                            (input port)
  Destination:            button_1_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.415ns  (logic 0.243ns (17.170%)  route 1.172ns (82.830%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  i_button_1 (IN)
                         net (fo=0)                   0.000     0.000    i_button_1
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_button_1_IBUF_inst/O
                         net (fo=2, routed)           1.172     1.415    i_button_1_IBUF
    SLICE_X43Y37         FDRE                                         r  button_1_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.859    -0.217    sys_clk
    SLICE_X43Y37         FDRE                                         r  button_1_d_reg/C

Slack:                    inf
  Source:                 i_button_0
                            (input port)
  Destination:            button_0_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.443ns  (logic 0.245ns (16.982%)  route 1.198ns (83.018%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  i_button_0 (IN)
                         net (fo=0)                   0.000     0.000    i_button_0
    D19                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  i_button_0_IBUF_inst/O
                         net (fo=2, routed)           1.198     1.443    i_button_0_IBUF
    SLICE_X43Y37         FDRE                                         r  button_0_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.859    -0.217    sys_clk
    SLICE_X43Y37         FDRE                                         r  button_0_d_reg/C

Slack:                    inf
  Source:                 i_button_1
                            (input port)
  Destination:            led1_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.479ns  (logic 0.288ns (19.473%)  route 1.191ns (80.527%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  i_button_1 (IN)
                         net (fo=0)                   0.000     0.000    i_button_1
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_button_1_IBUF_inst/O
                         net (fo=2, routed)           1.191     1.434    i_button_1_IBUF
    SLICE_X43Y37         LUT3 (Prop_lut3_I0_O)        0.045     1.479 r  led1_i_i_1/O
                         net (fo=1, routed)           0.000     1.479    led1_i_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  led1_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.859    -0.217    sys_clk
    SLICE_X43Y37         FDRE                                         r  led1_i_reg/C

Slack:                    inf
  Source:                 i_button_0
                            (input port)
  Destination:            led0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.706ns  (logic 0.290ns (17.002%)  route 1.416ns (82.998%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  i_button_0 (IN)
                         net (fo=0)                   0.000     0.000    i_button_0
    D19                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  i_button_0_IBUF_inst/O
                         net (fo=2, routed)           1.416     1.661    i_button_0_IBUF
    SLICE_X43Y37         LUT3 (Prop_lut3_I0_O)        0.045     1.706 r  led0_i_i_1/O
                         net (fo=1, routed)           0.000     1.706    led0_i_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  led0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.859    -0.217    sys_clk
    SLICE_X43Y37         FDRE                                         r  led0_i_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_button_0
                            (input port)
  Destination:            led0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.150ns  (logic 1.601ns (31.090%)  route 3.549ns (68.910%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  i_button_0 (IN)
                         net (fo=0)                   0.000     0.000    i_button_0
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  i_button_0_IBUF_inst/O
                         net (fo=2, routed)           3.549     5.026    i_button_0_IBUF
    SLICE_X43Y37         LUT3 (Prop_lut3_I0_O)        0.124     5.150 r  led0_i_i_1/O
                         net (fo=1, routed)           0.000     5.150    led0_i_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  led0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.568    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.069 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.475    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.384 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.575    -1.809    sys_clk
    SLICE_X43Y37         FDRE                                         r  led0_i_reg/C

Slack:                    inf
  Source:                 i_button_1
                            (input port)
  Destination:            led1_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.485ns  (logic 1.599ns (35.654%)  route 2.886ns (64.346%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  i_button_1 (IN)
                         net (fo=0)                   0.000     0.000    i_button_1
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_button_1_IBUF_inst/O
                         net (fo=2, routed)           2.886     4.361    i_button_1_IBUF
    SLICE_X43Y37         LUT3 (Prop_lut3_I0_O)        0.124     4.485 r  led1_i_i_1/O
                         net (fo=1, routed)           0.000     4.485    led1_i_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  led1_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.568    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.069 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.475    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.384 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.575    -1.809    sys_clk
    SLICE_X43Y37         FDRE                                         r  led1_i_reg/C

Slack:                    inf
  Source:                 i_button_0
                            (input port)
  Destination:            button_0_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.411ns  (logic 1.477ns (33.488%)  route 2.934ns (66.512%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  i_button_0 (IN)
                         net (fo=0)                   0.000     0.000    i_button_0
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  i_button_0_IBUF_inst/O
                         net (fo=2, routed)           2.934     4.411    i_button_0_IBUF
    SLICE_X43Y37         FDRE                                         r  button_0_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.568    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.069 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.475    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.384 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.575    -1.809    sys_clk
    SLICE_X43Y37         FDRE                                         r  button_0_d_reg/C

Slack:                    inf
  Source:                 i_button_1
                            (input port)
  Destination:            button_1_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.309ns  (logic 1.475ns (34.231%)  route 2.834ns (65.769%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  i_button_1 (IN)
                         net (fo=0)                   0.000     0.000    i_button_1
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_button_1_IBUF_inst/O
                         net (fo=2, routed)           2.834     4.309    i_button_1_IBUF
    SLICE_X43Y37         FDRE                                         r  button_1_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.568    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.069 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.475    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.384 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.575    -1.809    sys_clk
    SLICE_X43Y37         FDRE                                         r  button_1_d_reg/C

Slack:                    inf
  Source:                 i_button_3
                            (input port)
  Destination:            led3_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.504ns  (logic 1.633ns (46.618%)  route 1.870ns (53.382%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  i_button_3 (IN)
                         net (fo=0)                   0.000     0.000    i_button_3
    L19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  i_button_3_IBUF_inst/O
                         net (fo=2, routed)           1.870     3.380    i_button_3_IBUF
    SLICE_X43Y53         LUT3 (Prop_lut3_I0_O)        0.124     3.504 r  led3_i_i_1/O
                         net (fo=1, routed)           0.000     3.504    led3_i_i_1_n_0
    SLICE_X43Y53         FDRE                                         r  led3_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.568    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.069 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.475    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.384 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.563    -1.821    sys_clk
    SLICE_X43Y53         FDRE                                         r  led3_i_reg/C

Slack:                    inf
  Source:                 i_button_2
                            (input port)
  Destination:            led2_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.497ns  (logic 1.635ns (46.761%)  route 1.862ns (53.239%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  i_button_2 (IN)
                         net (fo=0)                   0.000     0.000    i_button_2
    L20                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  i_button_2_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.373    i_button_2_IBUF
    SLICE_X43Y57         LUT3 (Prop_lut3_I0_O)        0.124     3.497 r  led2_i_i_1/O
                         net (fo=1, routed)           0.000     3.497    led2_i_i_1_n_0
    SLICE_X43Y57         FDRE                                         r  led2_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.568    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.069 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.475    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.384 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.562    -1.822    sys_clk
    SLICE_X43Y57         FDRE                                         r  led2_i_reg/C

Slack:                    inf
  Source:                 i_button_2
                            (input port)
  Destination:            button_2_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.319ns  (logic 1.511ns (45.529%)  route 1.808ns (54.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  i_button_2 (IN)
                         net (fo=0)                   0.000     0.000    i_button_2
    L20                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  i_button_2_IBUF_inst/O
                         net (fo=2, routed)           1.808     3.319    i_button_2_IBUF
    SLICE_X43Y57         FDRE                                         r  button_2_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.568    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.069 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.475    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.384 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.562    -1.822    sys_clk
    SLICE_X43Y57         FDRE                                         r  button_2_d_reg/C

Slack:                    inf
  Source:                 i_button_3
                            (input port)
  Destination:            button_3_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.309ns  (logic 1.509ns (45.617%)  route 1.799ns (54.383%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  i_button_3 (IN)
                         net (fo=0)                   0.000     0.000    i_button_3
    L19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  i_button_3_IBUF_inst/O
                         net (fo=2, routed)           1.799     3.309    i_button_3_IBUF
    SLICE_X43Y53         FDRE                                         r  button_3_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.568    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.069 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.475    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.384 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.563    -1.821    sys_clk
    SLICE_X43Y53         FDRE                                         r  button_3_d_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_button_2
                            (input port)
  Destination:            button_2_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.019ns  (logic 0.279ns (27.327%)  route 0.741ns (72.673%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  i_button_2 (IN)
                         net (fo=0)                   0.000     0.000    i_button_2
    L20                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  i_button_2_IBUF_inst/O
                         net (fo=2, routed)           0.741     1.019    i_button_2_IBUF
    SLICE_X43Y57         FDRE                                         r  button_2_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.857    -0.219    sys_clk
    SLICE_X43Y57         FDRE                                         r  button_2_d_reg/C

Slack:                    inf
  Source:                 i_button_3
                            (input port)
  Destination:            button_3_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.277ns (26.902%)  route 0.752ns (73.098%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.218ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  i_button_3 (IN)
                         net (fo=0)                   0.000     0.000    i_button_3
    L19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  i_button_3_IBUF_inst/O
                         net (fo=2, routed)           0.752     1.029    i_button_3_IBUF
    SLICE_X43Y53         FDRE                                         r  button_3_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.858    -0.218    sys_clk
    SLICE_X43Y53         FDRE                                         r  button_3_d_reg/C

Slack:                    inf
  Source:                 i_button_2
                            (input port)
  Destination:            led2_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.083ns  (logic 0.324ns (29.874%)  route 0.760ns (70.126%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  i_button_2 (IN)
                         net (fo=0)                   0.000     0.000    i_button_2
    L20                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  i_button_2_IBUF_inst/O
                         net (fo=2, routed)           0.760     1.038    i_button_2_IBUF
    SLICE_X43Y57         LUT3 (Prop_lut3_I0_O)        0.045     1.083 r  led2_i_i_1/O
                         net (fo=1, routed)           0.000     1.083    led2_i_i_1_n_0
    SLICE_X43Y57         FDRE                                         r  led2_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.857    -0.219    sys_clk
    SLICE_X43Y57         FDRE                                         r  led2_i_reg/C

Slack:                    inf
  Source:                 i_button_3
                            (input port)
  Destination:            led3_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.100ns  (logic 0.322ns (29.256%)  route 0.778ns (70.744%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.218ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  i_button_3 (IN)
                         net (fo=0)                   0.000     0.000    i_button_3
    L19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  i_button_3_IBUF_inst/O
                         net (fo=2, routed)           0.778     1.055    i_button_3_IBUF
    SLICE_X43Y53         LUT3 (Prop_lut3_I0_O)        0.045     1.100 r  led3_i_i_1/O
                         net (fo=1, routed)           0.000     1.100    led3_i_i_1_n_0
    SLICE_X43Y53         FDRE                                         r  led3_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.858    -0.218    sys_clk
    SLICE_X43Y53         FDRE                                         r  led3_i_reg/C

Slack:                    inf
  Source:                 i_button_1
                            (input port)
  Destination:            button_1_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.415ns  (logic 0.243ns (17.170%)  route 1.172ns (82.830%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  i_button_1 (IN)
                         net (fo=0)                   0.000     0.000    i_button_1
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_button_1_IBUF_inst/O
                         net (fo=2, routed)           1.172     1.415    i_button_1_IBUF
    SLICE_X43Y37         FDRE                                         r  button_1_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.859    -0.217    sys_clk
    SLICE_X43Y37         FDRE                                         r  button_1_d_reg/C

Slack:                    inf
  Source:                 i_button_0
                            (input port)
  Destination:            button_0_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.443ns  (logic 0.245ns (16.982%)  route 1.198ns (83.018%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  i_button_0 (IN)
                         net (fo=0)                   0.000     0.000    i_button_0
    D19                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  i_button_0_IBUF_inst/O
                         net (fo=2, routed)           1.198     1.443    i_button_0_IBUF
    SLICE_X43Y37         FDRE                                         r  button_0_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.859    -0.217    sys_clk
    SLICE_X43Y37         FDRE                                         r  button_0_d_reg/C

Slack:                    inf
  Source:                 i_button_1
                            (input port)
  Destination:            led1_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.479ns  (logic 0.288ns (19.473%)  route 1.191ns (80.527%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  i_button_1 (IN)
                         net (fo=0)                   0.000     0.000    i_button_1
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_button_1_IBUF_inst/O
                         net (fo=2, routed)           1.191     1.434    i_button_1_IBUF
    SLICE_X43Y37         LUT3 (Prop_lut3_I0_O)        0.045     1.479 r  led1_i_i_1/O
                         net (fo=1, routed)           0.000     1.479    led1_i_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  led1_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.859    -0.217    sys_clk
    SLICE_X43Y37         FDRE                                         r  led1_i_reg/C

Slack:                    inf
  Source:                 i_button_0
                            (input port)
  Destination:            led0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.706ns  (logic 0.290ns (17.002%)  route 1.416ns (82.998%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  i_button_0 (IN)
                         net (fo=0)                   0.000     0.000    i_button_0
    D19                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  i_button_0_IBUF_inst/O
                         net (fo=2, routed)           1.416     1.661    i_button_0_IBUF
    SLICE_X43Y37         LUT3 (Prop_lut3_I0_O)        0.045     1.706 r  led0_i_i_1/O
                         net (fo=1, routed)           0.000     1.706    led0_i_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  led0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  inst_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    inst_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.859    -0.217    sys_clk
    SLICE_X43Y37         FDRE                                         r  led0_i_reg/C





