Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "D:/Projects/FPGA/ddr_sdram/DDR_TB_isim_beh.exe" -prj "D:/Projects/FPGA/ddr_sdram/DDR_TB_beh.prj" "work.DDR_TB" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Projects/FPGA/ddr_sdram/ipcore_dir/ddr_clk_mod.v" into library work
Analyzing Verilog file "D:/Projects/FPGA/ddr_sdram/ddr_sdram.v" into library work
Analyzing Verilog file "D:/Projects/FPGA/ddr_sdram/DDR_TB.v" into library work
WARNING:HDLCompiler:568 - "D:/Projects/FPGA/ddr_sdram/DDR_TB.v" Line 126: Constant value is truncated to fit in <10> bits.
WARNING:HDLCompiler:568 - "D:/Projects/FPGA/ddr_sdram/DDR_TB.v" Line 152: Constant value is truncated to fit in <10> bits.
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "D:/Projects/FPGA/ddr_sdram/DDR_TB.v" Line 49: Target <DQS> of concurrent assignment or output port connection should be a net type.
ERROR:HDLCompiler:1190 - "D:/Projects/FPGA/ddr_sdram/DDR_TB.v" Line 49: Non-net variable cannot be connected to inout port DQS
WARNING:HDLCompiler:329 - "D:/Projects/FPGA/ddr_sdram/DDR_TB.v" Line 50: Target <DATA_RAM> of concurrent assignment or output port connection should be a net type.
ERROR:HDLCompiler:1190 - "D:/Projects/FPGA/ddr_sdram/DDR_TB.v" Line 50: Non-net variable cannot be connected to inout port DATA_RAM
ERROR:Simulator:778 - Static elaboration of top level Verilog design unit(s) in library work failed
