
---------- Begin Simulation Statistics ----------
final_tick                               191812767048                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  95894                       # Simulator instruction rate (inst/s)
host_mem_usage                                4613568                       # Number of bytes of host memory used
host_op_rate                                   116429                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7590.98                       # Real time elapsed on the host
host_tick_rate                               25268507                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   727927253                       # Number of instructions simulated
sim_ops                                     883806983                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.191813                       # Number of seconds simulated
sim_ticks                                191812767048                       # Number of ticks simulated
system.cpu_cluster.cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu_cluster.cpus.branchPred.BTBHitPct    99.113542                       # BTB Hit Percentage
system.cpu_cluster.cpus.branchPred.BTBHits     32786375                       # Number of BTB hits
system.cpu_cluster.cpus.branchPred.BTBLookups     33079612                       # Number of BTB lookups
system.cpu_cluster.cpus.branchPred.RASInCorrect           11                       # Number of incorrect RAS predictions.
system.cpu_cluster.cpus.branchPred.condIncorrect      4613711                       # Number of conditional branches incorrect
system.cpu_cluster.cpus.branchPred.condPredicted    100425287                       # Number of conditional branches predicted
system.cpu_cluster.cpus.branchPred.indirectHits       133576                       # Number of indirect target hits.
system.cpu_cluster.cpus.branchPred.indirectLookups       135504                       # Number of indirect predictor lookups.
system.cpu_cluster.cpus.branchPred.indirectMisses         1928                       # Number of indirect misses.
system.cpu_cluster.cpus.branchPred.lookups    112291148                       # Number of BP lookups
system.cpu_cluster.cpus.branchPred.usedRAS      5055731                       # Number of times the RAS was used to get a target.
system.cpu_cluster.cpus.branchPredindirectMispredicted         6479                       # Number of mispredicted indirect branches.
system.cpu_cluster.cpus.cc_regfile_reads    287912487                       # number of cc regfile reads
system.cpu_cluster.cpus.cc_regfile_writes    289798182                       # number of cc regfile writes
system.cpu_cluster.cpus.commit.amos               232                       # Number of atomic instructions committed
system.cpu_cluster.cpus.commit.branchMispredicts      4592631                       # The number of times a branch was mispredicted
system.cpu_cluster.cpus.commit.branches      90463451                       # Number of branches committed
system.cpu_cluster.cpus.commit.bw_lim_events     24603189                       # number cycles where commit BW limit reached
system.cpu_cluster.cpus.commit.commitNonSpecStalls        39606                       # The number of times commit has been forced to stall to communicate backwards
system.cpu_cluster.cpus.commit.commitSquashedInsts     89439003                       # The number of squashed insts skipped by commit
system.cpu_cluster.cpus.commit.committedInsts    727942007                       # Number of instructions committed
system.cpu_cluster.cpus.commit.committedOps    883821737                       # Number of ops (including micro ops) committed
system.cpu_cluster.cpus.commit.committed_per_cycle::samples    523136999                       # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::mean     1.689465                       # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::stdev     2.141447                       # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::0    190940145     36.50%     36.50% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::1    145441353     27.80%     64.30% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::2     71575770     13.68%     77.98% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::3     25310453      4.84%     82.82% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::4     27332641      5.22%     88.05% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::5     21543289      4.12%     92.16% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::6      9306149      1.78%     93.94% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::7      7084010      1.35%     95.30% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::8     24603189      4.70%    100.00% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::total    523136999                       # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.fp_insts             0                       # Number of committed floating point instructions.
system.cpu_cluster.cpus.commit.function_calls      3940529                       # Number of function calls committed.
system.cpu_cluster.cpus.commit.int_insts    801603594                       # Number of committed integer instructions.
system.cpu_cluster.cpus.commit.loads        216796979                       # Number of loads committed
system.cpu_cluster.cpus.commit.membars            257                       # Number of memory barriers committed
system.cpu_cluster.cpus.commit.op_class_0::No_OpClass        44337      0.01%      0.01% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::IntAlu    543082205     61.45%     61.45% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::IntMult        18833      0.00%     61.45% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::IntDiv           37      0.00%     61.45% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatAdd         3312      0.00%     61.45% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatCmp           12      0.00%     61.45% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatCvt         3313      0.00%     61.45% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatMult            0      0.00%     61.45% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatMultAcc            0      0.00%     61.45% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatDiv         3315      0.00%     61.46% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatMisc        13525      0.00%     61.46% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatSqrt            0      0.00%     61.46% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdAdd        12604      0.00%     61.46% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdAddAcc            0      0.00%     61.46% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdAlu        12623      0.00%     61.46% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdCmp        13550      0.00%     61.46% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdCvt            2      0.00%     61.46% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdMisc       213558      0.02%     61.49% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdMult            0      0.00%     61.49% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.49% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdShift            2      0.00%     61.49% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.49% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdDiv            0      0.00%     61.49% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.49% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     61.49% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     61.49% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     61.49% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     61.49% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     61.49% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     61.49% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatMult            0      0.00%     61.49% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.49% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.49% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     61.49% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     61.49% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     61.49% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.49% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.49% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdAes            0      0.00%     61.49% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdAesMix            0      0.00%     61.49% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     61.49% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.49% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     61.49% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.49% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     61.49% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     61.49% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdPredAlu            0      0.00%     61.49% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::MemRead    216796979     24.53%     86.01% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::MemWrite    123603530     13.99%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::total    883821737                       # Class of committed instruction
system.cpu_cluster.cpus.commit.refs         340400509                       # Number of memory references committed
system.cpu_cluster.cpus.commit.swp_count            0                       # Number of s/w prefetches committed
system.cpu_cluster.cpus.commit.vec_insts       687349                       # Number of committed Vector instructions.
system.cpu_cluster.cpus.committedInsts      727927253                       # Number of Instructions Simulated
system.cpu_cluster.cpus.committedOps        883806983                       # Number of Ops (including micro ops) Simulated
system.cpu_cluster.cpus.cpi                  0.738110                       # CPI: Cycles Per Instruction
system.cpu_cluster.cpus.cpi_total            0.738110                       # CPI: Total CPI of All Threads
system.cpu_cluster.cpus.decode.BlockedCycles     96699566                       # Number of cycles decode is blocked
system.cpu_cluster.cpus.decode.BranchMispred        21158                       # Number of times decode detected a branch misprediction
system.cpu_cluster.cpus.decode.BranchResolved     30205121                       # Number of times decode resolved a branch
system.cpu_cluster.cpus.decode.DecodedInsts   1009879557                       # Number of instructions handled by decode
system.cpu_cluster.cpus.decode.IdleCycles     49260008                       # Number of cycles decode is idle
system.cpu_cluster.cpus.decode.RunCycles    333247614                       # Number of cycles decode is running
system.cpu_cluster.cpus.decode.SquashCycles      4603150                       # Number of cycles decode is squashing
system.cpu_cluster.cpus.decode.SquashedInsts     19551723                       # Number of squashed instructions handled by decode
system.cpu_cluster.cpus.decode.UnblockCycles     53268584                       # Number of cycles decode is unblocking
system.cpu_cluster.cpus.dtb.accesses                0                       # DTB accesses
system.cpu_cluster.cpus.dtb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.dtb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.dtb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.dtb.flush_tlb               0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.dtb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.dtb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.dtb.hits                    0                       # DTB hits
system.cpu_cluster.cpus.dtb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.dtb.inst_hits               0                       # ITB inst hits
system.cpu_cluster.cpus.dtb.inst_misses             0                       # ITB inst misses
system.cpu_cluster.cpus.dtb.misses                  0                       # DTB misses
system.cpu_cluster.cpus.dtb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.dtb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.dtb.read_hits               0                       # DTB read hits
system.cpu_cluster.cpus.dtb.read_misses             0                       # DTB read misses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.dtb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.dtb.write_hits              0                       # DTB write hits
system.cpu_cluster.cpus.dtb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.fetch.Branches      112291148                       # Number of branches that fetch encountered
system.cpu_cluster.cpus.fetch.CacheLines    259013188                       # Number of cache lines fetched
system.cpu_cluster.cpus.fetch.Cycles        527268698                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu_cluster.cpus.fetch.IcacheSquashes         7000                       # Number of outstanding Icache misses that were squashed
system.cpu_cluster.cpus.fetch.IcacheWaitRetryStallCycles         2438                       # Number of stall cycles due to full MSHR
system.cpu_cluster.cpus.fetch.Insts         907072836                       # Number of instructions fetch has processed
system.cpu_cluster.cpus.fetch.MiscStallCycles         1398                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu_cluster.cpus.fetch.SquashCycles      9248460                       # Number of cycles fetch has spent squashing
system.cpu_cluster.cpus.fetch.branchRate     0.208995                       # Number of branch fetches per cycle
system.cpu_cluster.cpus.fetch.icacheStallCycles      5182158                       # Number of cycles fetch is stalled on an Icache miss
system.cpu_cluster.cpus.fetch.predictedBranches     37975682                       # Number of branches that fetch has predicted taken
system.cpu_cluster.cpus.fetch.rate           1.688235                       # Number of inst fetches per cycle
system.cpu_cluster.cpus.fetch.rateDist::samples    537078922                       # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::mean     2.046844                       # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::stdev     1.047789                       # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::0     40382146      7.52%      7.52% # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::1    161682581     30.10%     37.62% # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::2     67408434     12.55%     50.17% # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::3    267605761     49.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::total    537078922                       # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.idleCycles             211743                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu_cluster.cpus.iew.branchMispredicts      4728583                       # Number of branch mispredicts detected at execute
system.cpu_cluster.cpus.iew.exec_branches     92909939                       # Number of branches executed
system.cpu_cluster.cpus.iew.exec_nop            16452                       # number of nop insts executed
system.cpu_cluster.cpus.iew.exec_rate        1.728640                       # Inst execution rate
system.cpu_cluster.cpus.iew.exec_refs       353603887                       # number of memory reference insts executed
system.cpu_cluster.cpus.iew.exec_stores     126320150                       # Number of stores executed
system.cpu_cluster.cpus.iew.exec_swp                0                       # number of swp insts executed
system.cpu_cluster.cpus.iew.iewBlockCycles      9421761                       # Number of cycles IEW is blocking
system.cpu_cluster.cpus.iew.iewDispLoadInsts    244143322                       # Number of dispatched load instructions
system.cpu_cluster.cpus.iew.iewDispNonSpecInsts        44680                       # Number of dispatched non-speculative instructions
system.cpu_cluster.cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.cpu_cluster.cpus.iew.iewDispStoreInsts    129669238                       # Number of dispatched store instructions
system.cpu_cluster.cpus.iew.iewDispatchedInsts    981217232                       # Number of instructions dispatched to IQ
system.cpu_cluster.cpus.iew.iewExecLoadInsts    227283737                       # Number of load instructions executed
system.cpu_cluster.cpus.iew.iewExecSquashedInsts      6812592                       # Number of squashed instructions skipped in execute
system.cpu_cluster.cpus.iew.iewExecutedInsts    928782387                       # Number of executed instructions
system.cpu_cluster.cpus.iew.iewIQFullEvents         3811                       # Number of times the IQ has become full, causing a stall
system.cpu_cluster.cpus.iew.iewIdleCycles            0                       # Number of cycles IEW is idle
system.cpu_cluster.cpus.iew.iewLSQFullEvents        38083                       # Number of times the LSQ has become full, causing a stall
system.cpu_cluster.cpus.iew.iewSquashCycles      4603150                       # Number of cycles IEW is squashing
system.cpu_cluster.cpus.iew.iewUnblockCycles        46031                       # Number of cycles IEW is unblocking
system.cpu_cluster.cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu_cluster.cpus.iew.lsq.thread0.cacheBlocked         8048                       # Number of times an access to memory failed due to the cache being blocked
system.cpu_cluster.cpus.iew.lsq.thread0.forwLoads      9628273                       # Number of loads that had data forwarded from stores
system.cpu_cluster.cpus.iew.lsq.thread0.ignoredResponses       141987                       # Number of memory responses ignored because the instruction is squashed
system.cpu_cluster.cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu_cluster.cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu_cluster.cpus.iew.lsq.thread0.memOrderViolation         4718                       # Number of memory ordering violations
system.cpu_cluster.cpus.iew.lsq.thread0.rescheduledLoads       582125                       # Number of loads that were rescheduled
system.cpu_cluster.cpus.iew.lsq.thread0.squashedLoads     27346343                       # Number of loads squashed
system.cpu_cluster.cpus.iew.lsq.thread0.squashedStores      6065708                       # Number of stores squashed
system.cpu_cluster.cpus.iew.memOrderViolationEvents         4718                       # Number of memory order violations
system.cpu_cluster.cpus.iew.predictedNotTakenIncorrect      2865750                       # Number of branches that were predicted not taken incorrectly
system.cpu_cluster.cpus.iew.predictedTakenIncorrect      1862833                       # Number of branches that were predicted taken incorrectly
system.cpu_cluster.cpus.iew.wb_consumers    959157196                       # num instructions consuming a value
system.cpu_cluster.cpus.iew.wb_count        924946155                       # cumulative count of insts written-back
system.cpu_cluster.cpus.iew.wb_fanout        0.582933                       # average fanout of values written-back
system.cpu_cluster.cpus.iew.wb_producers    559124544                       # num instructions producing a value
system.cpu_cluster.cpus.iew.wb_rate          1.721501                       # insts written-back per cycle
system.cpu_cluster.cpus.iew.wb_sent         926584220                       # cumulative count of insts sent to commit
system.cpu_cluster.cpus.int_regfile_reads   1201255557                       # number of integer regfile reads
system.cpu_cluster.cpus.int_regfile_writes    784375824                       # number of integer regfile writes
system.cpu_cluster.cpus.ipc                  1.354811                       # IPC: Instructions Per Cycle
system.cpu_cluster.cpus.ipc_total            1.354811                       # IPC: Total IPC of All Threads
system.cpu_cluster.cpus.iq.FU_type_0::No_OpClass        44357      0.00%      0.00% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::IntAlu    577673572     61.74%     61.75% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::IntMult        19028      0.00%     61.75% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::IntDiv           51      0.00%     61.75% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatAdd         3312      0.00%     61.75% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatCmp           12      0.00%     61.75% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatCvt         3323      0.00%     61.75% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatMult            0      0.00%     61.75% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     61.75% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatDiv         3315      0.00%     61.75% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatMisc        13551      0.00%     61.75% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatSqrt            0      0.00%     61.75% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdAdd        12623      0.00%     61.75% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     61.75% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdAlu        12646      0.00%     61.76% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdCmp        13594      0.00%     61.76% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdCvt            2      0.00%     61.76% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdMisc       220472      0.02%     61.78% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdMult            0      0.00%     61.78% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     61.78% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdShift            2      0.00%     61.78% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.78% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdDiv            0      0.00%     61.78% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdSqrt            0      0.00%     61.78% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.78% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.78% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.78% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.78% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.78% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.78% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     61.78% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.78% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.78% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.78% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.78% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.78% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.78% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.78% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdAes            0      0.00%     61.78% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdAesMix            0      0.00%     61.78% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.78% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.78% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.78% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.78% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.78% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.78% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     61.78% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::MemRead    230133270     24.60%     86.38% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::MemWrite    127441849     13.62%    100.00% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::total    935594979                       # Type of FU issued
system.cpu_cluster.cpus.iq.fp_alu_accesses            0                       # Number of floating point alu accesses
system.cpu_cluster.cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.cpu_cluster.cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu_cluster.cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.cpu_cluster.cpus.iq.fu_busy_cnt      280077555                       # FU busy when requested
system.cpu_cluster.cpus.iq.fu_busy_rate      0.299358                       # FU busy rate (busy events/executed inst)
system.cpu_cluster.cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::IntAlu    107584827     38.41%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::IntMult          108      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::IntDiv            3      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatAdd            1      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatCmp            0      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatCvt            0      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatMult            0      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatMultAcc            0      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatDiv            0      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatMisc            5      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatSqrt            0      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdAdd            0      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdAddAcc            0      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdAlu            0      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdCmp            0      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdCvt            0      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdMisc            0      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdMult            0      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdMultAcc            0      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdShift            1      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdShiftAcc            0      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdDiv            0      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdSqrt            0      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatAdd            0      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatAlu            0      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatCmp            0      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatCvt            0      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatDiv            0      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatMisc            0      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatMult            0      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdReduceAdd            0      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdReduceAlu            0      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdReduceCmp            0      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdAes            0      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdAesMix            0      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdSha1Hash            0      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdSha256Hash            0      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdShaSigma2            0      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdShaSigma3            0      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdPredAlu            0      0.00%     38.41% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::MemRead     95544219     34.11%     72.53% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::MemWrite     76948391     27.47%    100.00% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.int_alu_accesses   1214624996                       # Number of integer alu accesses
system.cpu_cluster.cpus.iq.int_inst_queue_reads   2690988312                       # Number of integer instruction queue reads
system.cpu_cluster.cpus.iq.int_inst_queue_wakeup_accesses    924256479                       # Number of integer instruction queue wakeup accesses
system.cpu_cluster.cpus.iq.int_inst_queue_writes   1077877819                       # Number of integer instruction queue writes
system.cpu_cluster.cpus.iq.iqInstsAdded     981156099                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu_cluster.cpus.iq.iqInstsIssued    935594979                       # Number of instructions issued
system.cpu_cluster.cpus.iq.iqNonSpecInstsAdded        44681                       # Number of non-speculative instructions added to the IQ
system.cpu_cluster.cpus.iq.iqSquashedInstsExamined     97393796                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu_cluster.cpus.iq.iqSquashedInstsIssued      4352924                       # Number of squashed instructions issued
system.cpu_cluster.cpus.iq.iqSquashedNonSpecRemoved         5075                       # Number of squashed non-spec instructions that were removed
system.cpu_cluster.cpus.iq.iqSquashedOperandsExamined     93135569                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu_cluster.cpus.iq.issued_per_cycle::samples    537078922                       # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::mean     1.742007                       # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::stdev     1.107999                       # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::0     91851113     17.10%     17.10% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::1    122260657     22.76%     39.87% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::2    174580463     32.51%     72.37% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::3    129377014     24.09%     96.46% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::4     19006021      3.54%    100.00% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::5         3654      0.00%    100.00% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::total    537078922                       # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.rate              1.741320                       # Inst issue rate
system.cpu_cluster.cpus.iq.vec_alu_accesses      1003181                       # Number of vector alu accesses
system.cpu_cluster.cpus.iq.vec_inst_queue_reads      1711047                       # Number of vector instruction queue reads
system.cpu_cluster.cpus.iq.vec_inst_queue_wakeup_accesses       689676                       # Number of vector instruction queue wakeup accesses
system.cpu_cluster.cpus.iq.vec_inst_queue_writes       721463                       # Number of vector instruction queue writes
system.cpu_cluster.cpus.itb.accesses                0                       # DTB accesses
system.cpu_cluster.cpus.itb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.itb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.itb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.itb.flush_tlb               0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.itb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.itb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.itb.hits                    0                       # DTB hits
system.cpu_cluster.cpus.itb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.itb.inst_hits               0                       # ITB inst hits
system.cpu_cluster.cpus.itb.inst_misses             0                       # ITB inst misses
system.cpu_cluster.cpus.itb.misses                  0                       # DTB misses
system.cpu_cluster.cpus.itb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.itb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.itb.read_hits               0                       # DTB read hits
system.cpu_cluster.cpus.itb.read_misses             0                       # DTB read misses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.itb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.itb.write_hits              0                       # DTB write hits
system.cpu_cluster.cpus.itb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.memDep0.conflictingLoads      8301525                       # Number of conflicting loads.
system.cpu_cluster.cpus.memDep0.conflictingStores      3068138                       # Number of conflicting stores.
system.cpu_cluster.cpus.memDep0.insertedLoads    244143322                       # Number of loads inserted to the mem dependence unit.
system.cpu_cluster.cpus.memDep0.insertedStores    129669238                       # Number of stores inserted to the mem dependence unit.
system.cpu_cluster.cpus.misc_regfile_reads    924416861                       # number of misc regfile reads
system.cpu_cluster.cpus.misc_regfile_writes        10521                       # number of misc regfile writes
system.cpu_cluster.cpus.numCycles           537290665                       # number of cpu cycles simulated
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # number of work items this cpu started
system.cpu_cluster.cpus.rename.BlockCycles     28832044                       # Number of cycles rename is blocking
system.cpu_cluster.cpus.rename.CommittedMaps   1026705913                       # Number of HB maps that are committed
system.cpu_cluster.cpus.rename.FullRegisterEvents         6839                       # Number of times there has been no free registers
system.cpu_cluster.cpus.rename.IQFullEvents      1122805                       # Number of times rename has blocked due to IQ full
system.cpu_cluster.cpus.rename.IdleCycles     88601507                       # Number of cycles rename is idle
system.cpu_cluster.cpus.rename.LQFullEvents       339039                       # Number of times rename has blocked due to LQ full
system.cpu_cluster.cpus.rename.ROBFullEvents     39725241                       # Number of times rename has blocked due to ROB full
system.cpu_cluster.cpus.rename.RenameLookups   1596074565                       # Number of register rename lookups that rename has made
system.cpu_cluster.cpus.rename.RenamedInsts    989853763                       # Number of instructions processed by rename
system.cpu_cluster.cpus.rename.RenamedOperands   1159926329                       # Number of destination operands rename has renamed
system.cpu_cluster.cpus.rename.RunCycles    344160033                       # Number of cycles rename is running
system.cpu_cluster.cpus.rename.SQFullEvents     11943043                       # Number of times rename has blocked due to SQ full
system.cpu_cluster.cpus.rename.SquashCycles      4603150                       # Number of cycles rename is squashing
system.cpu_cluster.cpus.rename.SquashedInsts      8546434                       # Number of squashed instructions processed by rename
system.cpu_cluster.cpus.rename.UnblockCycles     70388979                       # Number of cycles rename is unblocking
system.cpu_cluster.cpus.rename.UndoneMaps    133220416                       # Number of HB maps that are undone due to squashing
system.cpu_cluster.cpus.rename.int_rename_lookups   1278796060                       # Number of integer rename lookups
system.cpu_cluster.cpus.rename.serializeStallCycles       493209                       # count of cycles rename stalled for serializing inst
system.cpu_cluster.cpus.rename.serializingInsts        31577                       # count of serializing insts renamed
system.cpu_cluster.cpus.rename.skidInsts    110393775                       # count of insts added to the skid buffer
system.cpu_cluster.cpus.rename.tempSerializingInsts         6845                       # count of temporary serializing insts renamed
system.cpu_cluster.cpus.rename.vec_rename_lookups       523945                       # Number of vector rename lookups
system.cpu_cluster.cpus.rob.rob_reads      1471707632                       # The number of ROB reads
system.cpu_cluster.cpus.rob.rob_writes     1960499193                       # The number of ROB writes
system.cpu_cluster.cpus.timesIdled               1589                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu_cluster.cpus.vec_regfile_reads       513094                       # number of vector regfile reads
system.cpu_cluster.cpus.vec_regfile_writes       302603                       # number of vector regfile writes
system.cpu_cluster.cpus.workload.numSyscalls         6686                       # Number of system calls
system.cpu_cluster.l2.prefetcher.num_hwpf_issued        37679                       # number of hwpf issued
system.cpu_cluster.l2.prefetcher.pfBufferHit           84                       # number of redundant prefetches already in prefetch queue
system.cpu_cluster.l2.prefetcher.pfIdentified        37776                       # number of prefetch candidates identified
system.cpu_cluster.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu_cluster.l2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu_cluster.l2.prefetcher.pfSpanPage         5032                       # number of prefetches that crossed the page
system.cpu_cluster.toL2Bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu_cluster.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu_cluster.toL2Bus.snoop_filter.hit_single_requests       209356                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu_cluster.toL2Bus.snoop_filter.hit_single_snoops         1827                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu_cluster.toL2Bus.snoop_filter.tot_requests       419734                       # Total number of requests made to the snoop filter.
system.cpu_cluster.toL2Bus.snoop_filter.tot_snoops         1827                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            3                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7416                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 191812767048                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5522                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1756                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1756                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5522                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           138                       # Transaction distribution
system.membus.pkt_count_system.cpu_cluster.l2.mem_side::system.mem_ctrls.port        14694                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu_cluster.l2.mem_side::total        14694                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14694                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.l2.mem_side::system.mem_ctrls.port       465792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.l2.mem_side::total       465792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  465792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7416                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7416    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7416                       # Request fanout histogram
system.membus.reqLayer0.occupancy            10163584                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 191812767048                       # Cumulative time (in ticks) in various power states
system.membus.respLayer1.occupancy           37804370                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_cluster.toL2Bus.pwrStateResidencyTicks::UNDEFINED 191812767048                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.toL2Bus.trans_dist::ReadResp       180362                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::WritebackDirty       162529                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::WritebackClean        46826                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::HardPFReq         6754                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::ReadExReq        28878                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::ReadExResp        28878                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::ReadCleanReq        44313                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::ReadSharedReq       136050                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::InvalidateReq         1138                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::InvalidateResp         1138                       # Transaction distribution
system.cpu_cluster.toL2Bus.pkt_count_system.cpu_cluster.cpus.icache.mem_side::system.cpu_cluster.l2.cpu_side       132426                       # Packet count per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_count_system.cpu_cluster.cpus.dcache.mem_side::system.cpu_cluster.l2.cpu_side       497686                       # Packet count per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_count::total       630112                       # Packet count per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_size_system.cpu_cluster.cpus.icache.mem_side::system.cpu_cluster.l2.cpu_side      5639232                       # Cumulative packet size per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_size_system.cpu_cluster.cpus.dcache.mem_side::system.cpu_cluster.l2.cpu_side     21150848                       # Cumulative packet size per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_size::total     26790080                       # Cumulative packet size per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.snoops                6754                       # Total snoops (count)
system.cpu_cluster.toL2Bus.snoopTraffic             0                       # Total snoop traffic (bytes)
system.cpu_cluster.toL2Bus.snoop_fanout::samples       217133                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::mean     0.008428                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::stdev     0.091417                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::0       215303     99.16%     99.16% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::1         1830      0.84%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::2            0      0.00%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::total       217133                       # Request fanout histogram
system.cpu_cluster.toL2Bus.reqLayer0.occupancy    224584773                       # Layer occupancy (ticks)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu_cluster.toL2Bus.respLayer1.occupancy    118164858                       # Layer occupancy (ticks)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.1                       # Layer utilization (%)
system.cpu_cluster.toL2Bus.respLayer0.occupancy     31639836                       # Layer occupancy (ticks)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu_cluster.l2.pwrStateResidencyTicks::UNDEFINED 191812767048                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.l2.demand_hits::.cpu_cluster.cpus.inst        42765                       # number of demand (read+write) hits
system.cpu_cluster.l2.demand_hits::.cpu_cluster.cpus.data       162577                       # number of demand (read+write) hits
system.cpu_cluster.l2.demand_hits::total       205342                       # number of demand (read+write) hits
system.cpu_cluster.l2.overall_hits::.cpu_cluster.cpus.inst        42765                       # number of overall hits
system.cpu_cluster.l2.overall_hits::.cpu_cluster.cpus.data       162577                       # number of overall hits
system.cpu_cluster.l2.overall_hits::total       205342                       # number of overall hits
system.cpu_cluster.l2.demand_misses::.cpu_cluster.cpus.inst         1548                       # number of demand (read+write) misses
system.cpu_cluster.l2.demand_misses::.cpu_cluster.cpus.data         2351                       # number of demand (read+write) misses
system.cpu_cluster.l2.demand_misses::total         3899                       # number of demand (read+write) misses
system.cpu_cluster.l2.overall_misses::.cpu_cluster.cpus.inst         1548                       # number of overall misses
system.cpu_cluster.l2.overall_misses::.cpu_cluster.cpus.data         2351                       # number of overall misses
system.cpu_cluster.l2.overall_misses::total         3899                       # number of overall misses
system.cpu_cluster.l2.demand_miss_latency::.cpu_cluster.cpus.inst    124032153                       # number of demand (read+write) miss cycles
system.cpu_cluster.l2.demand_miss_latency::.cpu_cluster.cpus.data    188557047                       # number of demand (read+write) miss cycles
system.cpu_cluster.l2.demand_miss_latency::total    312589200                       # number of demand (read+write) miss cycles
system.cpu_cluster.l2.overall_miss_latency::.cpu_cluster.cpus.inst    124032153                       # number of overall miss cycles
system.cpu_cluster.l2.overall_miss_latency::.cpu_cluster.cpus.data    188557047                       # number of overall miss cycles
system.cpu_cluster.l2.overall_miss_latency::total    312589200                       # number of overall miss cycles
system.cpu_cluster.l2.demand_accesses::.cpu_cluster.cpus.inst        44313                       # number of demand (read+write) accesses
system.cpu_cluster.l2.demand_accesses::.cpu_cluster.cpus.data       164928                       # number of demand (read+write) accesses
system.cpu_cluster.l2.demand_accesses::total       209241                       # number of demand (read+write) accesses
system.cpu_cluster.l2.overall_accesses::.cpu_cluster.cpus.inst        44313                       # number of overall (read+write) accesses
system.cpu_cluster.l2.overall_accesses::.cpu_cluster.cpus.data       164928                       # number of overall (read+write) accesses
system.cpu_cluster.l2.overall_accesses::total       209241                       # number of overall (read+write) accesses
system.cpu_cluster.l2.demand_miss_rate::.cpu_cluster.cpus.inst     0.034933                       # miss rate for demand accesses
system.cpu_cluster.l2.demand_miss_rate::.cpu_cluster.cpus.data     0.014255                       # miss rate for demand accesses
system.cpu_cluster.l2.demand_miss_rate::total     0.018634                       # miss rate for demand accesses
system.cpu_cluster.l2.overall_miss_rate::.cpu_cluster.cpus.inst     0.034933                       # miss rate for overall accesses
system.cpu_cluster.l2.overall_miss_rate::.cpu_cluster.cpus.data     0.014255                       # miss rate for overall accesses
system.cpu_cluster.l2.overall_miss_rate::total     0.018634                       # miss rate for overall accesses
system.cpu_cluster.l2.demand_avg_miss_latency::.cpu_cluster.cpus.inst 80124.129845                       # average overall miss latency
system.cpu_cluster.l2.demand_avg_miss_latency::.cpu_cluster.cpus.data 80202.912378                       # average overall miss latency
system.cpu_cluster.l2.demand_avg_miss_latency::total 80171.633752                       # average overall miss latency
system.cpu_cluster.l2.overall_avg_miss_latency::.cpu_cluster.cpus.inst 80124.129845                       # average overall miss latency
system.cpu_cluster.l2.overall_avg_miss_latency::.cpu_cluster.cpus.data 80202.912378                       # average overall miss latency
system.cpu_cluster.l2.overall_avg_miss_latency::total 80171.633752                       # average overall miss latency
system.cpu_cluster.l2.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.l2.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.l2.blocked::no_mshrs             0                       # number of cycles access was blocked
system.cpu_cluster.l2.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.l2.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.l2.unused_prefetches          3309                       # number of HardPF blocks evicted w/o reference
system.cpu_cluster.l2.demand_mshr_hits::.cpu_cluster.cpus.data          300                       # number of demand (read+write) MSHR hits
system.cpu_cluster.l2.demand_mshr_hits::total          300                       # number of demand (read+write) MSHR hits
system.cpu_cluster.l2.overall_mshr_hits::.cpu_cluster.cpus.data          300                       # number of overall MSHR hits
system.cpu_cluster.l2.overall_mshr_hits::total          300                       # number of overall MSHR hits
system.cpu_cluster.l2.demand_mshr_misses::.cpu_cluster.cpus.inst         1548                       # number of demand (read+write) MSHR misses
system.cpu_cluster.l2.demand_mshr_misses::.cpu_cluster.cpus.data         2051                       # number of demand (read+write) MSHR misses
system.cpu_cluster.l2.demand_mshr_misses::total         3599                       # number of demand (read+write) MSHR misses
system.cpu_cluster.l2.overall_mshr_misses::.cpu_cluster.cpus.inst         1548                       # number of overall MSHR misses
system.cpu_cluster.l2.overall_mshr_misses::.cpu_cluster.cpus.data         2051                       # number of overall MSHR misses
system.cpu_cluster.l2.overall_mshr_misses::.cpu_cluster.l2.prefetcher         5507                       # number of overall MSHR misses
system.cpu_cluster.l2.overall_mshr_misses::total         9106                       # number of overall MSHR misses
system.cpu_cluster.l2.demand_mshr_miss_latency::.cpu_cluster.cpus.inst    117128624                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.l2.demand_mshr_miss_latency::.cpu_cluster.cpus.data    172154800                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.l2.demand_mshr_miss_latency::total    289283424                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_latency::.cpu_cluster.cpus.inst    117128624                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_latency::.cpu_cluster.cpus.data    172154800                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_latency::.cpu_cluster.l2.prefetcher    325421237                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_latency::total    614704661                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.demand_mshr_miss_rate::.cpu_cluster.cpus.inst     0.034933                       # mshr miss rate for demand accesses
system.cpu_cluster.l2.demand_mshr_miss_rate::.cpu_cluster.cpus.data     0.012436                       # mshr miss rate for demand accesses
system.cpu_cluster.l2.demand_mshr_miss_rate::total     0.017200                       # mshr miss rate for demand accesses
system.cpu_cluster.l2.overall_mshr_miss_rate::.cpu_cluster.cpus.inst     0.034933                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.overall_mshr_miss_rate::.cpu_cluster.cpus.data     0.012436                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.overall_mshr_miss_rate::.cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.overall_mshr_miss_rate::total     0.043519                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 75664.485788                       # average overall mshr miss latency
system.cpu_cluster.l2.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.data 83937.006338                       # average overall mshr miss latency
system.cpu_cluster.l2.demand_avg_mshr_miss_latency::total 80378.834121                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 75664.485788                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.data 83937.006338                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::.cpu_cluster.l2.prefetcher 59092.289268                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::total 67505.453657                       # average overall mshr miss latency
system.cpu_cluster.l2.replacements                  0                       # number of replacements
system.cpu_cluster.l2.WritebackDirty_hits::.writebacks       162529                       # number of WritebackDirty hits
system.cpu_cluster.l2.WritebackDirty_hits::total       162529                       # number of WritebackDirty hits
system.cpu_cluster.l2.WritebackDirty_accesses::.writebacks       162529                       # number of WritebackDirty accesses(hits+misses)
system.cpu_cluster.l2.WritebackDirty_accesses::total       162529                       # number of WritebackDirty accesses(hits+misses)
system.cpu_cluster.l2.WritebackClean_hits::.writebacks        46824                       # number of WritebackClean hits
system.cpu_cluster.l2.WritebackClean_hits::total        46824                       # number of WritebackClean hits
system.cpu_cluster.l2.WritebackClean_accesses::.writebacks        46824                       # number of WritebackClean accesses(hits+misses)
system.cpu_cluster.l2.WritebackClean_accesses::total        46824                       # number of WritebackClean accesses(hits+misses)
system.cpu_cluster.l2.HardPFReq_mshr_misses::.cpu_cluster.l2.prefetcher         5507                       # number of HardPFReq MSHR misses
system.cpu_cluster.l2.HardPFReq_mshr_misses::total         5507                       # number of HardPFReq MSHR misses
system.cpu_cluster.l2.HardPFReq_mshr_miss_latency::.cpu_cluster.l2.prefetcher    325421237                       # number of HardPFReq MSHR miss cycles
system.cpu_cluster.l2.HardPFReq_mshr_miss_latency::total    325421237                       # number of HardPFReq MSHR miss cycles
system.cpu_cluster.l2.HardPFReq_mshr_miss_rate::.cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu_cluster.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu_cluster.l2.HardPFReq_avg_mshr_miss_latency::.cpu_cluster.l2.prefetcher 59092.289268                       # average HardPFReq mshr miss latency
system.cpu_cluster.l2.HardPFReq_avg_mshr_miss_latency::total 59092.289268                       # average HardPFReq mshr miss latency
system.cpu_cluster.l2.ReadExReq_hits::.cpu_cluster.cpus.data        26822                       # number of ReadExReq hits
system.cpu_cluster.l2.ReadExReq_hits::total        26822                       # number of ReadExReq hits
system.cpu_cluster.l2.ReadExReq_misses::.cpu_cluster.cpus.data         2056                       # number of ReadExReq misses
system.cpu_cluster.l2.ReadExReq_misses::total         2056                       # number of ReadExReq misses
system.cpu_cluster.l2.ReadExReq_miss_latency::.cpu_cluster.cpus.data    159487251                       # number of ReadExReq miss cycles
system.cpu_cluster.l2.ReadExReq_miss_latency::total    159487251                       # number of ReadExReq miss cycles
system.cpu_cluster.l2.ReadExReq_accesses::.cpu_cluster.cpus.data        28878                       # number of ReadExReq accesses(hits+misses)
system.cpu_cluster.l2.ReadExReq_accesses::total        28878                       # number of ReadExReq accesses(hits+misses)
system.cpu_cluster.l2.ReadExReq_miss_rate::.cpu_cluster.cpus.data     0.071196                       # miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadExReq_miss_rate::total     0.071196                       # miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadExReq_avg_miss_latency::.cpu_cluster.cpus.data 77571.620136                       # average ReadExReq miss latency
system.cpu_cluster.l2.ReadExReq_avg_miss_latency::total 77571.620136                       # average ReadExReq miss latency
system.cpu_cluster.l2.ReadExReq_mshr_hits::.cpu_cluster.cpus.data          300                       # number of ReadExReq MSHR hits
system.cpu_cluster.l2.ReadExReq_mshr_hits::total          300                       # number of ReadExReq MSHR hits
system.cpu_cluster.l2.ReadExReq_mshr_misses::.cpu_cluster.cpus.data         1756                       # number of ReadExReq MSHR misses
system.cpu_cluster.l2.ReadExReq_mshr_misses::total         1756                       # number of ReadExReq MSHR misses
system.cpu_cluster.l2.ReadExReq_mshr_miss_latency::.cpu_cluster.cpus.data    144401588                       # number of ReadExReq MSHR miss cycles
system.cpu_cluster.l2.ReadExReq_mshr_miss_latency::total    144401588                       # number of ReadExReq MSHR miss cycles
system.cpu_cluster.l2.ReadExReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.060808                       # mshr miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadExReq_mshr_miss_rate::total     0.060808                       # mshr miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadExReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 82233.250569                       # average ReadExReq mshr miss latency
system.cpu_cluster.l2.ReadExReq_avg_mshr_miss_latency::total 82233.250569                       # average ReadExReq mshr miss latency
system.cpu_cluster.l2.ReadCleanReq_hits::.cpu_cluster.cpus.inst        42765                       # number of ReadCleanReq hits
system.cpu_cluster.l2.ReadCleanReq_hits::total        42765                       # number of ReadCleanReq hits
system.cpu_cluster.l2.ReadCleanReq_misses::.cpu_cluster.cpus.inst         1548                       # number of ReadCleanReq misses
system.cpu_cluster.l2.ReadCleanReq_misses::total         1548                       # number of ReadCleanReq misses
system.cpu_cluster.l2.ReadCleanReq_miss_latency::.cpu_cluster.cpus.inst    124032153                       # number of ReadCleanReq miss cycles
system.cpu_cluster.l2.ReadCleanReq_miss_latency::total    124032153                       # number of ReadCleanReq miss cycles
system.cpu_cluster.l2.ReadCleanReq_accesses::.cpu_cluster.cpus.inst        44313                       # number of ReadCleanReq accesses(hits+misses)
system.cpu_cluster.l2.ReadCleanReq_accesses::total        44313                       # number of ReadCleanReq accesses(hits+misses)
system.cpu_cluster.l2.ReadCleanReq_miss_rate::.cpu_cluster.cpus.inst     0.034933                       # miss rate for ReadCleanReq accesses
system.cpu_cluster.l2.ReadCleanReq_miss_rate::total     0.034933                       # miss rate for ReadCleanReq accesses
system.cpu_cluster.l2.ReadCleanReq_avg_miss_latency::.cpu_cluster.cpus.inst 80124.129845                       # average ReadCleanReq miss latency
system.cpu_cluster.l2.ReadCleanReq_avg_miss_latency::total 80124.129845                       # average ReadCleanReq miss latency
system.cpu_cluster.l2.ReadCleanReq_mshr_misses::.cpu_cluster.cpus.inst         1548                       # number of ReadCleanReq MSHR misses
system.cpu_cluster.l2.ReadCleanReq_mshr_misses::total         1548                       # number of ReadCleanReq MSHR misses
system.cpu_cluster.l2.ReadCleanReq_mshr_miss_latency::.cpu_cluster.cpus.inst    117128624                       # number of ReadCleanReq MSHR miss cycles
system.cpu_cluster.l2.ReadCleanReq_mshr_miss_latency::total    117128624                       # number of ReadCleanReq MSHR miss cycles
system.cpu_cluster.l2.ReadCleanReq_mshr_miss_rate::.cpu_cluster.cpus.inst     0.034933                       # mshr miss rate for ReadCleanReq accesses
system.cpu_cluster.l2.ReadCleanReq_mshr_miss_rate::total     0.034933                       # mshr miss rate for ReadCleanReq accesses
system.cpu_cluster.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 75664.485788                       # average ReadCleanReq mshr miss latency
system.cpu_cluster.l2.ReadCleanReq_avg_mshr_miss_latency::total 75664.485788                       # average ReadCleanReq mshr miss latency
system.cpu_cluster.l2.ReadSharedReq_hits::.cpu_cluster.cpus.data       135755                       # number of ReadSharedReq hits
system.cpu_cluster.l2.ReadSharedReq_hits::total       135755                       # number of ReadSharedReq hits
system.cpu_cluster.l2.ReadSharedReq_misses::.cpu_cluster.cpus.data          295                       # number of ReadSharedReq misses
system.cpu_cluster.l2.ReadSharedReq_misses::total          295                       # number of ReadSharedReq misses
system.cpu_cluster.l2.ReadSharedReq_miss_latency::.cpu_cluster.cpus.data     29069796                       # number of ReadSharedReq miss cycles
system.cpu_cluster.l2.ReadSharedReq_miss_latency::total     29069796                       # number of ReadSharedReq miss cycles
system.cpu_cluster.l2.ReadSharedReq_accesses::.cpu_cluster.cpus.data       136050                       # number of ReadSharedReq accesses(hits+misses)
system.cpu_cluster.l2.ReadSharedReq_accesses::total       136050                       # number of ReadSharedReq accesses(hits+misses)
system.cpu_cluster.l2.ReadSharedReq_miss_rate::.cpu_cluster.cpus.data     0.002168                       # miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_miss_rate::total     0.002168                       # miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_avg_miss_latency::.cpu_cluster.cpus.data 98541.681356                       # average ReadSharedReq miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_miss_latency::total 98541.681356                       # average ReadSharedReq miss latency
system.cpu_cluster.l2.ReadSharedReq_mshr_misses::.cpu_cluster.cpus.data          295                       # number of ReadSharedReq MSHR misses
system.cpu_cluster.l2.ReadSharedReq_mshr_misses::total          295                       # number of ReadSharedReq MSHR misses
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_latency::.cpu_cluster.cpus.data     27753212                       # number of ReadSharedReq MSHR miss cycles
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_latency::total     27753212                       # number of ReadSharedReq MSHR miss cycles
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.002168                       # mshr miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_rate::total     0.002168                       # mshr miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 94078.684746                       # average ReadSharedReq mshr miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_mshr_miss_latency::total 94078.684746                       # average ReadSharedReq mshr miss latency
system.cpu_cluster.l2.InvalidateReq_hits::.cpu_cluster.cpus.data          980                       # number of InvalidateReq hits
system.cpu_cluster.l2.InvalidateReq_hits::total          980                       # number of InvalidateReq hits
system.cpu_cluster.l2.InvalidateReq_misses::.cpu_cluster.cpus.data          158                       # number of InvalidateReq misses
system.cpu_cluster.l2.InvalidateReq_misses::total          158                       # number of InvalidateReq misses
system.cpu_cluster.l2.InvalidateReq_miss_latency::.cpu_cluster.cpus.data       520863                       # number of InvalidateReq miss cycles
system.cpu_cluster.l2.InvalidateReq_miss_latency::total       520863                       # number of InvalidateReq miss cycles
system.cpu_cluster.l2.InvalidateReq_accesses::.cpu_cluster.cpus.data         1138                       # number of InvalidateReq accesses(hits+misses)
system.cpu_cluster.l2.InvalidateReq_accesses::total         1138                       # number of InvalidateReq accesses(hits+misses)
system.cpu_cluster.l2.InvalidateReq_miss_rate::.cpu_cluster.cpus.data     0.138840                       # miss rate for InvalidateReq accesses
system.cpu_cluster.l2.InvalidateReq_miss_rate::total     0.138840                       # miss rate for InvalidateReq accesses
system.cpu_cluster.l2.InvalidateReq_avg_miss_latency::.cpu_cluster.cpus.data  3296.601266                       # average InvalidateReq miss latency
system.cpu_cluster.l2.InvalidateReq_avg_miss_latency::total  3296.601266                       # average InvalidateReq miss latency
system.cpu_cluster.l2.InvalidateReq_mshr_hits::.cpu_cluster.cpus.data           20                       # number of InvalidateReq MSHR hits
system.cpu_cluster.l2.InvalidateReq_mshr_hits::total           20                       # number of InvalidateReq MSHR hits
system.cpu_cluster.l2.InvalidateReq_mshr_misses::.cpu_cluster.cpus.data          138                       # number of InvalidateReq MSHR misses
system.cpu_cluster.l2.InvalidateReq_mshr_misses::total          138                       # number of InvalidateReq MSHR misses
system.cpu_cluster.l2.InvalidateReq_mshr_miss_latency::.cpu_cluster.cpus.data      1903155                       # number of InvalidateReq MSHR miss cycles
system.cpu_cluster.l2.InvalidateReq_mshr_miss_latency::total      1903155                       # number of InvalidateReq MSHR miss cycles
system.cpu_cluster.l2.InvalidateReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.121265                       # mshr miss rate for InvalidateReq accesses
system.cpu_cluster.l2.InvalidateReq_mshr_miss_rate::total     0.121265                       # mshr miss rate for InvalidateReq accesses
system.cpu_cluster.l2.InvalidateReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 13790.978261                       # average InvalidateReq mshr miss latency
system.cpu_cluster.l2.InvalidateReq_avg_mshr_miss_latency::total 13790.978261                       # average InvalidateReq mshr miss latency
system.cpu_cluster.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 191812767048                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.l2.tags.pwrStateResidencyTicks::UNDEFINED 191812767048                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.l2.tags.tagsinuse      4534.854577                       # Cycle average of tags in use
system.cpu_cluster.l2.tags.total_refs          419355                       # Total number of references to valid blocks.
system.cpu_cluster.l2.tags.sampled_refs        212767                       # Sample count of references to valid blocks.
system.cpu_cluster.l2.tags.avg_refs          1.970959                       # Average number of references to valid blocks.
system.cpu_cluster.l2.tags.warmup_cycle       1551000                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.l2.tags.occ_blocks::.writebacks  4421.662067                       # Average occupied blocks per requestor
system.cpu_cluster.l2.tags.occ_blocks::.cpu_cluster.l2.prefetcher   113.192509                       # Average occupied blocks per requestor
system.cpu_cluster.l2.tags.occ_percent::.writebacks     0.269877                       # Average percentage of cache occupancy
system.cpu_cluster.l2.tags.occ_percent::.cpu_cluster.l2.prefetcher     0.006909                       # Average percentage of cache occupancy
system.cpu_cluster.l2.tags.occ_percent::total     0.276786                       # Average percentage of cache occupancy
system.cpu_cluster.l2.tags.occ_task_id_blocks::1022          167                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.occ_task_id_blocks::1024         6258                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1022::1           76                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1022::2            4                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1022::4           77                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1024::0          279                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1024::1         1199                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1024::2         1658                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1024::3         1890                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1024::4         1232                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.occ_task_id_percent::1022     0.010193                       # Percentage of cache occupancy per task id
system.cpu_cluster.l2.tags.occ_task_id_percent::1024     0.381958                       # Percentage of cache occupancy per task id
system.cpu_cluster.l2.tags.tag_accesses       6928479                       # Number of tag accesses
system.cpu_cluster.l2.tags.data_accesses      6928479                       # Number of data accesses
system.cpu_cluster.clk_domain.clock               357                       # Clock period in ticks
system.cpu_cluster.cpus.pwrStateResidencyTicks::ON 191812767048                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.icache.pwrStateResidencyTicks::UNDEFINED 191812767048                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.icache.demand_hits::.cpu_cluster.cpus.inst    258964549                       # number of demand (read+write) hits
system.cpu_cluster.cpus.icache.demand_hits::total    258964549                       # number of demand (read+write) hits
system.cpu_cluster.cpus.icache.overall_hits::.cpu_cluster.cpus.inst    258964549                       # number of overall hits
system.cpu_cluster.cpus.icache.overall_hits::total    258964549                       # number of overall hits
system.cpu_cluster.cpus.icache.demand_misses::.cpu_cluster.cpus.inst        48629                       # number of demand (read+write) misses
system.cpu_cluster.cpus.icache.demand_misses::total        48629                       # number of demand (read+write) misses
system.cpu_cluster.cpus.icache.overall_misses::.cpu_cluster.cpus.inst        48629                       # number of overall misses
system.cpu_cluster.cpus.icache.overall_misses::total        48629                       # number of overall misses
system.cpu_cluster.cpus.icache.demand_miss_latency::.cpu_cluster.cpus.inst    402698105                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.icache.demand_miss_latency::total    402698105                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.icache.overall_miss_latency::.cpu_cluster.cpus.inst    402698105                       # number of overall miss cycles
system.cpu_cluster.cpus.icache.overall_miss_latency::total    402698105                       # number of overall miss cycles
system.cpu_cluster.cpus.icache.demand_accesses::.cpu_cluster.cpus.inst    259013178                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.icache.demand_accesses::total    259013178                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.icache.overall_accesses::.cpu_cluster.cpus.inst    259013178                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.icache.overall_accesses::total    259013178                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.icache.demand_miss_rate::.cpu_cluster.cpus.inst     0.000188                       # miss rate for demand accesses
system.cpu_cluster.cpus.icache.demand_miss_rate::total     0.000188                       # miss rate for demand accesses
system.cpu_cluster.cpus.icache.overall_miss_rate::.cpu_cluster.cpus.inst     0.000188                       # miss rate for overall accesses
system.cpu_cluster.cpus.icache.overall_miss_rate::total     0.000188                       # miss rate for overall accesses
system.cpu_cluster.cpus.icache.demand_avg_miss_latency::.cpu_cluster.cpus.inst  8281.027885                       # average overall miss latency
system.cpu_cluster.cpus.icache.demand_avg_miss_latency::total  8281.027885                       # average overall miss latency
system.cpu_cluster.cpus.icache.overall_avg_miss_latency::.cpu_cluster.cpus.inst  8281.027885                       # average overall miss latency
system.cpu_cluster.cpus.icache.overall_avg_miss_latency::total  8281.027885                       # average overall miss latency
system.cpu_cluster.cpus.icache.blocked_cycles::no_mshrs        64616                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked_cycles::no_targets         1303                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked::no_mshrs          808                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked::no_targets           15                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.avg_blocked_cycles::no_mshrs    79.970297                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.icache.avg_blocked_cycles::no_targets    86.866667                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.icache.writebacks::.writebacks        43801                       # number of writebacks
system.cpu_cluster.cpus.icache.writebacks::total        43801                       # number of writebacks
system.cpu_cluster.cpus.icache.demand_mshr_hits::.cpu_cluster.cpus.inst         4316                       # number of demand (read+write) MSHR hits
system.cpu_cluster.cpus.icache.demand_mshr_hits::total         4316                       # number of demand (read+write) MSHR hits
system.cpu_cluster.cpus.icache.overall_mshr_hits::.cpu_cluster.cpus.inst         4316                       # number of overall MSHR hits
system.cpu_cluster.cpus.icache.overall_mshr_hits::total         4316                       # number of overall MSHR hits
system.cpu_cluster.cpus.icache.demand_mshr_misses::.cpu_cluster.cpus.inst        44313                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.icache.demand_mshr_misses::total        44313                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.icache.overall_mshr_misses::.cpu_cluster.cpus.inst        44313                       # number of overall MSHR misses
system.cpu_cluster.cpus.icache.overall_mshr_misses::total        44313                       # number of overall MSHR misses
system.cpu_cluster.cpus.icache.demand_mshr_miss_latency::.cpu_cluster.cpus.inst    354354958                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.icache.demand_mshr_miss_latency::total    354354958                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.icache.overall_mshr_miss_latency::.cpu_cluster.cpus.inst    354354958                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.icache.overall_mshr_miss_latency::total    354354958                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.icache.demand_mshr_miss_rate::.cpu_cluster.cpus.inst     0.000171                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.icache.demand_mshr_miss_rate::total     0.000171                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.icache.overall_mshr_miss_rate::.cpu_cluster.cpus.inst     0.000171                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.icache.overall_mshr_miss_rate::total     0.000171                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.icache.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.inst  7996.636608                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.demand_avg_mshr_miss_latency::total  7996.636608                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.inst  7996.636608                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.overall_avg_mshr_miss_latency::total  7996.636608                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.replacements        43801                       # number of replacements
system.cpu_cluster.cpus.icache.ReadReq_hits::.cpu_cluster.cpus.inst    258964549                       # number of ReadReq hits
system.cpu_cluster.cpus.icache.ReadReq_hits::total    258964549                       # number of ReadReq hits
system.cpu_cluster.cpus.icache.ReadReq_misses::.cpu_cluster.cpus.inst        48629                       # number of ReadReq misses
system.cpu_cluster.cpus.icache.ReadReq_misses::total        48629                       # number of ReadReq misses
system.cpu_cluster.cpus.icache.ReadReq_miss_latency::.cpu_cluster.cpus.inst    402698105                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.icache.ReadReq_miss_latency::total    402698105                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.icache.ReadReq_accesses::.cpu_cluster.cpus.inst    259013178                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.icache.ReadReq_accesses::total    259013178                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.icache.ReadReq_miss_rate::.cpu_cluster.cpus.inst     0.000188                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_miss_rate::total     0.000188                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_avg_miss_latency::.cpu_cluster.cpus.inst  8281.027885                       # average ReadReq miss latency
system.cpu_cluster.cpus.icache.ReadReq_avg_miss_latency::total  8281.027885                       # average ReadReq miss latency
system.cpu_cluster.cpus.icache.ReadReq_mshr_hits::.cpu_cluster.cpus.inst         4316                       # number of ReadReq MSHR hits
system.cpu_cluster.cpus.icache.ReadReq_mshr_hits::total         4316                       # number of ReadReq MSHR hits
system.cpu_cluster.cpus.icache.ReadReq_mshr_misses::.cpu_cluster.cpus.inst        44313                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.icache.ReadReq_mshr_misses::total        44313                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_latency::.cpu_cluster.cpus.inst    354354958                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_latency::total    354354958                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_rate::.cpu_cluster.cpus.inst     0.000171                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_rate::total     0.000171                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_avg_mshr_miss_latency::.cpu_cluster.cpus.inst  7996.636608                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.icache.ReadReq_avg_mshr_miss_latency::total  7996.636608                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.icache.tags.pwrStateResidencyTicks::UNDEFINED 191812767048                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.icache.tags.tagsinuse   506.919993                       # Cycle average of tags in use
system.cpu_cluster.cpus.icache.tags.total_refs    259008861                       # Total number of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.sampled_refs        44312                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.avg_refs  5845.117824                       # Average number of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.warmup_cycle        96747                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus.icache.tags.occ_blocks::.cpu_cluster.cpus.inst   506.919993                       # Average occupied blocks per requestor
system.cpu_cluster.cpus.icache.tags.occ_percent::.cpu_cluster.cpus.inst     0.990078                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.icache.tags.occ_percent::total     0.990078                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::0          140                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::1          189                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::4          140                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu_cluster.cpus.icache.tags.tag_accesses    518070668                       # Number of tag accesses
system.cpu_cluster.cpus.icache.tags.data_accesses    518070668                       # Number of data accesses
system.cpu_cluster.cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 191812767048                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 191812767048                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 191812767048                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 191812767048                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dcache.pwrStateResidencyTicks::UNDEFINED 191812767048                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dcache.demand_hits::.cpu_cluster.cpus.data    344567829                       # number of demand (read+write) hits
system.cpu_cluster.cpus.dcache.demand_hits::total    344567829                       # number of demand (read+write) hits
system.cpu_cluster.cpus.dcache.overall_hits::.cpu_cluster.cpus.data    344567829                       # number of overall hits
system.cpu_cluster.cpus.dcache.overall_hits::total    344567829                       # number of overall hits
system.cpu_cluster.cpus.dcache.demand_misses::.cpu_cluster.cpus.data       291956                       # number of demand (read+write) misses
system.cpu_cluster.cpus.dcache.demand_misses::total       291956                       # number of demand (read+write) misses
system.cpu_cluster.cpus.dcache.overall_misses::.cpu_cluster.cpus.data       291956                       # number of overall misses
system.cpu_cluster.cpus.dcache.overall_misses::total       291956                       # number of overall misses
system.cpu_cluster.cpus.dcache.demand_miss_latency::.cpu_cluster.cpus.data   2703969553                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.dcache.demand_miss_latency::total   2703969553                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.dcache.overall_miss_latency::.cpu_cluster.cpus.data   2703969553                       # number of overall miss cycles
system.cpu_cluster.cpus.dcache.overall_miss_latency::total   2703969553                       # number of overall miss cycles
system.cpu_cluster.cpus.dcache.demand_accesses::.cpu_cluster.cpus.data    344859785                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.dcache.demand_accesses::total    344859785                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.dcache.overall_accesses::.cpu_cluster.cpus.data    344859785                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.dcache.overall_accesses::total    344859785                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.dcache.demand_miss_rate::.cpu_cluster.cpus.data     0.000847                       # miss rate for demand accesses
system.cpu_cluster.cpus.dcache.demand_miss_rate::total     0.000847                       # miss rate for demand accesses
system.cpu_cluster.cpus.dcache.overall_miss_rate::.cpu_cluster.cpus.data     0.000847                       # miss rate for overall accesses
system.cpu_cluster.cpus.dcache.overall_miss_rate::total     0.000847                       # miss rate for overall accesses
system.cpu_cluster.cpus.dcache.demand_avg_miss_latency::.cpu_cluster.cpus.data  9261.565280                       # average overall miss latency
system.cpu_cluster.cpus.dcache.demand_avg_miss_latency::total  9261.565280                       # average overall miss latency
system.cpu_cluster.cpus.dcache.overall_avg_miss_latency::.cpu_cluster.cpus.data  9261.565280                       # average overall miss latency
system.cpu_cluster.cpus.dcache.overall_avg_miss_latency::total  9261.565280                       # average overall miss latency
system.cpu_cluster.cpus.dcache.blocked_cycles::no_mshrs          368                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked_cycles::no_targets       351919                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked::no_mshrs           11                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked::no_targets         8089                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.avg_blocked_cycles::no_mshrs    33.454545                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.dcache.avg_blocked_cycles::no_targets    43.505872                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.dcache.writebacks::.writebacks       165554                       # number of writebacks
system.cpu_cluster.cpus.dcache.writebacks::total       165554                       # number of writebacks
system.cpu_cluster.cpus.dcache.demand_mshr_hits::.cpu_cluster.cpus.data       125892                       # number of demand (read+write) MSHR hits
system.cpu_cluster.cpus.dcache.demand_mshr_hits::total       125892                       # number of demand (read+write) MSHR hits
system.cpu_cluster.cpus.dcache.overall_mshr_hits::.cpu_cluster.cpus.data       125892                       # number of overall MSHR hits
system.cpu_cluster.cpus.dcache.overall_mshr_hits::total       125892                       # number of overall MSHR hits
system.cpu_cluster.cpus.dcache.demand_mshr_misses::.cpu_cluster.cpus.data       166064                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.dcache.demand_mshr_misses::total       166064                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.dcache.overall_mshr_misses::.cpu_cluster.cpus.data       166064                       # number of overall MSHR misses
system.cpu_cluster.cpus.dcache.overall_mshr_misses::total       166064                       # number of overall MSHR misses
system.cpu_cluster.cpus.dcache.demand_mshr_miss_latency::.cpu_cluster.cpus.data   1137193314                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.dcache.demand_mshr_miss_latency::total   1137193314                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.dcache.overall_mshr_miss_latency::.cpu_cluster.cpus.data   1137193314                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.dcache.overall_mshr_miss_latency::total   1137193314                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.dcache.demand_mshr_miss_rate::.cpu_cluster.cpus.data     0.000482                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.dcache.demand_mshr_miss_rate::total     0.000482                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.dcache.overall_mshr_miss_rate::.cpu_cluster.cpus.data     0.000482                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.dcache.overall_mshr_miss_rate::total     0.000482                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.dcache.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.data  6847.921970                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.demand_avg_mshr_miss_latency::total  6847.921970                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.data  6847.921970                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.overall_avg_mshr_miss_latency::total  6847.921970                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.replacements       165554                       # number of replacements
system.cpu_cluster.cpus.dcache.ReadReq_hits::.cpu_cluster.cpus.data    221074502                       # number of ReadReq hits
system.cpu_cluster.cpus.dcache.ReadReq_hits::total    221074502                       # number of ReadReq hits
system.cpu_cluster.cpus.dcache.ReadReq_misses::.cpu_cluster.cpus.data       181923                       # number of ReadReq misses
system.cpu_cluster.cpus.dcache.ReadReq_misses::total       181923                       # number of ReadReq misses
system.cpu_cluster.cpus.dcache.ReadReq_miss_latency::.cpu_cluster.cpus.data   1172555076                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_miss_latency::total   1172555076                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_accesses::.cpu_cluster.cpus.data    221256425                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.ReadReq_accesses::total    221256425                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.ReadReq_miss_rate::.cpu_cluster.cpus.data     0.000822                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_miss_rate::total     0.000822                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_avg_miss_latency::.cpu_cluster.cpus.data  6445.337181                       # average ReadReq miss latency
system.cpu_cluster.cpus.dcache.ReadReq_avg_miss_latency::total  6445.337181                       # average ReadReq miss latency
system.cpu_cluster.cpus.dcache.ReadReq_mshr_hits::.cpu_cluster.cpus.data        45261                       # number of ReadReq MSHR hits
system.cpu_cluster.cpus.dcache.ReadReq_mshr_hits::total        45261                       # number of ReadReq MSHR hits
system.cpu_cluster.cpus.dcache.ReadReq_mshr_misses::.cpu_cluster.cpus.data       136662                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_misses::total       136662                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_latency::.cpu_cluster.cpus.data    812855442                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_latency::total    812855442                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.000618                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_rate::total     0.000618                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data  5947.925846                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.dcache.ReadReq_avg_mshr_miss_latency::total  5947.925846                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteReq_hits::.cpu_cluster.cpus.data    123493327                       # number of WriteReq hits
system.cpu_cluster.cpus.dcache.WriteReq_hits::total    123493327                       # number of WriteReq hits
system.cpu_cluster.cpus.dcache.WriteReq_misses::.cpu_cluster.cpus.data       110018                       # number of WriteReq misses
system.cpu_cluster.cpus.dcache.WriteReq_misses::total       110018                       # number of WriteReq misses
system.cpu_cluster.cpus.dcache.WriteReq_miss_latency::.cpu_cluster.cpus.data   1531101033                       # number of WriteReq miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_miss_latency::total   1531101033                       # number of WriteReq miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_accesses::.cpu_cluster.cpus.data    123603345                       # number of WriteReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteReq_accesses::total    123603345                       # number of WriteReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteReq_miss_rate::.cpu_cluster.cpus.data     0.000890                       # miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_miss_rate::total     0.000890                       # miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_avg_miss_latency::.cpu_cluster.cpus.data 13916.823002                       # average WriteReq miss latency
system.cpu_cluster.cpus.dcache.WriteReq_avg_miss_latency::total 13916.823002                       # average WriteReq miss latency
system.cpu_cluster.cpus.dcache.WriteReq_mshr_hits::.cpu_cluster.cpus.data        80631                       # number of WriteReq MSHR hits
system.cpu_cluster.cpus.dcache.WriteReq_mshr_hits::total        80631                       # number of WriteReq MSHR hits
system.cpu_cluster.cpus.dcache.WriteReq_mshr_misses::.cpu_cluster.cpus.data        29387                       # number of WriteReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_misses::total        29387                       # number of WriteReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_latency::.cpu_cluster.cpus.data    324035138                       # number of WriteReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_latency::total    324035138                       # number of WriteReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.000238                       # mshr miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_rate::total     0.000238                       # mshr miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 11026.478987                       # average WriteReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteReq_avg_mshr_miss_latency::total 11026.478987                       # average WriteReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteLineReq_misses::.cpu_cluster.cpus.data           15                       # number of WriteLineReq misses
system.cpu_cluster.cpus.dcache.WriteLineReq_misses::total           15                       # number of WriteLineReq misses
system.cpu_cluster.cpus.dcache.WriteLineReq_miss_latency::.cpu_cluster.cpus.data       313444                       # number of WriteLineReq miss cycles
system.cpu_cluster.cpus.dcache.WriteLineReq_miss_latency::total       313444                       # number of WriteLineReq miss cycles
system.cpu_cluster.cpus.dcache.WriteLineReq_accesses::.cpu_cluster.cpus.data           15                       # number of WriteLineReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteLineReq_accesses::total           15                       # number of WriteLineReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteLineReq_miss_rate::.cpu_cluster.cpus.data            1                       # miss rate for WriteLineReq accesses
system.cpu_cluster.cpus.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu_cluster.cpus.dcache.WriteLineReq_avg_miss_latency::.cpu_cluster.cpus.data 20896.266667                       # average WriteLineReq miss latency
system.cpu_cluster.cpus.dcache.WriteLineReq_avg_miss_latency::total 20896.266667                       # average WriteLineReq miss latency
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_misses::.cpu_cluster.cpus.data           15                       # number of WriteLineReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_misses::total           15                       # number of WriteLineReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_miss_latency::.cpu_cluster.cpus.data       302734                       # number of WriteLineReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_miss_latency::total       302734                       # number of WriteLineReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_miss_rate::.cpu_cluster.cpus.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu_cluster.cpus.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 20182.266667                       # average WriteLineReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteLineReq_avg_mshr_miss_latency::total 20182.266667                       # average WriteLineReq mshr miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_hits::.cpu_cluster.cpus.data           30                       # number of LoadLockedReq hits
system.cpu_cluster.cpus.dcache.LoadLockedReq_hits::total           30                       # number of LoadLockedReq hits
system.cpu_cluster.cpus.dcache.LoadLockedReq_misses::.cpu_cluster.cpus.data            1                       # number of LoadLockedReq misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_miss_latency::.cpu_cluster.cpus.data       102102                       # number of LoadLockedReq miss cycles
system.cpu_cluster.cpus.dcache.LoadLockedReq_miss_latency::total       102102                       # number of LoadLockedReq miss cycles
system.cpu_cluster.cpus.dcache.LoadLockedReq_accesses::.cpu_cluster.cpus.data           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.LoadLockedReq_accesses::total           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.LoadLockedReq_miss_rate::.cpu_cluster.cpus.data     0.032258                       # miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus.dcache.LoadLockedReq_miss_rate::total     0.032258                       # miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus.dcache.LoadLockedReq_avg_miss_latency::.cpu_cluster.cpus.data       102102                       # average LoadLockedReq miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_avg_miss_latency::total       102102                       # average LoadLockedReq miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_misses::.cpu_cluster.cpus.data            1                       # number of LoadLockedReq MSHR misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_miss_latency::.cpu_cluster.cpus.data       101388                       # number of LoadLockedReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_miss_latency::total       101388                       # number of LoadLockedReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.032258                       # mshr miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_miss_rate::total     0.032258                       # mshr miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data       101388                       # average LoadLockedReq mshr miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_avg_mshr_miss_latency::total       101388                       # average LoadLockedReq mshr miss latency
system.cpu_cluster.cpus.dcache.StoreCondReq_hits::.cpu_cluster.cpus.data           24                       # number of StoreCondReq hits
system.cpu_cluster.cpus.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu_cluster.cpus.dcache.StoreCondReq_accesses::.cpu_cluster.cpus.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.SwapReq_hits::.cpu_cluster.cpus.data          231                       # number of SwapReq hits
system.cpu_cluster.cpus.dcache.SwapReq_hits::total          231                       # number of SwapReq hits
system.cpu_cluster.cpus.dcache.SwapReq_misses::.cpu_cluster.cpus.data            1                       # number of SwapReq misses
system.cpu_cluster.cpus.dcache.SwapReq_misses::total            1                       # number of SwapReq misses
system.cpu_cluster.cpus.dcache.SwapReq_miss_latency::.cpu_cluster.cpus.data         6426                       # number of SwapReq miss cycles
system.cpu_cluster.cpus.dcache.SwapReq_miss_latency::total         6426                       # number of SwapReq miss cycles
system.cpu_cluster.cpus.dcache.SwapReq_accesses::.cpu_cluster.cpus.data          232                       # number of SwapReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.SwapReq_accesses::total          232                       # number of SwapReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.SwapReq_miss_rate::.cpu_cluster.cpus.data     0.004310                       # miss rate for SwapReq accesses
system.cpu_cluster.cpus.dcache.SwapReq_miss_rate::total     0.004310                       # miss rate for SwapReq accesses
system.cpu_cluster.cpus.dcache.SwapReq_avg_miss_latency::.cpu_cluster.cpus.data         6426                       # average SwapReq miss latency
system.cpu_cluster.cpus.dcache.SwapReq_avg_miss_latency::total         6426                       # average SwapReq miss latency
system.cpu_cluster.cpus.dcache.SwapReq_mshr_misses::.cpu_cluster.cpus.data            1                       # number of SwapReq MSHR misses
system.cpu_cluster.cpus.dcache.SwapReq_mshr_misses::total            1                       # number of SwapReq MSHR misses
system.cpu_cluster.cpus.dcache.SwapReq_mshr_miss_latency::.cpu_cluster.cpus.data         5712                       # number of SwapReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.SwapReq_mshr_miss_latency::total         5712                       # number of SwapReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.SwapReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.004310                       # mshr miss rate for SwapReq accesses
system.cpu_cluster.cpus.dcache.SwapReq_mshr_miss_rate::total     0.004310                       # mshr miss rate for SwapReq accesses
system.cpu_cluster.cpus.dcache.SwapReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data         5712                       # average SwapReq mshr miss latency
system.cpu_cluster.cpus.dcache.SwapReq_avg_mshr_miss_latency::total         5712                       # average SwapReq mshr miss latency
system.cpu_cluster.cpus.dcache.tags.pwrStateResidencyTicks::UNDEFINED 191812767048                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dcache.tags.tagsinuse   511.798243                       # Cycle average of tags in use
system.cpu_cluster.cpus.dcache.tags.total_refs    344734180                       # Total number of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.sampled_refs       166066                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.avg_refs  2075.886575                       # Average number of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.warmup_cycle       184926                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus.dcache.tags.occ_blocks::.cpu_cluster.cpus.data   511.798243                       # Average occupied blocks per requestor
system.cpu_cluster.cpus.dcache.tags.occ_percent::.cpu_cluster.cpus.data     0.999606                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.dcache.tags.occ_percent::total     0.999606                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::1          375                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu_cluster.cpus.dcache.tags.tag_accesses    689886210                       # Number of tag accesses
system.cpu_cluster.cpus.dcache.tags.data_accesses    689886210                       # Number of data accesses
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 191812767048                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu_cluster.cpus.inst        99008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu_cluster.cpus.data       131264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu_cluster.l2.prefetcher       235520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             465792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu_cluster.cpus.inst        99008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         99008                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu_cluster.cpus.inst         1547                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu_cluster.cpus.data         2051                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu_cluster.l2.prefetcher         3680                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7278                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu_cluster.cpus.inst       516170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu_cluster.cpus.data       684334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu_cluster.l2.prefetcher      1227864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               2428368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu_cluster.cpus.inst       516170                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           516170                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu_cluster.cpus.inst       516170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu_cluster.cpus.data       684334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu_cluster.l2.prefetcher      1227864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              2428368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu_cluster.cpus.inst::samples      3094.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu_cluster.cpus.data::samples      4102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu_cluster.l2.prefetcher::samples      7360.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000592086                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               69873                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7278                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     14556                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    418270260                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   72780000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               709390260                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28735.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48735.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    12533                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 14556                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     570                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2017                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    230.393654                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.251420                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   182.130572                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63             3      0.15%      0.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127          687     34.06%     34.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191          405     20.08%     54.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255          195      9.67%     63.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           88      4.36%     68.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           52      2.58%     70.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447           50      2.48%     73.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511           34      1.69%     75.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575          503     24.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2017                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 465792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  465792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         2.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      2.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  191812695648                       # Total gap between requests
system.mem_ctrls.avgGap                   26355138.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu_cluster.cpus.inst        99008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu_cluster.cpus.data       131264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu_cluster.l2.prefetcher       235520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu_cluster.cpus.inst 516170.021024845773                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu_cluster.cpus.data 684334.009775021812                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu_cluster.l2.prefetcher 1227864.044842554955                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu_cluster.cpus.inst         3094                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu_cluster.cpus.data         4102                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu_cluster.l2.prefetcher         7360                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu_cluster.cpus.inst    117517018                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu_cluster.cpus.data    188059628                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu_cluster.l2.prefetcher    403813614                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu_cluster.cpus.inst     37982.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu_cluster.cpus.data     45845.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu_cluster.l2.prefetcher     54865.98                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    86.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy              3611055                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         1897593.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            17117856                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       1194733800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        327812193                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     6019782470.403920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7564954968.006214                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         39.439267                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 183487032858                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6423300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1902434190                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states

---------- End Simulation Statistics   ----------
