struct LIST_ENTRY32;
struct LIST_ENTRY64;
struct PCI_MSIX_TABLE_ENTRY;
struct POHANDLE__;
struct RECORDER_LOG__;
struct _ACCESS_REASONS;
struct _ACCESS_STATE;
struct _ACTIVATION_CONTEXT;
struct _ACTIVATION_CONTEXT_DATA;
struct _ACTIVATION_CONTEXT_STACK;
struct _ARBITER_ADD_RESERVED_PARAMETERS;
struct _ARBITER_ALLOCATION_STATE;
struct _ARBITER_ALTERNATIVE;
struct _ARBITER_BOOT_ALLOCATION_PARAMETERS;
struct _ARBITER_CONFLICT_INFO;
struct _ARBITER_INSTANCE;
struct _ARBITER_INTERFACE;
struct _ARBITER_LIST_ENTRY;
struct _ARBITER_ORDERING;
struct _ARBITER_ORDERING_LIST;
struct _ARBITER_PARAMETERS;
struct _ARBITER_QUERY_ALLOCATED_RESOURCES_PARAMETERS;
struct _ARBITER_QUERY_ARBITRATE_PARAMETERS;
struct _ARBITER_QUERY_CONFLICT_PARAMETERS;
struct _ARBITER_RETEST_ALLOCATION_PARAMETERS;
struct _ARBITER_TEST_ALLOCATION_PARAMETERS;
struct _ASSEMBLY_STORAGE_MAP;
struct _AUX_ACCESS_DATA;
struct _CLIENT_ID;
struct _CM_FULL_RESOURCE_DESCRIPTOR;
struct _CM_PARTIAL_RESOURCE_DESCRIPTOR;
struct _CM_PARTIAL_RESOURCE_LIST;
struct _CM_RESOURCE_LIST;
struct _COMPRESSED_DATA_INFO;
struct _CONTEXT;
struct _CONTROL_DEVICE_EXTENSION;
struct _CURDIR;
struct _CUSTOM_SYSTEM_EVENT_TRIGGER_CONFIG;
struct _D3COLD_SUPPORT_INTERFACE;
struct _DEVICE_CAPABILITIES;
struct _DEVICE_OBJECT;
struct _DEVICE_OBJECT_POWER_EXTENSION;
struct _DEVOBJ_EXTENSION;
struct _DISPATCHER_HEADER;
struct _DMA_ADAPTER;
struct _DMA_ADAPTER_INFO;
struct _DMA_ADAPTER_INFO_V1;
struct _DMA_OPERATIONS;
struct _DMA_TRANSFER_INFO;
struct _DMA_TRANSFER_INFO_V1;
struct _DMA_TRANSFER_INFO_V2;
struct _DOWNSTREAM_SWITCHPORT;
struct _DRIVER_EXTENSION;
struct _DRIVER_OBJECT;
struct _ECP_LIST;
struct _EJOB;
struct _EPROCESS;
struct _ERESOURCE;
struct _ETHREAD;
struct _EVENT_DATA_DESCRIPTOR;
struct _EVENT_DESCRIPTOR;
struct _EVENT_FILTER_DESCRIPTOR;
struct _EXCEPTION_RECORD;
struct _EXCEPTION_REGISTRATION_RECORD;
struct _EXPRESS_BRIDGE;
struct _EXPRESS_COMPATIBILITY_PORT;
struct _EXPRESS_ERROR_PACKET;
struct _EXPRESS_LINK;
struct _EXPRESS_PORT;
struct _EXT_DELETE_PARAMETERS;
struct _EXT_SET_PARAMETERS_V0;
struct _EX_PUSH_LOCK;
struct _FAST_IO_DISPATCH;
struct _FAST_MUTEX;
struct _FILE_BASIC_INFORMATION;
struct _FILE_NETWORK_OPEN_INFORMATION;
struct _FILE_OBJECT;
struct _FILE_STANDARD_INFORMATION;
struct _FLS_CALLBACK_INFO;
struct _GDI_TEB_BATCH;
struct _GENERAL_LOOKASIDE;
struct _GENERAL_LOOKASIDE_POOL;
struct _GENERIC_MAPPING;
struct _GROUP_AFFINITY;
struct _GUID;
struct _HOTPLUG_WORKER_PARAMETERS;
struct _HPX_TYPE_0;
struct _HPX_TYPE_2;
struct _IMAGE_DATA_DIRECTORY;
struct _IMAGE_DOS_HEADER;
struct _IMAGE_FILE_HEADER;
struct _IMAGE_NT_HEADERS64;
struct _IMAGE_OPTIONAL_HEADER64;
struct _INITIAL_PRIVILEGE_SET;
struct _INTERFACE;
struct _INTERRUPT_CONNECTION_DATA;
struct _INTERRUPT_HT_INTR_INFO;
struct _INTERRUPT_REMAPPING_INFO;
struct _INTERRUPT_VECTOR_DATA;
struct _IO_COMPLETION_CONTEXT;
struct _IO_DRIVER_CREATE_CONTEXT;
struct _IO_PRIORITY_INFO;
struct _IO_REMOVE_LOCK;
struct _IO_REMOVE_LOCK_COMMON_BLOCK;
struct _IO_RESOURCE_DESCRIPTOR;
struct _IO_RESOURCE_LIST;
struct _IO_RESOURCE_REQUIREMENTS_LIST;
struct _IO_SECURITY_CONTEXT;
struct _IO_STACK_LOCATION;
struct _IO_STATUS_BLOCK;
struct _IO_TIMER;
struct _IO_WORKITEM;
struct _IRP;
struct _KAPC;
struct _KDESCRIPTOR;
struct _KDEVICE_QUEUE;
struct _KDEVICE_QUEUE_ENTRY;
struct _KDPC;
struct _KEVENT;
struct _KFLOATING_SAVE;
struct _KINTERRUPT;
struct _KNODE;
struct _KPCR;
struct _KPRCB;
struct _KPROCESS;
struct _KPROCESSOR_STATE;
struct _KSPECIAL_REGISTERS;
struct _KSPIN_LOCK_QUEUE;
struct _KSYSTEM_TIME;
struct _KTHREAD;
struct _KTIMER;
struct _KTSS64;
struct _KUSER_SHARED_DATA;
struct _LEAP_SECOND_DATA;
struct _LIST_ENTRY;
struct _LOOKASIDE_LIST_EX;
struct _LUID;
struct _LUID_AND_ATTRIBUTES;
struct _M128A;
struct _MAILSLOT_CREATE_PARAMETERS;
struct _MDL;
struct _NAMED_PIPE_CREATE_PARAMETERS;
struct _NPAGED_LOOKASIDE_LIST;
struct _NT_TIB;
struct _OBJECT_DUMP_CONTROL;
struct _OBJECT_HANDLE_INFORMATION;
struct _OBJECT_NAME_INFORMATION;
struct _OBJECT_TYPE;
struct _OBJECT_TYPE_INITIALIZER;
struct _OB_EXTENDED_PARSE_PARAMETERS;
struct _OWNER_ENTRY;
struct _PAGED_LOOKASIDE_LIST;
struct _PCI_BRIDGE;
struct _PCI_BRIDGE_REQUIREMENTS;
struct _PCI_BRIDGE_REQUIREMENT_HINT;
struct _PCI_BRIDGE_WINDOW_REQUIREMENT;
struct _PCI_BUS;
struct _PCI_BUS_FPGA_CONTROL;
struct _PCI_BUS_INTERFACE_STANDARD;
struct _PCI_CAPABILITIES_HEADER;
struct _PCI_CHILDREN_BUSNUM_HINT;
struct _PCI_COMMON_CONFIG;
struct _PCI_D3COLD_AUX_POWER_AND_TIMING_AGGREGATION_INFO;
struct _PCI_D3COLD_AUX_POWER_AND_TIMING_DEVICE_INFO;
struct _PCI_DEVICE;
struct _PCI_DEVICE_INTERRUPT_REQUIREMENT;
struct _PCI_DEVICE_INTERRUPT_RESOURCE;
struct _PCI_DEVICE_USAGE;
struct _PCI_EXPRESS_AER_CAPABILITY;
struct _PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER;
struct _PCI_EXPRESS_L1_PM_SS_CAPABILITY;
struct _PCI_EXPRESS_LTR_CAPABILITY;
struct _PCI_EXPRESS_PTM_CAPABILITY;
struct _PCI_EXPRESS_TPH_REQUESTER_CAPABILITY;
struct _PCI_FPB_ARBITER;
struct _PCI_FPB_CAPABILITY;
struct _PCI_FPB_CAPABILITY_HEADER;
struct _PCI_FPB_FDO;
struct _PCI_FPB_FDO_RESOURCE_ALLOCATION_CONTEXT;
struct _PCI_FPB_MEMORY_RANGE_LIST;
struct _PCI_FPB_MEM_HIGH_VECTOR_CONTROL2_REGISTER;
struct _PCI_FPB_PDO;
struct _PCI_FPB_PDO_RESOURCE;
struct _PCI_FPB_RESOURCE_DESCRIPTOR;
struct _PCI_FPB_VECTOR_ACCESS_DATA_REGISTER;
struct _PCI_HEADER_OPERATIONS;
struct _PCI_HEADER_TYPE_0;
struct _PCI_HEADER_TYPE_1;
struct _PCI_HEADER_TYPE_2;
struct _PCI_HIBERNATE_INFO;
struct _PCI_HOTPLUG_CONTROLLER;
struct _PCI_HOTPLUG_SLOT;
struct _PCI_HPX_INFO;
struct _PCI_RESIZABLE_BAR_INFO;
struct _PCI_ROOT;
struct _PCI_ROOT_BUS_HARDWARE_CAPABILITY;
struct _PCI_ROOT_BUS_OSC_CONTROL_FIELD;
struct _PCI_ROOT_BUS_OSC_SUPPORT_FIELD;
struct _PCI_SAVE_RESTORE_DATA;
struct _PCI_SEGMENT;
struct _PCI_SLOT_NUMBER;
struct _PEB;
struct _PEB_LDR_DATA;
struct _PME_REQUESTOR_ID_BUFFER;
struct _PM_SUPPORT;
struct _POWER_SEQUENCE;
struct _PRIVILEGE_SET;
struct _PROCESSOR_NUMBER;
struct _PS_MITIGATION_AUDIT_OPTIONS_MAP;
struct _PS_MITIGATION_OPTIONS_MAP;
struct _QUAD;
struct _RECORDER_CONFIGURE_PARAMS;
struct _RECORDER_LOG_CREATE_PARAMS;
struct _ROOT_COMPLEX;
struct _RTL_ACTIVATION_CONTEXT_STACK_FRAME;
struct _RTL_AVL_TREE;
struct _RTL_BALANCED_NODE;
struct _RTL_BITMAP;
struct _RTL_CRITICAL_SECTION;
struct _RTL_DRIVE_LETTER_CURDIR;
struct _RTL_DYNAMIC_HASH_TABLE;
struct _RTL_DYNAMIC_HASH_TABLE_CONTEXT;
struct _RTL_DYNAMIC_HASH_TABLE_ENTRY;
struct _RTL_DYNAMIC_HASH_TABLE_ENUMERATOR;
struct _RTL_RANGE;
struct _RTL_RANGE_LIST;
struct _RTL_RB_TREE;
struct _RTL_SPLAY_LINKS;
struct _RTL_USER_PROCESS_PARAMETERS;
struct _SCATTER_GATHER_ELEMENT;
struct _SCATTER_GATHER_LIST;
struct _SCSI_REQUEST_BLOCK;
struct _SECTION_OBJECT_POINTERS;
struct _SECURITY_QUALITY_OF_SERVICE;
struct _SECURITY_SUBJECT_CONTEXT;
struct _SID;
struct _SID_IDENTIFIER_AUTHORITY;
struct _SINGLE_LIST_ENTRY;
struct _SLIST_ENTRY;
struct _STRING;
struct _SWITCH_COMPLEX;
struct _SYSTEM_POWER_STATE_CONTEXT;
struct _TEB;
struct _TEB_ACTIVE_FRAME;
struct _TEB_ACTIVE_FRAME_CONTEXT;
struct _TP_CALLBACK_ENVIRON_V3;
struct _TP_CALLBACK_INSTANCE;
struct _TP_CLEANUP_GROUP;
struct _TP_POOL;
struct _TXN_PARAMETER_BLOCK;
struct _TlgProviderMetadata_t;
struct _TlgProvider_t;
struct _TraceLoggingMetadata_t;
struct _UNICODE_STRING;
struct _UPSTREAM_SWITCHPORT;
struct _VPB;
struct _WAIT_CONTEXT_BLOCK;
struct _WHEA_AER_BRIDGE_DESCRIPTOR;
struct _WHEA_AER_ENDPOINT_DESCRIPTOR;
struct _WHEA_AER_ROOTPORT_DESCRIPTOR;
struct _WHEA_ERROR_PACKET_V2;
struct _WHEA_ERROR_RECORD;
struct _WHEA_ERROR_RECORD_HEADER;
struct _WHEA_ERROR_RECORD_SECTION_DESCRIPTOR;
struct _WHEA_ERROR_SOURCE_DESCRIPTOR;
struct _WHEA_EVENT_LOG_ENTRY;
struct _WHEA_EVENT_LOG_ENTRY_HEADER;
struct _WHEA_GENERIC_ERROR_DESCRIPTOR;
struct _WHEA_GENERIC_ERROR_DESCRIPTOR_V2;
struct _WHEA_IPF_CMC_DESCRIPTOR;
struct _WHEA_IPF_CPE_DESCRIPTOR;
struct _WHEA_IPF_MCA_DESCRIPTOR;
struct _WHEA_NOTIFICATION_DESCRIPTOR;
struct _WHEA_PCIEXPRESS_DEVICE_ID;
struct _WHEA_PCIEXPRESS_ERROR_SECTION;
struct _WHEA_PCI_SLOT_NUMBER;
struct _WHEA_XPF_CMC_DESCRIPTOR;
struct _WHEA_XPF_MCE_DESCRIPTOR;
struct _WHEA_XPF_MC_BANK_DESCRIPTOR;
struct _WHEA_XPF_NMI_DESCRIPTOR;
struct _WORK_QUEUE_ITEM;
struct _WPP_TRACE_CONTROL_BLOCK;
struct _XSAVE_AREA_HEADER;
struct _XSAVE_FORMAT;
struct _XSTATE_CONFIGURATION;
struct _XSTATE_FEATURE;

union _AER_BRIDGE_DESCRIPTOR_FLAGS;
union _AER_ENDPOINT_DESCRIPTOR_FLAGS;
union _AER_ROOTPORT_DESCRIPTOR_FLAGS;
union _KGDTENTRY64;
union _KIDTENTRY64;
union _LARGE_INTEGER;
union _PCI_BRIDGE_RESOURCES;
union _PCI_DEVICE_REQUIREMENTS;
union _PCI_DEVICE_RESOURCES;
union _PCI_EXPRESS_ACS_CONTROL;
union _PCI_EXPRESS_AER_CAPABILITIES;
union _PCI_EXPRESS_CAPABILITIES_REGISTER;
union _PCI_EXPRESS_CORRECTABLE_ERROR_MASK;
union _PCI_EXPRESS_CORRECTABLE_ERROR_STATUS;
union _PCI_EXPRESS_DEVICE_CAPABILITIES_2_REGISTER;
union _PCI_EXPRESS_DEVICE_CAPABILITIES_REGISTER;
union _PCI_EXPRESS_DEVICE_CONTROL_2_REGISTER;
union _PCI_EXPRESS_DEVICE_CONTROL_REGISTER;
union _PCI_EXPRESS_ERROR_SOURCE_ID;
union _PCI_EXPRESS_L1_PM_SS_CAPABILITIES_REGISTER;
union _PCI_EXPRESS_L1_PM_SS_CONTROL_1_REGISTER;
union _PCI_EXPRESS_L1_PM_SS_CONTROL_2_REGISTER;
union _PCI_EXPRESS_LINK_CAPABILITIES_REGISTER;
union _PCI_EXPRESS_LINK_CONTROL_REGISTER;
union _PCI_EXPRESS_LINK_STATUS_REGISTER;
union _PCI_EXPRESS_LTR_MAX_LATENCY_REGISTER;
union _PCI_EXPRESS_PME_REQUESTOR_ID;
union _PCI_EXPRESS_PTM_CAPABILITY_REGISTER;
union _PCI_EXPRESS_PTM_CONTROL_REGISTER;
union _PCI_EXPRESS_ROOT_CONTROL_REGISTER;
union _PCI_EXPRESS_ROOT_ERROR_COMMAND;
union _PCI_EXPRESS_ROOT_ERROR_STATUS;
union _PCI_EXPRESS_SEC_AER_CAPABILITIES;
union _PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_MASK;
union _PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_SEVERITY;
union _PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_STATUS;
union _PCI_EXPRESS_SLOT_CAPABILITIES_REGISTER;
union _PCI_EXPRESS_TPH_REQUESTER_CAPABILITY_REGISTER;
union _PCI_EXPRESS_TPH_REQUESTER_CONTROL_REGISTER;
union _PCI_EXPRESS_TPH_ST_TABLE_ENTRY;
union _PCI_EXPRESS_UNCORRECTABLE_ERROR_MASK;
union _PCI_EXPRESS_UNCORRECTABLE_ERROR_SEVERITY;
union _PCI_EXPRESS_UNCORRECTABLE_ERROR_STATUS;
union _PCI_FPB_CAPABILITIES_REGISTER;
union _PCI_FPB_CAPABILITY_SUPPORT;
union _PCI_FPB_FDO_DYNAMIC_FLAGS;
union _PCI_FPB_FDO_MEMORY_DECODING;
union _PCI_FPB_FDO_RESOURCE;
union _PCI_FPB_FDO_STATIC_FLAGS;
union _PCI_FPB_MEM_HIGH_VECTOR_CONTROL1_REGISTER;
union _PCI_FPB_MEM_LOW_VECTOR_CONTROL_REGISTER;
union _PCI_FPB_PDO_DYNAMIC_FLAGS;
union _PCI_FPB_PDO_STATIC_FLAGS;
union _PCI_FPB_RID_VECTOR_CONTROL1_REGISTER;
union _PCI_FPB_RID_VECTOR_CONTROL2_REGISTER;
union _PCI_FPB_VECTOR_ACCESS_CONTROL_REGISTER;
union _POWER_STATE;
union _SLIST_HEADER;
union _ULARGE_INTEGER;
union _WHEA_ERROR_PACKET_FLAGS;
union _WHEA_ERROR_RECORD_HEADER_FLAGS;
union _WHEA_ERROR_RECORD_HEADER_VALIDBITS;
union _WHEA_ERROR_RECORD_SECTION_DESCRIPTOR_FLAGS;
union _WHEA_ERROR_RECORD_SECTION_DESCRIPTOR_VALIDBITS;
union _WHEA_EVENT_LOG_ENTRY_FLAGS;
union _WHEA_NOTIFICATION_FLAGS;
union _WHEA_PCIEXPRESS_BRIDGE_CONTROL_STATUS;
union _WHEA_PCIEXPRESS_COMMAND_STATUS;
union _WHEA_PCIEXPRESS_ERROR_SECTION_VALIDBITS;
union _WHEA_PCIEXPRESS_VERSION;
union _WHEA_PERSISTENCE_INFO;
union _WHEA_REVISION;
union _WHEA_TIMESTAMP;
union _XPF_MCE_FLAGS;
union _XPF_MC_BANK_FLAGS;

enum BUS_QUERY_ID_TYPE;
enum DEVICE_TEXT_TYPE;
enum DMA_COMPLETION_STATUS;
enum EXPRESS_PME_EVENT_TYPE;
enum HAL_APIC_DESTINATION_MODE;
enum INTERRUPT_CONNECTION_TYPE;
enum JOB_OBJECT_IO_RATE_CONTROL_FLAGS;
enum JOB_OBJECT_NET_RATE_CONTROL_FLAGS;
enum PCI_BUS_WIDTH;
enum PCI_EXPRESS_DEVICE_TYPE;
enum PCI_HOTPLUG_EVENT_TYPE;
enum PCI_HOTPLUG_SLOT_STATE;
enum PCI_INTERRUPT_TYPE;
enum POWER_ACTION;
enum PS_CREATE_STATE;
enum ReplacesCorHdrNumericDefines;
enum SE_WS_APPX_SIGNATURE_ORIGIN;
enum TlgIn_t;
enum TlgOut_t;
enum _ALTERNATIVE_ARCHITECTURE_TYPE;
enum _ARBITER_ACTION;
enum _ARBITER_REQUEST_SOURCE;
enum _ARBITER_RESULT;
enum _D3COLD_LAST_TRANSITION_STATUS;
enum _DEVICE_POWER_STATE;
enum _DEVICE_RELATION_TYPE;
enum _DEVICE_USAGE_NOTIFICATION_TYPE;
enum _DEVICE_WAKE_DEPTH;
enum _DIRECTORY_NOTIFY_INFORMATION_CLASS;
enum _EVENT_INFO_CLASS;
enum _EVENT_TYPE;
enum _EXCEPTION_DISPOSITION;
enum _EXPRESS_PORT_OBFF_CONTROL;
enum _FILE_INFORMATION_CLASS;
enum _FSINFOCLASS;
enum _INTERFACE_TYPE;
enum _INTERLOCKED_RESULT;
enum _IO_ALLOCATION_ACTION;
enum _IO_PRIORITY_HINT;
enum _IO_RATE_CONTROL_TYPE;
enum _IRQ_PRIORITY;
enum _JOBOBJECTINFOCLASS;
enum _KINTERRUPT_MODE;
enum _KINTERRUPT_POLARITY;
enum _KWAIT_REASON;
enum _MEMORY_CACHING_TYPE;
enum _MEMORY_CACHING_TYPE_ORIG;
enum _MODE;
enum _NT_PRODUCT_TYPE;
enum _OB_OPEN_REASON;
enum _PCI_BUS_POWER_REFERENCE_REASONS;
enum _PCI_BUS_POWER_STATES;
enum _PCI_CONVENTIONAL_WAKE_STATES;
enum _PCI_D3COLD_SUPPORT;
enum _PCI_DELAY_TYPE;
enum _PCI_EXPRESS_WAKE_STATES;
enum _PCI_FPB_RESOURCE_TYPE;
enum _PCI_HARDWARE_INTERFACE;
enum _PCI_HOTPLUG_COMMANDTYPE;
enum _PCI_HOTPLUG_SLOT_INTERRUPT;
enum _PCI_OBJECT_STATE;
enum _PCI_ROOT_PME_EVENTS;
enum _PCI_WAKE_IRP_STATE;
enum _POOL_TYPE;
enum _POWER_STATE_TYPE;
enum _PS_ATTRIBUTE_NUM;
enum _PS_MITIGATION_OPTION;
enum _PS_PROTECTED_SIGNER;
enum _PS_PROTECTED_TYPE;
enum _PS_STD_HANDLE_STATE;
enum _PS_WAKE_REASON;
enum _REG_NOTIFY_CLASS;
enum _SECURITY_IMPERSONATION_LEVEL;
enum _SECURITY_OPERATION_CODE;
enum _SYSTEM_POWER_STATE;
enum _SYSTEM_PROCESS_CLASSIFICATION;
enum _TP_CALLBACK_PRIORITY;
enum _TRACE_INFORMATION_CLASS;
enum _TlgBlob_t;
enum _USER_ACTIVITY_PRESENCE;
enum _WHEA_ERROR_PACKET_DATA_FORMAT;
enum _WHEA_ERROR_SEVERITY;
enum _WHEA_ERROR_SOURCE_STATE;
enum _WHEA_ERROR_SOURCE_TYPE;
enum _WHEA_ERROR_TYPE;
enum _WHEA_EVENT_LOG_ENTRY_ID;
enum _WHEA_EVENT_LOG_ENTRY_TYPE;
enum _WHEA_PCIEXPRESS_DEVICE_TYPE;

typedef struct LIST_ENTRY32 {
    ULONG Flink;
    ULONG Blink;
};

typedef struct LIST_ENTRY64 {
    ULONG64 Flink;
    ULONG64 Blink;
};

typedef struct PCI_MSIX_TABLE_ENTRY {
    union _LARGE_INTEGER MessageAddress;
    ULONG MessageData;
    struct {
        ULONG Mask : 1;
        ULONG Reserved : 15;
        ULONG StLower : 8;
        ULONG StUpper : 8;
    } VectorControl;
};

typedef struct POHANDLE__ {
    LONG unused;
};

typedef struct RECORDER_LOG__ {
    LONG unused;
};

typedef struct _ACCESS_REASONS {
    ULONG Data[32];
};

typedef struct _ACCESS_STATE {
    struct _LUID OperationID;
    UCHAR SecurityEvaluated;
    UCHAR GenerateAudit;
    UCHAR GenerateOnClose;
    UCHAR PrivilegesAllocated;
    ULONG Flags;
    ULONG RemainingDesiredAccess;
    ULONG PreviouslyGrantedAccess;
    ULONG OriginalDesiredAccess;
    struct _SECURITY_SUBJECT_CONTEXT SubjectSecurityContext;
    PVOID SecurityDescriptor;
    PVOID AuxData;
    union {
        struct _INITIAL_PRIVILEGE_SET InitialPrivilegeSet;
        struct _PRIVILEGE_SET PrivilegeSet;
    } Privileges;
    UCHAR AuditPrivileges;
    struct _UNICODE_STRING ObjectName;
    struct _UNICODE_STRING ObjectTypeName;
};

typedef struct _ACTIVATION_CONTEXT {
};

typedef struct _ACTIVATION_CONTEXT_DATA {
};

typedef struct _ACTIVATION_CONTEXT_STACK {
    struct _RTL_ACTIVATION_CONTEXT_STACK_FRAME *ActiveFrame;
    struct _LIST_ENTRY FrameListCache;
    ULONG Flags;
    ULONG NextCookieSequenceNumber;
    ULONG StackId;
};

typedef struct _ARBITER_ADD_RESERVED_PARAMETERS {
    struct _DEVICE_OBJECT *ReserveDevice;
};

typedef struct _ARBITER_ALLOCATION_STATE {
    ULONG64 Start;
    ULONG64 End;
    ULONG64 CurrentMinimum;
    ULONG64 CurrentMaximum;
    struct _ARBITER_LIST_ENTRY *Entry;
    struct _ARBITER_ALTERNATIVE *CurrentAlternative;
    ULONG AlternativeCount;
    struct _ARBITER_ALTERNATIVE *Alternatives;
    USHORT Flags;
    UCHAR RangeAttributes;
    UCHAR RangeAvailableAttributes;
    ULONG64 WorkSpace;
};

typedef struct _ARBITER_ALTERNATIVE {
    ULONG64 Minimum;
    ULONG64 Maximum;
    ULONG64 Length;
    ULONG64 Alignment;
    LONG Priority;
    ULONG Flags;
    struct _IO_RESOURCE_DESCRIPTOR *Descriptor;
    ULONG Reserved[3];
};

typedef struct _ARBITER_BOOT_ALLOCATION_PARAMETERS {
    struct _LIST_ENTRY *ArbitrationList;
};

typedef struct _ARBITER_CONFLICT_INFO {
    struct _DEVICE_OBJECT *OwningObject;
    ULONG64 Start;
    ULONG64 End;
};

typedef struct _ARBITER_INSTANCE {
    ULONG Signature;
    struct _KEVENT *MutexEvent;
    PWCHAR Name;
    PWCHAR OrderingName;
    LONG ResourceType;
    struct _RTL_RANGE_LIST *Allocation;
    struct _RTL_RANGE_LIST *PossibleAllocation;
    struct _ARBITER_ORDERING_LIST OrderingList;
    struct _ARBITER_ORDERING_LIST ReservedList;
    LONG ReferenceCount;
    struct _ARBITER_INTERFACE *Interface;
    ULONG AllocationStackMaxSize;
    struct _ARBITER_ALLOCATION_STATE *AllocationStack;
    PLONG UnpackRequirement;
    PLONG PackResource;
    PLONG UnpackResource;
    PLONG ScoreRequirement;
    PLONG TestAllocation;
    PLONG RetestAllocation;
    PLONG CommitAllocation;
    PLONG RollbackAllocation;
    PLONG BootAllocation;
    PLONG QueryArbitrate;
    PLONG QueryConflict;
    PLONG AddReserved;
    PLONG StartArbiter;
    PLONG PreprocessEntry;
    PLONG AllocateEntry;
    PUCHAR GetNextAllocationRange;
    PUCHAR FindSuitableRange;
    PVOID AddAllocation;
    PVOID BacktrackAllocation;
    PUCHAR OverrideConflict;
    PLONG InitializeRangeList;
    PLONG DeleteOwnerRanges;
    UCHAR TransactionInProgress;
    struct _KEVENT *TransactionEvent;
    PVOID Extension;
    struct _DEVICE_OBJECT *BusDeviceObject;
    PVOID ConflictCallbackContext;
    PUCHAR ConflictCallback;
};

typedef struct _ARBITER_INTERFACE {
    USHORT Size;
    USHORT Version;
    PVOID Context;
    PVOID InterfaceReference;
    PVOID InterfaceDereference;
    PLONG ArbiterHandler;
    ULONG Flags;
};

typedef struct _ARBITER_LIST_ENTRY {
    struct _LIST_ENTRY ListEntry;
    ULONG AlternativeCount;
    struct _IO_RESOURCE_DESCRIPTOR *Alternatives;
    struct _DEVICE_OBJECT *PhysicalDeviceObject;
    enum _ARBITER_REQUEST_SOURCE RequestSource;
    ULONG Flags;
    LONG64 WorkSpace;
    enum _INTERFACE_TYPE InterfaceType;
    ULONG SlotNumber;
    ULONG BusNumber;
    struct _CM_PARTIAL_RESOURCE_DESCRIPTOR *Assignment;
    struct _IO_RESOURCE_DESCRIPTOR *SelectedAlternative;
    enum _ARBITER_RESULT Result;
};

typedef struct _ARBITER_ORDERING {
    ULONG64 Start;
    ULONG64 End;
};

typedef struct _ARBITER_ORDERING_LIST {
    USHORT Count;
    USHORT Maximum;
    struct _ARBITER_ORDERING *Orderings;
};

typedef struct _ARBITER_PARAMETERS {
    union {
        struct _ARBITER_TEST_ALLOCATION_PARAMETERS TestAllocation;
        struct _ARBITER_RETEST_ALLOCATION_PARAMETERS RetestAllocation;
        struct _ARBITER_BOOT_ALLOCATION_PARAMETERS BootAllocation;
        struct _ARBITER_QUERY_ALLOCATED_RESOURCES_PARAMETERS QueryAllocatedResources;
        struct _ARBITER_QUERY_CONFLICT_PARAMETERS QueryConflict;
        struct _ARBITER_QUERY_ARBITRATE_PARAMETERS QueryArbitrate;
        struct _ARBITER_ADD_RESERVED_PARAMETERS AddReserved;
    } Parameters;
};

typedef struct _ARBITER_QUERY_ALLOCATED_RESOURCES_PARAMETERS {
    struct _CM_PARTIAL_RESOURCE_LIST **AllocatedResources;
};

typedef struct _ARBITER_QUERY_ARBITRATE_PARAMETERS {
    struct _LIST_ENTRY *ArbitrationList;
};

typedef struct _ARBITER_QUERY_CONFLICT_PARAMETERS {
    struct _DEVICE_OBJECT *PhysicalDeviceObject;
    struct _IO_RESOURCE_DESCRIPTOR *ConflictingResource;
    PULONG ConflictCount;
    struct _ARBITER_CONFLICT_INFO **Conflicts;
};

typedef struct _ARBITER_RETEST_ALLOCATION_PARAMETERS {
    struct _LIST_ENTRY *ArbitrationList;
    ULONG AllocateFromCount;
    struct _CM_PARTIAL_RESOURCE_DESCRIPTOR *AllocateFrom;
};

typedef struct _ARBITER_TEST_ALLOCATION_PARAMETERS {
    struct _LIST_ENTRY *ArbitrationList;
    ULONG AllocateFromCount;
    struct _CM_PARTIAL_RESOURCE_DESCRIPTOR *AllocateFrom;
};

typedef struct _ASSEMBLY_STORAGE_MAP {
};

typedef struct _AUX_ACCESS_DATA {
    struct _PRIVILEGE_SET *PrivilegesUsed;
    struct _GENERIC_MAPPING GenericMapping;
    ULONG AccessesToAudit;
    ULONG MaximumAuditMask;
    struct _GUID TransactionId;
    PVOID NewSecurityDescriptor;
    PVOID ExistingSecurityDescriptor;
    PVOID ParentSecurityDescriptor;
    PVOID DeRefSecurityDescriptor;
    PVOID SDLock;
    struct _ACCESS_REASONS AccessReasons;
    UCHAR GenerateStagingEvents;
};

typedef struct _CLIENT_ID {
    PVOID UniqueProcess;
    PVOID UniqueThread;
};

typedef struct _CM_FULL_RESOURCE_DESCRIPTOR {
    enum _INTERFACE_TYPE InterfaceType;
    ULONG BusNumber;
    struct _CM_PARTIAL_RESOURCE_LIST PartialResourceList;
};

typedef struct _CM_PARTIAL_RESOURCE_DESCRIPTOR {
    UCHAR Type;
    UCHAR ShareDisposition;
    USHORT Flags;
    union {
        struct {
            union _LARGE_INTEGER Start;
            ULONG Length;
        } Generic;
        struct {
            union _LARGE_INTEGER Start;
            ULONG Length;
        } Port;
        struct {
            USHORT Level;
            USHORT Group;
            ULONG Vector;
            ULONG64 Affinity;
        } Interrupt;
        struct {
            struct {
                USHORT Group;
                USHORT MessageCount;
                ULONG Vector;
                ULONG64 Affinity;
            } Raw;
            struct {
                USHORT Level;
                USHORT Group;
                ULONG Vector;
                ULONG64 Affinity;
            } Translated;
        } MessageInterrupt;
        struct {
            union _LARGE_INTEGER Start;
            ULONG Length;
        } Memory;
        struct {
            ULONG Channel;
            ULONG Port;
            ULONG Reserved1;
        } Dma;
        struct {
            ULONG Channel;
            ULONG RequestLine;
            UCHAR TransferWidth;
            UCHAR Reserved1;
            UCHAR Reserved2;
            UCHAR Reserved3;
        } DmaV3;
        struct {
            ULONG Data[3];
        } DevicePrivate;
        struct {
            ULONG Start;
            ULONG Length;
            ULONG Reserved;
        } BusNumber;
        struct {
            ULONG DataSize;
            ULONG Reserved1;
            ULONG Reserved2;
        } DeviceSpecificData;
        struct {
            union _LARGE_INTEGER Start;
            ULONG Length40;
        } Memory40;
        struct {
            union _LARGE_INTEGER Start;
            ULONG Length48;
        } Memory48;
        struct {
            union _LARGE_INTEGER Start;
            ULONG Length64;
        } Memory64;
        struct {
            UCHAR Class;
            UCHAR Type;
            UCHAR Reserved1;
            UCHAR Reserved2;
            ULONG IdLowPart;
            ULONG IdHighPart;
        } Connection;
    } u;
};

typedef struct _CM_PARTIAL_RESOURCE_LIST {
    USHORT Version;
    USHORT Revision;
    ULONG Count;
    struct _CM_PARTIAL_RESOURCE_DESCRIPTOR PartialDescriptors[1];
};

typedef struct _CM_RESOURCE_LIST {
    ULONG Count;
    struct _CM_FULL_RESOURCE_DESCRIPTOR List[1];
};

typedef struct _COMPRESSED_DATA_INFO {
    USHORT CompressionFormatAndEngine;
    UCHAR CompressionUnitShift;
    UCHAR ChunkShift;
    UCHAR ClusterShift;
    UCHAR Reserved;
    USHORT NumberOfChunks;
    ULONG CompressedChunkSizes[1];
};

typedef struct _CONTEXT {
    ULONG64 P1Home;
    ULONG64 P2Home;
    ULONG64 P3Home;
    ULONG64 P4Home;
    ULONG64 P5Home;
    ULONG64 P6Home;
    ULONG ContextFlags;
    ULONG MxCsr;
    USHORT SegCs;
    USHORT SegDs;
    USHORT SegEs;
    USHORT SegFs;
    USHORT SegGs;
    USHORT SegSs;
    ULONG EFlags;
    ULONG64 Dr0;
    ULONG64 Dr1;
    ULONG64 Dr2;
    ULONG64 Dr3;
    ULONG64 Dr6;
    ULONG64 Dr7;
    ULONG64 Rax;
    ULONG64 Rcx;
    ULONG64 Rdx;
    ULONG64 Rbx;
    ULONG64 Rsp;
    ULONG64 Rbp;
    ULONG64 Rsi;
    ULONG64 Rdi;
    ULONG64 R8;
    ULONG64 R9;
    ULONG64 R10;
    ULONG64 R11;
    ULONG64 R12;
    ULONG64 R13;
    ULONG64 R14;
    ULONG64 R15;
    ULONG64 Rip;
    struct _XSAVE_FORMAT FltSave;
    struct _M128A Header[2];
    struct _M128A Legacy[8];
    struct _M128A Xmm0;
    struct _M128A Xmm1;
    struct _M128A Xmm2;
    struct _M128A Xmm3;
    struct _M128A Xmm4;
    struct _M128A Xmm5;
    struct _M128A Xmm6;
    struct _M128A Xmm7;
    struct _M128A Xmm8;
    struct _M128A Xmm9;
    struct _M128A Xmm10;
    struct _M128A Xmm11;
    struct _M128A Xmm12;
    struct _M128A Xmm13;
    struct _M128A Xmm14;
    struct _M128A Xmm15;
    struct _M128A VectorRegister[26];
    ULONG64 VectorControl;
    ULONG64 DebugControl;
    ULONG64 LastBranchToRip;
    ULONG64 LastBranchFromRip;
    ULONG64 LastExceptionToRip;
    ULONG64 LastExceptionFromRip;
};

typedef struct _CONTROL_DEVICE_EXTENSION {
    ULONG Signature;
    struct _KEVENT ProxyDeviceLock;
    ULONG ByteSize;
    PWCHAR MultiSzProxyDevicePath;
};

typedef struct _CURDIR {
    struct _UNICODE_STRING DosPath;
    PVOID Handle;
};

typedef struct _CUSTOM_SYSTEM_EVENT_TRIGGER_CONFIG {
    ULONG Size;
    PWCHAR TriggerId;
};

typedef struct _D3COLD_SUPPORT_INTERFACE {
    USHORT Size;
    USHORT Version;
    PVOID Context;
    PVOID InterfaceReference;
    PVOID InterfaceDereference;
    PVOID SetD3ColdSupport;
    PLONG GetIdleWakeInfo;
    PLONG GetD3ColdCapability;
    PLONG GetBusDriverD3ColdSupport;
    PVOID GetLastTransitionStatus;
};

typedef struct _DEVICE_CAPABILITIES {
    USHORT Size;
    USHORT Version;
    ULONG DeviceD1 : 1;
    ULONG DeviceD2 : 1;
    ULONG LockSupported : 1;
    ULONG EjectSupported : 1;
    ULONG Removable : 1;
    ULONG DockDevice : 1;
    ULONG UniqueID : 1;
    ULONG SilentInstall : 1;
    ULONG RawDeviceOK : 1;
    ULONG SurpriseRemovalOK : 1;
    ULONG WakeFromD0 : 1;
    ULONG WakeFromD1 : 1;
    ULONG WakeFromD2 : 1;
    ULONG WakeFromD3 : 1;
    ULONG HardwareDisabled : 1;
    ULONG NonDynamic : 1;
    ULONG WarmEjectSupported : 1;
    ULONG NoDisplayInUI : 1;
    ULONG Reserved1 : 1;
    ULONG WakeFromInterrupt : 1;
    ULONG SecureDevice : 1;
    ULONG ChildOfVgaEnabledBridge : 1;
    ULONG DecodeIoOnBoot : 1;
    ULONG Reserved : 9;
    ULONG Address;
    ULONG UINumber;
    enum _DEVICE_POWER_STATE DeviceState[7];
    enum _SYSTEM_POWER_STATE SystemWake;
    enum _DEVICE_POWER_STATE DeviceWake;
    ULONG D1Latency;
    ULONG D2Latency;
    ULONG D3Latency;
};

typedef struct _DEVICE_OBJECT {
    SHORT Type;
    USHORT Size;
    LONG ReferenceCount;
    struct _DRIVER_OBJECT *DriverObject;
    struct _DEVICE_OBJECT *NextDevice;
    struct _DEVICE_OBJECT *AttachedDevice;
    struct _IRP *CurrentIrp;
    struct _IO_TIMER *Timer;
    ULONG Flags;
    ULONG Characteristics;
    struct _VPB *Vpb;
    PVOID DeviceExtension;
    ULONG DeviceType;
    CHAR StackSize;
    union {
        struct _LIST_ENTRY ListEntry;
        struct _WAIT_CONTEXT_BLOCK Wcb;
    } Queue;
    ULONG AlignmentRequirement;
    struct _KDEVICE_QUEUE DeviceQueue;
    struct _KDPC Dpc;
    ULONG ActiveThreadCount;
    PVOID SecurityDescriptor;
    struct _KEVENT DeviceLock;
    USHORT SectorSize;
    USHORT Spare1;
    struct _DEVOBJ_EXTENSION *DeviceObjectExtension;
    PVOID Reserved;
};

typedef struct _DEVICE_OBJECT_POWER_EXTENSION {
};

typedef struct _DEVOBJ_EXTENSION {
    SHORT Type;
    USHORT Size;
    struct _DEVICE_OBJECT *DeviceObject;
    ULONG PowerFlags;
    struct _DEVICE_OBJECT_POWER_EXTENSION *Dope;
    ULONG ExtensionFlags;
    PVOID DeviceNode;
    struct _DEVICE_OBJECT *AttachedTo;
    LONG StartIoCount;
    LONG StartIoKey;
    ULONG StartIoFlags;
    struct _VPB *Vpb;
    PVOID DependencyNode;
    PVOID InterruptContext;
    PVOID VerifierContext;
};

typedef struct _DISPATCHER_HEADER {
    LONG Lock;
    LONG LockNV;
    UCHAR Type;
    UCHAR Signalling;
    UCHAR Size;
    UCHAR Reserved1;
    UCHAR TimerType;
    UCHAR TimerControlFlags;
    UCHAR Absolute : 1;
    UCHAR Wake : 1;
    UCHAR EncodedTolerableDelay : 6;
    UCHAR Hand;
    UCHAR TimerMiscFlags;
    UCHAR Index : 6;
    UCHAR Inserted : 1;
    UCHAR Expired : 1;
    UCHAR Timer2Type;
    UCHAR Timer2Flags;
    UCHAR Timer2Inserted : 1;
    UCHAR Timer2Expiring : 1;
    UCHAR Timer2CancelPending : 1;
    UCHAR Timer2SetPending : 1;
    UCHAR Timer2Running : 1;
    UCHAR Timer2Disabled : 1;
    UCHAR Timer2ReservedFlags : 2;
    UCHAR Timer2ComponentId;
    UCHAR Timer2RelativeId;
    UCHAR QueueType;
    UCHAR QueueControlFlags;
    UCHAR Abandoned : 1;
    UCHAR DisableIncrement : 1;
    UCHAR QueueReservedControlFlags : 6;
    UCHAR QueueSize;
    UCHAR QueueReserved;
    UCHAR ThreadType;
    UCHAR ThreadReserved;
    UCHAR ThreadControlFlags;
    UCHAR CycleProfiling : 1;
    UCHAR CounterProfiling : 1;
    UCHAR GroupScheduling : 1;
    UCHAR AffinitySet : 1;
    UCHAR Tagged : 1;
    UCHAR EnergyProfiling : 1;
    UCHAR SchedulerAssist : 1;
    UCHAR ThreadReservedControlFlags : 1;
    UCHAR DebugActive;
    UCHAR ActiveDR7 : 1;
    UCHAR Instrumented : 1;
    UCHAR Minimal : 1;
    UCHAR Reserved4 : 3;
    UCHAR UmsScheduled : 1;
    UCHAR UmsPrimary : 1;
    UCHAR MutantType;
    UCHAR MutantSize;
    UCHAR DpcActive;
    UCHAR MutantReserved;
    LONG SignalState;
    struct _LIST_ENTRY WaitListHead;
};

typedef struct _DMA_ADAPTER {
    USHORT Version;
    USHORT Size;
    struct _DMA_OPERATIONS *DmaOperations;
};

typedef struct _DMA_ADAPTER_INFO {
    ULONG Version;
    struct _DMA_ADAPTER_INFO_V1 V1;
};

typedef struct _DMA_ADAPTER_INFO_V1 {
    ULONG ReadDmaCounterAvailable;
    ULONG ScatterGatherLimit;
    ULONG DmaAddressWidth;
    ULONG Flags;
    ULONG MinimumTransferUnit;
};

typedef struct _DMA_OPERATIONS {
    ULONG Size;
    PVOID PutDmaAdapter;
    PVOID *AllocateCommonBuffer;
    PVOID FreeCommonBuffer;
    PLONG AllocateAdapterChannel;
    PUCHAR FlushAdapterBuffers;
    PVOID FreeAdapterChannel;
    PVOID FreeMapRegisters;
    union _LARGE_INTEGER *MapTransfer;
    PULONG GetDmaAlignment;
    PULONG ReadDmaCounter;
    PLONG GetScatterGatherList;
    PVOID PutScatterGatherList;
    PLONG CalculateScatterGatherList;
    PLONG BuildScatterGatherList;
    PLONG BuildMdlFromScatterGatherList;
    PLONG GetDmaAdapterInfo;
    PLONG GetDmaTransferInfo;
    PLONG InitializeDmaTransferContext;
    PVOID *AllocateCommonBufferEx;
    PLONG AllocateAdapterChannelEx;
    PLONG ConfigureAdapterChannel;
    PUCHAR CancelAdapterChannel;
    PLONG MapTransferEx;
    PLONG GetScatterGatherListEx;
    PLONG BuildScatterGatherListEx;
    PLONG FlushAdapterBuffersEx;
    PVOID FreeAdapterObject;
    PLONG CancelMappedTransfer;
    PLONG AllocateDomainCommonBuffer;
    PLONG FlushDmaBuffer;
    PLONG JoinDmaDomain;
    PLONG LeaveDmaDomain;
    PVOID *GetDmaDomain;
    PVOID *AllocateCommonBufferWithBounds;
};

typedef struct _DMA_TRANSFER_INFO {
    ULONG Version;
    struct _DMA_TRANSFER_INFO_V1 V1;
    struct _DMA_TRANSFER_INFO_V2 V2;
};

typedef struct _DMA_TRANSFER_INFO_V1 {
    ULONG MapRegisterCount;
    ULONG ScatterGatherElementCount;
    ULONG ScatterGatherListSize;
};

typedef struct _DMA_TRANSFER_INFO_V2 {
    ULONG MapRegisterCount;
    ULONG ScatterGatherElementCount;
    ULONG ScatterGatherListSize;
    ULONG LogicalPageCount;
};

typedef struct _DOWNSTREAM_SWITCHPORT {
    struct _EXPRESS_BRIDGE *RootPortBridge;
    struct _SWITCH_COMPLEX *SwitchComplex;
    struct _KINTERRUPT *InterruptObject;
    UCHAR UpstreamLinkL0sL1Override;
};

typedef struct _DRIVER_EXTENSION {
    struct _DRIVER_OBJECT *DriverObject;
    PLONG AddDevice;
    ULONG Count;
    struct _UNICODE_STRING ServiceKeyName;
};

typedef struct _DRIVER_OBJECT {
    SHORT Type;
    SHORT Size;
    struct _DEVICE_OBJECT *DeviceObject;
    ULONG Flags;
    PVOID DriverStart;
    ULONG DriverSize;
    PVOID DriverSection;
    struct _DRIVER_EXTENSION *DriverExtension;
    struct _UNICODE_STRING DriverName;
    struct _UNICODE_STRING *HardwareDatabase;
    struct _FAST_IO_DISPATCH *FastIoDispatch;
    PLONG DriverInit;
    PVOID DriverStartIo;
    PVOID DriverUnload;
    PLONG MajorFunction[28];
};

typedef struct _ECP_LIST {
};

typedef struct _EJOB {
};

typedef struct _EPROCESS {
};

typedef struct _ERESOURCE {
    struct _LIST_ENTRY SystemResourcesList;
    struct _OWNER_ENTRY *OwnerTable;
    SHORT ActiveCount;
    USHORT Flag;
    UCHAR ReservedLowFlags;
    UCHAR WaiterPriority;
    PVOID SharedWaiters;
    PVOID ExclusiveWaiters;
    struct _OWNER_ENTRY OwnerEntry;
    ULONG ActiveEntries;
    ULONG ContentionCount;
    ULONG NumberOfSharedWaiters;
    ULONG NumberOfExclusiveWaiters;
    PVOID Reserved2;
    PVOID Address;
    ULONG64 CreatorBackTraceIndex;
    ULONG64 SpinLock;
};

typedef struct _ETHREAD {
};

typedef struct _EVENT_DATA_DESCRIPTOR {
    ULONG64 Ptr;
    ULONG Size;
    ULONG Reserved;
    UCHAR Type;
    UCHAR Reserved1;
    USHORT Reserved2;
};

typedef struct _EVENT_DESCRIPTOR {
    USHORT Id;
    UCHAR Version;
    UCHAR Channel;
    UCHAR Level;
    UCHAR Opcode;
    USHORT Task;
    ULONG64 Keyword;
};

typedef struct _EVENT_FILTER_DESCRIPTOR {
    ULONG64 Ptr;
    ULONG Size;
    ULONG Type;
};

typedef struct _EXCEPTION_RECORD {
    LONG ExceptionCode;
    ULONG ExceptionFlags;
    struct _EXCEPTION_RECORD *ExceptionRecord;
    PVOID ExceptionAddress;
    ULONG NumberParameters;
    ULONG64 ExceptionInformation[15];
};

typedef struct _EXCEPTION_REGISTRATION_RECORD {
    struct _EXCEPTION_REGISTRATION_RECORD *Next;
    enum _EXCEPTION_DISPOSITION *Handler;
};

typedef struct _EXPRESS_BRIDGE {
    enum PCI_EXPRESS_DEVICE_TYPE BridgeType;
    struct _PCI_BRIDGE *PciBridge;
    struct _ROOT_COMPLEX *RootComplex;
    struct _EXPRESS_BRIDGE *Parent;
    PVOID InterfaceDereference;
    PVOID GetPowerParameters;
    PVOID AriForwardingEnable;
    PVOID ObffControl;
    PVOID SetLtrEnable;
    struct _EXPRESS_BRIDGE *Sibling;
    union _PCI_EXPRESS_CAPABILITIES_REGISTER ExpressCapabilities;
    USHORT AerCapability;
    USHORT Reserved;
    UCHAR AriForwardingSupported;
    UCHAR AriForwardingEnabled;
    USHORT AcsCapability;
    UCHAR AcsNotNeeded;
    UCHAR Reserved1;
    USHORT AcsEnableCount[7];
    USHORT AtsCapability;
    ULONG WheaInitialized;
    struct _WHEA_ERROR_SOURCE_DESCRIPTOR ErrorSource;
    union _PCI_EXPRESS_LTR_MAX_LATENCY_REGISTER UpstreamLatency;
    enum _EXPRESS_PORT_OBFF_CONTROL ObffConfiguration;
    USHORT ThunderboltCapability;
    USHORT PhysicalSlotNumber;
    USHORT PtmCapability;
    struct _PCI_EXPRESS_PTM_CAPABILITY PtmCapabilityBlock;
    struct _EXPRESS_BRIDGE *PtmContext;
    ULONG PtmRefCount;
    UCHAR ForceLowPowerLinks;
    UCHAR AspmPolicy;
    struct _KEVENT AspmLock;
    struct _KTIMER HotPlugCommandTimer;
    struct _KDPC HotPlugCommandDpc;
    struct _IO_WORKITEM *HotPlugWorkItem;
    struct _HOTPLUG_WORKER_PARAMETERS HotPlugWorkerParameters;
    struct {
        struct _EXPRESS_LINK ExpressLink;
        UCHAR HotPlugCapable;
        struct _PCI_HOTPLUG_CONTROLLER *HotPlugController;
        LONG InterruptsEnabled;
        ULONG64 InterruptStateLock;
        LONG DelegatedWorkItems;
        ULONG RegistrantsForAspmCallback;
        PVOID AspmPolicyHandle;
        PVOID AspmOverrideHandle;
        UCHAR AspmL0sOverride;
        UCHAR AspmL1Override;
        ULONG AspmOverrideFlags;
        UCHAR InterruptConnected;
        ULONG InterruptConnectVersion;
        union {
            struct {
                USHORT MaxPayloadSize;
                USHORT ReadCompletionBoundary;
                union _PCI_EXPRESS_ROOT_CONTROL_REGISTER RootControl;
                PVOID ConnectionContext;
                ULONG64 MessageRoutineSpinLock;
                struct _KEVENT PtmLock;
                UCHAR EnableInterruptsOnS0Callback;
                UCHAR OnPmeList;
                struct _LIST_ENTRY PmeListEntry;
                enum EXPRESS_PME_EVENT_TYPE PmeEventType;
                struct _PME_REQUESTOR_ID_BUFFER PmeRequestors;
                union _PCI_EXPRESS_ROOT_ERROR_COMMAND RootErrorCommand;
                union _PCI_EXPRESS_ROOT_ERROR_STATUS RootErrorStatus;
                union _PCI_EXPRESS_ERROR_SOURCE_ID ErrorSourceId;
            } RootPort;
            struct _DOWNSTREAM_SWITCHPORT SwitchPort;
        } u;
    } Downstream;
    struct _UPSTREAM_SWITCHPORT UpstreamSwitchPort;
};

typedef struct _EXPRESS_COMPATIBILITY_PORT {
    enum PCI_EXPRESS_DEVICE_TYPE DeviceType;
    struct _PCI_DEVICE *Device;
    union _PCI_EXPRESS_DEVICE_CONTROL_REGISTER DeviceControl;
    union _PCI_EXPRESS_DEVICE_CAPABILITIES_REGISTER DeviceCapabilities;
    UCHAR ExpressLinkValid;
    union _PCI_EXPRESS_LINK_CAPABILITIES_REGISTER LinkCapabilities;
    union _PCI_EXPRESS_LINK_CONTROL_REGISTER LinkControl;
    union _PCI_EXPRESS_LINK_STATUS_REGISTER LinkStatus;
    ULONG BaseVersion11OrGreater : 1;
    USHORT AerCapability;
    USHORT ThunderboltCapability;
    struct _PCI_RESIZABLE_BAR_INFO ResizableBar;
};

typedef struct _EXPRESS_ERROR_PACKET {
    struct _WHEA_ERROR_PACKET_V2 Header;
    struct _WHEA_PCIEXPRESS_ERROR_SECTION PciExpressError;
};

typedef struct _EXPRESS_LINK {
    struct _EXPRESS_LINK *TargetLink;
    union _PCI_EXPRESS_LINK_CONTROL_REGISTER LinkControl;
    union _PCI_EXPRESS_LINK_CAPABILITIES_REGISTER LinkCapabilities;
    union _PCI_EXPRESS_LINK_STATUS_REGISTER LinkStatus;
    UCHAR L0sSupported;
    UCHAR L1Supported;
    UCHAR L0sEnabled;
    UCHAR L1Enabled;
    ULONG L0sExitLatencyLow;
    ULONG L0sExitLatencyHigh;
    ULONG L1ExitLatencyLow;
    ULONG L1ExitLatencyHigh;
};

typedef struct _EXPRESS_PORT {
    enum PCI_EXPRESS_DEVICE_TYPE DeviceType;
    struct _PCI_DEVICE *Device;
    struct _ROOT_COMPLEX *RootComplex;
    struct _EXPRESS_BRIDGE *RootPortBridge;
    struct _EXPRESS_BRIDGE *Parent;
    union _PCI_EXPRESS_CAPABILITIES_REGISTER ExpressCapabilities;
    union _PCI_EXPRESS_DEVICE_CONTROL_REGISTER DeviceControl;
    union _PCI_EXPRESS_DEVICE_CONTROL_REGISTER OldDeviceControl;
    union _PCI_EXPRESS_DEVICE_CONTROL_2_REGISTER DeviceControl2;
    union _PCI_EXPRESS_DEVICE_CAPABILITIES_REGISTER DeviceCapabilities;
    union _PCI_EXPRESS_DEVICE_CAPABILITIES_2_REGISTER DeviceCapabilities2;
    union _PCI_EXPRESS_SLOT_CAPABILITIES_REGISTER SlotCapabilities;
    struct _EXPRESS_PORT *Sibling;
    struct _EXPRESS_LINK *ExpressLink;
    ULONG AcceptableL0sLatency;
    ULONG AcceptableL1Latency;
    ULONG ComputedL0sLatency;
    ULONG ComputedL1Latency;
    ULONG BaseVersion11OrGreater : 1;
    ULONG RegisteredForAspmCallback : 1;
    ULONG SvmEnabled : 1;
    USHORT SerialNumberCapability;
    ULONG64 SerialNumber;
    USHORT AerCapability;
    struct _PCI_EXPRESS_AER_CAPABILITY AerCapabilityBlock;
    ULONG NextAriFunctionNumber;
    USHORT AriCapability;
    USHORT AcsCapability;
    union _PCI_EXPRESS_ACS_CONTROL AcsControl;
    USHORT AtsCapability;
    USHORT PasidCapability;
    USHORT PriCapability;
    USHORT PtmCapability;
    struct _PCI_EXPRESS_PTM_CAPABILITY PtmCapabilityBlock;
    PLONG HalDevicePowerTransCallback;
    PVOID HalDevicePowerTransCallbackContext;
    USHORT VcCapability;
    USHORT SriovCapability;
    USHORT FirstVFOffset;
    USHORT VFStride;
    USHORT InitialVFs;
    USHORT TotalVFs;
    USHORT NumVFs;
    UCHAR EnableSriovDecodes;
    UCHAR SriovEnabled;
    ULONG ProbedVfBars[6];
    struct _EXPRESS_ERROR_PACKET WheaErrorPacket;
    struct _WHEA_ERROR_SOURCE_DESCRIPTOR ErrorSource;
    USHORT TphRequesterCapability;
    UCHAR TphRequesterCapabilitySaved;
    struct _PCI_EXPRESS_TPH_REQUESTER_CAPABILITY TphRequesterCapabilityBlock;
    union _PCI_EXPRESS_TPH_ST_TABLE_ENTRY *TphSteeringTags;
    enum _EXPRESS_PORT_OBFF_CONTROL Obff;
    USHORT LtrCapability;
    UCHAR LtrCapabilitySaved;
    struct _PCI_EXPRESS_LTR_CAPABILITY LtrCapabilityBlock;
    union _PCI_EXPRESS_LTR_MAX_LATENCY_REGISTER LatencyForDownstreamEndpoints;
    USHORT ThunderboltCapability;
    USHORT L1PmSsCapability;
    UCHAR L1PmSsCapabilitySaved;
    struct _PCI_EXPRESS_L1_PM_SS_CAPABILITY L1PmSsCapabilityBlock;
    struct _PCI_RESIZABLE_BAR_INFO ResizableBar;
    ULONG VcSaveSize;
    PUCHAR VcSaveArea;
    ULONG VcCapabilitySaved : 1;
    ULONG AcsCapabilitySaved : 1;
    ULONG PtmCapabilitySaved : 1;
    ULONG Reserved : 29;
    ULONG FlagsAsULONG;
};

typedef struct _EXT_DELETE_PARAMETERS {
    ULONG Version;
    ULONG Reserved;
    PVOID DeleteCallback;
    PVOID DeleteContext;
};

typedef struct _EXT_SET_PARAMETERS_V0 {
    ULONG Version;
    ULONG Reserved;
    LONG64 NoWakeTolerance;
};

typedef struct _EX_PUSH_LOCK {
    ULONG64 Locked : 1;
    ULONG64 Waiting : 1;
    ULONG64 Waking : 1;
    ULONG64 MultipleShared : 1;
    ULONG64 Shared : 60;
    ULONG64 Value;
    PVOID Ptr;
};

typedef struct _FAST_IO_DISPATCH {
    ULONG SizeOfFastIoDispatch;
    PUCHAR FastIoCheckIfPossible;
    PUCHAR FastIoRead;
    PUCHAR FastIoWrite;
    PUCHAR FastIoQueryBasicInfo;
    PUCHAR FastIoQueryStandardInfo;
    PUCHAR FastIoLock;
    PUCHAR FastIoUnlockSingle;
    PUCHAR FastIoUnlockAll;
    PUCHAR FastIoUnlockAllByKey;
    PUCHAR FastIoDeviceControl;
    PVOID AcquireFileForNtCreateSection;
    PVOID ReleaseFileForNtCreateSection;
    PVOID FastIoDetachDevice;
    PUCHAR FastIoQueryNetworkOpenInfo;
    PLONG AcquireForModWrite;
    PUCHAR MdlRead;
    PUCHAR MdlReadComplete;
    PUCHAR PrepareMdlWrite;
    PUCHAR MdlWriteComplete;
    PUCHAR FastIoReadCompressed;
    PUCHAR FastIoWriteCompressed;
    PUCHAR MdlReadCompleteCompressed;
    PUCHAR MdlWriteCompleteCompressed;
    PUCHAR FastIoQueryOpen;
    PLONG ReleaseForModWrite;
    PLONG AcquireForCcFlush;
    PLONG ReleaseForCcFlush;
};

typedef struct _FAST_MUTEX {
    LONG Count;
    PVOID Owner;
    ULONG Contention;
    struct _KEVENT Event;
    ULONG OldIrql;
};

typedef struct _FILE_BASIC_INFORMATION {
    union _LARGE_INTEGER CreationTime;
    union _LARGE_INTEGER LastAccessTime;
    union _LARGE_INTEGER LastWriteTime;
    union _LARGE_INTEGER ChangeTime;
    ULONG FileAttributes;
};

typedef struct _FILE_NETWORK_OPEN_INFORMATION {
    union _LARGE_INTEGER CreationTime;
    union _LARGE_INTEGER LastAccessTime;
    union _LARGE_INTEGER LastWriteTime;
    union _LARGE_INTEGER ChangeTime;
    union _LARGE_INTEGER AllocationSize;
    union _LARGE_INTEGER EndOfFile;
    ULONG FileAttributes;
};

typedef struct _FILE_OBJECT {
    SHORT Type;
    SHORT Size;
    struct _DEVICE_OBJECT *DeviceObject;
    struct _VPB *Vpb;
    PVOID FsContext;
    PVOID FsContext2;
    struct _SECTION_OBJECT_POINTERS *SectionObjectPointer;
    PVOID PrivateCacheMap;
    LONG FinalStatus;
    struct _FILE_OBJECT *RelatedFileObject;
    UCHAR LockOperation;
    UCHAR DeletePending;
    UCHAR ReadAccess;
    UCHAR WriteAccess;
    UCHAR DeleteAccess;
    UCHAR SharedRead;
    UCHAR SharedWrite;
    UCHAR SharedDelete;
    ULONG Flags;
    struct _UNICODE_STRING FileName;
    union _LARGE_INTEGER CurrentByteOffset;
    ULONG Waiters;
    ULONG Busy;
    PVOID LastLock;
    struct _KEVENT Lock;
    struct _KEVENT Event;
    struct _IO_COMPLETION_CONTEXT *CompletionContext;
    ULONG64 IrpListLock;
    struct _LIST_ENTRY IrpList;
    PVOID FileObjectExtension;
};

typedef struct _FILE_STANDARD_INFORMATION {
    union _LARGE_INTEGER AllocationSize;
    union _LARGE_INTEGER EndOfFile;
    ULONG NumberOfLinks;
    UCHAR DeletePending;
    UCHAR Directory;
};

typedef struct _FLS_CALLBACK_INFO {
};

typedef struct _GDI_TEB_BATCH {
    ULONG Offset : 31;
    ULONG HasRenderingCommand : 1;
    ULONG64 HDC;
    ULONG Buffer[310];
};

typedef struct _GENERAL_LOOKASIDE {
    union _SLIST_HEADER ListHead;
    struct _SINGLE_LIST_ENTRY SingleListHead;
    USHORT Depth;
    USHORT MaximumDepth;
    ULONG TotalAllocates;
    ULONG AllocateMisses;
    ULONG AllocateHits;
    ULONG TotalFrees;
    ULONG FreeMisses;
    ULONG FreeHits;
    enum _POOL_TYPE Type;
    ULONG Tag;
    ULONG Size;
    PVOID *AllocateEx;
    PVOID *Allocate;
    PVOID FreeEx;
    PVOID Free;
    struct _LIST_ENTRY ListEntry;
    ULONG LastTotalAllocates;
    ULONG LastAllocateMisses;
    ULONG LastAllocateHits;
    ULONG Future[2];
};

typedef struct _GENERAL_LOOKASIDE_POOL {
    union _SLIST_HEADER ListHead;
    struct _SINGLE_LIST_ENTRY SingleListHead;
    USHORT Depth;
    USHORT MaximumDepth;
    ULONG TotalAllocates;
    ULONG AllocateMisses;
    ULONG AllocateHits;
    ULONG TotalFrees;
    ULONG FreeMisses;
    ULONG FreeHits;
    enum _POOL_TYPE Type;
    ULONG Tag;
    ULONG Size;
    PVOID *AllocateEx;
    PVOID *Allocate;
    PVOID FreeEx;
    PVOID Free;
    struct _LIST_ENTRY ListEntry;
    ULONG LastTotalAllocates;
    ULONG LastAllocateMisses;
    ULONG LastAllocateHits;
    ULONG Future[2];
};

typedef struct _GENERIC_MAPPING {
    ULONG GenericRead;
    ULONG GenericWrite;
    ULONG GenericExecute;
    ULONG GenericAll;
};

typedef struct _GROUP_AFFINITY {
    ULONG64 Mask;
    USHORT Group;
    USHORT Reserved[3];
};

typedef struct _GUID {
    ULONG Data1;
    USHORT Data2;
    USHORT Data3;
    UCHAR Data4[8];
};

typedef struct _HOTPLUG_WORKER_PARAMETERS {
    struct _PCI_HOTPLUG_SLOT *Slot;
    enum _PCI_HOTPLUG_COMMANDTYPE Type;
    ULONG64 CommandContext;
};

typedef struct _HPX_TYPE_0 {
    UCHAR CacheLineSize;
    UCHAR LatencyTimer;
    UCHAR EnableSERR;
    UCHAR EnablePERR;
};

typedef struct _HPX_TYPE_2 {
    ULONG UncorrectableErrorMask[2];
    ULONG UncorrectableErrorSeverity[2];
    ULONG CorrectableErrorMask[2];
    ULONG CapabilitiesAndControl[2];
    ULONG DeviceControl[2];
    ULONG LinkControl[2];
    ULONG SecUncorrectableErrorSeverity[2];
    ULONG SecUncorrectableErrorMask[2];
};

typedef struct _IMAGE_DATA_DIRECTORY {
    ULONG VirtualAddress;
    ULONG Size;
};

typedef struct _IMAGE_DOS_HEADER {
    USHORT e_magic;
    USHORT e_cblp;
    USHORT e_cp;
    USHORT e_crlc;
    USHORT e_cparhdr;
    USHORT e_minalloc;
    USHORT e_maxalloc;
    USHORT e_ss;
    USHORT e_sp;
    USHORT e_csum;
    USHORT e_ip;
    USHORT e_cs;
    USHORT e_lfarlc;
    USHORT e_ovno;
    USHORT e_res[4];
    USHORT e_oemid;
    USHORT e_oeminfo;
    USHORT e_res2[10];
    LONG e_lfanew;
};

typedef struct _IMAGE_FILE_HEADER {
    USHORT Machine;
    USHORT NumberOfSections;
    ULONG TimeDateStamp;
    ULONG PointerToSymbolTable;
    ULONG NumberOfSymbols;
    USHORT SizeOfOptionalHeader;
    USHORT Characteristics;
};

typedef struct _IMAGE_NT_HEADERS64 {
    ULONG Signature;
    struct _IMAGE_FILE_HEADER FileHeader;
    struct _IMAGE_OPTIONAL_HEADER64 OptionalHeader;
};

typedef struct _IMAGE_OPTIONAL_HEADER64 {
    USHORT Magic;
    UCHAR MajorLinkerVersion;
    UCHAR MinorLinkerVersion;
    ULONG SizeOfCode;
    ULONG SizeOfInitializedData;
    ULONG SizeOfUninitializedData;
    ULONG AddressOfEntryPoint;
    ULONG BaseOfCode;
    ULONG64 ImageBase;
    ULONG SectionAlignment;
    ULONG FileAlignment;
    USHORT MajorOperatingSystemVersion;
    USHORT MinorOperatingSystemVersion;
    USHORT MajorImageVersion;
    USHORT MinorImageVersion;
    USHORT MajorSubsystemVersion;
    USHORT MinorSubsystemVersion;
    ULONG Win32VersionValue;
    ULONG SizeOfImage;
    ULONG SizeOfHeaders;
    ULONG CheckSum;
    USHORT Subsystem;
    USHORT DllCharacteristics;
    ULONG64 SizeOfStackReserve;
    ULONG64 SizeOfStackCommit;
    ULONG64 SizeOfHeapReserve;
    ULONG64 SizeOfHeapCommit;
    ULONG LoaderFlags;
    ULONG NumberOfRvaAndSizes;
    struct _IMAGE_DATA_DIRECTORY DataDirectory[16];
};

typedef struct _INITIAL_PRIVILEGE_SET {
    ULONG PrivilegeCount;
    ULONG Control;
    struct _LUID_AND_ATTRIBUTES Privilege[3];
};

typedef struct _INTERFACE {
    USHORT Size;
    USHORT Version;
    PVOID Context;
    PVOID InterfaceReference;
    PVOID InterfaceDereference;
};

typedef struct _INTERRUPT_CONNECTION_DATA {
    ULONG Count;
    struct _INTERRUPT_VECTOR_DATA Vectors[1];
};

typedef struct _INTERRUPT_HT_INTR_INFO {
    union {
        struct {
            ULONG Mask : 1;
            ULONG Polarity : 1;
            ULONG MessageType : 3;
            ULONG RequestEOI : 1;
            ULONG DestinationMode : 1;
            ULONG MessageType3 : 1;
            ULONG Destination : 8;
            ULONG Vector : 8;
            ULONG ExtendedAddress : 8;
        } bits;
        ULONG AsULONG;
    } LowPart;
    union {
        struct {
            ULONG ExtendedDestination : 24;
            ULONG Reserved : 6;
            ULONG PassPW : 1;
            ULONG WaitingForEOI : 1;
        } bits;
        ULONG AsULONG;
    } HighPart;
};

typedef struct _INTERRUPT_REMAPPING_INFO {
    ULONG IrtIndex : 30;
    ULONG FlagHalInternal : 1;
    ULONG FlagTranslated : 1;
    union {
        struct {
            ULONG MessageAddressHigh;
            ULONG MessageAddressLow;
            USHORT MessageData;
            USHORT Reserved;
        } Msi;
    } u;
};

typedef struct _INTERRUPT_VECTOR_DATA {
    enum INTERRUPT_CONNECTION_TYPE Type;
    ULONG Vector;
    UCHAR Irql;
    enum _KINTERRUPT_POLARITY Polarity;
    enum _KINTERRUPT_MODE Mode;
    struct _GROUP_AFFINITY TargetProcessors;
    struct _INTERRUPT_REMAPPING_INFO IntRemapInfo;
    struct {
        ULONG Gsiv;
        ULONG WakeInterrupt : 1;
        ULONG ReservedFlags : 31;
    } ControllerInput;
    ULONG64 HvDeviceId;
    struct {
        union _LARGE_INTEGER Address;
        ULONG DataPayload;
    } XapicMessage;
    struct {
        struct _INTERRUPT_HT_INTR_INFO IntrInfo;
    } Hypertransport;
    struct {
        union _LARGE_INTEGER Address;
        ULONG DataPayload;
    } GenericMessage;
    struct {
        enum HAL_APIC_DESTINATION_MODE DestinationMode;
    } MessageRequest;
};

typedef struct _IO_COMPLETION_CONTEXT {
    PVOID Port;
    PVOID Key;
};

typedef struct _IO_DRIVER_CREATE_CONTEXT {
    SHORT Size;
    struct _ECP_LIST *ExtraCreateParameter;
    PVOID DeviceObjectHint;
    struct _TXN_PARAMETER_BLOCK *TxnParameters;
    struct _EJOB *SiloContext;
};

typedef struct _IO_PRIORITY_INFO {
    ULONG Size;
    ULONG ThreadPriority;
    ULONG PagePriority;
    enum _IO_PRIORITY_HINT IoPriority;
};

typedef struct _IO_REMOVE_LOCK {
    struct _IO_REMOVE_LOCK_COMMON_BLOCK Common;
};

typedef struct _IO_REMOVE_LOCK_COMMON_BLOCK {
    UCHAR Removed;
    UCHAR Reserved[3];
    LONG IoCount;
    struct _KEVENT RemoveEvent;
};

typedef struct _IO_RESOURCE_DESCRIPTOR {
    UCHAR Option;
    UCHAR Type;
    UCHAR ShareDisposition;
    UCHAR Spare1;
    USHORT Flags;
    USHORT Spare2;
    union {
        struct {
            ULONG Length;
            ULONG Alignment;
            union _LARGE_INTEGER MinimumAddress;
            union _LARGE_INTEGER MaximumAddress;
        } Port;
        struct {
            ULONG Length;
            ULONG Alignment;
            union _LARGE_INTEGER MinimumAddress;
            union _LARGE_INTEGER MaximumAddress;
        } Memory;
        struct {
            ULONG MinimumVector;
            ULONG MaximumVector;
            USHORT AffinityPolicy;
            USHORT Group;
            enum _IRQ_PRIORITY PriorityPolicy;
            ULONG64 TargetedProcessors;
        } Interrupt;
        struct {
            ULONG MinimumChannel;
            ULONG MaximumChannel;
        } Dma;
        struct {
            ULONG RequestLine;
            ULONG Reserved;
            ULONG Channel;
            ULONG TransferWidth;
        } DmaV3;
        struct {
            ULONG Length;
            ULONG Alignment;
            union _LARGE_INTEGER MinimumAddress;
            union _LARGE_INTEGER MaximumAddress;
        } Generic;
        struct {
            ULONG Data[3];
        } DevicePrivate;
        struct {
            ULONG Length;
            ULONG MinBusNumber;
            ULONG MaxBusNumber;
            ULONG Reserved;
        } BusNumber;
        struct {
            ULONG Priority;
            ULONG Reserved1;
            ULONG Reserved2;
        } ConfigData;
        struct {
            ULONG Length40;
            ULONG Alignment40;
            union _LARGE_INTEGER MinimumAddress;
            union _LARGE_INTEGER MaximumAddress;
        } Memory40;
        struct {
            ULONG Length48;
            ULONG Alignment48;
            union _LARGE_INTEGER MinimumAddress;
            union _LARGE_INTEGER MaximumAddress;
        } Memory48;
        struct {
            ULONG Length64;
            ULONG Alignment64;
            union _LARGE_INTEGER MinimumAddress;
            union _LARGE_INTEGER MaximumAddress;
        } Memory64;
        struct {
            UCHAR Class;
            UCHAR Type;
            UCHAR Reserved1;
            UCHAR Reserved2;
            ULONG IdLowPart;
            ULONG IdHighPart;
        } Connection;
    } u;
};

typedef struct _IO_RESOURCE_LIST {
    USHORT Version;
    USHORT Revision;
    ULONG Count;
    struct _IO_RESOURCE_DESCRIPTOR Descriptors[1];
};

typedef struct _IO_RESOURCE_REQUIREMENTS_LIST {
    ULONG ListSize;
    enum _INTERFACE_TYPE InterfaceType;
    ULONG BusNumber;
    ULONG SlotNumber;
    ULONG Reserved[3];
    ULONG AlternativeLists;
    struct _IO_RESOURCE_LIST List[1];
};

typedef struct _IO_SECURITY_CONTEXT {
    struct _SECURITY_QUALITY_OF_SERVICE *SecurityQos;
    struct _ACCESS_STATE *AccessState;
    ULONG DesiredAccess;
    ULONG FullCreateOptions;
};

typedef struct _IO_STACK_LOCATION {
    UCHAR MajorFunction;
    UCHAR MinorFunction;
    UCHAR Flags;
    UCHAR Control;
    union {
        struct {
            struct _IO_SECURITY_CONTEXT *SecurityContext;
            ULONG Options;
            USHORT FileAttributes;
            USHORT ShareAccess;
            ULONG EaLength;
        } Create;
        struct {
            struct _IO_SECURITY_CONTEXT *SecurityContext;
            ULONG Options;
            USHORT Reserved;
            USHORT ShareAccess;
            struct _NAMED_PIPE_CREATE_PARAMETERS *Parameters;
        } CreatePipe;
        struct {
            struct _IO_SECURITY_CONTEXT *SecurityContext;
            ULONG Options;
            USHORT Reserved;
            USHORT ShareAccess;
            struct _MAILSLOT_CREATE_PARAMETERS *Parameters;
        } CreateMailslot;
        struct {
            ULONG Length;
            ULONG Key;
            ULONG Flags;
            union _LARGE_INTEGER ByteOffset;
        } Read;
        struct {
            ULONG Length;
            ULONG Key;
            ULONG Flags;
            union _LARGE_INTEGER ByteOffset;
        } Write;
        struct {
            ULONG Length;
            struct _UNICODE_STRING *FileName;
            enum _FILE_INFORMATION_CLASS FileInformationClass;
            ULONG FileIndex;
        } QueryDirectory;
        struct {
            ULONG Length;
            ULONG CompletionFilter;
        } NotifyDirectory;
        struct {
            ULONG Length;
            ULONG CompletionFilter;
            enum _DIRECTORY_NOTIFY_INFORMATION_CLASS DirectoryNotifyInformationClass;
        } NotifyDirectoryEx;
        struct {
            ULONG Length;
            enum _FILE_INFORMATION_CLASS FileInformationClass;
        } QueryFile;
        struct {
            ULONG Length;
            enum _FILE_INFORMATION_CLASS FileInformationClass;
            struct _FILE_OBJECT *FileObject;
            UCHAR ReplaceIfExists;
            UCHAR AdvanceOnly;
            ULONG ClusterCount;
            PVOID DeleteHandle;
        } SetFile;
        struct {
            ULONG Length;
            enum _FSINFOCLASS FsInformationClass;
        } QueryVolume;
        struct {
            ULONG OutputBufferLength;
            ULONG InputBufferLength;
            ULONG FsControlCode;
            PVOID Type3InputBuffer;
        } FileSystemControl;
        struct {
            union _LARGE_INTEGER *Length;
            ULONG Key;
            union _LARGE_INTEGER ByteOffset;
        } LockControl;
        struct {
            ULONG OutputBufferLength;
            ULONG InputBufferLength;
            ULONG IoControlCode;
            PVOID Type3InputBuffer;
        } DeviceIoControl;
        struct {
            ULONG SecurityInformation;
            ULONG Length;
        } QuerySecurity;
        struct {
            ULONG SecurityInformation;
            PVOID SecurityDescriptor;
        } SetSecurity;
        struct {
            struct _VPB *Vpb;
            struct _DEVICE_OBJECT *DeviceObject;
        } MountVolume;
        struct {
            struct _VPB *Vpb;
            struct _DEVICE_OBJECT *DeviceObject;
        } VerifyVolume;
        struct {
            struct _SCSI_REQUEST_BLOCK *Srb;
        } Scsi;
        struct {
            enum _DEVICE_RELATION_TYPE Type;
        } QueryDeviceRelations;
        struct {
            struct _GUID *InterfaceType;
            USHORT Size;
            USHORT Version;
            struct _INTERFACE *Interface;
            PVOID InterfaceSpecificData;
        } QueryInterface;
        struct {
            struct _DEVICE_CAPABILITIES *Capabilities;
        } DeviceCapabilities;
        struct {
            struct _IO_RESOURCE_REQUIREMENTS_LIST *IoResourceRequirementList;
        } FilterResourceRequirements;
        struct {
            ULONG WhichSpace;
            PVOID Buffer;
            ULONG Offset;
            ULONG Length;
        } ReadWriteConfig;
        struct {
            UCHAR Lock;
        } SetLock;
        struct {
            enum BUS_QUERY_ID_TYPE IdType;
        } QueryId;
        struct {
            enum DEVICE_TEXT_TYPE DeviceTextType;
            ULONG LocaleId;
        } QueryDeviceText;
        struct {
            UCHAR InPath;
            UCHAR Reserved[3];
            enum _DEVICE_USAGE_NOTIFICATION_TYPE Type;
        } UsageNotification;
        struct {
            enum _SYSTEM_POWER_STATE PowerState;
        } WaitWake;
        struct {
            struct _POWER_SEQUENCE *PowerSequence;
        } PowerSequence;
        struct {
            ULONG SystemContext;
            struct _SYSTEM_POWER_STATE_CONTEXT SystemPowerStateContext;
            enum _POWER_STATE_TYPE Type;
            union _POWER_STATE State;
            enum POWER_ACTION ShutdownType;
        } Power;
        struct {
            struct _CM_RESOURCE_LIST *AllocatedResources;
            struct _CM_RESOURCE_LIST *AllocatedResourcesTranslated;
        } StartDevice;
        struct {
            ULONG64 ProviderId;
            PVOID DataPath;
            ULONG BufferSize;
            PVOID Buffer;
        } WMI;
        struct {
            PVOID Argument1;
            PVOID Argument2;
            PVOID Argument3;
            PVOID Argument4;
        } Others;
    } Parameters;
    struct _DEVICE_OBJECT *DeviceObject;
    struct _FILE_OBJECT *FileObject;
    PLONG CompletionRoutine;
    PVOID Context;
};

typedef struct _IO_STATUS_BLOCK {
    LONG Status;
    PVOID Pointer;
    ULONG64 Information;
};

typedef struct _IO_TIMER {
};

typedef struct _IO_WORKITEM {
};

typedef struct _IRP {
    SHORT Type;
    USHORT Size;
    USHORT AllocationProcessorNumber;
    USHORT Reserved;
    struct _MDL *MdlAddress;
    ULONG Flags;
    union {
        struct _IRP *MasterIrp;
        LONG IrpCount;
        PVOID SystemBuffer;
    } AssociatedIrp;
    struct _LIST_ENTRY ThreadListEntry;
    struct _IO_STATUS_BLOCK IoStatus;
    CHAR RequestorMode;
    UCHAR PendingReturned;
    CHAR StackCount;
    CHAR CurrentLocation;
    UCHAR Cancel;
    UCHAR CancelIrql;
    CHAR ApcEnvironment;
    UCHAR AllocationFlags;
    struct _IO_STATUS_BLOCK *UserIosb;
    struct _KEVENT *UserEvent;
    union {
        struct {
            PVOID UserApcRoutine;
            PVOID IssuingProcess;
            PVOID UserApcContext;
        } AsynchronousParameters;
        union _LARGE_INTEGER AllocationSize;
    } Overlay;
    PVOID CancelRoutine;
    PVOID UserBuffer;
    union {
        struct {
            struct _KDEVICE_QUEUE_ENTRY DeviceQueueEntry;
            PVOID DriverContext[4];
            struct _ETHREAD *Thread;
            PCHAR AuxiliaryBuffer;
            struct _LIST_ENTRY ListEntry;
            struct _IO_STACK_LOCATION *CurrentStackLocation;
            ULONG PacketType;
            struct _FILE_OBJECT *OriginalFileObject;
            PVOID IrpExtension;
        } Overlay;
        struct _KAPC Apc;
        PVOID CompletionKey;
    } Tail;
};

typedef struct _KAPC {
    UCHAR Type;
    UCHAR SpareByte0;
    UCHAR Size;
    UCHAR SpareByte1;
    ULONG SpareLong0;
    struct _KTHREAD *Thread;
    struct _LIST_ENTRY ApcListEntry;
    PVOID KernelRoutine;
    PVOID RundownRoutine;
    PVOID NormalRoutine;
    PVOID Reserved[3];
    PVOID NormalContext;
    PVOID SystemArgument1;
    PVOID SystemArgument2;
    CHAR ApcStateIndex;
    CHAR ApcMode;
    UCHAR Inserted;
};

typedef struct _KDESCRIPTOR {
    USHORT Pad[3];
    USHORT Limit;
    PVOID Base;
};

typedef struct _KDEVICE_QUEUE {
    SHORT Type;
    SHORT Size;
    struct _LIST_ENTRY DeviceListHead;
    ULONG64 Lock;
    UCHAR Busy;
    LONG64 Reserved : 8;
    LONG64 Hint : 56;
};

typedef struct _KDEVICE_QUEUE_ENTRY {
    struct _LIST_ENTRY DeviceListEntry;
    ULONG SortKey;
    UCHAR Inserted;
};

typedef struct _KDPC {
    ULONG TargetInfoAsUlong;
    UCHAR Type;
    UCHAR Importance;
    USHORT Number;
    struct _SINGLE_LIST_ENTRY DpcListEntry;
    ULONG64 ProcessorHistory;
    PVOID DeferredRoutine;
    PVOID DeferredContext;
    PVOID SystemArgument1;
    PVOID SystemArgument2;
    PVOID DpcData;
};

typedef struct _KEVENT {
    struct _DISPATCHER_HEADER Header;
};

typedef struct _KFLOATING_SAVE {
    ULONG Dummy;
};

typedef struct _KINTERRUPT {
};

typedef struct _KNODE {
};

typedef struct _KPCR {
    struct _NT_TIB NtTib;
    union _KGDTENTRY64 *GdtBase;
    struct _KTSS64 *TssBase;
    ULONG64 UserRsp;
    struct _KPCR *Self;
    struct _KPRCB *CurrentPrcb;
    struct _KSPIN_LOCK_QUEUE *LockArray;
    PVOID Used_Self;
    union _KIDTENTRY64 *IdtBase;
    ULONG64 Unused[2];
    UCHAR Irql;
    UCHAR SecondLevelCacheAssociativity;
    UCHAR ObsoleteNumber;
    UCHAR Fill0;
    ULONG Unused0[3];
    USHORT MajorVersion;
    USHORT MinorVersion;
    ULONG StallScaleFactor;
    PVOID Unused1[3];
    ULONG KernelReserved[15];
    ULONG SecondLevelCacheSize;
    ULONG HalReserved[16];
    ULONG Unused2;
    PVOID KdVersionBlock;
    PVOID Unused3;
    ULONG PcrAlign1[24];
    struct _KPRCB Prcb;
};

typedef struct _KPRCB {
    ULONG MxCsr;
    UCHAR LegacyNumber;
    UCHAR ReservedMustBeZero;
    UCHAR InterruptRequest;
    UCHAR IdleHalt;
    struct _KTHREAD *CurrentThread;
    struct _KTHREAD *NextThread;
    struct _KTHREAD *IdleThread;
    UCHAR NestingLevel;
    UCHAR ClockOwner;
    UCHAR PendingTickFlags;
    UCHAR PendingTick : 1;
    UCHAR PendingBackupTick : 1;
    UCHAR IdleState;
    ULONG Number;
    ULONG64 RspBase;
    ULONG64 PrcbLock;
    PCHAR PriorityState;
    CHAR CpuType;
    CHAR CpuID;
    USHORT CpuStep;
    UCHAR CpuStepping;
    UCHAR CpuModel;
    ULONG MHz;
    ULONG64 HalReserved[8];
    USHORT MinorVersion;
    USHORT MajorVersion;
    UCHAR BuildType;
    UCHAR CpuVendor;
    UCHAR CoresPerPhysicalProcessor;
    UCHAR LogicalProcessorsPerCore;
    ULONG64 PrcbPad04[6];
    struct _KNODE *ParentNode;
    ULONG64 GroupSetMember;
    UCHAR Group;
    UCHAR GroupIndex;
    UCHAR PrcbPad05[2];
    ULONG InitialApicId;
    ULONG ScbOffset;
    ULONG ApicMask;
    PVOID AcpiReserved;
    ULONG CFlushSize;
    ULONG64 TrappedSecurityDomain;
    UCHAR BpbState;
    UCHAR BpbCpuIdle : 1;
    UCHAR BpbFlushRsbOnTrap : 1;
    UCHAR BpbIbpbOnReturn : 1;
    UCHAR BpbIbpbOnTrap : 1;
    UCHAR BpbIbpbOnRetpolineExit : 1;
    UCHAR BpbStateReserved : 3;
    UCHAR BpbFeatures;
    UCHAR BpbClearOnIdle : 1;
    UCHAR BpbEnabled : 1;
    UCHAR BpbSmep : 1;
    UCHAR BpbFeaturesReserved : 5;
    UCHAR BpbCurrentSpecCtrl;
    UCHAR BpbKernelSpecCtrl;
    UCHAR BpbNmiSpecCtrl;
    UCHAR BpbUserSpecCtrl;
    SHORT PairRegister;
    ULONG64 PrcbPad11[2];
    struct _KPROCESSOR_STATE ProcessorState;
    struct _XSAVE_AREA_HEADER *ExtendedSupervisorState;
    ULONG ProcessorSignature;
    ULONG ProcessorFlags;
    ULONG64 PrcbPad12a;
    ULONG64 PrcbPad12[3];
};

typedef struct _KPROCESS {
};

typedef struct _KPROCESSOR_STATE {
    struct _KSPECIAL_REGISTERS SpecialRegisters;
    struct _CONTEXT ContextFrame;
};

typedef struct _KSPECIAL_REGISTERS {
    ULONG64 Cr0;
    ULONG64 Cr2;
    ULONG64 Cr3;
    ULONG64 Cr4;
    ULONG64 KernelDr0;
    ULONG64 KernelDr1;
    ULONG64 KernelDr2;
    ULONG64 KernelDr3;
    ULONG64 KernelDr6;
    ULONG64 KernelDr7;
    struct _KDESCRIPTOR Gdtr;
    struct _KDESCRIPTOR Idtr;
    USHORT Tr;
    USHORT Ldtr;
    ULONG MxCsr;
    ULONG64 DebugControl;
    ULONG64 LastBranchToRip;
    ULONG64 LastBranchFromRip;
    ULONG64 LastExceptionToRip;
    ULONG64 LastExceptionFromRip;
    ULONG64 Cr8;
    ULONG64 MsrGsBase;
    ULONG64 MsrGsSwap;
    ULONG64 MsrStar;
    ULONG64 MsrLStar;
    ULONG64 MsrCStar;
    ULONG64 MsrSyscallMask;
    ULONG64 Xcr0;
    ULONG64 MsrFsBase;
    ULONG64 SpecialPadding0;
};

typedef struct _KSPIN_LOCK_QUEUE {
    struct _KSPIN_LOCK_QUEUE *Next;
    PULONG64 Lock;
};

typedef struct _KSYSTEM_TIME {
    ULONG LowPart;
    LONG High1Time;
    LONG High2Time;
};

typedef struct _KTHREAD {
};

typedef struct _KTIMER {
    struct _DISPATCHER_HEADER Header;
    union _ULARGE_INTEGER DueTime;
    struct _LIST_ENTRY TimerListEntry;
    struct _KDPC *Dpc;
    ULONG Processor;
    ULONG Period;
};

typedef struct _KTSS64 {
    ULONG Reserved0;
    ULONG64 Rsp0;
    ULONG64 Rsp1;
    ULONG64 Rsp2;
    ULONG64 Ist[8];
    ULONG64 Reserved1;
    USHORT Reserved2;
    USHORT IoMapBase;
};

typedef struct _KUSER_SHARED_DATA {
    ULONG TickCountLowDeprecated;
    ULONG TickCountMultiplier;
    struct _KSYSTEM_TIME InterruptTime;
    struct _KSYSTEM_TIME SystemTime;
    struct _KSYSTEM_TIME TimeZoneBias;
    USHORT ImageNumberLow;
    USHORT ImageNumberHigh;
    WCHAR NtSystemRoot[260];
    ULONG MaxStackTraceDepth;
    ULONG CryptoExponent;
    ULONG TimeZoneId;
    ULONG LargePageMinimum;
    ULONG AitSamplingValue;
    ULONG AppCompatFlag;
    ULONG64 RNGSeedVersion;
    ULONG GlobalValidationRunlevel;
    LONG TimeZoneBiasStamp;
    ULONG NtBuildNumber;
    enum _NT_PRODUCT_TYPE NtProductType;
    UCHAR ProductTypeIsValid;
    UCHAR Reserved0[1];
    USHORT NativeProcessorArchitecture;
    ULONG NtMajorVersion;
    ULONG NtMinorVersion;
    UCHAR ProcessorFeatures[64];
    ULONG Reserved1;
    ULONG Reserved3;
    ULONG TimeSlip;
    enum _ALTERNATIVE_ARCHITECTURE_TYPE AlternativeArchitecture;
    ULONG BootId;
    union _LARGE_INTEGER SystemExpirationDate;
    ULONG SuiteMask;
    UCHAR KdDebuggerEnabled;
    UCHAR MitigationPolicies;
    UCHAR NXSupportPolicy : 2;
    UCHAR SEHValidationPolicy : 2;
    UCHAR CurDirDevicesSkippedForDlls : 2;
    UCHAR Reserved : 2;
    UCHAR Reserved6[2];
    ULONG ActiveConsoleId;
    ULONG DismountCount;
    ULONG ComPlusPackage;
    ULONG LastSystemRITEventTickCount;
    ULONG NumberOfPhysicalPages;
    UCHAR SafeBootMode;
    UCHAR VirtualizationFlags;
    UCHAR Reserved12[2];
    ULONG SharedDataFlags;
    ULONG DbgErrorPortPresent : 1;
    ULONG DbgElevationEnabled : 1;
    ULONG DbgVirtEnabled : 1;
    ULONG DbgInstallerDetectEnabled : 1;
    ULONG DbgLkgEnabled : 1;
    ULONG DbgDynProcessorEnabled : 1;
    ULONG DbgConsoleBrokerEnabled : 1;
    ULONG DbgSecureBootEnabled : 1;
    ULONG DbgMultiSessionSku : 1;
    ULONG DbgMultiUsersInSessionSku : 1;
    ULONG DbgStateSeparationEnabled : 1;
    ULONG SpareBits : 21;
    ULONG DataFlagsPad[1];
    ULONG64 TestRetInstruction;
    LONG64 QpcFrequency;
    ULONG SystemCall;
    ULONG SystemCallPad0;
    ULONG64 SystemCallPad[2];
    struct _KSYSTEM_TIME TickCount;
    ULONG64 TickCountQuad;
    ULONG ReservedTickCountOverlay[3];
    ULONG TickCountPad[1];
    ULONG Cookie;
    ULONG CookiePad[1];
    LONG64 ConsoleSessionForegroundProcessId;
    ULONG64 TimeUpdateLock;
    ULONG64 BaselineSystemTimeQpc;
    ULONG64 BaselineInterruptTimeQpc;
    ULONG64 QpcSystemTimeIncrement;
    ULONG64 QpcInterruptTimeIncrement;
    UCHAR QpcSystemTimeIncrementShift;
    UCHAR QpcInterruptTimeIncrementShift;
    USHORT UnparkedProcessorCount;
    ULONG EnclaveFeatureMask[4];
    ULONG TelemetryCoverageRound;
    USHORT UserModeGlobalLogger[16];
    ULONG ImageFileExecutionOptions;
    ULONG LangGenerationCount;
    ULONG64 Reserved4;
    ULONG64 InterruptTimeBias;
    ULONG64 QpcBias;
    ULONG ActiveProcessorCount;
    UCHAR ActiveGroupCount;
    UCHAR Reserved9;
    USHORT QpcData;
    UCHAR QpcBypassEnabled;
    UCHAR QpcShift;
    union _LARGE_INTEGER TimeZoneBiasEffectiveStart;
    union _LARGE_INTEGER TimeZoneBiasEffectiveEnd;
    struct _XSTATE_CONFIGURATION XState;
};

typedef struct _LEAP_SECOND_DATA {
};

typedef struct _LIST_ENTRY {
    struct _LIST_ENTRY *Flink;
    struct _LIST_ENTRY *Blink;
};

typedef struct _LOOKASIDE_LIST_EX {
    struct _GENERAL_LOOKASIDE_POOL L;
};

typedef struct _LUID {
    ULONG LowPart;
    LONG HighPart;
};

typedef struct _LUID_AND_ATTRIBUTES {
    struct _LUID Luid;
    ULONG Attributes;
};

typedef struct _M128A {
    ULONG64 Low;
    LONG64 High;
};

typedef struct _MAILSLOT_CREATE_PARAMETERS {
    ULONG MailslotQuota;
    ULONG MaximumMessageSize;
    union _LARGE_INTEGER ReadTimeout;
    UCHAR TimeoutSpecified;
};

typedef struct _MDL {
    struct _MDL *Next;
    SHORT Size;
    SHORT MdlFlags;
    USHORT AllocationProcessorNumber;
    USHORT Reserved;
    struct _EPROCESS *Process;
    PVOID MappedSystemVa;
    PVOID StartVa;
    ULONG ByteCount;
    ULONG ByteOffset;
};

typedef struct _NAMED_PIPE_CREATE_PARAMETERS {
    ULONG NamedPipeType;
    ULONG ReadMode;
    ULONG CompletionMode;
    ULONG MaximumInstances;
    ULONG InboundQuota;
    ULONG OutboundQuota;
    union _LARGE_INTEGER DefaultTimeout;
    UCHAR TimeoutSpecified;
};

typedef struct _NPAGED_LOOKASIDE_LIST {
    struct _GENERAL_LOOKASIDE L;
};

typedef struct _NT_TIB {
    struct _EXCEPTION_REGISTRATION_RECORD *ExceptionList;
    PVOID StackBase;
    PVOID StackLimit;
    PVOID SubSystemTib;
    PVOID FiberData;
    ULONG Version;
    PVOID ArbitraryUserPointer;
    struct _NT_TIB *Self;
};

typedef struct _OBJECT_DUMP_CONTROL {
    PVOID Stream;
    ULONG Detail;
};

typedef struct _OBJECT_HANDLE_INFORMATION {
    ULONG HandleAttributes;
    ULONG GrantedAccess;
};

typedef struct _OBJECT_NAME_INFORMATION {
    struct _UNICODE_STRING Name;
};

typedef struct _OBJECT_TYPE {
    struct _LIST_ENTRY TypeList;
    struct _UNICODE_STRING Name;
    PVOID DefaultObject;
    UCHAR Index;
    ULONG TotalNumberOfObjects;
    ULONG TotalNumberOfHandles;
    ULONG HighWaterNumberOfObjects;
    ULONG HighWaterNumberOfHandles;
    struct _OBJECT_TYPE_INITIALIZER TypeInfo;
    struct _EX_PUSH_LOCK TypeLock;
    ULONG Key;
    struct _LIST_ENTRY CallbackList;
};

typedef struct _OBJECT_TYPE_INITIALIZER {
    USHORT Length;
    USHORT ObjectTypeFlags;
    UCHAR CaseInsensitive : 1;
    UCHAR UnnamedObjectsOnly : 1;
    UCHAR UseDefaultObject : 1;
    UCHAR SecurityRequired : 1;
    UCHAR MaintainHandleCount : 1;
    UCHAR MaintainTypeList : 1;
    UCHAR SupportsObjectCallbacks : 1;
    UCHAR CacheAligned : 1;
    UCHAR UseExtendedParameters : 1;
    UCHAR Reserved : 7;
    ULONG ObjectTypeCode;
    ULONG InvalidAttributes;
    struct _GENERIC_MAPPING GenericMapping;
    ULONG ValidAccessMask;
    ULONG RetainAccess;
    enum _POOL_TYPE PoolType;
    ULONG DefaultPagedPoolCharge;
    ULONG DefaultNonPagedPoolCharge;
    PVOID DumpProcedure;
    PLONG OpenProcedure;
    PVOID CloseProcedure;
    PVOID DeleteProcedure;
    PLONG ParseProcedure;
    PLONG ParseProcedureEx;
    PLONG SecurityProcedure;
    PLONG QueryNameProcedure;
    PUCHAR OkayToCloseProcedure;
    ULONG WaitObjectFlagMask;
    USHORT WaitObjectFlagOffset;
    USHORT WaitObjectPointerOffset;
};

typedef struct _OB_EXTENDED_PARSE_PARAMETERS {
    USHORT Length;
    ULONG RestrictedAccessMask;
    struct _EJOB *Silo;
};

typedef struct _OWNER_ENTRY {
    ULONG64 OwnerThread;
    ULONG IoPriorityBoosted : 1;
    ULONG OwnerReferenced : 1;
    ULONG IoQoSPriorityBoosted : 1;
    ULONG OwnerCount : 29;
    ULONG TableSize;
};

typedef struct _PAGED_LOOKASIDE_LIST {
    struct _GENERAL_LOOKASIDE L;
};

typedef struct _PCI_BRIDGE {
    struct _PCI_BUS *Bus;
    struct _PCI_SLOT_NUMBER Slot;
    UCHAR HeaderType;
    struct _PCI_BRIDGE_REQUIREMENTS MinimumRequirements;
    struct _PCI_BRIDGE_REQUIREMENTS PreferredRequirements;
    struct _PCI_BRIDGE_REQUIREMENTS FallbackRequirements;
    struct _PCI_BRIDGE_REQUIREMENTS SubtractiveRequirements;
    union _PCI_BRIDGE_RESOURCES BiosConfiguration;
    union _PCI_BRIDGE_RESOURCES Resources;
    struct _CM_PARTIAL_RESOURCE_DESCRIPTOR InterruptResource;
    struct {
        ULONG LegacyVgaBitSet : 1;
        ULONG IsaBitSet : 1;
        ULONG Subtractive : 1;
        ULONG ChildOfVgaEnabledBridge : 1;
    } Attributes;
    ULONG AttributesAsULONG;
    ULONG Reserved1 : 1;
    ULONG GotRequirements : 1;
    ULONG IoWindowOnBootConfig : 1;
    ULONG InterruptConnected : 1;
    ULONG HyperTransportPath : 1;
    ULONG MsiHtConversionPath : 1;
    ULONG D3Causes66MHzB2 : 1;
    ULONG AvoidChildD1D2ForSld : 1;
    ULONG DisableLinkPowerManagement : 1;
    ULONG ExpressBaseVersion11OrGreater : 1;
    ULONG SecondaryBusResetOnLinkStateChange : 1;
    ULONG LinkDisableOnSlotPowerDown : 1;
    ULONG DisableChildPowerManagement : 1;
    ULONG DownstreamDeviceNotRemovable : 1;
    ULONG EnableAllBridgeInterrupts : 1;
    ULONG PathIsExpress : 1;
    ULONG RootPortDomain : 1;
    ULONG E2ETLPPrefixSupported : 1;
    ULONG AtomicsRoutingSupported : 1;
    ULONG Atomics32BitCompleterSupported : 1;
    ULONG Atomics64BitCompleterSupported : 1;
    ULONG Atomics128BitCompleterSupported : 1;
    ULONG AcsCapIncorrectFormat : 1;
    ULONG UnderThunderboltHierarchy : 1;
    ULONG ThunderboltBridgeNoD3 : 1;
    ULONG Reserved2 : 7;
    UCHAR PciXCapability;
    UCHAR ExpressCapability;
    struct _EXPRESS_BRIDGE *ExpressBridge;
    PVOID DelayPassive;
    PVOID StallDispatch;
    PVOID InterfaceContext;
    PVOID SetExternalFacingPort;
    PLONG QueryFpgaControlInterface;
    PVOID ControlErrorReporting;
};

typedef struct _PCI_BRIDGE_REQUIREMENTS {
    struct _PCI_BRIDGE_WINDOW_REQUIREMENT MemoryWindow;
    struct _PCI_BRIDGE_WINDOW_REQUIREMENT PrefetchWindow;
    struct _PCI_BRIDGE_WINDOW_REQUIREMENT IoWindow;
};

typedef struct _PCI_BRIDGE_REQUIREMENT_HINT {
    struct _LIST_ENTRY Link;
    struct _LIST_ENTRY ChildListHead;
    struct _PCI_BRIDGE_REQUIREMENT_HINT *Parent;
    struct _KEVENT Lock;
    struct _PCI_SLOT_NUMBER Slot;
    struct _PCI_CHILDREN_BUSNUM_HINT ChildBusNumHint;
    struct _PCI_BRIDGE_WINDOW_REQUIREMENT MemoryWindow;
    struct _PCI_BRIDGE_WINDOW_REQUIREMENT PrefetchWindow;
    struct _PCI_BRIDGE_WINDOW_REQUIREMENT IoWindow;
};

typedef struct _PCI_BRIDGE_WINDOW_REQUIREMENT {
    UCHAR Disabled;
    ULONG64 Size;
    ULONG64 Alignment;
    ULONG64 LengthBelow4GB;
};

typedef struct _PCI_BUS {
    ULONG Signature;
    enum _PCI_OBJECT_STATE DeviceState;
    enum _PCI_OBJECT_STATE TentativeNextState;
    struct _PCI_DEVICE_USAGE DeviceUsage;
    struct _IO_REMOVE_LOCK RemoveLock;
    struct _PCI_BUS *ParentBus;
    struct _PCI_BUS *SiblingBus;
    struct _PCI_BUS *ChildBuses;
    struct _PCI_BUS *ChildBusTail;
    struct _PCI_ROOT *Root;
    struct _PCI_BRIDGE *PciBridge;
    struct _PCI_DEVICE *ChildDevices;
    struct _PCI_DEVICE *ChildDeviceTail;
    struct _KEVENT ChildDeviceLock;
    struct _KEVENT ExpressLinkQuiescentEvent;
    struct _RTL_BITMAP EvaluatedRidMap;
    ULONG EvaluatedRidMapBuffer[8];
    struct _DEVICE_OBJECT *DeviceObject;
    struct _DEVICE_OBJECT *AttachedDeviceObject;
    struct _DEVICE_OBJECT *PhysicalDeviceObject;
    enum _PCI_HARDWARE_INTERFACE SecondaryInterface;
    ULONG SecondaryBusNumber;
    ULONG SubordinateBusNumber;
    struct _RTL_BITMAP BusNumberMap;
    ULONG BusNumberMapBuffer[8];
    UCHAR CapturedBusNumberCount;
    enum _DEVICE_POWER_STATE PowerState;
    enum _DEVICE_POWER_STATE SystemStateMapping[7];
    enum _SYSTEM_POWER_STATE SystemWake;
    enum _DEVICE_POWER_STATE DeviceWake;
    enum _DEVICE_WAKE_DEPTH IdleDState;
    LONG DevicesPoweredDown;
    struct _IRP *SIrp;
    struct _IRP *WakeIrp;
    UCHAR WokeSystem;
    struct _LIST_ENTRY WaitingForWaitStateMachine;
    struct _LIST_ENTRY WaitingForD0Send;
    struct _LIST_ENTRY WaitingForWaitWakeSend;
    struct _LIST_ENTRY WaitingForWaitWakeComplete;
    struct _LIST_ENTRY WaitingForWaitWakeCancel;
    struct _LIST_ENTRY WaitingForChildD0Retirement;
    struct _LIST_ENTRY WaitingForWWSendCancelBusPowerAvailable;
    struct _LIST_ENTRY WaitingForDripsWatchdogCallback;
    ULONG64 BusPowerLock;
    ULONG64 BusWakeLock;
    ULONG64 BusD0RetireLock;
    ULONG64 BusDripsWatchdogCallbackLock;
    union _LARGE_INTEGER TimeOfPowerUp;
    struct _KEVENT BusPowerEvent;
    enum _PCI_BUS_POWER_STATES BusPowerState;
    USHORT ChildWakeCount;
    ULONG BusWakeState;
    enum _PCI_CONVENTIONAL_WAKE_STATES BusWakeAsConventional;
    enum _PCI_EXPRESS_WAKE_STATES BusWakeAsExpress;
    LONG WakeIrpStatus;
    LONG BusPowerReferenceReason[10];
    struct _ARBITER_INSTANCE *MemoryArbiter;
    struct _ARBITER_INSTANCE *IoArbiter;
    struct _ARBITER_INSTANCE *BusNumberArbiter;
    ULONG MemoryBelow4GBStart;
    ULONG MemoryBelow4GBLength;
    ULONG64 MemoryAbove4GBStart;
    ULONG64 MemoryAbove4GBLength;
    ULONG64 AcquiredHPP : 1;
    ULONG64 AcquiredHPX : 1;
    ULONG64 ArbitersInitialized : 1;
    ULONG64 IoArbiterVideoHackApplied : 1;
    ULONG64 ExtendedConfigAvailable : 1;
    ULONG64 IgnoreBootConfig : 1;
    ULONG64 StartedAlready : 1;
    ULONG64 NeedToScanAfterHibernate : 1;
    ULONG64 BusPowerAvailable : 1;
    ULONG64 FirstBusScanDone : 1;
    ULONG64 RetiringChildD0Irps : 1;
    ULONG64 ExpectingS0Irp : 1;
    ULONG64 PepPoweredOff : 1;
    ULONG64 WakeStatePowerOn : 1;
    ULONG64 ArmedForWake : 1;
    ULONG64 Removing : 1;
    ULONG64 PmeEventDeferred : 1;
    ULONG64 WakePowerReferenced : 1;
    ULONG64 PmePowerReferenced : 1;
    ULONG64 OnceContainedNoDevices : 1;
    ULONG64 RequirementsChanged : 1;
    ULONG64 StartedWithoutInf : 1;
    ULONG64 BusmasterDisabledOnBoot : 1;
    ULONG64 SettleTimeRequired : 1;
    ULONG64 PreScanned : 1;
    ULONG64 RootPortSupportHotplugInD3 : 1;
    ULONG64 CancelWWWaitForParentPowerOn : 1;
    ULONG64 SendWWWaitForParentPowerOn : 1;
    ULONG64 SendCancelWWQueued : 1;
    ULONG64 HasThunderboltCapability : 1;
    ULONG64 ConfigSpaceLockedDown : 1;
    ULONG64 FundamentalDeviceResetTriggeredOnD3ToD0 : 1;
    ULONG64 DripsWatchdogWorkItemQueued : 1;
    ULONG64 ReportedDripsDevices : 1;
    ULONG64 FirmwareReportedBusD3ColdCapable : 1;
    ULONG64 ForceEnabledD3ColdOnSx : 1;
    ULONG64 UnderFpbHierarchy : 1;
    ULONG64 PoFxCrashdumpDeviceRegistered : 1;
    ULONG64 Reserved : 26;
    ULONG64 FlagsAsULONGLONG;
    ULONG HackFlags;
    ULONG HierarchyDepth;
    struct {
        UCHAR CacheLineSize;
        UCHAR LatencyTimer;
        UCHAR EnableSERR;
        UCHAR EnablePERR;
    } _HPP;
    struct _PCI_HPX_INFO _HPX;
    LONG PciRoutingInterfaceCount;
    LONG PciLegacyDeviceInterfaceCount;
    LONG PciPmeInterfaceCount;
    LONG PciLocationInterfaceCount;
    LONG PciD3FpgaControlInterfaceCount;
    LONG PciFpbResourceUpdateInterfaceCount;
    struct POHANDLE__ *PepHandle;
    struct RECORDER_LOG__ *BlackBoxHandle;
    struct _D3COLD_SUPPORT_INTERFACE D3coldIntrf;
    struct _PCI_BRIDGE_REQUIREMENT_HINT *BridgeResourceHints;
    struct _PCI_D3COLD_AUX_POWER_AND_TIMING_AGGREGATION_INFO *D3ColdAuxPowerAndTimingInfo;
    struct _PCI_BUS_FPGA_CONTROL FpgaControl;
    struct _PCI_FPB_FDO FpbFdoNode;
};

typedef struct _PCI_BUS_FPGA_CONTROL {
    struct _KEVENT ScanBusCountLock;
    ULONG ScanBusCount;
    union _PCI_EXPRESS_DEVICE_CONTROL_REGISTER SavedDeviceControlRegister;
    ULONG SavedUncorrectableMask;
    ULONG SavedCorrectableMask;
};

typedef struct _PCI_BUS_INTERFACE_STANDARD {
    USHORT Size;
    USHORT Version;
    PVOID Context;
    PVOID InterfaceReference;
    PVOID InterfaceDereference;
    PULONG ReadConfig;
    PULONG WriteConfig;
    PVOID PinToLine;
    PVOID LineToPin;
    PVOID RootBusCapability;
    PVOID ExpressWakeControl;
    PVOID PrepareMultistageResume;
};

typedef struct _PCI_CAPABILITIES_HEADER {
    UCHAR CapabilityID;
    UCHAR Next;
};

typedef struct _PCI_CHILDREN_BUSNUM_HINT {
    UCHAR Secondary;
    UCHAR Subordinate;
    UCHAR MinimumBusNumbersNeeded;
    ULONG BusNumbersForNonHotplugChildren;
    ULONG ChildrenBridgeCount;
    ULONG DirectHotplugChildrenCount;
    ULONG DescendentHotplugPortCount;
};

typedef struct _PCI_COMMON_CONFIG {
    USHORT VendorID;
    USHORT DeviceID;
    USHORT Command;
    USHORT Status;
    UCHAR RevisionID;
    UCHAR ProgIf;
    UCHAR SubClass;
    UCHAR BaseClass;
    UCHAR CacheLineSize;
    UCHAR LatencyTimer;
    UCHAR HeaderType;
    UCHAR BIST;
    union {
        struct _PCI_HEADER_TYPE_0 type0;
        struct _PCI_HEADER_TYPE_1 type1;
        struct _PCI_HEADER_TYPE_2 type2;
    } u;
    UCHAR DeviceSpecific[192];
};

typedef struct _PCI_D3COLD_AUX_POWER_AND_TIMING_AGGREGATION_INFO {
    struct _KEVENT Lock;
    ULONG CorePowerRailOnRequestCount;
    ULONG AggregatedAuxiliaryPowerRequest;
    ULONG AggregatedPerstDelay;
    struct _LIST_ENTRY FunctionListHead;
};

typedef struct _PCI_D3COLD_AUX_POWER_AND_TIMING_DEVICE_INFO {
    struct _LIST_ENTRY ListEntry;
    struct _PCI_DEVICE *Device;
    UCHAR Linked;
    UCHAR CorePowerRailRequested;
    ULONG AuxiliaryPowerRequested;
    ULONG PerstDelayRequested;
};

typedef struct _PCI_DEVICE {
    ULONG Signature;
    enum _PCI_OBJECT_STATE DeviceState;
    enum _PCI_OBJECT_STATE TentativeNextState;
    struct _PCI_DEVICE_USAGE DeviceUsage;
    ULONG BusNumber;
    struct _PCI_SLOT_NUMBER Slot;
    USHORT VendorID;
    USHORT DeviceID;
    UCHAR RevisionID;
    UCHAR BaseClass;
    UCHAR SubClass;
    UCHAR ProgIf;
    USHORT SubVendorID;
    USHORT SubSystemID;
    UCHAR HeaderType;
    UCHAR InterruptPin;
    UCHAR FirstCapability;
    UCHAR PowerCapability;
    UCHAR SubIDsCapability;
    UCHAR AgpCapability;
    UCHAR PciXCapability;
    UCHAR AdvancedFeatures;
    UCHAR MsiCapability;
    UCHAR MsiXCapability;
    UCHAR FirstHtCapability;
    UCHAR HtMsiMapCapability;
    UCHAR ExpressCapability;
    UCHAR FpbCapability;
    USHORT PossibleDecodes;
    USHORT ResourceDecodes;
    USHORT PreviousCommand;
    struct _DEVICE_OBJECT *DeviceObject;
    struct _PCI_ROOT *Root;
    struct _PCI_BUS *Parent;
    struct _PCI_DEVICE *Sibling;
    struct _IO_REMOVE_LOCK RemoveLock;
    struct _EXPRESS_COMPATIBILITY_PORT *ExpressCompatibilityPort;
    struct _EXPRESS_PORT *ExpressPort;
    struct _PCI_HOTPLUG_SLOT *HotPlugSlot;
    ULONG64 InstanceIdSerialNumber;
    union _PCI_DEVICE_RESOURCES Resources;
    union _PCI_DEVICE_REQUIREMENTS Requirements;
    struct _PCI_DEVICE_INTERRUPT_RESOURCE InterruptResource;
    struct _PCI_DEVICE_INTERRUPT_REQUIREMENT InterruptRequirement;
    struct _PCI_SAVE_RESTORE_DATA SavedRegisters;
    ULONG CapturedProcessorCount;
    enum _DEVICE_POWER_STATE LogicalPowerState;
    enum _DEVICE_POWER_STATE PreviousPowerState;
    enum _DEVICE_POWER_STATE WakeLevel;
    LONG PowerStateChangeDelay;
    struct _PM_SUPPORT PowerSupport;
    struct _KTIMER PowerTimer;
    struct _KDPC PowerTimerDpc;
    struct _IRP *DIrp;
    struct _IRP *WakeIrp;
    enum _PCI_WAKE_IRP_STATE WakeIrpState;
    enum _PCI_D3COLD_SUPPORT D3ColdSupport;
    struct _KTIMER TransactionTimer;
    struct _KDPC TransactionTimerDpc;
    USHORT D0DelayInMilliseconds;
    UCHAR MpsSizeOverride : 3;
    UCHAR MpsSizeOverrideSet : 1;
    UCHAR TransactionTimeoutPasses;
    UCHAR DstateChangeRetryCount;
    struct _D3COLD_SUPPORT_INTERFACE D3ColdFilter;
    ULONG64 PreviousPowerStateTimestamp;
    ULONG HierarchyDepth;
    ULONG64 WakeIrpLock;
    ULONG64 D0IrpLock;
    ULONG64 ConfigureMwi : 1;
    ULONG64 BusNumbersConfigured : 1;
    ULONG64 OnDebugPath : 1;
    ULONG64 PciOwned : 1;
    ULONG64 LegacyDriver : 1;
    ULONG64 NativeIdeSwitchAllowed : 1;
    ULONG64 IdeInNativeMode : 1;
    ULONG64 IdeInterfaceActive : 1;
    ULONG64 Present : 1;
    ULONG64 ReportedMissing : 1;
    ULONG64 Connected : 1;
    ULONG64 PmeOwned : 1;
    ULONG64 PmeEnabled : 1;
    ULONG64 TriggeredPme : 1;
    ULONG64 HyperTransport : 1;
    ULONG64 MsiHtConverter : 1;
    ULONG64 ExtendedConfigAvailable : 1;
    ULONG64 B2On66MHzSegmentIllegal : 1;
    ULONG64 Device66MHzCapable : 1;
    ULONG64 DsmToIgnoreBootConfigEvaluated : 1;
    ULONG64 IgnoreBootConfig : 1;
    ULONG64 Removed : 1;
    ULONG64 AriIsEnabled : 1;
    ULONG64 MultiFunction : 1;
    ULONG64 AlreadyBeenStarted : 1;
    ULONG64 WaitingForPowerUp : 1;
    ULONG64 OnPostPath : 1;
    ULONG64 SriovDeviceDidntGetVfBarSpace : 1;
    ULONG64 ExtraBusPowerReferenceForWake : 1;
    ULONG64 FirmwareSaysDeviceDoesD3cold : 1;
    ULONG64 TransactionTimerSetPower : 1;
    ULONG64 SurpriseRemoveAndReenumerateSelf : 1;
    ULONG64 BusmasterDisabledOnBoot : 1;
    ULONG64 DsmForDelayOptimizationEvaluated : 1;
    ULONG64 NoInitialConfig : 1;
    ULONG64 DisableWheaDuringPLDR : 1;
    ULONG64 WheaReportingDisabled : 1;
    ULONG64 SecureDevice : 1;
    ULONG64 DmaProtected : 1;
    ULONG64 IsThunderboltDevice : 1;
    ULONG64 DecodeIoOnBoot : 1;
    ULONG64 FpbNeedRestore : 1;
    ULONG64 ForceSBR : 1;
    ULONG64 Reserved : 21;
    ULONG64 FlagsAsULONGLONG;
    struct {
        ULONG D3Illegal : 1;
        ULONG D3Causes66MHzB2 : 1;
    } BridgeFlags;
    ULONG64 HackFlags;
    struct _PCI_HEADER_OPERATIONS *Operations;
    LONG PciBusInterfaceCount;
    LONG AgpTargetInterfaceRefCount;
    LONG PciCardBusInterfaceCount;
    LONG PciDevicePresentInterfaceCount;
    LONG PciNativeIdeInterfaceCount;
    LONG PciLocationInterfaceCount;
    LONG PciD3ColdSupportInterfaceCount;
    LONG PciD3ColdAuxPowerAndTimingInterfaceCount;
    LONG PciPtmControlInterfaceCount;
    ULONG EnumFailureCode;
    PVOID DebugDevicePowerCallbackHandle;
    LONG DelayInfo[8];
    ULONG64 SecureDeviceToken;
    struct _PCI_D3COLD_AUX_POWER_AND_TIMING_DEVICE_INFO D3ColdAux;
    struct _PCI_FPB_PDO FpbPdoNode;
};

typedef struct _PCI_DEVICE_INTERRUPT_REQUIREMENT {
    struct _IO_RESOURCE_DESCRIPTOR LineBased;
    struct {
        enum PCI_INTERRUPT_TYPE Type;
        ULONG MessagesRequested;
        struct _IO_RESOURCE_DESCRIPTOR SingleMessage;
    } Message;
};

typedef struct _PCI_DEVICE_INTERRUPT_RESOURCE {
    enum PCI_INTERRUPT_TYPE Type;
    UCHAR InterruptLine;
    UCHAR PolicySpecified;
    struct {
        UCHAR GrantedBits;
        struct _INTERRUPT_VECTOR_DATA ConnectionData;
    } Msi;
    struct {
        UCHAR BARIndex;
        ULONG TableOffset;
        struct PCI_MSIX_TABLE_ENTRY *Table;
        ULONG MessagesGranted;
        PULONG EntryMap;
        struct _INTERRUPT_CONNECTION_DATA *ConnectionData;
    } MsiX;
};

typedef struct _PCI_DEVICE_USAGE {
    LONG Paging;
    LONG Hibernate;
    LONG CrashDump;
};

typedef struct _PCI_EXPRESS_AER_CAPABILITY {
    struct _PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER Header;
    union _PCI_EXPRESS_UNCORRECTABLE_ERROR_STATUS UncorrectableErrorStatus;
    union _PCI_EXPRESS_UNCORRECTABLE_ERROR_MASK UncorrectableErrorMask;
    union _PCI_EXPRESS_UNCORRECTABLE_ERROR_SEVERITY UncorrectableErrorSeverity;
    union _PCI_EXPRESS_CORRECTABLE_ERROR_STATUS CorrectableErrorStatus;
    union _PCI_EXPRESS_CORRECTABLE_ERROR_MASK CorrectableErrorMask;
    union _PCI_EXPRESS_AER_CAPABILITIES CapabilitiesAndControl;
    ULONG HeaderLog[4];
    union _PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_STATUS SecUncorrectableErrorStatus;
    union _PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_MASK SecUncorrectableErrorMask;
    union _PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_SEVERITY SecUncorrectableErrorSeverity;
    union _PCI_EXPRESS_SEC_AER_CAPABILITIES SecCapabilitiesAndControl;
    ULONG SecHeaderLog[4];
};

typedef struct _PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER {
    USHORT CapabilityID;
    USHORT Version : 4;
    USHORT Next : 12;
};

typedef struct _PCI_EXPRESS_L1_PM_SS_CAPABILITY {
    struct _PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER Header;
    union _PCI_EXPRESS_L1_PM_SS_CAPABILITIES_REGISTER L1PmSsCapabilities;
    union _PCI_EXPRESS_L1_PM_SS_CONTROL_1_REGISTER L1PmSsControl1;
    union _PCI_EXPRESS_L1_PM_SS_CONTROL_2_REGISTER L1PmSsControl2;
};

typedef struct _PCI_EXPRESS_LTR_CAPABILITY {
    struct _PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER Header;
    union _PCI_EXPRESS_LTR_MAX_LATENCY_REGISTER Latency;
};

typedef struct _PCI_EXPRESS_PTM_CAPABILITY {
    struct _PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER Header;
    union _PCI_EXPRESS_PTM_CAPABILITY_REGISTER PtmCapability;
    union _PCI_EXPRESS_PTM_CONTROL_REGISTER PtmControl;
};

typedef struct _PCI_EXPRESS_TPH_REQUESTER_CAPABILITY {
    struct _PCI_EXPRESS_ENHANCED_CAPABILITY_HEADER Header;
    union _PCI_EXPRESS_TPH_REQUESTER_CAPABILITY_REGISTER RequesterCapability;
    union _PCI_EXPRESS_TPH_REQUESTER_CONTROL_REGISTER RequesterControl;
};

typedef struct _PCI_FPB_ARBITER {
    struct _PCI_FPB_FDO *FpbFdoNode;
    struct _KEVENT Lock;
    struct _PCI_FPB_RESOURCE_DESCRIPTOR Resource;
};

typedef struct _PCI_FPB_CAPABILITY {
    struct _PCI_FPB_CAPABILITY_HEADER Header;
    union _PCI_FPB_CAPABILITIES_REGISTER CapabilitiesRegister;
    union _PCI_FPB_RID_VECTOR_CONTROL1_REGISTER RidVectorControl1Register;
    union _PCI_FPB_RID_VECTOR_CONTROL2_REGISTER RidVectorControl2Register;
    union _PCI_FPB_MEM_LOW_VECTOR_CONTROL_REGISTER MemLowVectorControlRegister;
    union _PCI_FPB_MEM_HIGH_VECTOR_CONTROL1_REGISTER MemHighVectorControl1Register;
    struct _PCI_FPB_MEM_HIGH_VECTOR_CONTROL2_REGISTER MemHighVectorControl2Register;
    union _PCI_FPB_VECTOR_ACCESS_CONTROL_REGISTER VectorAccessControlRegister;
    struct _PCI_FPB_VECTOR_ACCESS_DATA_REGISTER VectorAccessDataRegister;
};

typedef struct _PCI_FPB_CAPABILITY_HEADER {
    struct _PCI_CAPABILITIES_HEADER Header;
    USHORT Reserved;
};

typedef struct _PCI_FPB_FDO {
    struct _PCI_BUS *Bus;
    struct _PCI_FPB_FDO *Root;
    struct _PCI_FPB_FDO *Parent;
    struct _PCI_FPB_FDO *ChildrenHead;
    struct _PCI_FPB_FDO *ChildrenTail;
    struct _PCI_FPB_FDO *Sibling;
    union _PCI_FPB_CAPABILITY_SUPPORT FpbSupportInfo;
    union _PCI_FPB_FDO_RESOURCE Resource;
    struct _PCI_FPB_FDO_RESOURCE_ALLOCATION_CONTEXT ArbitrationContext;
    struct _KEVENT FpbLock;
    union _PCI_FPB_FDO_STATIC_FLAGS FlagsStatic;
    union _PCI_FPB_FDO_DYNAMIC_FLAGS FlagsRuntime;
    PVOID Context;
    PVOID FpbReadCapability;
    PVOID FpbWriteCapability;
    PVOID GetResourceDescriptor;
    PLONG SetResourceDescriptor;
    PVOID CommitResourceDescriptor;
    PLONG GetCurrentResourceList;
};

typedef struct _PCI_FPB_FDO_RESOURCE_ALLOCATION_CONTEXT {
    struct _PCI_FPB_FDO_RESOURCE_ALLOCATION_CONTEXT *PreviousContext;
    struct _PCI_FPB_FDO *FpbFdoNode;
    struct _ARBITER_TEST_ALLOCATION_PARAMETERS *Parameters;
};

typedef struct _PCI_FPB_MEMORY_RANGE_LIST {
    struct _LIST_ENTRY ListHead;
};

typedef struct _PCI_FPB_MEM_HIGH_VECTOR_CONTROL2_REGISTER {
    ULONG MemHighVectorStartUpper;
};

typedef struct _PCI_FPB_PDO {
    struct _PCI_DEVICE *Device;
    struct _PCI_FPB_FDO *Parent;
    struct _PCI_FPB_CAPABILITY FpbCapability;
    union _PCI_FPB_PDO_STATIC_FLAGS FlagsStatic;
    union _PCI_FPB_PDO_DYNAMIC_FLAGS FlagsRuntime;
    union _PCI_FPB_CAPABILITY_SUPPORT FpbSupportInfo;
    struct _PCI_FPB_PDO_RESOURCE Resource;
};

typedef struct _PCI_FPB_PDO_RESOURCE {
    struct _PCI_FPB_RESOURCE_DESCRIPTOR BusNumbersDecoding;
    struct _PCI_FPB_RESOURCE_DESCRIPTOR MemoryLowDecoding;
    struct _PCI_FPB_RESOURCE_DESCRIPTOR MemoryHighDecoding;
};

typedef struct _PCI_FPB_RESOURCE_DESCRIPTOR {
    enum _PCI_FPB_RESOURCE_TYPE Type;
    union {
        struct {
            struct _PCI_FPB_MEMORY_RANGE_LIST ResourceList;
        } Memory;
        struct {
            struct _RTL_BITMAP RidMap;
            ULONG RidMapBuffer[8];
        } Rid;
    } u;
};

typedef struct _PCI_FPB_VECTOR_ACCESS_DATA_REGISTER {
    ULONG VectorAccessData;
};

typedef struct _PCI_HEADER_OPERATIONS {
    PLONG GetRequirements;
    PLONG GetResources;
    PLONG SetResources;
};

typedef struct _PCI_HEADER_TYPE_0 {
    ULONG BaseAddresses[6];
    ULONG CIS;
    USHORT SubVendorID;
    USHORT SubSystemID;
    ULONG ROMBaseAddress;
    UCHAR CapabilitiesPtr;
    UCHAR Reserved1[3];
    ULONG Reserved2;
    UCHAR InterruptLine;
    UCHAR InterruptPin;
    UCHAR MinimumGrant;
    UCHAR MaximumLatency;
};

typedef struct _PCI_HEADER_TYPE_1 {
    ULONG BaseAddresses[2];
    UCHAR PrimaryBus;
    UCHAR SecondaryBus;
    UCHAR SubordinateBus;
    UCHAR SecondaryLatency;
    UCHAR IOBase;
    UCHAR IOLimit;
    USHORT SecondaryStatus;
    USHORT MemoryBase;
    USHORT MemoryLimit;
    USHORT PrefetchBase;
    USHORT PrefetchLimit;
    ULONG PrefetchBaseUpper32;
    ULONG PrefetchLimitUpper32;
    USHORT IOBaseUpper16;
    USHORT IOLimitUpper16;
    UCHAR CapabilitiesPtr;
    UCHAR Reserved1[3];
    ULONG ROMBaseAddress;
    UCHAR InterruptLine;
    UCHAR InterruptPin;
    USHORT BridgeControl;
};

typedef struct _PCI_HEADER_TYPE_2 {
    ULONG SocketRegistersBaseAddress;
    UCHAR CapabilitiesPtr;
    UCHAR Reserved;
    USHORT SecondaryStatus;
    UCHAR PrimaryBus;
    UCHAR SecondaryBus;
    UCHAR SubordinateBus;
    UCHAR SecondaryLatency;
    struct {
        ULONG Base;
        ULONG Limit;
    } Range[4];
    UCHAR InterruptLine;
    UCHAR InterruptPin;
    USHORT BridgeControl;
};

typedef struct _PCI_HIBERNATE_INFO {
    ULONG64 Lock;
    struct _RTL_BITMAP BusScanMap;
    ULONG BusScanMapBuffer[8];
    ULONG BusScanCount;
    ULONG TotalBusScanned;
    ULONG64 StartTime;
    ULONG64 EndTime;
};

typedef struct _PCI_HOTPLUG_CONTROLLER {
    struct _PCI_BRIDGE *PciBridge;
    struct _LIST_ENTRY ActionQueue;
    ULONG64 QueueLock;
    UCHAR ActionQueueBlocked;
    struct _KTIMER CommandTimer;
    struct _KDPC CommandTimerDpc;
    ULONG64 TimerLock;
    UCHAR TimersDisabled;
    UCHAR LinkActiveReportingCapable;
    UCHAR InstantaneousCommandCompleteSupport;
    UCHAR CommandCompleteInterruptPending;
    ULONG UnprocessedCommandCompleteInterrupts;
    PUCHAR GetDevicePresenceState;
    PUCHAR GetLatchState;
    PUCHAR GetLinkState;
    PUCHAR ExecuteHotPlugCommands;
    PUCHAR EnableDisableControllerInterrupts;
    ULONG SlotCount;
    struct _PCI_HOTPLUG_SLOT Slots[1];
};

typedef struct _PCI_HOTPLUG_SLOT {
    ULONG PhysicalSlotNumber;
    UCHAR HotPlugSurprise;
    UCHAR Removable;
    enum PCI_HOTPLUG_SLOT_STATE CurrentState;
    struct _PCI_HOTPLUG_CONTROLLER *Controller;
    struct _PCI_DEVICE *Device;
    ULONG64 DeviceLock;
    struct _LIST_ENTRY EventQueue;
    ULONG64 QueueLock;
    UCHAR EventQueueBlocked;
    struct _KTIMER Timer;
    struct _KDPC TimerDpc;
    ULONG TimerFlags;
    LONG SlotInterrupts;
    UCHAR AttentionButtonPresent;
    UCHAR PowerControllerPresent;
    UCHAR MRLSensorPresent;
    UCHAR AttentionIndicatorPresent;
    UCHAR PowerIndicatorPresent;
    UCHAR ElectromechanicalLockPresent;
    UCHAR AttentionIndicatorFlags;
    enum PCI_HOTPLUG_EVENT_TYPE EventMap[14];
};

typedef struct _PCI_HPX_INFO {
    UCHAR ValidTypes;
    struct _HPX_TYPE_0 type0;
    struct _HPX_TYPE_2 type2;
};

typedef struct _PCI_RESIZABLE_BAR_INFO {
    USHORT Capability;
    ULONG SizesSupported[6];
    UCHAR ControlRegister[6];
};

typedef struct _PCI_ROOT {
    struct _PCI_ROOT *Next;
    struct _PCI_SEGMENT *Segment;
    struct _PCI_BUS *Bus;
    struct _ROOT_COMPLEX *RootComplex;
    struct _PCI_BUS_INTERFACE_STANDARD *PciBusInterface;
    struct _PCI_ROOT_BUS_HARDWARE_CAPABILITY HardwareCapability;
    struct _RTL_BITMAP BridgeMap;
    ULONG BridgeMapBuffer[9];
    struct _WHEA_ERROR_SOURCE_DESCRIPTOR ErrorSourceDescriptor;
    struct _LIST_ENTRY PmeRootPortList;
    struct _LIST_ENTRY PmeWaitWakeSendList;
    struct _LIST_ENTRY PmeWaitWakeCompleteList;
    struct _LIST_ENTRY PmeWaitWakeCancelList;
    struct _LIST_ENTRY PmeD0SendList;
    struct _LIST_ENTRY PmeD0RetireList;
    struct _LIST_ENTRY PmeQueueWakeEventList;
    struct _LIST_ENTRY PmeWWSendCancelBusPowerAvailableList;
    struct _LIST_ENTRY PmeDripsWatchdogCallbackList;
    struct _KTHREAD *PmeDispatcherThread;
    ULONG64 PmeListLock;
    struct _KEVENT PmeEvent[10];
    struct _PCI_HIBERNATE_INFO HibernateInfo;
    ULONG DsmForDelayOnSxResumeEvaluated : 1;
    ULONG DelayOnSxResume : 1;
    ULONG Reserved : 31;
    ULONG FlagsAsULONG;
};

typedef struct _PCI_ROOT_BUS_HARDWARE_CAPABILITY {
    enum _PCI_HARDWARE_INTERFACE SecondaryInterface;
    UCHAR BusCapabilitiesFound;
    ULONG CurrentSpeedAndMode;
    ULONG SupportedSpeedsAndModes;
    UCHAR DeviceIDMessagingCapable;
    enum PCI_BUS_WIDTH SecondaryBusWidth;
    struct _PCI_ROOT_BUS_OSC_SUPPORT_FIELD OscFeatureSupport;
    struct _PCI_ROOT_BUS_OSC_CONTROL_FIELD OscControlRequest;
    struct _PCI_ROOT_BUS_OSC_CONTROL_FIELD OscControlGranted;
};

typedef struct _PCI_ROOT_BUS_OSC_CONTROL_FIELD {
    union {
        ULONG ExpressNativeHotPlug : 1;
        ULONG ShpcNativeHotPlug : 1;
        ULONG ExpressNativePME : 1;
        ULONG ExpressAdvancedErrorReporting : 1;
        ULONG ExpressCapabilityStructure : 1;
        ULONG LatencyToleranceReporting : 1;
        ULONG Reserved : 26;
        ULONG AsULONG;
    } u;
};

typedef struct _PCI_ROOT_BUS_OSC_SUPPORT_FIELD {
    union {
        ULONG ExtendedConfigOpRegions : 1;
        ULONG ActiveStatePowerManagement : 1;
        ULONG ClockPowerManagement : 1;
        ULONG SegmentGroups : 1;
        ULONG MessageSignaledInterrupts : 1;
        ULONG OptimizedBufferFlushAndFill : 1;
        ULONG AspmOptionality : 1;
        ULONG Reserved : 25;
        ULONG AsULONG;
    } u;
};

typedef struct _PCI_SAVE_RESTORE_DATA {
    USHORT Command;
    UCHAR CacheLineSize;
    UCHAR LatencyTimer;
    UCHAR InterruptLine;
    struct {
        USHORT BridgeControl;
        UCHAR SecondaryBusNumber;
        UCHAR SubordinateBusNumber;
    } bridge;
};

typedef struct _PCI_SEGMENT {
    struct _PCI_SEGMENT *Next;
    USHORT SegmentNumber;
    struct _PCI_BUS *PciRootBusList;
    struct _PCI_BUS *PciRootBusTail;
    UCHAR GuessedRootBusNumber;
    struct _RTL_BITMAP BusNumberMap;
    ULONG BusNumberMapBuffer[8];
};

typedef struct _PCI_SLOT_NUMBER {
    union {
        struct {
            ULONG DeviceNumber : 5;
            ULONG FunctionNumber : 3;
            ULONG Reserved : 24;
        } bits;
        ULONG AsULONG;
    } u;
};

typedef struct _PEB {
    UCHAR InheritedAddressSpace;
    UCHAR ReadImageFileExecOptions;
    UCHAR BeingDebugged;
    UCHAR BitField;
    UCHAR ImageUsesLargePages : 1;
    UCHAR IsProtectedProcess : 1;
    UCHAR IsImageDynamicallyRelocated : 1;
    UCHAR SkipPatchingUser32Forwarders : 1;
    UCHAR IsPackagedProcess : 1;
    UCHAR IsAppContainer : 1;
    UCHAR IsProtectedProcessLight : 1;
    UCHAR IsLongPathAwareProcess : 1;
    UCHAR Padding0[4];
    PVOID Mutant;
    PVOID ImageBaseAddress;
    struct _PEB_LDR_DATA *Ldr;
    struct _RTL_USER_PROCESS_PARAMETERS *ProcessParameters;
    PVOID SubSystemData;
    PVOID ProcessHeap;
    struct _RTL_CRITICAL_SECTION *FastPebLock;
    union _SLIST_HEADER *AtlThunkSListPtr;
    PVOID IFEOKey;
    ULONG CrossProcessFlags;
    ULONG ProcessInJob : 1;
    ULONG ProcessInitializing : 1;
    ULONG ProcessUsingVEH : 1;
    ULONG ProcessUsingVCH : 1;
    ULONG ProcessUsingFTH : 1;
    ULONG ProcessPreviouslyThrottled : 1;
    ULONG ProcessCurrentlyThrottled : 1;
    ULONG ProcessImagesHotPatched : 1;
    ULONG ReservedBits0 : 24;
    UCHAR Padding1[4];
    PVOID KernelCallbackTable;
    PVOID UserSharedInfoPtr;
    ULONG SystemReserved;
    ULONG AtlThunkSListPtr32;
    PVOID ApiSetMap;
    ULONG TlsExpansionCounter;
    UCHAR Padding2[4];
    PVOID TlsBitmap;
    ULONG TlsBitmapBits[2];
    PVOID ReadOnlySharedMemoryBase;
    PVOID SharedData;
    PVOID *ReadOnlyStaticServerData;
    PVOID AnsiCodePageData;
    PVOID OemCodePageData;
    PVOID UnicodeCaseTableData;
    ULONG NumberOfProcessors;
    ULONG NtGlobalFlag;
    union _LARGE_INTEGER CriticalSectionTimeout;
    ULONG64 HeapSegmentReserve;
    ULONG64 HeapSegmentCommit;
    ULONG64 HeapDeCommitTotalFreeThreshold;
    ULONG64 HeapDeCommitFreeBlockThreshold;
    ULONG NumberOfHeaps;
    ULONG MaximumNumberOfHeaps;
    PVOID *ProcessHeaps;
    PVOID GdiSharedHandleTable;
    PVOID ProcessStarterHelper;
    ULONG GdiDCAttributeList;
    UCHAR Padding3[4];
    struct _RTL_CRITICAL_SECTION *LoaderLock;
    ULONG OSMajorVersion;
    ULONG OSMinorVersion;
    USHORT OSBuildNumber;
    USHORT OSCSDVersion;
    ULONG OSPlatformId;
    ULONG ImageSubsystem;
    ULONG ImageSubsystemMajorVersion;
    ULONG ImageSubsystemMinorVersion;
    UCHAR Padding4[4];
    ULONG64 ActiveProcessAffinityMask;
    ULONG GdiHandleBuffer[60];
    PVOID PostProcessInitRoutine;
    PVOID TlsExpansionBitmap;
    ULONG TlsExpansionBitmapBits[32];
    ULONG SessionId;
    UCHAR Padding5[4];
    union _ULARGE_INTEGER AppCompatFlags;
    union _ULARGE_INTEGER AppCompatFlagsUser;
    PVOID pShimData;
    PVOID AppCompatInfo;
    struct _UNICODE_STRING CSDVersion;
    struct _ACTIVATION_CONTEXT_DATA *ActivationContextData;
    struct _ASSEMBLY_STORAGE_MAP *ProcessAssemblyStorageMap;
    struct _ACTIVATION_CONTEXT_DATA *SystemDefaultActivationContextData;
    struct _ASSEMBLY_STORAGE_MAP *SystemAssemblyStorageMap;
    ULONG64 MinimumStackCommit;
    struct _FLS_CALLBACK_INFO *FlsCallback;
    struct _LIST_ENTRY FlsListHead;
    PVOID FlsBitmap;
    ULONG FlsBitmapBits[4];
    ULONG FlsHighIndex;
    PVOID WerRegistrationData;
    PVOID WerShipAssertPtr;
    PVOID pUnused;
    PVOID pImageHeaderHash;
    ULONG TracingFlags;
    ULONG HeapTracingEnabled : 1;
    ULONG CritSecTracingEnabled : 1;
    ULONG LibLoaderTracingEnabled : 1;
    ULONG SpareTracingBits : 29;
    UCHAR Padding6[4];
    ULONG64 CsrServerReadOnlySharedMemoryBase;
    ULONG64 TppWorkerpListLock;
    struct _LIST_ENTRY TppWorkerpList;
    PVOID WaitOnAddressHashTable[128];
    PVOID TelemetryCoverageHeader;
    ULONG CloudFileFlags;
    ULONG CloudFileDiagFlags;
    CHAR PlaceholderCompatibilityMode;
    CHAR PlaceholderCompatibilityModeReserved[7];
    struct _LEAP_SECOND_DATA *LeapSecondData;
    ULONG LeapSecondFlags;
    ULONG SixtySecondEnabled : 1;
    ULONG Reserved : 31;
    ULONG NtGlobalFlag2;
};

typedef struct _PEB_LDR_DATA {
    ULONG Length;
    UCHAR Initialized;
    PVOID SsHandle;
    struct _LIST_ENTRY InLoadOrderModuleList;
    struct _LIST_ENTRY InMemoryOrderModuleList;
    struct _LIST_ENTRY InInitializationOrderModuleList;
    PVOID EntryInProgress;
    UCHAR ShutdownInProgress;
    PVOID ShutdownThreadId;
};

typedef struct _PME_REQUESTOR_ID_BUFFER {
    union _PCI_EXPRESS_PME_REQUESTOR_ID Ids[32];
    ULONG64 Start;
    ULONG64 End;
};

typedef struct _PM_SUPPORT {
    UCHAR Rsvd2 : 1;
    UCHAR D1 : 1;
    UCHAR D2 : 1;
    UCHAR PMED0 : 1;
    UCHAR PMED1 : 1;
    UCHAR PMED2 : 1;
    UCHAR PMED3Hot : 1;
    UCHAR PMED3Cold : 1;
};

typedef struct _POWER_SEQUENCE {
    ULONG SequenceD1;
    ULONG SequenceD2;
    ULONG SequenceD3;
};

typedef struct _PRIVILEGE_SET {
    ULONG PrivilegeCount;
    ULONG Control;
    struct _LUID_AND_ATTRIBUTES Privilege[1];
};

typedef struct _PROCESSOR_NUMBER {
    USHORT Group;
    UCHAR Number;
    UCHAR Reserved;
};

typedef struct _PS_MITIGATION_AUDIT_OPTIONS_MAP {
    ULONG64 Map[2];
};

typedef struct _PS_MITIGATION_OPTIONS_MAP {
    ULONG64 Map[2];
};

typedef struct _QUAD {
    LONG64 UseThisFieldToCopy;
    DOUBLE DoNotUseThisField;
};

typedef struct _RECORDER_CONFIGURE_PARAMS {
    ULONG Size;
    UCHAR CreateDefaultLog;
};

typedef struct _RECORDER_LOG_CREATE_PARAMS {
    ULONG Size;
    ULONG LogTag;
    ULONG TotalBufferSize;
    ULONG ErrorPartitionSize;
    ULONG64 LogIdentifierAppendValue;
    UCHAR LogIdentifierAppendValueSet;
    ULONG LogIdentifierSize;
    CHAR LogIdentifier[16];
};

typedef struct _ROOT_COMPLEX {
    struct _PCI_BUS *PciRootBus;
    struct _EXPRESS_PORT *IntegratedEndpointList;
    struct _EXPRESS_PORT *EventCollectorList;
    struct _EXPRESS_BRIDGE *RootPortList;
    struct _KEVENT ListLock;
};

typedef struct _RTL_ACTIVATION_CONTEXT_STACK_FRAME {
};

typedef struct _RTL_AVL_TREE {
    struct _RTL_BALANCED_NODE *Root;
};

typedef struct _RTL_BALANCED_NODE {
    struct _RTL_BALANCED_NODE *Children[2];
    struct _RTL_BALANCED_NODE *Left;
    struct _RTL_BALANCED_NODE *Right;
    UCHAR Red : 1;
    UCHAR Balance : 2;
    ULONG64 ParentValue;
};

typedef struct _RTL_BITMAP {
    ULONG SizeOfBitMap;
    PULONG Buffer;
};

typedef struct _RTL_CRITICAL_SECTION {
};

typedef struct _RTL_DRIVE_LETTER_CURDIR {
    USHORT Flags;
    USHORT Length;
    ULONG TimeStamp;
    struct _STRING DosPath;
};

typedef struct _RTL_DYNAMIC_HASH_TABLE {
    ULONG Flags;
    ULONG Shift;
    ULONG TableSize;
    ULONG Pivot;
    ULONG DivisorMask;
    ULONG NumEntries;
    ULONG NonEmptyBuckets;
    ULONG NumEnumerators;
    PVOID Directory;
};

typedef struct _RTL_DYNAMIC_HASH_TABLE_CONTEXT {
    struct _LIST_ENTRY *ChainHead;
    struct _LIST_ENTRY *PrevLinkage;
    ULONG64 Signature;
};

typedef struct _RTL_DYNAMIC_HASH_TABLE_ENTRY {
    struct _LIST_ENTRY Linkage;
    ULONG64 Signature;
};

typedef struct _RTL_DYNAMIC_HASH_TABLE_ENUMERATOR {
    struct _RTL_DYNAMIC_HASH_TABLE_ENTRY HashEntry;
    struct _LIST_ENTRY *CurEntry;
    struct _LIST_ENTRY *ChainHead;
    ULONG BucketIndex;
};

typedef struct _RTL_RANGE {
    ULONG64 Start;
    ULONG64 End;
    PVOID UserData;
    PVOID Owner;
    UCHAR Attributes;
    UCHAR Flags;
};

typedef struct _RTL_RANGE_LIST {
    struct _LIST_ENTRY ListHead;
    ULONG Flags;
    ULONG Count;
    ULONG Stamp;
};

typedef struct _RTL_RB_TREE {
    struct _RTL_BALANCED_NODE *Root;
    UCHAR Encoded : 1;
    struct _RTL_BALANCED_NODE *Min;
};

typedef struct _RTL_SPLAY_LINKS {
    struct _RTL_SPLAY_LINKS *Parent;
    struct _RTL_SPLAY_LINKS *LeftChild;
    struct _RTL_SPLAY_LINKS *RightChild;
};

typedef struct _RTL_USER_PROCESS_PARAMETERS {
    ULONG MaximumLength;
    ULONG Length;
    ULONG Flags;
    ULONG DebugFlags;
    PVOID ConsoleHandle;
    ULONG ConsoleFlags;
    PVOID StandardInput;
    PVOID StandardOutput;
    PVOID StandardError;
    struct _CURDIR CurrentDirectory;
    struct _UNICODE_STRING DllPath;
    struct _UNICODE_STRING ImagePathName;
    struct _UNICODE_STRING CommandLine;
    PVOID Environment;
    ULONG StartingX;
    ULONG StartingY;
    ULONG CountX;
    ULONG CountY;
    ULONG CountCharsX;
    ULONG CountCharsY;
    ULONG FillAttribute;
    ULONG WindowFlags;
    ULONG ShowWindowFlags;
    struct _UNICODE_STRING WindowTitle;
    struct _UNICODE_STRING DesktopInfo;
    struct _UNICODE_STRING ShellInfo;
    struct _UNICODE_STRING RuntimeData;
    struct _RTL_DRIVE_LETTER_CURDIR CurrentDirectores[32];
    ULONG64 EnvironmentSize;
    ULONG64 EnvironmentVersion;
    PVOID PackageDependencyData;
    ULONG ProcessGroupId;
    ULONG LoaderThreads;
    struct _UNICODE_STRING RedirectionDllName;
};

typedef struct _SCATTER_GATHER_ELEMENT {
    union _LARGE_INTEGER Address;
    ULONG Length;
    ULONG64 Reserved;
};

typedef struct _SCATTER_GATHER_LIST {
    ULONG NumberOfElements;
    ULONG64 Reserved;
    struct _SCATTER_GATHER_ELEMENT Elements[0];
};

typedef struct _SCSI_REQUEST_BLOCK {
};

typedef struct _SECTION_OBJECT_POINTERS {
    PVOID DataSectionObject;
    PVOID SharedCacheMap;
    PVOID ImageSectionObject;
};

typedef struct _SECURITY_QUALITY_OF_SERVICE {
    ULONG Length;
    enum _SECURITY_IMPERSONATION_LEVEL ImpersonationLevel;
    UCHAR ContextTrackingMode;
    UCHAR EffectiveOnly;
};

typedef struct _SECURITY_SUBJECT_CONTEXT {
    PVOID ClientToken;
    enum _SECURITY_IMPERSONATION_LEVEL ImpersonationLevel;
    PVOID PrimaryToken;
    PVOID ProcessAuditId;
};

typedef struct _SID {
    UCHAR Revision;
    UCHAR SubAuthorityCount;
    struct _SID_IDENTIFIER_AUTHORITY IdentifierAuthority;
    ULONG SubAuthority[1];
};

typedef struct _SID_IDENTIFIER_AUTHORITY {
    UCHAR Value[6];
};

typedef struct _SINGLE_LIST_ENTRY {
    struct _SINGLE_LIST_ENTRY *Next;
};

typedef struct _SLIST_ENTRY {
    struct _SLIST_ENTRY *Next;
};

typedef struct _STRING {
    USHORT Length;
    USHORT MaximumLength;
    PCHAR Buffer;
};

typedef struct _SWITCH_COMPLEX {
    struct _EXPRESS_BRIDGE *UpstreamPort;
    struct _EXPRESS_BRIDGE *DownstreamPortList;
    ULONG ComputedL0sReceiveLatency;
    ULONG ComputedL0sTransmitLatency;
    ULONG ComputedL1Latency;
    UCHAR IntegratedComponent;
};

typedef struct _SYSTEM_POWER_STATE_CONTEXT {
    ULONG Reserved1 : 8;
    ULONG TargetSystemState : 4;
    ULONG EffectiveSystemState : 4;
    ULONG CurrentSystemState : 4;
    ULONG IgnoreHibernationPath : 1;
    ULONG PseudoTransition : 1;
    ULONG KernelSoftReboot : 1;
    ULONG DirectedDripsTransition : 1;
    ULONG Reserved2 : 8;
    ULONG ContextAsUlong;
};

typedef struct _TEB {
    struct _NT_TIB NtTib;
    PVOID EnvironmentPointer;
    struct _CLIENT_ID ClientId;
    PVOID ActiveRpcHandle;
    PVOID ThreadLocalStoragePointer;
    struct _PEB *ProcessEnvironmentBlock;
    ULONG LastErrorValue;
    ULONG CountOfOwnedCriticalSections;
    PVOID CsrClientThread;
    PVOID Win32ThreadInfo;
    ULONG User32Reserved[26];
    ULONG UserReserved[5];
    PVOID WOW32Reserved;
    ULONG CurrentLocale;
    ULONG FpSoftwareStatusRegister;
    PVOID ReservedForDebuggerInstrumentation[16];
    PVOID SystemReserved1[30];
    CHAR PlaceholderCompatibilityMode;
    UCHAR PlaceholderHydrationAlwaysExplicit;
    CHAR PlaceholderReserved[10];
    ULONG ProxiedProcessId;
    struct _ACTIVATION_CONTEXT_STACK _ActivationStack;
    UCHAR WorkingOnBehalfTicket[8];
    LONG ExceptionCode;
    UCHAR Padding0[4];
    struct _ACTIVATION_CONTEXT_STACK *ActivationContextStackPointer;
    ULONG64 InstrumentationCallbackSp;
    ULONG64 InstrumentationCallbackPreviousPc;
    ULONG64 InstrumentationCallbackPreviousSp;
    ULONG TxFsContext;
    UCHAR InstrumentationCallbackDisabled;
    UCHAR UnalignedLoadStoreExceptions;
    UCHAR Padding1[2];
    struct _GDI_TEB_BATCH GdiTebBatch;
    struct _CLIENT_ID RealClientId;
    PVOID GdiCachedProcessHandle;
    ULONG GdiClientPID;
    ULONG GdiClientTID;
    PVOID GdiThreadLocalInfo;
    ULONG64 Win32ClientInfo[62];
    PVOID glDispatchTable[233];
    ULONG64 glReserved1[29];
    PVOID glReserved2;
    PVOID glSectionInfo;
    PVOID glSection;
    PVOID glTable;
    PVOID glCurrentRC;
    PVOID glContext;
    ULONG LastStatusValue;
    UCHAR Padding2[4];
    struct _UNICODE_STRING StaticUnicodeString;
    WCHAR StaticUnicodeBuffer[261];
    UCHAR Padding3[6];
    PVOID DeallocationStack;
    PVOID TlsSlots[64];
    struct _LIST_ENTRY TlsLinks;
    PVOID Vdm;
    PVOID ReservedForNtRpc;
    PVOID DbgSsReserved[2];
    ULONG HardErrorMode;
    UCHAR Padding4[4];
    PVOID Instrumentation[11];
    struct _GUID ActivityId;
    PVOID SubProcessTag;
    PVOID PerflibData;
    PVOID EtwTraceData;
    PVOID WinSockData;
    ULONG GdiBatchCount;
    struct _PROCESSOR_NUMBER CurrentIdealProcessor;
    ULONG IdealProcessorValue;
    UCHAR ReservedPad0;
    UCHAR ReservedPad1;
    UCHAR ReservedPad2;
    UCHAR IdealProcessor;
    ULONG GuaranteedStackBytes;
    UCHAR Padding5[4];
    PVOID ReservedForPerf;
    PVOID ReservedForOle;
    ULONG WaitingOnLoaderLock;
    UCHAR Padding6[4];
    PVOID SavedPriorityState;
    ULONG64 ReservedForCodeCoverage;
    PVOID ThreadPoolData;
    PVOID *TlsExpansionSlots;
    PVOID DeallocationBStore;
    PVOID BStoreLimit;
    ULONG MuiGeneration;
    ULONG IsImpersonating;
    PVOID NlsCache;
    PVOID pShimData;
    ULONG HeapData;
    UCHAR Padding7[4];
    PVOID CurrentTransactionHandle;
    struct _TEB_ACTIVE_FRAME *ActiveFrame;
    PVOID FlsData;
    PVOID PreferredLanguages;
    PVOID UserPrefLanguages;
    PVOID MergedPrefLanguages;
    ULONG MuiImpersonation;
    USHORT CrossTebFlags;
    USHORT SpareCrossTebBits : 16;
    USHORT SameTebFlags;
    USHORT SafeThunkCall : 1;
    USHORT InDebugPrint : 1;
    USHORT HasFiberData : 1;
    USHORT SkipThreadAttach : 1;
    USHORT WerInShipAssertCode : 1;
    USHORT RanProcessInit : 1;
    USHORT ClonedThread : 1;
    USHORT SuppressDebugMsg : 1;
    USHORT DisableUserStackWalk : 1;
    USHORT RtlExceptionAttached : 1;
    USHORT InitialThread : 1;
    USHORT SessionAware : 1;
    USHORT LoadOwner : 1;
    USHORT LoaderWorker : 1;
    USHORT SkipLoaderInit : 1;
    USHORT SpareSameTebBits : 1;
    PVOID TxnScopeEnterCallback;
    PVOID TxnScopeExitCallback;
    PVOID TxnScopeContext;
    ULONG LockCount;
    LONG WowTebOffset;
    PVOID ResourceRetValue;
    PVOID ReservedForWdf;
    ULONG64 ReservedForCrt;
    struct _GUID EffectiveContainerId;
};

typedef struct _TEB_ACTIVE_FRAME {
    ULONG Flags;
    struct _TEB_ACTIVE_FRAME *Previous;
    struct _TEB_ACTIVE_FRAME_CONTEXT *Context;
};

typedef struct _TEB_ACTIVE_FRAME_CONTEXT {
    ULONG Flags;
    PCHAR FrameName;
};

typedef struct _TP_CALLBACK_ENVIRON_V3 {
    ULONG Version;
    struct _TP_POOL *Pool;
    struct _TP_CLEANUP_GROUP *CleanupGroup;
    PVOID CleanupGroupCancelCallback;
    PVOID RaceDll;
    struct _ACTIVATION_CONTEXT *ActivationContext;
    PVOID FinalizationCallback;
    union {
        ULONG Flags;
        struct {
            ULONG LongFunction : 1;
            ULONG Persistent : 1;
            ULONG Private : 30;
        } s;
    } u;
    enum _TP_CALLBACK_PRIORITY CallbackPriority;
    ULONG Size;
};

typedef struct _TP_CALLBACK_INSTANCE {
};

typedef struct _TP_CLEANUP_GROUP {
};

typedef struct _TP_POOL {
};

typedef struct _TXN_PARAMETER_BLOCK {
    USHORT Length;
    USHORT TxFsContext;
    PVOID TransactionObject;
};

typedef struct _TlgProviderMetadata_t {
    UCHAR Type;
    struct _GUID ProviderId;
    USHORT RemainingSize;
};

typedef struct _TlgProvider_t {
    ULONG LevelPlus1;
    PUSHORT ProviderMetadataPtr;
    ULONG64 KeywordAny;
    ULONG64 KeywordAll;
    ULONG64 RegHandle;
    PVOID EnableCallback;
    PVOID CallbackContext;
};

typedef struct _TraceLoggingMetadata_t {
    ULONG Signature;
    USHORT Size;
    UCHAR Version;
    UCHAR Flags;
    ULONG64 Magic;
};

typedef struct _UNICODE_STRING {
    USHORT Length;
    USHORT MaximumLength;
    PWCHAR Buffer;
};

typedef struct _UPSTREAM_SWITCHPORT {
    struct _EXPRESS_BRIDGE *RootPortBridge;
    struct _SWITCH_COMPLEX *SwitchComplex;
};

typedef struct _VPB {
    SHORT Type;
    SHORT Size;
    USHORT Flags;
    USHORT VolumeLabelLength;
    struct _DEVICE_OBJECT *DeviceObject;
    struct _DEVICE_OBJECT *RealDevice;
    ULONG SerialNumber;
    ULONG ReferenceCount;
    WCHAR VolumeLabel[32];
};

typedef struct _WAIT_CONTEXT_BLOCK {
    struct _KDEVICE_QUEUE_ENTRY WaitQueueEntry;
    struct _LIST_ENTRY DmaWaitEntry;
    ULONG NumberOfChannels;
    ULONG SyncCallback : 1;
    ULONG DmaContext : 1;
    ULONG ZeroMapRegisters : 1;
    ULONG Reserved : 9;
    ULONG NumberOfRemapPages : 20;
    enum _IO_ALLOCATION_ACTION *DeviceRoutine;
    PVOID DeviceContext;
    ULONG NumberOfMapRegisters;
    PVOID DeviceObject;
    PVOID CurrentIrp;
    struct _KDPC *BufferChainingDpc;
};

typedef struct _WHEA_AER_BRIDGE_DESCRIPTOR {
    USHORT Type;
    UCHAR Enabled;
    UCHAR Reserved;
    ULONG BusNumber;
    struct _WHEA_PCI_SLOT_NUMBER Slot;
    USHORT DeviceControl;
    union _AER_BRIDGE_DESCRIPTOR_FLAGS Flags;
    ULONG UncorrectableErrorMask;
    ULONG UncorrectableErrorSeverity;
    ULONG CorrectableErrorMask;
    ULONG AdvancedCapsAndControl;
    ULONG SecondaryUncorrectableErrorMask;
    ULONG SecondaryUncorrectableErrorSev;
    ULONG SecondaryCapsAndControl;
};

typedef struct _WHEA_AER_ENDPOINT_DESCRIPTOR {
    USHORT Type;
    UCHAR Enabled;
    UCHAR Reserved;
    ULONG BusNumber;
    struct _WHEA_PCI_SLOT_NUMBER Slot;
    USHORT DeviceControl;
    union _AER_ENDPOINT_DESCRIPTOR_FLAGS Flags;
    ULONG UncorrectableErrorMask;
    ULONG UncorrectableErrorSeverity;
    ULONG CorrectableErrorMask;
    ULONG AdvancedCapsAndControl;
};

typedef struct _WHEA_AER_ROOTPORT_DESCRIPTOR {
    USHORT Type;
    UCHAR Enabled;
    UCHAR Reserved;
    ULONG BusNumber;
    struct _WHEA_PCI_SLOT_NUMBER Slot;
    USHORT DeviceControl;
    union _AER_ROOTPORT_DESCRIPTOR_FLAGS Flags;
    ULONG UncorrectableErrorMask;
    ULONG UncorrectableErrorSeverity;
    ULONG CorrectableErrorMask;
    ULONG AdvancedCapsAndControl;
    ULONG RootErrorCommand;
};

typedef struct _WHEA_ERROR_PACKET_V2 {
    ULONG Signature;
    ULONG Version;
    ULONG Length;
    union _WHEA_ERROR_PACKET_FLAGS Flags;
    enum _WHEA_ERROR_TYPE ErrorType;
    enum _WHEA_ERROR_SEVERITY ErrorSeverity;
    ULONG ErrorSourceId;
    enum _WHEA_ERROR_SOURCE_TYPE ErrorSourceType;
    struct _GUID NotifyType;
    ULONG64 Context;
    enum _WHEA_ERROR_PACKET_DATA_FORMAT DataFormat;
    ULONG Reserved1;
    ULONG DataOffset;
    ULONG DataLength;
    ULONG PshedDataOffset;
    ULONG PshedDataLength;
};

typedef struct _WHEA_ERROR_RECORD {
    struct _WHEA_ERROR_RECORD_HEADER Header;
    struct _WHEA_ERROR_RECORD_SECTION_DESCRIPTOR SectionDescriptor[1];
};

typedef struct _WHEA_ERROR_RECORD_HEADER {
    ULONG Signature;
    union _WHEA_REVISION Revision;
    ULONG SignatureEnd;
    USHORT SectionCount;
    enum _WHEA_ERROR_SEVERITY Severity;
    union _WHEA_ERROR_RECORD_HEADER_VALIDBITS ValidBits;
    ULONG Length;
    union _WHEA_TIMESTAMP Timestamp;
    struct _GUID PlatformId;
    struct _GUID PartitionId;
    struct _GUID CreatorId;
    struct _GUID NotifyType;
    ULONG64 RecordId;
    union _WHEA_ERROR_RECORD_HEADER_FLAGS Flags;
    union _WHEA_PERSISTENCE_INFO PersistenceInfo;
    UCHAR Reserved[12];
};

typedef struct _WHEA_ERROR_RECORD_SECTION_DESCRIPTOR {
    ULONG SectionOffset;
    ULONG SectionLength;
    union _WHEA_REVISION Revision;
    union _WHEA_ERROR_RECORD_SECTION_DESCRIPTOR_VALIDBITS ValidBits;
    UCHAR Reserved;
    union _WHEA_ERROR_RECORD_SECTION_DESCRIPTOR_FLAGS Flags;
    struct _GUID SectionType;
    struct _GUID FRUId;
    enum _WHEA_ERROR_SEVERITY SectionSeverity;
    CHAR FRUText[20];
};

typedef struct _WHEA_ERROR_SOURCE_DESCRIPTOR {
    ULONG Length;
    ULONG Version;
    enum _WHEA_ERROR_SOURCE_TYPE Type;
    enum _WHEA_ERROR_SOURCE_STATE State;
    ULONG MaxRawDataLength;
    ULONG NumRecordsToPreallocate;
    ULONG MaxSectionsPerRecord;
    ULONG ErrorSourceId;
    ULONG PlatformErrorSourceId;
    ULONG Flags;
    union {
        struct _WHEA_XPF_MCE_DESCRIPTOR XpfMceDescriptor;
        struct _WHEA_XPF_CMC_DESCRIPTOR XpfCmcDescriptor;
        struct _WHEA_XPF_NMI_DESCRIPTOR XpfNmiDescriptor;
        struct _WHEA_IPF_MCA_DESCRIPTOR IpfMcaDescriptor;
        struct _WHEA_IPF_CMC_DESCRIPTOR IpfCmcDescriptor;
        struct _WHEA_IPF_CPE_DESCRIPTOR IpfCpeDescriptor;
        struct _WHEA_AER_ROOTPORT_DESCRIPTOR AerRootportDescriptor;
        struct _WHEA_AER_ENDPOINT_DESCRIPTOR AerEndpointDescriptor;
        struct _WHEA_AER_BRIDGE_DESCRIPTOR AerBridgeDescriptor;
        struct _WHEA_GENERIC_ERROR_DESCRIPTOR GenErrDescriptor;
        struct _WHEA_GENERIC_ERROR_DESCRIPTOR_V2 GenErrDescriptorV2;
    } Info;
};

typedef struct _WHEA_EVENT_LOG_ENTRY {
    struct _WHEA_EVENT_LOG_ENTRY_HEADER Header;
};

typedef struct _WHEA_EVENT_LOG_ENTRY_HEADER {
    ULONG Signature;
    ULONG Version;
    ULONG Length;
    enum _WHEA_EVENT_LOG_ENTRY_TYPE Type;
    ULONG OwnerTag;
    enum _WHEA_EVENT_LOG_ENTRY_ID Id;
    union _WHEA_EVENT_LOG_ENTRY_FLAGS Flags;
    ULONG PayloadLength;
};

typedef struct _WHEA_GENERIC_ERROR_DESCRIPTOR {
    USHORT Type;
    UCHAR Reserved;
    UCHAR Enabled;
    ULONG ErrStatusBlockLength;
    ULONG RelatedErrorSourceId;
    UCHAR ErrStatusAddressSpaceID;
    UCHAR ErrStatusAddressBitWidth;
    UCHAR ErrStatusAddressBitOffset;
    UCHAR ErrStatusAddressAccessSize;
    union _LARGE_INTEGER ErrStatusAddress;
    struct _WHEA_NOTIFICATION_DESCRIPTOR Notify;
};

typedef struct _WHEA_GENERIC_ERROR_DESCRIPTOR_V2 {
    USHORT Type;
    UCHAR Reserved;
    UCHAR Enabled;
    ULONG ErrStatusBlockLength;
    ULONG RelatedErrorSourceId;
    UCHAR ErrStatusAddressSpaceID;
    UCHAR ErrStatusAddressBitWidth;
    UCHAR ErrStatusAddressBitOffset;
    UCHAR ErrStatusAddressAccessSize;
    union _LARGE_INTEGER ErrStatusAddress;
    struct _WHEA_NOTIFICATION_DESCRIPTOR Notify;
    UCHAR ReadAckAddressSpaceID;
    UCHAR ReadAckAddressBitWidth;
    UCHAR ReadAckAddressBitOffset;
    UCHAR ReadAckAddressAccessSize;
    union _LARGE_INTEGER ReadAckAddress;
    ULONG64 ReadAckPreserveMask;
    ULONG64 ReadAckWriteMask;
};

typedef struct _WHEA_IPF_CMC_DESCRIPTOR {
    USHORT Type;
    UCHAR Enabled;
    UCHAR Reserved;
};

typedef struct _WHEA_IPF_CPE_DESCRIPTOR {
    USHORT Type;
    UCHAR Enabled;
    UCHAR Reserved;
};

typedef struct _WHEA_IPF_MCA_DESCRIPTOR {
    USHORT Type;
    UCHAR Enabled;
    UCHAR Reserved;
};

typedef struct _WHEA_NOTIFICATION_DESCRIPTOR {
    UCHAR Type;
    UCHAR Length;
    union _WHEA_NOTIFICATION_FLAGS Flags;
    union {
        struct {
            ULONG PollInterval;
        } Polled;
        struct {
            ULONG PollInterval;
            ULONG Vector;
            ULONG SwitchToPollingThreshold;
            ULONG SwitchToPollingWindow;
            ULONG ErrorThreshold;
            ULONG ErrorThresholdWindow;
        } Interrupt;
        struct {
            ULONG PollInterval;
            ULONG Vector;
            ULONG SwitchToPollingThreshold;
            ULONG SwitchToPollingWindow;
            ULONG ErrorThreshold;
            ULONG ErrorThresholdWindow;
        } LocalInterrupt;
        struct {
            ULONG PollInterval;
            ULONG Vector;
            ULONG SwitchToPollingThreshold;
            ULONG SwitchToPollingWindow;
            ULONG ErrorThreshold;
            ULONG ErrorThresholdWindow;
        } Sci;
        struct {
            ULONG PollInterval;
            ULONG Vector;
            ULONG SwitchToPollingThreshold;
            ULONG SwitchToPollingWindow;
            ULONG ErrorThreshold;
            ULONG ErrorThresholdWindow;
        } Nmi;
        struct {
            ULONG PollInterval;
            ULONG Vector;
            ULONG SwitchToPollingThreshold;
            ULONG SwitchToPollingWindow;
            ULONG ErrorThreshold;
            ULONG ErrorThresholdWindow;
        } Sea;
        struct {
            ULONG PollInterval;
            ULONG Vector;
            ULONG SwitchToPollingThreshold;
            ULONG SwitchToPollingWindow;
            ULONG ErrorThreshold;
            ULONG ErrorThresholdWindow;
        } Sei;
        struct {
            ULONG PollInterval;
            ULONG Vector;
            ULONG SwitchToPollingThreshold;
            ULONG SwitchToPollingWindow;
            ULONG ErrorThreshold;
            ULONG ErrorThresholdWindow;
        } Gsiv;
    } u;
};

typedef struct _WHEA_PCIEXPRESS_DEVICE_ID {
    USHORT VendorID;
    USHORT DeviceID;
    ULONG ClassCode : 24;
    ULONG FunctionNumber : 8;
    ULONG DeviceNumber : 8;
    ULONG Segment : 16;
    ULONG PrimaryBusNumber : 8;
    ULONG SecondaryBusNumber : 8;
    ULONG Reserved1 : 3;
    ULONG SlotNumber : 13;
    ULONG Reserved2 : 8;
};

typedef struct _WHEA_PCIEXPRESS_ERROR_SECTION {
    union _WHEA_PCIEXPRESS_ERROR_SECTION_VALIDBITS ValidBits;
    enum _WHEA_PCIEXPRESS_DEVICE_TYPE PortType;
    union _WHEA_PCIEXPRESS_VERSION Version;
    union _WHEA_PCIEXPRESS_COMMAND_STATUS CommandStatus;
    ULONG Reserved;
    struct _WHEA_PCIEXPRESS_DEVICE_ID DeviceId;
    ULONG64 DeviceSerialNumber;
    union _WHEA_PCIEXPRESS_BRIDGE_CONTROL_STATUS BridgeControlStatus;
    UCHAR ExpressCapability[60];
    UCHAR AerInfo[96];
};

typedef struct _WHEA_PCI_SLOT_NUMBER {
    union {
        struct {
            ULONG DeviceNumber : 5;
            ULONG FunctionNumber : 3;
            ULONG Reserved : 24;
        } bits;
        ULONG AsULONG;
    } u;
};

typedef struct _WHEA_XPF_CMC_DESCRIPTOR {
    USHORT Type;
    UCHAR Enabled;
    UCHAR NumberOfBanks;
    ULONG Reserved;
    struct _WHEA_NOTIFICATION_DESCRIPTOR Notify;
    struct _WHEA_XPF_MC_BANK_DESCRIPTOR Banks[32];
};

typedef struct _WHEA_XPF_MCE_DESCRIPTOR {
    USHORT Type;
    UCHAR Enabled;
    UCHAR NumberOfBanks;
    union _XPF_MCE_FLAGS Flags;
    ULONG64 MCG_Capability;
    ULONG64 MCG_GlobalControl;
    struct _WHEA_XPF_MC_BANK_DESCRIPTOR Banks[32];
};

typedef struct _WHEA_XPF_MC_BANK_DESCRIPTOR {
    UCHAR BankNumber;
    UCHAR ClearOnInitialization;
    UCHAR StatusDataFormat;
    union _XPF_MC_BANK_FLAGS Flags;
    ULONG ControlMsr;
    ULONG StatusMsr;
    ULONG AddressMsr;
    ULONG MiscMsr;
    ULONG64 ControlData;
};

typedef struct _WHEA_XPF_NMI_DESCRIPTOR {
    USHORT Type;
    UCHAR Enabled;
};

typedef struct _WORK_QUEUE_ITEM {
    struct _LIST_ENTRY List;
    PVOID WorkerRoutine;
    PVOID Parameter;
};

typedef struct _WPP_TRACE_CONTROL_BLOCK {
    PLONG Callback;
    struct _GUID *ControlGuid;
    struct _WPP_TRACE_CONTROL_BLOCK *Next;
    LONG64 Logger;
    struct _UNICODE_STRING *RegistryPath;
    UCHAR FlagsLen;
    UCHAR Level;
    USHORT Reserved;
    ULONG Flags[1];
    ULONG ReservedFlags;
    ULONG64 RegHandle;
    PVOID AutoLogContext;
    USHORT AutoLogVerboseEnabled;
    USHORT AutoLogAttachToMiniDump;
};

typedef struct _XSAVE_AREA_HEADER {
    ULONG64 Mask;
    ULONG64 CompactionMask;
    ULONG64 Reserved2[6];
};

typedef struct _XSAVE_FORMAT {
    USHORT ControlWord;
    USHORT StatusWord;
    UCHAR TagWord;
    UCHAR Reserved1;
    USHORT ErrorOpcode;
    ULONG ErrorOffset;
    USHORT ErrorSelector;
    USHORT Reserved2;
    ULONG DataOffset;
    USHORT DataSelector;
    USHORT Reserved3;
    ULONG MxCsr;
    ULONG MxCsr_Mask;
    struct _M128A FloatRegisters[8];
    struct _M128A XmmRegisters[16];
    UCHAR Reserved4[96];
};

typedef struct _XSTATE_CONFIGURATION {
    ULONG64 EnabledFeatures;
    ULONG64 EnabledVolatileFeatures;
    ULONG Size;
    ULONG ControlFlags;
    ULONG OptimizedSave : 1;
    ULONG CompactionEnabled : 1;
    struct _XSTATE_FEATURE Features[64];
    ULONG64 EnabledSupervisorFeatures;
    ULONG64 AlignedFeatures;
    ULONG AllFeatureSize;
    ULONG AllFeatures[64];
    ULONG64 EnabledUserVisibleSupervisorFeatures;
};

typedef struct _XSTATE_FEATURE {
    ULONG Offset;
    ULONG Size;
};

typedef union _AER_BRIDGE_DESCRIPTOR_FLAGS {
    USHORT UncorrectableErrorMaskRW : 1;
    USHORT UncorrectableErrorSeverityRW : 1;
    USHORT CorrectableErrorMaskRW : 1;
    USHORT AdvancedCapsAndControlRW : 1;
    USHORT SecondaryUncorrectableErrorMaskRW : 1;
    USHORT SecondaryUncorrectableErrorSevRW : 1;
    USHORT SecondaryCapsAndControlRW : 1;
    USHORT Reserved : 9;
    USHORT AsUSHORT;
};

typedef union _AER_ENDPOINT_DESCRIPTOR_FLAGS {
    USHORT UncorrectableErrorMaskRW : 1;
    USHORT UncorrectableErrorSeverityRW : 1;
    USHORT CorrectableErrorMaskRW : 1;
    USHORT AdvancedCapsAndControlRW : 1;
    USHORT Reserved : 12;
    USHORT AsUSHORT;
};

typedef union _AER_ROOTPORT_DESCRIPTOR_FLAGS {
    USHORT UncorrectableErrorMaskRW : 1;
    USHORT UncorrectableErrorSeverityRW : 1;
    USHORT CorrectableErrorMaskRW : 1;
    USHORT AdvancedCapsAndControlRW : 1;
    USHORT RootErrorCommandRW : 1;
    USHORT Reserved : 11;
    USHORT AsUSHORT;
};

typedef union _KGDTENTRY64 {
    USHORT LimitLow;
    USHORT BaseLow;
    struct {
        UCHAR BaseMiddle;
        UCHAR Flags1;
        UCHAR Flags2;
        UCHAR BaseHigh;
    } Bytes;
    struct {
        ULONG BaseMiddle : 8;
        ULONG Type : 5;
        ULONG Dpl : 2;
        ULONG Present : 1;
        ULONG LimitHigh : 4;
        ULONG System : 1;
        ULONG LongMode : 1;
        ULONG DefaultBig : 1;
        ULONG Granularity : 1;
        ULONG BaseHigh : 8;
    } Bits;
    ULONG BaseUpper;
    ULONG MustBeZero;
    LONG64 DataLow;
    LONG64 DataHigh;
};

typedef union _KIDTENTRY64 {
    USHORT OffsetLow;
    USHORT Selector;
    USHORT IstIndex : 3;
    USHORT Reserved0 : 5;
    USHORT Type : 5;
    USHORT Dpl : 2;
    USHORT Present : 1;
    USHORT OffsetMiddle;
    ULONG OffsetHigh;
    ULONG Reserved1;
    ULONG64 Alignment;
};

typedef union _LARGE_INTEGER {
    ULONG LowPart;
    LONG HighPart;
    struct {
        ULONG LowPart;
        LONG HighPart;
    } u;
    LONG64 QuadPart;
};

typedef union _PCI_BRIDGE_RESOURCES {
    struct _CM_PARTIAL_RESOURCE_DESCRIPTOR MemoryWindow;
    struct _CM_PARTIAL_RESOURCE_DESCRIPTOR PrefetchWindow;
    struct _CM_PARTIAL_RESOURCE_DESCRIPTOR IoWindow;
    struct _CM_PARTIAL_RESOURCE_DESCRIPTOR VgaRange[3];
    struct _CM_PARTIAL_RESOURCE_DESCRIPTOR ByIndex[6];
};

typedef union _PCI_DEVICE_REQUIREMENTS {
    struct _IO_RESOURCE_DESCRIPTOR Bars[6];
    struct {
        struct _IO_RESOURCE_DESCRIPTOR RomBar;
        struct _IO_RESOURCE_DESCRIPTOR VfBars[6];
    } type0;
    struct {
        struct _IO_RESOURCE_DESCRIPTOR RomBar;
        struct _IO_RESOURCE_DESCRIPTOR MemoryWindow;
        struct _IO_RESOURCE_DESCRIPTOR PrefetchWindow;
        struct _IO_RESOURCE_DESCRIPTOR IoWindow;
    } type1;
    struct {
        struct _IO_RESOURCE_DESCRIPTOR SocketBar;
        struct _IO_RESOURCE_DESCRIPTOR LegacyBar;
        struct _IO_RESOURCE_DESCRIPTOR MemoryWindows[2];
        struct _IO_RESOURCE_DESCRIPTOR IoWindows[2];
    } type2;
    struct _IO_RESOURCE_DESCRIPTOR ByIndex[13];
};

typedef union _PCI_DEVICE_RESOURCES {
    struct _CM_PARTIAL_RESOURCE_DESCRIPTOR Bars[6];
    struct {
        struct _CM_PARTIAL_RESOURCE_DESCRIPTOR RomBar;
        struct _CM_PARTIAL_RESOURCE_DESCRIPTOR VfBars[6];
    } type0;
    struct {
        struct _CM_PARTIAL_RESOURCE_DESCRIPTOR RomBar;
        struct _CM_PARTIAL_RESOURCE_DESCRIPTOR MemoryWindow;
        struct _CM_PARTIAL_RESOURCE_DESCRIPTOR PrefetchWindow;
        struct _CM_PARTIAL_RESOURCE_DESCRIPTOR IoWindow;
    } type1;
    struct {
        struct _CM_PARTIAL_RESOURCE_DESCRIPTOR SocketBar;
        struct _CM_PARTIAL_RESOURCE_DESCRIPTOR LegacyBar;
        struct _CM_PARTIAL_RESOURCE_DESCRIPTOR MemoryWindows[2];
        struct _CM_PARTIAL_RESOURCE_DESCRIPTOR IoWindows[2];
    } type2;
    struct _CM_PARTIAL_RESOURCE_DESCRIPTOR ByIndex[13];
};

typedef union _PCI_EXPRESS_ACS_CONTROL {
    USHORT SourceValidation : 1;
    USHORT TranslationBlocking : 1;
    USHORT RequestRedirect : 1;
    USHORT CompletionRedirect : 1;
    USHORT UpstreamForwarding : 1;
    USHORT EgressControl : 1;
    USHORT DirectTranslation : 1;
    USHORT Reserved : 9;
    USHORT AsUSHORT;
};

typedef union _PCI_EXPRESS_AER_CAPABILITIES {
    ULONG FirstErrorPointer : 5;
    ULONG ECRCGenerationCapable : 1;
    ULONG ECRCGenerationEnable : 1;
    ULONG ECRCCheckCapable : 1;
    ULONG ECRCCheckEnable : 1;
    ULONG MultipleHeaderRecordingCapable : 1;
    ULONG MultipleHeaderRecordingEnable : 1;
    ULONG TlpPrefixLogPresent : 1;
    ULONG Reserved : 20;
    ULONG AsULONG;
};

typedef union _PCI_EXPRESS_CAPABILITIES_REGISTER {
    USHORT CapabilityVersion : 4;
    USHORT DeviceType : 4;
    USHORT SlotImplemented : 1;
    USHORT InterruptMessageNumber : 5;
    USHORT Rsvd : 2;
    USHORT AsUSHORT;
};

typedef union _PCI_EXPRESS_CORRECTABLE_ERROR_MASK {
    ULONG ReceiverError : 1;
    ULONG Reserved1 : 5;
    ULONG BadTLP : 1;
    ULONG BadDLLP : 1;
    ULONG ReplayNumRollover : 1;
    ULONG Reserved2 : 3;
    ULONG ReplayTimerTimeout : 1;
    ULONG AdvisoryNonFatalError : 1;
    ULONG CorrectedInternalError : 1;
    ULONG HeaderLogOverflow : 1;
    ULONG Reserved3 : 16;
    ULONG AsULONG;
};

typedef union _PCI_EXPRESS_CORRECTABLE_ERROR_STATUS {
    ULONG ReceiverError : 1;
    ULONG Reserved1 : 5;
    ULONG BadTLP : 1;
    ULONG BadDLLP : 1;
    ULONG ReplayNumRollover : 1;
    ULONG Reserved2 : 3;
    ULONG ReplayTimerTimeout : 1;
    ULONG AdvisoryNonFatalError : 1;
    ULONG CorrectedInternalError : 1;
    ULONG HeaderLogOverflow : 1;
    ULONG Reserved3 : 16;
    ULONG AsULONG;
};

typedef union _PCI_EXPRESS_DEVICE_CAPABILITIES_2_REGISTER {
    ULONG CompletionTimeoutRangesSupported : 4;
    ULONG CompletionTimeoutDisableSupported : 1;
    ULONG AriForwardingSupported : 1;
    ULONG AtomicOpRoutingSupported : 1;
    ULONG AtomicOpCompleterSupported32Bit : 1;
    ULONG AtomicOpCompleterSupported64Bit : 1;
    ULONG CASCompleterSupported128Bit : 1;
    ULONG NoROEnabledPRPRPassing : 1;
    ULONG LTRMechanismSupported : 1;
    ULONG TPHCompleterSupported : 2;
    ULONG Rsvd : 4;
    ULONG OBFFSupported : 2;
    ULONG ExtendedFmtFieldSuported : 1;
    ULONG EndEndTLPPrefixSupported : 1;
    ULONG MaxEndEndTLPPrefixes : 2;
    ULONG Rsvd2 : 8;
    ULONG AsULONG;
};

typedef union _PCI_EXPRESS_DEVICE_CAPABILITIES_REGISTER {
    ULONG MaxPayloadSizeSupported : 3;
    ULONG PhantomFunctionsSupported : 2;
    ULONG ExtendedTagSupported : 1;
    ULONG L0sAcceptableLatency : 3;
    ULONG L1AcceptableLatency : 3;
    ULONG Undefined : 3;
    ULONG RoleBasedErrorReporting : 1;
    ULONG Rsvd1 : 2;
    ULONG CapturedSlotPowerLimit : 8;
    ULONG CapturedSlotPowerLimitScale : 2;
    ULONG FunctionLevelResetCapability : 1;
    ULONG Rsvd2 : 3;
    ULONG AsULONG;
};

typedef union _PCI_EXPRESS_DEVICE_CONTROL_2_REGISTER {
    USHORT CompletionTimeoutValue : 4;
    USHORT CompletionTimeoutDisable : 1;
    USHORT AriForwardingEnable : 1;
    USHORT AtomicOpRequesterEnable : 1;
    USHORT AtomicOpEgresBlocking : 1;
    USHORT IDORequestEnable : 1;
    USHORT IDOCompletionEnable : 1;
    USHORT LTRMechanismEnable : 1;
    USHORT Rsvd : 2;
    USHORT OBFFEnable : 2;
    USHORT EndEndTLPPrefixBlocking : 1;
    USHORT AsUSHORT;
};

typedef union _PCI_EXPRESS_DEVICE_CONTROL_REGISTER {
    USHORT CorrectableErrorEnable : 1;
    USHORT NonFatalErrorEnable : 1;
    USHORT FatalErrorEnable : 1;
    USHORT UnsupportedRequestErrorEnable : 1;
    USHORT EnableRelaxedOrder : 1;
    USHORT MaxPayloadSize : 3;
    USHORT ExtendedTagEnable : 1;
    USHORT PhantomFunctionsEnable : 1;
    USHORT AuxPowerEnable : 1;
    USHORT NoSnoopEnable : 1;
    USHORT MaxReadRequestSize : 3;
    USHORT BridgeConfigRetryEnable : 1;
    USHORT InitiateFunctionLevelReset : 1;
    USHORT AsUSHORT;
};

typedef union _PCI_EXPRESS_ERROR_SOURCE_ID {
    USHORT CorrectableSourceIdFun : 3;
    USHORT CorrectableSourceIdDev : 5;
    USHORT CorrectableSourceIdBus : 8;
    USHORT UncorrectableSourceIdFun : 3;
    USHORT UncorrectableSourceIdDev : 5;
    USHORT UncorrectableSourceIdBus : 8;
    ULONG AsULONG;
};

typedef union _PCI_EXPRESS_L1_PM_SS_CAPABILITIES_REGISTER {
    ULONG PciPmL12Supported : 1;
    ULONG PciPmL11Supported : 1;
    ULONG AspmL12Supported : 1;
    ULONG AspmL11Supported : 1;
    ULONG L1PmSsSupported : 1;
    ULONG Rsvd : 3;
    ULONG PortCommonModeRestoreTime : 8;
    ULONG PortTPowerOnScale : 2;
    ULONG Rsvd2 : 1;
    ULONG PortTPowerOnValue : 5;
    ULONG Rsvd3 : 8;
    ULONG AsULONG;
};

typedef union _PCI_EXPRESS_L1_PM_SS_CONTROL_1_REGISTER {
    ULONG PciPmL12Enabled : 1;
    ULONG PciPmL11Enabled : 1;
    ULONG AspmL12Enabled : 1;
    ULONG AspmL11Enabled : 1;
    ULONG Rsvd : 4;
    ULONG CommonModeRestoreTime : 8;
    ULONG LtrL12ThresholdValue : 10;
    ULONG Rsvd2 : 3;
    ULONG LtrL12ThresholdScale : 3;
    ULONG AsULONG;
};

typedef union _PCI_EXPRESS_L1_PM_SS_CONTROL_2_REGISTER {
    ULONG TPowerOnScale : 2;
    ULONG Rsvd : 1;
    ULONG TPowerOnValue : 5;
    ULONG Rsvd2 : 24;
    ULONG AsULONG;
};

typedef union _PCI_EXPRESS_LINK_CAPABILITIES_REGISTER {
    ULONG MaximumLinkSpeed : 4;
    ULONG MaximumLinkWidth : 6;
    ULONG ActiveStatePMSupport : 2;
    ULONG L0sExitLatency : 3;
    ULONG L1ExitLatency : 3;
    ULONG ClockPowerManagement : 1;
    ULONG SurpriseDownErrorReportingCapable : 1;
    ULONG DataLinkLayerActiveReportingCapable : 1;
    ULONG LinkBandwidthNotificationCapability : 1;
    ULONG AspmOptionalityCompliance : 1;
    ULONG Rsvd : 1;
    ULONG PortNumber : 8;
    ULONG AsULONG;
};

typedef union _PCI_EXPRESS_LINK_CONTROL_REGISTER {
    USHORT ActiveStatePMControl : 2;
    USHORT Rsvd1 : 1;
    USHORT ReadCompletionBoundary : 1;
    USHORT LinkDisable : 1;
    USHORT RetrainLink : 1;
    USHORT CommonClockConfig : 1;
    USHORT ExtendedSynch : 1;
    USHORT EnableClockPowerManagement : 1;
    USHORT Rsvd2 : 7;
    USHORT AsUSHORT;
};

typedef union _PCI_EXPRESS_LINK_STATUS_REGISTER {
    USHORT LinkSpeed : 4;
    USHORT LinkWidth : 6;
    USHORT Undefined : 1;
    USHORT LinkTraining : 1;
    USHORT SlotClockConfig : 1;
    USHORT DataLinkLayerActive : 1;
    USHORT Rsvd : 2;
    USHORT AsUSHORT;
};

typedef union _PCI_EXPRESS_LTR_MAX_LATENCY_REGISTER {
    ULONG MaxSnoopLatencyValue : 10;
    ULONG MaxSnoopLatencyScale : 3;
    ULONG Rsvd : 2;
    ULONG MaxSnoopRequirement : 1;
    ULONG MaxNoSnoopLatencyValue : 10;
    ULONG MaxNoSnoopLatencyScale : 3;
    ULONG Rsvd2 : 2;
    ULONG MaxNoSnoopRequirement : 1;
    ULONG AsULONG;
};

typedef union _PCI_EXPRESS_PME_REQUESTOR_ID {
    USHORT FunctionNumber : 3;
    USHORT DeviceNumber : 5;
    USHORT BusNumber : 8;
    USHORT AsUSHORT;
};

typedef union _PCI_EXPRESS_PTM_CAPABILITY_REGISTER {
    ULONG RequesterCapable : 1;
    ULONG ResponderCapable : 1;
    ULONG RootCapable : 1;
    ULONG Rsvd : 5;
    ULONG LocalGranularity : 8;
    ULONG Rsvd2 : 16;
    ULONG AsULONG;
};

typedef union _PCI_EXPRESS_PTM_CONTROL_REGISTER {
    ULONG Enable : 1;
    ULONG RootSelect : 1;
    ULONG Rsvd : 6;
    ULONG EffectiveGranularity : 8;
    ULONG Rsvd2 : 16;
    ULONG AsULONG;
};

typedef union _PCI_EXPRESS_ROOT_CONTROL_REGISTER {
    USHORT CorrectableSerrEnable : 1;
    USHORT NonFatalSerrEnable : 1;
    USHORT FatalSerrEnable : 1;
    USHORT PMEInterruptEnable : 1;
    USHORT CRSSoftwareVisibilityEnable : 1;
    USHORT Rsvd : 11;
    USHORT AsUSHORT;
};

typedef union _PCI_EXPRESS_ROOT_ERROR_COMMAND {
    ULONG CorrectableErrorReportingEnable : 1;
    ULONG NonFatalErrorReportingEnable : 1;
    ULONG FatalErrorReportingEnable : 1;
    ULONG Reserved : 29;
    ULONG AsULONG;
};

typedef union _PCI_EXPRESS_ROOT_ERROR_STATUS {
    ULONG CorrectableErrorReceived : 1;
    ULONG MultipleCorrectableErrorsReceived : 1;
    ULONG UncorrectableErrorReceived : 1;
    ULONG MultipleUncorrectableErrorsReceived : 1;
    ULONG FirstUncorrectableFatal : 1;
    ULONG NonFatalErrorMessagesReceived : 1;
    ULONG FatalErrorMessagesReceived : 1;
    ULONG Reserved : 20;
    ULONG AdvancedErrorInterruptMessageNumber : 5;
    ULONG AsULONG;
};

typedef union _PCI_EXPRESS_SEC_AER_CAPABILITIES {
    ULONG SecondaryUncorrectableFirstErrorPtr : 5;
    ULONG Reserved : 27;
    ULONG AsULONG;
};

typedef union _PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_MASK {
    ULONG TargetAbortOnSplitCompletion : 1;
    ULONG MasterAbortOnSplitCompletion : 1;
    ULONG ReceivedTargetAbort : 1;
    ULONG ReceivedMasterAbort : 1;
    ULONG RsvdZ : 1;
    ULONG UnexpectedSplitCompletionError : 1;
    ULONG UncorrectableSplitCompletion : 1;
    ULONG UncorrectableDataError : 1;
    ULONG UncorrectableAttributeError : 1;
    ULONG UncorrectableAddressError : 1;
    ULONG DelayedTransactionDiscardTimerExpired : 1;
    ULONG PERRAsserted : 1;
    ULONG SERRAsserted : 1;
    ULONG InternalBridgeError : 1;
    ULONG Reserved : 18;
    ULONG AsULONG;
};

typedef union _PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_SEVERITY {
    ULONG TargetAbortOnSplitCompletion : 1;
    ULONG MasterAbortOnSplitCompletion : 1;
    ULONG ReceivedTargetAbort : 1;
    ULONG ReceivedMasterAbort : 1;
    ULONG RsvdZ : 1;
    ULONG UnexpectedSplitCompletionError : 1;
    ULONG UncorrectableSplitCompletion : 1;
    ULONG UncorrectableDataError : 1;
    ULONG UncorrectableAttributeError : 1;
    ULONG UncorrectableAddressError : 1;
    ULONG DelayedTransactionDiscardTimerExpired : 1;
    ULONG PERRAsserted : 1;
    ULONG SERRAsserted : 1;
    ULONG InternalBridgeError : 1;
    ULONG Reserved : 18;
    ULONG AsULONG;
};

typedef union _PCI_EXPRESS_SEC_UNCORRECTABLE_ERROR_STATUS {
    ULONG TargetAbortOnSplitCompletion : 1;
    ULONG MasterAbortOnSplitCompletion : 1;
    ULONG ReceivedTargetAbort : 1;
    ULONG ReceivedMasterAbort : 1;
    ULONG RsvdZ : 1;
    ULONG UnexpectedSplitCompletionError : 1;
    ULONG UncorrectableSplitCompletion : 1;
    ULONG UncorrectableDataError : 1;
    ULONG UncorrectableAttributeError : 1;
    ULONG UncorrectableAddressError : 1;
    ULONG DelayedTransactionDiscardTimerExpired : 1;
    ULONG PERRAsserted : 1;
    ULONG SERRAsserted : 1;
    ULONG InternalBridgeError : 1;
    ULONG Reserved : 18;
    ULONG AsULONG;
};

typedef union _PCI_EXPRESS_SLOT_CAPABILITIES_REGISTER {
    ULONG AttentionButtonPresent : 1;
    ULONG PowerControllerPresent : 1;
    ULONG MRLSensorPresent : 1;
    ULONG AttentionIndicatorPresent : 1;
    ULONG PowerIndicatorPresent : 1;
    ULONG HotPlugSurprise : 1;
    ULONG HotPlugCapable : 1;
    ULONG SlotPowerLimit : 8;
    ULONG SlotPowerLimitScale : 2;
    ULONG ElectromechanicalLockPresent : 1;
    ULONG NoCommandCompletedSupport : 1;
    ULONG PhysicalSlotNumber : 13;
    ULONG AsULONG;
};

typedef union _PCI_EXPRESS_TPH_REQUESTER_CAPABILITY_REGISTER {
    ULONG NoStModeSupported : 1;
    ULONG InteruptVectorModeSupported : 1;
    ULONG DeviceSpecificModeSupported : 1;
    ULONG Rsvd : 5;
    ULONG ExtendedTPHRequesterSupported : 1;
    ULONG StTableLocation : 2;
    ULONG Rsvd2 : 5;
    ULONG StTableSize : 11;
    ULONG Rsvd3 : 5;
    ULONG AsULONG;
};

typedef union _PCI_EXPRESS_TPH_REQUESTER_CONTROL_REGISTER {
    ULONG StModeSelect : 3;
    ULONG Rsvd : 5;
    ULONG TphRequesterEnable : 2;
    ULONG Rsvd2 : 22;
    ULONG AsULONG;
};

typedef union _PCI_EXPRESS_TPH_ST_TABLE_ENTRY {
    USHORT LowerEntry : 8;
    USHORT UpperEntry : 8;
    USHORT AsUSHORT;
};

typedef union _PCI_EXPRESS_UNCORRECTABLE_ERROR_MASK {
    ULONG Undefined : 1;
    ULONG Reserved1 : 3;
    ULONG DataLinkProtocolError : 1;
    ULONG SurpriseDownError : 1;
    ULONG Reserved2 : 6;
    ULONG PoisonedTLP : 1;
    ULONG FlowControlProtocolError : 1;
    ULONG CompletionTimeout : 1;
    ULONG CompleterAbort : 1;
    ULONG UnexpectedCompletion : 1;
    ULONG ReceiverOverflow : 1;
    ULONG MalformedTLP : 1;
    ULONG ECRCError : 1;
    ULONG UnsupportedRequestError : 1;
    ULONG AcsViolation : 1;
    ULONG UncorrectableInternalError : 1;
    ULONG MCBlockedTlp : 1;
    ULONG AtomicOpEgressBlocked : 1;
    ULONG TlpPrefixBlocked : 1;
    ULONG Reserved3 : 6;
    ULONG AsULONG;
};

typedef union _PCI_EXPRESS_UNCORRECTABLE_ERROR_SEVERITY {
    ULONG Undefined : 1;
    ULONG Reserved1 : 3;
    ULONG DataLinkProtocolError : 1;
    ULONG SurpriseDownError : 1;
    ULONG Reserved2 : 6;
    ULONG PoisonedTLP : 1;
    ULONG FlowControlProtocolError : 1;
    ULONG CompletionTimeout : 1;
    ULONG CompleterAbort : 1;
    ULONG UnexpectedCompletion : 1;
    ULONG ReceiverOverflow : 1;
    ULONG MalformedTLP : 1;
    ULONG ECRCError : 1;
    ULONG UnsupportedRequestError : 1;
    ULONG AcsViolation : 1;
    ULONG UncorrectableInternalError : 1;
    ULONG MCBlockedTlp : 1;
    ULONG AtomicOpEgressBlocked : 1;
    ULONG TlpPrefixBlocked : 1;
    ULONG Reserved3 : 6;
    ULONG AsULONG;
};

typedef union _PCI_EXPRESS_UNCORRECTABLE_ERROR_STATUS {
    ULONG Undefined : 1;
    ULONG Reserved1 : 3;
    ULONG DataLinkProtocolError : 1;
    ULONG SurpriseDownError : 1;
    ULONG Reserved2 : 6;
    ULONG PoisonedTLP : 1;
    ULONG FlowControlProtocolError : 1;
    ULONG CompletionTimeout : 1;
    ULONG CompleterAbort : 1;
    ULONG UnexpectedCompletion : 1;
    ULONG ReceiverOverflow : 1;
    ULONG MalformedTLP : 1;
    ULONG ECRCError : 1;
    ULONG UnsupportedRequestError : 1;
    ULONG AcsViolation : 1;
    ULONG UncorrectableInternalError : 1;
    ULONG MCBlockedTlp : 1;
    ULONG AtomicOpEgressBlocked : 1;
    ULONG TlpPrefixBlocked : 1;
    ULONG Reserved3 : 6;
    ULONG AsULONG;
};

typedef union _PCI_FPB_CAPABILITIES_REGISTER {
    ULONG RidDecodeMechanismSupported : 1;
    ULONG MemLowDecodeMechanismSupported : 1;
    ULONG MemHighDecodeMechanismSupported : 1;
    ULONG NumSecDev : 5;
    ULONG RidVectorSizeSupported : 3;
    ULONG Rsvd0 : 5;
    ULONG MemLowVectorSizeSupported : 3;
    ULONG Rsvd1 : 5;
    ULONG MemHighVectorSizeSupported : 3;
    ULONG Rsvd2 : 5;
    ULONG AsULONG;
};

typedef union _PCI_FPB_CAPABILITY_SUPPORT {
    ULONG RidDecodeMechanismEnable : 1;
    ULONG MemLowDecodeMechanismEnable : 1;
    ULONG MemHighDecodeMechanismEnable : 1;
    ULONG Rsvd0 : 1;
    ULONG RidVectorGranularityLogical : 4;
    ULONG RidVectorGranularityActual : 4;
    ULONG MemLowVectorGranularityLogical : 4;
    ULONG MemLowVectorGranularityActual : 4;
    ULONG MemHighVectorGranularityLogical : 4;
    ULONG MemHighVectorGranularityActual : 4;
    ULONG Rsvd1 : 4;
    ULONG AsULONG;
};

typedef union _PCI_FPB_FDO_DYNAMIC_FLAGS {
    ULONG BusNumbersNeedCommit : 1;
    ULONG ResourceDynamicallyUpdated : 1;
    ULONG Reserved : 30;
    ULONG FlagsAsULONG;
};

typedef union _PCI_FPB_FDO_MEMORY_DECODING {
    ULONG64 MemoryLowStart : 12;
    ULONG64 MemoryHighStartLower : 4;
    ULONG64 MemoryHighStartUpper : 32;
    ULONG64 Reserved : 16;
    ULONG64 AsULONGLONG;
};

typedef union _PCI_FPB_FDO_RESOURCE {
    struct {
        struct _PCI_FPB_ARBITER BusNumbersArbiter;
        union _PCI_FPB_FDO_MEMORY_DECODING Memory;
    } Root;
    struct {
        struct _CM_PARTIAL_RESOURCE_DESCRIPTOR *StartingNonMemoryResources;
        ULONG StartingNonMemoryResourcesCount;
        struct _CM_RESOURCE_LIST *CurrentResourceList;
        ULONG CurrentResourceListSize;
    } Node;
};

typedef union _PCI_FPB_FDO_STATIC_FLAGS {
    ULONG Initialized : 1;
    ULONG IsRootNode : 1;
    ULONG Reserved : 30;
    ULONG FlagsAsULONG;
};

typedef union _PCI_FPB_MEM_HIGH_VECTOR_CONTROL1_REGISTER {
    ULONG MemHighDecodeMechanismEnable : 1;
    ULONG Rsvd0 : 3;
    ULONG MemHighVectorGranularity : 4;
    ULONG Rsvd1 : 20;
    ULONG MemHighVectorStartLower : 4;
    ULONG AsULONG;
};

typedef union _PCI_FPB_MEM_LOW_VECTOR_CONTROL_REGISTER {
    ULONG MemLowDecodeMechanismEnable : 1;
    ULONG Rsvd0 : 3;
    ULONG MemLowVectorGranularity : 4;
    ULONG Rsvd1 : 12;
    ULONG MemLowVectorStart : 12;
    ULONG AsULONG;
};

typedef union _PCI_FPB_PDO_DYNAMIC_FLAGS {
    ULONG DecodeMemoryLow : 1;
    ULONG DecodeMemoryHigh : 1;
    ULONG Reserved : 30;
    ULONG FlagsAsULONG;
};

typedef union _PCI_FPB_PDO_STATIC_FLAGS {
    ULONG Initialized : 1;
    ULONG Reserved : 31;
    ULONG FlagsAsULONG;
};

typedef union _PCI_FPB_RID_VECTOR_CONTROL1_REGISTER {
    ULONG RidDecodeMechanismEnable : 1;
    ULONG Rsvd0 : 3;
    ULONG RidVectorGranularity : 4;
    ULONG Rsvd1 : 11;
    ULONG RidVectorStart : 13;
    ULONG AsULONG;
};

typedef union _PCI_FPB_RID_VECTOR_CONTROL2_REGISTER {
    ULONG Rsvd0 : 3;
    ULONG RidSecondaryStart : 13;
    ULONG Rsvd1 : 16;
    ULONG AsULONG;
};

typedef union _PCI_FPB_VECTOR_ACCESS_CONTROL_REGISTER {
    ULONG VectorAccessOffset : 8;
    ULONG Rsvd0 : 6;
    ULONG VectorSelect : 2;
    ULONG Rsvd1 : 16;
    ULONG AsULONG;
};

typedef union _POWER_STATE {
    enum _SYSTEM_POWER_STATE SystemState;
    enum _DEVICE_POWER_STATE DeviceState;
};

typedef union _SLIST_HEADER {
    ULONG64 Alignment;
    ULONG64 Region;
    struct {
        ULONG64 Depth : 16;
        ULONG64 Sequence : 48;
        ULONG64 Reserved : 4;
        ULONG64 NextEntry : 60;
    } HeaderX64;
};

typedef union _ULARGE_INTEGER {
    ULONG LowPart;
    ULONG HighPart;
    struct {
        ULONG LowPart;
        ULONG HighPart;
    } u;
    ULONG64 QuadPart;
};

typedef union _WHEA_ERROR_PACKET_FLAGS {
    ULONG PreviousError : 1;
    ULONG Reserved1 : 1;
    ULONG HypervisorError : 1;
    ULONG Simulated : 1;
    ULONG PlatformPfaControl : 1;
    ULONG PlatformDirectedOffline : 1;
    ULONG Reserved2 : 26;
    ULONG AsULONG;
};

typedef union _WHEA_ERROR_RECORD_HEADER_FLAGS {
    ULONG Recovered : 1;
    ULONG PreviousError : 1;
    ULONG Simulated : 1;
    ULONG Reserved : 29;
    ULONG AsULONG;
};

typedef union _WHEA_ERROR_RECORD_HEADER_VALIDBITS {
    ULONG PlatformId : 1;
    ULONG Timestamp : 1;
    ULONG PartitionId : 1;
    ULONG Reserved : 29;
    ULONG AsULONG;
};

typedef union _WHEA_ERROR_RECORD_SECTION_DESCRIPTOR_FLAGS {
    ULONG Primary : 1;
    ULONG ContainmentWarning : 1;
    ULONG Reset : 1;
    ULONG ThresholdExceeded : 1;
    ULONG ResourceNotAvailable : 1;
    ULONG LatentError : 1;
    ULONG Propagated : 1;
    ULONG Reserved : 25;
    ULONG AsULONG;
};

typedef union _WHEA_ERROR_RECORD_SECTION_DESCRIPTOR_VALIDBITS {
    UCHAR FRUId : 1;
    UCHAR FRUText : 1;
    UCHAR Reserved : 6;
    UCHAR AsUCHAR;
};

typedef union _WHEA_EVENT_LOG_ENTRY_FLAGS {
    ULONG Reserved : 32;
    ULONG AsULONG;
};

typedef union _WHEA_NOTIFICATION_FLAGS {
    USHORT PollIntervalRW : 1;
    USHORT SwitchToPollingThresholdRW : 1;
    USHORT SwitchToPollingWindowRW : 1;
    USHORT ErrorThresholdRW : 1;
    USHORT ErrorThresholdWindowRW : 1;
    USHORT Reserved : 11;
    USHORT AsUSHORT;
};

typedef union _WHEA_PCIEXPRESS_BRIDGE_CONTROL_STATUS {
    USHORT BridgeSecondaryStatus;
    USHORT BridgeControl;
    ULONG AsULONG;
};

typedef union _WHEA_PCIEXPRESS_COMMAND_STATUS {
    USHORT Command;
    USHORT Status;
    ULONG AsULONG;
};

typedef union _WHEA_PCIEXPRESS_ERROR_SECTION_VALIDBITS {
    ULONG64 PortType : 1;
    ULONG64 Version : 1;
    ULONG64 CommandStatus : 1;
    ULONG64 DeviceId : 1;
    ULONG64 DeviceSerialNumber : 1;
    ULONG64 BridgeControlStatus : 1;
    ULONG64 ExpressCapability : 1;
    ULONG64 AerInfo : 1;
    ULONG64 Reserved : 56;
    ULONG64 ValidBits;
};

typedef union _WHEA_PCIEXPRESS_VERSION {
    UCHAR MinorVersion;
    UCHAR MajorVersion;
    USHORT Reserved;
    ULONG AsULONG;
};

typedef union _WHEA_PERSISTENCE_INFO {
    ULONG64 Signature : 16;
    ULONG64 Length : 24;
    ULONG64 Identifier : 16;
    ULONG64 Attributes : 2;
    ULONG64 DoNotLog : 1;
    ULONG64 Reserved : 5;
    ULONG64 AsULONGLONG;
};

typedef union _WHEA_REVISION {
    UCHAR MinorRevision;
    UCHAR MajorRevision;
    USHORT AsUSHORT;
};

typedef union _WHEA_TIMESTAMP {
    ULONG64 Seconds : 8;
    ULONG64 Minutes : 8;
    ULONG64 Hours : 8;
    ULONG64 Precise : 1;
    ULONG64 Reserved : 7;
    ULONG64 Day : 8;
    ULONG64 Month : 8;
    ULONG64 Year : 8;
    ULONG64 Century : 8;
    union _LARGE_INTEGER AsLARGE_INTEGER;
};

typedef union _XPF_MCE_FLAGS {
    ULONG MCG_CapabilityRW : 1;
    ULONG MCG_GlobalControlRW : 1;
    ULONG Reserved : 30;
    ULONG AsULONG;
};

typedef union _XPF_MC_BANK_FLAGS {
    UCHAR ClearOnInitializationRW : 1;
    UCHAR ControlDataRW : 1;
    UCHAR Reserved : 6;
    UCHAR AsUCHAR;
};

typedef enum BUS_QUERY_ID_TYPE {
    BusQueryDeviceID = 0,
    BusQueryHardwareIDs = 1,
    BusQueryCompatibleIDs = 2,
    BusQueryInstanceID = 3,
    BusQueryDeviceSerialNumber = 4,
    BusQueryContainerID = 5
};

typedef enum DEVICE_TEXT_TYPE {
    DeviceTextDescription = 0,
    DeviceTextLocationInformation = 1
};

typedef enum DMA_COMPLETION_STATUS {
    DmaComplete = 0,
    DmaAborted = 1,
    DmaError = 2,
    DmaCancelled = 3
};

typedef enum EXPRESS_PME_EVENT_TYPE {
    ExpressPmeRuntimeEvent = 1,
    ExpressPmePowerUpEvent = 2
};

typedef enum HAL_APIC_DESTINATION_MODE {
    ApicDestinationModePhysical = 1,
    ApicDestinationModeLogicalFlat = 2,
    ApicDestinationModeLogicalClustered = 3,
    ApicDestinationModeUnknown = 4
};

typedef enum INTERRUPT_CONNECTION_TYPE {
    InterruptTypeControllerInput = 0,
    InterruptTypeXapicMessage = 1,
    InterruptTypeHypertransport = 2,
    InterruptTypeMessageRequest = 3
};

typedef enum JOB_OBJECT_IO_RATE_CONTROL_FLAGS {
    JOB_OBJECT_IO_RATE_CONTROL_ENABLE = 1,
    JOB_OBJECT_IO_RATE_CONTROL_STANDALONE_VOLUME = 2,
    JOB_OBJECT_IO_RATE_CONTROL_FORCE_UNIT_ACCESS_ALL = 4,
    JOB_OBJECT_IO_RATE_CONTROL_FORCE_UNIT_ACCESS_ON_SOFT_CAP = 8,
    JOB_OBJECT_IO_RATE_CONTROL_VALID_FLAGS = 15
};

typedef enum JOB_OBJECT_NET_RATE_CONTROL_FLAGS {
    JOB_OBJECT_NET_RATE_CONTROL_ENABLE = 1,
    JOB_OBJECT_NET_RATE_CONTROL_MAX_BANDWIDTH = 2,
    JOB_OBJECT_NET_RATE_CONTROL_DSCP_TAG = 4,
    JOB_OBJECT_NET_RATE_CONTROL_VALID_FLAGS = 7
};

typedef enum PCI_BUS_WIDTH {
    BusWidth32Bits = 0,
    BusWidth64Bits = 1
};

typedef enum PCI_EXPRESS_DEVICE_TYPE {
    PciExpressEndpoint = 0,
    PciExpressLegacyEndpoint = 1,
    PciExpressRootPort = 4,
    PciExpressUpstreamSwitchPort = 5,
    PciExpressDownstreamSwitchPort = 6,
    PciExpressToPciXBridge = 7,
    PciXToExpressBridge = 8,
    PciExpressRootComplexIntegratedEndpoint = 9,
    PciExpressRootComplexEventCollector = 10
};

typedef enum PCI_HOTPLUG_EVENT_TYPE {
    SlotEventNone = 0,
    SlotEventPrimed = 1,
    SlotEventUnprimed = 2,
    SlotEventEnableRequest = 3,
    SlotEventDisableRequest = 4,
    SlotEventSurpriseDisableRequest = 5,
    SlotEventAttentionRequest = 6,
    SlotEventLinkStateActive = 7,
    SlotEventLinkStateNotActive = 8,
    SlotEventPowerFault = 9,
    SlotEventStackTornDown = 10,
    SlotEventStackTearDownFailed = 11,
    SlotEventTimerExpired = 12,
    SlotEventActionCompleted = 13,
    SlotEventForceEnable = 14,
    SlotEventForceDisable = 15
};

typedef enum PCI_HOTPLUG_SLOT_STATE {
    SlotStateNotReady = 0,
    SlotStateDisabled = 1,
    SlotStateWaitingWhileDisabled = 2,
    SlotStatePowered = 3,
    SlotStateBusSpeedSet = 4,
    SlotStateLinkActiveTimerQueued = 5,
    SlotStateSettleTimerQueued = 6,
    SlotStateFullyFunctional = 7,
    SlotStateWaitingWhileEnabled = 8,
    SlotStatePowerOffTimerQueued = 9,
    SlotStateEjectRequested = 10
};

typedef enum PCI_INTERRUPT_TYPE {
    PciNone = 0,
    PciLineBased = 1,
    PciMsi = 2,
    PciMsiX = 3
};

typedef enum POWER_ACTION {
    PowerActionNone = 0,
    PowerActionReserved = 1,
    PowerActionSleep = 2,
    PowerActionHibernate = 3,
    PowerActionShutdown = 4,
    PowerActionShutdownReset = 5,
    PowerActionShutdownOff = 6,
    PowerActionWarmEject = 7,
    PowerActionDisplayOff = 8
};

typedef enum PS_CREATE_STATE {
    PsCreateInitialState = 0,
    PsCreateFailOnFileOpen = 1,
    PsCreateFailOnSectionCreate = 2,
    PsCreateFailExeFormat = 3,
    PsCreateFailMachineMismatch = 4,
    PsCreateFailExeName = 5,
    PsCreateSuccess = 6,
    PsCreateMaximumStates = 7
};

typedef enum ReplacesCorHdrNumericDefines {
    COMIMAGE_FLAGS_ILONLY = 1,
    COMIMAGE_FLAGS_32BITREQUIRED = 2,
    COMIMAGE_FLAGS_IL_LIBRARY = 4,
    COMIMAGE_FLAGS_STRONGNAMESIGNED = 8,
    COMIMAGE_FLAGS_NATIVE_ENTRYPOINT = 16,
    COMIMAGE_FLAGS_TRACKDEBUGDATA = 0x10000,
    COMIMAGE_FLAGS_32BITPREFERRED = 0x20000,
    COR_VERSION_MAJOR_V2 = 2,
    COR_VERSION_MAJOR = 2,
    COR_VERSION_MINOR = 5,
    COR_DELETED_NAME_LENGTH = 8,
    COR_VTABLEGAP_NAME_LENGTH = 8,
    NATIVE_TYPE_MAX_CB = 1,
    COR_ILMETHOD_SECT_SMALL_MAX_DATASIZE = 255,
    IMAGE_COR_MIH_METHODRVA = 1,
    IMAGE_COR_MIH_EHRVA = 2,
    IMAGE_COR_MIH_BASICBLOCK = 8,
    COR_VTABLE_32BIT = 1,
    COR_VTABLE_64BIT = 2,
    COR_VTABLE_FROM_UNMANAGED = 4,
    COR_VTABLE_FROM_UNMANAGED_RETAIN_APPDOMAIN = 8,
    COR_VTABLE_CALL_MOST_DERIVED = 16,
    IMAGE_COR_EATJ_THUNK_SIZE = 32,
    MAX_CLASS_NAME = 1024,
    MAX_PACKAGE_NAME = 1024
};

typedef enum SE_WS_APPX_SIGNATURE_ORIGIN {
    SE_WS_APPX_SIGNATURE_ORIGIN_NOT_VALIDATED = 0,
    SE_WS_APPX_SIGNATURE_ORIGIN_UNKNOWN = 1,
    SE_WS_APPX_SIGNATURE_ORIGIN_APPSTORE = 2,
    SE_WS_APPX_SIGNATURE_ORIGIN_WINDOWS = 3,
    SE_WS_APPX_SIGNATURE_ORIGIN_ENTERPRISE = 4
};

typedef enum TlgIn_t {
    TlgInNULL = 0,
    TlgInUNICODESTRING = 1,
    TlgInANSISTRING = 2,
    TlgInINT8 = 3,
    TlgInUINT8 = 4,
    TlgInINT16 = 5,
    TlgInUINT16 = 6,
    TlgInINT32 = 7,
    TlgInUINT32 = 8,
    TlgInINT64 = 9,
    TlgInUINT64 = 10,
    TlgInFLOAT = 11,
    TlgInDOUBLE = 12,
    TlgInBOOL32 = 13,
    TlgInBINARY = 14,
    TlgInGUID = 15,
    _TlgInPOINTER_unsupported = 16,
    TlgInFILETIME = 17,
    TlgInSYSTEMTIME = 18,
    TlgInSID = 19,
    TlgInHEXINT32 = 20,
    TlgInHEXINT64 = 21,
    TlgInCOUNTEDSTRING = 22,
    TlgInCOUNTEDANSISTRING = 23,
    _TlgInSTRUCT = 24,
    TlgInCOUNTEDBINARY = 25,
    _TlgInMax = 26,
    TlgInINTPTR = 9,
    TlgInUINTPTR = 10,
    TlgInPOINTER = 21,
    _TlgInCcount = 32,
    TlgInVcount = 64,
    _TlgInChain = 128,
    _TlgInCustom = 96,
    _TlgInTypeMask = 31,
    _TlgInCountMask = 96,
    _TlgInFlagMask = 224
};

typedef enum TlgOut_t {
    TlgOutNULL = 0,
    TlgOutNOPRINT = 1,
    TlgOutSTRING = 2,
    TlgOutBOOLEAN = 3,
    TlgOutHEX = 4,
    TlgOutPID = 5,
    TlgOutTID = 6,
    TlgOutPORT = 7,
    TlgOutIPV4 = 8,
    TlgOutIPV6 = 9,
    TlgOutSOCKETADDRESS = 10,
    TlgOutXML = 11,
    TlgOutJSON = 12,
    TlgOutWIN32ERROR = 13,
    TlgOutNTSTATUS = 14,
    TlgOutHRESULT = 15,
    TlgOutFILETIME = 16,
    TlgOutSIGNED = 17,
    TlgOutUNSIGNED = 18,
    TlgOutUTF8 = 35,
    TlgOutPKCS7_WITH_TYPE_INFO = 36,
    TlgOutCODE_POINTER = 37,
    _TlgOutMax = 38,
    _TlgOutChain = 128,
    _TlgOutTypeMask = 127
};

typedef enum _ALTERNATIVE_ARCHITECTURE_TYPE {
    StandardDesign = 0,
    NEC98x86 = 1,
    EndAlternatives = 2
};

typedef enum _ARBITER_ACTION {
    ArbiterActionTestAllocation = 0,
    ArbiterActionRetestAllocation = 1,
    ArbiterActionCommitAllocation = 2,
    ArbiterActionRollbackAllocation = 3,
    ArbiterActionQueryAllocatedResources = 4,
    ArbiterActionWriteReservedResources = 5,
    ArbiterActionQueryConflict = 6,
    ArbiterActionQueryArbitrate = 7,
    ArbiterActionAddReserved = 8,
    ArbiterActionBootAllocation = 9
};

typedef enum _ARBITER_REQUEST_SOURCE {
    ArbiterRequestUndefined = -1,
    ArbiterRequestLegacyReported = 0,
    ArbiterRequestHalReported = 1,
    ArbiterRequestLegacyAssigned = 2,
    ArbiterRequestPnpDetected = 3,
    ArbiterRequestPnpEnumerated = 4
};

typedef enum _ARBITER_RESULT {
    ArbiterResultUndefined = -1,
    ArbiterResultSuccess = 0,
    ArbiterResultExternalConflict = 1,
    ArbiterResultNullRequest = 2
};

typedef enum _D3COLD_LAST_TRANSITION_STATUS {
    LastDStateTransitionStatusUnknown = 0,
    LastDStateTransitionD3hot = 1,
    LastDStateTransitionD3cold = 2
};

typedef enum _DEVICE_POWER_STATE {
    PowerDeviceUnspecified = 0,
    PowerDeviceD0 = 1,
    PowerDeviceD1 = 2,
    PowerDeviceD2 = 3,
    PowerDeviceD3 = 4,
    PowerDeviceMaximum = 5
};

typedef enum _DEVICE_RELATION_TYPE {
    BusRelations = 0,
    EjectionRelations = 1,
    PowerRelations = 2,
    RemovalRelations = 3,
    TargetDeviceRelation = 4,
    SingleBusRelations = 5,
    TransportRelations = 6
};

typedef enum _DEVICE_USAGE_NOTIFICATION_TYPE {
    DeviceUsageTypeUndefined = 0,
    DeviceUsageTypePaging = 1,
    DeviceUsageTypeHibernation = 2,
    DeviceUsageTypeDumpFile = 3,
    DeviceUsageTypeBoot = 4,
    DeviceUsageTypePostDisplay = 5
};

typedef enum _DEVICE_WAKE_DEPTH {
    DeviceWakeDepthNotWakeable = 0,
    DeviceWakeDepthD0 = 1,
    DeviceWakeDepthD1 = 2,
    DeviceWakeDepthD2 = 3,
    DeviceWakeDepthD3hot = 4,
    DeviceWakeDepthD3cold = 5,
    DeviceWakeDepthMaximum = 6
};

typedef enum _DIRECTORY_NOTIFY_INFORMATION_CLASS {
    DirectoryNotifyInformation = 1,
    DirectoryNotifyExtendedInformation = 2
};

typedef enum _EVENT_INFO_CLASS {
    EventProviderBinaryTrackInfo = 0,
    EventProviderSetReserved1 = 1,
    EventProviderSetTraits = 2,
    EventProviderUseDescriptorType = 3,
    MaxEventInfo = 4
};

typedef enum _EVENT_TYPE {
    NotificationEvent = 0,
    SynchronizationEvent = 1
};

typedef enum _EXCEPTION_DISPOSITION {
    ExceptionContinueExecution = 0,
    ExceptionContinueSearch = 1,
    ExceptionNestedException = 2,
    ExceptionCollidedUnwind = 3
};

typedef enum _EXPRESS_PORT_OBFF_CONTROL {
    ObffDisabled = 0,
    ObffEnabledUsingMessagesVariationA = 1,
    ObffEnabledUsingMessagesVariationB = 2,
    ObffEnabledUsingWake = 3
};

typedef enum _FILE_INFORMATION_CLASS {
    FileDirectoryInformation = 1,
    FileFullDirectoryInformation = 2,
    FileBothDirectoryInformation = 3,
    FileBasicInformation = 4,
    FileStandardInformation = 5,
    FileInternalInformation = 6,
    FileEaInformation = 7,
    FileAccessInformation = 8,
    FileNameInformation = 9,
    FileRenameInformation = 10,
    FileLinkInformation = 11,
    FileNamesInformation = 12,
    FileDispositionInformation = 13,
    FilePositionInformation = 14,
    FileFullEaInformation = 15,
    FileModeInformation = 16,
    FileAlignmentInformation = 17,
    FileAllInformation = 18,
    FileAllocationInformation = 19,
    FileEndOfFileInformation = 20,
    FileAlternateNameInformation = 21,
    FileStreamInformation = 22,
    FilePipeInformation = 23,
    FilePipeLocalInformation = 24,
    FilePipeRemoteInformation = 25,
    FileMailslotQueryInformation = 26,
    FileMailslotSetInformation = 27,
    FileCompressionInformation = 28,
    FileObjectIdInformation = 29,
    FileCompletionInformation = 30,
    FileMoveClusterInformation = 31,
    FileQuotaInformation = 32,
    FileReparsePointInformation = 33,
    FileNetworkOpenInformation = 34,
    FileAttributeTagInformation = 35,
    FileTrackingInformation = 36,
    FileIdBothDirectoryInformation = 37,
    FileIdFullDirectoryInformation = 38,
    FileValidDataLengthInformation = 39,
    FileShortNameInformation = 40,
    FileIoCompletionNotificationInformation = 41,
    FileIoStatusBlockRangeInformation = 42,
    FileIoPriorityHintInformation = 43,
    FileSfioReserveInformation = 44,
    FileSfioVolumeInformation = 45,
    FileHardLinkInformation = 46,
    FileProcessIdsUsingFileInformation = 47,
    FileNormalizedNameInformation = 48,
    FileNetworkPhysicalNameInformation = 49,
    FileIdGlobalTxDirectoryInformation = 50,
    FileIsRemoteDeviceInformation = 51,
    FileUnusedInformation = 52,
    FileNumaNodeInformation = 53,
    FileStandardLinkInformation = 54,
    FileRemoteProtocolInformation = 55,
    FileRenameInformationBypassAccessCheck = 56,
    FileLinkInformationBypassAccessCheck = 57,
    FileVolumeNameInformation = 58,
    FileIdInformation = 59,
    FileIdExtdDirectoryInformation = 60,
    FileReplaceCompletionInformation = 61,
    FileHardLinkFullIdInformation = 62,
    FileIdExtdBothDirectoryInformation = 63,
    FileDispositionInformationEx = 64,
    FileRenameInformationEx = 65,
    FileRenameInformationExBypassAccessCheck = 66,
    FileDesiredStorageClassInformation = 67,
    FileStatInformation = 68,
    FileMemoryPartitionInformation = 69,
    FileStatLxInformation = 70,
    FileCaseSensitiveInformation = 71,
    FileLinkInformationEx = 72,
    FileLinkInformationExBypassAccessCheck = 73,
    FileStorageReserveIdInformation = 74,
    FileCaseSensitiveInformationForceAccessCheck = 75,
    FileMaximumInformation = 76
};

typedef enum _FSINFOCLASS {
    FileFsVolumeInformation = 1,
    FileFsLabelInformation = 2,
    FileFsSizeInformation = 3,
    FileFsDeviceInformation = 4,
    FileFsAttributeInformation = 5,
    FileFsControlInformation = 6,
    FileFsFullSizeInformation = 7,
    FileFsObjectIdInformation = 8,
    FileFsDriverPathInformation = 9,
    FileFsVolumeFlagsInformation = 10,
    FileFsSectorSizeInformation = 11,
    FileFsDataCopyInformation = 12,
    FileFsMetadataSizeInformation = 13,
    FileFsFullSizeInformationEx = 14,
    FileFsMaximumInformation = 15
};

typedef enum _INTERFACE_TYPE {
    InterfaceTypeUndefined = -1,
    Internal = 0,
    Isa = 1,
    Eisa = 2,
    MicroChannel = 3,
    TurboChannel = 4,
    PCIBus = 5,
    VMEBus = 6,
    NuBus = 7,
    PCMCIABus = 8,
    CBus = 9,
    MPIBus = 10,
    MPSABus = 11,
    ProcessorInternal = 12,
    InternalPowerBus = 13,
    PNPISABus = 14,
    PNPBus = 15,
    Vmcs = 16,
    ACPIBus = 17,
    MaximumInterfaceType = 18
};

typedef enum _INTERLOCKED_RESULT {
    ResultNegative = 1,
    ResultZero = 0,
    ResultPositive = 2
};

typedef enum _IO_ALLOCATION_ACTION {
    KeepObject = 1,
    DeallocateObject = 2,
    DeallocateObjectKeepRegisters = 3
};

typedef enum _IO_PRIORITY_HINT {
    IoPriorityVeryLow = 0,
    IoPriorityLow = 1,
    IoPriorityNormal = 2,
    IoPriorityHigh = 3,
    IoPriorityCritical = 4,
    MaxIoPriorityTypes = 5
};

typedef enum _IO_RATE_CONTROL_TYPE {
    IoRateControlTypeCapMin = 0,
    IoRateControlTypeIopsCap = 0,
    IoRateControlTypeBandwidthCap = 1,
    IoRateControlTypeTimePercentCap = 2,
    IoRateControlTypeCapMax = 2,
    IoRateControlTypeReservationMin = 3,
    IoRateControlTypeIopsReservation = 3,
    IoRateControlTypeBandwidthReservation = 4,
    IoRateControlTypeTimePercentReservation = 5,
    IoRateControlTypeReservationMax = 5,
    IoRateControlTypeCriticalReservationMin = 6,
    IoRateControlTypeIopsCriticalReservation = 6,
    IoRateControlTypeBandwidthCriticalReservation = 7,
    IoRateControlTypeTimePercentCriticalReservation = 8,
    IoRateControlTypeCriticalReservationMax = 8,
    IoRateControlTypeSoftCapMin = 9,
    IoRateControlTypeIopsSoftCap = 9,
    IoRateControlTypeBandwidthSoftCap = 10,
    IoRateControlTypeTimePercentSoftCap = 11,
    IoRateControlTypeSoftCapMax = 11,
    IoRateControlTypeLimitExcessNotifyMin = 12,
    IoRateControlTypeIopsLimitExcessNotify = 12,
    IoRateControlTypeBandwidthLimitExcessNotify = 13,
    IoRateControlTypeTimePercentLimitExcessNotify = 14,
    IoRateControlTypeLimitExcessNotifyMax = 14,
    IoRateControlTypeMax = 15
};

typedef enum _IRQ_PRIORITY {
    IrqPriorityUndefined = 0,
    IrqPriorityLow = 1,
    IrqPriorityNormal = 2,
    IrqPriorityHigh = 3
};

typedef enum _JOBOBJECTINFOCLASS {
    JobObjectBasicAccountingInformation = 1,
    JobObjectBasicLimitInformation = 2,
    JobObjectBasicProcessIdList = 3,
    JobObjectBasicUIRestrictions = 4,
    JobObjectSecurityLimitInformation = 5,
    JobObjectEndOfJobTimeInformation = 6,
    JobObjectAssociateCompletionPortInformation = 7,
    JobObjectBasicAndIoAccountingInformation = 8,
    JobObjectExtendedLimitInformation = 9,
    JobObjectJobSetInformation = 10,
    JobObjectGroupInformation = 11,
    JobObjectNotificationLimitInformation = 12,
    JobObjectLimitViolationInformation = 13,
    JobObjectGroupInformationEx = 14,
    JobObjectCpuRateControlInformation = 15,
    JobObjectCompletionFilter = 16,
    JobObjectCompletionCounter = 17,
    JobObjectFreezeInformation = 18,
    JobObjectExtendedAccountingInformation = 19,
    JobObjectWakeInformation = 20,
    JobObjectBackgroundInformation = 21,
    JobObjectSchedulingRankBiasInformation = 22,
    JobObjectTimerVirtualizationInformation = 23,
    JobObjectCycleTimeNotification = 24,
    JobObjectClearEvent = 25,
    JobObjectInterferenceInformation = 26,
    JobObjectClearPeakJobMemoryUsed = 27,
    JobObjectMemoryUsageInformation = 28,
    JobObjectSharedCommit = 29,
    JobObjectContainerId = 30,
    JobObjectIoRateControlInformation = 31,
    JobObjectSiloRootDirectory = 37,
    JobObjectServerSiloBasicInformation = 38,
    JobObjectServerSiloUserSharedData = 39,
    JobObjectServerSiloInitialize = 40,
    JobObjectServerSiloRunningState = 41,
    JobObjectIoAttribution = 42,
    JobObjectMemoryPartitionInformation = 43,
    JobObjectContainerTelemetryId = 44,
    JobObjectSiloSystemRoot = 45,
    JobObjectEnergyTrackingState = 46,
    JobObjectThreadImpersonationInformation = 47,
    JobObjectReserved1Information = 18,
    JobObjectReserved2Information = 19,
    JobObjectReserved3Information = 20,
    JobObjectReserved4Information = 21,
    JobObjectReserved5Information = 22,
    JobObjectReserved6Information = 23,
    JobObjectReserved7Information = 24,
    JobObjectReserved8Information = 25,
    JobObjectReserved9Information = 26,
    JobObjectReserved10Information = 27,
    JobObjectReserved11Information = 28,
    JobObjectReserved12Information = 29,
    JobObjectReserved13Information = 30,
    JobObjectReserved14Information = 31,
    JobObjectNetRateControlInformation = 32,
    JobObjectNotificationLimitInformation2 = 33,
    JobObjectLimitViolationInformation2 = 34,
    JobObjectCreateSilo = 35,
    JobObjectSiloBasicInformation = 36,
    JobObjectReserved15Information = 37,
    JobObjectReserved16Information = 38,
    JobObjectReserved17Information = 39,
    JobObjectReserved18Information = 40,
    JobObjectReserved19Information = 41,
    JobObjectReserved20Information = 42,
    JobObjectReserved21Information = 43,
    JobObjectReserved22Information = 44,
    JobObjectReserved23Information = 45,
    JobObjectReserved24Information = 46,
    JobObjectReserved25Information = 47,
    MaxJobObjectInfoClass = 48
};

typedef enum _KINTERRUPT_MODE {
    LevelSensitive = 0,
    Latched = 1
};

typedef enum _KINTERRUPT_POLARITY {
    InterruptPolarityUnknown = 0,
    InterruptActiveHigh = 1,
    InterruptRisingEdge = 1,
    InterruptActiveLow = 2,
    InterruptFallingEdge = 2,
    InterruptActiveBoth = 3,
    InterruptActiveBothTriggerLow = 3,
    InterruptActiveBothTriggerHigh = 4
};

typedef enum _KWAIT_REASON {
    Executive = 0,
    FreePage = 1,
    PageIn = 2,
    PoolAllocation = 3,
    DelayExecution = 4,
    Suspended = 5,
    UserRequest = 6,
    WrExecutive = 7,
    WrFreePage = 8,
    WrPageIn = 9,
    WrPoolAllocation = 10,
    WrDelayExecution = 11,
    WrSuspended = 12,
    WrUserRequest = 13,
    WrSpare0 = 14,
    WrQueue = 15,
    WrLpcReceive = 16,
    WrLpcReply = 17,
    WrVirtualMemory = 18,
    WrPageOut = 19,
    WrRendezvous = 20,
    WrKeyedEvent = 21,
    WrTerminated = 22,
    WrProcessInSwap = 23,
    WrCpuRateControl = 24,
    WrCalloutStack = 25,
    WrKernel = 26,
    WrResource = 27,
    WrPushLock = 28,
    WrMutex = 29,
    WrQuantumEnd = 30,
    WrDispatchInt = 31,
    WrPreempted = 32,
    WrYieldExecution = 33,
    WrFastMutex = 34,
    WrGuardedMutex = 35,
    WrRundown = 36,
    WrAlertByThreadId = 37,
    WrDeferredPreempt = 38,
    WrPhysicalFault = 39,
    MaximumWaitReason = 40
};

typedef enum _MEMORY_CACHING_TYPE {
    MmNonCached = 0,
    MmCached = 1,
    MmWriteCombined = 2,
    MmHardwareCoherentCached = 3,
    MmNonCachedUnordered = 4,
    MmUSWCCached = 5,
    MmMaximumCacheType = 6,
    MmNotMapped = -1
};

typedef enum _MEMORY_CACHING_TYPE_ORIG {
    MmFrameBufferCached = 2
};

typedef enum _MODE {
    KernelMode = 0,
    UserMode = 1,
    MaximumMode = 2
};

typedef enum _NT_PRODUCT_TYPE {
    NtProductWinNt = 1,
    NtProductLanManNt = 2,
    NtProductServer = 3
};

typedef enum _OB_OPEN_REASON {
    ObCreateHandle = 0,
    ObOpenHandle = 1,
    ObDuplicateHandle = 2,
    ObInheritHandle = 3,
    ObMaxOpenReason = 4
};

typedef enum _PCI_BUS_POWER_REFERENCE_REASONS {
    PciBusPowerAllowF1DisableBridgeD3 = 0,
    PciBusPowerReasonChildNeedsD0 = 1,
    PciBusPowerReasonChildNeedsD1or2 = 2,
    PciBusPowerReasonPmeTriggered = 3,
    PciBusPowerReasonBusPnpOperationPending = 4,
    PciBusPowerReasonPowerSchemeCallbackPending = 5,
    PciBusPowerReasonBusWaitWakeComplete = 6,
    PciBusPowerReasonChildWaitWakeComplete = 7,
    PciBusPowerReasonRetiringChildD0Irps = 8,
    PciBusPowerReasonChildNeedsConfigAccess = 9,
    PciBusPowerReasonMaximum = 10
};

typedef enum _PCI_BUS_POWER_STATES {
    PciBusPowerLeavingS0ArmedDx = 0,
    PciBusPowerLeavingS0Dx = 1,
    PciBusPowerLeavingS0DxDisarmed = 2,
    PciBusPowerLeavingS0DxDisarming = 3,
    PciBusPowerS0D0 = 4,
    PciBusPowerS0Disarmed = 5,
    PciBusPowerS0Dozing = 6,
    PciBusPowerS0DozingArmed = 7,
    PciBusPowerS0DozingArmedStirring = 8,
    PciBusPowerS0DozingStirring = 9,
    PciBusPowerS0Dx = 10,
    PciBusPowerS0Off = 11,
    PciBusPowerS0On = 12,
    PciBusPowerS0Stirring = 13,
    PciBusPowerStirringD0 = 14,
    PciBusPowerStirringDisarmed = 15,
    PciBusPowerSx = 16,
    PciBusPowerSxArmed = 17,
    PciBusPowerSxDozingStirring = 18,
    PciBusPowerSxOn = 19,
    PciBusPowerMaximum = 20
};

typedef enum _PCI_CONVENTIONAL_WAKE_STATES {
    PciConvWakeArmed = 0,
    PciConvWakeArmedDozing = 1,
    PciConvWakeCanceledReferenced = 2,
    PciConvWakeCanceledReferencedDozing = 3,
    PciConvWakeCanceledReferencedIncomplete = 4,
    PciConvWakeCanceledWait = 5,
    PciConvWakeDereferenced = 6,
    PciConvWakeDereferencedCanceled = 7,
    PciConvWakeDereferencedDozing = 8,
    PciConvWakeDereferencedTriggered = 9,
    PciConvWakeDereferencedWaiting = 10,
    PciConvWakeDisarmed = 11,
    PciConvWakeDisarmedDozing = 12,
    PciConvWakeDozingReferenced = 13,
    PciConvWakeDozingReferencedCanceled = 14,
    PciConvWakeDozingReferencedComplete = 15,
    PciConvWakeQueuedDereferenced = 16,
    PciConvWakeQueuedDozing = 17,
    PciConvWakeQueuedTriggered = 18,
    PciConvWakeReferenced = 19,
    PciConvWakeReferencedCanceled = 20,
    PciConvWakeTriggeredDozing = 21,
    PciConvWakeTriggeredQueued = 22,
    PciConvWakeTriggeredQueuedDozing = 23,
    PciConvWakeWWQueued = 24,
    PciConvWakeMaximum = 25
};

typedef enum _PCI_D3COLD_SUPPORT {
    D3ColdSupportUninitialized = 0,
    D3ColdSupportDisabledInRegistry = 1,
    D3ColdSupportDisabled = 2,
    D3ColdSupportEnabled = 3
};

typedef enum _PCI_DELAY_TYPE {
    ResetTime = 0,
    DLUpTime = 1,
    FLRResetTime = 2,
    D3hotToD0Time = 3,
    VFEnableTime = 4,
    ExpressTransactionTime = 5,
    SecondaryBusResetTime = 6,
    ExtraDelayBetweenPmcsrWrites = 7,
    DelayMax = 8
};

typedef enum _PCI_EXPRESS_WAKE_STATES {
    PciExpressWakeArmedOff = 0,
    PciExpressWakeArmedOn = 1,
    PciExpressWakeArmedStirring = 2,
    PciExpressWakeArmedStirringWait = 3,
    PciExpressWakeCompleteDereferenced = 4,
    PciExpressWakeDereferencedSent = 5,
    PciExpressWakeDisarmedDozing = 6,
    PciExpressWakeDisarmedOff = 7,
    PciExpressWakeDisarmedOn = 8,
    PciExpressWakeDisarmedStirring = 9,
    PciExpressWakeDisarmingCancelled = 10,
    PciExpressWakeDisarmingComplete = 11,
    PciExpressWakeDisarmingOff = 12,
    PciExpressWakeDisarmingStirring = 13,
    PciExpressWakeDisarmingStirringWait = 14,
    PciExpressWakeDisarmingTriggered = 15,
    PciExpressWakeQueuedDereferenced = 16,
    PciExpressWakeQueuedDozing = 17,
    PciExpressWakeQueuedSent = 18,
    PciExpressWakeQueuedTriggered = 19,
    PciExpressWakeQueuingDozing = 20,
    PciExpressWakeStirringCancelled = 21,
    PciExpressWakeStirringTriggered = 22,
    PciExpressWakeTriggeredComplete = 23,
    PciExpressWakeTriggeredDereferenced = 24,
    PciExpressWakeTriggeredOff = 25,
    PciExpressWakeTriggeredReady = 26,
    PciExpressWakeMaximum = 27
};

typedef enum _PCI_FPB_RESOURCE_TYPE {
    PciFpbResourceTypeBusNumbers = 1,
    PciFpbResourceTypeMemoryLow = 2,
    PciFpbResourceTypeMemoryHigh = 3,
    PciFpbResourceTypeMax = 4
};

typedef enum _PCI_HARDWARE_INTERFACE {
    PciConventional = 0,
    PciXMode1 = 1,
    PciXMode2 = 2,
    PciExpress = 3
};

typedef enum _PCI_HOTPLUG_COMMANDTYPE {
};

typedef enum _PCI_HOTPLUG_SLOT_INTERRUPT {
    SlotInterruptPresenceDetect = 0,
    SlotInterruptLatchChange = 1,
    SlotInterruptAttentionButton = 2,
    SlotInterruptLinkStateChange = 3,
    SlotInterruptPowerFault = 4,
    SlotInterruptMaximum = 7
};

typedef enum _PCI_OBJECT_STATE {
    PciNotStarted = 0,
    PciStarted = 1,
    PciDeleted = 2,
    PciStopped = 3,
    PciSurpriseRemoved = 4,
    PciSynchronizedOperation = 5,
    PciMaxObjectState = 6
};

typedef enum _PCI_ROOT_PME_EVENTS {
    PciRootPmeEventRootPortAttention = 0,
    PciRootPmeEventSendWaitWake = 1,
    PciRootPmeEventCompleteWaitWake = 2,
    PciRootPmeEventCancelWaitWake = 3,
    PciRootPmeEventSendD0 = 4,
    PciRootPmeEventRetireD0 = 5,
    PciRootPmeEventQueueWakeStateEvent = 6,
    PciRootPmeEventExitThread = 7,
    PciRootPmeEventWWSendCancelPowerAvailable = 8,
    PciRootPmeEventDripsWatchdogCallback = 9,
    PciRootPmeEventMaximum = 10
};

typedef enum _PCI_WAKE_IRP_STATE {
    PciWakeIrpNone = 0,
    PciWakeIrpProcessing = 1,
    PciWakeIrpQueued = 2,
    PciWakeIrpCancelled = 3,
    PciWakeIrpCompleted = 4,
    PciWakeIrpMaximum = 5
};

typedef enum _POOL_TYPE {
    NonPagedPool = 0,
    NonPagedPoolExecute = 0,
    PagedPool = 1,
    NonPagedPoolMustSucceed = 2,
    DontUseThisType = 3,
    NonPagedPoolCacheAligned = 4,
    PagedPoolCacheAligned = 5,
    NonPagedPoolCacheAlignedMustS = 6,
    MaxPoolType = 7,
    NonPagedPoolBase = 0,
    NonPagedPoolBaseMustSucceed = 2,
    NonPagedPoolBaseCacheAligned = 4,
    NonPagedPoolBaseCacheAlignedMustS = 6,
    NonPagedPoolSession = 32,
    PagedPoolSession = 33,
    NonPagedPoolMustSucceedSession = 34,
    DontUseThisTypeSession = 35,
    NonPagedPoolCacheAlignedSession = 36,
    PagedPoolCacheAlignedSession = 37,
    NonPagedPoolCacheAlignedMustSSession = 38,
    NonPagedPoolNx = 512,
    NonPagedPoolNxCacheAligned = 516,
    NonPagedPoolSessionNx = 544
};

typedef enum _POWER_STATE_TYPE {
    SystemPowerState = 0,
    DevicePowerState = 1
};

typedef enum _PS_ATTRIBUTE_NUM {
    PsAttributeParentProcess = 0,
    PsAttributeDebugObject = 1,
    PsAttributeToken = 2,
    PsAttributeClientId = 3,
    PsAttributeTebAddress = 4,
    PsAttributeImageName = 5,
    PsAttributeImageInfo = 6,
    PsAttributeMemoryReserve = 7,
    PsAttributePriorityClass = 8,
    PsAttributeErrorMode = 9,
    PsAttributeStdHandleInfo = 10,
    PsAttributeHandleList = 11,
    PsAttributeGroupAffinity = 12,
    PsAttributePreferredNode = 13,
    PsAttributeIdealProcessor = 14,
    PsAttributeUmsThread = 15,
    PsAttributeMitigationOptions = 16,
    PsAttributeProtectionLevel = 17,
    PsAttributeSecureProcess = 18,
    PsAttributeJobList = 19,
    PsAttributeChildProcessPolicy = 20,
    PsAttributeAllApplicationPackagesPolicy = 21,
    PsAttributeWin32kFilter = 22,
    PsAttributeSafeOpenPromptOriginClaim = 23,
    PsAttributeBnoIsolation = 24,
    PsAttributeDesktopAppPolicy = 25,
    PsAttributeChpe = 26,
    PsAttributeMax = 27
};

typedef enum _PS_MITIGATION_OPTION {
    PS_MITIGATION_OPTION_NX = 0,
    PS_MITIGATION_OPTION_SEHOP = 1,
    PS_MITIGATION_OPTION_FORCE_RELOCATE_IMAGES = 2,
    PS_MITIGATION_OPTION_HEAP_TERMINATE = 3,
    PS_MITIGATION_OPTION_BOTTOM_UP_ASLR = 4,
    PS_MITIGATION_OPTION_HIGH_ENTROPY_ASLR = 5,
    PS_MITIGATION_OPTION_STRICT_HANDLE_CHECKS = 6,
    PS_MITIGATION_OPTION_WIN32K_SYSTEM_CALL_DISABLE = 7,
    PS_MITIGATION_OPTION_EXTENSION_POINT_DISABLE = 8,
    PS_MITIGATION_OPTION_PROHIBIT_DYNAMIC_CODE = 9,
    PS_MITIGATION_OPTION_CONTROL_FLOW_GUARD = 10,
    PS_MITIGATION_OPTION_BLOCK_NON_MICROSOFT_BINARIES = 11,
    PS_MITIGATION_OPTION_FONT_DISABLE = 12,
    PS_MITIGATION_OPTION_IMAGE_LOAD_NO_REMOTE = 13,
    PS_MITIGATION_OPTION_IMAGE_LOAD_NO_LOW_LABEL = 14,
    PS_MITIGATION_OPTION_IMAGE_LOAD_PREFER_SYSTEM32 = 15,
    PS_MITIGATION_OPTION_RETURN_FLOW_GUARD = 16,
    PS_MITIGATION_OPTION_LOADER_INTEGRITY_CONTINUITY = 17,
    PS_MITIGATION_OPTION_STRICT_CONTROL_FLOW_GUARD = 18,
    PS_MITIGATION_OPTION_RESTRICT_SET_THREAD_CONTEXT = 19,
    PS_MITIGATION_OPTION_ROP_STACKPIVOT = 20,
    PS_MITIGATION_OPTION_ROP_CALLER_CHECK = 21,
    PS_MITIGATION_OPTION_ROP_SIMEXEC = 22,
    PS_MITIGATION_OPTION_EXPORT_ADDRESS_FILTER = 23,
    PS_MITIGATION_OPTION_EXPORT_ADDRESS_FILTER_PLUS = 24,
    PS_MITIGATION_OPTION_RESTRICT_CHILD_PROCESS_CREATION = 25,
    PS_MITIGATION_OPTION_IMPORT_ADDRESS_FILTER = 26,
    PS_MITIGATION_OPTION_MODULE_TAMPERING_PROTECTION = 27,
    PS_MITIGATION_OPTION_RESTRICT_INDIRECT_BRANCH_PREDICTION = 28,
    PS_MITIGATION_OPTION_SPECULATIVE_STORE_BYPASS_DISABLE = 29,
    PS_MITIGATION_OPTION_ALLOW_DOWNGRADE_DYNAMIC_CODE_POLICY = 30,
    PS_MITIGATION_OPTION_CET_SHADOW_STACKS = 31
};

typedef enum _PS_PROTECTED_SIGNER {
    PsProtectedSignerNone = 0,
    PsProtectedSignerAuthenticode = 1,
    PsProtectedSignerCodeGen = 2,
    PsProtectedSignerAntimalware = 3,
    PsProtectedSignerLsa = 4,
    PsProtectedSignerWindows = 5,
    PsProtectedSignerWinTcb = 6,
    PsProtectedSignerWinSystem = 7,
    PsProtectedSignerApp = 8,
    PsProtectedSignerMax = 9
};

typedef enum _PS_PROTECTED_TYPE {
    PsProtectedTypeNone = 0,
    PsProtectedTypeProtectedLight = 1,
    PsProtectedTypeProtected = 2,
    PsProtectedTypeMax = 3
};

typedef enum _PS_STD_HANDLE_STATE {
    PsNeverDuplicate = 0,
    PsRequestDuplicate = 1,
    PsAlwaysDuplicate = 2,
    PsMaxStdHandleStates = 3
};

typedef enum _PS_WAKE_REASON {
    PsWakeReasonUser = 0,
    PsWakeReasonExecutionRequired = 1,
    PsWakeReasonKernel = 2,
    PsWakeReasonInstrumentation = 3,
    PsWakeReasonPreserveProcess = 4,
    PsWakeReasonActivityReference = 5,
    PsWakeReasonWorkOnBehalf = 6,
    PsMaxWakeReasons = 7
};

typedef enum _REG_NOTIFY_CLASS {
    RegNtDeleteKey = 0,
    RegNtPreDeleteKey = 0,
    RegNtSetValueKey = 1,
    RegNtPreSetValueKey = 1,
    RegNtDeleteValueKey = 2,
    RegNtPreDeleteValueKey = 2,
    RegNtSetInformationKey = 3,
    RegNtPreSetInformationKey = 3,
    RegNtRenameKey = 4,
    RegNtPreRenameKey = 4,
    RegNtEnumerateKey = 5,
    RegNtPreEnumerateKey = 5,
    RegNtEnumerateValueKey = 6,
    RegNtPreEnumerateValueKey = 6,
    RegNtQueryKey = 7,
    RegNtPreQueryKey = 7,
    RegNtQueryValueKey = 8,
    RegNtPreQueryValueKey = 8,
    RegNtQueryMultipleValueKey = 9,
    RegNtPreQueryMultipleValueKey = 9,
    RegNtPreCreateKey = 10,
    RegNtPostCreateKey = 11,
    RegNtPreOpenKey = 12,
    RegNtPostOpenKey = 13,
    RegNtKeyHandleClose = 14,
    RegNtPreKeyHandleClose = 14,
    RegNtPostDeleteKey = 15,
    RegNtPostSetValueKey = 16,
    RegNtPostDeleteValueKey = 17,
    RegNtPostSetInformationKey = 18,
    RegNtPostRenameKey = 19,
    RegNtPostEnumerateKey = 20,
    RegNtPostEnumerateValueKey = 21,
    RegNtPostQueryKey = 22,
    RegNtPostQueryValueKey = 23,
    RegNtPostQueryMultipleValueKey = 24,
    RegNtPostKeyHandleClose = 25,
    RegNtPreCreateKeyEx = 26,
    RegNtPostCreateKeyEx = 27,
    RegNtPreOpenKeyEx = 28,
    RegNtPostOpenKeyEx = 29,
    RegNtPreFlushKey = 30,
    RegNtPostFlushKey = 31,
    RegNtPreLoadKey = 32,
    RegNtPostLoadKey = 33,
    RegNtPreUnLoadKey = 34,
    RegNtPostUnLoadKey = 35,
    RegNtPreQueryKeySecurity = 36,
    RegNtPostQueryKeySecurity = 37,
    RegNtPreSetKeySecurity = 38,
    RegNtPostSetKeySecurity = 39,
    RegNtCallbackObjectContextCleanup = 40,
    RegNtPreRestoreKey = 41,
    RegNtPostRestoreKey = 42,
    RegNtPreSaveKey = 43,
    RegNtPostSaveKey = 44,
    RegNtPreReplaceKey = 45,
    RegNtPostReplaceKey = 46,
    RegNtPreQueryKeyName = 47,
    RegNtPostQueryKeyName = 48,
    MaxRegNtNotifyClass = 49
};

typedef enum _SECURITY_IMPERSONATION_LEVEL {
    SecurityAnonymous = 0,
    SecurityIdentification = 1,
    SecurityImpersonation = 2,
    SecurityDelegation = 3
};

typedef enum _SECURITY_OPERATION_CODE {
    SetSecurityDescriptor = 0,
    QuerySecurityDescriptor = 1,
    DeleteSecurityDescriptor = 2,
    AssignSecurityDescriptor = 3
};

typedef enum _SYSTEM_POWER_STATE {
    PowerSystemUnspecified = 0,
    PowerSystemWorking = 1,
    PowerSystemSleeping1 = 2,
    PowerSystemSleeping2 = 3,
    PowerSystemSleeping3 = 4,
    PowerSystemHibernate = 5,
    PowerSystemShutdown = 6,
    PowerSystemMaximum = 7
};

typedef enum _SYSTEM_PROCESS_CLASSIFICATION {
    SystemProcessClassificationNormal = 0,
    SystemProcessClassificationSystem = 1,
    SystemProcessClassificationSecureSystem = 2,
    SystemProcessClassificationMemCompression = 3,
    SystemProcessClassificationRegistry = 4,
    SystemProcessClassificationMaximum = 5
};

typedef enum _TP_CALLBACK_PRIORITY {
    TP_CALLBACK_PRIORITY_HIGH = 0,
    TP_CALLBACK_PRIORITY_NORMAL = 1,
    TP_CALLBACK_PRIORITY_LOW = 2,
    TP_CALLBACK_PRIORITY_INVALID = 3,
    TP_CALLBACK_PRIORITY_COUNT = 3
};

typedef enum _TRACE_INFORMATION_CLASS {
    TraceIdClass = 0,
    TraceHandleClass = 1,
    TraceEnableFlagsClass = 2,
    TraceEnableLevelClass = 3,
    GlobalLoggerHandleClass = 4,
    EventLoggerHandleClass = 5,
    AllLoggerHandlesClass = 6,
    TraceHandleByNameClass = 7,
    LoggerEventsLostClass = 8,
    TraceSessionSettingsClass = 9,
    LoggerEventsLoggedClass = 10,
    DiskIoNotifyRoutinesClass = 11,
    TraceInformationClassReserved1 = 12,
    AllPossibleNotifyRoutinesClass = 12,
    FltIoNotifyRoutinesClass = 13,
    TraceInformationClassReserved2 = 14,
    WdfNotifyRoutinesClass = 15,
    MaxTraceInformationClass = 16
};

typedef enum _TlgBlob_t {
    _TlgBlobNone = 0,
    _TlgBlobEnd = 1,
    _TlgBlobProvider = 2,
    _TlgBlobEvent3 = 3,
    _TlgBlobProvider3 = 4,
    _TlgBlobEvent2 = 5,
    _TlgBlobMax = 6
};

typedef enum _USER_ACTIVITY_PRESENCE {
    PowerUserPresent = 0,
    PowerUserNotPresent = 1,
    PowerUserInactive = 2,
    PowerUserMaximum = 3,
    PowerUserInvalid = 3
};

typedef enum _WHEA_ERROR_PACKET_DATA_FORMAT {
    WheaDataFormatIPFSalRecord = 0,
    WheaDataFormatXPFMCA = 1,
    WheaDataFormatMemory = 2,
    WheaDataFormatPCIExpress = 3,
    WheaDataFormatNMIPort = 4,
    WheaDataFormatPCIXBus = 5,
    WheaDataFormatPCIXDevice = 6,
    WheaDataFormatGeneric = 7,
    WheaDataFormatMax = 8
};

typedef enum _WHEA_ERROR_SEVERITY {
    WheaErrSevRecoverable = 0,
    WheaErrSevFatal = 1,
    WheaErrSevCorrected = 2,
    WheaErrSevInformational = 3
};

typedef enum _WHEA_ERROR_SOURCE_STATE {
    WheaErrSrcStateStopped = 1,
    WheaErrSrcStateStarted = 2
};

typedef enum _WHEA_ERROR_SOURCE_TYPE {
    WheaErrSrcTypeMCE = 0,
    WheaErrSrcTypeCMC = 1,
    WheaErrSrcTypeCPE = 2,
    WheaErrSrcTypeNMI = 3,
    WheaErrSrcTypePCIe = 4,
    WheaErrSrcTypeGeneric = 5,
    WheaErrSrcTypeINIT = 6,
    WheaErrSrcTypeBOOT = 7,
    WheaErrSrcTypeSCIGeneric = 8,
    WheaErrSrcTypeIPFMCA = 9,
    WheaErrSrcTypeIPFCMC = 10,
    WheaErrSrcTypeIPFCPE = 11,
    WheaErrSrcTypeGenericV2 = 12,
    WheaErrSrcTypeSCIGenericV2 = 13,
    WheaErrSrcTypeMax = 14
};

typedef enum _WHEA_ERROR_TYPE {
    WheaErrTypeProcessor = 0,
    WheaErrTypeMemory = 1,
    WheaErrTypePCIExpress = 2,
    WheaErrTypeNMI = 3,
    WheaErrTypePCIXBus = 4,
    WheaErrTypePCIXDevice = 5,
    WheaErrTypeGeneric = 6
};

typedef enum _WHEA_EVENT_LOG_ENTRY_ID {
    WheaEventLogEntryIdCmcPollingTimeout = -2147483647,
    WheaEventLogEntryIdWheaInit = -2147483646,
    WheaEventLogEntryIdMax = -2147483645
};

typedef enum _WHEA_EVENT_LOG_ENTRY_TYPE {
    WheaEventLogEntryTypeInformational = 0,
    WheaEventLogEntryTypeWarning = 1,
    WheaEventLogEntryTypeError = 2
};

typedef enum _WHEA_PCIEXPRESS_DEVICE_TYPE {
    WheaPciExpressEndpoint = 0,
    WheaPciExpressLegacyEndpoint = 1,
    WheaPciExpressRootPort = 4,
    WheaPciExpressUpstreamSwitchPort = 5,
    WheaPciExpressDownstreamSwitchPort = 6,
    WheaPciExpressToPciXBridge = 7,
    WheaPciXToExpressBridge = 8,
    WheaPciExpressRootComplexIntegratedEndpoint = 9,
    WheaPciExpressRootComplexEventCollector = 10
};

ArbMmConfigRange;
CallbackReg;
DEVPKEY_Device_InstanceId;
DEVPKEY_PciDevice_AERCapabilityPresent;
DEVPKEY_PciDevice_AcsCapabilityRegister;
DEVPKEY_PciDevice_AcsCompatibleUpHierarchy;
DEVPKEY_PciDevice_AcsSupport;
DEVPKEY_PciDevice_AriSupport;
DEVPKEY_PciDevice_AtomicsSupported;
DEVPKEY_PciDevice_AtsSupport;
DEVPKEY_PciDevice_BarTypes;
DEVPKEY_PciDevice_BaseClass;
DEVPKEY_PciDevice_Correctable_Error_Mask;
DEVPKEY_PciDevice_CurrentLinkSpeed;
DEVPKEY_PciDevice_CurrentLinkWidth;
DEVPKEY_PciDevice_CurrentPayloadSize;
DEVPKEY_PciDevice_CurrentSpeedAndMode;
DEVPKEY_PciDevice_DeviceType;
DEVPKEY_PciDevice_ECRC_Errors;
DEVPKEY_PciDevice_Error_Reporting;
DEVPKEY_PciDevice_ExpressSpecVersion;
DEVPKEY_PciDevice_FirmwareErrorHandling;
DEVPKEY_PciDevice_InterruptMessageMaximum;
DEVPKEY_PciDevice_InterruptSupport;
DEVPKEY_PciDevice_MaxLinkSpeed;
DEVPKEY_PciDevice_MaxLinkWidth;
DEVPKEY_PciDevice_MaxPayloadSize;
DEVPKEY_PciDevice_MaxReadRequestSize;
DEVPKEY_PciDevice_ProgIf;
DEVPKEY_PciDevice_RequiresReservedMemoryRegion;
DEVPKEY_PciDevice_RootError_Reporting;
DEVPKEY_PciDevice_S0WakeupSupported;
DEVPKEY_PciDevice_SriovSupport;
DEVPKEY_PciDevice_SubClass;
DEVPKEY_PciDevice_Uncorrectable_Error_Mask;
DEVPKEY_PciDevice_Uncorrectable_Error_Severity;
DEVPKEY_PciRootBus_ASPMSupport;
DEVPKEY_PciRootBus_ClockPowerManagementSupport;
DEVPKEY_PciRootBus_CurrentSpeedAndMode;
DEVPKEY_PciRootBus_DeviceIDMessagingCapable;
DEVPKEY_PciRootBus_ExtendedConfigAvailable;
DEVPKEY_PciRootBus_ExtendedPCIConfigOpRegionSupport;
DEVPKEY_PciRootBus_MSISupport;
DEVPKEY_PciRootBus_NativePciExpressControl;
DEVPKEY_PciRootBus_PCIExpressAERControl;
DEVPKEY_PciRootBus_PCIExpressCapabilityControl;
DEVPKEY_PciRootBus_PCIExpressNativeHotPlugControl;
DEVPKEY_PciRootBus_PCIExpressNativePMEControl;
DEVPKEY_PciRootBus_PCISegmentGroupsSupport;
DEVPKEY_PciRootBus_SHPCNativeHotPlugControl;
DEVPKEY_PciRootBus_SecondaryBusWidth;
DEVPKEY_PciRootBus_SecondaryInterface;
DEVPKEY_PciRootBus_SupportedSpeedsAndModes;
DEVPKEY_PciRootBus_SystemMsiSupport;
DmaNonworkingListDev;
EntryReg;
ExpressDevicesEnabledForWake;
ExpressLinkQuiescentInterface;
ExpressRootPortInterface;
ExpressWakeControlLock;
GUID_AGP_TARGET_BUS_INTERFACE_STANDARD;
GUID_ARBITER_INTERFACE_STANDARD;
GUID_BUS_INTERFACE_STANDARD;
GUID_BUS_RESOURCE_UPDATE_INTERFACE;
GUID_BUS_TYPE_PCI;
GUID_CONSOLE_LOCKED;
GUID_D3COLD_AUX_POWER_AND_TIMING_INTERFACE;
GUID_D3COLD_SUPPORT_INTERFACE;
GUID_DEVICE_RESET_INTERFACE_STANDARD;
GUID_DSD_D3COLD_AUX_POWER_AND_TIMING_PREVIOUS_AUX_SAFE;
GUID_DSD_EXTERNAL_FACING_PORT;
GUID_DSD_ROOTPORT_RESET_PROPERTIES;
GUID_DSD_ROOTPORT_SUPPORTS_HOTPLUG_IN_D3;
GUID_EM_CPU_TYPE_AMD;
GUID_EM_PCI_ARBITER_UNREPORTED_MEMORY_AT_F8_RULE;
GUID_EM_PCI_D0_DELAY_RULE;
GUID_EM_PCI_DEVICE_DISABLE_PCI_EXPRESS_ASPM_RULE;
GUID_EM_PCI_DEVICE_DMA_REMAPPING_ERROR_HANDLING_RULE;
GUID_EM_PCI_DEVICE_HACK_BIOS_MATCH_RULE;
GUID_EM_PCI_DEVICE_HACK_CPU_MATCH_RULE;
GUID_EM_PCI_DEVICE_HACK_RULE;
GUID_EM_PCI_DEVICE_INTERRUPT_REMAPPING_NOT_ALL_REMAPPED_RULE;
GUID_EM_PCI_DEVICE_MATCH_CALLBACK;
GUID_EM_PCI_DEVICE_QUERY_RULE_CALLBACK;
GUID_EM_PCI_DEVICE_SET_D0DELAY_CALLBACK;
GUID_EM_PCI_DEVICE_SET_HACKFLAGS_CALLBACK;
GUID_EM_PCI_DEVICE_SET_MPSSIZE_CALLBACK;
GUID_EM_PCI_DEVICE_SET_MPSSIZE_RULE;
GUID_EM_PCI_DEVICE_TYPE;
GUID_EM_RULE_AVOID_ASSERT_ON_BAD_ID_DATA_FOR_HOST_BRIDGE;
GUID_EM_RULE_DISABLE_PCI_EXPRESS_ASPM;
GUID_EM_RULE_IGNORE_CB_MEM_LIMITS;
GUID_EM_RULE_IGNORE_ISA_VGA_BIT_CONFLICT;
GUID_EM_RULE_IGNORE_OVERLAPPING_PCI_ROOTBUS_NUMBER_RANGES;
GUID_EM_RULE_IGNORE_PCI_ROOTBUS_NUMBER_RANGE;
GUID_HWPROFILE_CHANGE_COMPLETE;
GUID_INT_ROUTE_INTERFACE_STANDARD;
GUID_IOMMU_BUS_INTERFACE;
GUID_LEGACY_DEVICE_DETECTION_STANDARD;
GUID_LOW_POWER_EPOCH;
GUID_MSIX_TABLE_CONFIG_INTERFACE;
GUID_PCIEXPRESS_ASPM_POLICY;
GUID_PCI_BRIDGE_INTERFACE;
GUID_PCI_BUS_INTERFACE_STANDARD;
GUID_PCI_BUS_INTERFACE_STANDARD2;
GUID_PCI_CARDBUS_INTERFACE_PRIVATE;
GUID_PCI_DEVICE_PRESENT_INTERFACE;
GUID_PCI_EXPRESS_LINK_QUIESCENT_INTERFACE;
GUID_PCI_EXPRESS_ROOT_PORT_INTERFACE;
GUID_PCI_KSR_CONTEXT;
GUID_PCI_NATIVE_IDE_INTERFACE;
GUID_PCI_PME_INTERFACE;
GUID_PCI_PTM_CONTROL_INTERFACE;
GUID_PCI_SECURITY_INTERFACE;
GUID_PCI_VIRTUALIZATION_INTERFACE;
GUID_PNP_LOCATION_INTERFACE;
GUID_QUERY_CRASHDUMP_FUNCTIONS;
GUID_REENUMERATE_SELF_INTERFACE_STANDARD;
GUID_SDEV_IDENTIFIER_INTERFACE;
GUID_TRANSLATOR_INTERFACE_STANDARD;
HalDispatchTable;
HalPrivateDispatchTable;
INTERRUPT_CONNECTION_DATA_PKEY;
InitSafeBootMode;
InterruptNonworkingListDev;
IoDeviceObjectType;
PCIEXPRESS_ERROR_SECTION_GUID;
PCI_DSM_UUID;
PCI_ETW_EVENT_ASPM_ERRATA_RUNDOWN;
PCI_ETW_PROVIDER;
PCIe_NOTIFY_TYPE_GUID;
PciAcsBitsForIov;
PciAgpTargetInterface;
PciArbiterInterface;
PciBootFrameBuffer;
PciBridgeInterface;
PciBridgeOrderingList;
PciBridgeOrderings;
PciBusHandlerInterface;
PciBusLock;
PciBus_DispatchPnpTable;
PciBus_DispatchPowerTable;
PciBus_State;
PciCardbusPrivateInterface;
PciConfigDoubleBuffer;
PciConfigDoubleBufferLock;
PciConsoleState;
PciControlDevice;
PciConventionalWakeStates;
PciCrashdumpFunctionsInterface;
PciCrashdumpFunctionsReferenceCount;
PciCreateControlDeviceCount;
PciD3ColdAuxPowerAndTimingInterface;
PciD3ColdSupportInterface;
PciDebugExpressCompatibilitySaveDone;
PciDebugExpressCompatibilitySaveNotDone;
PciDebugExpressNativeSaveDone;
PciDebugExpressNativeSaveNotDone;
PciDebugPorts;
PciDebugPortsCount;
PciDebugSaveDone;
PciDebugSaveNotDone;
PciDebugTphSaveDone;
PciDebugTphSaveNotDone;
PciDeviceDefaultPropertyList;
PciDevicePresentInterface;
PciDeviceResetStandardInterface;
PciDeviceSequenceNumber;
PciDevice_DispatchPnpTable;
PciDevice_DispatchPowerTable;
PciDiagHandle;
PciDriverObject;
PciEarlyRestoreList;
PciEmProviderHandle;
PciEnableConsoleLockHandling;
PciEnableLegacyPcieRuntimePme;
PciEnableNativeModeATA;
PciExpressWakeStates;
PciFpbResourceUpdateInterface;
PciGlobalLock;
PciGroupZeroNumaNodeCount;
PciHackTable;
PciHeaderOperations;
PciHeadlessInfo;
PciHeadlessInfoInitialized;
PciInterfaces;
PciInterfacesLastResort;
PciInterruptSteeringEnabled;
PciIommuBusInterfaceInterface;
PciIsaBitExclusionList;
PciKSREnabled;
PciKSRInProgress;
PciKsrCallbackObject;
PciKsrData;
PciKsrDataCount;
PciLegacyDescriptionLock;
PciLegacyDeviceDetectionInterface;
PciLegacyDeviceHead;
PciLocationInterface;
PciLockDeviceResources;
PciMsiXTableConfigInterface;
PciNativeIdeInterface;
PciNumaInformationLock;
PciNumaNodeCount;
PciNumaNodesProcessorMask;
PciPmeInterface;
PciPostVgaDeviceId;
PciPowerCallbackRegistrationHandle;
PciPowerDelayTable;
PciPowerSettingCallbackHandle;
PciProcessorCount;
PciPtmControlInterface;
PciReenumerateSelfInterface;
PciRegistryPath;
PciRootBusDefaultPropertyList;
PciRoundRobinCurrentProcessor;
PciRoundRobinIndex;
PciRoutingInterface;
PciSdevIdentifierInterface;
PciSecurityInterface;
PciSegmentList;
PciSessionStateCallbackHandle;
PciSystemMsiEnabled;
PciSystemPowerStateTransitionActive;
PciSystemWideHackFlags;
PciTranslatorInterface;
PciType0HeaderOperations;
PciType1HeaderOperations;
PciType2HeaderOperations;
PciVerifierFailureTable;
PciVerifierNotificationHandle;
PciVerifierRegistered;
PciVgaAndIsaBitExclusionList;
PciVirtualizationInterface;
PciWHEARecordPreallocationCount;
PciWatchdogTable;
PcipErrorSourceConfiguration;
PcipSavedAssignSlotResources;
PcipSavedTranslateBusAddress;
PfnIoCreateDeviceSecure;
PiRegStateDiscriptor;
PiRegStateSysAllInherittedSecurityDescriptor;
PnpStateTransitionArray;
PowerCallbackObj;
TraceLoggingMetadata;
TraceLoggingMetadataEnd;
WHEA_ERROR_PACKET_SECTION_GUID;
WNF_PO_SCENARIO_CHANGE;
WPPTraceSuite;
WPP_0ad042bc0a9d3a00d02afb11e6024394_Traceguids;
WPP_0d12598c069534855ca8729ac6757ddb_Traceguids;
WPP_1ab26348d7bb3827b155b649d4023739_Traceguids;
WPP_1df50168317430cc3993b4a346fcc0be_Traceguids;
WPP_2e99d932517b3be05397d0db718cba6d_Traceguids;
WPP_3897241c0bc43c4e354ada0deec054e1_Traceguids;
WPP_49e54a33b4de3a5a968c469bef77e17d_Traceguids;
WPP_6a634ec9cce13fc4f65e99e3f4c3f349_Traceguids;
WPP_6e9ee6fcab42337d256305aefc04a056_Traceguids;
WPP_6fa5c236ca643d3a75eaac43ba9a3211_Traceguids;
WPP_71072f9dfc9530d1678bf06678e8adf3_Traceguids;
WPP_81a5400bf5c33ba62178ff0713826879_Traceguids;
WPP_81f9f4fedac13cc5a3d0c1c44dd50940_Traceguids;
WPP_GLOBAL_Control;
WPP_MAIN_CB;
WPP_ThisDir_CTLGUID_PciDriverTraceGuid;
WPP_ae0cc2ea388932372cff1929a8dfa700_Traceguids;
WPP_c9936893665f302cdcc1b4f4a0a29cd2_Traceguids;
WPP_cfec3bff4dc731957805eb61ff882817_Traceguids;
WPP_ebe77688486930ff9370b573338019a9_Traceguids;
WdmlibInitialized;
_IMPORT_DESCRIPTOR_HAL;
_IMPORT_DESCRIPTOR_PSHED;
_IMPORT_DESCRIPTOR_WppRecorder;
_IMPORT_DESCRIPTOR_ext-ms-win-ntos-ksr-l1-1-2;
_IMPORT_DESCRIPTOR_ntoskrnl;
_NULL_IMPORT_DESCRIPTOR;
__PchSym_;
_guard_check_icall_fptr;
_guard_dispatch_icall_fptr;
_guard_fids_table;
_imp_EmClientQueryRuleState;
_imp_EmClientRuleEvaluate;
_imp_EmProviderDeregister;
_imp_EmProviderRegister;
_imp_EtwRegister;
_imp_EtwSetInformation;
_imp_EtwUnregister;
_imp_EtwWrite;
_imp_EtwWriteTransfer;
_imp_ExAllocatePoolWithTag;
_imp_ExCreateCallback;
_imp_ExFreePoolWithTag;
_imp_ExInterlockedInsertTailList;
_imp_ExInterlockedRemoveHeadList;
_imp_ExRegisterCallback;
_imp_ExUnregisterCallback;
_imp_HalDispatchTable;
_imp_HalGetBusDataByOffset;
_imp_HalGetInterruptTargetInformation;
_imp_HalGetMessageRoutingInfo;
_imp_HalPrivateDispatchTable;
_imp_HalTranslateBusAddress;
_imp_HeadlessDispatch;
_imp_InitSafeBootMode;
_imp_IoAcquireRemoveLockEx;
_imp_IoAssignResources;
_imp_IoAttachDeviceToDeviceStack;
_imp_IoBuildDeviceIoControlRequest;
_imp_IoBuildSynchronousFsdRequest;
_imp_IoCancelIrp;
_imp_IoConnectInterruptEx;
_imp_IoCreateDevice;
_imp_IoCreateSymbolicLink;
_imp_IoDeleteDevice;
_imp_IoDetachDevice;
_imp_IoDeviceObjectType;
_imp_IoDisconnectInterruptEx;
_imp_IoGetAttachedDeviceReference;
_imp_IoGetContainerInformation;
_imp_IoGetDeviceProperty;
_imp_IoGetDevicePropertyData;
_imp_IoGetDmaAdapter;
_imp_IoInitializeRemoveLockEx;
_imp_IoInitializeWorkItem;
_imp_IoInvalidateDeviceRelations;
_imp_IoInvalidateDeviceState;
_imp_IoIsWdmVersionAvailable;
_imp_IoOpenDeviceRegistryKey;
_imp_IoQueueWorkItem;
_imp_IoRegisterContainerNotification;
_imp_IoRegisterPlugPlayNotification;
_imp_IoReleaseCancelSpinLock;
_imp_IoReleaseRemoveLockAndWaitEx;
_imp_IoReleaseRemoveLockEx;
_imp_IoRequestDeviceEjectEx;
_imp_IoSetDevicePropertyData;
_imp_IoSizeofWorkItem;
_imp_IoUninitializeWorkItem;
_imp_IoUnregisterContainerNotification;
_imp_IoUnregisterPlugPlayNotification;
_imp_IoWMIRegistrationControl;
_imp_IofCallDriver;
_imp_IofCompleteRequest;
_imp_KdAcquireDebuggerLock;
_imp_KdDeregisterPowerHandler;
_imp_KdPowerTransitionEx;
_imp_KdRegisterPowerHandler;
_imp_KdReleaseDebuggerLock;
_imp_KeAcquireInStackQueuedSpinLock;
_imp_KeAcquireSpinLockRaiseToDpc;
_imp_KeBugCheckEx;
_imp_KeCancelTimer;
_imp_KeClearEvent;
_imp_KeDelayExecutionThread;
_imp_KeEnterCriticalRegion;
_imp_KeFlushQueuedDpcs;
_imp_KeInitializeDpc;
_imp_KeInitializeEvent;
_imp_KeInitializeSpinLock;
_imp_KeInitializeTimer;
_imp_KeInsertQueueDpc;
_imp_KeIpiGenericCall;
_imp_KeLeaveCriticalRegion;
_imp_KeLowerIrql;
_imp_KeQueryActiveProcessorCountEx;
_imp_KeQueryPerformanceCounter;
_imp_KeQueryTimeIncrement;
_imp_KeReleaseInStackQueuedSpinLock;
_imp_KeReleaseSpinLock;
_imp_KeSetEvent;
_imp_KeSetTimer;
_imp_KeStallExecutionProcessor;
_imp_KeSynchronizeExecution;
_imp_KeWaitForMultipleObjects;
_imp_KeWaitForSingleObject;
_imp_KfRaiseIrql;
_imp_KsrClaimPersistedMemory;
_imp_KsrEnumeratePersistedMemory;
_imp_KsrFreePersistedMemory;
_imp_KsrGetFirmwareInformation;
_imp_KsrMdlToMemoryRuns;
_imp_KsrPersistMemory;
_imp_MmAllocatePagesForMdlEx;
_imp_MmGetSystemRoutineAddress;
_imp_MmMapIoSpaceEx;
_imp_MmMapLockedPagesSpecifyCache;
_imp_MmUnmapIoSpace;
_imp_MmUnmapLockedPages;
_imp_NtQuerySystemInformationEx;
_imp_ObOpenObjectByPointer;
_imp_ObReferenceObjectByHandle;
_imp_ObfDereferenceObject;
_imp_ObfReferenceObject;
_imp_PoCallDriver;
_imp_PoDirectedDripsSetDeviceFlags;
_imp_PoFxActivateComponent;
_imp_PoFxCompleteDevicePowerNotRequired;
_imp_PoFxCompleteIdleCondition;
_imp_PoFxCompleteIdleState;
_imp_PoFxIdleComponent;
_imp_PoFxNotifySurprisePowerOn;
_imp_PoFxRegisterCrashdumpDevice;
_imp_PoFxRegisterDevice;
_imp_PoFxRegisterDripsWatchdogCallback;
_imp_PoFxReportDevicePoweredOn;
_imp_PoFxSetDeviceIdleTimeout;
_imp_PoFxStartDevicePowerManagement;
_imp_PoFxUnregisterDevice;
_imp_PoGetSystemWake;
_imp_PoRegisterPowerSettingCallback;
_imp_PoReportDirectedDripsCandidateDevice;
_imp_PoRequestPowerIrp;
_imp_PoSetHiberRange;
_imp_PoSetPowerState;
_imp_PoSetSystemWake;
_imp_PoUnregisterPowerSettingCallback;
_imp_PsCreateSystemThread;
_imp_PsTerminateSystemThread;
_imp_PshedGetErrorSourceInfo;
_imp_PshedRetrieveErrorInfo;
_imp_RtlAbsoluteToSelfRelativeSD;
_imp_RtlAddAccessAllowedAce;
_imp_RtlAddRange;
_imp_RtlAreBitsClear;
_imp_RtlClearAllBits;
_imp_RtlClearBit;
_imp_RtlClearBits;
_imp_RtlCmDecodeMemIoResource;
_imp_RtlCmEncodeMemIoResource;
_imp_RtlCopyBitMap;
_imp_RtlCopyRangeList;
_imp_RtlCopyUnicodeString;
_imp_RtlCreateSecurityDescriptor;
_imp_RtlDeleteOwnersRanges;
_imp_RtlDeleteRange;
_imp_RtlEqualUnicodeString;
_imp_RtlFindClosestEncodableLength;
_imp_RtlFindLastBackwardRunClear;
_imp_RtlFindLeastSignificantBit;
_imp_RtlFindLongestRunClear;
_imp_RtlFindMessage;
_imp_RtlFindMostSignificantBit;
_imp_RtlFindNextForwardRunClear;
_imp_RtlFindRange;
_imp_RtlFindSetBits;
_imp_RtlFreeRangeList;
_imp_RtlFreeUnicodeString;
_imp_RtlGetDaclSecurityDescriptor;
_imp_RtlGetFirstRange;
_imp_RtlGetGroupSecurityDescriptor;
_imp_RtlGetNextRange;
_imp_RtlGetOwnerSecurityDescriptor;
_imp_RtlGetSaclSecurityDescriptor;
_imp_RtlInitUnicodeString;
_imp_RtlInitializeBitMap;
_imp_RtlInitializeRangeList;
_imp_RtlIntegerToUnicodeString;
_imp_RtlInvertRangeList;
_imp_RtlIoDecodeMemIoResource;
_imp_RtlIoEncodeMemIoResource;
_imp_RtlIsRangeAvailable;
_imp_RtlLengthSecurityDescriptor;
_imp_RtlLengthSid;
_imp_RtlNumberOfSetBitsUlongPtr;
_imp_RtlQueryRegistryValuesEx;
_imp_RtlSetAllBits;
_imp_RtlSetBit;
_imp_RtlSetBits;
_imp_RtlSetDaclSecurityDescriptor;
_imp_RtlTestBit;
_imp_SeCaptureSecurityDescriptor;
_imp_SeExports;
_imp_VfFailDeviceNode;
_imp_VfFailSystemBIOS;
_imp_VfIsVerificationEnabled;
_imp_VslGetSecurePciDeviceAlternateFunctionNumberForVtl0Dma;
_imp_VslQuerySecureDevice;
_imp_WheaAddErrorSource;
_imp_WheaConfigureErrorSource;
_imp_WheaGetErrorSource;
_imp_WheaInitializeRecordHeader;
_imp_WheaReportHwError;
_imp_WppAutoLogStart;
_imp_WppAutoLogStop;
_imp_WppAutoLogTrace;
_imp_ZwClose;
_imp_ZwCreateKey;
_imp_ZwDeleteKey;
_imp_ZwEnumerateValueKey;
_imp_ZwOpenKey;
_imp_ZwPowerInformation;
_imp_ZwQueryKey;
_imp_ZwQuerySystemInformation;
_imp_ZwQuerySystemInformationEx;
_imp_ZwQueryValueKey;
_imp_ZwQueryWnfStateData;
_imp_ZwSetSecurityObject;
_imp_ZwSetValueKey;
_imp___C_specific_handler;
_imp___chkstk;
_imp__snwprintf;
_imp__vsnprintf;
_imp__vsnwprintf;
_imp__wcsicmp;
_imp__wcsnicmp;
_imp_imp_WppRecorderLogCreate;
_imp_imp_WppRecorderLogDelete;
_imp_imp_WppRecorderLogGetDefault;
_imp_imp_WppRecorderReplay;
_imp_memcpy_s;
_imp_wcschr;
_security_cookie;
_security_cookie_complement;
_xmm;
load_config_used;
pfnEtwRegisterClassicProvider;
pfnEtwUnregister;
pfnWppGetVersion;
pfnWppQueryTraceInformation;
pfnWppTraceMessage;
s_PciId;
s_VmProxyId;
s_VmProxyRegPath;
s_VmProxyValue;
HAL_NULL_THUNK_DATA;
PSHED_NULL_THUNK_DATA;
WppRecorder_NULL_THUNK_DATA;
ext-ms-win-ntos-ksr-l1-1-2_NULL_THUNK_DATA;
ntoskrnl_NULL_THUNK_DATA;

ArbAddAllocation();
ArbAddInaccessibleAllocationRange();
ArbAddMmConfigRangeAsBootReserved();
ArbAddOrdering();
ArbAddReserved();
ArbAllocateEntry();
ArbArbiterHandler();
ArbBacktrackAllocation();
ArbBootAllocation();
ArbBuildAssignmentOrdering();
ArbCommitAllocation();
ArbCopyOrderingList();
ArbDeleteArbiterInstance();
ArbDeleteOwnerRanges();
ArbFindSuitableRange();
ArbFreeOrderingList();
ArbGetNextAllocationRange();
ArbInitializeArbiterInstance();
ArbInitializeOrderingList();
ArbInitializeRangeList();
ArbIsConflictWithMmConfigRange();
ArbLibraryDeinitialize();
ArbOverrideConflict();
ArbPreprocessEntry();
ArbPruneOrdering();
ArbQueryArbitrate();
ArbQueryConflict();
ArbRetestAllocation();
ArbRollbackAllocation();
ArbShareDriverExclusive();
ArbStartArbiter();
ArbTestAllocation();
ArbpBuildAlternative();
ArbpGetRegistryValue();
ArbpQueryConflictCallback();
ArbpUpdatePriority();
BusPowerRegisterPep();
BusPowerUnregisterPep();
CmRegUtilCreateUcKey();
CmRegUtilCreateWstrKey();
CmRegUtilOpenExistingUcKey();
CmRegUtilOpenExistingWstrKey();
CmRegUtilUcValueGetDword();
CmRegUtilUcValueGetFullBuffer();
CmRegUtilUcValueSetUcString();
CmRegUtilWstrValueGetDword();
CmRegUtilWstrValueSetFullBuffer();
CmRegUtilWstrValueSetWstrString();
CmpRegUtilAllocateUnicodeString();
DriverEntry();
ExpressAddIntegratedPortToRootComplex();
ExpressAllocTphStEntries();
ExpressApplyHPXSettings();
ExpressAspmStateOverrideCallback();
ExpressBridgeClearSpuriousHotPlugStatus();
ExpressBridgeConnectInterrupt();
ExpressBridgeConnectMessageInterrupt();
ExpressBridgeDisableInterrupts();
ExpressBridgeDisconnectInterrupt();
ExpressBridgeEnableCommonClockConfiguration();
ExpressBridgeEnableDisableControllerInterrupts();
ExpressBridgeEnqueuePassivePmeWorkItem();
ExpressBridgeExecuteHotPlugCommands();
ExpressBridgeExecuteHotPlugCommandsTimer();
ExpressBridgeExecuteHotPlugCommandsWorker();
ExpressBridgeGetDevicePresenceState();
ExpressBridgeGetHotPlugInterrupts();
ExpressBridgeGetLatchState();
ExpressBridgeGetLinkState();
ExpressBridgeHotPlugInterruptRoutine();
ExpressBridgeInitializeLinkPowerManagement();
ExpressBridgePowerDown();
ExpressBridgePowerUp();
ExpressBridgeProcessAsyncHotPlugEvents();
ExpressBridgeProcessMaxPayloadSize();
ExpressBridgeProcessNewHotPlugController();
ExpressBridgeRegisterDeviceForAspmCallbacks();
ExpressBridgeRetrainLink();
ExpressBridgeSetAriEnable();
ExpressBridgeSetInitialSlotState();
ExpressBridgeSimulateHotPlugInterrupt();
ExpressBridgeStallForLinkRetrain();
ExpressBridgeStart();
ExpressBridgeStop();
ExpressBridgeUnregisterBridgeForAspmCallbacks();
ExpressBridgeUnregisterDeviceForAspmCallbacks();
ExpressCheckAcsHierarchyCompatibility();
ExpressCheckDeviceOnRootPort();
ExpressCheckForPendingTransactions();
ExpressCompatibilityRestorePortRegisters();
ExpressCompatibilitySaveExtendedCapabilities();
ExpressCompatibilitySavePortRegisters();
ExpressDestroyCompatibilityPort();
ExpressDestroyPort();
ExpressDestroyRootComplex();
ExpressDestroyVirtualBridge();
ExpressDisableAts();
ExpressDisablePasid();
ExpressDisablePri();
ExpressDisableSvm();
ExpressDownstreamSwitchPortDisableInterrupts();
ExpressDownstreamSwitchPortDisconnectInterrupt();
ExpressDownstreamSwitchPortEnableInterrupts();
ExpressDownstreamSwitchPortInterruptDpc();
ExpressDownstreamSwitchPortInterruptRoutine();
ExpressDownstreamSwitchPortProcessAspmPolicy();
ExpressEnableDisableDownstreamLinkStatesForRetrain();
ExpressEnablePri();
ExpressEnableSvm();
ExpressInitErrorSourceInfo();
ExpressInitializeLtrValue();
ExpressInitializeNewCompatibilityPort();
ExpressInitializeObffValue();
ExpressLinkDisableL0sL1State();
ExpressLinkEnableL0sL1State();
ExpressLinkEnableL0sState();
ExpressLinkPowerSchemeCallback();
ExpressLinkQuiescentDereference();
ExpressLinkQuiescentInterface_Constructor();
ExpressLinkQuiescentReference();
ExpressOverrideLinkPowerManagement();
ExpressPortEnterLinkQuiescentMode();
ExpressPortExitLinkQuiescentMode();
ExpressPortFindOptInOptOutPolicy();
ExpressPortInitializeLinkPowerManagement();
ExpressPortObffDisable();
ExpressPortObffEnable();
ExpressPortUpdateLatencyBound();
ExpressProcessAerCapability();
ExpressProcessAriCapability();
ExpressProcessExtendedPortCapabilities();
ExpressProcessNewDownstreamSwitchPortBridge();
ExpressProcessNewPort();
ExpressProcessNewRootComplex();
ExpressProcessNewRootPortBridge();
ExpressProcessNewUpstreamSwitchPortBridge();
ExpressProcessNewVirtualBridge();
ExpressProcessPortRegisters();
ExpressProcessSerialNumberCapability();
ExpressProcessSriovCapability();
ExpressQueryAts();
ExpressQueryPasid();
ExpressQueryPri();
ExpressRemoveIntegratedPortFromRootComplex();
ExpressRestorePortRegisters();
ExpressRestoreTphMsiXStEntries();
ExpressRootPortAckPmeEvent();
ExpressRootPortAckPmeRequestorsAtDeviceSource();
ExpressRootPortAerInterruptRoutine();
ExpressRootPortBuildPmeRequestors();
ExpressRootPortConnectInterrupt();
ExpressRootPortDisableInterrupts();
ExpressRootPortDisablePmeInterrupt();
ExpressRootPortDisconnectInterrupt();
ExpressRootPortEnableInterrupts();
ExpressRootPortEnablePmeInterrupt();
ExpressRootPortFindErrorDevice();
ExpressRootPortHandlePmeEventOnPowerUp();
ExpressRootPortInitWheaErrorPacket();
ExpressRootPortInterfaceDereference();
ExpressRootPortInterfaceReference();
ExpressRootPortInterface_Constructor();
ExpressRootPortInterruptDpc();
ExpressRootPortInterruptRoutine();
ExpressRootPortMessageRoutine();
ExpressRootPortPmeEventWorker();
ExpressRootPortPmeInterruptRoutine();
ExpressRootPortReadConfigSpace();
ExpressRootPortUpdateMaxPayloadSize();
ExpressRootPortWriteConfigSpace();
ExpressSaveExtendedPortCapabilityPointers();
ExpressSaveLtrCapability();
ExpressSavePortRegisters();
ExpressSaveTphMsiXStEntries();
ExpressSaveTphRequesterCapability();
ExpressSaveTphStEntries();
ExpressSetAtsControl();
ExpressSetOutstandingPageRequests();
ExpressSetPasidControl();
ExpressSetPriControl();
ExpressSwitchUpdateLinkLatency();
ExpressUpdateBaselineLinkPowerManagementSupport();
ExpressUpdateBaselineVersion();
ExpressUpdateLinkPowerManagementSupport();
ExpressUpdatePortLineage();
ExpressUpdateReceiveLaneExitLatency();
ExpressUpdateWakeControl();
ExpressValidateFabricTopology();
ExpressVerifyAcsCapability();
ExpressWaitForPendingTransactions();
GsDriverEntry();
IoDevObjCreateDeviceSecure();
IopDevObjApplyPostCreationSettings();
NullResourceRequirement();
PciAccessRom();
PciAddBusToTree();
PciAddCommandToAction();
PciAddDevice();
PciAddOrBacktrackIoAllocation();
PciAdjustPmeEnable();
PciAgpTargetInterface_Constructor();
PciAgpTargetInterface_Dereference();
PciAgpTargetInterface_Reference();
PciAllAliasesAvailable();
PciAllocateCmResourceList();
PciApplyArbiterInitializationHack();
PciApplyBrokenVideoHack();
PciApplyHPX();
PciApplyIdeHacks();
PciApplyInitialHacks();
PciArbiter_Constructor();
PciArbiter_Dereference();
PciArbiter_PackResource();
PciArbiter_Reference();
PciArbiter_ScoreRequirement();
PciArbiter_UnpackRequirement();
PciArbiter_UnpackResource();
PciArbitrateRequirementInsideBridgeWindow();
PciAreBusNumbersConfigured();
PciAssignSlotResources();
PciAttemptDeviceReset();
PciBeginStateTransition();
PciBridgeAddRequirements();
PciBridgeAssembleCustomProperties();
PciBridgeAssertSecondaryReset();
PciBridgeCheckLocationCompatibility();
PciBridgeComputeRequirements();
PciBridgeDeassertSecondaryReset();
PciBridgeFilterRequirement();
PciBridgeFilterRequirementsList();
PciBridgeFilterRequirementsListInterrupts();
PciBridgeGetDefaultRequirements();
PciBridgeGetRequirementsForDevice();
PciBridgeInterface_AriForwardingEnable();
PciBridgeInterface_Constructor();
PciBridgeInterface_ControlErrorReporting();
PciBridgeInterface_Delay();
PciBridgeInterface_GetPowerParameters();
PciBridgeInterface_ObffControl();
PciBridgeInterface_SetExternalFacingPort();
PciBridgeInterface_SetLtrEnable();
PciBridgeInterface_Stall();
PciBridgeOnVGAPath();
PciBridgeProcessStartResources();
PciBridgeQueryFpgaControlInterface();
PciBridgeReevaluateWindows();
PciBridgeStart();
PciBridgeUpdateD3Availability();
PciBuildCurrentResourceList();
PciBuildDefaultIoExclusionLists();
PciBuildHackTable();
PciBuildRequirementsList();
PciBusAffectedByConsoleLock();
PciBusDevicePowerNotRequired();
PciBusDevicePowerRequired();
PciBusGetNextSlotNumber();
PciBusGetSecondaryInterface();
PciBusHandleSystemPower();
PciBusInterface_Constructor();
PciBusInterface_Dereference();
PciBusInterface_GetBusData();
PciBusInterface_GetDmaAdapter();
PciBusInterface_Reference();
PciBusInterface_SetBusData();
PciBusInterface_TranslateBusAddress();
PciBusPowerDown();
PciBusPowerUpCompletion();
PciBusShouldBeDisabledByConsoleLock();
PciBusSystemPowerCompletion();
PciBus_ArmForWake();
PciBus_CancelRemove();
PciBus_CancelStop();
PciBus_CancelWWPassive();
PciBus_CompleteWWPassive();
PciBus_ConventionalWakeTriggered();
PciBus_DeviceUsageNotification();
PciBus_DisarmForWake();
PciBus_FilterResourceRequirements();
PciBus_GenericWakePower();
PciBus_HandleDirectedDripsTransitions();
PciBus_LeavingS0DxDisarming();
PciBus_PoFxActive();
PciBus_PoFxDripsWatchdogCallback();
PciBus_PoFxDripsWatchdogCallbackPassive();
PciBus_PoFxIdle();
PciBus_PoFxIdleState();
PciBus_PowerCompletion();
PciBus_PowerDereference();
PciBus_PowerReference();
PciBus_PowerStateM();
PciBus_ProcessDeferredPmeEvents();
PciBus_QueryCapabilities();
PciBus_QueryDeviceRelations();
PciBus_QueryDeviceState();
PciBus_QueryInterface();
PciBus_QueryLegacyBusInformation();
PciBus_QueryPower();
PciBus_QueryRemove();
PciBus_QueryStop();
PciBus_QueueChildD0Irp();
PciBus_Remove();
PciBus_RetireChildPowerIrps();
PciBus_RunDownWake();
PciBus_S0D0();
PciBus_S0Disarmed();
PciBus_S0Dozing();
PciBus_S0DozingArmed();
PciBus_S0Off();
PciBus_S0Stirring();
PciBus_SendD0Unlocked();
PciBus_SendDx();
PciBus_SendWWPassive();
PciBus_SetPower();
PciBus_SignalWorkerRetireD0Irps();
PciBus_Start();
PciBus_StirringD0();
PciBus_StirringDisarmed();
PciBus_Stop();
PciBus_SurpriseRemoval();
PciBus_Sx();
PciBus_SxArmed();
PciBus_SxOn();
PciBus_TraceDirectedDripsCandidateDevice();
PciBus_WaitTimeForBusSettle();
PciBus_WaitWake();
PciBus_WaitWakeCompletion();
PciBus_WakeStateM();
PciCacheLegacyDeviceRouting();
PciCallDownIrpStack();
PciCanDisableDevice();
PciCanDisableDeviceForPowerDown();
PciCancelStateTransition();
PciCaptureBusNumbers();
PciCardbusInterface_Constructor();
PciCardbusInterface_Dereference();
PciCardbusInterface_GetLocation();
PciCardbusInterface_Reference();
PciCheckDevicePathBusMasterEnabled();
PciCheckDevicePresence();
PciCleanupCtrlDevExt();
PciCommitStateTransition();
PciCompareOperator();
PciConfigureBusNumbers();
PciConfigureIdeController();
PciConnectDevice();
PciControl_DeviceControl();
PciCrashdumpFunctions_Constructor();
PciCrashdumpFunctions_Dereference();
PciCrashdumpFunctions_PowerOn();
PciCrashdumpFunctions_Reference();
PciCreateControlDevice();
PciCreateHotPlugAction();
PciCreateHotPlugController();
PciD3ColdAuxPowerAndTimingAggregationInfoInit();
PciD3ColdAuxPowerAndTimingDeviceInfoInit();
PciD3ColdAuxPowerAndTimingDeviceInfoLink();
PciD3ColdAuxPowerAndTimingInterface_Constructor();
PciD3ColdAuxPowerAndTimingInterface_Dereference();
PciD3ColdAuxPowerAndTimingInterface_Reference();
PciD3ColdAuxPowerAndTimingInterface_RequestAuxPower();
PciD3ColdAuxPowerAndTimingInterface_RequestCorePowerRail();
PciD3ColdAuxPowerAndTimingInterface_RequestPerstDelay();
PciD3ColdSupportInterface_Constructor();
PciD3ColdSupportInterface_Dereference();
PciD3ColdSupportInterface_GetD3ColdBusDriverSupport();
PciD3ColdSupportInterface_GetD3ColdCapability();
PciD3ColdSupportInterface_GetIdleWakeInfo();
PciD3ColdSupportInterface_GetLastTransitionStatus();
PciD3ColdSupportInterface_Reference();
PciD3ColdSupportInterface_SetD3ColdSupport();
PciDebugDevicePowerCallback();
PciDebugDevicePowerCallbackDeregister();
PciDecodeBusNumberOnSecondarySide();
PciDecodesFromDeviceResources();
PciDeinitConsoleLock();
PciDeleteVolatileInterruptRoutingData();
PciDeregisterWithEM();
PciDestroyArbiters();
PciDestroyDevice();
PciDestroyHotPlugController();
PciDestroyResourceHint();
PciDestroyRootBus();
PciDeviceAssembleCustomProperties();
PciDeviceCallCritical();
PciDeviceDisableAtomics();
PciDeviceEjectCallback();
PciDeviceEnableAtomics();
PciDeviceIsInHigherSlot();
PciDeviceMatchCallback();
PciDeviceOptInFpb();
PciDevicePresentInterface_Constructor();
PciDevicePresentInterface_Dereference();
PciDevicePresentInterface_DevicePresent();
PciDevicePresentInterface_DevicePresentEx();
PciDevicePresentInterface_Reference();
PciDevicePresentOnBus();
PciDeviceQueryAtomics();
PciDeviceRequirementsToBridgeRequirements();
PciDeviceResetInterface_Constructor();
PciDeviceResetInterface_DeviceReset();
PciDeviceResourcesToBridgeResources();
PciDeviceSupportsNativeExpressPme();
PciDeviceWaitWakeCancel();
PciDevice_CancelRemove();
PciDevice_CancelStop();
PciDevice_Delay();
PciDevice_DeviceEnumerated();
PciDevice_DeviceUsageNotification();
PciDevice_Eject();
PciDevice_QueryBusInformation();
PciDevice_QueryCapabilities();
PciDevice_QueryDeviceRelations();
PciDevice_QueryDeviceState();
PciDevice_QueryDeviceText();
PciDevice_QueryId();
PciDevice_QueryInterface();
PciDevice_QueryPower();
PciDevice_QueryRemove();
PciDevice_QueryResourceRequirements();
PciDevice_QueryResources();
PciDevice_QueryStop();
PciDevice_ReadConfig();
PciDevice_Remove();
PciDevice_RetireD0Irp();
PciDevice_SetPower();
PciDevice_Start();
PciDevice_Stop();
PciDevice_SurpriseRemoval();
PciDevice_WaitWake();
PciDevice_WakeTriggered();
PciDevice_WriteConfig();
PciDiagTraceControlCallback();
PciDisableBridgeARIRaw();
PciDisableInterrupts();
PciDisablePme();
PciDisableSriovDecodes();
PciDisconnectDevice();
PciDispatchCreate();
PciDispatchDeviceControl();
PciDispatchPnpPower();
PciDispatchSystemControl();
PciDoNotEnumerate();
PciDoNotEnumerateHeadlessSerialDevice();
PciDriverUnload();
PciEarlyRestoreAddListItem();
PciEarlyRestoreBus();
PciEarlyRestoreDevice();
PciEarlyRestoreExecuteRestore();
PciEarlyRestoreResources();
PciEarlyRestoreResourcesInternal();
PciEarlyRestoreSkipAllowed();
PciEnableAcsForHierarchy();
PciEnableDisableHotPlugInterrupts();
PciEnablePme();
PciEnableSriovDecodes();
PciEvaluateDsmMethodForDelayOnSxResume();
PciEvaluateDsmMethodForDelayOptimization();
PciEvaluateDsmMethodForLtr();
PciEvaluateDsmMethodForObff();
PciEvaluateDsmMethodForRequestCorePowerRail();
PciEvaluateDsmMethodForRequestD3ColdAuxPower();
PciEvaluateDsmMethodForRequestPerstDelay();
PciEvaluateDsmMethodPrepareInputBuffer();
PciEvaluateDsmMethodToIgnoreBootConfig();
PciExcludeRangesFromWindow();
PciExecuteCriticalSystemRoutine();
PciExpressErrorHandler();
PciExtendBusNumberRange();
PciExternalReadDeviceConfig();
PciExternalWriteDeviceConfig();
PciFindAddressForRom();
PciFindCapOffsetRaw();
PciFindDeviceByLocation();
PciFindDeviceInTree();
PciFindExtCapOffsetRaw();
PciFindIntelTbVsecCallback();
PciFindLargestBusNumberGap();
PciFindResourceHintBySlot();
PciFindSuitableIsaBitRange();
PciFixupBridgeBusNumbers();
PciFpbAddBusNumberRangeToRoot();
PciFpbAddMemoryRange();
PciFpbAlignMemoryIoResourceDescriptorByGranularity();
PciFpbArbMem_ForwardTestAllocationUpstream();
PciFpbArbMempAddResource();
PciFpbArbMempFixResourceRequirement();
PciFpbArbMempResourcesProgramToFpb();
PciFpbArbMempResourcesRevertFromFpb();
PciFpbArbMempUpdateUnavailableRange();
PciFpbArbiterInitialize();
PciFpbConfigureChildrenBusNumbers();
PciFpbCopyMemoryRange();
PciFpbCopyResourceDescriptor();
PciFpbDeleteMemoryRange();
PciFpbDestroyMemoryRangeList();
PciFpbDestroyResourceDescriptor();
PciFpbFdoDestroyNode();
PciFpbFdopInitializeNode();
PciFpbFdopInitializeRootResources();
PciFpbFdopInsertNodeToTree();
PciFpbFdopRemoveNodeFromTree();
PciFpbGetFirstMemoryRange();
PciFpbGetFirstMemoryRangeStartAtHint();
PciFpbGetNextMemoryRange();
PciFpbGetRootAvailableBusNumberCount();
PciFpbInitializeResourceDescriptor();
PciFpbPdoCommitResourceDescriptor();
PciFpbPdoDestroyNode();
PciFpbPdoEnableFpbMechanisms();
PciFpbPdoGetCurrentResourceList();
PciFpbPdoGetResourceDescriptor();
PciFpbPdoInitializeNode();
PciFpbPdoMarkHiberPhase();
PciFpbPdoReadCapabilityByOffset();
PciFpbPdoSetResourceDescriptor();
PciFpbPdoWriteCapabilityByOffset();
PciFpbPdopGetBestMemoryVectorGranularity();
PciFpbPdopGetNextSupportedMemoryVectorGranularityInBytes();
PciFpbPdopGetVectorDataByRange();
PciFpbPdopMemoryVectorGranularityInBytesToEncoding();
PciFpbPdopProgramBusNumber();
PciFpbPdopProgramMemory();
PciFpbPdopTranslateVectorSpaceIndexToAddress();
PciFpbPdopUnconfigureTraditionalBusNumber();
PciFpbPdopUpdateHardware();
PciFpbPdopVectorSizeEncodingToVecotAccessOffsetMask();
PciFpbPdopVectorSizeEncodingToVecotSizeInBits();
PciFpbPdopWriteDescriptor();
PciFpbReleaseBusNumberRange();
PciFpbRequestLongestConsecutiveBusNumberRangeFromRoot();
PciFpbResourceDescriptorContainsRange();
PciFpbResourceDescriptorFindLongestConsecutiveRange();
PciFpbResourceDescriptorFindNextConsecutiveRange();
PciFpbResourceDescriptorMaximumIndex();
PciFpbResourceDescriptorSetRange();
PciFpbResourceUpdateInterface_Constructor();
PciFpbResourceUpdateInterface_Dereference();
PciFpbResourceUpdateInterface_GetUpdatedBusResource();
PciFpbResourceUpdateInterface_Reference();
PciFpbVectorSpaceGranularityEncodingToNumericAlignment();
PciFpbpAllocateBusNumber();
PciFpbpAllocateMemoryRange();
PciFpbpAssignDeviceConfiguredBusNumbers();
PciFpbpChangeBusNumberRange();
PciFpbpCleanUpMemoryRange();
PciFpbpClearBusNumberDecodeUpstream();
PciFpbpCommitBusNumbers();
PciFpbpComputeAverageBusNumberForChildrenBridge();
PciFpbpConfigureBestBusNumberRangeForNonFpbBridge();
PciFpbpConfigureDeviceBusNumbers();
PciFpbpRemoveBusNumbers();
PciFpbpRequestBusNumbers();
PciFpbpSetBusNumberDecodeUpstream();
PciFreeNumaInformation();
PciGetAcpiTable();
PciGetAssignmentSetOverride();
PciGetBusHackFlags();
PciGetConfigSlotAndBus();
PciGetDebugPorts();
PciGetDeviceProperty();
PciGetDeviceTypeProperty();
PciGetHPPParameters();
PciGetHPXParameters();
PciGetHackFlagsFromEM();
PciGetHackFlagsFromRegistry();
PciGetHardwarePowerState();
PciGetInterruptConnectionData();
PciGetInterruptRequirement();
PciGetLengthFromBar();
PciGetMessageAffinityMask();
PciGetMessageCount();
PciGetMessageDevicePolicy();
PciGetMessagePolicy();
PciGetMessageRangeElements();
PciGetNumaInformation();
PciGetPmeInformation();
PciGetRegistryValue();
PciGetRootBusNumbersFromBootConfig();
PciGetSaveRestoreData();
PciGetSavedSlotInformation();
PciGetSegmentForRootBus();
PciGetSystemWideHackFlags();
PciGetSystemWideHackFlagsFromEM();
PciGetSystemWideHackFlagsFromRegistry();
PciHandleHotPlugCommandFailure();
PciHandleHotPlugDriverRemoval();
PciHibernateInfoLogTime();
PciHibernateInfoReset();
PciHibernateInfoSetBusNeedScan();
PciHibernateInfoUpdate();
PciHotPlugCommandTimer();
PciHotPlugSlotTimer();
PciInitConsoleLock();
PciInitializeArbiters();
PciInitializeBusNumberArbiter();
PciInitializeHotPlugEventMap();
PciInitializeIoArbiter();
PciInitializeMemoryArbiter();
PciInitializeMemoryOrderingLists();
PciInitializeResourceHint();
PciInterface_Noop();
PciIoArbiter_AddAllocation();
PciIoArbiter_BacktrackAllocation();
PciIoArbiter_FindSuitableRange();
PciIoArbiter_GetNextAllocationRange();
PciIoArbiter_OverrideConflict();
PciIoArbiter_PreprocessEntry();
PciIoArbiter_QueryArbitrate();
PciIoArbiter_ReinitializeArbiter();
PciIommuBusInterface_Constructor();
PciIommuBusInterface_Dereference();
PciIommuBusInterface_DisableSvmCapabilities();
PciIommuBusInterface_EnableSvmCapabilities();
PciIommuBusInterface_GetDeviceId();
PciIommuBusInterface_GetDeviceProperties();
PciIommuBusInterface_GetSvmCapabilities();
PciIommuBusInterface_Reference();
PciIrpNotSupported();
PciIsD3ColdAuxPowerAndTimingSupported();
PciIsDeviceConfigSpaceUnavailable();
PciIsDeviceFeatureEnabled();
PciIsDeviceFpbRaw();
PciIsDeviceHotplugCapableRaw();
PciIsDeviceMultifunction();
PciIsDevicePresentRaw();
PciIsDeviceSlotImplementedRaw();
PciIsDeviceThunderboltRaw();
PciIsDsmFunctionSupported();
PciIsExtendedConfigAvailable();
PciIsExternalFacingPort();
PciIsFixedRequirement();
PciIsFunctionLevelResetSupported();
PciIsFundamentalDeviceResetTriggeredOnD3ToD0();
PciIsHotplugInD3Supported();
PciIsInTransitionToState();
PciIsNonHotplugBridgeWithNoChildren();
PciIsSameDevice();
PciIsSameResource();
PciIsSriovDriverAvailable();
PciIsThunderboltDeviceCallback();
PciIsUnconfiguredBridge();
PciIsVgaResource();
PciKsrCallback();
PciKsrEnumeratePersistedMemory();
PciKsrGetPersitedCommandRegister();
PciKsrInvalidatePersitedCommandRegister();
PciKsrPrepare();
PciKsrRestorePersistentContext();
PciLegacyDeviceInterface_Constructor();
PciLegacyDeviceInterface_Dereference();
PciLegacyDeviceInterface_GetLegacyDevice();
PciLegacyDeviceInterface_Reference();
PciLocalDeviceUsage();
PciLocationInterface_Constructor();
PciLocationInterface_Dereference();
PciLocationInterface_GetLocationStrings();
PciLocationInterface_Reference();
PciMarkHiberPhase();
PciMaskMsiInterrupt();
PciMaskMsiXInterrupt();
PciMaximumBusNumbersToCapture();
PciMemoryArbiter_AllocateEntry();
PciMemoryArbiter_BootAllocation();
PciMemoryArbiter_CommitAllocation();
PciMemoryArbiter_DeleteOwnerRanges();
PciMemoryArbiter_FindSuitableRange();
PciMemoryArbiter_GetNextAllocationRange();
PciMemoryArbiter_OverrideConflict();
PciMemoryArbiter_PreprocessEntry();
PciMemoryArbiter_QueryArbitrate();
PciMemoryArbiter_ReinitializeArbiter();
PciMemoryArbiter_RetestAllocation();
PciMemoryArbiter_RollbackAllocation();
PciMemoryArbiter_TestAllocation();
PciMsiXInterface_Constructor();
PciMsiXInterface_GetTableEntry();
PciMsiXInterface_GetTableSize();
PciMsiXInterface_MaskTableEntry();
PciMsiXInterface_RefDeref();
PciMsiXInterface_SetTableEntry();
PciMsiXInterface_UnmaskTableEntry();
PciMultiStageResumeCapable();
PciMungeHackFlags();
PciNativeIdeInterface_Constructor();
PciNativeIdeInterface_Dereference();
PciNativeIdeInterface_InterruptControl();
PciNativeIdeInterface_Reference();
PciNextBusInSegment();
PciOpenKey();
PciOverrideRequirement();
PciPassIrp();
PciPmeInterface_ClearPmeStatus();
PciPmeInterface_Constructor();
PciPmeInterface_Dereference();
PciPmeInterface_GetInformation();
PciPmeInterface_GetPmeControl();
PciPmeInterface_Reference();
PciPmeInterface_UpdateEnable();
PciPopulateMsiRequirements();
PciPowerDownDevice();
PciPowerDownDeviceTimerDpc();
PciPowerSettingCallback();
PciPowerStateCallback();
PciPowerUpDevice();
PciPowerUpDeviceTimerDpc();
PciPreScanAddBridgeWindowRequirements();
PciPreScanAddChildRequirementsToBridgeRequirements();
PciPreScanAdjustBridgeRequirements();
PciPreScanAllocateBridgeRaw();
PciPreScanAssignBridgeBusNumbers();
PciPreScanAssignBusNumbersSubtree();
PciPreScanBuildPostVgaDeviceId();
PciPreScanBus();
PciPreScanCommitBridgeBusNumbers();
PciPreScanDisconnectDevice();
PciPreScanFindAvailableBusNumberRange();
PciPreScanFreeBridgeRaw();
PciPreScanIsDeviceCritical();
PciPreScanIsDeviceOnDebugPath();
PciPreScanNextPopulatedSlot();
PciPreScanProbeBridgePrefetchWindowCritical();
PciPreScanProbeBridgePrefetchWindowWorker();
PciPreScanProbeDeviceBars();
PciPreScanProbeDeviceBarsCritical();
PciPreScanProbeDeviceBarsWorker();
PciPreScanReadBridgeWindow();
PciPreScanSaveBridgeRequirements();
PciPreScanSpreadBridgeExtraResources();
PciPreScanSpreadExtraResourcesSubtree();
PciPreScanSubtree();
PciPreScanTraverseSubtree();
PciPreScanUpdateParent();
PciPrepareInputParametersForDsmMethod();
PciProbeConfigRegistersRaw();
PciProbeDeviceConfig();
PciProbeForRequirements();
PciProcessBus();
PciProcessCommandCompleteInterrupt();
PciProcessControllerActionQueue();
PciProcessDeviceIdData();
PciProcessEventInDisabledState();
PciProcessEventInFullyFunctionalState();
PciProcessEventInLinkActiveTimerQueuedState();
PciProcessEventInPowerOffTimerQueuedState();
PciProcessEventInSettleTimerQueuedState();
PciProcessEventInWaitingWhileDisabledState();
PciProcessEventInWaitingWhileEnabledState();
PciProcessHotPlugCommand();
PciProcessHotPlugEvent();
PciProcessHotPlugInterrupts();
PciProcessHotPlugQueues();
PciProcessHtCapabilities();
PciProcessInitialConfig();
PciProcessInterruptMessageData();
PciProcessNewBridgedBus();
PciProcessNewDevice();
PciProcessNewRootBus();
PciProcessPowerCapability();
PciProcessSlotEventQueue();
PciProcessSlotInterrupts();
PciProcessStartResources();
PciProcessStateAgnosticEvent();
PciProgramHtMsiMapCapability();
PciProgramInterruptResource();
PciProgramIoArbiter();
PciProgramMemoryArbiter();
PciProgramMsiInterrupt();
PciProgramMsiXInterrupt();
PciPtmControlInterface_Constructor();
PciQueryCompatibleIDs();
PciQueryCurrentCsSession();
PciQueryDeviceText();
PciQueryDeviceUsage();
PciQueryDeviceUsageInTree();
PciQueryEjectionRelations();
PciQueryHardwareIDs();
PciQueryInstanceID();
PciQueryInterruptSteeringInformation();
PciQueryPowerCapabilities();
PciQueryRootBusInterface();
PciQueryRuleCallback();
PciQuerySupportedResetTypes();
PciQueryTargetDeviceRelations();
PciQueueHotPlugEvent();
PciRangeListFromResourceList();
PciReadBusNumsRaw();
PciReadConfigRaw();
PciReadDeviceConfig();
PciReadDeviceConfigEx();
PciReadDeviceSpace();
PciReadExpressDeviceTypeRaw();
PciReadHeaderTypeRaw();
PciReadNextARIFunctionRaw();
PciReadRomImage();
PciReadSlotConfig();
PciReadSlotIdData();
PciReconnectDevice();
PciReenumerateSelfInterface_Constructor();
PciRefDereferenceNoop();
PciRegisterVideoAdapterBus();
PciRemoveBusFromTree();
PciRemoveDeviceFromChildList();
PciRequirementFromBar();
PciRequirementFromRomBar();
PciRequirementInsideWindow();
PciResetBridge();
PciResizableBarGetInfoPtr();
PciResizableBarInitialize();
PciResourceFromBar();
PciResourceFromRomBar();
PciRestoreDeviceRegisters();
PciRollbackMemoryOrderingLists();
PciRomTestWriteAccessToBuffer();
PciRootAssembleCustomProperties();
PciRootFilterRequirementsList();
PciRootFilterStartResources();
PciRootSetCustomProperties();
PciRoutingInterface_Constructor();
PciRoutingInterface_Dereference();
PciRoutingInterface_GetRoutingInfo();
PciRoutingInterface_Reference();
PciRoutingInterface_UpdateInterruptLine();
PciSaveCapabilityPointers();
PciSaveSlotInformation();
PciScanBus();
PciScanBusCompletion();
PciSdevIdentifierInterface_Constructor();
PciSdevIdentifierInterface_GetIdentifier();
PciSecurityInterface_Constructor();
PciSecurityInterface_SetAcs();
PciSendIoctl();
PciSendIoctlForDsmEvaluation();
PciSendPnpIrp();
PciSessionStateCallback();
PciSetAllocationAttributes();
PciSetBusDisabledByConsoleLock();
PciSetConsoleState();
PciSetD0DelayCallback();
PciSetEventCompletion();
PciSetHackFlagsByClass();
PciSetHackflagsCallback();
PciSetHardwarePowerStateDispatch();
PciSetHardwarePowerStateLogError();
PciSetHardwarePowerStatePassive();
PciSetHardwarePowerStatePreamble();
PciSetHardwarePowerStateReset();
PciSetHotPlugEventCallback();
PciSetMpsSizeCallback();
PciSetPowerStateRaw();
PciSlotPresentInParentMethod();
PciSriovBusNumbersRaw();
PciStallBetweenPmcsrWrites();
PciStallForPowerChange();
PciStartHotPlugController();
PciStringToUSHORT();
PciSubtractiveDecodeBridge();
PciSurpriseRemoveAndReenumerateSelf();
PciTraceLogUninitialize();
PciTranslateBusAddress();
PciTranslateHostBridgeToDeviceSpeedAndMode();
PciTranslateRomAddress();
PciTranslatorInterface_Constructor();
PciTryEnableBridgeARIRaw();
PciType0_GetRequirements();
PciType0_GetResources();
PciType0_SetResources();
PciType1_GetRequirements();
PciType1_GetResources();
PciType1_PrefetchMemoryBase();
PciType1_PrefetchMemoryLimit();
PciType1_SetResources();
PciType2_GetRequirements();
PciType2_GetResources();
PciType2_SetResources();
PciUnicodeStringStrStr();
PciUnlinkResourceHint();
PciUpdateAncestorSubordinateBuses();
PciUpdateHardware();
PciUpdateHotPlugSlotAfterBusScan();
PciUpdateLegacyHardwareDescription();
PciUpdateSaveRestoreData();
PciValidateMsiXMemorySpaceStructures();
PciVerifierEnsureTreeConsistancy();
PciVerifierProfileChangeCallback();
PciVerifierRetrieveFailureData();
PciVirtualizationCheckAcsSupport();
PciVirtualizationConfigureAcs();
PciVirtualization_Constructor();
PciVirtualization_Dereference();
PciVirtualization_EnableVirtualization();
PciVirtualization_GetFunctionData();
PciVirtualization_GetLocation();
PciVirtualization_GetResources();
PciVirtualization_GetVirtualFunctionProbedBars();
PciVirtualization_Reference();
PciVirtualization_SetFunctionData();
PciWalkDevicePath();
PciWalkDevicePathCheckAtomicOpCallback();
PciWalkDevicePathCheckBusMasterEnabled();
PciWalkDevicePathCheckBusMasterEnabledCallback();
PciWalkDevicePathCheckE2ETLPPrefix();
PciWalkDevicePathCheckE2ETLPPrefixCallback();
PciWalkDevicePathFindPathCallback();
PciWheaCorrectErrorSource();
PciWheaCreateErrorRecord();
PciWheaInitErrorSource();
PciWriteBusNumsRaw();
PciWriteCommandRegisterRaw();
PciWriteConfigRaw();
PciWriteDeviceConfig();
PciWriteDeviceSpace();
PciWriteSlotConfig();
PiRegStateOpenClassKey();
PiRegStateReadStackCreationSettingsFromKey();
PpRegStateReadCreateClassCreationSettings();
PpRegStateUpdateStackCreationSettings();
RootPmeEventDispatcher();
RtlAddRange();
RtlCopyRangeList();
RtlDeleteOwnersRanges();
RtlDeleteRange();
RtlFindRange();
RtlFreeRangeList();
RtlGetFirstRange();
RtlGetNextRange();
RtlInitUnicodeString();
RtlInitializeRangeList();
RtlInvertRangeList();
RtlStringCbPrintfA();
RtlStringCbPrintfExW();
RtlStringCbPrintfW();
RtlStringCchPrintfExW();
RtlStringCchPrintfW();
RtlStringExHandleFillBehindNullW();
RtlStringExHandleOtherFlagsW();
SeSddlSecurityDescriptorFromSDDL();
SeUtilSecurityInfoFromSecurityDescriptor();
SepSddlAddAceToAcl();
SepSddlDaclFromSDDLString();
SepSddlGetAclForString();
SepSddlGetSidForString();
SepSddlLookupAccessMaskInTable();
SepSddlParseWideStringUlong();
SepSddlSecurityDescriptorFromSDDLString();
TlgCreateSz();
TlgDefineProvider_annotation__TlgPciTraceLoggingProviderProv();
TlgEnableCallback();
TlgKeywordOn();
TlgWrite();
TraceLoggingRegisterEx();
VmProxyAddPath();
VmProxyAddRemovePath();
VmProxyCheckTearDown();
VmProxyClearPath();
VmProxyGetDeviceLocationString();
VmProxyGetDeviceState();
VmProxyIsProxyDevice();
VmProxyIsSubString();
VmProxyReadDevicePathsFromRegistry();
VmProxyRemovePath();
VmProxyWriteDevicePathsToRegistry();
WPP_RECORDER_SF_();
WPP_RECORDER_SF_D();
WPP_RECORDER_SF_DD();
WPP_RECORDER_SF_DDD();
WPP_RECORDER_SF_DDDD();
WPP_RECORDER_SF_DDDDD();
WPP_RECORDER_SF_DDDDDD();
WPP_RECORDER_SF_DDDDDDddddd();
WPP_RECORDER_SF_DDDDDDii();
WPP_RECORDER_SF_DDDdD();
WPP_RECORDER_SF_DDDdDd();
WPP_RECORDER_SF_DDDdd();
WPP_RECORDER_SF_DDDi();
WPP_RECORDER_SF_DDDiiii();
WPP_RECORDER_SF_DDDiiiiii();
WPP_RECORDER_SF_DDDsI();
WPP_RECORDER_SF_DDL();
WPP_RECORDER_SF_DDLLL();
WPP_RECORDER_SF_DDLdd();
WPP_RECORDER_SF_DDd();
WPP_RECORDER_SF_DDq();
WPP_RECORDER_SF_DL();
WPP_RECORDER_SF_DLL();
WPP_RECORDER_SF_Dd();
WPP_RECORDER_SF_Dq();
WPP_RECORDER_SF_DqD();
WPP_RECORDER_SF_DqL();
WPP_RECORDER_SF_DqLL();
WPP_RECORDER_SF_Dqq();
WPP_RECORDER_SF_I();
WPP_RECORDER_SF_L();
WPP_RECORDER_SF_LL();
WPP_RECORDER_SF_Ldd();
WPP_RECORDER_SF_d();
WPP_RECORDER_SF_dDD();
WPP_RECORDER_SF_dDDiiiii();
WPP_RECORDER_SF_dd();
WPP_RECORDER_SF_ddq();
WPP_RECORDER_SF_dii();
WPP_RECORDER_SF_q();
WPP_RECORDER_SF_qD();
WPP_RECORDER_SF_qDD();
WPP_RECORDER_SF_qDDDDDd();
WPP_RECORDER_SF_qDDLD();
WPP_RECORDER_SF_qL();
WPP_RECORDER_SF_qd();
WPP_RECORDER_SF_qddd();
WPP_RECORDER_SF_qq();
WPP_RECORDER_SF_s();
WdmlibInit();
WdmlibRtlInitUnicodeStringEx();
WppClassicProviderCallback();
WppCleanupKm();
WppInitKm();
WppLoadTracingSupport();
WppTraceCallback();
ZwClose();
ZwCreateKey();
ZwOpenKey();
ZwQueryValueKey();
_C_specific_handler();
_GSHandlerCheck();
_GSHandlerCheckCommon();
_chkstk();
_report_gsfailure();
_security_check_cookie();
_security_init_cookie();
ext_ms_win_ntos_ksr_l1_1_2_KsrClaimPersistedMemory();
ext_ms_win_ntos_ksr_l1_1_2_KsrEnumeratePersistedMemory();
ext_ms_win_ntos_ksr_l1_1_2_KsrFreePersistedMemory();
ext_ms_win_ntos_ksr_l1_1_2_KsrGetFirmwareInformation();
ext_ms_win_ntos_ksr_l1_1_2_KsrMdlToMemoryRuns();
ext_ms_win_ntos_ksr_l1_1_2_KsrPersistMemory();
guard_check_icall_nop();
guard_dispatch_icall_nop();
memcmp();
memcpy();
memmove();
memset();
