// Seed: 1623456285
module module_0 (
    input tri1 id_0,
    input tri1 id_1
);
  assign id_3 = {1, 1, 1};
  for (id_4 = 1; 1; id_3 -= 1) supply1 id_5, id_6 = id_3;
endmodule
module module_1 (
    output wand id_0,
    output supply0 id_1,
    output wand id_2,
    input supply1 id_3,
    output logic id_4,
    output uwire id_5,
    input wor id_6,
    output tri0 id_7,
    input wand id_8,
    input wire id_9,
    input uwire id_10
);
  uwire id_12, id_13;
  module_0 modCall_1 (
      id_8,
      id_10
  );
  assign modCall_1.id_6 = 0;
  logic [7:0][1] id_14 = 1;
  always $display;
  assign id_7 = 1;
  id_15(
      1, 1
  );
  reg id_16;
  always if (id_12 ? 1 : "") id_4 <= id_16;
  wire id_17, id_18;
endmodule
