# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do CPU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/raele/ELEC374-CPU/src/alu/add {C:/Users/raele/ELEC374-CPU/src/alu/add/PFA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:10 on Feb 08,2026
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/raele/ELEC374-CPU/src/alu/add" C:/Users/raele/ELEC374-CPU/src/alu/add/PFA.v 
# -- Compiling module PFA
# 
# Top level modules:
# 	PFA
# End time: 17:54:10 on Feb 08,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/raele/ELEC374-CPU/src/alu/add {C:/Users/raele/ELEC374-CPU/src/alu/add/CLA_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:10 on Feb 08,2026
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/raele/ELEC374-CPU/src/alu/add" C:/Users/raele/ELEC374-CPU/src/alu/add/CLA_32.v 
# -- Compiling module CLA_32
# 
# Top level modules:
# 	CLA_32
# End time: 17:54:10 on Feb 08,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/raele/ELEC374-CPU/src/alu/add {C:/Users/raele/ELEC374-CPU/src/alu/add/CLA_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:10 on Feb 08,2026
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/raele/ELEC374-CPU/src/alu/add" C:/Users/raele/ELEC374-CPU/src/alu/add/CLA_16.v 
# -- Compiling module CLA_16
# 
# Top level modules:
# 	CLA_16
# End time: 17:54:10 on Feb 08,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/raele/ELEC374-CPU/src/alu/add {C:/Users/raele/ELEC374-CPU/src/alu/add/CLA_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:10 on Feb 08,2026
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/raele/ELEC374-CPU/src/alu/add" C:/Users/raele/ELEC374-CPU/src/alu/add/CLA_4.v 
# -- Compiling module CLA_4
# 
# Top level modules:
# 	CLA_4
# End time: 17:54:10 on Feb 08,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/raele/ELEC374-CPU/src {C:/Users/raele/ELEC374-CPU/src/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:10 on Feb 08,2026
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/raele/ELEC374-CPU/src" C:/Users/raele/ELEC374-CPU/src/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 17:54:10 on Feb 08,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/raele/ELEC374-CPU/src/registers {C:/Users/raele/ELEC374-CPU/src/registers/Register_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:10 on Feb 08,2026
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/raele/ELEC374-CPU/src/registers" C:/Users/raele/ELEC374-CPU/src/registers/Register_32.v 
# -- Compiling module Register_32
# 
# Top level modules:
# 	Register_32
# End time: 17:54:10 on Feb 08,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/raele/ELEC374-CPU/src/bus {C:/Users/raele/ELEC374-CPU/src/bus/MDR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:10 on Feb 08,2026
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/raele/ELEC374-CPU/src/bus" C:/Users/raele/ELEC374-CPU/src/bus/MDR.v 
# -- Compiling module MDR
# 
# Top level modules:
# 	MDR
# End time: 17:54:10 on Feb 08,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/raele/ELEC374-CPU/src/bus {C:/Users/raele/ELEC374-CPU/src/bus/Bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:10 on Feb 08,2026
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/raele/ELEC374-CPU/src/bus" C:/Users/raele/ELEC374-CPU/src/bus/Bus.v 
# -- Compiling module Bus
# 
# Top level modules:
# 	Bus
# End time: 17:54:10 on Feb 08,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/raele/ELEC374-CPU/src/alu/mul {C:/Users/raele/ELEC374-CPU/src/alu/mul/Booth_Multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:11 on Feb 08,2026
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/raele/ELEC374-CPU/src/alu/mul" C:/Users/raele/ELEC374-CPU/src/alu/mul/Booth_Multiplier.v 
# -- Compiling module Booth_Multiplier
# 
# Top level modules:
# 	Booth_Multiplier
# End time: 17:54:11 on Feb 08,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/raele/ELEC374-CPU/src/alu/div {C:/Users/raele/ELEC374-CPU/src/alu/div/NR_Division.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:11 on Feb 08,2026
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/raele/ELEC374-CPU/src/alu/div" C:/Users/raele/ELEC374-CPU/src/alu/div/NR_Division.v 
# -- Compiling module NR_Division
# 
# Top level modules:
# 	NR_Division
# End time: 17:54:11 on Feb 08,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/raele/ELEC374-CPU/src/alu {C:/Users/raele/ELEC374-CPU/src/alu/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:11 on Feb 08,2026
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/raele/ELEC374-CPU/src/alu" C:/Users/raele/ELEC374-CPU/src/alu/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 17:54:11 on Feb 08,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath {C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_shra.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:11 on Feb 08,2026
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath" C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_shra.v 
# -- Compiling module DataPath_tb_shra
# 
# Top level modules:
# 	DataPath_tb_shra
# End time: 17:54:11 on Feb 08,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  DataPath_tb_shra
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" DataPath_tb_shra 
# Start time: 17:54:11 on Feb 08,2026
# Loading work.DataPath_tb_shra
# Loading work.datapath
# Loading work.Register_32
# Loading work.MDR
# Loading work.ALU
# Loading work.CLA_32
# Loading work.CLA_16
# Loading work.CLA_4
# Loading work.PFA
# Loading work.Booth_Multiplier
# Loading work.NR_Division
# Loading work.Bus
# ** Warning: (vsim-3017) C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_shra.v(20): [TFMPC] - Too few port connections. Expected 29, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /DataPath_tb_shra/DUT File: C:/Users/raele/ELEC374-CPU/src/datapath.v
# ** Warning: (vsim-3722) C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_shra.v(20): [TFMPC] - Missing connection for port 'in_inport_data'.
# ** Warning: (vsim-3722) C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_shra.v(20): [TFMPC] - Missing connection for port 'HIin'.
# ** Warning: (vsim-3722) C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_shra.v(20): [TFMPC] - Missing connection for port 'HIout'.
# ** Warning: (vsim-3722) C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_shra.v(20): [TFMPC] - Missing connection for port 'LOin'.
# ** Warning: (vsim-3722) C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_shra.v(20): [TFMPC] - Missing connection for port 'LOout'.
# ** Warning: (vsim-3722) C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_shra.v(20): [TFMPC] - Missing connection for port 'ZHighout'.
# ** Warning: (vsim-3722) C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_shra.v(20): [TFMPC] - Missing connection for port 'InPortin'.
# ** Warning: (vsim-3722) C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_shra.v(20): [TFMPC] - Missing connection for port 'InPortout'.
# ** Warning: (vsim-3722) C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_shra.v(20): [TFMPC] - Missing connection for port 'OutPortin'.
# ** Warning: (vsim-3722) C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_shra.v(20): [TFMPC] - Missing connection for port 'OutPortout'.
# ** Warning: (vsim-3722) C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_shra.v(20): [TFMPC] - Missing connection for port 'Cin'.
# ** Warning: (vsim-3722) C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_shra.v(20): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) C:/Users/raele/ELEC374-CPU/src/alu/add/CLA_32.v(11): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /DataPath_tb_shra/DUT/alu_op/adder/low_16 File: C:/Users/raele/ELEC374-CPU/src/alu/add/CLA_16.v
# ** Warning: (vsim-3722) C:/Users/raele/ELEC374-CPU/src/alu/add/CLA_32.v(11): [TFMPC] - Missing connection for port 'GG16'.
# ** Warning: (vsim-3722) C:/Users/raele/ELEC374-CPU/src/alu/add/CLA_32.v(11): [TFMPC] - Missing connection for port 'PG16'.
# ** Warning: (vsim-3017) C:/Users/raele/ELEC374-CPU/src/alu/add/CLA_32.v(20): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /DataPath_tb_shra/DUT/alu_op/adder/high_16 File: C:/Users/raele/ELEC374-CPU/src/alu/add/CLA_16.v
# ** Warning: (vsim-3722) C:/Users/raele/ELEC374-CPU/src/alu/add/CLA_32.v(20): [TFMPC] - Missing connection for port 'GG16'.
# ** Warning: (vsim-3722) C:/Users/raele/ELEC374-CPU/src/alu/add/CLA_32.v(20): [TFMPC] - Missing connection for port 'PG16'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
# T0 @ 140000 | PC=0 MAR=00000000 MDR=00000067 IR=00000000 ALU_op=14 Zlow=0 reg_select=0000000000000100  R7=00000000 R0=00000000 R4=00000000 Y=00000000 Bus=00000067 
# T1 @ 160000 | PC=0 MAR=00000000 MDR=00000067 IR=00000000 ALU_op=13 Zlow=1 reg_select=0000000000000100  R7=00000000 R0=fffffffe R4=00000001 Y=00000000 Bus=00000000 
# T2 @ 180000 | PC=1 MAR=00000000 MDR=112b0000 IR=00000000 ALU_op=14 Zlow=1 reg_select=0000000000000100  R7=00000000 R0=fffffffe R4=00000001 Y=00000000 Bus=00000001 
# T3 @ 200000 | PC=1 MAR=00000000 MDR=112b0000 IR=112b0000 ALU_op=14 Zlow=1 reg_select=0000000000000100  R7=00000000 R0=fffffffe R4=00000001 Y=00000000 Bus=112b0000 
# T4 @ 220000 | PC=1 MAR=00000000 MDR=112b0000 IR=112b0000 ALU_op=14 Zlow=1 reg_select=0000000000000001  R7=00000000 R0=fffffffe R4=00000001 Y=fffffffe Bus=fffffffe 
# T5 @ 240000 | PC=1 MAR=00000000 MDR=112b0000 IR=112b0000 ALU_op=7 Zlow=4294967295 reg_select=0000000000010000  R7=00000000 R0=fffffffe R4=00000001 Y=fffffffe Bus=00000001 
# End @ 260000 | PC=1 MAR=00000000 MDR=112b0000 IR=112b0000 ALU_op=14 Zlow=4294967295 reg_select=0000000010000000 R7=ffffffff R0=fffffffe R4=00000001 Y=fffffffe Bus=ffffffff 
# ** Note: $stop    : C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_shra.v(175)
#    Time: 260 ns  Iteration: 1  Instance: /DataPath_tb_shra
# Break in Module DataPath_tb_shra at C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_shra.v line 175
# End time: 17:55:46 on Feb 08,2026, Elapsed time: 0:01:35
# Errors: 0, Warnings: 19
