Analysis & Elaboration report for processor
Sat Jun 14 16:57:33 2025
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: arm:arm_inst|datapath:dp|flopr:pcreg
  5. Parameter Settings for User Entity Instance: arm:arm_inst|datapath:dp|adder:pcadd4
  6. Parameter Settings for User Entity Instance: arm:arm_inst|datapath:dp|adder:pcadd8
  7. Parameter Settings for User Entity Instance: arm:arm_inst|datapath:dp|mux2:pcmux
  8. Parameter Settings for User Entity Instance: arm:arm_inst|datapath:dp|mux2:ra1mux
  9. Parameter Settings for User Entity Instance: arm:arm_inst|datapath:dp|mux2:ra2mux
 10. Parameter Settings for User Entity Instance: arm:arm_inst|datapath:dp|mux2:link_mux
 11. Parameter Settings for User Entity Instance: arm:arm_inst|datapath:dp|mux2:shift_mux
 12. Parameter Settings for User Entity Instance: arm:arm_inst|datapath:dp|mux2:srcbmux
 13. Parameter Settings for User Entity Instance: arm:arm_inst|datapath:dp|alu:main_alu
 14. Parameter Settings for User Entity Instance: arm:arm_inst|datapath:dp|alu:main_alu|Nbit_Sub:sub_op
 15. Parameter Settings for User Entity Instance: arm:arm_inst|datapath:dp|alu:main_alu|Nbit_Adder:adder_op
 16. Parameter Settings for User Entity Instance: arm:arm_inst|datapath:dp|alu:main_alu|Nbit_Mult:mult_op
 17. Parameter Settings for User Entity Instance: arm:arm_inst|datapath:dp|mux2:resmux
 18. Parameter Settings for User Entity Instance: vga_initializer:vga_inst|vgaController:vgaCont
 19. Analysis & Elaboration Settings
 20. Port Connectivity Checks: "arm:arm_inst|datapath:dp|alu:main_alu|Nbit_Mult:mult_op"
 21. Port Connectivity Checks: "arm:arm_inst|datapath:dp|alu:main_alu|Nbit_Adder:adder_op|full_adder:generate_N_bit_Adder[0].f"
 22. Port Connectivity Checks: "arm:arm_inst|datapath:dp|alu:main_alu|Nbit_Sub:sub_op|full_subtractor:generate_N_bit_Sub[31].f"
 23. Port Connectivity Checks: "arm:arm_inst|datapath:dp|alu:main_alu|Nbit_Sub:sub_op|full_subtractor:generate_N_bit_Sub[0].f"
 24. Port Connectivity Checks: "arm:arm_inst|datapath:dp|mux2:ra1mux"
 25. Port Connectivity Checks: "arm:arm_inst|datapath:dp|adder:pcadd8"
 26. Port Connectivity Checks: "arm:arm_inst|datapath:dp|adder:pcadd4"
 27. Port Connectivity Checks: "arm:arm_inst|datapath:dp"
 28. Port Connectivity Checks: "arm:arm_inst"
 29. Analysis & Elaboration Messages
 30. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                 ;
+-------------------------------+------------------------------------------------+
; Analysis & Elaboration Status ; Successful - Sat Jun 14 16:57:33 2025          ;
; Quartus Prime Version         ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                 ; processor                                      ;
; Top-level Entity Name         ; processor                                      ;
; Family                        ; Cyclone V                                      ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                      ;
; Total registers               ; N/A until Partition Merge                      ;
; Total pins                    ; N/A until Partition Merge                      ;
; Total virtual pins            ; N/A until Partition Merge                      ;
; Total block memory bits       ; N/A until Partition Merge                      ;
; Total PLLs                    ; N/A until Partition Merge                      ;
; Total DLLs                    ; N/A until Partition Merge                      ;
+-------------------------------+------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm_inst|datapath:dp|flopr:pcreg ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm_inst|datapath:dp|adder:pcadd4 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm_inst|datapath:dp|adder:pcadd8 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm_inst|datapath:dp|mux2:pcmux ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm_inst|datapath:dp|mux2:ra1mux ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm_inst|datapath:dp|mux2:ra2mux ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm_inst|datapath:dp|mux2:link_mux ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm_inst|datapath:dp|mux2:shift_mux ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm_inst|datapath:dp|mux2:srcbmux ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm_inst|datapath:dp|alu:main_alu ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; N              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm_inst|datapath:dp|alu:main_alu|Nbit_Sub:sub_op ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm_inst|datapath:dp|alu:main_alu|Nbit_Adder:adder_op ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm_inst|datapath:dp|alu:main_alu|Nbit_Mult:mult_op ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm_inst|datapath:dp|mux2:resmux ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_initializer:vga_inst|vgaController:vgaCont ;
+----------------+------------+---------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                          ;
+----------------+------------+---------------------------------------------------------------+
; HACTIVE        ; 1010000000 ; Unsigned Binary                                               ;
; HFP            ; 0000010000 ; Unsigned Binary                                               ;
; HSYN           ; 0001100000 ; Unsigned Binary                                               ;
; HBP            ; 0000110000 ; Unsigned Binary                                               ;
; HMAX           ; 1100100000 ; Unsigned Binary                                               ;
; VBP            ; 0000100001 ; Unsigned Binary                                               ;
; VACTIVE        ; 0111100000 ; Unsigned Binary                                               ;
; VFP            ; 0000001010 ; Unsigned Binary                                               ;
; VSYN           ; 0000000010 ; Unsigned Binary                                               ;
; VMAX           ; 1000001101 ; Unsigned Binary                                               ;
+----------------+------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; processor          ; processor          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arm:arm_inst|datapath:dp|alu:main_alu|Nbit_Mult:mult_op"                                       ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; product[63..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arm:arm_inst|datapath:dp|alu:main_alu|Nbit_Adder:adder_op|full_adder:generate_N_bit_Adder[0].f" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                          ;
+------+-------+----------+--------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                                     ;
+------+-------+----------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arm:arm_inst|datapath:dp|alu:main_alu|Nbit_Sub:sub_op|full_subtractor:generate_N_bit_Sub[31].f" ;
+-------+--------+----------+------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                        ;
+-------+--------+----------+------------------------------------------------------------------------------------------------+
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
+-------+--------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arm:arm_inst|datapath:dp|alu:main_alu|Nbit_Sub:sub_op|full_subtractor:generate_N_bit_Sub[0].f" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; c_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "arm:arm_inst|datapath:dp|mux2:ra1mux" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; d1   ; Input ; Info     ; Stuck at VCC                           ;
+------+-------+----------+----------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "arm:arm_inst|datapath:dp|adder:pcadd8" ;
+----------+-------+----------+-------------------------------------+
; Port     ; Type  ; Severity ; Details                             ;
+----------+-------+----------+-------------------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND                        ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                        ;
; b[2]     ; Input ; Info     ; Stuck at VCC                        ;
+----------+-------+----------+-------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "arm:arm_inst|datapath:dp|adder:pcadd4" ;
+----------+-------+----------+-------------------------------------+
; Port     ; Type  ; Severity ; Details                             ;
+----------+-------+----------+-------------------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND                        ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                        ;
; b[2]     ; Input ; Info     ; Stuck at VCC                        ;
+----------+-------+----------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arm:arm_inst|datapath:dp"                                                                                                                       ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; MemWrite ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arm:arm_inst"                                                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; R0_val ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; R1_val ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; R2_val ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; R3_val ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; R7_val ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Sat Jun 14 16:57:27 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file nbit_sub.sv
    Info (12023): Found entity 1: Nbit_Sub File: E:/TEC/Digitales/ProyectoTDD/Processor/Nbit_Sub.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file nbit_adder.sv
    Info (12023): Found entity 1: Nbit_Adder File: E:/TEC/Digitales/ProyectoTDD/Processor/Nbit_Adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file full_subtractor.sv
    Info (12023): Found entity 1: full_subtractor File: E:/TEC/Digitales/ProyectoTDD/Processor/full_subtractor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file full_adder.sv
    Info (12023): Found entity 1: full_adder File: E:/TEC/Digitales/ProyectoTDD/Processor/full_adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.sv
    Info (12023): Found entity 1: datapath File: E:/TEC/Digitales/ProyectoTDD/Processor/datapath.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flopr.sv
    Info (12023): Found entity 1: flopr File: E:/TEC/Digitales/ProyectoTDD/Processor/flopr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instruction_memory.sv
    Info (12023): Found entity 1: instruction_memory File: E:/TEC/Digitales/ProyectoTDD/Processor/instruction_memory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: rom File: E:/TEC/Digitales/ProyectoTDD/Processor/rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file instruction_memory_tb.sv
    Info (12023): Found entity 1: instruction_memory_tb File: E:/TEC/Digitales/ProyectoTDD/Processor/instruction_memory_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file flopr_tb.sv
    Info (12023): Found entity 1: flopr_tb File: E:/TEC/Digitales/ProyectoTDD/Processor/flopr_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: adder File: E:/TEC/Digitales/ProyectoTDD/Processor/adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder_tb.sv
    Info (12023): Found entity 1: adder_tb File: E:/TEC/Digitales/ProyectoTDD/Processor/adder_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mux2.sv
    Info (12023): Found entity 1: mux2 File: E:/TEC/Digitales/ProyectoTDD/Processor/mux2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2_tb.sv
    Info (12023): Found entity 1: mux2_tb File: E:/TEC/Digitales/ProyectoTDD/Processor/mux2_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file register_file.sv
    Info (12023): Found entity 1: register_file File: E:/TEC/Digitales/ProyectoTDD/Processor/register_file.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_file_tb.sv
    Info (12023): Found entity 1: register_file_tb File: E:/TEC/Digitales/ProyectoTDD/Processor/register_file_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file extend.sv
    Info (12023): Found entity 1: extend File: E:/TEC/Digitales/ProyectoTDD/Processor/extend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend_tb.sv
    Info (12023): Found entity 1: extend_tb File: E:/TEC/Digitales/ProyectoTDD/Processor/extend_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: E:/TEC/Digitales/ProyectoTDD/Processor/alu.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file alu_tb.sv
    Info (12023): Found entity 1: alu_tb File: E:/TEC/Digitales/ProyectoTDD/Processor/alu_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file condcheck.sv
    Info (12023): Found entity 1: condcheck File: E:/TEC/Digitales/ProyectoTDD/Processor/condcheck.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file condcheck_tb.sv
    Info (12023): Found entity 1: condcheck_tb File: E:/TEC/Digitales/ProyectoTDD/Processor/condcheck_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file decoder.sv
    Info (12023): Found entity 1: decoder File: E:/TEC/Digitales/ProyectoTDD/Processor/decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder_tb.sv
    Info (12023): Found entity 1: decoder_tb File: E:/TEC/Digitales/ProyectoTDD/Processor/decoder_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.sv
    Info (12023): Found entity 1: data_memory File: E:/TEC/Digitales/ProyectoTDD/Processor/data_memory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_memory_tb.sv
    Info (12023): Found entity 1: data_memory_tb File: E:/TEC/Digitales/ProyectoTDD/Processor/data_memory_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file arm.sv
    Info (12023): Found entity 1: arm File: E:/TEC/Digitales/ProyectoTDD/Processor/arm.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controller.sv
    Info (12023): Found entity 1: controller File: E:/TEC/Digitales/ProyectoTDD/Processor/controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file condlogic.sv
    Info (12023): Found entity 1: condlogic File: E:/TEC/Digitales/ProyectoTDD/Processor/condlogic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file condlogic_tb.sv
    Info (12023): Found entity 1: condlogic_tb File: E:/TEC/Digitales/ProyectoTDD/Processor/condlogic_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file processor.sv
    Info (12023): Found entity 1: processor File: E:/TEC/Digitales/ProyectoTDD/Processor/processor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux3.sv
    Info (12023): Found entity 1: mux3 File: E:/TEC/Digitales/ProyectoTDD/Processor/mux3.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor_tb.sv
    Info (12023): Found entity 1: processor_tb File: E:/TEC/Digitales/ProyectoTDD/Processor/processor_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mux3_tb.sv
    Info (12023): Found entity 1: mux3_tb File: E:/TEC/Digitales/ProyectoTDD/Processor/mux3_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file shifter.sv
    Info (12023): Found entity 1: shifter File: E:/TEC/Digitales/ProyectoTDD/Processor/shifter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shifter_tb.sv
    Info (12023): Found entity 1: shifter_tb File: E:/TEC/Digitales/ProyectoTDD/Processor/shifter_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file datapath_tb.sv
    Info (12023): Found entity 1: datapath_tb File: E:/TEC/Digitales/ProyectoTDD/Processor/datapath_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file arm_tb.sv
    Info (12023): Found entity 1: arm_tb File: E:/TEC/Digitales/ProyectoTDD/Processor/arm_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file videogen.sv
    Info (12023): Found entity 1: videoGen File: E:/TEC/Digitales/ProyectoTDD/Processor/videoGen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vgacontroller.sv
    Info (12023): Found entity 1: vgaController File: E:/TEC/Digitales/ProyectoTDD/Processor/vgaController.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file pll.sv
    Info (12023): Found entity 1: pll File: E:/TEC/Digitales/ProyectoTDD/Processor/pll.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_initializer.sv
    Info (12023): Found entity 1: vga_initializer File: E:/TEC/Digitales/ProyectoTDD/Processor/vga_initializer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file nbit_mult.sv
    Info (12023): Found entity 1: Nbit_Mult File: E:/TEC/Digitales/ProyectoTDD/Processor/Nbit_Mult.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controller_tb.sv
    Info (12023): Found entity 1: controller_tb File: E:/TEC/Digitales/ProyectoTDD/Processor/controller_tb.sv Line: 3
Info (12127): Elaborating entity "processor" for the top level hierarchy
Info (12128): Elaborating entity "arm" for hierarchy "arm:arm_inst" File: E:/TEC/Digitales/ProyectoTDD/Processor/processor.sv Line: 43
Info (12128): Elaborating entity "controller" for hierarchy "arm:arm_inst|controller:c" File: E:/TEC/Digitales/ProyectoTDD/Processor/arm.sv Line: 43
Info (12128): Elaborating entity "decoder" for hierarchy "arm:arm_inst|controller:c|decoder:dec" File: E:/TEC/Digitales/ProyectoTDD/Processor/controller.sv Line: 42
Info (12128): Elaborating entity "condlogic" for hierarchy "arm:arm_inst|controller:c|condlogic:cl" File: E:/TEC/Digitales/ProyectoTDD/Processor/controller.sv Line: 62
Warning (10036): Verilog HDL or VHDL warning at condlogic.sv(9): object "FlagWrite" assigned a value but never read File: E:/TEC/Digitales/ProyectoTDD/Processor/condlogic.sv Line: 9
Info (12128): Elaborating entity "condcheck" for hierarchy "arm:arm_inst|controller:c|condlogic:cl|condcheck:cc" File: E:/TEC/Digitales/ProyectoTDD/Processor/condlogic.sv Line: 13
Info (12128): Elaborating entity "datapath" for hierarchy "arm:arm_inst|datapath:dp" File: E:/TEC/Digitales/ProyectoTDD/Processor/arm.sv Line: 69
Info (12128): Elaborating entity "flopr" for hierarchy "arm:arm_inst|datapath:dp|flopr:pcreg" File: E:/TEC/Digitales/ProyectoTDD/Processor/datapath.sv Line: 49
Info (12128): Elaborating entity "adder" for hierarchy "arm:arm_inst|datapath:dp|adder:pcadd4" File: E:/TEC/Digitales/ProyectoTDD/Processor/datapath.sv Line: 55
Info (12128): Elaborating entity "mux2" for hierarchy "arm:arm_inst|datapath:dp|mux2:pcmux" File: E:/TEC/Digitales/ProyectoTDD/Processor/datapath.sv Line: 69
Info (12128): Elaborating entity "mux2" for hierarchy "arm:arm_inst|datapath:dp|mux2:ra1mux" File: E:/TEC/Digitales/ProyectoTDD/Processor/datapath.sv Line: 77
Info (12128): Elaborating entity "register_file" for hierarchy "arm:arm_inst|datapath:dp|register_file:rf_inst" File: E:/TEC/Digitales/ProyectoTDD/Processor/datapath.sv Line: 118
Info (12128): Elaborating entity "extend" for hierarchy "arm:arm_inst|datapath:dp|extend:ext" File: E:/TEC/Digitales/ProyectoTDD/Processor/datapath.sv Line: 125
Info (12128): Elaborating entity "shifter" for hierarchy "arm:arm_inst|datapath:dp|shifter:shift_inst" File: E:/TEC/Digitales/ProyectoTDD/Processor/datapath.sv Line: 134
Info (12128): Elaborating entity "alu" for hierarchy "arm:arm_inst|datapath:dp|alu:main_alu" File: E:/TEC/Digitales/ProyectoTDD/Processor/datapath.sv Line: 162
Info (12128): Elaborating entity "Nbit_Sub" for hierarchy "arm:arm_inst|datapath:dp|alu:main_alu|Nbit_Sub:sub_op" File: E:/TEC/Digitales/ProyectoTDD/Processor/alu.sv Line: 30
Info (12128): Elaborating entity "full_subtractor" for hierarchy "arm:arm_inst|datapath:dp|alu:main_alu|Nbit_Sub:sub_op|full_subtractor:generate_N_bit_Sub[0].f" File: E:/TEC/Digitales/ProyectoTDD/Processor/Nbit_Sub.sv Line: 24
Info (12128): Elaborating entity "Nbit_Adder" for hierarchy "arm:arm_inst|datapath:dp|alu:main_alu|Nbit_Adder:adder_op" File: E:/TEC/Digitales/ProyectoTDD/Processor/alu.sv Line: 31
Info (12128): Elaborating entity "full_adder" for hierarchy "arm:arm_inst|datapath:dp|alu:main_alu|Nbit_Adder:adder_op|full_adder:generate_N_bit_Adder[0].f" File: E:/TEC/Digitales/ProyectoTDD/Processor/Nbit_Adder.sv Line: 26
Info (12128): Elaborating entity "Nbit_Mult" for hierarchy "arm:arm_inst|datapath:dp|alu:main_alu|Nbit_Mult:mult_op" File: E:/TEC/Digitales/ProyectoTDD/Processor/alu.sv Line: 32
Info (12128): Elaborating entity "instruction_memory" for hierarchy "instruction_memory:imem" File: E:/TEC/Digitales/ProyectoTDD/Processor/processor.sv Line: 49
Warning (10850): Verilog HDL warning at instruction_memory.sv(14): number of words (9) in memory file does not match the number of elements in the address range [0:1023] File: E:/TEC/Digitales/ProyectoTDD/Processor/instruction_memory.sv Line: 14
Info (10648): Verilog HDL Display System Task info at instruction_memory.sv(17): --- Depuracin de Carga de IMEM --- File: E:/TEC/Digitales/ProyectoTDD/Processor/instruction_memory.sv Line: 17
Info (10648): Verilog HDL Display System Task info at instruction_memory.sv(18): ROM[0x000] (esperado LDR R7) = e3a07000 File: E:/TEC/Digitales/ProyectoTDD/Processor/instruction_memory.sv Line: 18
Info (10648): Verilog HDL Display System Task info at instruction_memory.sv(19): ROM[0x001] (esperado MOV R0) = e5970004 File: E:/TEC/Digitales/ProyectoTDD/Processor/instruction_memory.sv Line: 19
Info (10648): Verilog HDL Display System Task info at instruction_memory.sv(20): ROM[0x002] (esperado MOV R1) = e5971008 File: E:/TEC/Digitales/ProyectoTDD/Processor/instruction_memory.sv Line: 20
Info (10648): Verilog HDL Display System Task info at instruction_memory.sv(21): --- Fin Depuracin IMEM --- File: E:/TEC/Digitales/ProyectoTDD/Processor/instruction_memory.sv Line: 21
Warning (10030): Net "ROM.data_a" at instruction_memory.sv(6) has no driver or initial value, using a default initial value '0' File: E:/TEC/Digitales/ProyectoTDD/Processor/instruction_memory.sv Line: 6
Warning (10030): Net "ROM.waddr_a" at instruction_memory.sv(6) has no driver or initial value, using a default initial value '0' File: E:/TEC/Digitales/ProyectoTDD/Processor/instruction_memory.sv Line: 6
Warning (10030): Net "ROM.we_a" at instruction_memory.sv(6) has no driver or initial value, using a default initial value '0' File: E:/TEC/Digitales/ProyectoTDD/Processor/instruction_memory.sv Line: 6
Info (12128): Elaborating entity "data_memory" for hierarchy "data_memory:dmem" File: E:/TEC/Digitales/ProyectoTDD/Processor/processor.sv Line: 58
Info (10648): Verilog HDL Display System Task info at data_memory.sv(28): \n--- Depuracin de Carga de Memoria de Datos (RAM) --- File: E:/TEC/Digitales/ProyectoTDD/Processor/data_memory.sv Line: 28
Info (10648): Verilog HDL Display System Task info at data_memory.sv(29): Memoria de datos cargada (RAM[0:1023]): File: E:/TEC/Digitales/ProyectoTDD/Processor/data_memory.sv Line: 29
Info (10648): Verilog HDL Display System Task info at data_memory.sv(32):   RAM[0x%3h] (Word Index 0) = 00000000 File: E:/TEC/Digitales/ProyectoTDD/Processor/data_memory.sv Line: 32
Info (10648): Verilog HDL Display System Task info at data_memory.sv(32):   RAM[0x%3h] (Word Index 1) = 00000001 File: E:/TEC/Digitales/ProyectoTDD/Processor/data_memory.sv Line: 32
Info (10648): Verilog HDL Display System Task info at data_memory.sv(32):   RAM[0x%3h] (Word Index 2) = 00000002 File: E:/TEC/Digitales/ProyectoTDD/Processor/data_memory.sv Line: 32
Info (10648): Verilog HDL Display System Task info at data_memory.sv(32):   RAM[0x%3h] (Word Index 3) = 00000003 File: E:/TEC/Digitales/ProyectoTDD/Processor/data_memory.sv Line: 32
Info (10648): Verilog HDL Display System Task info at data_memory.sv(32):   RAM[0x%3h] (Word Index 4) = 00000004 File: E:/TEC/Digitales/ProyectoTDD/Processor/data_memory.sv Line: 32
Info (10648): Verilog HDL Display System Task info at data_memory.sv(32):   RAM[0x%3h] (Word Index 5) = 00000005 File: E:/TEC/Digitales/ProyectoTDD/Processor/data_memory.sv Line: 32
Info (10648): Verilog HDL Display System Task info at data_memory.sv(32):   RAM[0x%3h] (Word Index 6) = 00000006 File: E:/TEC/Digitales/ProyectoTDD/Processor/data_memory.sv Line: 32
Info (10648): Verilog HDL Display System Task info at data_memory.sv(32):   RAM[0x%3h] (Word Index 7) = 00000007 File: E:/TEC/Digitales/ProyectoTDD/Processor/data_memory.sv Line: 32
Info (10648): Verilog HDL Display System Task info at data_memory.sv(32):   RAM[0x%3h] (Word Index 8) = 00000008 File: E:/TEC/Digitales/ProyectoTDD/Processor/data_memory.sv Line: 32
Info (10648): Verilog HDL Display System Task info at data_memory.sv(32):   RAM[0x%3h] (Word Index 9) = 00000009 File: E:/TEC/Digitales/ProyectoTDD/Processor/data_memory.sv Line: 32
Info (10648): Verilog HDL Display System Task info at data_memory.sv(34):   Confirmando datos clave para la calculadora (basado en 'data_test_suma.dat'): File: E:/TEC/Digitales/ProyectoTDD/Processor/data_memory.sv Line: 34
Info (10648): Verilog HDL Display System Task info at data_memory.sv(35):     RAM[0x000] (Operando 1, Word Index 0) = 0000000a File: E:/TEC/Digitales/ProyectoTDD/Processor/data_memory.sv Line: 35
Info (10648): Verilog HDL Display System Task info at data_memory.sv(36):     RAM[0x001] (Operando 2, Word Index 1) = 00000005 File: E:/TEC/Digitales/ProyectoTDD/Processor/data_memory.sv Line: 36
Info (10648): Verilog HDL Display System Task info at data_memory.sv(37):     RAM[0x002] (Operador, Word Index 2) = 00000001 File: E:/TEC/Digitales/ProyectoTDD/Processor/data_memory.sv Line: 37
Info (10648): Verilog HDL Display System Task info at data_memory.sv(38):     RAM[0x003] (Espacio para Resultado, Word Index 3) = 00000000 File: E:/TEC/Digitales/ProyectoTDD/Processor/data_memory.sv Line: 38
Info (10648): Verilog HDL Display System Task info at data_memory.sv(39): --- Fin Depuracin de Carga de Memoria de Datos --- File: E:/TEC/Digitales/ProyectoTDD/Processor/data_memory.sv Line: 39
Info (12128): Elaborating entity "vga_initializer" for hierarchy "vga_initializer:vga_inst" File: E:/TEC/Digitales/ProyectoTDD/Processor/processor.sv Line: 72
Info (12128): Elaborating entity "pll" for hierarchy "vga_initializer:vga_inst|pll:vgapll" File: E:/TEC/Digitales/ProyectoTDD/Processor/vga_initializer.sv Line: 10
Info (12128): Elaborating entity "vgaController" for hierarchy "vga_initializer:vga_inst|vgaController:vgaCont" File: E:/TEC/Digitales/ProyectoTDD/Processor/vga_initializer.sv Line: 13
Warning (10230): Verilog HDL assignment warning at vgaController.sv(25): truncated value with size 32 to match size of target (10) File: E:/TEC/Digitales/ProyectoTDD/Processor/vgaController.sv Line: 25
Warning (10230): Verilog HDL assignment warning at vgaController.sv(29): truncated value with size 32 to match size of target (10) File: E:/TEC/Digitales/ProyectoTDD/Processor/vgaController.sv Line: 29
Info (12128): Elaborating entity "videoGen" for hierarchy "vga_initializer:vga_inst|videoGen:videoGen" File: E:/TEC/Digitales/ProyectoTDD/Processor/vga_initializer.sv Line: 16
Warning (10230): Verilog HDL assignment warning at videoGen.sv(22): truncated value with size 32 to match size of target (16) File: E:/TEC/Digitales/ProyectoTDD/Processor/videoGen.sv Line: 22
Warning (10030): Net "image_data.data_a" at videoGen.sv(7) has no driver or initial value, using a default initial value '0' File: E:/TEC/Digitales/ProyectoTDD/Processor/videoGen.sv Line: 7
Warning (10030): Net "image_data.waddr_a" at videoGen.sv(7) has no driver or initial value, using a default initial value '0' File: E:/TEC/Digitales/ProyectoTDD/Processor/videoGen.sv Line: 7
Warning (10030): Net "image_data.we_a" at videoGen.sv(7) has no driver or initial value, using a default initial value '0' File: E:/TEC/Digitales/ProyectoTDD/Processor/videoGen.sv Line: 7
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file E:/TEC/Digitales/ProyectoTDD/Processor/output_files/processor.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 4809 megabytes
    Info: Processing ended: Sat Jun 14 16:57:33 2025
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:14


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in E:/TEC/Digitales/ProyectoTDD/Processor/output_files/processor.map.smsg.


