Oh no...

Cycle: 16
MARS instruction number: 13	Instruction: slt $10,$8,$9
Expected:	Register Write to Reg: 0x0A Val: 0x00000001
Got     :	Register Write to Reg: 0x0A Val: 0x00000000
Incorrect write

Cycle: 17
MARS instruction number: 15	Instruction: addi $17,$17,1
Expected:	Register Write to Reg: 0x11 Val: 0x00000001
Got     :	Memory Write to Addr: 0x10010000 Val: 0x00000000
Wrote to incorrect structure

Cycle: 18
MARS instruction number: 16	Instruction: sub $21,$22,$16
Expected:	Register Write to Reg: 0x15 Val: 0x00000009
Got     :	Memory Write to Addr: 0x10010004 Val: 0x00000008
Wrote to incorrect structure

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


