#-----------------------------------------------------------
# Vivado v2019.1.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
# Start of session at: Mon Aug 12 17:20:57 2019
# Process ID: 15988
# Current directory: C:/fft/topfft
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10472 C:\fft\topfft\topfft.xpr
# Log file: C:/fft/topfft/vivado.log
# Journal file: C:/fft/topfft\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/fft/topfft/topfft.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 736.488 ; gain = 69.137
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mult_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mult_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sim_1/new/mult_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mult_tb_behav xil_defaultlib.mult_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mult_tb_behav xil_defaultlib.mult_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mult_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mult_tb_behav

****** Webtalk v2019.1.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/fft/topfft/topfft.sim/sim_1/behav/xsim/xsim.dir/mult_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/xsim.dir/mult_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 12 17:21:38 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 12 17:21:38 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 772.879 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mult_tb_behav -key {Behavioral:sim_1:Functional:mult_tb} -tclbatch {mult_tb.tcl} -view {C:/fft/topfft/topfft_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft/topfft/topfft_tb_behav.wcfg
WARNING: Simulation object /topfft_tb/Nbits was not found in the design.
WARNING: Simulation object /topfft_tb/N was not found in the design.
WARNING: Simulation object /topfft_tb/clk was not found in the design.
WARNING: Simulation object /topfft_tb/rst was not found in the design.
WARNING: Simulation object /topfft_tb/fftIn_up was not found in the design.
WARNING: Simulation object /topfft_tb/fftIn_down was not found in the design.
WARNING: Simulation object /topfft_tb/fftOut_up was not found in the design.
WARNING: Simulation object /topfft_tb/fftOut_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/DA/D was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/DA/connect_wire was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/DA/Q was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/sw0/ctrl was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/sw0/swIn_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/sw0/swIn_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/sw0/swOut_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/sw0/swOut_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/DB/D was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/DB/connect_wire was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/DB/Q was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/I/BFIn_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/I/BFIn_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/I/BFOut_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/I/BFOut_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M0/muestra was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M0/coeff was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M0/result was not found in the design.
WARNING: Simulation object /topfft_tb/clk was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/DA/D was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/DA/connect_wire was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/DA/Q was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/sw0/ctrl was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/sw0/swIn_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/sw0/swIn_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/sw0/swOut_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/sw0/swOut_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/DB/D was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/DB/connect_wire was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/DB/Q was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/I/BFIn_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/I/BFIn_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/I/BFOut_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/I/BFOut_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M1/muestra was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M1/coeff was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M1/result was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M2/muestra was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M2/coeff was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M2/result was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/DA/D was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/DA/connect_wire was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/DA/Q was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/sw0/swIn_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/sw0/swIn_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/sw0/swOut_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/sw0/swOut_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/sw0/ctrl was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/DB/D was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/DB/connect_wire was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/DB/Q was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/I/BFIn_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/I/BFIn_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/I/BFOut_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/I/BFOut_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M3/muestra was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M3/coeff was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M3/result was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M4/muestra was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M4/coeff was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M4/result was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/DA/D was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/DA/connect_wire was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/DA/Q was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/sw0/ctrl was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/sw0/swIn_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/sw0/swIn_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/sw0/swOut_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/sw0/swOut_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/DB/D was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/DB/connect_wire was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/DB/Q was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/I/BFIn_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/I/BFIn_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/I/BFOut_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/I/BFOut_down was not found in the design.
source mult_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
c=  -3
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mult_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 795.707 ; gain = 22.828
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 797.059 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mult_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mult_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mult_tb_behav xil_defaultlib.mult_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mult_tb_behav xil_defaultlib.mult_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mult_tb_behav -key {Behavioral:sim_1:Functional:mult_tb} -tclbatch {mult_tb.tcl} -view {C:/fft/topfft/topfft_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft/topfft/topfft_tb_behav.wcfg
WARNING: Simulation object /topfft_tb/Nbits was not found in the design.
WARNING: Simulation object /topfft_tb/N was not found in the design.
WARNING: Simulation object /topfft_tb/clk was not found in the design.
WARNING: Simulation object /topfft_tb/rst was not found in the design.
WARNING: Simulation object /topfft_tb/fftIn_up was not found in the design.
WARNING: Simulation object /topfft_tb/fftIn_down was not found in the design.
WARNING: Simulation object /topfft_tb/fftOut_up was not found in the design.
WARNING: Simulation object /topfft_tb/fftOut_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/DA/D was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/DA/connect_wire was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/DA/Q was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/sw0/ctrl was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/sw0/swIn_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/sw0/swIn_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/sw0/swOut_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/sw0/swOut_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/DB/D was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/DB/connect_wire was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/DB/Q was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/I/BFIn_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/I/BFIn_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/I/BFOut_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/I/BFOut_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M0/muestra was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M0/coeff was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M0/result was not found in the design.
WARNING: Simulation object /topfft_tb/clk was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/DA/D was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/DA/connect_wire was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/DA/Q was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/sw0/ctrl was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/sw0/swIn_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/sw0/swIn_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/sw0/swOut_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/sw0/swOut_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/DB/D was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/DB/connect_wire was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/DB/Q was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/I/BFIn_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/I/BFIn_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/I/BFOut_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/I/BFOut_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M1/muestra was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M1/coeff was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M1/result was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M2/muestra was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M2/coeff was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M2/result was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/DA/D was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/DA/connect_wire was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/DA/Q was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/sw0/swIn_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/sw0/swIn_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/sw0/swOut_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/sw0/swOut_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/sw0/ctrl was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/DB/D was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/DB/connect_wire was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/DB/Q was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/I/BFIn_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/I/BFIn_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/I/BFOut_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/I/BFOut_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M3/muestra was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M3/coeff was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M3/result was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M4/muestra was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M4/coeff was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M4/result was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/DA/D was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/DA/connect_wire was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/DA/Q was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/sw0/ctrl was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/sw0/swIn_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/sw0/swIn_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/sw0/swOut_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/sw0/swOut_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/DB/D was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/DB/connect_wire was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/DB/Q was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/I/BFIn_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/I/BFIn_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/I/BFOut_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/I/BFOut_down was not found in the design.
source mult_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
c=  -3
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mult_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 797.059 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mult_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mult_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sim_1/new/mult_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mult_tb_behav xil_defaultlib.mult_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mult_tb_behav xil_defaultlib.mult_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mult_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mult_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mult_tb_behav -key {Behavioral:sim_1:Functional:mult_tb} -tclbatch {mult_tb.tcl} -view {C:/fft/topfft/topfft_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft/topfft/topfft_tb_behav.wcfg
WARNING: Simulation object /topfft_tb/Nbits was not found in the design.
WARNING: Simulation object /topfft_tb/N was not found in the design.
WARNING: Simulation object /topfft_tb/clk was not found in the design.
WARNING: Simulation object /topfft_tb/rst was not found in the design.
WARNING: Simulation object /topfft_tb/fftIn_up was not found in the design.
WARNING: Simulation object /topfft_tb/fftIn_down was not found in the design.
WARNING: Simulation object /topfft_tb/fftOut_up was not found in the design.
WARNING: Simulation object /topfft_tb/fftOut_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/DA/D was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/DA/connect_wire was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/DA/Q was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/sw0/ctrl was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/sw0/swIn_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/sw0/swIn_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/sw0/swOut_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/sw0/swOut_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/DB/D was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/DB/connect_wire was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/DB/Q was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/I/BFIn_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/I/BFIn_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/I/BFOut_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/I/BFOut_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M0/muestra was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M0/coeff was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M0/result was not found in the design.
WARNING: Simulation object /topfft_tb/clk was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/DA/D was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/DA/connect_wire was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/DA/Q was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/sw0/ctrl was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/sw0/swIn_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/sw0/swIn_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/sw0/swOut_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/sw0/swOut_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/DB/D was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/DB/connect_wire was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/DB/Q was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/I/BFIn_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/I/BFIn_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/I/BFOut_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/I/BFOut_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M1/muestra was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M1/coeff was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M1/result was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M2/muestra was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M2/coeff was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M2/result was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/DA/D was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/DA/connect_wire was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/DA/Q was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/sw0/swIn_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/sw0/swIn_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/sw0/swOut_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/sw0/swOut_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/sw0/ctrl was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/DB/D was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/DB/connect_wire was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/DB/Q was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/I/BFIn_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/I/BFIn_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/I/BFOut_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/I/BFOut_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M3/muestra was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M3/coeff was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M3/result was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M4/muestra was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M4/coeff was not found in the design.
WARNING: Simulation object /topfft_tb/dut/M4/result was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/DA/D was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/DA/connect_wire was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/DA/Q was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/sw0/ctrl was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/sw0/swIn_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/sw0/swIn_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/sw0/swOut_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/sw0/swOut_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/DB/D was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/DB/connect_wire was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/DB/Q was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/I/BFIn_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/I/BFIn_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/I/BFOut_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/I/BFOut_down was not found in the design.
source mult_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
c=  -67
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mult_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 798.887 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug 12 17:39:53 2019...
