[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  24164       tick       3178945       1482556       1431051       3178945 
      2  24164       tick       4242731       2077960       2062997       4242731 
      3  24164       tick       4246357       2080149       2060497       4246357 
      4  24164       tick       4255503       2084856       2060104       4255503 
      5  24164       tick       4249396       2081470       2061456       4249396 
      6  24164       tick       4248044       2081016       2062464       4248044 
      7  24164       tick       4246799       2080431       2060852       4246799 
      8  24164       tick       4248869       2081261       2060573       4248869 
      9  24164       tick       4257317       2085612       2062555       4257317 
     10  24164       tick       4253109       2083056       2059977       4253109 
     11  24164       tick       4250600       2082920       2058230       4250600 
     12  24164       tick       4248069       2080613       2065157       4248069 
     13  24164       tick       4258294       2085432       2061257       4258294 
     14  24164       tick       4238207       2075982       2060460       4238207 
     15  24164       tick       4242810       2077946       2059960       4242810 
     16  24164       tick       4243958       2079357       2057825       4243958 
     17  24164       tick       4244480       2079090       2059601       4244480 
     18  24164       tick       4244145       2078876       2062785       4244145 
     19  24164       tick       4252640       2082148       2057318       4252640 
     20  24164       exit       1996365        977980        965213       1996365 
