
---------- Begin Simulation Statistics ----------
final_tick                               2541825894500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 212339                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744064                       # Number of bytes of host memory used
host_op_rate                                   212337                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.75                       # Real time elapsed on the host
host_tick_rate                              598309080                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4193457                       # Number of instructions simulated
sim_ops                                       4193457                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011816                       # Number of seconds simulated
sim_ticks                                 11816049500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.637488                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  376931                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               844427                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2436                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             74470                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            802342                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53282                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          277655                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           224373                       # Number of indirect misses.
system.cpu.branchPred.lookups                  974008                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63783                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26714                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4193457                       # Number of instructions committed
system.cpu.committedOps                       4193457                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.632209                       # CPI: cycles per instruction
system.cpu.discardedOps                        188621                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   605915                       # DTB accesses
system.cpu.dtb.data_acv                           132                       # DTB access violations
system.cpu.dtb.data_hits                      1450430                       # DTB hits
system.cpu.dtb.data_misses                       7709                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   404818                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848148                       # DTB read hits
system.cpu.dtb.read_misses                       6918                       # DTB read misses
system.cpu.dtb.write_accesses                  201097                       # DTB write accesses
system.cpu.dtb.write_acv                           89                       # DTB write access violations
system.cpu.dtb.write_hits                      602282                       # DTB write hits
system.cpu.dtb.write_misses                       791                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18036                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3371025                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1025648                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           657913                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16733044                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177550                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  952188                       # ITB accesses
system.cpu.itb.fetch_acv                          848                       # ITB acv
system.cpu.itb.fetch_hits                      945128                       # ITB hits
system.cpu.itb.fetch_misses                      7060                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.45%      9.45% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.86% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4213     69.34%     79.20% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.99% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.05% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.10% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.75%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6076                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14419                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2431     47.42%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2678     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5126                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2418     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2418     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4853                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10909474000     92.29%     92.29% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9418500      0.08%     92.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17475000      0.15%     92.52% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               884079500      7.48%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11820447000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994652                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902913                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946742                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591837                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743590                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7986850500     67.57%     67.57% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3833596500     32.43%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23618426                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85376      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540037     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838695     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592194     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104827      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4193457                       # Class of committed instruction
system.cpu.quiesceCycles                        13673                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6885382                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          443                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155609                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312820                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541825894500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541825894500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22686457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22686457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22686457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22686457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116340.805128                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116340.805128                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116340.805128                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116340.805128                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12923491                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12923491                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12923491                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12923491                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66274.312821                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66274.312821                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66274.312821                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66274.312821                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22336960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22336960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116338.333333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116338.333333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12723994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12723994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66270.802083                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66270.802083                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541825894500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.265123                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539413513000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.265123                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204070                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204070                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541825894500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128115                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34844                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86556                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34185                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29016                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29016                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87146                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40862                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209030                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11112832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11112832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6690688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6691121                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17815217                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               67                       # Total snoops (count)
system.membus.snoopTraffic                       4288                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157439                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002826                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.053090                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156994     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     445      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157439                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820602787                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375848250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541825894500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          462051500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541825894500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541825894500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541825894500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541825894500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541825894500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541825894500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541825894500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541825894500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541825894500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541825894500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541825894500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541825894500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541825894500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541825894500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541825894500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541825894500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541825894500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541825894500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541825894500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541825894500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541825894500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541825894500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541825894500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541825894500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541825894500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541825894500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541825894500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541825894500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5573248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4471936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10045184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5573248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5573248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87082                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69874                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156956                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34844                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34844                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471667625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378462870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             850130494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471667625                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471667625                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188727713                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188727713                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188727713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471667625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378462870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038858207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118970.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77212.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000130085750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7321                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7321                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406542                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111735                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156956                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121174                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156956                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121174                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10386                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2204                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5712                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2008619000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  732850000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4756806500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13704.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32454.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103888                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80233                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156956                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121174                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      5                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81380                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.772278                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.261941                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.547895                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34492     42.38%     42.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24181     29.71%     72.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9912     12.18%     84.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4651      5.72%     89.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2380      2.92%     92.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1410      1.73%     94.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          964      1.18%     95.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          583      0.72%     96.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2807      3.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81380                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7321                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.019123                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.395834                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.829000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1291     17.63%     17.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5550     75.81%     93.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           288      3.93%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            95      1.30%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            38      0.52%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            15      0.20%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           16      0.22%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7      0.10%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           12      0.16%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            6      0.08%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7321                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7321                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.246824                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.230668                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.758827                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6530     89.20%     89.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               92      1.26%     90.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              461      6.30%     96.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              170      2.32%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               60      0.82%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7321                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9380480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  664704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7612352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10045184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7755136                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       793.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       644.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    850.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11816044500                       # Total gap between requests
system.mem_ctrls.avgGap                      42483.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4941568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4438912                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7612352                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418208132.929707169533                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 375668026.780016422272                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 644238330.247346997261                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87082                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69874                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121174                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2516163500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2240643000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290157057000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28894.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32066.91                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2394548.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313660200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166691580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           559576080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308815200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5155285770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        196069920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7632507630                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.944114                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    457245250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10964384250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267478680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142145520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           486933720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312067260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5116481310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        228747360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7486262730                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.567313                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    542658750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10878970750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541825894500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1000457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11808849500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541825894500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1624792                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1624792                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1624792                       # number of overall hits
system.cpu.icache.overall_hits::total         1624792                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87147                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87147                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87147                       # number of overall misses
system.cpu.icache.overall_misses::total         87147                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5367374000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5367374000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5367374000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5367374000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1711939                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1711939                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1711939                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1711939                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050905                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050905                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050905                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050905                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61589.888350                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61589.888350                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61589.888350                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61589.888350                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86556                       # number of writebacks
system.cpu.icache.writebacks::total             86556                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87147                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87147                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87147                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87147                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5280228000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5280228000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5280228000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5280228000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050905                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050905                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050905                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050905                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60589.899824                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60589.899824                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60589.899824                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60589.899824                       # average overall mshr miss latency
system.cpu.icache.replacements                  86556                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1624792                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1624792                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87147                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87147                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5367374000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5367374000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1711939                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1711939                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050905                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050905                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61589.888350                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61589.888350                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87147                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87147                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5280228000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5280228000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050905                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050905                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60589.899824                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60589.899824                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541825894500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.803097                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1648009                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86634                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.022659                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.803097                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995709                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995709                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3511024                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3511024                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541825894500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1311254                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1311254                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1311254                       # number of overall hits
system.cpu.dcache.overall_hits::total         1311254                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105699                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105699                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105699                       # number of overall misses
system.cpu.dcache.overall_misses::total        105699                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6771035500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6771035500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6771035500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6771035500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1416953                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1416953                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1416953                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1416953                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074596                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074596                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074596                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074596                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64059.598482                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64059.598482                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64059.598482                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64059.598482                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34668                       # number of writebacks
system.cpu.dcache.writebacks::total             34668                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36707                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36707                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36707                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36707                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68992                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68992                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68992                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68992                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4387545000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4387545000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4387545000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4387545000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048690                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048690                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048690                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048690                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63594.982027                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63594.982027                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63594.982027                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63594.982027                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68850                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       780795                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          780795                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49193                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49193                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3289197500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3289197500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       829988                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       829988                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059270                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059270                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66863.120769                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66863.120769                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9231                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9231                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39962                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39962                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2663322500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2663322500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048148                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048148                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66646.376558                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66646.376558                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530459                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530459                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56506                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56506                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3481838000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3481838000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       586965                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       586965                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096268                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096268                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61618.907727                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61618.907727                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27476                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27476                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29030                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29030                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1724222500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1724222500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049458                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049458                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59394.505684                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59394.505684                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10283                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10283                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          899                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          899                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64551000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64551000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080397                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080397                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71803.114572                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71803.114572                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          899                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          899                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63652000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63652000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080397                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080397                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70803.114572                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70803.114572                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541825894500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.443561                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1372747                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68850                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.938228                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.443561                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978949                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978949                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          742                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2948376                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2948376                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2551507176500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 593921                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749184                       # Number of bytes of host memory used
host_op_rate                                   593915                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.01                       # Real time elapsed on the host
host_tick_rate                              570298874                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7728502                       # Number of instructions simulated
sim_ops                                       7728502                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007421                       # Number of seconds simulated
sim_ticks                                  7421204000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             36.780751                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  178899                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               486393                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              12340                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             48916                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            454652                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              28972                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          188826                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           159854                       # Number of indirect misses.
system.cpu.branchPred.lookups                  607821                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   76184                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        15925                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2793517                       # Number of instructions committed
system.cpu.committedOps                       2793517                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.261140                       # CPI: cycles per instruction
system.cpu.discardedOps                        207200                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   350830                       # DTB accesses
system.cpu.dtb.data_acv                            44                       # DTB access violations
system.cpu.dtb.data_hits                       866654                       # DTB hits
system.cpu.dtb.data_misses                       2021                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   233865                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                       535159                       # DTB read hits
system.cpu.dtb.read_misses                       1603                       # DTB read misses
system.cpu.dtb.write_accesses                  116965                       # DTB write accesses
system.cpu.dtb.write_acv                           30                       # DTB write access violations
system.cpu.dtb.write_hits                      331495                       # DTB write hits
system.cpu.dtb.write_misses                       418                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              204743                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2268227                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            663062                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           371073                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10323699                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.190073                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  574015                       # ITB accesses
system.cpu.itb.fetch_acv                          164                       # ITB acv
system.cpu.itb.fetch_hits                      572548                       # ITB hits
system.cpu.itb.fetch_misses                      1467                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   187      3.55%      3.55% # number of callpals executed
system.cpu.kern.callpal::tbi                       11      0.21%      3.76% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4335     82.35%     86.11% # number of callpals executed
system.cpu.kern.callpal::rdps                     190      3.61%     89.72% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     89.74% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     89.76% # number of callpals executed
system.cpu.kern.callpal::rti                      306      5.81%     95.57% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      1.14%     96.71% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.08%     96.79% # number of callpals executed
system.cpu.kern.callpal::rdunique                 168      3.19%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   5264                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       7322                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       96                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1824     38.91%     38.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      40      0.85%     39.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       7      0.15%     39.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2817     60.09%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 4688                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1821     49.36%     49.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       40      1.08%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        7      0.19%     50.64% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1821     49.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3689                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5016100500     67.57%     67.57% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                70645500      0.95%     68.52% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 8230000      0.11%     68.63% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2328851000     31.37%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           7423827000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998355                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.646432                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.786903                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 265                      
system.cpu.kern.mode_good::user                   262                      
system.cpu.kern.mode_good::idle                     3                      
system.cpu.kern.mode_switch::kernel               487                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 262                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   6                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.544148                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.701987                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         5845374000     78.74%     78.74% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1462034000     19.69%     98.43% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            116419000      1.57%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      187                       # number of times the context was actually changed
system.cpu.numCycles                         14697085                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        96                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              108396      3.88%      3.88% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1700994     60.89%     64.77% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4412      0.16%     64.93% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.93% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 57927      2.07%     67.00% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                   208      0.01%     67.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 33641      1.20%     68.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  460      0.02%     68.23% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.23% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 11163      0.40%     68.63% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::MemRead                 470329     16.84%     85.47% # Class of committed instruction
system.cpu.op_class_0::MemWrite                295606     10.58%     96.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             35318      1.26%     97.31% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            34936      1.25%     98.56% # Class of committed instruction
system.cpu.op_class_0::IprAccess                40127      1.44%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2793517                       # Class of committed instruction
system.cpu.quiesceCycles                       145323                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4373386                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          174                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       114600                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        229110                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   9681282000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9681282000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        25218                       # number of demand (read+write) misses
system.iocache.demand_misses::total             25218                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        25218                       # number of overall misses
system.iocache.overall_misses::total            25218                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2970641152                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2970641152                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2970641152                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2970641152                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        25218                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           25218                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        25218                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          25218                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117798.443651                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117798.443651                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117798.443651                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117798.443651                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            21                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    3                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs            7                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        25218                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        25218                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        25218                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        25218                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1708324346                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1708324346                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1708324346                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1708324346                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67742.261321                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67742.261321                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67742.261321                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67742.261321                       # average overall mshr miss latency
system.iocache.replacements                     25218                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      7612968                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7612968                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       115348                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       115348                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4312968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4312968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        65348                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        65348                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2963028184                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2963028184                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117804.873728                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117804.873728                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1704011378                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1704011378                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67748.543973                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67748.543973                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9681282000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  25218                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25218                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226962                       # Number of tag accesses
system.iocache.tags.data_accesses              226962                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9681282000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 730                       # Transaction distribution
system.membus.trans_dist::ReadResp              79692                       # Transaction distribution
system.membus.trans_dist::WriteReq                729                       # Transaction distribution
system.membus.trans_dist::WriteResp               729                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38913                       # Transaction distribution
system.membus.trans_dist::WritebackClean        66413                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9177                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10393                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10393                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          66414                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12548                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         25152                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       199229                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       199229                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        68637                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        71555                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 321220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      8500160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      8500160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2344704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2347288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12457176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            115981                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001466                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038257                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  115811     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     170      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              115981                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2529000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           660585720                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy             361968                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          125726000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9681282000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          353042250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   9681282000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   9681282000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   9681282000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   9681282000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   9681282000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   9681282000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   9681282000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   9681282000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   9681282000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   9681282000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   9681282000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   9681282000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   9681282000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   9681282000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   9681282000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   9681282000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   9681282000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   9681282000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   9681282000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   9681282000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   9681282000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   9681282000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   9681282000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   9681282000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   9681282000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   9681282000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   9681282000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9681282000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4249728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1464000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5713728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4249728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4249728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2490432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2490432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           66402                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           22875                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               89277                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38913                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38913                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         572646703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         197272572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             769919275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    572646703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        572646703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      335583283                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            335583283                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      335583283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        572646703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        197272572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1105502557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    104270.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     62929.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     22777.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000485642500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6411                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6411                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              246485                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              98567                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       89277                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     105260                       # Number of write requests accepted
system.mem_ctrls.readBursts                     89277                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   105260                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3571                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   990                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5136                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.21                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1325982750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  428530000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2932970250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15471.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34221.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        85                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    61603                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   72966                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 89277                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               105260                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   77933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    266                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        55419                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    219.396236                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.800798                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.744720                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22394     40.41%     40.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16815     30.34%     70.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6890     12.43%     83.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3204      5.78%     88.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1737      3.13%     92.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          951      1.72%     93.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          554      1.00%     94.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          433      0.78%     95.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2441      4.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        55419                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6411                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.370769                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.960331                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1579     24.63%     24.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              40      0.62%     25.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            112      1.75%     27.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           659     10.28%     37.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          3360     52.41%     89.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           412      6.43%     96.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           109      1.70%     97.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            62      0.97%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            35      0.55%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            17      0.27%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            10      0.16%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             6      0.09%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             2      0.03%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             2      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             2      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83             1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6411                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6411                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.266105                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.245136                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.968942                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5554     86.63%     86.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              370      5.77%     92.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              307      4.79%     97.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              116      1.81%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               35      0.55%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.12%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                9      0.14%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.06%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.03%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::59                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6411                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5485184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  228544                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6674048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5713728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6736640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       739.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       899.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    769.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    907.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7421204000                       # Total gap between requests
system.mem_ctrls.avgGap                      38148.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4027456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1457728                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6674048                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 542695767.425339579582                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 196427426.061862736940                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 899321457.811966896057                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        66402                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        22875                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       105260                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2118891750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    814078500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 187045440750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31910.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35588.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1776985.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            219676380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            116734200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           327790260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          285335640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     585751920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3022359450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        306940320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4864588170                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        655.498511                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    771032250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    247780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6408491750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            176450820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             93759270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           284757480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          259434000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     585751920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3152110260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        197594400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4749858150                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        640.038752                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    485997250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    247780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6693313250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9681282000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  796                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 796                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25881                       # Transaction distribution
system.iobus.trans_dist::WriteResp              25881                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          222                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2918                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   53354                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          888                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1612840                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               204500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25284000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2189000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           131338152                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.8                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1500000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              712500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               63000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 192                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284327.461324                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           96    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9604482000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     76800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9681282000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       989362                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           989362                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       989362                       # number of overall hits
system.cpu.icache.overall_hits::total          989362                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        66414                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          66414                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        66414                       # number of overall misses
system.cpu.icache.overall_misses::total         66414                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4353239500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4353239500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4353239500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4353239500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1055776                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1055776                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1055776                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1055776                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.062905                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.062905                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.062905                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.062905                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65547.015689                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65547.015689                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65547.015689                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65547.015689                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        66413                       # number of writebacks
system.cpu.icache.writebacks::total             66413                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        66414                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        66414                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        66414                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        66414                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4286825500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4286825500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4286825500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4286825500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.062905                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.062905                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.062905                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.062905                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64547.015689                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64547.015689                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64547.015689                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64547.015689                       # average overall mshr miss latency
system.cpu.icache.replacements                  66413                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       989362                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          989362                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        66414                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         66414                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4353239500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4353239500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1055776                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1055776                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.062905                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.062905                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65547.015689                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65547.015689                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        66414                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        66414                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4286825500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4286825500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.062905                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.062905                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64547.015689                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64547.015689                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9681282000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.998450                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1077178                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             66413                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.219385                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.998450                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          299                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          105                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2177966                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2177966                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9681282000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       804421                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           804421                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       804421                       # number of overall hits
system.cpu.dcache.overall_hits::total          804421                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        33780                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          33780                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        33780                       # number of overall misses
system.cpu.dcache.overall_misses::total         33780                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2242287000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2242287000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2242287000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2242287000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       838201                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       838201                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       838201                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       838201                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040301                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040301                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040301                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040301                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66379.129663                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66379.129663                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66379.129663                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66379.129663                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13761                       # number of writebacks
system.cpu.dcache.writebacks::total             13761                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11312                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11312                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11312                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11312                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        22468                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22468                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        22468                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22468                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1459                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1459                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1510118500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1510118500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1510118500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1510118500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    138623500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    138623500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026805                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026805                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026805                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026805                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67211.968132                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67211.968132                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67211.968132                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67211.968132                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 95012.679918                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 95012.679918                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  22872                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       502828                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          502828                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13916                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13916                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1008323500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1008323500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       516744                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       516744                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.026930                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026930                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72457.854268                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72457.854268                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1854                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1854                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12062                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12062                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    879535000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    879535000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    138623500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    138623500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023342                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023342                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72917.841154                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72917.841154                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 189895.205479                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 189895.205479                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       301593                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         301593                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19864                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19864                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1233963500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1233963500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       321457                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       321457                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.061794                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.061794                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62120.595046                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62120.595046                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9458                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9458                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10406                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10406                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          729                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          729                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    630583500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    630583500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032371                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032371                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60598.068422                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60598.068422                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         6620                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6620                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          423                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          423                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     32943500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     32943500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7043                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7043                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.060060                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.060060                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77880.614657                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77880.614657                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          422                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          422                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     32502500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     32502500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.059918                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.059918                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 77020.142180                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77020.142180                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         6910                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6910                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         6910                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6910                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9681282000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.896444                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              819163                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             22875                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.810404                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.896444                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999899                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999899                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          259                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          700                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1727183                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1727183                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3142152353500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 419214                       # Simulator instruction rate (inst/s)
host_mem_usage                                 757376                       # Number of bytes of host memory used
host_op_rate                                   419214                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1761.47                       # Real time elapsed on the host
host_tick_rate                              335313712                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   738432744                       # Number of instructions simulated
sim_ops                                     738432744                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.590645                       # Number of seconds simulated
sim_ticks                                590645177000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.094359                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                16731465                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             19896061                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2165                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           2694445                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          20464151                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             785108                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1690358                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           905250                       # Number of indirect misses.
system.cpu.branchPred.lookups                29345951                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3561880                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       254169                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   730704242                       # Number of instructions committed
system.cpu.committedOps                     730704242                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.615787                       # CPI: cycles per instruction
system.cpu.discardedOps                       8263439                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                162332030                       # DTB accesses
system.cpu.dtb.data_acv                             2                       # DTB access violations
system.cpu.dtb.data_hits                    163800397                       # DTB hits
system.cpu.dtb.data_misses                       4140                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                115600446                       # DTB read accesses
system.cpu.dtb.read_acv                             2                       # DTB read access violations
system.cpu.dtb.read_hits                    116262218                       # DTB read hits
system.cpu.dtb.read_misses                       3508                       # DTB read misses
system.cpu.dtb.write_accesses                46731584                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    47538179                       # DTB write hits
system.cpu.dtb.write_misses                       632                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              472473                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          545980575                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         121293811                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         48767867                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       556793331                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.618894                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               102670804                       # ITB accesses
system.cpu.itb.fetch_acv                          208                       # ITB acv
system.cpu.itb.fetch_hits                   102648282                       # ITB hits
system.cpu.itb.fetch_misses                     22522                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    61      0.39%      0.39% # number of callpals executed
system.cpu.kern.callpal::swpipl                 12977     82.31%     82.70% # number of callpals executed
system.cpu.kern.callpal::rdps                    1350      8.56%     91.26% # number of callpals executed
system.cpu.kern.callpal::rti                     1151      7.30%     98.56% # number of callpals executed
system.cpu.kern.callpal::callsys                   22      0.14%     98.70% # number of callpals executed
system.cpu.kern.callpal::rdunique                 205      1.30%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  15766                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      40441                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      331                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     4152     28.15%     28.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      15      0.10%     28.25% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     605      4.10%     32.36% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    9976     67.64%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                14748                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4113     46.50%     46.50% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       15      0.17%     46.67% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      605      6.84%     53.50% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4113     46.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  8846                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             579573225500     98.21%     98.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                29339500      0.00%     98.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               809516500      0.14%     98.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              9698138500      1.64%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         590110220000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.990607                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.412289                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.599810                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1088                      
system.cpu.kern.mode_good::user                  1086                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              1208                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1086                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.900662                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.946910                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        19270444500      3.27%      3.27% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         570760316500     96.72%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             79356000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       61                       # number of times the context was actually changed
system.cpu.numCycles                       1180662198                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       331                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            46321400      6.34%      6.34% # Class of committed instruction
system.cpu.op_class_0::IntAlu               516883583     70.74%     77.08% # Class of committed instruction
system.cpu.op_class_0::IntMult                4813723      0.66%     77.74% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     77.74% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                469276      0.06%     77.80% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     3      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   261      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    88      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::MemRead              114496021     15.67%     93.47% # Class of committed instruction
system.cpu.op_class_0::MemWrite              47492377      6.50%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             11493      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8490      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::IprAccess               207527      0.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                730704242                       # Class of committed instruction
system.cpu.quiesceCycles                       628156                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       623868867                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1101824                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 134                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        135                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests         6524                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5077409                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10154735                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 590645177000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 590645177000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        17255                       # number of demand (read+write) misses
system.iocache.demand_misses::total             17255                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        17255                       # number of overall misses
system.iocache.overall_misses::total            17255                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2033644239                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2033644239                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2033644239                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2033644239                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        17255                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           17255                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        17255                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          17255                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117858.257838                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117858.257838                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117858.257838                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117858.257838                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             5                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    1                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs            5                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          17216                       # number of writebacks
system.iocache.writebacks::total                17216                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        17255                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        17255                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        17255                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        17255                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1169932238                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1169932238                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1169932238                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1169932238                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67802.505824                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67802.505824                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67802.505824                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67802.505824                       # average overall mshr miss latency
system.iocache.replacements                     17255                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           39                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               39                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4792485                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4792485                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 122884.230769                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 122884.230769                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2842485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2842485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 72884.230769                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 72884.230769                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2028851754                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2028851754                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117846.872328                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117846.872328                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1167089753                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1167089753                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67790.994017                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67790.994017                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 590645177000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  17271                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                17271                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               155295                       # Number of tag accesses
system.iocache.tags.data_accesses              155295                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 590645177000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 445                       # Transaction distribution
system.membus.trans_dist::ReadResp            4933154                       # Transaction distribution
system.membus.trans_dist::WriteReq               1155                       # Transaction distribution
system.membus.trans_dist::WriteResp              1155                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       211706                       # Transaction distribution
system.membus.trans_dist::WritebackClean      4681081                       # Transaction distribution
system.membus.trans_dist::CleanEvict           184547                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            127409                       # Transaction distribution
system.membus.trans_dist::ReadExResp           127409                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4681081                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        251628                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17216                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     14038168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     14038168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1136998                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1140198                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15212878                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    598853568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    598853568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6265                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     36703232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     36709497                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               636665017                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             5112                       # Total snoops (count)
system.membus.snoopTraffic                     327168                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5078938                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001286                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.035839                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5072406     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                    6532      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5078938                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3330000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         30094207514                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy             210985                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2050283500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 590645177000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        24717292750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.2                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 590645177000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 590645177000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 590645177000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 590645177000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 590645177000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 590645177000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 590645177000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 590645177000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 590645177000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 590645177000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 590645177000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 590645177000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 590645177000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 590645177000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 590645177000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 590645177000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 590645177000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 590645177000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 590645177000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 590645177000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 590645177000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 590645177000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 590645177000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 590645177000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 590645177000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 590645177000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 590645177000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 590645177000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      299264384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       24255872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          323520384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    299264384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     299264384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13549184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13549184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         4676006                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          378998                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5055006                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       211706                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             211706                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         506673711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          41066740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide            217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             547740668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    506673711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        506673711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       22939634                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22939634                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       22939634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        506673711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         41066740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide           217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            570680302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4858171.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   4549420.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    376550.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000614612750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       300234                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       300234                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14550666                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4561667                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5055006                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4886449                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5055006                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4886449                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 129034                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 28278                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            805459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            176748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            143845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            107975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            487987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            201905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            254373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            197220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            275688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             92201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           203485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           274014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           358184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           411065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           237885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           697938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            785323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            170946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            151084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             97147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            493064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            197379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            257928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            195435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            295967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             86192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           192456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           270882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           334263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           408395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           229488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           692211                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.49                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  52033207250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                24629860000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            144395182250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10563.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29313.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        63                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4197190                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3961240                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5055006                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4886449                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4770344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  150635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4993                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  22681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  24409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 289458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 300597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 301955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 300453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 300331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 302775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 300322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 300535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 300878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 301209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 300626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 300534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 300410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 300237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 300344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 300431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    225                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1625715                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    385.175980                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   248.013496                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   335.788756                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       380949     23.43%     23.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       371775     22.87%     46.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       221532     13.63%     59.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       145485      8.95%     68.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       106729      6.57%     75.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        80272      4.94%     80.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        56092      3.45%     83.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        44330      2.73%     86.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       218551     13.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1625715                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       300234                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.407069                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.127062                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.164509                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            2160      0.72%      0.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          23690      7.89%      8.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        270660     90.15%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          2600      0.87%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           524      0.17%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           238      0.08%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           112      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            74      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            40      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            33      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            23      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            19      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           12      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           21      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            5      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            9      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        300234                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       300234                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.181245                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.170195                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.628843                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        276885     92.22%     92.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         21952      7.31%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21          1358      0.45%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            27      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        300234                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              315262208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8258176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               310922240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               323520384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            312732736                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       533.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       526.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    547.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    529.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  590643721000                       # Total gap between requests
system.mem_ctrls.avgGap                      59412.20                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    291162880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     24099200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    310922240                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 492957347.893488347530                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 40801484.441817425191                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 216.712173373084                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 526411206.097091376781                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      4676006                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       378998                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4886449                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst 131057833750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13337078500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       270000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14343276805750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28027.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35190.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    135000.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2935317.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5727308160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3044159250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18210284400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13101437880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46625361120.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     210647503110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      49420376640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       346776430560                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        587.114640                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 126408565000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19723080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 444513532000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5880204120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3125429175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16961155680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        12258157320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46625361120.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     208254940080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      51435166560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       344540414055                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        583.328921                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 131809236500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19723080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 439112860500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 590645177000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  484                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 484                       # Transaction distribution
system.iobus.trans_dist::WriteReq               18371                       # Transaction distribution
system.iobus.trans_dist::WriteResp              18371                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1300                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37710                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          580                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6265                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1108401                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1592500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            17294000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2045000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            89912239                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              700000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1020000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 662                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           331                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     972809.667674                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    124988.326838                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          331    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             331                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    590323177000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    322000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 590645177000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     99224298                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         99224298                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     99224298                       # number of overall hits
system.cpu.icache.overall_hits::total        99224298                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4681080                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4681080                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4681080                       # number of overall misses
system.cpu.icache.overall_misses::total       4681080                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 292106960500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 292106960500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 292106960500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 292106960500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    103905378                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    103905378                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    103905378                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    103905378                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.045051                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.045051                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.045051                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.045051                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62401.616828                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62401.616828                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62401.616828                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62401.616828                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      4681081                       # number of writebacks
system.cpu.icache.writebacks::total           4681081                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      4681080                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4681080                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      4681080                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4681080                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 287425879500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 287425879500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 287425879500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 287425879500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.045051                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.045051                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.045051                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.045051                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61401.616614                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61401.616614                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61401.616614                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61401.616614                       # average overall mshr miss latency
system.cpu.icache.replacements                4681081                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     99224298                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        99224298                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4681080                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4681080                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 292106960500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 292106960500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    103905378                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    103905378                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.045051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.045051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62401.616828                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62401.616828                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      4681080                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4681080                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 287425879500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 287425879500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.045051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.045051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61401.616614                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61401.616614                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 590645177000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           103913025                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4681593                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.196083                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          277                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          154                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         212491837                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        212491837                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 590645177000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    158630451                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        158630451                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    158630451                       # number of overall hits
system.cpu.dcache.overall_hits::total       158630451                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       511640                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         511640                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       511640                       # number of overall misses
system.cpu.dcache.overall_misses::total        511640                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  34122626000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34122626000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  34122626000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34122626000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    159142091                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    159142091                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    159142091                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    159142091                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003215                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003215                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003215                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003215                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66692.647174                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66692.647174                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66692.647174                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66692.647174                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       194490                       # number of writebacks
system.cpu.dcache.writebacks::total            194490                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       134159                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       134159                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       134159                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       134159                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       377481                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       377481                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       377481                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       377481                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1600                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1600                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  25281927000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  25281927000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  25281927000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  25281927000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     87644500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     87644500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002372                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002372                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002372                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002372                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66975.362998                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66975.362998                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66975.362998                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66975.362998                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 54777.812500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 54777.812500                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 378998                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    111375351                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       111375351                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       282455                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        282455                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  19526217500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  19526217500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    111657806                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    111657806                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002530                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002530                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69130.365899                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69130.365899                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        32387                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        32387                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       250068                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       250068                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  17119465500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  17119465500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     87644500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     87644500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002240                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002240                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68459.241086                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68459.241086                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196953.932584                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196953.932584                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     47255100                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       47255100                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       229185                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       229185                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14596408500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14596408500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     47484285                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     47484285                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004827                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004827                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63688.323843                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63688.323843                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       101772                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       101772                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       127413                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       127413                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1155                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1155                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8162461500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8162461500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002683                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002683                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64063.019472                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64063.019472                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10240                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10240                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1522                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1522                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    117668500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    117668500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.129400                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.129400                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77311.760841                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77311.760841                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1521                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1521                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    116085500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    116085500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.129315                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.129315                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76321.827745                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76321.827745                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11738                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11738                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11738                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11738                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 590645177000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           159082366                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            380022                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            418.613570                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          714                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         318710180                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        318710180                       # Number of data accesses

---------- End Simulation Statistics   ----------
