Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> 
Reading constraint file E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/sysgen-netlist/sift_cw.xcf.
XCF parsing done.
Reading design: sift_cw.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "sift_cw.prj"
Synthesis Constraint File          : "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/sysgen-netlist/sift_cw.xcf"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "sift_cw"
Output Format                      : NGC
Target Device                      : xc7z010-1-clg400

---- Source Options
Top Module Name                    : sift_cw
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : NO
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : ()
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd" into library work
Parsing entity <addsb_11_0_35d211e2def0b918>.
Parsing architecture <addsb_11_0_35d211e2def0b918_a> of entity <addsb_11_0_35d211e2def0b918>.
Parsing entity <addsb_11_0_3d8cf21588249b20>.
Parsing architecture <addsb_11_0_3d8cf21588249b20_a> of entity <addsb_11_0_3d8cf21588249b20>.
Parsing entity <addsb_11_0_560d455b50794abb>.
Parsing architecture <addsb_11_0_560d455b50794abb_a> of entity <addsb_11_0_560d455b50794abb>.
Parsing entity <addsb_11_0_56b9435aefecd117>.
Parsing architecture <addsb_11_0_56b9435aefecd117_a> of entity <addsb_11_0_56b9435aefecd117>.
Parsing entity <addsb_11_0_5c754caff9069ab6>.
Parsing architecture <addsb_11_0_5c754caff9069ab6_a> of entity <addsb_11_0_5c754caff9069ab6>.
Parsing entity <addsb_11_0_82f401100ebaa8c1>.
Parsing architecture <addsb_11_0_82f401100ebaa8c1_a> of entity <addsb_11_0_82f401100ebaa8c1>.
Parsing entity <addsb_11_0_9246ac4b72e27992>.
Parsing architecture <addsb_11_0_9246ac4b72e27992_a> of entity <addsb_11_0_9246ac4b72e27992>.
Parsing entity <addsb_11_0_b552542673a5f445>.
Parsing architecture <addsb_11_0_b552542673a5f445_a> of entity <addsb_11_0_b552542673a5f445>.
Parsing entity <bmg_72_033242f7d723cd85>.
Parsing architecture <bmg_72_033242f7d723cd85_a> of entity <bmg_72_033242f7d723cd85>.
Parsing entity <bmg_72_24c605b783a27b5e>.
Parsing architecture <bmg_72_24c605b783a27b5e_a> of entity <bmg_72_24c605b783a27b5e>.
Parsing entity <bmg_72_d29df13d4088eb22>.
Parsing architecture <bmg_72_d29df13d4088eb22_a> of entity <bmg_72_d29df13d4088eb22>.
Parsing entity <cmlt_11_2_2741e2616b5bee56>.
Parsing architecture <cmlt_11_2_2741e2616b5bee56_a> of entity <cmlt_11_2_2741e2616b5bee56>.
Parsing entity <cmlt_11_2_722ae4aef5fbed76>.
Parsing architecture <cmlt_11_2_722ae4aef5fbed76_a> of entity <cmlt_11_2_722ae4aef5fbed76>.
Parsing entity <cmlt_11_2_995f6541e9724116>.
Parsing architecture <cmlt_11_2_995f6541e9724116_a> of entity <cmlt_11_2_995f6541e9724116>.
Parsing entity <cmlt_11_2_b013ceb6827b5584>.
Parsing architecture <cmlt_11_2_b013ceb6827b5584_a> of entity <cmlt_11_2_b013ceb6827b5584>.
Parsing entity <cmlt_11_2_bf2ab2cb66bd115e>.
Parsing architecture <cmlt_11_2_bf2ab2cb66bd115e_a> of entity <cmlt_11_2_bf2ab2cb66bd115e>.
Parsing entity <cmlt_11_2_e4343fec66bf498c>.
Parsing architecture <cmlt_11_2_e4343fec66bf498c_a> of entity <cmlt_11_2_e4343fec66bf498c>.
Parsing entity <cntr_11_0_2558e675d3844393>.
Parsing architecture <cntr_11_0_2558e675d3844393_a> of entity <cntr_11_0_2558e675d3844393>.
Parsing entity <cntr_11_0_c7036b5b76ba9652>.
Parsing architecture <cntr_11_0_c7036b5b76ba9652_a> of entity <cntr_11_0_c7036b5b76ba9652>.
Parsing entity <cntr_11_0_dfa9dc46f057bab4>.
Parsing architecture <cntr_11_0_dfa9dc46f057bab4_a> of entity <cntr_11_0_dfa9dc46f057bab4>.
Parsing package <conv_pkg>.
Parsing package body <conv_pkg>.
Parsing entity <srl17e>.
Parsing architecture <structural> of entity <srl17e>.
Parsing entity <synth_reg>.
Parsing architecture <structural> of entity <synth_reg>.
Parsing entity <synth_reg_reg>.
Parsing architecture <behav> of entity <synth_reg_reg>.
Parsing entity <single_reg_w_init>.
Parsing architecture <structural> of entity <single_reg_w_init>.
Parsing entity <synth_reg_w_init>.
Parsing architecture <structural> of entity <synth_reg_w_init>.
Parsing entity <constant_6293007044>.
Parsing architecture <behavior> of entity <constant_6293007044>.
Parsing entity <xlcounter_limit_SIFT>.
Parsing architecture <behavior> of entity <xlcounter_limit_sift>.
Parsing entity <xlspram_SIFT>.
Parsing architecture <behavior> of entity <xlspram_sift>.
Parsing entity <xladdsub_SIFT>.
Parsing architecture <behavior> of entity <xladdsub_sift>.
Parsing entity <xlcmult_SIFT>.
Parsing architecture <behavior> of entity <xlcmult_sift>.
Parsing entity <xldelay>.
Parsing architecture <behavior> of entity <xldelay>.
Parsing entity <constant_963ed6358a>.
Parsing architecture <behavior> of entity <constant_963ed6358a>.
Parsing entity <constant_109a05a45d>.
Parsing architecture <behavior> of entity <constant_109a05a45d>.
Parsing entity <constant_498bc68c14>.
Parsing architecture <behavior> of entity <constant_498bc68c14>.
Parsing entity <xlcounter_free_SIFT>.
Parsing architecture <behavior> of entity <xlcounter_free_sift>.
Parsing entity <xldpram_SIFT>.
Parsing architecture <behavior> of entity <xldpram_sift>.
Parsing entity <xlregister>.
Parsing architecture <behavior> of entity <xlregister>.
Parsing entity <relational_0ffd72e037>.
Parsing architecture <behavior> of entity <relational_0ffd72e037>.
Parsing entity <relational_cef71be05b>.
Parsing architecture <behavior> of entity <relational_cef71be05b>.
Parsing entity <relational_ba5c6f1dfc>.
Parsing architecture <behavior> of entity <relational_ba5c6f1dfc>.
Parsing entity <constant_7fdf918d22>.
Parsing architecture <behavior> of entity <constant_7fdf918d22>.
Parsing entity <constant_a3923dd146>.
Parsing architecture <behavior> of entity <constant_a3923dd146>.
Parsing entity <relational_2147430058>.
Parsing architecture <behavior> of entity <relational_2147430058>.
Parsing entity <logical_691cfbc034>.
Parsing architecture <behavior> of entity <logical_691cfbc034>.
Parsing entity <logical_1045fb331f>.
Parsing architecture <behavior> of entity <logical_1045fb331f>.
Parsing entity <virtex2_line_buffer_entity_c1bb50b4d7>.
Parsing architecture <structural> of entity <virtex2_line_buffer_entity_c1bb50b4d7>.
Parsing entity <row11_entity_7d49ab9ec0>.
Parsing architecture <structural> of entity <row11_entity_7d49ab9ec0>.
Parsing entity <subsystem_entity_831c6341cb>.
Parsing architecture <structural> of entity <subsystem_entity_831c6341cb>.
Parsing entity <virtex_line_buffer_entity_a29e816750>.
Parsing architecture <structural> of entity <virtex_line_buffer_entity_a29e816750>.
Parsing entity <gaussian_filter_entity_75f41107d3>.
Parsing architecture <structural> of entity <gaussian_filter_entity_75f41107d3>.
Parsing entity <subsystem_entity_d161dbf7fc>.
Parsing architecture <structural> of entity <subsystem_entity_d161dbf7fc>.
Parsing entity <subsystem2_entity_9d437adc7b>.
Parsing architecture <structural> of entity <subsystem2_entity_9d437adc7b>.
Parsing entity <maxima_entity_f36dca9fb9>.
Parsing architecture <structural> of entity <maxima_entity_f36dca9fb9>.
Parsing entity <subsystem_entity_1998dcc4bb>.
Parsing architecture <structural> of entity <subsystem_entity_1998dcc4bb>.
Parsing entity <subsystem1_entity_632ff6b114>.
Parsing architecture <structural> of entity <subsystem1_entity_632ff6b114>.
Parsing entity <subsystem2_entity_2a6c0a7987>.
Parsing architecture <structural> of entity <subsystem2_entity_2a6c0a7987>.
Parsing entity <minima_entity_704bc545e6>.
Parsing architecture <structural> of entity <minima_entity_704bc545e6>.
Parsing entity <virtex_line_buffer_entity_16e10a05b3>.
Parsing architecture <structural> of entity <virtex_line_buffer_entity_16e10a05b3>.
Parsing entity <window_generator_entity_68334b248c>.
Parsing architecture <structural> of entity <window_generator_entity_68334b248c>.
Parsing entity <sift>.
Parsing architecture <structural> of entity <sift>.
Parsing VHDL file "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift_cw.vhd" into library work
Parsing entity <xlclockdriver>.
Parsing architecture <behavior> of entity <xlclockdriver>.
Parsing entity <default_clock_driver_SIFT>.
Parsing architecture <structural> of entity <default_clock_driver_sift>.
Parsing entity <sift_cw>.
Parsing architecture <structural> of entity <sift_cw>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <sift_cw> (architecture <structural>) from library <work>.

Elaborating entity <default_clock_driver_SIFT> (architecture <structural>) from library <work>.

Elaborating entity <xlclockdriver> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.
WARNING:HDLCompiler:89 - "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd" Line 3884: <fdre> remains a black-box since it has no binding entity.

Elaborating entity <sift> (architecture <structural>) from library <work>.

Elaborating entity <xladdsub_SIFT> (architecture <behavior>) with generics from library <work>.

Elaborating entity <addsb_11_0_35d211e2def0b918> (architecture <addsb_11_0_35d211e2def0b918_a>) from library <work>.

Elaborating entity <gaussian_filter_entity_75f41107d3> (architecture <structural>) from library <work>.

Elaborating entity <xladdsub_SIFT> (architecture <behavior>) with generics from library <work>.

Elaborating entity <addsb_11_0_56b9435aefecd117> (architecture <addsb_11_0_56b9435aefecd117_a>) from library <work>.

Elaborating entity <xladdsub_SIFT> (architecture <behavior>) with generics from library <work>.

Elaborating entity <addsb_11_0_3d8cf21588249b20> (architecture <addsb_11_0_3d8cf21588249b20_a>) from library <work>.

Elaborating entity <xladdsub_SIFT> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xladdsub_SIFT> (architecture <behavior>) with generics from library <work>.

Elaborating entity <addsb_11_0_9246ac4b72e27992> (architecture <addsb_11_0_9246ac4b72e27992_a>) from library <work>.

Elaborating entity <xladdsub_SIFT> (architecture <behavior>) with generics from library <work>.

Elaborating entity <addsb_11_0_560d455b50794abb> (architecture <addsb_11_0_560d455b50794abb_a>) from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.
WARNING:HDLCompiler:89 - "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd" Line 3659: <fde> remains a black-box since it has no binding entity.

Elaborating entity <subsystem_entity_831c6341cb> (architecture <structural>) from library <work>.

Elaborating entity <xladdsub_SIFT> (architecture <behavior>) with generics from library <work>.

Elaborating entity <addsb_11_0_82f401100ebaa8c1> (architecture <addsb_11_0_82f401100ebaa8c1_a>) from library <work>.

Elaborating entity <xladdsub_SIFT> (architecture <behavior>) with generics from library <work>.

Elaborating entity <addsb_11_0_b552542673a5f445> (architecture <addsb_11_0_b552542673a5f445_a>) from library <work>.

Elaborating entity <xladdsub_SIFT> (architecture <behavior>) with generics from library <work>.

Elaborating entity <addsb_11_0_5c754caff9069ab6> (architecture <addsb_11_0_5c754caff9069ab6_a>) from library <work>.

Elaborating entity <xlcmult_SIFT> (architecture <behavior>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd" Line 4817: Assignment to internal_core_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd" Line 4819: Assignment to nd ignored, since the identifier is never used

Elaborating entity <cmlt_11_2_e4343fec66bf498c> (architecture <>) from library <work>.

Elaborating entity <xlcmult_SIFT> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cmlt_11_2_b013ceb6827b5584> (architecture <>) from library <work>.

Elaborating entity <xlcmult_SIFT> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cmlt_11_2_2741e2616b5bee56> (architecture <>) from library <work>.

Elaborating entity <xlcmult_SIFT> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cmlt_11_2_722ae4aef5fbed76> (architecture <>) from library <work>.

Elaborating entity <xlcmult_SIFT> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cmlt_11_2_995f6541e9724116> (architecture <>) from library <work>.

Elaborating entity <xlcmult_SIFT> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cmlt_11_2_bf2ab2cb66bd115e> (architecture <>) from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <row11_entity_7d49ab9ec0> (architecture <structural>) from library <work>.

Elaborating entity <virtex2_line_buffer_entity_c1bb50b4d7> (architecture <structural>) from library <work>.

Elaborating entity <constant_6293007044> (architecture <behavior>) from library <work>.

Elaborating entity <xlcounter_limit_SIFT> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_c7036b5b76ba9652> (architecture <>) from library <work>.

Elaborating entity <xlspram_SIFT> (architecture <behavior>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd" Line 4258: Assignment to sinit ignored, since the identifier is never used

Elaborating entity <bmg_72_24c605b783a27b5e> (architecture <>) from library <work>.

Elaborating entity <virtex_line_buffer_entity_a29e816750> (architecture <structural>) from library <work>.

Elaborating entity <constant_963ed6358a> (architecture <behavior>) from library <work>.

Elaborating entity <constant_109a05a45d> (architecture <behavior>) from library <work>.

Elaborating entity <constant_498bc68c14> (architecture <behavior>) from library <work>.

Elaborating entity <xlcounter_free_SIFT> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_2558e675d3844393> (architecture <>) from library <work>.

Elaborating entity <xldpram_SIFT> (architecture <behavior>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd" Line 5324: Assignment to sinita ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd" Line 5331: Assignment to sinitb ignored, since the identifier is never used

Elaborating entity <bmg_72_033242f7d723cd85> (architecture <>) from library <work>.

Elaborating entity <xlregister> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <relational_0ffd72e037> (architecture <behavior>) from library <work>.

Elaborating entity <logical_691cfbc034> (architecture <behavior>) from library <work>.

Elaborating entity <logical_1045fb331f> (architecture <behavior>) from library <work>.

Elaborating entity <maxima_entity_f36dca9fb9> (architecture <structural>) from library <work>.

Elaborating entity <subsystem_entity_d161dbf7fc> (architecture <structural>) from library <work>.

Elaborating entity <relational_cef71be05b> (architecture <behavior>) from library <work>.

Elaborating entity <subsystem2_entity_9d437adc7b> (architecture <structural>) from library <work>.

Elaborating entity <minima_entity_704bc545e6> (architecture <structural>) from library <work>.

Elaborating entity <subsystem1_entity_632ff6b114> (architecture <structural>) from library <work>.

Elaborating entity <relational_ba5c6f1dfc> (architecture <behavior>) from library <work>.

Elaborating entity <subsystem2_entity_2a6c0a7987> (architecture <structural>) from library <work>.

Elaborating entity <subsystem_entity_1998dcc4bb> (architecture <structural>) from library <work>.

Elaborating entity <window_generator_entity_68334b248c> (architecture <structural>) from library <work>.

Elaborating entity <virtex_line_buffer_entity_16e10a05b3> (architecture <structural>) from library <work>.

Elaborating entity <constant_7fdf918d22> (architecture <behavior>) from library <work>.

Elaborating entity <constant_a3923dd146> (architecture <behavior>) from library <work>.

Elaborating entity <xlcounter_free_SIFT> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_dfa9dc46f057bab4> (architecture <>) from library <work>.

Elaborating entity <xldpram_SIFT> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_d29df13d4088eb22> (architecture <>) from library <work>.

Elaborating entity <xlregister> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <relational_2147430058> (architecture <behavior>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sift_cw>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift_cw.vhd".
    Set property "syn_black_box = true" for instance <persistentdff_inst>.
    Set property "syn_noprune = true" for instance <persistentdff_inst>.
    Set property "optimize_primitives = false" for instance <persistentdff_inst>.
    Set property "dont_touch = true" for instance <persistentdff_inst>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_1_sg_x217>.
    Set property "syn_keep = true" for signal <persistentdff_inst_q>.
    Set property "KEEP = TRUE" for signal <persistentdff_inst_q>.
WARNING:Xst:37 - Detected unknown constraint/property "preserve_signal". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <sift_cw> synthesized.

Synthesizing Unit <default_clock_driver_SIFT>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift_cw.vhd".
    Set property "syn_noprune = true".
    Set property "optimize_primitives = false".
    Set property "dont_touch = true".
INFO:Xst:3210 - "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift_cw.vhd" line 378: Output port <clr> of the instance <xlclockdriver> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift_cw.vhd" line 378: Output port <ce_logic> of the instance <xlclockdriver> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <default_clock_driver_SIFT> synthesized.

Synthesizing Unit <xlclockdriver>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift_cw.vhd".
        period = 1
        log_2_period = 1
        pipeline_regs = 5
        use_bufg = 0
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic>.
    Summary:
	no macro.
Unit <xlclockdriver> synthesized.

Synthesizing Unit <synth_reg_w_init_1>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
        width = 1
        init_index = 0
        init_value = "0000"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_1> synthesized.

Synthesizing Unit <single_reg_w_init_1>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
        width = 1
        init_index = 0
        init_value = "0000"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_1> synthesized.

Synthesizing Unit <sift>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
INFO:Xst:3210 - "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd" line 9245: Output port <c_out> of the instance <addsub> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd" line 9277: Output port <c_out> of the instance <addsub1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd" line 9309: Output port <c_out> of the instance <addsub2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd" line 9341: Output port <c_out> of the instance <addsub3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd" line 9373: Output port <c_out> of the instance <addsub4> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <sift> synthesized.

Synthesizing Unit <xladdsub_SIFT_1>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
        core_name0 = "addsb_11_0_35d211e2def0b918"
        a_width = 22
        a_bin_pt = 0
        a_arith = 1
        c_in_width = 16
        c_in_bin_pt = 4
        c_in_arith = 1
        c_out_width = 16
        c_out_bin_pt = 4
        c_out_arith = 1
        b_width = 22
        b_bin_pt = 0
        b_arith = 1
        s_width = 8
        s_bin_pt = 0
        s_arith = 1
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        full_s_width = 23
        full_s_arith = 2
        mode = 1
        extra_registers = 0
        latency = 0
        quantization = 2
        overflow = 2
        c_latency = 0
        c_output_width = 23
        c_has_c_in = 0
        c_has_c_out = 0
WARNING:Xst:647 - Input <c_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 25-bit adder for signal <core_s[22]_GND_13_o_add_1_OUT> created at line 2892.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <xladdsub_SIFT_1> synthesized.

Synthesizing Unit <gaussian_filter_entity_75f41107d3>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
INFO:Xst:3210 - "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd" line 7195: Output port <c_out> of the instance <addsub> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd" line 7227: Output port <c_out> of the instance <addsub1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd" line 7259: Output port <c_out> of the instance <addsub2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd" line 7291: Output port <c_out> of the instance <addsub3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd" line 7323: Output port <c_out> of the instance <addsub4> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <gaussian_filter_entity_75f41107d3> synthesized.

Synthesizing Unit <xladdsub_SIFT_2>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
        core_name0 = "addsb_11_0_56b9435aefecd117"
        a_width = 18
        a_bin_pt = 0
        a_arith = 1
        c_in_width = 16
        c_in_bin_pt = 4
        c_in_arith = 1
        c_out_width = 16
        c_out_bin_pt = 4
        c_out_arith = 1
        b_width = 19
        b_bin_pt = 0
        b_arith = 1
        s_width = 20
        s_bin_pt = 0
        s_arith = 1
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        full_s_width = 20
        full_s_arith = 1
        mode = 1
        extra_registers = 0
        latency = 0
        quantization = 1
        overflow = 1
        c_latency = 0
        c_output_width = 20
        c_has_c_in = 0
        c_has_c_out = 0
WARNING:Xst:647 - Input <c_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xladdsub_SIFT_2> synthesized.

Synthesizing Unit <xladdsub_SIFT_3>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
        core_name0 = "addsb_11_0_3d8cf21588249b20"
        a_width = 18
        a_bin_pt = 0
        a_arith = 1
        c_in_width = 16
        c_in_bin_pt = 4
        c_in_arith = 1
        c_out_width = 16
        c_out_bin_pt = 4
        c_out_arith = 1
        b_width = 18
        b_bin_pt = 0
        b_arith = 1
        s_width = 19
        s_bin_pt = 0
        s_arith = 1
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        full_s_width = 19
        full_s_arith = 1
        mode = 1
        extra_registers = 0
        latency = 0
        quantization = 1
        overflow = 1
        c_latency = 0
        c_output_width = 19
        c_has_c_in = 0
        c_has_c_out = 0
WARNING:Xst:647 - Input <c_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xladdsub_SIFT_3> synthesized.

Synthesizing Unit <xladdsub_SIFT_4>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
        core_name0 = "addsb_11_0_3d8cf21588249b20"
        a_width = 18
        a_bin_pt = 0
        a_arith = 1
        c_in_width = 16
        c_in_bin_pt = 4
        c_in_arith = 1
        c_out_width = 16
        c_out_bin_pt = 4
        c_out_arith = 1
        b_width = 16
        b_bin_pt = 0
        b_arith = 1
        s_width = 19
        s_bin_pt = 0
        s_arith = 1
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        full_s_width = 19
        full_s_arith = 1
        mode = 1
        extra_registers = 0
        latency = 0
        quantization = 1
        overflow = 1
        c_latency = 0
        c_output_width = 19
        c_has_c_in = 0
        c_has_c_out = 0
WARNING:Xst:647 - Input <c_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xladdsub_SIFT_4> synthesized.

Synthesizing Unit <xladdsub_SIFT_5>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
        core_name0 = "addsb_11_0_9246ac4b72e27992"
        a_width = 20
        a_bin_pt = 0
        a_arith = 1
        c_in_width = 16
        c_in_bin_pt = 4
        c_in_arith = 1
        c_out_width = 16
        c_out_bin_pt = 4
        c_out_arith = 1
        b_width = 19
        b_bin_pt = 0
        b_arith = 1
        s_width = 21
        s_bin_pt = 0
        s_arith = 1
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        full_s_width = 21
        full_s_arith = 1
        mode = 1
        extra_registers = 0
        latency = 0
        quantization = 1
        overflow = 1
        c_latency = 0
        c_output_width = 21
        c_has_c_in = 0
        c_has_c_out = 0
WARNING:Xst:647 - Input <c_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xladdsub_SIFT_5> synthesized.

Synthesizing Unit <xladdsub_SIFT_6>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
        core_name0 = "addsb_11_0_560d455b50794abb"
        a_width = 21
        a_bin_pt = 0
        a_arith = 1
        c_in_width = 16
        c_in_bin_pt = 4
        c_in_arith = 1
        c_out_width = 16
        c_out_bin_pt = 4
        c_out_arith = 1
        b_width = 19
        b_bin_pt = 0
        b_arith = 1
        s_width = 22
        s_bin_pt = 0
        s_arith = 1
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        full_s_width = 22
        full_s_arith = 1
        mode = 1
        extra_registers = 0
        latency = 0
        quantization = 1
        overflow = 1
        c_latency = 0
        c_output_width = 22
        c_has_c_in = 0
        c_has_c_out = 0
WARNING:Xst:647 - Input <c_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xladdsub_SIFT_6> synthesized.

Synthesizing Unit <xldelay_1>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
        width = 19
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_1> synthesized.

Synthesizing Unit <synth_reg_1>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
        width = 19
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_1> synthesized.

Synthesizing Unit <srl17e_1>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
        width = 19
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_1> synthesized.

Synthesizing Unit <subsystem_entity_831c6341cb>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
INFO:Xst:3210 - "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd" line 6070: Output port <c_out> of the instance <add> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd" line 6102: Output port <c_out> of the instance <add1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd" line 6134: Output port <c_out> of the instance <add10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd" line 6166: Output port <c_out> of the instance <add11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd" line 6198: Output port <c_out> of the instance <add12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd" line 6230: Output port <c_out> of the instance <add13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd" line 6262: Output port <c_out> of the instance <add14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd" line 6294: Output port <c_out> of the instance <add15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd" line 6326: Output port <c_out> of the instance <add16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd" line 6358: Output port <c_out> of the instance <add17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd" line 6390: Output port <c_out> of the instance <add18> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd" line 6422: Output port <c_out> of the instance <add2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd" line 6454: Output port <c_out> of the instance <add3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd" line 6486: Output port <c_out> of the instance <add4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd" line 6518: Output port <c_out> of the instance <add5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd" line 6550: Output port <c_out> of the instance <add6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd" line 6582: Output port <c_out> of the instance <add7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd" line 6614: Output port <c_out> of the instance <add8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd" line 6646: Output port <c_out> of the instance <add9> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <subsystem_entity_831c6341cb> synthesized.

Synthesizing Unit <xladdsub_SIFT_7>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
        core_name0 = "addsb_11_0_82f401100ebaa8c1"
        a_width = 8
        a_bin_pt = 0
        a_arith = 1
        c_in_width = 16
        c_in_bin_pt = 4
        c_in_arith = 1
        c_out_width = 16
        c_out_bin_pt = 4
        c_out_arith = 1
        b_width = 8
        b_bin_pt = 0
        b_arith = 1
        s_width = 9
        s_bin_pt = 0
        s_arith = 1
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        full_s_width = 9
        full_s_arith = 1
        mode = 1
        extra_registers = 0
        latency = 0
        quantization = 1
        overflow = 1
        c_latency = 0
        c_output_width = 9
        c_has_c_in = 0
        c_has_c_out = 0
WARNING:Xst:647 - Input <c_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xladdsub_SIFT_7> synthesized.

Synthesizing Unit <xladdsub_SIFT_8>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
        core_name0 = "addsb_11_0_b552542673a5f445"
        a_width = 9
        a_bin_pt = 0
        a_arith = 1
        c_in_width = 16
        c_in_bin_pt = 4
        c_in_arith = 1
        c_out_width = 16
        c_out_bin_pt = 4
        c_out_arith = 1
        b_width = 9
        b_bin_pt = 0
        b_arith = 1
        s_width = 10
        s_bin_pt = 0
        s_arith = 1
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        full_s_width = 10
        full_s_arith = 1
        mode = 1
        extra_registers = 0
        latency = 0
        quantization = 1
        overflow = 1
        c_latency = 0
        c_output_width = 10
        c_has_c_in = 0
        c_has_c_out = 0
WARNING:Xst:647 - Input <c_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xladdsub_SIFT_8> synthesized.

Synthesizing Unit <xladdsub_SIFT_9>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
        core_name0 = "addsb_11_0_5c754caff9069ab6"
        a_width = 10
        a_bin_pt = 0
        a_arith = 1
        c_in_width = 16
        c_in_bin_pt = 4
        c_in_arith = 1
        c_out_width = 16
        c_out_bin_pt = 4
        c_out_arith = 1
        b_width = 10
        b_bin_pt = 0
        b_arith = 1
        s_width = 11
        s_bin_pt = 0
        s_arith = 1
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        full_s_width = 11
        full_s_arith = 1
        mode = 1
        extra_registers = 0
        latency = 0
        quantization = 1
        overflow = 1
        c_latency = 0
        c_output_width = 11
        c_has_c_in = 0
        c_has_c_out = 0
WARNING:Xst:647 - Input <c_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xladdsub_SIFT_9> synthesized.

Synthesizing Unit <xlcmult_SIFT_1>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
        core_name0 = "cmlt_11_2_e4343fec66bf498c"
        a_width = 10
        a_bin_pt = 0
        a_arith = 1
        b_width = 4
        b_bin_pt = 0
        b_arith = 2
        p_width = 18
        p_bin_pt = 0
        p_arith = 1
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        multsign = 1
        quantization = 1
        overflow = 1
        extra_registers = 0
        c_a_width = 10
        c_b_width = 8
        c_a_type = 1
        c_b_type = 1
        c_type = 0
        const_bin_pt = 1
        zero_const = 0
        c_output_width = 18
    Set property "syn_black_box = true" for instance <comp0.core_instance0>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcmult_SIFT_1> synthesized.

Synthesizing Unit <xlcmult_SIFT_2>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
        core_name0 = "cmlt_11_2_b013ceb6827b5584"
        a_width = 11
        a_bin_pt = 0
        a_arith = 1
        b_width = 4
        b_bin_pt = 0
        b_arith = 2
        p_width = 19
        p_bin_pt = 0
        p_arith = 1
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        multsign = 1
        quantization = 1
        overflow = 1
        extra_registers = 0
        c_a_width = 11
        c_b_width = 8
        c_a_type = 1
        c_b_type = 1
        c_type = 0
        const_bin_pt = 1
        zero_const = 0
        c_output_width = 19
    Set property "syn_black_box = true" for instance <comp1.core_instance1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcmult_SIFT_2> synthesized.

Synthesizing Unit <xlcmult_SIFT_3>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
        core_name0 = "cmlt_11_2_2741e2616b5bee56"
        a_width = 10
        a_bin_pt = 0
        a_arith = 1
        b_width = 4
        b_bin_pt = 0
        b_arith = 2
        p_width = 18
        p_bin_pt = 0
        p_arith = 1
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        multsign = 1
        quantization = 1
        overflow = 1
        extra_registers = 0
        c_a_width = 10
        c_b_width = 8
        c_a_type = 1
        c_b_type = 1
        c_type = 0
        const_bin_pt = 1
        zero_const = 0
        c_output_width = 18
    Set property "syn_black_box = true" for instance <comp2.core_instance2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcmult_SIFT_3> synthesized.

Synthesizing Unit <xlcmult_SIFT_4>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
        core_name0 = "cmlt_11_2_722ae4aef5fbed76"
        a_width = 10
        a_bin_pt = 0
        a_arith = 1
        b_width = 4
        b_bin_pt = 0
        b_arith = 2
        p_width = 18
        p_bin_pt = 0
        p_arith = 1
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        multsign = 1
        quantization = 1
        overflow = 1
        extra_registers = 0
        c_a_width = 10
        c_b_width = 8
        c_a_type = 1
        c_b_type = 1
        c_type = 0
        const_bin_pt = 1
        zero_const = 0
        c_output_width = 18
    Set property "syn_black_box = true" for instance <comp3.core_instance3>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcmult_SIFT_4> synthesized.

Synthesizing Unit <xlcmult_SIFT_5>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
        core_name0 = "cmlt_11_2_995f6541e9724116"
        a_width = 8
        a_bin_pt = 0
        a_arith = 1
        b_width = 4
        b_bin_pt = 0
        b_arith = 2
        p_width = 16
        p_bin_pt = 0
        p_arith = 1
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        multsign = 1
        quantization = 1
        overflow = 1
        extra_registers = 0
        c_a_width = 8
        c_b_width = 8
        c_a_type = 1
        c_b_type = 1
        c_type = 0
        const_bin_pt = 1
        zero_const = 0
        c_output_width = 16
    Set property "syn_black_box = true" for instance <comp4.core_instance4>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcmult_SIFT_5> synthesized.

Synthesizing Unit <xlcmult_SIFT_6>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
        core_name0 = "cmlt_11_2_bf2ab2cb66bd115e"
        a_width = 10
        a_bin_pt = 0
        a_arith = 1
        b_width = 4
        b_bin_pt = 0
        b_arith = 2
        p_width = 18
        p_bin_pt = 0
        p_arith = 1
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        multsign = 1
        quantization = 1
        overflow = 1
        extra_registers = 0
        c_a_width = 10
        c_b_width = 8
        c_a_type = 1
        c_b_type = 1
        c_type = 0
        const_bin_pt = 1
        zero_const = 0
        c_output_width = 18
    Set property "syn_black_box = true" for instance <comp5.core_instance5>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcmult_SIFT_6> synthesized.

Synthesizing Unit <xldelay_2>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
        width = 10
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_2> synthesized.

Synthesizing Unit <synth_reg_2>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
        width = 10
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_2> synthesized.

Synthesizing Unit <srl17e_2>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
        width = 10
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_2> synthesized.

Synthesizing Unit <xldelay_3>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
        width = 8
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_3> synthesized.

Synthesizing Unit <synth_reg_3>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
        width = 8
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_3> synthesized.

Synthesizing Unit <srl17e_3>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
        width = 8
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_3> synthesized.

Synthesizing Unit <row11_entity_7d49ab9ec0>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
    Summary:
	no macro.
Unit <row11_entity_7d49ab9ec0> synthesized.

Synthesizing Unit <virtex2_line_buffer_entity_c1bb50b4d7>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
    Summary:
	no macro.
Unit <virtex2_line_buffer_entity_c1bb50b4d7> synthesized.

Synthesizing Unit <constant_6293007044>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_6293007044> synthesized.

Synthesizing Unit <xlcounter_limit_SIFT>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
        core_name0 = "cntr_11_0_c7036b5b76ba9652"
        op_width = 10
        op_arith = 1
        cnt_63_48 = 0
        cnt_47_32 = 0
        cnt_31_16 = 0
        cnt_15_0 = 718
        count_limited = 1
    Set property "syn_black_box = true" for instance <comp0.core_instance0>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_limit_SIFT> synthesized.

Synthesizing Unit <xlspram_SIFT>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
        core_name0 = "bmg_72_24c605b783a27b5e"
        c_width = 8
        c_address_width = 10
        latency = 1
    Set property "syn_black_box = true" for instance <comp0.core_instance0>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlspram_SIFT> synthesized.

Synthesizing Unit <virtex_line_buffer_entity_a29e816750>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
INFO:Xst:3210 - "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd" line 7101: Output port <doutb> of the instance <dual_port_ram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <virtex_line_buffer_entity_a29e816750> synthesized.

Synthesizing Unit <constant_963ed6358a>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_963ed6358a> synthesized.

Synthesizing Unit <constant_109a05a45d>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_109a05a45d> synthesized.

Synthesizing Unit <constant_498bc68c14>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_498bc68c14> synthesized.

Synthesizing Unit <xlcounter_free_SIFT_1>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
        core_name0 = "cntr_11_0_2558e675d3844393"
        op_width = 10
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp0.core_instance0>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_SIFT_1> synthesized.

Synthesizing Unit <xldpram_SIFT_1>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
        core_name0 = "bmg_72_033242f7d723cd85"
        c_width_a = 8
        c_address_width_a = 10
        c_width_b = 8
        c_address_width_b = 10
        c_has_sinita = 0
        c_has_sinitb = 0
        latency = 1
    Set property "syn_black_box = true" for instance <comp0.core_instance0>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rsta> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rstb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldpram_SIFT_1> synthesized.

Synthesizing Unit <xlregister_1>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
        d_width = 10
        init_value = "0000000000"
    Summary:
	no macro.
Unit <xlregister_1> synthesized.

Synthesizing Unit <synth_reg_w_init_2>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
        width = 10
        init_index = 2
        init_value = "0000000000"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_2> synthesized.

Synthesizing Unit <single_reg_w_init_2>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
        width = 10
        init_index = 2
        init_value = "0000000000"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[1].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[2].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[3].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[4].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[5].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[6].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[7].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[8].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[9].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_2> synthesized.

Synthesizing Unit <relational_0ffd72e037>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit comparator equal for signal <result_12_3_rel> created at line 5500
    Summary:
	inferred   1 Comparator(s).
Unit <relational_0ffd72e037> synthesized.

Synthesizing Unit <logical_691cfbc034>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <latency_pipe_5_26(0)>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <logical_691cfbc034> synthesized.

Synthesizing Unit <logical_1045fb331f>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <latency_pipe_5_26(0)>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <logical_1045fb331f> synthesized.

Synthesizing Unit <maxima_entity_f36dca9fb9>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
    Summary:
	no macro.
Unit <maxima_entity_f36dca9fb9> synthesized.

Synthesizing Unit <subsystem_entity_d161dbf7fc>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
    Summary:
	no macro.
Unit <subsystem_entity_d161dbf7fc> synthesized.

Synthesizing Unit <relational_cef71be05b>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_32_22>.
    Found 8-bit comparator greater for signal <result_18_3_rel> created at line 5544
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <relational_cef71be05b> synthesized.

Synthesizing Unit <subsystem2_entity_9d437adc7b>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
    Summary:
	no macro.
Unit <subsystem2_entity_9d437adc7b> synthesized.

Synthesizing Unit <minima_entity_704bc545e6>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
    Summary:
	no macro.
Unit <minima_entity_704bc545e6> synthesized.

Synthesizing Unit <subsystem1_entity_632ff6b114>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
    Summary:
	no macro.
Unit <subsystem1_entity_632ff6b114> synthesized.

Synthesizing Unit <relational_ba5c6f1dfc>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_32_22>.
    Found 8-bit comparator greater for signal <result_16_3_rel> created at line 5590
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <relational_ba5c6f1dfc> synthesized.

Synthesizing Unit <subsystem2_entity_2a6c0a7987>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
    Summary:
	no macro.
Unit <subsystem2_entity_2a6c0a7987> synthesized.

Synthesizing Unit <subsystem_entity_1998dcc4bb>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
    Summary:
	no macro.
Unit <subsystem_entity_1998dcc4bb> synthesized.

Synthesizing Unit <window_generator_entity_68334b248c>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
    Summary:
	no macro.
Unit <window_generator_entity_68334b248c> synthesized.

Synthesizing Unit <virtex_line_buffer_entity_16e10a05b3>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
INFO:Xst:3210 - "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd" line 8841: Output port <doutb> of the instance <dual_port_ram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <virtex_line_buffer_entity_16e10a05b3> synthesized.

Synthesizing Unit <constant_7fdf918d22>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_7fdf918d22> synthesized.

Synthesizing Unit <constant_a3923dd146>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_a3923dd146> synthesized.

Synthesizing Unit <xlcounter_free_SIFT_2>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
        core_name0 = "cntr_11_0_dfa9dc46f057bab4"
        op_width = 11
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp1.core_instance1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_SIFT_2> synthesized.

Synthesizing Unit <xldpram_SIFT_2>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
        core_name0 = "bmg_72_d29df13d4088eb22"
        c_width_a = 8
        c_address_width_a = 11
        c_width_b = 8
        c_address_width_b = 11
        c_has_sinita = 0
        c_has_sinitb = 0
        latency = 1
    Set property "syn_black_box = true" for instance <comp1.core_instance1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rsta> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rstb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldpram_SIFT_2> synthesized.

Synthesizing Unit <xlregister_2>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
        d_width = 11
        init_value = "00000000000"
    Summary:
	no macro.
Unit <xlregister_2> synthesized.

Synthesizing Unit <synth_reg_w_init_3>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
        width = 11
        init_index = 2
        init_value = "00000000000"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_3> synthesized.

Synthesizing Unit <single_reg_w_init_3>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
        width = 11
        init_index = 2
        init_value = "00000000000"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[1].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[2].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[3].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[4].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[5].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[6].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[7].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[8].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[9].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[10].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_3> synthesized.

Synthesizing Unit <relational_2147430058>.
    Related source file is "E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\SIFT-SYSGEN\sysgen-netlist\sift.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 11-bit comparator equal for signal <result_12_3_rel> created at line 5657
    Summary:
	inferred   1 Comparator(s).
Unit <relational_2147430058> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 25-bit adder                                          : 5
# Registers                                            : 111
 1-bit register                                        : 104
 8-bit register                                        : 7
# Comparators                                          : 120
 10-bit comparator equal                               : 6
 11-bit comparator equal                               : 10
 8-bit comparator greater                              : 104
# Multiplexers                                         : 10
 25-bit 2-to-1 multiplexer                             : 5
 8-bit 2-to-1 multiplexer                              : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <latency_pipe_5_26_0_1> in Unit <logical> is equivalent to the following 6 FFs/Latches, which will be removed : <latency_pipe_5_26_0_2> <latency_pipe_5_26_0_3> <latency_pipe_5_26_0_4> <latency_pipe_5_26_0_5> <latency_pipe_5_26_0_6> <latency_pipe_5_26_0_7> 
INFO:Xst:2261 - The FF/Latch <latency_pipe_5_26_0_1> in Unit <logical1> is equivalent to the following 6 FFs/Latches, which will be removed : <latency_pipe_5_26_0_2> <latency_pipe_5_26_0_3> <latency_pipe_5_26_0_4> <latency_pipe_5_26_0_5> <latency_pipe_5_26_0_6> <latency_pipe_5_26_0_7> 
INFO:Xst:2261 - The FF/Latch <latency_pipe_5_26_0_1> in Unit <logical2> is equivalent to the following 6 FFs/Latches, which will be removed : <latency_pipe_5_26_0_2> <latency_pipe_5_26_0_3> <latency_pipe_5_26_0_4> <latency_pipe_5_26_0_5> <latency_pipe_5_26_0_6> <latency_pipe_5_26_0_7> 
INFO:Xst:2261 - The FF/Latch <latency_pipe_5_26_0_1> in Unit <logical3> is equivalent to the following 6 FFs/Latches, which will be removed : <latency_pipe_5_26_0_2> <latency_pipe_5_26_0_3> <latency_pipe_5_26_0_4> <latency_pipe_5_26_0_5> <latency_pipe_5_26_0_6> <latency_pipe_5_26_0_7> 
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_7> has a constant value of 0 in block <logical6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_6> has a constant value of 0 in block <logical6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_5> has a constant value of 0 in block <logical6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_4> has a constant value of 0 in block <logical6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_3> has a constant value of 0 in block <logical6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_2> has a constant value of 0 in block <logical6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_1> has a constant value of 0 in block <logical6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_7> has a constant value of 0 in block <logical5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_6> has a constant value of 0 in block <logical5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_5> has a constant value of 0 in block <logical5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_4> has a constant value of 0 in block <logical5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_3> has a constant value of 0 in block <logical5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_2> has a constant value of 0 in block <logical5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_1> has a constant value of 0 in block <logical5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_7> has a constant value of 0 in block <logical4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_6> has a constant value of 0 in block <logical4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_5> has a constant value of 0 in block <logical4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_4> has a constant value of 0 in block <logical4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_3> has a constant value of 0 in block <logical4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_2> has a constant value of 0 in block <logical4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_1> has a constant value of 0 in block <logical4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_1> has a constant value of 0 in block <logical3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_1> has a constant value of 0 in block <logical2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_1> has a constant value of 0 in block <logical1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_1> has a constant value of 0 in block <logical>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 25-bit adder                                          : 5
# Registers                                            : 973
 Flip-Flops                                            : 973
# Comparators                                          : 120
 10-bit comparator equal                               : 6
 11-bit comparator equal                               : 10
 8-bit comparator greater                              : 104
# Multiplexers                                         : 10
 25-bit 2-to-1 multiplexer                             : 5
 8-bit 2-to-1 multiplexer                              : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_1> has a constant value of 0 in block <logical_691cfbc034>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <latency_pipe_5_26_0_2> has a constant value of 0 in block <logical_691cfbc034>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <latency_pipe_5_26_0_3> has a constant value of 0 in block <logical_691cfbc034>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <latency_pipe_5_26_0_4> has a constant value of 0 in block <logical_691cfbc034>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <latency_pipe_5_26_0_5> has a constant value of 0 in block <logical_691cfbc034>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <latency_pipe_5_26_0_6> has a constant value of 0 in block <logical_691cfbc034>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <latency_pipe_5_26_0_7> has a constant value of 0 in block <logical_691cfbc034>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <maxima1_905a1e75b5/subsystem1_d7c3e0e1a7/relational5/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <maxima_f36dca9fb9/subsystem1_d7c3e0e1a7/relational5/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <maxima1_905a1e75b5/subsystem_d161dbf7fc/relational2/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <maxima_f36dca9fb9/subsystem_d161dbf7fc/relational2/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <minima1_14bf128444/subsystem_1998dcc4bb/relational5/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <minima_704bc545e6/subsystem_1998dcc4bb/relational5/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <minima1_14bf128444/subsystem1_632ff6b114/relational3/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <minima_704bc545e6/subsystem1_632ff6b114/relational3/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <minima1_14bf128444/subsystem_1998dcc4bb/relational/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <minima_704bc545e6/subsystem_1998dcc4bb/relational/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <maxima1_905a1e75b5/subsystem2_9d437adc7b/relational7/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <maxima_f36dca9fb9/subsystem2_9d437adc7b/relational7/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <maxima1_905a1e75b5/subsystem1_d7c3e0e1a7/relational6/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <maxima_f36dca9fb9/subsystem1_d7c3e0e1a7/relational6/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <maxima1_905a1e75b5/subsystem_d161dbf7fc/relational3/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <maxima_f36dca9fb9/subsystem_d161dbf7fc/relational3/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <minima1_14bf128444/subsystem2_2a6c0a7987/relational7/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <minima_704bc545e6/subsystem2_2a6c0a7987/relational7/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <minima1_14bf128444/subsystem_1998dcc4bb/relational6/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <minima_704bc545e6/subsystem_1998dcc4bb/relational6/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <maxima_f36dca9fb9/subsystem2_9d437adc7b/relational8/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <maxima1_905a1e75b5/subsystem2_9d437adc7b/relational4/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <maxima_f36dca9fb9/subsystem2_9d437adc7b/relational4/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <maxima1_905a1e75b5/subsystem1_d7c3e0e1a7/relational3/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <maxima_f36dca9fb9/subsystem1_d7c3e0e1a7/relational3/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <minima1_14bf128444/subsystem2_2a6c0a7987/relational8/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <minima_704bc545e6/subsystem2_2a6c0a7987/relational8/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <minima1_14bf128444/subsystem_1998dcc4bb/relational3/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <minima_704bc545e6/subsystem_1998dcc4bb/relational3/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <minima1_14bf128444/subsystem1_632ff6b114/relational1/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <minima_704bc545e6/subsystem1_632ff6b114/relational1/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <maxima1_905a1e75b5/subsystem2_9d437adc7b/relational5/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <maxima_f36dca9fb9/subsystem2_9d437adc7b/relational5/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <maxima1_905a1e75b5/subsystem1_d7c3e0e1a7/relational4/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <maxima_f36dca9fb9/subsystem1_d7c3e0e1a7/relational4/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <minima1_14bf128444/subsystem2_2a6c0a7987/relational5/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <minima_704bc545e6/subsystem2_2a6c0a7987/relational5/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <minima1_14bf128444/subsystem_1998dcc4bb/relational4/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <minima_704bc545e6/subsystem_1998dcc4bb/relational4/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <maxima1_905a1e75b5/subsystem2_9d437adc7b/relational6/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <maxima_f36dca9fb9/subsystem2_9d437adc7b/relational6/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <maxima1_905a1e75b5/subsystem2_9d437adc7b/relational2/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <maxima_f36dca9fb9/subsystem2_9d437adc7b/relational2/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <maxima1_905a1e75b5/subsystem1_d7c3e0e1a7/relational1/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <maxima_f36dca9fb9/subsystem1_d7c3e0e1a7/relational1/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <minima1_14bf128444/subsystem2_2a6c0a7987/relational6/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <minima_704bc545e6/subsystem2_2a6c0a7987/relational6/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <minima1_14bf128444/subsystem_1998dcc4bb/relational1/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <minima_704bc545e6/subsystem_1998dcc4bb/relational1/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <minima1_14bf128444/subsystem1_632ff6b114/relational6/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <minima_704bc545e6/subsystem1_632ff6b114/relational6/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <maxima1_905a1e75b5/subsystem2_9d437adc7b/relational3/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <maxima_f36dca9fb9/subsystem2_9d437adc7b/relational3/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <minima1_14bf128444/subsystem1_632ff6b114/relational/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <minima_704bc545e6/subsystem1_632ff6b114/relational/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <maxima1_905a1e75b5/subsystem1_d7c3e0e1a7/relational2/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <maxima_f36dca9fb9/subsystem1_d7c3e0e1a7/relational2/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <maxima1_905a1e75b5/subsystem_d161dbf7fc/relational6/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <maxima_f36dca9fb9/subsystem_d161dbf7fc/relational6/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <minima1_14bf128444/subsystem2_2a6c0a7987/relational3/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <minima_704bc545e6/subsystem2_2a6c0a7987/relational3/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <minima1_14bf128444/subsystem_1998dcc4bb/relational2/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <minima_704bc545e6/subsystem_1998dcc4bb/relational2/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <minima1_14bf128444/subsystem1_632ff6b114/relational7/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <minima_704bc545e6/subsystem1_632ff6b114/relational7/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <minima1_14bf128444/subsystem2_2a6c0a7987/relational/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <minima_704bc545e6/subsystem2_2a6c0a7987/relational/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <maxima1_905a1e75b5/subsystem_d161dbf7fc/relational7/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <maxima_f36dca9fb9/subsystem_d161dbf7fc/relational7/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <minima1_14bf128444/subsystem2_2a6c0a7987/relational4/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <minima_704bc545e6/subsystem2_2a6c0a7987/relational4/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <minima1_14bf128444/subsystem1_632ff6b114/relational4/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <minima_704bc545e6/subsystem1_632ff6b114/relational4/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <maxima1_905a1e75b5/subsystem2_9d437adc7b/relational1/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <maxima_f36dca9fb9/subsystem2_9d437adc7b/relational1/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <maxima1_905a1e75b5/subsystem_d161dbf7fc/relational/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <maxima_f36dca9fb9/subsystem_d161dbf7fc/relational/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <maxima1_905a1e75b5/subsystem2_9d437adc7b/relational/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <maxima_f36dca9fb9/subsystem2_9d437adc7b/relational/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <maxima1_905a1e75b5/subsystem1_d7c3e0e1a7/relational7/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <maxima_f36dca9fb9/subsystem1_d7c3e0e1a7/relational7/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <maxima1_905a1e75b5/subsystem_d161dbf7fc/relational4/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <maxima_f36dca9fb9/subsystem_d161dbf7fc/relational4/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <minima1_14bf128444/subsystem2_2a6c0a7987/relational1/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <minima_704bc545e6/subsystem2_2a6c0a7987/relational1/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <minima1_14bf128444/subsystem_1998dcc4bb/relational7/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <minima_704bc545e6/subsystem_1998dcc4bb/relational7/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <minima1_14bf128444/subsystem1_632ff6b114/relational5/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <minima_704bc545e6/subsystem1_632ff6b114/relational5/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <maxima1_905a1e75b5/subsystem2_9d437adc7b/relational9/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <maxima_f36dca9fb9/subsystem2_9d437adc7b/relational9/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <maxima1_905a1e75b5/subsystem1_d7c3e0e1a7/relational/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <maxima_f36dca9fb9/subsystem1_d7c3e0e1a7/relational/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <maxima1_905a1e75b5/subsystem_d161dbf7fc/relational5/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <maxima_f36dca9fb9/subsystem_d161dbf7fc/relational5/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <minima1_14bf128444/subsystem2_2a6c0a7987/relational9/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <minima_704bc545e6/subsystem2_2a6c0a7987/relational9/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <minima1_14bf128444/subsystem2_2a6c0a7987/relational2/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <minima_704bc545e6/subsystem2_2a6c0a7987/relational2/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <maxima1_905a1e75b5/subsystem_d161dbf7fc/relational1/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <maxima_f36dca9fb9/subsystem_d161dbf7fc/relational1/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <minima1_14bf128444/subsystem1_632ff6b114/relational2/op_mem_32_22_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <minima_704bc545e6/subsystem1_632ff6b114/relational2/op_mem_32_22_0> 

Optimizing unit <sift_cw> ...

Optimizing unit <srl17e_2> ...

Optimizing unit <srl17e_3> ...

Optimizing unit <single_reg_w_init_2> ...

Optimizing unit <srl17e_1> ...

Optimizing unit <single_reg_w_init_3> ...

Optimizing unit <sift> ...
INFO:Xst:2261 - The FF/Latch <logical3/latency_pipe_5_26_0_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <logical2/latency_pipe_5_26_0_0> 
INFO:Xst:2261 - The FF/Latch <logical1/latency_pipe_5_26_0_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <logical/latency_pipe_5_26_0_0> 

Optimizing unit <subsystem_entity_831c6341cb> ...

Optimizing unit <logical_1045fb331f> ...

Optimizing unit <window_generator_entity_68334b248c> ...
WARNING:Xst:1293 - FF/Latch <sift_x0/logical4/latency_pipe_5_26_0_1> has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sift_x0/logical4/latency_pipe_5_26_0_2> has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sift_x0/logical4/latency_pipe_5_26_0_3> has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sift_x0/logical4/latency_pipe_5_26_0_4> has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sift_x0/logical4/latency_pipe_5_26_0_5> has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sift_x0/logical4/latency_pipe_5_26_0_6> has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sift_x0/logical4/latency_pipe_5_26_0_7> has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sift_x0/logical5/latency_pipe_5_26_0_1> has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sift_x0/logical5/latency_pipe_5_26_0_2> has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sift_x0/logical5/latency_pipe_5_26_0_3> has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sift_x0/logical5/latency_pipe_5_26_0_4> has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sift_x0/logical5/latency_pipe_5_26_0_5> has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sift_x0/logical5/latency_pipe_5_26_0_6> has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sift_x0/logical5/latency_pipe_5_26_0_7> has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sift_x0/logical6/latency_pipe_5_26_0_1> has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sift_x0/logical6/latency_pipe_5_26_0_2> has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sift_x0/logical6/latency_pipe_5_26_0_3> has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sift_x0/logical6/latency_pipe_5_26_0_4> has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sift_x0/logical6/latency_pipe_5_26_0_5> has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sift_x0/logical6/latency_pipe_5_26_0_6> has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sift_x0/logical6/latency_pipe_5_26_0_7> has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_sift_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_sift_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_sift_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
WARNING:Xst:1710 - FF/Latch <default_clock_driver_sift_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_sift_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_sift_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
Annotating constraints using XCF file 'E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/sysgen-netlist/sift_cw.xcf'
XCF parsing done.
WARNING:Xst:2173 - Found black boxes on which forward tracing can not be performed on edge 'clk':
 persistentdff_inst sift_x0/gaussian_filter_75f41107d3/virtex2_line_buffer1_6c9c96ca56/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/virtex2_line_buffer2_4cda2725d8/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/virtex2_line_buffer_4f81118249/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/virtex2_line_buffer1_6c9c96ca56/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/virtex2_line_buffer2_4cda2725d8/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/virtex2_line_buffer_4f81118249/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/virtex2_line_buffer1_6c9c96ca56/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/virtex2_line_buffer2_4cda2725d8/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/virtex2_line_buffer_4f81118249/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/virtex2_line_buffer1_6c9c96ca56/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/virtex2_line_buffer2_4cda2725d8/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/virtex2_line_buffer_4f81118249/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/virtex2_line_buffer1_6c9c96ca56/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/virtex2_line_buffer2_4cda2725d8/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/virtex2_line_buffer_4f81118249/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/virtex2_line_buffer1_6c9c96ca56/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/virtex2_line_buffer2_4cda2725d8/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/virtex2_line_buffer_4f81118249/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/virtex2_line_buffer1_6c9c96ca56/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/virtex2_line_buffer2_4cda2725d8/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/virtex2_line_buffer_4f81118249/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/virtex2_line_buffer1_6c9c96ca56/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/virtex2_line_buffer2_4cda2725d8/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/virtex2_line_buffer_4f81118249/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/virtex2_line_buffer1_6c9c96ca56/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/virtex2_line_buffer2_4cda2725d8/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/virtex2_line_buffer_4f81118249/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/virtex2_line_buffer1_6c9c96ca56/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/virtex2_line_buffer2_4cda2725d8/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/virtex2_line_buffer_4f81118249/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/virtex2_line_buffer1_6c9c96ca56/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/virtex2_line_buffer2_4cda2725d8/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/virtex2_line_buffer_4f81118249/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/virtex2_line_buffer1_6c9c96ca56/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/virtex2_line_buffer2_4cda2725d8/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/virtex2_line_buffer_4f81118249/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/virtex_line_buffer_a29e816750/counter1/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/virtex_line_buffer_a29e816750/dual_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/virtex_line_buffer_a29e816750/counter1/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/virtex_line_buffer_a29e816750/dual_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/virtex_line_buffer_a29e816750/counter1/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/virtex_line_buffer_a29e816750/dual_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/virtex_line_buffer_a29e816750/counter1/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/virtex_line_buffer_a29e816750/dual_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/virtex_line_buffer_a29e816750/counter1/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/virtex_line_buffer_a29e816750/dual_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/virtex_line_buffer_a29e816750/counter1/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/virtex_line_buffer_a29e816750/dual_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/window_generator_68334b248c/virtex_line_buffer_16e10a05b3/dual_port_ram/comp1.core_instance1 sift_x0/window_generator_68334b248c/virtex_line_buffer_16e10a05b3/counter1/comp1.core_instance1 sift_x0/window_generator_68334b248c/virtex_line_buffer1_716e9e469b/dual_port_ram/comp1.core_instance1 sift_x0/window_generator_68334b248c/virtex_line_buffer1_716e9e469b/counter1/comp1.core_instance1 sift_x0/window_generator4_1238959b71/virtex_line_buffer_16e10a05b3/dual_port_ram/comp1.core_instance1 sift_x0/window_generator4_1238959b71/virtex_line_buffer_16e10a05b3/counter1/comp1.core_instance1 sift_x0/window_generator4_1238959b71/virtex_line_buffer1_716e9e469b/dual_port_ram/comp1.core_instance1 sift_x0/window_generator4_1238959b71/virtex_line_buffer1_716e9e469b/counter1/comp1.core_instance1 sift_x0/window_generator3_a4dba0e85a/virtex_line_buffer_16e10a05b3/dual_port_ram/comp1.core_instance1 sift_x0/window_generator3_a4dba0e85a/virtex_line_buffer_16e10a05b3/counter1/comp1.core_instance1 sift_x0/window_generator3_a4dba0e85a/virtex_line_buffer1_716e9e469b/dual_port_ram/comp1.core_instance1 sift_x0/window_generator3_a4dba0e85a/virtex_line_buffer1_716e9e469b/counter1/comp1.core_instance1 sift_x0/window_generator2_5df1ec7872/virtex_line_buffer_16e10a05b3/dual_port_ram/comp1.core_instance1 sift_x0/window_generator2_5df1ec7872/virtex_line_buffer_16e10a05b3/counter1/comp1.core_instance1 sift_x0/window_generator2_5df1ec7872/virtex_line_buffer1_716e9e469b/dual_port_ram/comp1.core_instance1 sift_x0/window_generator2_5df1ec7872/virtex_line_buffer1_716e9e469b/counter1/comp1.core_instance1 sift_x0/window_generator1_77d7170cd1/virtex_line_buffer_16e10a05b3/dual_port_ram/comp1.core_instance1 sift_x0/window_generator1_77d7170cd1/virtex_line_buffer_16e10a05b3/counter1/comp1.core_instance1 sift_x0/window_generator1_77d7170cd1/virtex_line_buffer1_716e9e469b/dual_port_ram/comp1.core_instance1 sift_x0/window_generator1_77d7170cd1/virtex_line_buffer1_716e9e469b/counter1/comp1.core_instance1
WARNING:Xst:2174 - These might be cores which have not been read
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sift_cw, actual ratio is 6.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_sift_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_sift_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_sift_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 870
 Flip-Flops                                            : 870

=========================================================================
WARNING:Xst:1710 - FF/Latch <default_clock_driver_sift_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_sift_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : sift_cw.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 633
#      GND                         : 1
#      LUT2                        : 1
#      LUT3                        : 40
#      LUT5                        : 254
#      LUT6                        : 334
#      MUXF7                       : 2
#      VCC                         : 1
# FlipFlops/Latches                : 870
#      FDE                         : 699
#      FDRE                        : 171
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 8
#      OBUF                        : 8
# Others                           : 495
#      addsb_11_0_35d211e2def0b918 : 5
#      addsb_11_0_3d8cf21588249b20 : 12
#      addsb_11_0_560d455b50794abb : 6
#      addsb_11_0_56b9435aefecd117 : 6
#      addsb_11_0_5c754caff9069ab6 : 6
#      addsb_11_0_82f401100ebaa8c1 : 72
#      addsb_11_0_9246ac4b72e27992 : 6
#      addsb_11_0_b552542673a5f445 : 36
#      bmg_72_033242f7d723cd85     : 6
#      bmg_72_24c605b783a27b5e     : 138
#      bmg_72_d29df13d4088eb22     : 10
#      cmlt_11_2_2741e2616b5bee56  : 6
#      cmlt_11_2_722ae4aef5fbed76  : 6
#      cmlt_11_2_995f6541e9724116  : 6
#      cmlt_11_2_b013ceb6827b5584  : 6
#      cmlt_11_2_bf2ab2cb66bd115e  : 6
#      cmlt_11_2_e4343fec66bf498c  : 6
#      cntr_11_0_2558e675d3844393  : 6
#      cntr_11_0_c7036b5b76ba9652  : 138
#      cntr_11_0_dfa9dc46f057bab4  : 10
#      TIMESPEC                    : 1
#      xlpersistentdff             : 1

Device utilization summary:
---------------------------

Selected Device : 7z010clg400-1 


Slice Logic Utilization: 
 Number of Slice Registers:             870  out of  35200     2%  
 Number of Slice LUTs:                  629  out of  17600     3%  
    Number used as Logic:               629  out of  17600     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1117
   Number with an unused Flip Flop:     247  out of   1117    22%  
   Number with an unused LUT:           488  out of   1117    43%  
   Number of fully used LUT-FF pairs:   382  out of   1117    34%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          18
 Number of bonded IOBs:                  17  out of    100    17%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 870   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.325ns (Maximum Frequency: 430.108MHz)
   Minimum input arrival time before clock: 4.658ns
   Maximum output required time after clock: 0.701ns
   Maximum combinational path delay: 1.264ns

=========================================================================
Timing constraint: TS_clk_55e9a606 = PERIOD TIMEGRP "clk_55e9a606" 10 nS HIGH 5 nS
  Clock period: 2.325ns (frequency: 430.108MHz)
  Total number of paths / destination ports: 537 / 161
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  7.675ns
  Source:               sift_x0/window_generator2_5df1ec7872/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2 (FF)
  Destination:          sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/op_mem_32_22_0 (FF)
  Data Path Delay:      2.325ns (Levels of Logic = 3)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns

  Data Path: sift_x0/window_generator2_5df1ec7872/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2 (FF) to sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/op_mem_32_22_0 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.282   0.753  sift_x0/window_generator2_5df1ec7872/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2 (sift_x0/delay4_q_net_x14(2))
     LUT6:I0->O            1   0.053   0.635  sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel3 (sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel1)
     LUT5:I1->O            1   0.053   0.485  sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel1 (sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel2)
     LUT5:I3->O            1   0.053   0.000  sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel21 (sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel)
     FDE:D                     0.011          sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/op_mem_32_22_0
    ----------------------------------------
    Total                      2.325ns (0.452ns logic, 1.873ns route)
                                       (19.4% logic, 80.6% route)

=========================================================================
Timing constraint: NET gateway_out(7) OFFSET = OUT 10 nS AFTER "clk"
  Clock period: 2.325ns (frequency: 430.108MHz)
  Total number of paths / destination ports: 0 / 0
  Number of failed paths / ports: 0 (-1.#J%) / 0 (-1.#J%)
-------------------------------------------------------------------------
Slack:                  7.675ns
  Source:               sift_x0/window_generator2_5df1ec7872/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2 (FF)
  Destination:          sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/op_mem_32_22_0 (FF)
  Data Path Delay:      2.325ns (Levels of Logic = 3)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns

  Data Path: sift_x0/window_generator2_5df1ec7872/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2 (FF) to sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/op_mem_32_22_0 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.282   0.753  sift_x0/window_generator2_5df1ec7872/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2 (sift_x0/delay4_q_net_x14(2))
     LUT6:I0->O            1   0.053   0.635  sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel3 (sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel1)
     LUT5:I1->O            1   0.053   0.485  sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel1 (sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel2)
     LUT5:I3->O            1   0.053   0.000  sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel21 (sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel)
     FDE:D                     0.011          sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/op_mem_32_22_0
    ----------------------------------------
    Total                      2.325ns (0.452ns logic, 1.873ns route)
                                       (19.4% logic, 80.6% route)

=========================================================================
Timing constraint: NET gateway_out(6) OFFSET = OUT 10 nS AFTER "clk"
  Clock period: 2.325ns (frequency: 430.108MHz)
  Total number of paths / destination ports: 0 / 0
  Number of failed paths / ports: 0 (-1.#J%) / 0 (-1.#J%)
-------------------------------------------------------------------------
Slack:                  7.675ns
  Source:               sift_x0/window_generator2_5df1ec7872/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2 (FF)
  Destination:          sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/op_mem_32_22_0 (FF)
  Data Path Delay:      2.325ns (Levels of Logic = 3)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns

  Data Path: sift_x0/window_generator2_5df1ec7872/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2 (FF) to sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/op_mem_32_22_0 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.282   0.753  sift_x0/window_generator2_5df1ec7872/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2 (sift_x0/delay4_q_net_x14(2))
     LUT6:I0->O            1   0.053   0.635  sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel3 (sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel1)
     LUT5:I1->O            1   0.053   0.485  sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel1 (sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel2)
     LUT5:I3->O            1   0.053   0.000  sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel21 (sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel)
     FDE:D                     0.011          sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/op_mem_32_22_0
    ----------------------------------------
    Total                      2.325ns (0.452ns logic, 1.873ns route)
                                       (19.4% logic, 80.6% route)

=========================================================================
Timing constraint: NET gateway_out(5) OFFSET = OUT 10 nS AFTER "clk"
  Clock period: 2.325ns (frequency: 430.108MHz)
  Total number of paths / destination ports: 0 / 0
  Number of failed paths / ports: 0 (-1.#J%) / 0 (-1.#J%)
-------------------------------------------------------------------------
Slack:                  7.675ns
  Source:               sift_x0/window_generator2_5df1ec7872/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2 (FF)
  Destination:          sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/op_mem_32_22_0 (FF)
  Data Path Delay:      2.325ns (Levels of Logic = 3)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns

  Data Path: sift_x0/window_generator2_5df1ec7872/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2 (FF) to sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/op_mem_32_22_0 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.282   0.753  sift_x0/window_generator2_5df1ec7872/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2 (sift_x0/delay4_q_net_x14(2))
     LUT6:I0->O            1   0.053   0.635  sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel3 (sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel1)
     LUT5:I1->O            1   0.053   0.485  sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel1 (sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel2)
     LUT5:I3->O            1   0.053   0.000  sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel21 (sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel)
     FDE:D                     0.011          sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/op_mem_32_22_0
    ----------------------------------------
    Total                      2.325ns (0.452ns logic, 1.873ns route)
                                       (19.4% logic, 80.6% route)

=========================================================================
Timing constraint: NET gateway_out(4) OFFSET = OUT 10 nS AFTER "clk"
  Clock period: 2.325ns (frequency: 430.108MHz)
  Total number of paths / destination ports: 0 / 0
  Number of failed paths / ports: 0 (-1.#J%) / 0 (-1.#J%)
-------------------------------------------------------------------------
Slack:                  7.675ns
  Source:               sift_x0/window_generator2_5df1ec7872/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2 (FF)
  Destination:          sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/op_mem_32_22_0 (FF)
  Data Path Delay:      2.325ns (Levels of Logic = 3)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns

  Data Path: sift_x0/window_generator2_5df1ec7872/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2 (FF) to sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/op_mem_32_22_0 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.282   0.753  sift_x0/window_generator2_5df1ec7872/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2 (sift_x0/delay4_q_net_x14(2))
     LUT6:I0->O            1   0.053   0.635  sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel3 (sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel1)
     LUT5:I1->O            1   0.053   0.485  sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel1 (sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel2)
     LUT5:I3->O            1   0.053   0.000  sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel21 (sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel)
     FDE:D                     0.011          sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/op_mem_32_22_0
    ----------------------------------------
    Total                      2.325ns (0.452ns logic, 1.873ns route)
                                       (19.4% logic, 80.6% route)

=========================================================================
Timing constraint: NET gateway_out(3) OFFSET = OUT 10 nS AFTER "clk"
  Clock period: 2.325ns (frequency: 430.108MHz)
  Total number of paths / destination ports: 0 / 0
  Number of failed paths / ports: 0 (-1.#J%) / 0 (-1.#J%)
-------------------------------------------------------------------------
Slack:                  7.675ns
  Source:               sift_x0/window_generator2_5df1ec7872/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2 (FF)
  Destination:          sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/op_mem_32_22_0 (FF)
  Data Path Delay:      2.325ns (Levels of Logic = 3)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns

  Data Path: sift_x0/window_generator2_5df1ec7872/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2 (FF) to sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/op_mem_32_22_0 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.282   0.753  sift_x0/window_generator2_5df1ec7872/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2 (sift_x0/delay4_q_net_x14(2))
     LUT6:I0->O            1   0.053   0.635  sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel3 (sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel1)
     LUT5:I1->O            1   0.053   0.485  sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel1 (sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel2)
     LUT5:I3->O            1   0.053   0.000  sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel21 (sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel)
     FDE:D                     0.011          sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/op_mem_32_22_0
    ----------------------------------------
    Total                      2.325ns (0.452ns logic, 1.873ns route)
                                       (19.4% logic, 80.6% route)

=========================================================================
Timing constraint: NET gateway_out(2) OFFSET = OUT 10 nS AFTER "clk"
  Clock period: 2.325ns (frequency: 430.108MHz)
  Total number of paths / destination ports: 0 / 0
  Number of failed paths / ports: 0 (-1.#J%) / 0 (-1.#J%)
-------------------------------------------------------------------------
Slack:                  7.675ns
  Source:               sift_x0/window_generator2_5df1ec7872/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2 (FF)
  Destination:          sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/op_mem_32_22_0 (FF)
  Data Path Delay:      2.325ns (Levels of Logic = 3)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns

  Data Path: sift_x0/window_generator2_5df1ec7872/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2 (FF) to sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/op_mem_32_22_0 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.282   0.753  sift_x0/window_generator2_5df1ec7872/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2 (sift_x0/delay4_q_net_x14(2))
     LUT6:I0->O            1   0.053   0.635  sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel3 (sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel1)
     LUT5:I1->O            1   0.053   0.485  sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel1 (sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel2)
     LUT5:I3->O            1   0.053   0.000  sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel21 (sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel)
     FDE:D                     0.011          sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/op_mem_32_22_0
    ----------------------------------------
    Total                      2.325ns (0.452ns logic, 1.873ns route)
                                       (19.4% logic, 80.6% route)

=========================================================================
Timing constraint: NET gateway_out(1) OFFSET = OUT 10 nS AFTER "clk"
  Clock period: 2.325ns (frequency: 430.108MHz)
  Total number of paths / destination ports: 0 / 0
  Number of failed paths / ports: 0 (-1.#J%) / 0 (-1.#J%)
-------------------------------------------------------------------------
Slack:                  7.675ns
  Source:               sift_x0/window_generator2_5df1ec7872/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2 (FF)
  Destination:          sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/op_mem_32_22_0 (FF)
  Data Path Delay:      2.325ns (Levels of Logic = 3)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns

  Data Path: sift_x0/window_generator2_5df1ec7872/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2 (FF) to sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/op_mem_32_22_0 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.282   0.753  sift_x0/window_generator2_5df1ec7872/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2 (sift_x0/delay4_q_net_x14(2))
     LUT6:I0->O            1   0.053   0.635  sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel3 (sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel1)
     LUT5:I1->O            1   0.053   0.485  sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel1 (sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel2)
     LUT5:I3->O            1   0.053   0.000  sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel21 (sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel)
     FDE:D                     0.011          sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/op_mem_32_22_0
    ----------------------------------------
    Total                      2.325ns (0.452ns logic, 1.873ns route)
                                       (19.4% logic, 80.6% route)

=========================================================================
Timing constraint: NET gateway_out(0) OFFSET = OUT 10 nS AFTER "clk"
  Clock period: 2.325ns (frequency: 430.108MHz)
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  7.675ns
  Source:               sift_x0/window_generator2_5df1ec7872/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2 (FF)
  Destination:          sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/op_mem_32_22_0 (FF)
  Data Path Delay:      2.325ns (Levels of Logic = 3)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns

  Data Path: sift_x0/window_generator2_5df1ec7872/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2 (FF) to sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/op_mem_32_22_0 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.282   0.753  sift_x0/window_generator2_5df1ec7872/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2 (sift_x0/delay4_q_net_x14(2))
     LUT6:I0->O            1   0.053   0.635  sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel3 (sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel1)
     LUT5:I1->O            1   0.053   0.485  sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel1 (sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel2)
     LUT5:I3->O            1   0.053   0.000  sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel21 (sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/result_18_3_rel)
     FDE:D                     0.011          sift_x0/maxima1_905a1e75b5/subsystem2_9d437adc7b/relational8/op_mem_32_22_0
    ----------------------------------------
    Total                      2.325ns (0.452ns logic, 1.873ns route)
                                       (19.4% logic, 80.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.325|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 17.05 secs
 
--> 

Total memory usage is 4638056 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  290 (   0 filtered)
Number of infos    :   91 (   0 filtered)

