#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Sep  9 03:19:22 2025
# Process ID: 1104104
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/vivado.jou
# Running On: coder-hftsoi-hls2, OS: Linux, CPU Frequency: 3161.938 MHz, CPU Physical cores: 32, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.172 ; gain = 114.992 ; free physical = 136662 ; free virtual = 449700
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1104136
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2823.590 ; gain = 391.523 ; free physical = 135873 ; free virtual = 448912
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:7]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 18 - type: integer 
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1101]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1102]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1103]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1104]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1105]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1106]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1107]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1108]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1109]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1110]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1111]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1112]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1113]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1114]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1115]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1116]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1117]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1118]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1119]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1120]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1121]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1122]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1123]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1124]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1125]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1126]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1127]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1128]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1129]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1130]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1131]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1132]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1133]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1134]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1135]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1136]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1137]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1138]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1139]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1140]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1141]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1142]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1143]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1144]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1145]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1146]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1147]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1148]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1149]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1150]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1151]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1152]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1153]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1154]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1155]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1156]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1157]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1158]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1159]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1160]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1161]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1162]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1163]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1164]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1165]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1166]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1167]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1168]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1169]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1170]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1171]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1172]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1173]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1174]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1175]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1176]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1177]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1178]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1179]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1180]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1181]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1182]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1183]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1184]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1185]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1186]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1187]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1188]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1189]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1190]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_16s_15ns_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_15ns_26_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_16s_15ns_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_15ns_26_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_16s_15s_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_15s_26_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_16s_15s_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_15s_26_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud.v:7]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 150 - type: integer 
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud.v:3261]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud.v:3262]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud.v:3263]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud.v:3264]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud.v:3265]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud.v:3266]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud.v:3267]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud.v:3268]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud.v:3269]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud.v:3270]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_16s_13s_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_13s_26_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_16s_13s_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_13s_26_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_16s_14s_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_14s_26_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_16s_14s_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_14s_26_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_15s_26ns_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_15s_26ns_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1.v:33]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w16_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3128.941 ; gain = 696.875 ; free physical = 135626 ; free virtual = 448669
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3128.941 ; gain = 696.875 ; free physical = 135630 ; free virtual = 448673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3136.945 ; gain = 704.879 ; free physical = 135630 ; free virtual = 448673
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 4177.125 ; gain = 1745.059 ; free physical = 134617 ; free virtual = 447664
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 100   
	   2 Input   16 Bit       Adders := 100   
	   5 Input   16 Bit       Adders := 50    
	   3 Input    8 Bit       Adders := 450   
	   2 Input    7 Bit       Adders := 90    
	   2 Input    6 Bit       Adders := 360   
	   3 Input    5 Bit       Adders := 360   
	   2 Input    5 Bit       Adders := 90    
	   2 Input    4 Bit       Adders := 271   
	   4 Input    4 Bit       Adders := 90    
	   2 Input    2 Bit       Adders := 200   
+---XORs : 
	   2 Input      1 Bit         XORs := 161   
+---Registers : 
	               16 Bit    Registers := 836   
	               15 Bit    Registers := 990   
	               12 Bit    Registers := 26    
	                5 Bit    Registers := 91    
	                4 Bit    Registers := 194   
	                2 Bit    Registers := 100   
	                1 Bit    Registers := 488   
+---ROMs : 
	                    ROMs := 540   
+---Muxes : 
	   2 Input   16 Bit        Muxes := 761   
	   2 Input   15 Bit        Muxes := 150   
	   2 Input   12 Bit        Muxes := 187   
	   2 Input    7 Bit        Muxes := 4     
	   6 Input    5 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 238   
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 103   
	   2 Input    1 Bit        Muxes := 420   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP tmp_2_reg_47190_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q539_reg is absorbed into DSP tmp_2_reg_47190_reg.
DSP Report: register tmp_2_reg_47190_reg is absorbed into DSP tmp_2_reg_47190_reg.
DSP Report: operator mul_16s_15s_26_1_1_U264/tmp_product is absorbed into DSP tmp_2_reg_47190_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U564/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1_reg_47195_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U564/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U564/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U564/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U564/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U564/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_10_reg_47285_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q521_reg is absorbed into DSP tmp_10_reg_47285_reg.
DSP Report: register tmp_10_reg_47285_reg is absorbed into DSP tmp_10_reg_47285_reg.
DSP Report: operator mul_16s_15s_26_1_1_U274/tmp_product is absorbed into DSP tmp_10_reg_47285_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U574/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_19_reg_47290_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U574/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U574/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U574/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U574/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U574/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_20_reg_47380_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q503_reg is absorbed into DSP tmp_20_reg_47380_reg.
DSP Report: register tmp_20_reg_47380_reg is absorbed into DSP tmp_20_reg_47380_reg.
DSP Report: operator mul_16s_15s_26_1_1_U284/tmp_product is absorbed into DSP tmp_20_reg_47380_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U584/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_37_reg_47385_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U584/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U584/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U584/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U584/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U584/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_69_reg_47850_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q413_reg is absorbed into DSP tmp_69_reg_47850_reg.
DSP Report: register tmp_69_reg_47850_reg is absorbed into DSP tmp_69_reg_47850_reg.
DSP Report: operator mul_16s_15s_26_1_1_U333/tmp_product is absorbed into DSP tmp_69_reg_47850_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U633/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_127_reg_47855_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U633/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U633/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U633/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U633/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U633/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_76_reg_47915_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q401_reg is absorbed into DSP tmp_76_reg_47915_reg.
DSP Report: register tmp_76_reg_47915_reg is absorbed into DSP tmp_76_reg_47915_reg.
DSP Report: operator mul_16s_15s_26_1_1_U340/tmp_product is absorbed into DSP tmp_76_reg_47915_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U640/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_139_reg_47920_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U640/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U640/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U640/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U640/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U640/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_77_reg_47925_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q399_reg is absorbed into DSP tmp_77_reg_47925_reg.
DSP Report: register tmp_77_reg_47925_reg is absorbed into DSP tmp_77_reg_47925_reg.
DSP Report: operator mul_16s_15s_26_1_1_U341/tmp_product is absorbed into DSP tmp_77_reg_47925_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U641/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_141_reg_47930_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U641/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U641/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U641/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U641/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U641/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_229_reg_49370_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q125_reg is absorbed into DSP tmp_229_reg_49370_reg.
DSP Report: register tmp_229_reg_49370_reg is absorbed into DSP tmp_229_reg_49370_reg.
DSP Report: operator mul_16s_15s_26_1_1_U493/tmp_product is absorbed into DSP tmp_229_reg_49370_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_415_reg_49375_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_275_reg_49810_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q41_reg is absorbed into DSP tmp_275_reg_49810_reg.
DSP Report: register tmp_275_reg_49810_reg is absorbed into DSP tmp_275_reg_49810_reg.
DSP Report: operator mul_16s_15s_26_1_1_U539/tmp_product is absorbed into DSP tmp_275_reg_49810_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U839/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_499_reg_49815_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U839/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U839/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U839/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U839/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U839/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_295_reg_50000_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q5_reg is absorbed into DSP tmp_295_reg_50000_reg.
DSP Report: register tmp_295_reg_50000_reg is absorbed into DSP tmp_295_reg_50000_reg.
DSP Report: operator mul_16s_15s_26_1_1_U559/tmp_product is absorbed into DSP tmp_295_reg_50000_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U859/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_535_reg_50005_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U859/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U859/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U859/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U859/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U859/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_8_reg_47220_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q533_reg is absorbed into DSP tmp_8_reg_47220_reg.
DSP Report: register tmp_8_reg_47220_reg is absorbed into DSP tmp_8_reg_47220_reg.
DSP Report: operator mul_16s_15s_26_1_1_U267/tmp_product is absorbed into DSP tmp_8_reg_47220_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U567/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_7_reg_47225_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U567/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U567/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U567/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U567/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U567/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_1_reg_47240_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q529_reg is absorbed into DSP tmp_1_reg_47240_reg.
DSP Report: register tmp_1_reg_47240_reg is absorbed into DSP tmp_1_reg_47240_reg.
DSP Report: operator mul_16s_15s_26_1_1_U269/tmp_product is absorbed into DSP tmp_1_reg_47240_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U569/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_11_reg_47245_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U569/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U569/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U569/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U569/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U569/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_s_reg_47230_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q531_reg is absorbed into DSP tmp_s_reg_47230_reg.
DSP Report: register tmp_s_reg_47230_reg is absorbed into DSP tmp_s_reg_47230_reg.
DSP Report: operator mul_16s_15s_26_1_1_U268/tmp_product is absorbed into DSP tmp_s_reg_47230_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U568/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_9_reg_47235_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U568/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U568/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U568/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U568/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U568/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_7_reg_47270_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q523_reg is absorbed into DSP tmp_7_reg_47270_reg.
DSP Report: register tmp_7_reg_47270_reg is absorbed into DSP tmp_7_reg_47270_reg.
DSP Report: operator mul_16s_15s_26_1_1_U272/tmp_product is absorbed into DSP tmp_7_reg_47270_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U572/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_17_reg_47275_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U572/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U572/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U572/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U572/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U572/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_6_reg_47210_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q535_reg is absorbed into DSP tmp_6_reg_47210_reg.
DSP Report: register tmp_6_reg_47210_reg is absorbed into DSP tmp_6_reg_47210_reg.
DSP Report: operator mul_16s_15s_26_1_1_U266/tmp_product is absorbed into DSP tmp_6_reg_47210_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U566/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_5_reg_47215_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U566/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U566/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U566/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U566/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U566/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_4_reg_47200_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q537_reg is absorbed into DSP tmp_4_reg_47200_reg.
DSP Report: register tmp_4_reg_47200_reg is absorbed into DSP tmp_4_reg_47200_reg.
DSP Report: operator mul_16s_15s_26_1_1_U265/tmp_product is absorbed into DSP tmp_4_reg_47200_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U565/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_3_reg_47205_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U565/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U565/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U565/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U565/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U565/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_13_reg_47315_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q515_reg is absorbed into DSP tmp_13_reg_47315_reg.
DSP Report: register tmp_13_reg_47315_reg is absorbed into DSP tmp_13_reg_47315_reg.
DSP Report: operator mul_16s_15s_26_1_1_U277/tmp_product is absorbed into DSP tmp_13_reg_47315_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U577/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_25_reg_47320_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U577/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U577/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U577/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U577/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U577/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_15_reg_47335_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q511_reg is absorbed into DSP tmp_15_reg_47335_reg.
DSP Report: register tmp_15_reg_47335_reg is absorbed into DSP tmp_15_reg_47335_reg.
DSP Report: operator mul_16s_15s_26_1_1_U279/tmp_product is absorbed into DSP tmp_15_reg_47335_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U579/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_29_reg_47340_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U579/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U579/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U579/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U579/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U579/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_14_reg_47325_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q513_reg is absorbed into DSP tmp_14_reg_47325_reg.
DSP Report: register tmp_14_reg_47325_reg is absorbed into DSP tmp_14_reg_47325_reg.
DSP Report: operator mul_16s_15s_26_1_1_U278/tmp_product is absorbed into DSP tmp_14_reg_47325_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U578/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_27_reg_47330_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U578/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U578/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U578/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U578/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U578/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_18_reg_47365_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q505_reg is absorbed into DSP tmp_18_reg_47365_reg.
DSP Report: register tmp_18_reg_47365_reg is absorbed into DSP tmp_18_reg_47365_reg.
DSP Report: operator mul_16s_15s_26_1_1_U282/tmp_product is absorbed into DSP tmp_18_reg_47365_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U582/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_35_reg_47370_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U582/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U582/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U582/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U582/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U582/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_12_reg_47305_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q517_reg is absorbed into DSP tmp_12_reg_47305_reg.
DSP Report: register tmp_12_reg_47305_reg is absorbed into DSP tmp_12_reg_47305_reg.
DSP Report: operator mul_16s_15s_26_1_1_U276/tmp_product is absorbed into DSP tmp_12_reg_47305_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U576/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_23_reg_47310_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U576/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U576/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U576/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U576/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U576/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_11_reg_47295_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q519_reg is absorbed into DSP tmp_11_reg_47295_reg.
DSP Report: register tmp_11_reg_47295_reg is absorbed into DSP tmp_11_reg_47295_reg.
DSP Report: operator mul_16s_15s_26_1_1_U275/tmp_product is absorbed into DSP tmp_11_reg_47295_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U575/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_21_reg_47300_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U575/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U575/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U575/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U575/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U575/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_23_reg_47410_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q497_reg is absorbed into DSP tmp_23_reg_47410_reg.
DSP Report: register tmp_23_reg_47410_reg is absorbed into DSP tmp_23_reg_47410_reg.
DSP Report: operator mul_16s_15s_26_1_1_U287/tmp_product is absorbed into DSP tmp_23_reg_47410_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U587/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_43_reg_47415_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U587/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U587/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U587/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U587/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U587/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_25_reg_47430_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q493_reg is absorbed into DSP tmp_25_reg_47430_reg.
DSP Report: register tmp_25_reg_47430_reg is absorbed into DSP tmp_25_reg_47430_reg.
DSP Report: operator mul_16s_15s_26_1_1_U289/tmp_product is absorbed into DSP tmp_25_reg_47430_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U589/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_47_reg_47435_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U589/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U589/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U589/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U589/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U589/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_24_reg_47420_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q495_reg is absorbed into DSP tmp_24_reg_47420_reg.
DSP Report: register tmp_24_reg_47420_reg is absorbed into DSP tmp_24_reg_47420_reg.
DSP Report: operator mul_16s_15s_26_1_1_U288/tmp_product is absorbed into DSP tmp_24_reg_47420_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U588/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_45_reg_47425_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U588/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U588/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U588/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U588/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U588/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_28_reg_47460_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q487_reg is absorbed into DSP tmp_28_reg_47460_reg.
DSP Report: register tmp_28_reg_47460_reg is absorbed into DSP tmp_28_reg_47460_reg.
DSP Report: operator mul_16s_15s_26_1_1_U292/tmp_product is absorbed into DSP tmp_28_reg_47460_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U592/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_53_reg_47465_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U592/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U592/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U592/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U592/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U592/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_22_reg_47400_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q499_reg is absorbed into DSP tmp_22_reg_47400_reg.
DSP Report: register tmp_22_reg_47400_reg is absorbed into DSP tmp_22_reg_47400_reg.
DSP Report: operator mul_16s_15s_26_1_1_U286/tmp_product is absorbed into DSP tmp_22_reg_47400_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U586/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_41_reg_47405_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U586/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U586/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U586/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U586/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U586/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_21_reg_47390_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q501_reg is absorbed into DSP tmp_21_reg_47390_reg.
DSP Report: register tmp_21_reg_47390_reg is absorbed into DSP tmp_21_reg_47390_reg.
DSP Report: operator mul_16s_15s_26_1_1_U285/tmp_product is absorbed into DSP tmp_21_reg_47390_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U585/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_39_reg_47395_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U585/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U585/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U585/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U585/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U585/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_37_reg_47545_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q471_reg is absorbed into DSP tmp_37_reg_47545_reg.
DSP Report: register tmp_37_reg_47545_reg is absorbed into DSP tmp_37_reg_47545_reg.
DSP Report: operator mul_16s_15s_26_1_1_U301/tmp_product is absorbed into DSP tmp_37_reg_47545_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_69_reg_47550_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_36_reg_47535_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q473_reg is absorbed into DSP tmp_36_reg_47535_reg.
DSP Report: register tmp_36_reg_47535_reg is absorbed into DSP tmp_36_reg_47535_reg.
DSP Report: operator mul_16s_15s_26_1_1_U300/tmp_product is absorbed into DSP tmp_36_reg_47535_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U600/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_67_reg_47540_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U600/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U600/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U600/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U600/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U600/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_29_reg_47470_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q485_reg is absorbed into DSP tmp_29_reg_47470_reg.
DSP Report: register tmp_29_reg_47470_reg is absorbed into DSP tmp_29_reg_47470_reg.
DSP Report: operator mul_16s_15s_26_1_1_U293/tmp_product is absorbed into DSP tmp_29_reg_47470_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U593/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_55_reg_47475_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U593/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U593/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U593/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U593/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U593/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_30_reg_47480_reg, operation Mode is: (A*(B:0x3f5b4))'.
DSP Report: register tmp_30_reg_47480_reg is absorbed into DSP tmp_30_reg_47480_reg.
DSP Report: operator mul_16s_13s_26_1_1_U294/tmp_product is absorbed into DSP tmp_30_reg_47480_reg.
DSP Report: Generating DSP mac_muladd_16s_13ns_26ns_26_1_1_U594/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x1b9e).
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U594/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U594/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U594/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U594/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_33_reg_47505_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q479_reg is absorbed into DSP tmp_33_reg_47505_reg.
DSP Report: register tmp_33_reg_47505_reg is absorbed into DSP tmp_33_reg_47505_reg.
DSP Report: operator mul_16s_15s_26_1_1_U297/tmp_product is absorbed into DSP tmp_33_reg_47505_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U597/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_61_reg_47510_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U597/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U597/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U597/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U597/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U597/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_35_reg_47525_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q475_reg is absorbed into DSP tmp_35_reg_47525_reg.
DSP Report: register tmp_35_reg_47525_reg is absorbed into DSP tmp_35_reg_47525_reg.
DSP Report: operator mul_16s_15s_26_1_1_U299/tmp_product is absorbed into DSP tmp_35_reg_47525_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U599/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_65_reg_47530_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U599/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U599/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U599/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U599/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U599/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_34_reg_47515_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q477_reg is absorbed into DSP tmp_34_reg_47515_reg.
DSP Report: register tmp_34_reg_47515_reg is absorbed into DSP tmp_34_reg_47515_reg.
DSP Report: operator mul_16s_15s_26_1_1_U298/tmp_product is absorbed into DSP tmp_34_reg_47515_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U598/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_63_reg_47520_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U598/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U598/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U598/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U598/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U598/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_38_reg_47555_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q469_reg is absorbed into DSP tmp_38_reg_47555_reg.
DSP Report: register tmp_38_reg_47555_reg is absorbed into DSP tmp_38_reg_47555_reg.
DSP Report: operator mul_16s_15s_26_1_1_U302/tmp_product is absorbed into DSP tmp_38_reg_47555_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U602/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_71_reg_47560_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U602/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U602/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U602/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U602/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U602/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_32_reg_47495_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q481_reg is absorbed into DSP tmp_32_reg_47495_reg.
DSP Report: register tmp_32_reg_47495_reg is absorbed into DSP tmp_32_reg_47495_reg.
DSP Report: operator mul_16s_15s_26_1_1_U296/tmp_product is absorbed into DSP tmp_32_reg_47495_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U596/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_59_reg_47500_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U596/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U596/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U596/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U596/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U596/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_31_reg_47485_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q483_reg is absorbed into DSP tmp_31_reg_47485_reg.
DSP Report: register tmp_31_reg_47485_reg is absorbed into DSP tmp_31_reg_47485_reg.
DSP Report: operator mul_16s_15s_26_1_1_U295/tmp_product is absorbed into DSP tmp_31_reg_47485_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U595/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_57_reg_47490_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U595/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U595/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U595/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U595/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U595/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_47_reg_47640_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q453_reg is absorbed into DSP tmp_47_reg_47640_reg.
DSP Report: register tmp_47_reg_47640_reg is absorbed into DSP tmp_47_reg_47640_reg.
DSP Report: operator mul_16s_15s_26_1_1_U311/tmp_product is absorbed into DSP tmp_47_reg_47640_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U611/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_87_reg_47645_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U611/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U611/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U611/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U611/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U611/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_46_reg_47630_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q455_reg is absorbed into DSP tmp_46_reg_47630_reg.
DSP Report: register tmp_46_reg_47630_reg is absorbed into DSP tmp_46_reg_47630_reg.
DSP Report: operator mul_16s_15s_26_1_1_U310/tmp_product is absorbed into DSP tmp_46_reg_47630_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U610/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_85_reg_47635_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U610/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U610/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U610/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U610/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U610/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_39_reg_47565_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q467_reg is absorbed into DSP tmp_39_reg_47565_reg.
DSP Report: register tmp_39_reg_47565_reg is absorbed into DSP tmp_39_reg_47565_reg.
DSP Report: operator mul_16s_15s_26_1_1_U303/tmp_product is absorbed into DSP tmp_39_reg_47565_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U603/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_73_reg_47570_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U603/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U603/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U603/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U603/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U603/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_40_reg_47575_reg, operation Mode is: (A*(B:0x3cd9c))'.
DSP Report: register tmp_40_reg_47575_reg is absorbed into DSP tmp_40_reg_47575_reg.
DSP Report: operator mul_16s_15s_26_1_1_U304/tmp_product is absorbed into DSP tmp_40_reg_47575_reg.
DSP Report: Generating DSP mac_muladd_16s_11ns_26ns_26_1_1_U604/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x792).
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U604/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U604/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U604/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U604/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_43_reg_47600_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q461_reg is absorbed into DSP tmp_43_reg_47600_reg.
DSP Report: register tmp_43_reg_47600_reg is absorbed into DSP tmp_43_reg_47600_reg.
DSP Report: operator mul_16s_15s_26_1_1_U307/tmp_product is absorbed into DSP tmp_43_reg_47600_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U607/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_79_reg_47605_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U607/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U607/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U607/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U607/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U607/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_45_reg_47620_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q457_reg is absorbed into DSP tmp_45_reg_47620_reg.
DSP Report: register tmp_45_reg_47620_reg is absorbed into DSP tmp_45_reg_47620_reg.
DSP Report: operator mul_16s_15s_26_1_1_U309/tmp_product is absorbed into DSP tmp_45_reg_47620_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U609/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_83_reg_47625_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U609/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U609/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U609/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U609/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U609/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_44_reg_47610_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q459_reg is absorbed into DSP tmp_44_reg_47610_reg.
DSP Report: register tmp_44_reg_47610_reg is absorbed into DSP tmp_44_reg_47610_reg.
DSP Report: operator mul_16s_15s_26_1_1_U308/tmp_product is absorbed into DSP tmp_44_reg_47610_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U608/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_81_reg_47615_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U608/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U608/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U608/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U608/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U608/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_48_reg_47650_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q451_reg is absorbed into DSP tmp_48_reg_47650_reg.
DSP Report: register tmp_48_reg_47650_reg is absorbed into DSP tmp_48_reg_47650_reg.
DSP Report: operator mul_16s_15s_26_1_1_U312/tmp_product is absorbed into DSP tmp_48_reg_47650_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U612/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_89_reg_47655_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U612/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U612/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U612/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U612/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U612/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_42_reg_47590_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q463_reg is absorbed into DSP tmp_42_reg_47590_reg.
DSP Report: register tmp_42_reg_47590_reg is absorbed into DSP tmp_42_reg_47590_reg.
DSP Report: operator mul_16s_15s_26_1_1_U306/tmp_product is absorbed into DSP tmp_42_reg_47590_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U606/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_77_reg_47595_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U606/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U606/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U606/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U606/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U606/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_41_reg_47580_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q465_reg is absorbed into DSP tmp_41_reg_47580_reg.
DSP Report: register tmp_41_reg_47580_reg is absorbed into DSP tmp_41_reg_47580_reg.
DSP Report: operator mul_16s_15s_26_1_1_U305/tmp_product is absorbed into DSP tmp_41_reg_47580_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U605/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_75_reg_47585_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U605/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U605/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U605/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U605/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U605/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_57_reg_47735_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q435_reg is absorbed into DSP tmp_57_reg_47735_reg.
DSP Report: register tmp_57_reg_47735_reg is absorbed into DSP tmp_57_reg_47735_reg.
DSP Report: operator mul_16s_15s_26_1_1_U321/tmp_product is absorbed into DSP tmp_57_reg_47735_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U621/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_105_reg_47740_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U621/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U621/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U621/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U621/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U621/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_56_reg_47725_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q437_reg is absorbed into DSP tmp_56_reg_47725_reg.
DSP Report: register tmp_56_reg_47725_reg is absorbed into DSP tmp_56_reg_47725_reg.
DSP Report: operator mul_16s_15s_26_1_1_U320/tmp_product is absorbed into DSP tmp_56_reg_47725_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U620/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_103_reg_47730_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U620/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U620/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U620/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U620/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U620/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_49_reg_47660_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q449_reg is absorbed into DSP tmp_49_reg_47660_reg.
DSP Report: register tmp_49_reg_47660_reg is absorbed into DSP tmp_49_reg_47660_reg.
DSP Report: operator mul_16s_15s_26_1_1_U313/tmp_product is absorbed into DSP tmp_49_reg_47660_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U613/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_91_reg_47665_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U613/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U613/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U613/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U613/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U613/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_50_reg_47670_reg, operation Mode is: (A*(B:0x3e2e4))'.
DSP Report: register tmp_50_reg_47670_reg is absorbed into DSP tmp_50_reg_47670_reg.
DSP Report: operator mul_16s_14s_26_1_1_U314/tmp_product is absorbed into DSP tmp_50_reg_47670_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U614/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/p, operation Mode is: C+A*(B:0x3da6).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U614/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U614/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U614/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U614/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/p.
DSP Report: Generating DSP tmp_53_reg_47695_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q443_reg is absorbed into DSP tmp_53_reg_47695_reg.
DSP Report: register tmp_53_reg_47695_reg is absorbed into DSP tmp_53_reg_47695_reg.
DSP Report: operator mul_16s_15s_26_1_1_U317/tmp_product is absorbed into DSP tmp_53_reg_47695_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U617/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_97_reg_47700_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U617/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U617/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U617/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U617/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U617/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_55_reg_47715_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q439_reg is absorbed into DSP tmp_55_reg_47715_reg.
DSP Report: register tmp_55_reg_47715_reg is absorbed into DSP tmp_55_reg_47715_reg.
DSP Report: operator mul_16s_15s_26_1_1_U319/tmp_product is absorbed into DSP tmp_55_reg_47715_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U619/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_101_reg_47720_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U619/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U619/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U619/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U619/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U619/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_54_reg_47705_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q441_reg is absorbed into DSP tmp_54_reg_47705_reg.
DSP Report: register tmp_54_reg_47705_reg is absorbed into DSP tmp_54_reg_47705_reg.
DSP Report: operator mul_16s_15s_26_1_1_U318/tmp_product is absorbed into DSP tmp_54_reg_47705_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U618/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_99_reg_47710_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U618/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U618/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U618/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U618/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U618/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_58_reg_47745_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q433_reg is absorbed into DSP tmp_58_reg_47745_reg.
DSP Report: register tmp_58_reg_47745_reg is absorbed into DSP tmp_58_reg_47745_reg.
DSP Report: operator mul_16s_15s_26_1_1_U322/tmp_product is absorbed into DSP tmp_58_reg_47745_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U622/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_107_reg_47750_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U622/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U622/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U622/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U622/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U622/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_52_reg_47685_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q445_reg is absorbed into DSP tmp_52_reg_47685_reg.
DSP Report: register tmp_52_reg_47685_reg is absorbed into DSP tmp_52_reg_47685_reg.
DSP Report: operator mul_16s_15s_26_1_1_U316/tmp_product is absorbed into DSP tmp_52_reg_47685_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U616/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_95_reg_47690_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U616/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U616/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U616/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U616/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U616/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_51_reg_47675_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q447_reg is absorbed into DSP tmp_51_reg_47675_reg.
DSP Report: register tmp_51_reg_47675_reg is absorbed into DSP tmp_51_reg_47675_reg.
DSP Report: operator mul_16s_15s_26_1_1_U315/tmp_product is absorbed into DSP tmp_51_reg_47675_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U615/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_93_reg_47680_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U615/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U615/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U615/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U615/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U615/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_59_reg_47755_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q431_reg is absorbed into DSP tmp_59_reg_47755_reg.
DSP Report: register tmp_59_reg_47755_reg is absorbed into DSP tmp_59_reg_47755_reg.
DSP Report: operator mul_16s_15s_26_1_1_U323/tmp_product is absorbed into DSP tmp_59_reg_47755_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U623/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_109_reg_47760_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U623/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U623/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U623/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U623/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U623/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_61_reg_47775_reg, operation Mode is: (A*(B:0x3f5b4))'.
DSP Report: register tmp_61_reg_47775_reg is absorbed into DSP tmp_61_reg_47775_reg.
DSP Report: operator mul_16s_13s_26_1_1_U325/tmp_product is absorbed into DSP tmp_61_reg_47775_reg.
DSP Report: Generating DSP mac_muladd_16s_13ns_26ns_26_1_1_U625/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x1b9e).
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U625/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U625/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U625/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U625/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_63_reg_47790_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q425_reg is absorbed into DSP tmp_63_reg_47790_reg.
DSP Report: register tmp_63_reg_47790_reg is absorbed into DSP tmp_63_reg_47790_reg.
DSP Report: operator mul_16s_15s_26_1_1_U327/tmp_product is absorbed into DSP tmp_63_reg_47790_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_115_reg_47795_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_65_reg_47810_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q421_reg is absorbed into DSP tmp_65_reg_47810_reg.
DSP Report: register tmp_65_reg_47810_reg is absorbed into DSP tmp_65_reg_47810_reg.
DSP Report: operator mul_16s_15s_26_1_1_U329/tmp_product is absorbed into DSP tmp_65_reg_47810_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U629/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_119_reg_47815_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U629/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U629/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U629/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U629/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U629/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_64_reg_47800_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q423_reg is absorbed into DSP tmp_64_reg_47800_reg.
DSP Report: register tmp_64_reg_47800_reg is absorbed into DSP tmp_64_reg_47800_reg.
DSP Report: operator mul_16s_15s_26_1_1_U328/tmp_product is absorbed into DSP tmp_64_reg_47800_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U628/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_117_reg_47805_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U628/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U628/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U628/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U628/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U628/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_68_reg_47840_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q415_reg is absorbed into DSP tmp_68_reg_47840_reg.
DSP Report: register tmp_68_reg_47840_reg is absorbed into DSP tmp_68_reg_47840_reg.
DSP Report: operator mul_16s_15s_26_1_1_U332/tmp_product is absorbed into DSP tmp_68_reg_47840_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U632/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_125_reg_47845_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U632/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U632/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U632/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U632/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U632/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_62_reg_47780_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q427_reg is absorbed into DSP tmp_62_reg_47780_reg.
DSP Report: register tmp_62_reg_47780_reg is absorbed into DSP tmp_62_reg_47780_reg.
DSP Report: operator mul_16s_15s_26_1_1_U326/tmp_product is absorbed into DSP tmp_62_reg_47780_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U626/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_113_reg_47785_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U626/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U626/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U626/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U626/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U626/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_60_reg_47765_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q429_reg is absorbed into DSP tmp_60_reg_47765_reg.
DSP Report: register tmp_60_reg_47765_reg is absorbed into DSP tmp_60_reg_47765_reg.
DSP Report: operator mul_16s_15s_26_1_1_U324/tmp_product is absorbed into DSP tmp_60_reg_47765_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U624/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_111_reg_47770_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U624/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U624/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U624/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U624/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U624/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_73_reg_47885_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q407_reg is absorbed into DSP tmp_73_reg_47885_reg.
DSP Report: register tmp_73_reg_47885_reg is absorbed into DSP tmp_73_reg_47885_reg.
DSP Report: operator mul_16s_15s_26_1_1_U337/tmp_product is absorbed into DSP tmp_73_reg_47885_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U637/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_133_reg_47890_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U637/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U637/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U637/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U637/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U637/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_75_reg_47905_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q403_reg is absorbed into DSP tmp_75_reg_47905_reg.
DSP Report: register tmp_75_reg_47905_reg is absorbed into DSP tmp_75_reg_47905_reg.
DSP Report: operator mul_16s_15s_26_1_1_U339/tmp_product is absorbed into DSP tmp_75_reg_47905_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U639/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_137_reg_47910_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U639/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U639/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U639/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U639/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U639/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_74_reg_47895_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q405_reg is absorbed into DSP tmp_74_reg_47895_reg.
DSP Report: register tmp_74_reg_47895_reg is absorbed into DSP tmp_74_reg_47895_reg.
DSP Report: operator mul_16s_15s_26_1_1_U338/tmp_product is absorbed into DSP tmp_74_reg_47895_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U638/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_135_reg_47900_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U638/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U638/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U638/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U638/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U638/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_78_reg_47935_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q397_reg is absorbed into DSP tmp_78_reg_47935_reg.
DSP Report: register tmp_78_reg_47935_reg is absorbed into DSP tmp_78_reg_47935_reg.
DSP Report: operator mul_16s_15s_26_1_1_U342/tmp_product is absorbed into DSP tmp_78_reg_47935_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U642/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_143_reg_47940_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U642/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U642/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U642/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U642/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U642/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_72_reg_47875_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q409_reg is absorbed into DSP tmp_72_reg_47875_reg.
DSP Report: register tmp_72_reg_47875_reg is absorbed into DSP tmp_72_reg_47875_reg.
DSP Report: operator mul_16s_15s_26_1_1_U336/tmp_product is absorbed into DSP tmp_72_reg_47875_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U636/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_131_reg_47880_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U636/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U636/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U636/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U636/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U636/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_70_reg_47860_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q411_reg is absorbed into DSP tmp_70_reg_47860_reg.
DSP Report: register tmp_70_reg_47860_reg is absorbed into DSP tmp_70_reg_47860_reg.
DSP Report: operator mul_16s_15s_26_1_1_U334/tmp_product is absorbed into DSP tmp_70_reg_47860_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U634/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_129_reg_47865_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U634/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U634/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U634/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U634/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U634/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_87_reg_48020_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q381_reg is absorbed into DSP tmp_87_reg_48020_reg.
DSP Report: register tmp_87_reg_48020_reg is absorbed into DSP tmp_87_reg_48020_reg.
DSP Report: operator mul_16s_15s_26_1_1_U351/tmp_product is absorbed into DSP tmp_87_reg_48020_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U651/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_159_reg_48025_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U651/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U651/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U651/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U651/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U651/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_86_reg_48010_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q383_reg is absorbed into DSP tmp_86_reg_48010_reg.
DSP Report: register tmp_86_reg_48010_reg is absorbed into DSP tmp_86_reg_48010_reg.
DSP Report: operator mul_16s_15s_26_1_1_U350/tmp_product is absorbed into DSP tmp_86_reg_48010_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U650/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_157_reg_48015_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U650/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U650/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U650/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U650/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U650/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_79_reg_47945_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q395_reg is absorbed into DSP tmp_79_reg_47945_reg.
DSP Report: register tmp_79_reg_47945_reg is absorbed into DSP tmp_79_reg_47945_reg.
DSP Report: operator mul_16s_15s_26_1_1_U343/tmp_product is absorbed into DSP tmp_79_reg_47945_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U643/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_145_reg_47950_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U643/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U643/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U643/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U643/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U643/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_81_reg_47965_reg, operation Mode is: (A*(B:0x3e2e4))'.
DSP Report: register tmp_81_reg_47965_reg is absorbed into DSP tmp_81_reg_47965_reg.
DSP Report: operator mul_16s_14s_26_1_1_U345/tmp_product is absorbed into DSP tmp_81_reg_47965_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U645/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/p, operation Mode is: C+A*(B:0x3da6).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U645/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U645/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U645/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U645/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/p.
DSP Report: Generating DSP tmp_83_reg_47980_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q389_reg is absorbed into DSP tmp_83_reg_47980_reg.
DSP Report: register tmp_83_reg_47980_reg is absorbed into DSP tmp_83_reg_47980_reg.
DSP Report: operator mul_16s_15s_26_1_1_U347/tmp_product is absorbed into DSP tmp_83_reg_47980_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_151_reg_47985_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_85_reg_48000_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q385_reg is absorbed into DSP tmp_85_reg_48000_reg.
DSP Report: register tmp_85_reg_48000_reg is absorbed into DSP tmp_85_reg_48000_reg.
DSP Report: operator mul_16s_15s_26_1_1_U349/tmp_product is absorbed into DSP tmp_85_reg_48000_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U649/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_155_reg_48005_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U649/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U649/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U649/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U649/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U649/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_84_reg_47990_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q387_reg is absorbed into DSP tmp_84_reg_47990_reg.
DSP Report: register tmp_84_reg_47990_reg is absorbed into DSP tmp_84_reg_47990_reg.
DSP Report: operator mul_16s_15s_26_1_1_U348/tmp_product is absorbed into DSP tmp_84_reg_47990_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U648/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_153_reg_47995_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U648/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U648/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U648/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U648/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U648/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_88_reg_48030_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q379_reg is absorbed into DSP tmp_88_reg_48030_reg.
DSP Report: register tmp_88_reg_48030_reg is absorbed into DSP tmp_88_reg_48030_reg.
DSP Report: operator mul_16s_15s_26_1_1_U352/tmp_product is absorbed into DSP tmp_88_reg_48030_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U652/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_161_reg_48035_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U652/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U652/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U652/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U652/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U652/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_82_reg_47970_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q391_reg is absorbed into DSP tmp_82_reg_47970_reg.
DSP Report: register tmp_82_reg_47970_reg is absorbed into DSP tmp_82_reg_47970_reg.
DSP Report: operator mul_16s_15s_26_1_1_U346/tmp_product is absorbed into DSP tmp_82_reg_47970_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U646/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_149_reg_47975_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U646/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U646/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U646/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U646/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U646/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_80_reg_47955_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q393_reg is absorbed into DSP tmp_80_reg_47955_reg.
DSP Report: register tmp_80_reg_47955_reg is absorbed into DSP tmp_80_reg_47955_reg.
DSP Report: operator mul_16s_15s_26_1_1_U344/tmp_product is absorbed into DSP tmp_80_reg_47955_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U644/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_147_reg_47960_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U644/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U644/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U644/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U644/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U644/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_97_reg_48115_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q363_reg is absorbed into DSP tmp_97_reg_48115_reg.
DSP Report: register tmp_97_reg_48115_reg is absorbed into DSP tmp_97_reg_48115_reg.
DSP Report: operator mul_16s_15s_26_1_1_U361/tmp_product is absorbed into DSP tmp_97_reg_48115_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U661/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_177_reg_48120_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U661/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U661/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U661/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U661/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U661/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_96_reg_48105_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q365_reg is absorbed into DSP tmp_96_reg_48105_reg.
DSP Report: register tmp_96_reg_48105_reg is absorbed into DSP tmp_96_reg_48105_reg.
DSP Report: operator mul_16s_15s_26_1_1_U360/tmp_product is absorbed into DSP tmp_96_reg_48105_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U660/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_175_reg_48110_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U660/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U660/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U660/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U660/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U660/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_89_reg_48040_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q377_reg is absorbed into DSP tmp_89_reg_48040_reg.
DSP Report: register tmp_89_reg_48040_reg is absorbed into DSP tmp_89_reg_48040_reg.
DSP Report: operator mul_16s_15s_26_1_1_U353/tmp_product is absorbed into DSP tmp_89_reg_48040_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U653/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_163_reg_48045_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U653/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U653/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U653/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U653/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U653/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_92_reg_48070_reg, operation Mode is: (A*(B:0x3f5b4))'.
DSP Report: register tmp_92_reg_48070_reg is absorbed into DSP tmp_92_reg_48070_reg.
DSP Report: operator mul_16s_13s_26_1_1_U356/tmp_product is absorbed into DSP tmp_92_reg_48070_reg.
DSP Report: Generating DSP mac_muladd_16s_13ns_26ns_26_1_1_U656/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x1b9e).
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U656/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U656/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U656/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U656/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_93_reg_48075_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q371_reg is absorbed into DSP tmp_93_reg_48075_reg.
DSP Report: register tmp_93_reg_48075_reg is absorbed into DSP tmp_93_reg_48075_reg.
DSP Report: operator mul_16s_15s_26_1_1_U357/tmp_product is absorbed into DSP tmp_93_reg_48075_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U657/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_169_reg_48080_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U657/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U657/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U657/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U657/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U657/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_95_reg_48095_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q367_reg is absorbed into DSP tmp_95_reg_48095_reg.
DSP Report: register tmp_95_reg_48095_reg is absorbed into DSP tmp_95_reg_48095_reg.
DSP Report: operator mul_16s_15s_26_1_1_U359/tmp_product is absorbed into DSP tmp_95_reg_48095_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U659/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_173_reg_48100_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U659/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U659/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U659/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U659/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U659/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_94_reg_48085_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q369_reg is absorbed into DSP tmp_94_reg_48085_reg.
DSP Report: register tmp_94_reg_48085_reg is absorbed into DSP tmp_94_reg_48085_reg.
DSP Report: operator mul_16s_15s_26_1_1_U358/tmp_product is absorbed into DSP tmp_94_reg_48085_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U658/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_171_reg_48090_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U658/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U658/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U658/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U658/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U658/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_98_reg_48125_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q361_reg is absorbed into DSP tmp_98_reg_48125_reg.
DSP Report: register tmp_98_reg_48125_reg is absorbed into DSP tmp_98_reg_48125_reg.
DSP Report: operator mul_16s_15s_26_1_1_U362/tmp_product is absorbed into DSP tmp_98_reg_48125_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U662/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_179_reg_48130_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U662/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U662/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U662/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U662/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U662/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_91_reg_48060_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q373_reg is absorbed into DSP tmp_91_reg_48060_reg.
DSP Report: register tmp_91_reg_48060_reg is absorbed into DSP tmp_91_reg_48060_reg.
DSP Report: operator mul_16s_15s_26_1_1_U355/tmp_product is absorbed into DSP tmp_91_reg_48060_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U655/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_167_reg_48065_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U655/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U655/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U655/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U655/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U655/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_90_reg_48050_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q375_reg is absorbed into DSP tmp_90_reg_48050_reg.
DSP Report: register tmp_90_reg_48050_reg is absorbed into DSP tmp_90_reg_48050_reg.
DSP Report: operator mul_16s_15s_26_1_1_U354/tmp_product is absorbed into DSP tmp_90_reg_48050_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U654/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_165_reg_48055_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U654/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U654/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U654/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U654/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U654/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_107_reg_48210_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q345_reg is absorbed into DSP tmp_107_reg_48210_reg.
DSP Report: register tmp_107_reg_48210_reg is absorbed into DSP tmp_107_reg_48210_reg.
DSP Report: operator mul_16s_15s_26_1_1_U371/tmp_product is absorbed into DSP tmp_107_reg_48210_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U671/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_195_reg_48215_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U671/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U671/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U671/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U671/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U671/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_106_reg_48200_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q347_reg is absorbed into DSP tmp_106_reg_48200_reg.
DSP Report: register tmp_106_reg_48200_reg is absorbed into DSP tmp_106_reg_48200_reg.
DSP Report: operator mul_16s_15s_26_1_1_U370/tmp_product is absorbed into DSP tmp_106_reg_48200_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U670/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_193_reg_48205_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U670/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U670/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U670/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U670/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U670/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_99_reg_48135_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q359_reg is absorbed into DSP tmp_99_reg_48135_reg.
DSP Report: register tmp_99_reg_48135_reg is absorbed into DSP tmp_99_reg_48135_reg.
DSP Report: operator mul_16s_15s_26_1_1_U363/tmp_product is absorbed into DSP tmp_99_reg_48135_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U663/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_181_reg_48140_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U663/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U663/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U663/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U663/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U663/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_102_reg_48165_reg, operation Mode is: (A*(B:0x3cd9c))'.
DSP Report: register tmp_102_reg_48165_reg is absorbed into DSP tmp_102_reg_48165_reg.
DSP Report: operator mul_16s_15s_26_1_1_U366/tmp_product is absorbed into DSP tmp_102_reg_48165_reg.
DSP Report: Generating DSP mac_muladd_16s_11ns_26ns_26_1_1_U666/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x792).
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U666/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U666/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U666/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U666/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_103_reg_48170_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q353_reg is absorbed into DSP tmp_103_reg_48170_reg.
DSP Report: register tmp_103_reg_48170_reg is absorbed into DSP tmp_103_reg_48170_reg.
DSP Report: operator mul_16s_15s_26_1_1_U367/tmp_product is absorbed into DSP tmp_103_reg_48170_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U667/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_187_reg_48175_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U667/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U667/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U667/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U667/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U667/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_105_reg_48190_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q349_reg is absorbed into DSP tmp_105_reg_48190_reg.
DSP Report: register tmp_105_reg_48190_reg is absorbed into DSP tmp_105_reg_48190_reg.
DSP Report: operator mul_16s_15s_26_1_1_U369/tmp_product is absorbed into DSP tmp_105_reg_48190_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U669/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_191_reg_48195_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U669/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U669/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U669/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U669/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U669/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_104_reg_48180_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q351_reg is absorbed into DSP tmp_104_reg_48180_reg.
DSP Report: register tmp_104_reg_48180_reg is absorbed into DSP tmp_104_reg_48180_reg.
DSP Report: operator mul_16s_15s_26_1_1_U368/tmp_product is absorbed into DSP tmp_104_reg_48180_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U668/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_189_reg_48185_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U668/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U668/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U668/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U668/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U668/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_108_reg_48220_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q343_reg is absorbed into DSP tmp_108_reg_48220_reg.
DSP Report: register tmp_108_reg_48220_reg is absorbed into DSP tmp_108_reg_48220_reg.
DSP Report: operator mul_16s_15s_26_1_1_U372/tmp_product is absorbed into DSP tmp_108_reg_48220_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U672/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_197_reg_48225_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U672/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U672/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U672/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U672/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U672/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_101_reg_48155_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q355_reg is absorbed into DSP tmp_101_reg_48155_reg.
DSP Report: register tmp_101_reg_48155_reg is absorbed into DSP tmp_101_reg_48155_reg.
DSP Report: operator mul_16s_15s_26_1_1_U365/tmp_product is absorbed into DSP tmp_101_reg_48155_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U665/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_185_reg_48160_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U665/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U665/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U665/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U665/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U665/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_100_reg_48145_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q357_reg is absorbed into DSP tmp_100_reg_48145_reg.
DSP Report: register tmp_100_reg_48145_reg is absorbed into DSP tmp_100_reg_48145_reg.
DSP Report: operator mul_16s_15s_26_1_1_U364/tmp_product is absorbed into DSP tmp_100_reg_48145_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U664/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_183_reg_48150_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U664/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U664/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U664/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U664/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U664/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_117_reg_48305_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q327_reg is absorbed into DSP tmp_117_reg_48305_reg.
DSP Report: register tmp_117_reg_48305_reg is absorbed into DSP tmp_117_reg_48305_reg.
DSP Report: operator mul_16s_15s_26_1_1_U381/tmp_product is absorbed into DSP tmp_117_reg_48305_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U681/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_213_reg_48310_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U681/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U681/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U681/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U681/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U681/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_116_reg_48295_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q329_reg is absorbed into DSP tmp_116_reg_48295_reg.
DSP Report: register tmp_116_reg_48295_reg is absorbed into DSP tmp_116_reg_48295_reg.
DSP Report: operator mul_16s_15s_26_1_1_U380/tmp_product is absorbed into DSP tmp_116_reg_48295_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U680/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_211_reg_48300_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U680/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U680/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U680/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U680/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U680/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_109_reg_48230_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q341_reg is absorbed into DSP tmp_109_reg_48230_reg.
DSP Report: register tmp_109_reg_48230_reg is absorbed into DSP tmp_109_reg_48230_reg.
DSP Report: operator mul_16s_15s_26_1_1_U373/tmp_product is absorbed into DSP tmp_109_reg_48230_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U673/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_199_reg_48235_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U673/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U673/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U673/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U673/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U673/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_112_reg_48260_reg, operation Mode is: (A*(B:0x3e2e4))'.
DSP Report: register tmp_112_reg_48260_reg is absorbed into DSP tmp_112_reg_48260_reg.
DSP Report: operator mul_16s_14s_26_1_1_U376/tmp_product is absorbed into DSP tmp_112_reg_48260_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U676/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/p, operation Mode is: C+A*(B:0x3da6).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U676/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U676/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U676/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U676/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/p.
DSP Report: Generating DSP tmp_113_reg_48265_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q335_reg is absorbed into DSP tmp_113_reg_48265_reg.
DSP Report: register tmp_113_reg_48265_reg is absorbed into DSP tmp_113_reg_48265_reg.
DSP Report: operator mul_16s_15s_26_1_1_U377/tmp_product is absorbed into DSP tmp_113_reg_48265_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U677/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_205_reg_48270_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U677/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U677/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U677/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U677/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U677/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_115_reg_48285_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q331_reg is absorbed into DSP tmp_115_reg_48285_reg.
DSP Report: register tmp_115_reg_48285_reg is absorbed into DSP tmp_115_reg_48285_reg.
DSP Report: operator mul_16s_15s_26_1_1_U379/tmp_product is absorbed into DSP tmp_115_reg_48285_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U679/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_209_reg_48290_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U679/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U679/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U679/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U679/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U679/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_114_reg_48275_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q333_reg is absorbed into DSP tmp_114_reg_48275_reg.
DSP Report: register tmp_114_reg_48275_reg is absorbed into DSP tmp_114_reg_48275_reg.
DSP Report: operator mul_16s_15s_26_1_1_U378/tmp_product is absorbed into DSP tmp_114_reg_48275_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U678/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_207_reg_48280_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U678/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U678/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U678/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U678/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U678/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_118_reg_48315_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q325_reg is absorbed into DSP tmp_118_reg_48315_reg.
DSP Report: register tmp_118_reg_48315_reg is absorbed into DSP tmp_118_reg_48315_reg.
DSP Report: operator mul_16s_15s_26_1_1_U382/tmp_product is absorbed into DSP tmp_118_reg_48315_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U682/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_215_reg_48320_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U682/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U682/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U682/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U682/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U682/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_111_reg_48250_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q337_reg is absorbed into DSP tmp_111_reg_48250_reg.
DSP Report: register tmp_111_reg_48250_reg is absorbed into DSP tmp_111_reg_48250_reg.
DSP Report: operator mul_16s_15s_26_1_1_U375/tmp_product is absorbed into DSP tmp_111_reg_48250_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U675/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_203_reg_48255_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U675/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U675/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U675/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U675/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U675/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_110_reg_48240_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q339_reg is absorbed into DSP tmp_110_reg_48240_reg.
DSP Report: register tmp_110_reg_48240_reg is absorbed into DSP tmp_110_reg_48240_reg.
DSP Report: operator mul_16s_15s_26_1_1_U374/tmp_product is absorbed into DSP tmp_110_reg_48240_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U674/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_201_reg_48245_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U674/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U674/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U674/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U674/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U674/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_127_reg_48400_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q309_reg is absorbed into DSP tmp_127_reg_48400_reg.
DSP Report: register tmp_127_reg_48400_reg is absorbed into DSP tmp_127_reg_48400_reg.
DSP Report: operator mul_16s_15s_26_1_1_U391/tmp_product is absorbed into DSP tmp_127_reg_48400_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U691/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_231_reg_48405_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U691/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U691/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U691/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U691/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U691/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_126_reg_48390_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q311_reg is absorbed into DSP tmp_126_reg_48390_reg.
DSP Report: register tmp_126_reg_48390_reg is absorbed into DSP tmp_126_reg_48390_reg.
DSP Report: operator mul_16s_15s_26_1_1_U390/tmp_product is absorbed into DSP tmp_126_reg_48390_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U690/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_229_reg_48395_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U690/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U690/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U690/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U690/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U690/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_119_reg_48325_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q323_reg is absorbed into DSP tmp_119_reg_48325_reg.
DSP Report: register tmp_119_reg_48325_reg is absorbed into DSP tmp_119_reg_48325_reg.
DSP Report: operator mul_16s_15s_26_1_1_U383/tmp_product is absorbed into DSP tmp_119_reg_48325_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U683/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_217_reg_48330_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U683/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U683/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U683/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U683/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U683/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_123_reg_48365_reg, operation Mode is: (A*(B:0x3f5b4))'.
DSP Report: register tmp_123_reg_48365_reg is absorbed into DSP tmp_123_reg_48365_reg.
DSP Report: operator mul_16s_13s_26_1_1_U387/tmp_product is absorbed into DSP tmp_123_reg_48365_reg.
DSP Report: Generating DSP mac_muladd_16s_13ns_26ns_26_1_1_U687/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x1b9e).
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U687/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U687/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U687/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U687/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_122_reg_48355_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q317_reg is absorbed into DSP tmp_122_reg_48355_reg.
DSP Report: register tmp_122_reg_48355_reg is absorbed into DSP tmp_122_reg_48355_reg.
DSP Report: operator mul_16s_15s_26_1_1_U386/tmp_product is absorbed into DSP tmp_122_reg_48355_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U686/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_223_reg_48360_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U686/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U686/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U686/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U686/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U686/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_125_reg_48380_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q313_reg is absorbed into DSP tmp_125_reg_48380_reg.
DSP Report: register tmp_125_reg_48380_reg is absorbed into DSP tmp_125_reg_48380_reg.
DSP Report: operator mul_16s_15s_26_1_1_U389/tmp_product is absorbed into DSP tmp_125_reg_48380_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U689/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_227_reg_48385_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U689/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U689/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U689/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U689/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U689/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_124_reg_48370_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q315_reg is absorbed into DSP tmp_124_reg_48370_reg.
DSP Report: register tmp_124_reg_48370_reg is absorbed into DSP tmp_124_reg_48370_reg.
DSP Report: operator mul_16s_15s_26_1_1_U388/tmp_product is absorbed into DSP tmp_124_reg_48370_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U688/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_225_reg_48375_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U688/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U688/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U688/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U688/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U688/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_128_reg_48410_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q307_reg is absorbed into DSP tmp_128_reg_48410_reg.
DSP Report: register tmp_128_reg_48410_reg is absorbed into DSP tmp_128_reg_48410_reg.
DSP Report: operator mul_16s_15s_26_1_1_U392/tmp_product is absorbed into DSP tmp_128_reg_48410_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_233_reg_48415_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_121_reg_48345_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q319_reg is absorbed into DSP tmp_121_reg_48345_reg.
DSP Report: register tmp_121_reg_48345_reg is absorbed into DSP tmp_121_reg_48345_reg.
DSP Report: operator mul_16s_15s_26_1_1_U385/tmp_product is absorbed into DSP tmp_121_reg_48345_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U685/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_221_reg_48350_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U685/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U685/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U685/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U685/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U685/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_120_reg_48335_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q321_reg is absorbed into DSP tmp_120_reg_48335_reg.
DSP Report: register tmp_120_reg_48335_reg is absorbed into DSP tmp_120_reg_48335_reg.
DSP Report: operator mul_16s_15s_26_1_1_U384/tmp_product is absorbed into DSP tmp_120_reg_48335_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U684/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_219_reg_48340_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U684/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U684/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U684/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U684/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U684/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_137_reg_48495_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q291_reg is absorbed into DSP tmp_137_reg_48495_reg.
DSP Report: register tmp_137_reg_48495_reg is absorbed into DSP tmp_137_reg_48495_reg.
DSP Report: operator mul_16s_15s_26_1_1_U401/tmp_product is absorbed into DSP tmp_137_reg_48495_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U701/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_249_reg_48500_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U701/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U701/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U701/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U701/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U701/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_136_reg_48485_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q293_reg is absorbed into DSP tmp_136_reg_48485_reg.
DSP Report: register tmp_136_reg_48485_reg is absorbed into DSP tmp_136_reg_48485_reg.
DSP Report: operator mul_16s_15s_26_1_1_U400/tmp_product is absorbed into DSP tmp_136_reg_48485_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U700/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_247_reg_48490_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U700/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U700/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U700/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U700/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U700/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_129_reg_48420_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q305_reg is absorbed into DSP tmp_129_reg_48420_reg.
DSP Report: register tmp_129_reg_48420_reg is absorbed into DSP tmp_129_reg_48420_reg.
DSP Report: operator mul_16s_15s_26_1_1_U393/tmp_product is absorbed into DSP tmp_129_reg_48420_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U693/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_235_reg_48425_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U693/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U693/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U693/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U693/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U693/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_133_reg_48460_reg, operation Mode is: (A*(B:0x3cd9c))'.
DSP Report: register tmp_133_reg_48460_reg is absorbed into DSP tmp_133_reg_48460_reg.
DSP Report: operator mul_16s_15s_26_1_1_U397/tmp_product is absorbed into DSP tmp_133_reg_48460_reg.
DSP Report: Generating DSP mac_muladd_16s_11ns_26ns_26_1_1_U697/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x792).
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U697/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U697/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U697/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U697/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_132_reg_48450_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q299_reg is absorbed into DSP tmp_132_reg_48450_reg.
DSP Report: register tmp_132_reg_48450_reg is absorbed into DSP tmp_132_reg_48450_reg.
DSP Report: operator mul_16s_15s_26_1_1_U396/tmp_product is absorbed into DSP tmp_132_reg_48450_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U696/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_241_reg_48455_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U696/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U696/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U696/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U696/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U696/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_135_reg_48475_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q295_reg is absorbed into DSP tmp_135_reg_48475_reg.
DSP Report: register tmp_135_reg_48475_reg is absorbed into DSP tmp_135_reg_48475_reg.
DSP Report: operator mul_16s_15s_26_1_1_U399/tmp_product is absorbed into DSP tmp_135_reg_48475_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U699/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_245_reg_48480_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U699/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U699/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U699/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U699/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U699/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_134_reg_48465_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q297_reg is absorbed into DSP tmp_134_reg_48465_reg.
DSP Report: register tmp_134_reg_48465_reg is absorbed into DSP tmp_134_reg_48465_reg.
DSP Report: operator mul_16s_15s_26_1_1_U398/tmp_product is absorbed into DSP tmp_134_reg_48465_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U698/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_243_reg_48470_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U698/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U698/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U698/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U698/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U698/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_138_reg_48505_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q289_reg is absorbed into DSP tmp_138_reg_48505_reg.
DSP Report: register tmp_138_reg_48505_reg is absorbed into DSP tmp_138_reg_48505_reg.
DSP Report: operator mul_16s_15s_26_1_1_U402/tmp_product is absorbed into DSP tmp_138_reg_48505_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U702/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_251_reg_48510_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U702/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U702/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U702/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U702/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U702/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_131_reg_48440_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q301_reg is absorbed into DSP tmp_131_reg_48440_reg.
DSP Report: register tmp_131_reg_48440_reg is absorbed into DSP tmp_131_reg_48440_reg.
DSP Report: operator mul_16s_15s_26_1_1_U395/tmp_product is absorbed into DSP tmp_131_reg_48440_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U695/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_239_reg_48445_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U695/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U695/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U695/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U695/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U695/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_130_reg_48430_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q303_reg is absorbed into DSP tmp_130_reg_48430_reg.
DSP Report: register tmp_130_reg_48430_reg is absorbed into DSP tmp_130_reg_48430_reg.
DSP Report: operator mul_16s_15s_26_1_1_U394/tmp_product is absorbed into DSP tmp_130_reg_48430_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U694/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_237_reg_48435_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U694/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U694/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U694/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U694/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U694/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_147_reg_48590_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q273_reg is absorbed into DSP tmp_147_reg_48590_reg.
DSP Report: register tmp_147_reg_48590_reg is absorbed into DSP tmp_147_reg_48590_reg.
DSP Report: operator mul_16s_15s_26_1_1_U411/tmp_product is absorbed into DSP tmp_147_reg_48590_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U711/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_267_reg_48595_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U711/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U711/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U711/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U711/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U711/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_146_reg_48580_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q275_reg is absorbed into DSP tmp_146_reg_48580_reg.
DSP Report: register tmp_146_reg_48580_reg is absorbed into DSP tmp_146_reg_48580_reg.
DSP Report: operator mul_16s_15s_26_1_1_U410/tmp_product is absorbed into DSP tmp_146_reg_48580_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U710/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_265_reg_48585_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U710/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U710/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U710/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U710/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U710/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_139_reg_48515_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q287_reg is absorbed into DSP tmp_139_reg_48515_reg.
DSP Report: register tmp_139_reg_48515_reg is absorbed into DSP tmp_139_reg_48515_reg.
DSP Report: operator mul_16s_15s_26_1_1_U403/tmp_product is absorbed into DSP tmp_139_reg_48515_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_253_reg_48520_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_143_reg_48555_reg, operation Mode is: (A*(B:0x3e2e4))'.
DSP Report: register tmp_143_reg_48555_reg is absorbed into DSP tmp_143_reg_48555_reg.
DSP Report: operator mul_16s_14s_26_1_1_U407/tmp_product is absorbed into DSP tmp_143_reg_48555_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U707/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/p, operation Mode is: C+A*(B:0x3da6).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U707/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U707/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U707/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U707/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/p.
DSP Report: Generating DSP tmp_142_reg_48545_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q281_reg is absorbed into DSP tmp_142_reg_48545_reg.
DSP Report: register tmp_142_reg_48545_reg is absorbed into DSP tmp_142_reg_48545_reg.
DSP Report: operator mul_16s_15s_26_1_1_U406/tmp_product is absorbed into DSP tmp_142_reg_48545_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U706/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_259_reg_48550_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U706/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U706/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U706/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U706/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U706/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_145_reg_48570_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q277_reg is absorbed into DSP tmp_145_reg_48570_reg.
DSP Report: register tmp_145_reg_48570_reg is absorbed into DSP tmp_145_reg_48570_reg.
DSP Report: operator mul_16s_15s_26_1_1_U409/tmp_product is absorbed into DSP tmp_145_reg_48570_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U709/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_263_reg_48575_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U709/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U709/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U709/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U709/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U709/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_144_reg_48560_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q279_reg is absorbed into DSP tmp_144_reg_48560_reg.
DSP Report: register tmp_144_reg_48560_reg is absorbed into DSP tmp_144_reg_48560_reg.
DSP Report: operator mul_16s_15s_26_1_1_U408/tmp_product is absorbed into DSP tmp_144_reg_48560_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U708/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_261_reg_48565_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U708/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U708/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U708/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U708/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U708/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_148_reg_48600_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q271_reg is absorbed into DSP tmp_148_reg_48600_reg.
DSP Report: register tmp_148_reg_48600_reg is absorbed into DSP tmp_148_reg_48600_reg.
DSP Report: operator mul_16s_15s_26_1_1_U412/tmp_product is absorbed into DSP tmp_148_reg_48600_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U712/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_269_reg_48605_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U712/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U712/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U712/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U712/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U712/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_141_reg_48535_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q283_reg is absorbed into DSP tmp_141_reg_48535_reg.
DSP Report: register tmp_141_reg_48535_reg is absorbed into DSP tmp_141_reg_48535_reg.
DSP Report: operator mul_16s_15s_26_1_1_U405/tmp_product is absorbed into DSP tmp_141_reg_48535_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U705/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_257_reg_48540_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U705/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U705/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U705/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U705/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U705/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_140_reg_48525_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q285_reg is absorbed into DSP tmp_140_reg_48525_reg.
DSP Report: register tmp_140_reg_48525_reg is absorbed into DSP tmp_140_reg_48525_reg.
DSP Report: operator mul_16s_15s_26_1_1_U404/tmp_product is absorbed into DSP tmp_140_reg_48525_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U704/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_255_reg_48530_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U704/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U704/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U704/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U704/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U704/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_157_reg_48685_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q255_reg is absorbed into DSP tmp_157_reg_48685_reg.
DSP Report: register tmp_157_reg_48685_reg is absorbed into DSP tmp_157_reg_48685_reg.
DSP Report: operator mul_16s_15s_26_1_1_U421/tmp_product is absorbed into DSP tmp_157_reg_48685_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_285_reg_48690_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_156_reg_48675_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q257_reg is absorbed into DSP tmp_156_reg_48675_reg.
DSP Report: register tmp_156_reg_48675_reg is absorbed into DSP tmp_156_reg_48675_reg.
DSP Report: operator mul_16s_15s_26_1_1_U420/tmp_product is absorbed into DSP tmp_156_reg_48675_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U720/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_283_reg_48680_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U720/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U720/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U720/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U720/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U720/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_149_reg_48610_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q269_reg is absorbed into DSP tmp_149_reg_48610_reg.
DSP Report: register tmp_149_reg_48610_reg is absorbed into DSP tmp_149_reg_48610_reg.
DSP Report: operator mul_16s_15s_26_1_1_U413/tmp_product is absorbed into DSP tmp_149_reg_48610_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U713/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_271_reg_48615_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U713/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U713/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U713/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U713/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U713/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_154_reg_48660_reg, operation Mode is: (A*(B:0x3f5b4))'.
DSP Report: register tmp_154_reg_48660_reg is absorbed into DSP tmp_154_reg_48660_reg.
DSP Report: operator mul_16s_13s_26_1_1_U418/tmp_product is absorbed into DSP tmp_154_reg_48660_reg.
DSP Report: Generating DSP mac_muladd_16s_13ns_26ns_26_1_1_U718/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x1b9e).
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U718/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U718/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U718/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U718/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_152_reg_48640_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q263_reg is absorbed into DSP tmp_152_reg_48640_reg.
DSP Report: register tmp_152_reg_48640_reg is absorbed into DSP tmp_152_reg_48640_reg.
DSP Report: operator mul_16s_15s_26_1_1_U416/tmp_product is absorbed into DSP tmp_152_reg_48640_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U716/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_277_reg_48645_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U716/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U716/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U716/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U716/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U716/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_155_reg_48665_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q259_reg is absorbed into DSP tmp_155_reg_48665_reg.
DSP Report: register tmp_155_reg_48665_reg is absorbed into DSP tmp_155_reg_48665_reg.
DSP Report: operator mul_16s_15s_26_1_1_U419/tmp_product is absorbed into DSP tmp_155_reg_48665_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U719/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_281_reg_48670_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U719/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U719/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U719/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U719/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U719/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_153_reg_48650_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q261_reg is absorbed into DSP tmp_153_reg_48650_reg.
DSP Report: register tmp_153_reg_48650_reg is absorbed into DSP tmp_153_reg_48650_reg.
DSP Report: operator mul_16s_15s_26_1_1_U417/tmp_product is absorbed into DSP tmp_153_reg_48650_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U717/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_279_reg_48655_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U717/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U717/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U717/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U717/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U717/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_158_reg_48695_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q253_reg is absorbed into DSP tmp_158_reg_48695_reg.
DSP Report: register tmp_158_reg_48695_reg is absorbed into DSP tmp_158_reg_48695_reg.
DSP Report: operator mul_16s_15s_26_1_1_U422/tmp_product is absorbed into DSP tmp_158_reg_48695_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U722/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_287_reg_48700_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U722/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U722/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U722/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U722/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U722/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_151_reg_48630_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q265_reg is absorbed into DSP tmp_151_reg_48630_reg.
DSP Report: register tmp_151_reg_48630_reg is absorbed into DSP tmp_151_reg_48630_reg.
DSP Report: operator mul_16s_15s_26_1_1_U415/tmp_product is absorbed into DSP tmp_151_reg_48630_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U715/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_275_reg_48635_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U715/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U715/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U715/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U715/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U715/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_150_reg_48620_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q267_reg is absorbed into DSP tmp_150_reg_48620_reg.
DSP Report: register tmp_150_reg_48620_reg is absorbed into DSP tmp_150_reg_48620_reg.
DSP Report: operator mul_16s_15s_26_1_1_U414/tmp_product is absorbed into DSP tmp_150_reg_48620_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U714/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_273_reg_48625_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U714/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U714/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U714/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U714/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U714/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_167_reg_48780_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q237_reg is absorbed into DSP tmp_167_reg_48780_reg.
DSP Report: register tmp_167_reg_48780_reg is absorbed into DSP tmp_167_reg_48780_reg.
DSP Report: operator mul_16s_15s_26_1_1_U431/tmp_product is absorbed into DSP tmp_167_reg_48780_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U731/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_303_reg_48785_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U731/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U731/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U731/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U731/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U731/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_166_reg_48770_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q239_reg is absorbed into DSP tmp_166_reg_48770_reg.
DSP Report: register tmp_166_reg_48770_reg is absorbed into DSP tmp_166_reg_48770_reg.
DSP Report: operator mul_16s_15s_26_1_1_U430/tmp_product is absorbed into DSP tmp_166_reg_48770_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U730/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_301_reg_48775_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U730/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U730/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U730/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U730/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U730/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_159_reg_48705_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q251_reg is absorbed into DSP tmp_159_reg_48705_reg.
DSP Report: register tmp_159_reg_48705_reg is absorbed into DSP tmp_159_reg_48705_reg.
DSP Report: operator mul_16s_15s_26_1_1_U423/tmp_product is absorbed into DSP tmp_159_reg_48705_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U723/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_289_reg_48710_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U723/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U723/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U723/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U723/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U723/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_164_reg_48755_reg, operation Mode is: (A*(B:0x3cd9c))'.
DSP Report: register tmp_164_reg_48755_reg is absorbed into DSP tmp_164_reg_48755_reg.
DSP Report: operator mul_16s_15s_26_1_1_U428/tmp_product is absorbed into DSP tmp_164_reg_48755_reg.
DSP Report: Generating DSP mac_muladd_16s_11ns_26ns_26_1_1_U728/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x792).
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U728/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U728/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U728/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U728/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_162_reg_48735_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q245_reg is absorbed into DSP tmp_162_reg_48735_reg.
DSP Report: register tmp_162_reg_48735_reg is absorbed into DSP tmp_162_reg_48735_reg.
DSP Report: operator mul_16s_15s_26_1_1_U426/tmp_product is absorbed into DSP tmp_162_reg_48735_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U726/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_295_reg_48740_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U726/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U726/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U726/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U726/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U726/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_165_reg_48760_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q241_reg is absorbed into DSP tmp_165_reg_48760_reg.
DSP Report: register tmp_165_reg_48760_reg is absorbed into DSP tmp_165_reg_48760_reg.
DSP Report: operator mul_16s_15s_26_1_1_U429/tmp_product is absorbed into DSP tmp_165_reg_48760_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U729/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_299_reg_48765_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U729/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U729/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U729/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U729/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U729/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_163_reg_48745_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q243_reg is absorbed into DSP tmp_163_reg_48745_reg.
DSP Report: register tmp_163_reg_48745_reg is absorbed into DSP tmp_163_reg_48745_reg.
DSP Report: operator mul_16s_15s_26_1_1_U427/tmp_product is absorbed into DSP tmp_163_reg_48745_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U727/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_297_reg_48750_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U727/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U727/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U727/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U727/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U727/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_168_reg_48790_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q235_reg is absorbed into DSP tmp_168_reg_48790_reg.
DSP Report: register tmp_168_reg_48790_reg is absorbed into DSP tmp_168_reg_48790_reg.
DSP Report: operator mul_16s_15s_26_1_1_U432/tmp_product is absorbed into DSP tmp_168_reg_48790_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U732/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_305_reg_48795_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U732/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U732/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U732/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U732/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U732/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_161_reg_48725_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q247_reg is absorbed into DSP tmp_161_reg_48725_reg.
DSP Report: register tmp_161_reg_48725_reg is absorbed into DSP tmp_161_reg_48725_reg.
DSP Report: operator mul_16s_15s_26_1_1_U425/tmp_product is absorbed into DSP tmp_161_reg_48725_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U725/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_293_reg_48730_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U725/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U725/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U725/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U725/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U725/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_160_reg_48715_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q249_reg is absorbed into DSP tmp_160_reg_48715_reg.
DSP Report: register tmp_160_reg_48715_reg is absorbed into DSP tmp_160_reg_48715_reg.
DSP Report: operator mul_16s_15s_26_1_1_U424/tmp_product is absorbed into DSP tmp_160_reg_48715_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U724/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_291_reg_48720_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U724/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U724/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U724/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U724/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U724/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_177_reg_48875_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q219_reg is absorbed into DSP tmp_177_reg_48875_reg.
DSP Report: register tmp_177_reg_48875_reg is absorbed into DSP tmp_177_reg_48875_reg.
DSP Report: operator mul_16s_15s_26_1_1_U441/tmp_product is absorbed into DSP tmp_177_reg_48875_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U741/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_321_reg_48880_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U741/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U741/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U741/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U741/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U741/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_176_reg_48865_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q221_reg is absorbed into DSP tmp_176_reg_48865_reg.
DSP Report: register tmp_176_reg_48865_reg is absorbed into DSP tmp_176_reg_48865_reg.
DSP Report: operator mul_16s_15s_26_1_1_U440/tmp_product is absorbed into DSP tmp_176_reg_48865_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U740/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_319_reg_48870_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U740/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U740/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U740/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U740/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U740/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_169_reg_48800_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q233_reg is absorbed into DSP tmp_169_reg_48800_reg.
DSP Report: register tmp_169_reg_48800_reg is absorbed into DSP tmp_169_reg_48800_reg.
DSP Report: operator mul_16s_15s_26_1_1_U433/tmp_product is absorbed into DSP tmp_169_reg_48800_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_307_reg_48805_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_174_reg_48850_reg, operation Mode is: (A*(B:0x3e2e4))'.
DSP Report: register tmp_174_reg_48850_reg is absorbed into DSP tmp_174_reg_48850_reg.
DSP Report: operator mul_16s_14s_26_1_1_U438/tmp_product is absorbed into DSP tmp_174_reg_48850_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U738/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/p, operation Mode is: C+A*(B:0x3da6).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U738/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U738/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U738/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U738/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/p.
DSP Report: Generating DSP tmp_172_reg_48830_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q227_reg is absorbed into DSP tmp_172_reg_48830_reg.
DSP Report: register tmp_172_reg_48830_reg is absorbed into DSP tmp_172_reg_48830_reg.
DSP Report: operator mul_16s_15s_26_1_1_U436/tmp_product is absorbed into DSP tmp_172_reg_48830_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U736/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_313_reg_48835_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U736/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U736/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U736/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U736/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U736/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_175_reg_48855_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q223_reg is absorbed into DSP tmp_175_reg_48855_reg.
DSP Report: register tmp_175_reg_48855_reg is absorbed into DSP tmp_175_reg_48855_reg.
DSP Report: operator mul_16s_15s_26_1_1_U439/tmp_product is absorbed into DSP tmp_175_reg_48855_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U739/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_317_reg_48860_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U739/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U739/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U739/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U739/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U739/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_173_reg_48840_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q225_reg is absorbed into DSP tmp_173_reg_48840_reg.
DSP Report: register tmp_173_reg_48840_reg is absorbed into DSP tmp_173_reg_48840_reg.
DSP Report: operator mul_16s_15s_26_1_1_U437/tmp_product is absorbed into DSP tmp_173_reg_48840_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_315_reg_48845_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_178_reg_48885_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q217_reg is absorbed into DSP tmp_178_reg_48885_reg.
DSP Report: register tmp_178_reg_48885_reg is absorbed into DSP tmp_178_reg_48885_reg.
DSP Report: operator mul_16s_15s_26_1_1_U442/tmp_product is absorbed into DSP tmp_178_reg_48885_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U742/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_323_reg_48890_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U742/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U742/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U742/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U742/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U742/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_171_reg_48820_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q229_reg is absorbed into DSP tmp_171_reg_48820_reg.
DSP Report: register tmp_171_reg_48820_reg is absorbed into DSP tmp_171_reg_48820_reg.
DSP Report: operator mul_16s_15s_26_1_1_U435/tmp_product is absorbed into DSP tmp_171_reg_48820_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U735/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_311_reg_48825_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U735/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U735/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U735/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U735/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U735/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_170_reg_48810_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q231_reg is absorbed into DSP tmp_170_reg_48810_reg.
DSP Report: register tmp_170_reg_48810_reg is absorbed into DSP tmp_170_reg_48810_reg.
DSP Report: operator mul_16s_15s_26_1_1_U434/tmp_product is absorbed into DSP tmp_170_reg_48810_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U734/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_309_reg_48815_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U734/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U734/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U734/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U734/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U734/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_187_reg_48970_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q201_reg is absorbed into DSP tmp_187_reg_48970_reg.
DSP Report: register tmp_187_reg_48970_reg is absorbed into DSP tmp_187_reg_48970_reg.
DSP Report: operator mul_16s_15s_26_1_1_U451/tmp_product is absorbed into DSP tmp_187_reg_48970_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U751/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_339_reg_48975_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U751/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U751/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U751/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U751/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U751/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_186_reg_48960_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q203_reg is absorbed into DSP tmp_186_reg_48960_reg.
DSP Report: register tmp_186_reg_48960_reg is absorbed into DSP tmp_186_reg_48960_reg.
DSP Report: operator mul_16s_15s_26_1_1_U450/tmp_product is absorbed into DSP tmp_186_reg_48960_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U750/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_337_reg_48965_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U750/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U750/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U750/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U750/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U750/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_179_reg_48895_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q215_reg is absorbed into DSP tmp_179_reg_48895_reg.
DSP Report: register tmp_179_reg_48895_reg is absorbed into DSP tmp_179_reg_48895_reg.
DSP Report: operator mul_16s_15s_26_1_1_U443/tmp_product is absorbed into DSP tmp_179_reg_48895_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_325_reg_48900_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_185_reg_48955_reg, operation Mode is: (A*(B:0x3f5b4))'.
DSP Report: register tmp_185_reg_48955_reg is absorbed into DSP tmp_185_reg_48955_reg.
DSP Report: operator mul_16s_13s_26_1_1_U449/tmp_product is absorbed into DSP tmp_185_reg_48955_reg.
DSP Report: Generating DSP mac_muladd_16s_13ns_26ns_26_1_1_U749/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x1b9e).
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U749/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U749/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U749/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U749/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_182_reg_48925_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q209_reg is absorbed into DSP tmp_182_reg_48925_reg.
DSP Report: register tmp_182_reg_48925_reg is absorbed into DSP tmp_182_reg_48925_reg.
DSP Report: operator mul_16s_15s_26_1_1_U446/tmp_product is absorbed into DSP tmp_182_reg_48925_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U746/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_331_reg_48930_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U746/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U746/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U746/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U746/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U746/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_184_reg_48945_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q205_reg is absorbed into DSP tmp_184_reg_48945_reg.
DSP Report: register tmp_184_reg_48945_reg is absorbed into DSP tmp_184_reg_48945_reg.
DSP Report: operator mul_16s_15s_26_1_1_U448/tmp_product is absorbed into DSP tmp_184_reg_48945_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U748/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_335_reg_48950_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U748/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U748/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U748/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U748/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U748/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_183_reg_48935_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q207_reg is absorbed into DSP tmp_183_reg_48935_reg.
DSP Report: register tmp_183_reg_48935_reg is absorbed into DSP tmp_183_reg_48935_reg.
DSP Report: operator mul_16s_15s_26_1_1_U447/tmp_product is absorbed into DSP tmp_183_reg_48935_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U747/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_333_reg_48940_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U747/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U747/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U747/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U747/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U747/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_188_reg_48980_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q199_reg is absorbed into DSP tmp_188_reg_48980_reg.
DSP Report: register tmp_188_reg_48980_reg is absorbed into DSP tmp_188_reg_48980_reg.
DSP Report: operator mul_16s_15s_26_1_1_U452/tmp_product is absorbed into DSP tmp_188_reg_48980_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U752/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_341_reg_48985_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U752/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U752/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U752/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U752/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U752/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_181_reg_48915_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q211_reg is absorbed into DSP tmp_181_reg_48915_reg.
DSP Report: register tmp_181_reg_48915_reg is absorbed into DSP tmp_181_reg_48915_reg.
DSP Report: operator mul_16s_15s_26_1_1_U445/tmp_product is absorbed into DSP tmp_181_reg_48915_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U745/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_329_reg_48920_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U745/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U745/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U745/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U745/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U745/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_180_reg_48905_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q213_reg is absorbed into DSP tmp_180_reg_48905_reg.
DSP Report: register tmp_180_reg_48905_reg is absorbed into DSP tmp_180_reg_48905_reg.
DSP Report: operator mul_16s_15s_26_1_1_U444/tmp_product is absorbed into DSP tmp_180_reg_48905_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U744/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_327_reg_48910_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U744/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U744/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U744/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U744/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U744/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_197_reg_49065_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q183_reg is absorbed into DSP tmp_197_reg_49065_reg.
DSP Report: register tmp_197_reg_49065_reg is absorbed into DSP tmp_197_reg_49065_reg.
DSP Report: operator mul_16s_15s_26_1_1_U461/tmp_product is absorbed into DSP tmp_197_reg_49065_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U761/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_357_reg_49070_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U761/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U761/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U761/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U761/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U761/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_196_reg_49055_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q185_reg is absorbed into DSP tmp_196_reg_49055_reg.
DSP Report: register tmp_196_reg_49055_reg is absorbed into DSP tmp_196_reg_49055_reg.
DSP Report: operator mul_16s_15s_26_1_1_U460/tmp_product is absorbed into DSP tmp_196_reg_49055_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_355_reg_49060_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_189_reg_48990_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q197_reg is absorbed into DSP tmp_189_reg_48990_reg.
DSP Report: register tmp_189_reg_48990_reg is absorbed into DSP tmp_189_reg_48990_reg.
DSP Report: operator mul_16s_15s_26_1_1_U453/tmp_product is absorbed into DSP tmp_189_reg_48990_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_343_reg_48995_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_195_reg_49050_reg, operation Mode is: (A*(B:0x3cd9c))'.
DSP Report: register tmp_195_reg_49050_reg is absorbed into DSP tmp_195_reg_49050_reg.
DSP Report: operator mul_16s_15s_26_1_1_U459/tmp_product is absorbed into DSP tmp_195_reg_49050_reg.
DSP Report: Generating DSP mac_muladd_16s_11ns_26ns_26_1_1_U759/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x792).
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U759/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U759/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U759/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U759/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_192_reg_49020_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q191_reg is absorbed into DSP tmp_192_reg_49020_reg.
DSP Report: register tmp_192_reg_49020_reg is absorbed into DSP tmp_192_reg_49020_reg.
DSP Report: operator mul_16s_15s_26_1_1_U456/tmp_product is absorbed into DSP tmp_192_reg_49020_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U756/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_349_reg_49025_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U756/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U756/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U756/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U756/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U756/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_194_reg_49040_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q187_reg is absorbed into DSP tmp_194_reg_49040_reg.
DSP Report: register tmp_194_reg_49040_reg is absorbed into DSP tmp_194_reg_49040_reg.
DSP Report: operator mul_16s_15s_26_1_1_U458/tmp_product is absorbed into DSP tmp_194_reg_49040_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U758/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_353_reg_49045_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U758/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U758/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U758/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U758/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U758/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_193_reg_49030_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q189_reg is absorbed into DSP tmp_193_reg_49030_reg.
DSP Report: register tmp_193_reg_49030_reg is absorbed into DSP tmp_193_reg_49030_reg.
DSP Report: operator mul_16s_15s_26_1_1_U457/tmp_product is absorbed into DSP tmp_193_reg_49030_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U757/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_351_reg_49035_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U757/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U757/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U757/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U757/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U757/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_198_reg_49075_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q181_reg is absorbed into DSP tmp_198_reg_49075_reg.
DSP Report: register tmp_198_reg_49075_reg is absorbed into DSP tmp_198_reg_49075_reg.
DSP Report: operator mul_16s_15s_26_1_1_U462/tmp_product is absorbed into DSP tmp_198_reg_49075_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U762/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_359_reg_49080_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U762/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U762/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U762/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U762/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U762/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_191_reg_49010_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q193_reg is absorbed into DSP tmp_191_reg_49010_reg.
DSP Report: register tmp_191_reg_49010_reg is absorbed into DSP tmp_191_reg_49010_reg.
DSP Report: operator mul_16s_15s_26_1_1_U455/tmp_product is absorbed into DSP tmp_191_reg_49010_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U755/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_347_reg_49015_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U755/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U755/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U755/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U755/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U755/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_190_reg_49000_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q195_reg is absorbed into DSP tmp_190_reg_49000_reg.
DSP Report: register tmp_190_reg_49000_reg is absorbed into DSP tmp_190_reg_49000_reg.
DSP Report: operator mul_16s_15s_26_1_1_U454/tmp_product is absorbed into DSP tmp_190_reg_49000_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U754/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_345_reg_49005_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U754/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U754/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U754/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U754/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U754/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_207_reg_49160_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q165_reg is absorbed into DSP tmp_207_reg_49160_reg.
DSP Report: register tmp_207_reg_49160_reg is absorbed into DSP tmp_207_reg_49160_reg.
DSP Report: operator mul_16s_15s_26_1_1_U471/tmp_product is absorbed into DSP tmp_207_reg_49160_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U771/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_375_reg_49165_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U771/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U771/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U771/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U771/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U771/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_206_reg_49150_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q167_reg is absorbed into DSP tmp_206_reg_49150_reg.
DSP Report: register tmp_206_reg_49150_reg is absorbed into DSP tmp_206_reg_49150_reg.
DSP Report: operator mul_16s_15s_26_1_1_U470/tmp_product is absorbed into DSP tmp_206_reg_49150_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U770/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_373_reg_49155_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U770/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U770/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U770/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U770/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U770/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_199_reg_49085_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q179_reg is absorbed into DSP tmp_199_reg_49085_reg.
DSP Report: register tmp_199_reg_49085_reg is absorbed into DSP tmp_199_reg_49085_reg.
DSP Report: operator mul_16s_15s_26_1_1_U463/tmp_product is absorbed into DSP tmp_199_reg_49085_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U763/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_361_reg_49090_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U763/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U763/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U763/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U763/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U763/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_205_reg_49145_reg, operation Mode is: (A*(B:0x3e2e4))'.
DSP Report: register tmp_205_reg_49145_reg is absorbed into DSP tmp_205_reg_49145_reg.
DSP Report: operator mul_16s_14s_26_1_1_U469/tmp_product is absorbed into DSP tmp_205_reg_49145_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U769/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/p, operation Mode is: C+A*(B:0x3da6).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U769/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U769/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U769/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U769/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/p.
DSP Report: Generating DSP tmp_202_reg_49115_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q173_reg is absorbed into DSP tmp_202_reg_49115_reg.
DSP Report: register tmp_202_reg_49115_reg is absorbed into DSP tmp_202_reg_49115_reg.
DSP Report: operator mul_16s_15s_26_1_1_U466/tmp_product is absorbed into DSP tmp_202_reg_49115_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U766/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_367_reg_49120_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U766/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U766/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U766/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U766/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U766/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_204_reg_49135_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q169_reg is absorbed into DSP tmp_204_reg_49135_reg.
DSP Report: register tmp_204_reg_49135_reg is absorbed into DSP tmp_204_reg_49135_reg.
DSP Report: operator mul_16s_15s_26_1_1_U468/tmp_product is absorbed into DSP tmp_204_reg_49135_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U768/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_371_reg_49140_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U768/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U768/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U768/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U768/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U768/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_203_reg_49125_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q171_reg is absorbed into DSP tmp_203_reg_49125_reg.
DSP Report: register tmp_203_reg_49125_reg is absorbed into DSP tmp_203_reg_49125_reg.
DSP Report: operator mul_16s_15s_26_1_1_U467/tmp_product is absorbed into DSP tmp_203_reg_49125_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_369_reg_49130_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_208_reg_49170_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q163_reg is absorbed into DSP tmp_208_reg_49170_reg.
DSP Report: register tmp_208_reg_49170_reg is absorbed into DSP tmp_208_reg_49170_reg.
DSP Report: operator mul_16s_15s_26_1_1_U472/tmp_product is absorbed into DSP tmp_208_reg_49170_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U772/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_377_reg_49175_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U772/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U772/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U772/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U772/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U772/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_201_reg_49105_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q175_reg is absorbed into DSP tmp_201_reg_49105_reg.
DSP Report: register tmp_201_reg_49105_reg is absorbed into DSP tmp_201_reg_49105_reg.
DSP Report: operator mul_16s_15s_26_1_1_U465/tmp_product is absorbed into DSP tmp_201_reg_49105_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U765/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_365_reg_49110_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U765/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U765/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U765/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U765/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U765/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_200_reg_49095_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q177_reg is absorbed into DSP tmp_200_reg_49095_reg.
DSP Report: register tmp_200_reg_49095_reg is absorbed into DSP tmp_200_reg_49095_reg.
DSP Report: operator mul_16s_15s_26_1_1_U464/tmp_product is absorbed into DSP tmp_200_reg_49095_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U764/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_363_reg_49100_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U764/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U764/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U764/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U764/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U764/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_297_reg_50020_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q1_reg is absorbed into DSP tmp_297_reg_50020_reg.
DSP Report: register tmp_297_reg_50020_reg is absorbed into DSP tmp_297_reg_50020_reg.
DSP Report: operator mul_16s_15s_26_1_1_U561/tmp_product is absorbed into DSP tmp_297_reg_50020_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U861/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_539_reg_50025_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U861/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U861/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U861/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U861/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U861/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_291_reg_49960_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q13_reg is absorbed into DSP tmp_291_reg_49960_reg.
DSP Report: register tmp_291_reg_49960_reg is absorbed into DSP tmp_291_reg_49960_reg.
DSP Report: operator mul_16s_15s_26_1_1_U555/tmp_product is absorbed into DSP tmp_291_reg_49960_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U855/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_527_reg_49965_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U855/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U855/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U855/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U855/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U855/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_290_reg_49950_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q15_reg is absorbed into DSP tmp_290_reg_49950_reg.
DSP Report: register tmp_290_reg_49950_reg is absorbed into DSP tmp_290_reg_49950_reg.
DSP Report: operator mul_16s_15s_26_1_1_U554/tmp_product is absorbed into DSP tmp_290_reg_49950_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_525_reg_49955_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_292_reg_49970_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q11_reg is absorbed into DSP tmp_292_reg_49970_reg.
DSP Report: register tmp_292_reg_49970_reg is absorbed into DSP tmp_292_reg_49970_reg.
DSP Report: operator mul_16s_15s_26_1_1_U556/tmp_product is absorbed into DSP tmp_292_reg_49970_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U856/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_529_reg_49975_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U856/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U856/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U856/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U856/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U856/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_294_reg_49990_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q7_reg is absorbed into DSP tmp_294_reg_49990_reg.
DSP Report: register tmp_294_reg_49990_reg is absorbed into DSP tmp_294_reg_49990_reg.
DSP Report: operator mul_16s_15s_26_1_1_U558/tmp_product is absorbed into DSP tmp_294_reg_49990_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U858/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_533_reg_49995_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U858/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U858/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U858/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U858/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U858/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_293_reg_49980_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q9_reg is absorbed into DSP tmp_293_reg_49980_reg.
DSP Report: register tmp_293_reg_49980_reg is absorbed into DSP tmp_293_reg_49980_reg.
DSP Report: operator mul_16s_15s_26_1_1_U557/tmp_product is absorbed into DSP tmp_293_reg_49980_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U857/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_531_reg_49985_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U857/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U857/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U857/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U857/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U857/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_217_reg_49255_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q147_reg is absorbed into DSP tmp_217_reg_49255_reg.
DSP Report: register tmp_217_reg_49255_reg is absorbed into DSP tmp_217_reg_49255_reg.
DSP Report: operator mul_16s_15s_26_1_1_U481/tmp_product is absorbed into DSP tmp_217_reg_49255_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U781/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_393_reg_49260_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U781/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U781/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U781/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U781/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U781/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_215_reg_49240_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q149_reg is absorbed into DSP tmp_215_reg_49240_reg.
DSP Report: register tmp_215_reg_49240_reg is absorbed into DSP tmp_215_reg_49240_reg.
DSP Report: operator mul_16s_15s_26_1_1_U479/tmp_product is absorbed into DSP tmp_215_reg_49240_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U779/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_391_reg_49245_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U779/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U779/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U779/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U779/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U779/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_209_reg_49180_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q161_reg is absorbed into DSP tmp_209_reg_49180_reg.
DSP Report: register tmp_209_reg_49180_reg is absorbed into DSP tmp_209_reg_49180_reg.
DSP Report: operator mul_16s_15s_26_1_1_U473/tmp_product is absorbed into DSP tmp_209_reg_49180_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U773/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_379_reg_49185_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U773/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U773/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U773/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U773/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U773/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_212_reg_49210_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q155_reg is absorbed into DSP tmp_212_reg_49210_reg.
DSP Report: register tmp_212_reg_49210_reg is absorbed into DSP tmp_212_reg_49210_reg.
DSP Report: operator mul_16s_15s_26_1_1_U476/tmp_product is absorbed into DSP tmp_212_reg_49210_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U776/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_385_reg_49215_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U776/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U776/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U776/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U776/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U776/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_214_reg_49230_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q151_reg is absorbed into DSP tmp_214_reg_49230_reg.
DSP Report: register tmp_214_reg_49230_reg is absorbed into DSP tmp_214_reg_49230_reg.
DSP Report: operator mul_16s_15s_26_1_1_U478/tmp_product is absorbed into DSP tmp_214_reg_49230_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U778/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_389_reg_49235_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U778/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U778/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U778/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U778/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U778/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_213_reg_49220_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q153_reg is absorbed into DSP tmp_213_reg_49220_reg.
DSP Report: register tmp_213_reg_49220_reg is absorbed into DSP tmp_213_reg_49220_reg.
DSP Report: operator mul_16s_15s_26_1_1_U477/tmp_product is absorbed into DSP tmp_213_reg_49220_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U777/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_387_reg_49225_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U777/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U777/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U777/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U777/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U777/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_218_reg_49265_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q145_reg is absorbed into DSP tmp_218_reg_49265_reg.
DSP Report: register tmp_218_reg_49265_reg is absorbed into DSP tmp_218_reg_49265_reg.
DSP Report: operator mul_16s_15s_26_1_1_U482/tmp_product is absorbed into DSP tmp_218_reg_49265_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U782/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_395_reg_49270_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U782/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U782/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U782/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U782/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U782/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_211_reg_49200_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q157_reg is absorbed into DSP tmp_211_reg_49200_reg.
DSP Report: register tmp_211_reg_49200_reg is absorbed into DSP tmp_211_reg_49200_reg.
DSP Report: operator mul_16s_15s_26_1_1_U475/tmp_product is absorbed into DSP tmp_211_reg_49200_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U775/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_383_reg_49205_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U775/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U775/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U775/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U775/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U775/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_210_reg_49190_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q159_reg is absorbed into DSP tmp_210_reg_49190_reg.
DSP Report: register tmp_210_reg_49190_reg is absorbed into DSP tmp_210_reg_49190_reg.
DSP Report: operator mul_16s_15s_26_1_1_U474/tmp_product is absorbed into DSP tmp_210_reg_49190_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U774/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_381_reg_49195_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U774/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U774/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U774/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U774/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U774/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_225_reg_49335_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q131_reg is absorbed into DSP tmp_225_reg_49335_reg.
DSP Report: register tmp_225_reg_49335_reg is absorbed into DSP tmp_225_reg_49335_reg.
DSP Report: operator mul_16s_15s_26_1_1_U489/tmp_product is absorbed into DSP tmp_225_reg_49335_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U789/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_409_reg_49340_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U789/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U789/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U789/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U789/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U789/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_222_reg_49305_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q137_reg is absorbed into DSP tmp_222_reg_49305_reg.
DSP Report: register tmp_222_reg_49305_reg is absorbed into DSP tmp_222_reg_49305_reg.
DSP Report: operator mul_16s_15s_26_1_1_U486/tmp_product is absorbed into DSP tmp_222_reg_49305_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U786/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_403_reg_49310_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U786/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U786/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U786/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U786/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U786/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_224_reg_49325_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q133_reg is absorbed into DSP tmp_224_reg_49325_reg.
DSP Report: register tmp_224_reg_49325_reg is absorbed into DSP tmp_224_reg_49325_reg.
DSP Report: operator mul_16s_15s_26_1_1_U488/tmp_product is absorbed into DSP tmp_224_reg_49325_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U788/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_407_reg_49330_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U788/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U788/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U788/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U788/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U788/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_223_reg_49315_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q135_reg is absorbed into DSP tmp_223_reg_49315_reg.
DSP Report: register tmp_223_reg_49315_reg is absorbed into DSP tmp_223_reg_49315_reg.
DSP Report: operator mul_16s_15s_26_1_1_U487/tmp_product is absorbed into DSP tmp_223_reg_49315_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U787/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_405_reg_49320_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U787/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U787/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U787/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U787/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U787/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_228_reg_49360_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q127_reg is absorbed into DSP tmp_228_reg_49360_reg.
DSP Report: register tmp_228_reg_49360_reg is absorbed into DSP tmp_228_reg_49360_reg.
DSP Report: operator mul_16s_15s_26_1_1_U492/tmp_product is absorbed into DSP tmp_228_reg_49360_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U792/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_413_reg_49365_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U792/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U792/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U792/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U792/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U792/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_220_reg_49285_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q141_reg is absorbed into DSP tmp_220_reg_49285_reg.
DSP Report: register tmp_220_reg_49285_reg is absorbed into DSP tmp_220_reg_49285_reg.
DSP Report: operator mul_16s_15s_26_1_1_U484/tmp_product is absorbed into DSP tmp_220_reg_49285_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U784/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_399_reg_49290_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U784/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U784/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U784/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U784/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U784/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_237_reg_49445_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q111_reg is absorbed into DSP tmp_237_reg_49445_reg.
DSP Report: register tmp_237_reg_49445_reg is absorbed into DSP tmp_237_reg_49445_reg.
DSP Report: operator mul_16s_15s_26_1_1_U501/tmp_product is absorbed into DSP tmp_237_reg_49445_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U801/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_429_reg_49450_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U801/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U801/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U801/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U801/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U801/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_235_reg_49430_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q113_reg is absorbed into DSP tmp_235_reg_49430_reg.
DSP Report: register tmp_235_reg_49430_reg is absorbed into DSP tmp_235_reg_49430_reg.
DSP Report: operator mul_16s_15s_26_1_1_U499/tmp_product is absorbed into DSP tmp_235_reg_49430_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U799/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_427_reg_49435_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U799/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U799/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U799/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U799/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U799/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_232_reg_49400_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q119_reg is absorbed into DSP tmp_232_reg_49400_reg.
DSP Report: register tmp_232_reg_49400_reg is absorbed into DSP tmp_232_reg_49400_reg.
DSP Report: operator mul_16s_15s_26_1_1_U496/tmp_product is absorbed into DSP tmp_232_reg_49400_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U796/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_421_reg_49405_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U796/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U796/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U796/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U796/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U796/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_234_reg_49420_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q115_reg is absorbed into DSP tmp_234_reg_49420_reg.
DSP Report: register tmp_234_reg_49420_reg is absorbed into DSP tmp_234_reg_49420_reg.
DSP Report: operator mul_16s_15s_26_1_1_U498/tmp_product is absorbed into DSP tmp_234_reg_49420_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U798/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_425_reg_49425_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U798/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U798/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U798/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U798/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U798/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_233_reg_49410_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q117_reg is absorbed into DSP tmp_233_reg_49410_reg.
DSP Report: register tmp_233_reg_49410_reg is absorbed into DSP tmp_233_reg_49410_reg.
DSP Report: operator mul_16s_15s_26_1_1_U497/tmp_product is absorbed into DSP tmp_233_reg_49410_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U797/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_423_reg_49415_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U797/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U797/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U797/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U797/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U797/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_238_reg_49455_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q109_reg is absorbed into DSP tmp_238_reg_49455_reg.
DSP Report: register tmp_238_reg_49455_reg is absorbed into DSP tmp_238_reg_49455_reg.
DSP Report: operator mul_16s_15s_26_1_1_U502/tmp_product is absorbed into DSP tmp_238_reg_49455_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U802/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_431_reg_49460_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U802/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U802/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U802/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U802/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U802/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_230_reg_49380_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q123_reg is absorbed into DSP tmp_230_reg_49380_reg.
DSP Report: register tmp_230_reg_49380_reg is absorbed into DSP tmp_230_reg_49380_reg.
DSP Report: operator mul_16s_15s_26_1_1_U494/tmp_product is absorbed into DSP tmp_230_reg_49380_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U794/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_417_reg_49385_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U794/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U794/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U794/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U794/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U794/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_287_reg_49925_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q19_reg is absorbed into DSP tmp_287_reg_49925_reg.
DSP Report: register tmp_287_reg_49925_reg is absorbed into DSP tmp_287_reg_49925_reg.
DSP Report: operator mul_16s_15s_26_1_1_U551/tmp_product is absorbed into DSP tmp_287_reg_49925_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U851/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_521_reg_49930_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U851/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U851/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U851/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U851/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U851/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_281_reg_49865_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q31_reg is absorbed into DSP tmp_281_reg_49865_reg.
DSP Report: register tmp_281_reg_49865_reg is absorbed into DSP tmp_281_reg_49865_reg.
DSP Report: operator mul_16s_15s_26_1_1_U545/tmp_product is absorbed into DSP tmp_281_reg_49865_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U845/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_509_reg_49870_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U845/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U845/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U845/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U845/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U845/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_280_reg_49855_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q33_reg is absorbed into DSP tmp_280_reg_49855_reg.
DSP Report: register tmp_280_reg_49855_reg is absorbed into DSP tmp_280_reg_49855_reg.
DSP Report: operator mul_16s_15s_26_1_1_U544/tmp_product is absorbed into DSP tmp_280_reg_49855_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U844/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_507_reg_49860_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U844/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U844/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U844/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U844/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U844/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_282_reg_49875_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q29_reg is absorbed into DSP tmp_282_reg_49875_reg.
DSP Report: register tmp_282_reg_49875_reg is absorbed into DSP tmp_282_reg_49875_reg.
DSP Report: operator mul_16s_15s_26_1_1_U546/tmp_product is absorbed into DSP tmp_282_reg_49875_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_511_reg_49880_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_284_reg_49895_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q25_reg is absorbed into DSP tmp_284_reg_49895_reg.
DSP Report: register tmp_284_reg_49895_reg is absorbed into DSP tmp_284_reg_49895_reg.
DSP Report: operator mul_16s_15s_26_1_1_U548/tmp_product is absorbed into DSP tmp_284_reg_49895_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U848/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_515_reg_49900_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U848/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U848/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U848/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U848/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U848/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_283_reg_49885_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q27_reg is absorbed into DSP tmp_283_reg_49885_reg.
DSP Report: register tmp_283_reg_49885_reg is absorbed into DSP tmp_283_reg_49885_reg.
DSP Report: operator mul_16s_15s_26_1_1_U547/tmp_product is absorbed into DSP tmp_283_reg_49885_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U847/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_513_reg_49890_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U847/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U847/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U847/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U847/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U847/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_246_reg_49535_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q93_reg is absorbed into DSP tmp_246_reg_49535_reg.
DSP Report: register tmp_246_reg_49535_reg is absorbed into DSP tmp_246_reg_49535_reg.
DSP Report: operator mul_16s_15s_26_1_1_U510/tmp_product is absorbed into DSP tmp_246_reg_49535_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U810/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_447_reg_49540_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U810/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U810/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U810/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U810/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U810/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_245_reg_49525_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q95_reg is absorbed into DSP tmp_245_reg_49525_reg.
DSP Report: register tmp_245_reg_49525_reg is absorbed into DSP tmp_245_reg_49525_reg.
DSP Report: operator mul_16s_15s_26_1_1_U509/tmp_product is absorbed into DSP tmp_245_reg_49525_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U809/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_445_reg_49530_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U809/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U809/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U809/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U809/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U809/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_239_reg_49465_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q107_reg is absorbed into DSP tmp_239_reg_49465_reg.
DSP Report: register tmp_239_reg_49465_reg is absorbed into DSP tmp_239_reg_49465_reg.
DSP Report: operator mul_16s_15s_26_1_1_U503/tmp_product is absorbed into DSP tmp_239_reg_49465_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U803/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_433_reg_49470_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U803/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U803/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U803/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U803/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U803/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_247_reg_49545_reg, operation Mode is: (A*(B:0x3f5b4))'.
DSP Report: register tmp_247_reg_49545_reg is absorbed into DSP tmp_247_reg_49545_reg.
DSP Report: operator mul_16s_13s_26_1_1_U511/tmp_product is absorbed into DSP tmp_247_reg_49545_reg.
DSP Report: Generating DSP mac_muladd_16s_13ns_26ns_26_1_1_U811/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x1b9e).
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U811/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U811/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U811/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U811/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_242_reg_49495_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q101_reg is absorbed into DSP tmp_242_reg_49495_reg.
DSP Report: register tmp_242_reg_49495_reg is absorbed into DSP tmp_242_reg_49495_reg.
DSP Report: operator mul_16s_15s_26_1_1_U506/tmp_product is absorbed into DSP tmp_242_reg_49495_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U806/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_439_reg_49500_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U806/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U806/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U806/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U806/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U806/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_244_reg_49515_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q97_reg is absorbed into DSP tmp_244_reg_49515_reg.
DSP Report: register tmp_244_reg_49515_reg is absorbed into DSP tmp_244_reg_49515_reg.
DSP Report: operator mul_16s_15s_26_1_1_U508/tmp_product is absorbed into DSP tmp_244_reg_49515_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U808/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_443_reg_49520_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U808/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U808/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U808/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U808/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U808/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_243_reg_49505_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q99_reg is absorbed into DSP tmp_243_reg_49505_reg.
DSP Report: register tmp_243_reg_49505_reg is absorbed into DSP tmp_243_reg_49505_reg.
DSP Report: operator mul_16s_15s_26_1_1_U507/tmp_product is absorbed into DSP tmp_243_reg_49505_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U807/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_441_reg_49510_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U807/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U807/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U807/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U807/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U807/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_248_reg_49550_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q91_reg is absorbed into DSP tmp_248_reg_49550_reg.
DSP Report: register tmp_248_reg_49550_reg is absorbed into DSP tmp_248_reg_49550_reg.
DSP Report: operator mul_16s_15s_26_1_1_U512/tmp_product is absorbed into DSP tmp_248_reg_49550_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U812/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_449_reg_49555_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U812/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U812/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U812/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U812/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U812/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_241_reg_49485_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q103_reg is absorbed into DSP tmp_241_reg_49485_reg.
DSP Report: register tmp_241_reg_49485_reg is absorbed into DSP tmp_241_reg_49485_reg.
DSP Report: operator mul_16s_15s_26_1_1_U505/tmp_product is absorbed into DSP tmp_241_reg_49485_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U805/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_437_reg_49490_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U805/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U805/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U805/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U805/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U805/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_240_reg_49475_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q105_reg is absorbed into DSP tmp_240_reg_49475_reg.
DSP Report: register tmp_240_reg_49475_reg is absorbed into DSP tmp_240_reg_49475_reg.
DSP Report: operator mul_16s_15s_26_1_1_U504/tmp_product is absorbed into DSP tmp_240_reg_49475_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U804/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_435_reg_49480_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U804/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U804/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U804/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U804/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U804/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_256_reg_49630_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q75_reg is absorbed into DSP tmp_256_reg_49630_reg.
DSP Report: register tmp_256_reg_49630_reg is absorbed into DSP tmp_256_reg_49630_reg.
DSP Report: operator mul_16s_15s_26_1_1_U520/tmp_product is absorbed into DSP tmp_256_reg_49630_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U820/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_465_reg_49635_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U820/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U820/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U820/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U820/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U820/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_255_reg_49620_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q77_reg is absorbed into DSP tmp_255_reg_49620_reg.
DSP Report: register tmp_255_reg_49620_reg is absorbed into DSP tmp_255_reg_49620_reg.
DSP Report: operator mul_16s_15s_26_1_1_U519/tmp_product is absorbed into DSP tmp_255_reg_49620_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U819/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_463_reg_49625_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U819/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U819/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U819/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U819/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U819/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_249_reg_49560_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q89_reg is absorbed into DSP tmp_249_reg_49560_reg.
DSP Report: register tmp_249_reg_49560_reg is absorbed into DSP tmp_249_reg_49560_reg.
DSP Report: operator mul_16s_15s_26_1_1_U513/tmp_product is absorbed into DSP tmp_249_reg_49560_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U813/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_451_reg_49565_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U813/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U813/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U813/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U813/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U813/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_257_reg_49640_reg, operation Mode is: (A*(B:0x3cd9c))'.
DSP Report: register tmp_257_reg_49640_reg is absorbed into DSP tmp_257_reg_49640_reg.
DSP Report: operator mul_16s_15s_26_1_1_U521/tmp_product is absorbed into DSP tmp_257_reg_49640_reg.
DSP Report: Generating DSP mac_muladd_16s_11ns_26ns_26_1_1_U821/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x792).
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U821/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U821/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U821/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U821/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_252_reg_49590_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q83_reg is absorbed into DSP tmp_252_reg_49590_reg.
DSP Report: register tmp_252_reg_49590_reg is absorbed into DSP tmp_252_reg_49590_reg.
DSP Report: operator mul_16s_15s_26_1_1_U516/tmp_product is absorbed into DSP tmp_252_reg_49590_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U816/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_457_reg_49595_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U816/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U816/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U816/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U816/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U816/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_254_reg_49610_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q79_reg is absorbed into DSP tmp_254_reg_49610_reg.
DSP Report: register tmp_254_reg_49610_reg is absorbed into DSP tmp_254_reg_49610_reg.
DSP Report: operator mul_16s_15s_26_1_1_U518/tmp_product is absorbed into DSP tmp_254_reg_49610_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U818/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_461_reg_49615_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U818/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U818/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U818/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U818/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U818/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_253_reg_49600_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q81_reg is absorbed into DSP tmp_253_reg_49600_reg.
DSP Report: register tmp_253_reg_49600_reg is absorbed into DSP tmp_253_reg_49600_reg.
DSP Report: operator mul_16s_15s_26_1_1_U517/tmp_product is absorbed into DSP tmp_253_reg_49600_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U817/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_459_reg_49605_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U817/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U817/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U817/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U817/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U817/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_258_reg_49645_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q73_reg is absorbed into DSP tmp_258_reg_49645_reg.
DSP Report: register tmp_258_reg_49645_reg is absorbed into DSP tmp_258_reg_49645_reg.
DSP Report: operator mul_16s_15s_26_1_1_U522/tmp_product is absorbed into DSP tmp_258_reg_49645_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U822/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_467_reg_49650_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U822/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U822/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U822/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U822/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U822/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_251_reg_49580_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q85_reg is absorbed into DSP tmp_251_reg_49580_reg.
DSP Report: register tmp_251_reg_49580_reg is absorbed into DSP tmp_251_reg_49580_reg.
DSP Report: operator mul_16s_15s_26_1_1_U515/tmp_product is absorbed into DSP tmp_251_reg_49580_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U815/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_455_reg_49585_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U815/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U815/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U815/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U815/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U815/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_250_reg_49570_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q87_reg is absorbed into DSP tmp_250_reg_49570_reg.
DSP Report: register tmp_250_reg_49570_reg is absorbed into DSP tmp_250_reg_49570_reg.
DSP Report: operator mul_16s_15s_26_1_1_U514/tmp_product is absorbed into DSP tmp_250_reg_49570_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U814/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_453_reg_49575_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U814/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U814/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U814/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U814/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U814/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_266_reg_49725_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q57_reg is absorbed into DSP tmp_266_reg_49725_reg.
DSP Report: register tmp_266_reg_49725_reg is absorbed into DSP tmp_266_reg_49725_reg.
DSP Report: operator mul_16s_15s_26_1_1_U530/tmp_product is absorbed into DSP tmp_266_reg_49725_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U830/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_483_reg_49730_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U830/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U830/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U830/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U830/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U830/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_265_reg_49715_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q59_reg is absorbed into DSP tmp_265_reg_49715_reg.
DSP Report: register tmp_265_reg_49715_reg is absorbed into DSP tmp_265_reg_49715_reg.
DSP Report: operator mul_16s_15s_26_1_1_U529/tmp_product is absorbed into DSP tmp_265_reg_49715_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U829/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_481_reg_49720_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U829/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U829/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U829/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U829/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U829/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_259_reg_49655_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q71_reg is absorbed into DSP tmp_259_reg_49655_reg.
DSP Report: register tmp_259_reg_49655_reg is absorbed into DSP tmp_259_reg_49655_reg.
DSP Report: operator mul_16s_15s_26_1_1_U523/tmp_product is absorbed into DSP tmp_259_reg_49655_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_469_reg_49660_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_267_reg_49735_reg, operation Mode is: (A*(B:0x3e2e4))'.
DSP Report: register tmp_267_reg_49735_reg is absorbed into DSP tmp_267_reg_49735_reg.
DSP Report: operator mul_16s_14s_26_1_1_U531/tmp_product is absorbed into DSP tmp_267_reg_49735_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U831/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/p, operation Mode is: C+A*(B:0x3da6).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U831/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U831/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U831/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U831/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/p.
DSP Report: Generating DSP tmp_262_reg_49685_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q65_reg is absorbed into DSP tmp_262_reg_49685_reg.
DSP Report: register tmp_262_reg_49685_reg is absorbed into DSP tmp_262_reg_49685_reg.
DSP Report: operator mul_16s_15s_26_1_1_U526/tmp_product is absorbed into DSP tmp_262_reg_49685_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U826/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_475_reg_49690_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U826/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U826/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U826/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U826/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U826/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_264_reg_49705_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q61_reg is absorbed into DSP tmp_264_reg_49705_reg.
DSP Report: register tmp_264_reg_49705_reg is absorbed into DSP tmp_264_reg_49705_reg.
DSP Report: operator mul_16s_15s_26_1_1_U528/tmp_product is absorbed into DSP tmp_264_reg_49705_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U828/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_479_reg_49710_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U828/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U828/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U828/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U828/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U828/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_263_reg_49695_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q63_reg is absorbed into DSP tmp_263_reg_49695_reg.
DSP Report: register tmp_263_reg_49695_reg is absorbed into DSP tmp_263_reg_49695_reg.
DSP Report: operator mul_16s_15s_26_1_1_U527/tmp_product is absorbed into DSP tmp_263_reg_49695_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U827/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_477_reg_49700_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U827/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U827/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U827/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U827/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U827/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_268_reg_49740_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q55_reg is absorbed into DSP tmp_268_reg_49740_reg.
DSP Report: register tmp_268_reg_49740_reg is absorbed into DSP tmp_268_reg_49740_reg.
DSP Report: operator mul_16s_15s_26_1_1_U532/tmp_product is absorbed into DSP tmp_268_reg_49740_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U832/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_485_reg_49745_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U832/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U832/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U832/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U832/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U832/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_261_reg_49675_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q67_reg is absorbed into DSP tmp_261_reg_49675_reg.
DSP Report: register tmp_261_reg_49675_reg is absorbed into DSP tmp_261_reg_49675_reg.
DSP Report: operator mul_16s_15s_26_1_1_U525/tmp_product is absorbed into DSP tmp_261_reg_49675_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U825/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_473_reg_49680_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U825/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U825/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U825/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U825/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U825/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_260_reg_49665_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q69_reg is absorbed into DSP tmp_260_reg_49665_reg.
DSP Report: register tmp_260_reg_49665_reg is absorbed into DSP tmp_260_reg_49665_reg.
DSP Report: operator mul_16s_15s_26_1_1_U524/tmp_product is absorbed into DSP tmp_260_reg_49665_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U824/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_471_reg_49670_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U824/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U824/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U824/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U824/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U824/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_272_reg_49780_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q47_reg is absorbed into DSP tmp_272_reg_49780_reg.
DSP Report: register tmp_272_reg_49780_reg is absorbed into DSP tmp_272_reg_49780_reg.
DSP Report: operator mul_16s_15s_26_1_1_U536/tmp_product is absorbed into DSP tmp_272_reg_49780_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U836/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_493_reg_49785_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U836/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U836/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U836/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U836/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U836/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_274_reg_49800_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q43_reg is absorbed into DSP tmp_274_reg_49800_reg.
DSP Report: register tmp_274_reg_49800_reg is absorbed into DSP tmp_274_reg_49800_reg.
DSP Report: operator mul_16s_15s_26_1_1_U538/tmp_product is absorbed into DSP tmp_274_reg_49800_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U838/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_497_reg_49805_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U838/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U838/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U838/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U838/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U838/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_273_reg_49790_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q45_reg is absorbed into DSP tmp_273_reg_49790_reg.
DSP Report: register tmp_273_reg_49790_reg is absorbed into DSP tmp_273_reg_49790_reg.
DSP Report: operator mul_16s_15s_26_1_1_U537/tmp_product is absorbed into DSP tmp_273_reg_49790_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U837/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_495_reg_49795_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U837/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U837/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U837/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U837/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U837/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_277_reg_49830_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q37_reg is absorbed into DSP tmp_277_reg_49830_reg.
DSP Report: register tmp_277_reg_49830_reg is absorbed into DSP tmp_277_reg_49830_reg.
DSP Report: operator mul_16s_15s_26_1_1_U541/tmp_product is absorbed into DSP tmp_277_reg_49830_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U841/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_503_reg_49835_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U841/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U841/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U841/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U841/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U841/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_271_reg_49770_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q49_reg is absorbed into DSP tmp_271_reg_49770_reg.
DSP Report: register tmp_271_reg_49770_reg is absorbed into DSP tmp_271_reg_49770_reg.
DSP Report: operator mul_16s_15s_26_1_1_U535/tmp_product is absorbed into DSP tmp_271_reg_49770_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U835/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_491_reg_49775_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U835/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U835/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U835/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U835/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U835/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_270_reg_49760_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q51_reg is absorbed into DSP tmp_270_reg_49760_reg.
DSP Report: register tmp_270_reg_49760_reg is absorbed into DSP tmp_270_reg_49760_reg.
DSP Report: operator mul_16s_15s_26_1_1_U534/tmp_product is absorbed into DSP tmp_270_reg_49760_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U834/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_489_reg_49765_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U834/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U834/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U834/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U834/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U834/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_286_reg_49915_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q21_reg is absorbed into DSP tmp_286_reg_49915_reg.
DSP Report: register tmp_286_reg_49915_reg is absorbed into DSP tmp_286_reg_49915_reg.
DSP Report: operator mul_16s_15s_26_1_1_U550/tmp_product is absorbed into DSP tmp_286_reg_49915_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U850/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_519_reg_49920_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U850/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U850/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U850/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U850/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U850/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_285_reg_49905_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q23_reg is absorbed into DSP tmp_285_reg_49905_reg.
DSP Report: register tmp_285_reg_49905_reg is absorbed into DSP tmp_285_reg_49905_reg.
DSP Report: operator mul_16s_15s_26_1_1_U549/tmp_product is absorbed into DSP tmp_285_reg_49905_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U849/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_517_reg_49910_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U849/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U849/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U849/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U849/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U849/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_296_reg_50010_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_296_reg_50010_reg is absorbed into DSP tmp_296_reg_50010_reg.
DSP Report: operator mul_16s_15s_26_1_1_U560/tmp_product is absorbed into DSP tmp_296_reg_50010_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U860/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_537_reg_50015_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U860/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U860/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U860/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U860/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U860/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_289_reg_49940_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_289_reg_49940_reg is absorbed into DSP tmp_289_reg_49940_reg.
DSP Report: operator mul_16s_15s_26_1_1_U553/tmp_product is absorbed into DSP tmp_289_reg_49940_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U853/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U853/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U853/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U853/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U853/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_298_reg_50030_reg, operation Mode is: (A*(B:0x3e2e4))'.
DSP Report: register tmp_298_reg_50030_reg is absorbed into DSP tmp_298_reg_50030_reg.
DSP Report: operator mul_16s_14s_26_1_1_U562/tmp_product is absorbed into DSP tmp_298_reg_50030_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U862/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/p, operation Mode is: C+A*(B:0x3da6).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U862/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U862/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U862/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U862/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/p.
DSP Report: Generating DSP tmp_279_reg_49845_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_279_reg_49845_reg is absorbed into DSP tmp_279_reg_49845_reg.
DSP Report: operator mul_16s_15s_26_1_1_U543/tmp_product is absorbed into DSP tmp_279_reg_49845_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U843/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U843/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U843/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U843/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U843/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_288_reg_49935_reg, operation Mode is: (A*(B:0x3cd9c))'.
DSP Report: register tmp_288_reg_49935_reg is absorbed into DSP tmp_288_reg_49935_reg.
DSP Report: operator mul_16s_15s_26_1_1_U552/tmp_product is absorbed into DSP tmp_288_reg_49935_reg.
DSP Report: Generating DSP mac_muladd_16s_11ns_26ns_26_1_1_U852/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x792).
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U852/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U852/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U852/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U852/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_276_reg_49820_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_276_reg_49820_reg is absorbed into DSP tmp_276_reg_49820_reg.
DSP Report: operator mul_16s_15s_26_1_1_U540/tmp_product is absorbed into DSP tmp_276_reg_49820_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U840/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_501_reg_49825_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U840/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U840/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U840/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U840/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U840/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_269_reg_49750_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_269_reg_49750_reg is absorbed into DSP tmp_269_reg_49750_reg.
DSP Report: operator mul_16s_15s_26_1_1_U533/tmp_product is absorbed into DSP tmp_269_reg_49750_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U833/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U833/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U833/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U833/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U833/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_278_reg_49840_reg, operation Mode is: (A*(B:0x3f5b4))'.
DSP Report: register tmp_278_reg_49840_reg is absorbed into DSP tmp_278_reg_49840_reg.
DSP Report: operator mul_16s_13s_26_1_1_U542/tmp_product is absorbed into DSP tmp_278_reg_49840_reg.
DSP Report: Generating DSP mac_muladd_16s_13ns_26ns_26_1_1_U842/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x1b9e).
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U842/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U842/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U842/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U842/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_236_reg_49440_reg, operation Mode is: (A*(B:0x3e2e4))'.
DSP Report: register tmp_236_reg_49440_reg is absorbed into DSP tmp_236_reg_49440_reg.
DSP Report: operator mul_16s_14s_26_1_1_U500/tmp_product is absorbed into DSP tmp_236_reg_49440_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U800/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/p, operation Mode is: C+A*(B:0x3da6).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U800/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U800/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U800/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U800/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/p.
DSP Report: Generating DSP tmp_231_reg_49390_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_231_reg_49390_reg is absorbed into DSP tmp_231_reg_49390_reg.
DSP Report: operator mul_16s_15s_26_1_1_U495/tmp_product is absorbed into DSP tmp_231_reg_49390_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U795/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_419_reg_49395_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U795/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U795/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U795/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U795/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U795/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_227_reg_49350_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_227_reg_49350_reg is absorbed into DSP tmp_227_reg_49350_reg.
DSP Report: operator mul_16s_15s_26_1_1_U491/tmp_product is absorbed into DSP tmp_227_reg_49350_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U791/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_411_reg_49355_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U791/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U791/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U791/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U791/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U791/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_219_reg_49275_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_219_reg_49275_reg is absorbed into DSP tmp_219_reg_49275_reg.
DSP Report: operator mul_16s_15s_26_1_1_U483/tmp_product is absorbed into DSP tmp_219_reg_49275_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U783/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_397_reg_49280_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U783/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U783/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U783/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U783/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U783/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_226_reg_49345_reg, operation Mode is: (A*(B:0x3cd9c))'.
DSP Report: register tmp_226_reg_49345_reg is absorbed into DSP tmp_226_reg_49345_reg.
DSP Report: operator mul_16s_15s_26_1_1_U490/tmp_product is absorbed into DSP tmp_226_reg_49345_reg.
DSP Report: Generating DSP mac_muladd_16s_11ns_26ns_26_1_1_U790/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x792).
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U790/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U790/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U790/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U790/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_221_reg_49295_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_221_reg_49295_reg is absorbed into DSP tmp_221_reg_49295_reg.
DSP Report: operator mul_16s_15s_26_1_1_U485/tmp_product is absorbed into DSP tmp_221_reg_49295_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U785/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_401_reg_49300_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U785/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U785/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U785/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U785/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U785/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_216_reg_49250_reg, operation Mode is: (A*(B:0x3f5b4))'.
DSP Report: register tmp_216_reg_49250_reg is absorbed into DSP tmp_216_reg_49250_reg.
DSP Report: operator mul_16s_13s_26_1_1_U480/tmp_product is absorbed into DSP tmp_216_reg_49250_reg.
DSP Report: Generating DSP mac_muladd_16s_13ns_26ns_26_1_1_U780/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x1b9e).
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U780/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U780/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U780/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U780/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_71_reg_47870_reg, operation Mode is: (A*(B:0x3cd9c))'.
DSP Report: register tmp_71_reg_47870_reg is absorbed into DSP tmp_71_reg_47870_reg.
DSP Report: operator mul_16s_15s_26_1_1_U335/tmp_product is absorbed into DSP tmp_71_reg_47870_reg.
DSP Report: Generating DSP mac_muladd_16s_11ns_26ns_26_1_1_U635/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x792).
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U635/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U635/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U635/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U635/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_67_reg_47830_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_67_reg_47830_reg is absorbed into DSP tmp_67_reg_47830_reg.
DSP Report: operator mul_16s_15s_26_1_1_U331/tmp_product is absorbed into DSP tmp_67_reg_47830_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U631/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_123_reg_47835_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U631/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U631/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U631/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U631/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U631/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_66_reg_47820_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_66_reg_47820_reg is absorbed into DSP tmp_66_reg_47820_reg.
DSP Report: operator mul_16s_15s_26_1_1_U330/tmp_product is absorbed into DSP tmp_66_reg_47820_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U630/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_121_reg_47825_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U630/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U630/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U630/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U630/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U630/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_27_reg_47450_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_27_reg_47450_reg is absorbed into DSP tmp_27_reg_47450_reg.
DSP Report: operator mul_16s_15s_26_1_1_U291/tmp_product is absorbed into DSP tmp_27_reg_47450_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U591/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U591/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U591/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U591/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U591/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_26_reg_47440_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_26_reg_47440_reg is absorbed into DSP tmp_26_reg_47440_reg.
DSP Report: operator mul_16s_15s_26_1_1_U290/tmp_product is absorbed into DSP tmp_26_reg_47440_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_19_reg_47375_reg, operation Mode is: (A*(B:0x3e2e4))'.
DSP Report: register tmp_19_reg_47375_reg is absorbed into DSP tmp_19_reg_47375_reg.
DSP Report: operator mul_16s_14s_26_1_1_U283/tmp_product is absorbed into DSP tmp_19_reg_47375_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U583/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/p, operation Mode is: C+A*(B:0x3da6).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U583/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U583/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U583/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U583/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U/p.
DSP Report: Generating DSP tmp_17_reg_47355_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_17_reg_47355_reg is absorbed into DSP tmp_17_reg_47355_reg.
DSP Report: operator mul_16s_15s_26_1_1_U281/tmp_product is absorbed into DSP tmp_17_reg_47355_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U581/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U581/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U581/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U581/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U581/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_16_reg_47345_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_16_reg_47345_reg is absorbed into DSP tmp_16_reg_47345_reg.
DSP Report: operator mul_16s_15s_26_1_1_U280/tmp_product is absorbed into DSP tmp_16_reg_47345_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_9_reg_47280_reg, operation Mode is: (A*(B:0x3cd9c))'.
DSP Report: register tmp_9_reg_47280_reg is absorbed into DSP tmp_9_reg_47280_reg.
DSP Report: operator mul_16s_15s_26_1_1_U273/tmp_product is absorbed into DSP tmp_9_reg_47280_reg.
DSP Report: Generating DSP mac_muladd_16s_11ns_26ns_26_1_1_U573/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x792).
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U573/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U573/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_11ns_26ns_26_1_1_U573/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_11ns_26ns_26_1_1_U573/hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_5_reg_47260_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_5_reg_47260_reg is absorbed into DSP tmp_5_reg_47260_reg.
DSP Report: operator mul_16s_15s_26_1_1_U271/tmp_product is absorbed into DSP tmp_5_reg_47260_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_3_reg_47250_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_3_reg_47250_reg is absorbed into DSP tmp_3_reg_47250_reg.
DSP Report: operator mul_16s_15s_26_1_1_U270/tmp_product is absorbed into DSP tmp_3_reg_47250_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U570/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U570/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U570/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U570/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U570/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_reg_47185_reg, operation Mode is: (A*(B:0x3f5b4))'.
DSP Report: register tmp_reg_47185_reg is absorbed into DSP tmp_reg_47185_reg.
DSP Report: operator mul_16s_13s_26_1_1_U263/tmp_product is absorbed into DSP tmp_reg_47185_reg.
DSP Report: Generating DSP mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x1b9e).
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U18/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q172_reg is absorbed into DSP mul_16s_15s_26_1_1_U18/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U18/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U18/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U17/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q173_reg is absorbed into DSP mul_16s_15s_26_1_1_U17/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U17/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U17/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U11/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q179_reg is absorbed into DSP mul_16s_15s_26_1_1_U11/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U11/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U11/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U10/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U10/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U10/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U14/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q176_reg is absorbed into DSP mul_16s_15s_26_1_1_U14/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U14/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U14/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U16/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q174_reg is absorbed into DSP mul_16s_15s_26_1_1_U16/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U16/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U16/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U15/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q175_reg is absorbed into DSP mul_16s_15s_26_1_1_U15/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U15/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U15/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U19/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q171_reg is absorbed into DSP mul_16s_15s_26_1_1_U19/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U19/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U19/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U13/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q177_reg is absorbed into DSP mul_16s_15s_26_1_1_U13/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U13/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U13/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U12/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q178_reg is absorbed into DSP mul_16s_15s_26_1_1_U12/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U12/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U12/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U28/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q163_reg is absorbed into DSP mul_16s_15s_26_1_1_U28/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U28/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U28/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U27/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q164_reg is absorbed into DSP mul_16s_15s_26_1_1_U27/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U27/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U27/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U21/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q170_reg is absorbed into DSP mul_16s_15s_26_1_1_U21/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U21/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U21/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U20/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U20/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U20/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U24/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q167_reg is absorbed into DSP mul_16s_15s_26_1_1_U24/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U24/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U24/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U26/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q165_reg is absorbed into DSP mul_16s_15s_26_1_1_U26/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U26/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U26/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U25/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q166_reg is absorbed into DSP mul_16s_15s_26_1_1_U25/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U25/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U25/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U29/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q162_reg is absorbed into DSP mul_16s_15s_26_1_1_U29/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U29/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U29/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U23/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q168_reg is absorbed into DSP mul_16s_15s_26_1_1_U23/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U23/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U23/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U22/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q169_reg is absorbed into DSP mul_16s_15s_26_1_1_U22/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U22/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U22/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U38/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q154_reg is absorbed into DSP mul_16s_15s_26_1_1_U38/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U38/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U38/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U37/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q155_reg is absorbed into DSP mul_16s_15s_26_1_1_U37/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U37/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U37/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U30/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q161_reg is absorbed into DSP mul_16s_15s_26_1_1_U30/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U30/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U30/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U31/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U31/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U31/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U34/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q158_reg is absorbed into DSP mul_16s_15s_26_1_1_U34/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U34/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U34/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U36/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q156_reg is absorbed into DSP mul_16s_15s_26_1_1_U36/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U36/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U36/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U35/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q157_reg is absorbed into DSP mul_16s_15s_26_1_1_U35/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U35/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U35/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U39/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q153_reg is absorbed into DSP mul_16s_15s_26_1_1_U39/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U39/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U39/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U33/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q159_reg is absorbed into DSP mul_16s_15s_26_1_1_U33/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U33/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U33/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U32/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q160_reg is absorbed into DSP mul_16s_15s_26_1_1_U32/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U32/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U32/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U48/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q145_reg is absorbed into DSP mul_16s_15s_26_1_1_U48/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U48/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U48/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U47/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q146_reg is absorbed into DSP mul_16s_15s_26_1_1_U47/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U47/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U47/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U40/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q152_reg is absorbed into DSP mul_16s_15s_26_1_1_U40/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U40/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U40/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U41/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U41/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U41/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U44/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q149_reg is absorbed into DSP mul_16s_15s_26_1_1_U44/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U44/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U44/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U46/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q147_reg is absorbed into DSP mul_16s_15s_26_1_1_U46/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U46/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U46/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U45/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q148_reg is absorbed into DSP mul_16s_15s_26_1_1_U45/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U45/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U45/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U49/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q144_reg is absorbed into DSP mul_16s_15s_26_1_1_U49/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U49/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U49/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U43/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q150_reg is absorbed into DSP mul_16s_15s_26_1_1_U43/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U43/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U43/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U42/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q151_reg is absorbed into DSP mul_16s_15s_26_1_1_U42/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U42/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U42/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U58/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q136_reg is absorbed into DSP mul_16s_15s_26_1_1_U58/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U58/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U58/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U57/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q137_reg is absorbed into DSP mul_16s_15s_26_1_1_U57/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U57/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U57/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U50/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q143_reg is absorbed into DSP mul_16s_15s_26_1_1_U50/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U50/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U50/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U52/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U52/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U52/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U54/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q140_reg is absorbed into DSP mul_16s_15s_26_1_1_U54/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U54/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U54/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U56/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q138_reg is absorbed into DSP mul_16s_15s_26_1_1_U56/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U56/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U56/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U55/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q139_reg is absorbed into DSP mul_16s_15s_26_1_1_U55/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U55/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U55/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U59/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q135_reg is absorbed into DSP mul_16s_15s_26_1_1_U59/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U59/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U59/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U53/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q141_reg is absorbed into DSP mul_16s_15s_26_1_1_U53/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U53/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U53/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U51/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q142_reg is absorbed into DSP mul_16s_15s_26_1_1_U51/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U51/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U51/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U68/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q127_reg is absorbed into DSP mul_16s_15s_26_1_1_U68/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U68/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U68/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U67/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q128_reg is absorbed into DSP mul_16s_15s_26_1_1_U67/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U67/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U67/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U60/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q134_reg is absorbed into DSP mul_16s_15s_26_1_1_U60/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U60/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U60/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U62/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U62/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U62/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U64/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q131_reg is absorbed into DSP mul_16s_15s_26_1_1_U64/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U64/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U64/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U66/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q129_reg is absorbed into DSP mul_16s_15s_26_1_1_U66/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U66/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U66/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U65/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q130_reg is absorbed into DSP mul_16s_15s_26_1_1_U65/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U65/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U65/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U69/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q126_reg is absorbed into DSP mul_16s_15s_26_1_1_U69/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U69/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U69/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U63/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q132_reg is absorbed into DSP mul_16s_15s_26_1_1_U63/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U63/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U63/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U61/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q133_reg is absorbed into DSP mul_16s_15s_26_1_1_U61/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U61/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U61/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U78/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q118_reg is absorbed into DSP mul_16s_15s_26_1_1_U78/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U78/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U78/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U77/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q119_reg is absorbed into DSP mul_16s_15s_26_1_1_U77/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U77/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U77/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U70/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q125_reg is absorbed into DSP mul_16s_15s_26_1_1_U70/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U70/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U70/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U73/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U73/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U73/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U74/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q122_reg is absorbed into DSP mul_16s_15s_26_1_1_U74/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U74/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U74/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U76/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q120_reg is absorbed into DSP mul_16s_15s_26_1_1_U76/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U76/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U76/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U75/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q121_reg is absorbed into DSP mul_16s_15s_26_1_1_U75/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U75/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U75/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U79/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q117_reg is absorbed into DSP mul_16s_15s_26_1_1_U79/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U79/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U79/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U72/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q123_reg is absorbed into DSP mul_16s_15s_26_1_1_U72/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U72/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U72/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U71/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q124_reg is absorbed into DSP mul_16s_15s_26_1_1_U71/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U71/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U71/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U88/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q109_reg is absorbed into DSP mul_16s_15s_26_1_1_U88/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U88/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U88/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U87/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q110_reg is absorbed into DSP mul_16s_15s_26_1_1_U87/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U87/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U87/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U80/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q116_reg is absorbed into DSP mul_16s_15s_26_1_1_U80/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U80/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U80/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U83/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U83/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U83/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U84/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q113_reg is absorbed into DSP mul_16s_15s_26_1_1_U84/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U84/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U84/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U86/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q111_reg is absorbed into DSP mul_16s_15s_26_1_1_U86/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U86/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U86/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U85/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q112_reg is absorbed into DSP mul_16s_15s_26_1_1_U85/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U85/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U85/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U89/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q108_reg is absorbed into DSP mul_16s_15s_26_1_1_U89/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U89/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U89/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U82/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q114_reg is absorbed into DSP mul_16s_15s_26_1_1_U82/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U82/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U82/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U81/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q115_reg is absorbed into DSP mul_16s_15s_26_1_1_U81/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U81/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U81/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U98/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q100_reg is absorbed into DSP mul_16s_15s_26_1_1_U98/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U98/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U98/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U97/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q101_reg is absorbed into DSP mul_16s_15s_26_1_1_U97/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U97/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U97/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U90/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q107_reg is absorbed into DSP mul_16s_15s_26_1_1_U90/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U90/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U90/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U94/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U94/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U94/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U93/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q104_reg is absorbed into DSP mul_16s_15s_26_1_1_U93/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U93/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U93/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U96/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q102_reg is absorbed into DSP mul_16s_15s_26_1_1_U96/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U96/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U96/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U95/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q103_reg is absorbed into DSP mul_16s_15s_26_1_1_U95/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U95/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U95/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U99/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q99_reg is absorbed into DSP mul_16s_15s_26_1_1_U99/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U99/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U99/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U92/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q105_reg is absorbed into DSP mul_16s_15s_26_1_1_U92/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U92/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U92/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U91/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q106_reg is absorbed into DSP mul_16s_15s_26_1_1_U91/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U91/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U91/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U108/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q91_reg is absorbed into DSP mul_16s_15s_26_1_1_U108/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U108/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U108/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U107/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q92_reg is absorbed into DSP mul_16s_15s_26_1_1_U107/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U107/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U107/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U100/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q98_reg is absorbed into DSP mul_16s_15s_26_1_1_U100/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U100/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U100/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U104/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U104/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U104/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U103/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q95_reg is absorbed into DSP mul_16s_15s_26_1_1_U103/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U103/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U103/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U106/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q93_reg is absorbed into DSP mul_16s_15s_26_1_1_U106/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U106/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U106/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U105/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q94_reg is absorbed into DSP mul_16s_15s_26_1_1_U105/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U105/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U105/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U109/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q90_reg is absorbed into DSP mul_16s_15s_26_1_1_U109/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U109/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U109/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U102/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q96_reg is absorbed into DSP mul_16s_15s_26_1_1_U102/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U102/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U102/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U101/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q97_reg is absorbed into DSP mul_16s_15s_26_1_1_U101/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U101/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U101/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U118/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q82_reg is absorbed into DSP mul_16s_15s_26_1_1_U118/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U118/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U118/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U117/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q83_reg is absorbed into DSP mul_16s_15s_26_1_1_U117/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U117/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U117/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U110/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q89_reg is absorbed into DSP mul_16s_15s_26_1_1_U110/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U110/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U110/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U115/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U115/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U115/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U113/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q86_reg is absorbed into DSP mul_16s_15s_26_1_1_U113/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U113/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U113/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U116/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q84_reg is absorbed into DSP mul_16s_15s_26_1_1_U116/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U116/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U116/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U114/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q85_reg is absorbed into DSP mul_16s_15s_26_1_1_U114/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U114/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U114/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U119/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q81_reg is absorbed into DSP mul_16s_15s_26_1_1_U119/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U119/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U119/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U112/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q87_reg is absorbed into DSP mul_16s_15s_26_1_1_U112/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U112/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U112/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U111/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q88_reg is absorbed into DSP mul_16s_15s_26_1_1_U111/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U111/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U111/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U128/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q73_reg is absorbed into DSP mul_16s_15s_26_1_1_U128/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U128/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U128/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U127/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q74_reg is absorbed into DSP mul_16s_15s_26_1_1_U127/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U127/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U127/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U120/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q80_reg is absorbed into DSP mul_16s_15s_26_1_1_U120/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U120/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U120/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U125/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U125/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U125/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U123/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q77_reg is absorbed into DSP mul_16s_15s_26_1_1_U123/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U123/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U123/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U126/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q75_reg is absorbed into DSP mul_16s_15s_26_1_1_U126/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U126/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U126/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U124/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q76_reg is absorbed into DSP mul_16s_15s_26_1_1_U124/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U124/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U124/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U129/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q72_reg is absorbed into DSP mul_16s_15s_26_1_1_U129/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U129/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U129/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U122/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q78_reg is absorbed into DSP mul_16s_15s_26_1_1_U122/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U122/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U122/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U121/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q79_reg is absorbed into DSP mul_16s_15s_26_1_1_U121/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U121/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U121/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U138/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q64_reg is absorbed into DSP mul_16s_15s_26_1_1_U138/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U138/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U138/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U137/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q65_reg is absorbed into DSP mul_16s_15s_26_1_1_U137/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U137/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U137/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U130/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q71_reg is absorbed into DSP mul_16s_15s_26_1_1_U130/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U130/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U130/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U136/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U136/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U136/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U133/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q68_reg is absorbed into DSP mul_16s_15s_26_1_1_U133/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U133/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U133/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U135/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q66_reg is absorbed into DSP mul_16s_15s_26_1_1_U135/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U135/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U135/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U134/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q67_reg is absorbed into DSP mul_16s_15s_26_1_1_U134/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U134/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U134/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U139/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q63_reg is absorbed into DSP mul_16s_15s_26_1_1_U139/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U139/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U139/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U132/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q69_reg is absorbed into DSP mul_16s_15s_26_1_1_U132/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U132/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U132/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U131/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q70_reg is absorbed into DSP mul_16s_15s_26_1_1_U131/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U131/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U131/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U148/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q55_reg is absorbed into DSP mul_16s_15s_26_1_1_U148/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U148/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U148/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U147/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q56_reg is absorbed into DSP mul_16s_15s_26_1_1_U147/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U147/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U147/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U140/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q62_reg is absorbed into DSP mul_16s_15s_26_1_1_U140/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U140/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U140/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U146/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U146/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U146/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U143/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q59_reg is absorbed into DSP mul_16s_15s_26_1_1_U143/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U143/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U143/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U145/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q57_reg is absorbed into DSP mul_16s_15s_26_1_1_U145/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U145/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U145/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U144/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q58_reg is absorbed into DSP mul_16s_15s_26_1_1_U144/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U144/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U144/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U149/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q54_reg is absorbed into DSP mul_16s_15s_26_1_1_U149/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U149/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U149/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U142/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q60_reg is absorbed into DSP mul_16s_15s_26_1_1_U142/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U142/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U142/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U141/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q61_reg is absorbed into DSP mul_16s_15s_26_1_1_U141/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U141/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U141/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U158/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q46_reg is absorbed into DSP mul_16s_15s_26_1_1_U158/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U158/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U158/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U156/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q47_reg is absorbed into DSP mul_16s_15s_26_1_1_U156/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U156/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U156/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U150/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q53_reg is absorbed into DSP mul_16s_15s_26_1_1_U150/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U150/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U150/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U157/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U157/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U157/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U153/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q50_reg is absorbed into DSP mul_16s_15s_26_1_1_U153/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U153/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U153/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U155/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q48_reg is absorbed into DSP mul_16s_15s_26_1_1_U155/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U155/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U155/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U154/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q49_reg is absorbed into DSP mul_16s_15s_26_1_1_U154/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U154/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U154/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U159/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q45_reg is absorbed into DSP mul_16s_15s_26_1_1_U159/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U159/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U159/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U152/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q51_reg is absorbed into DSP mul_16s_15s_26_1_1_U152/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U152/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U152/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U151/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q52_reg is absorbed into DSP mul_16s_15s_26_1_1_U151/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U151/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U151/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U168/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q37_reg is absorbed into DSP mul_16s_15s_26_1_1_U168/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U168/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U168/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U166/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q38_reg is absorbed into DSP mul_16s_15s_26_1_1_U166/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U166/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U166/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U160/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q44_reg is absorbed into DSP mul_16s_15s_26_1_1_U160/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U160/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U160/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U167/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U167/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U167/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U163/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q41_reg is absorbed into DSP mul_16s_15s_26_1_1_U163/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U163/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U163/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U165/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q39_reg is absorbed into DSP mul_16s_15s_26_1_1_U165/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U165/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U165/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U164/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q40_reg is absorbed into DSP mul_16s_15s_26_1_1_U164/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U164/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U164/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U169/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q36_reg is absorbed into DSP mul_16s_15s_26_1_1_U169/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U169/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U169/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U162/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q42_reg is absorbed into DSP mul_16s_15s_26_1_1_U162/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U162/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U162/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U161/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q43_reg is absorbed into DSP mul_16s_15s_26_1_1_U161/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U161/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U161/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U177/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q28_reg is absorbed into DSP mul_16s_15s_26_1_1_U177/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U177/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U177/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U176/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q29_reg is absorbed into DSP mul_16s_15s_26_1_1_U176/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U176/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U176/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U170/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q35_reg is absorbed into DSP mul_16s_15s_26_1_1_U170/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U170/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U170/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U178/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U178/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U178/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U173/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q32_reg is absorbed into DSP mul_16s_15s_26_1_1_U173/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U173/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U173/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U175/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q30_reg is absorbed into DSP mul_16s_15s_26_1_1_U175/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U175/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U175/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U174/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q31_reg is absorbed into DSP mul_16s_15s_26_1_1_U174/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U174/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U174/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U179/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q27_reg is absorbed into DSP mul_16s_15s_26_1_1_U179/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U179/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U179/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U172/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q33_reg is absorbed into DSP mul_16s_15s_26_1_1_U172/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U172/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U172/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U171/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q34_reg is absorbed into DSP mul_16s_15s_26_1_1_U171/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U171/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U171/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U187/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q19_reg is absorbed into DSP mul_16s_15s_26_1_1_U187/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U187/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U187/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U186/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q20_reg is absorbed into DSP mul_16s_15s_26_1_1_U186/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U186/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U186/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U180/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q26_reg is absorbed into DSP mul_16s_15s_26_1_1_U180/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U180/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U180/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U188/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U188/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U188/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U183/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q23_reg is absorbed into DSP mul_16s_15s_26_1_1_U183/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U183/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U183/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U185/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q21_reg is absorbed into DSP mul_16s_15s_26_1_1_U185/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U185/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U185/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U184/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q22_reg is absorbed into DSP mul_16s_15s_26_1_1_U184/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U184/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U184/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U189/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q18_reg is absorbed into DSP mul_16s_15s_26_1_1_U189/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U189/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U189/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U182/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q24_reg is absorbed into DSP mul_16s_15s_26_1_1_U182/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U182/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U182/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U181/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q25_reg is absorbed into DSP mul_16s_15s_26_1_1_U181/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U181/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U181/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U197/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q10_reg is absorbed into DSP mul_16s_15s_26_1_1_U197/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U197/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U197/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U196/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q11_reg is absorbed into DSP mul_16s_15s_26_1_1_U196/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U196/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U196/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U190/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q17_reg is absorbed into DSP mul_16s_15s_26_1_1_U190/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U190/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U190/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U199/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U199/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U199/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U193/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q14_reg is absorbed into DSP mul_16s_15s_26_1_1_U193/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U193/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U193/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U195/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q12_reg is absorbed into DSP mul_16s_15s_26_1_1_U195/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U195/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U195/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U194/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q13_reg is absorbed into DSP mul_16s_15s_26_1_1_U194/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U194/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U194/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U198/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q9_reg is absorbed into DSP mul_16s_15s_26_1_1_U198/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U198/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U198/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U192/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q15_reg is absorbed into DSP mul_16s_15s_26_1_1_U192/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U192/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U192/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U191/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q16_reg is absorbed into DSP mul_16s_15s_26_1_1_U191/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U191/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U191/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U207/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q1_reg is absorbed into DSP mul_16s_15s_26_1_1_U207/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U207/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U207/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U206/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q2_reg is absorbed into DSP mul_16s_15s_26_1_1_U206/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U206/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U206/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U200/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q8_reg is absorbed into DSP mul_16s_15s_26_1_1_U200/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U200/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U200/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U209/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U209/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U209/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U203/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q5_reg is absorbed into DSP mul_16s_15s_26_1_1_U203/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U203/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U203/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U205/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q3_reg is absorbed into DSP mul_16s_15s_26_1_1_U205/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U205/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U205/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U204/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q4_reg is absorbed into DSP mul_16s_15s_26_1_1_U204/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U204/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U204/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U208/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q0_reg is absorbed into DSP mul_16s_15s_26_1_1_U208/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U208/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U208/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U202/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q6_reg is absorbed into DSP mul_16s_15s_26_1_1_U202/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U202/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U202/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U201/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q7_reg is absorbed into DSP mul_16s_15s_26_1_1_U201/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U201/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U201/tmp_product.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:39 ; elapsed = 00:03:35 . Memory (MB): peak = 4869.266 ; gain = 2437.199 ; free physical = 146659 ; free virtual = 459471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------------------------------------------------------------------------------+---------------+---------------+----------------+
|Module Name                                                                                | RTL Object    | Depth x Width | Implemented As | 
+-------------------------------------------------------------------------------------------+---------------+---------------+----------------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom0          | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom0          | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom1          | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom1          | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom2          | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom2          | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom3          | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom3          | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom4          | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom4          | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom5          | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom5          | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom6          | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom6          | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom7          | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom7          | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom8          | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom8          | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom9          | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom9          | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom10         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom10         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom11         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom11         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom12         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom12         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom13         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom13         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom14         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom14         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom15         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom15         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom16         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom16         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom17         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom17         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom18         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom18         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom19         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom19         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom20         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom20         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom21         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom21         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom22         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom22         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom23         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom23         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom24         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom24         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom25         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom25         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom26         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom26         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom27         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom27         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom28         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom28         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom29         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom29         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom30         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom30         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom31         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom31         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom32         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom32         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom33         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom33         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom34         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom34         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom35         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom35         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom36         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom36         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom37         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom37         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom38         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom38         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom39         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom39         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom40         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom40         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom41         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom41         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom42         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom42         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom43         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom43         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom44         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom44         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom45         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom45         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom46         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom46         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom47         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom47         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom48         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom48         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom49         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom49         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom50         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom50         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom51         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom51         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom52         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom52         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom53         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom53         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom54         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom54         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom55         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom55         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom56         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom56         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom57         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom57         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom58         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom58         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom59         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom59         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom60         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom60         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom61         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom61         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom62         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom62         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom63         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom63         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom64         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom64         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom65         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom65         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom66         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom66         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom67         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom67         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom68         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom68         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom69         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom69         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom70         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom70         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom71         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom71         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom72         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom72         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom73         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom73         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom74         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom74         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom75         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom75         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom76         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom76         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom77         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom77         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom78         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom78         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom79         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom79         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom80         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom80         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom81         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom81         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom82         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom82         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom83         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom83         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom84         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom84         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom85         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom85         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom86         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom86         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom87         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom87         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom88         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom88         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom89         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom89         | 32x15         | LUT            | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q538_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q520_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q502_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q412_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q400_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q398_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q124_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q40_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q4_reg   | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q532_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q528_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q530_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q522_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q534_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q536_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q514_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q510_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q512_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q504_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q516_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q518_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q496_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q492_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q494_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q486_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q498_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q500_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q470_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q472_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q484_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q478_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q474_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q476_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q468_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q480_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q482_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q452_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q454_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q466_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q460_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q456_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q458_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q450_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q462_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q464_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q434_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q436_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q448_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q442_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q438_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q440_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q432_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q444_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q446_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q430_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q424_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q420_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q422_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q414_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q426_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q428_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q406_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q402_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q404_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q396_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q408_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q410_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q380_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q382_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q394_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q388_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q384_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q386_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q378_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q390_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q392_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q362_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q364_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q376_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q370_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q366_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q368_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q360_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q372_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q374_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q344_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q346_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q358_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q352_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q348_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q350_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q342_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q354_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q356_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q326_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q328_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q340_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q334_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q330_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q332_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q324_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q336_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q338_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q490_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q488_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q308_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q310_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q322_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q316_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q312_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q314_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q306_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q318_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q320_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q290_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q292_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q304_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q298_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q294_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q296_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q288_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q300_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q302_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q272_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q274_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q286_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q280_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q276_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q278_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q270_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q282_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q284_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q254_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q256_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q268_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q262_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q258_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q260_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q252_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q264_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q266_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q236_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q238_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q250_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q244_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q240_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q242_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q234_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q246_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q248_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q218_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q220_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q232_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q226_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q222_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q224_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q216_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q228_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q230_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q508_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q506_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q200_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q202_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q214_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q208_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q204_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q206_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q198_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q210_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q212_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q182_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q184_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q196_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q190_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q186_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q188_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q180_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q192_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q194_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q164_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q166_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q178_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q172_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q168_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q170_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q162_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q174_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q176_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q526_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q524_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q0_reg   | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q12_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q14_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q10_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q6_reg   | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q8_reg   | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q146_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q148_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q160_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q154_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q150_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q152_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q144_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q156_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q158_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q130_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q136_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q132_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q134_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q126_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q140_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q110_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q112_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q118_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q114_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q116_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q108_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q122_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q18_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q30_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q32_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q28_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q24_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q26_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q92_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q94_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q106_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q100_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q96_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q98_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q90_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q102_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q104_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q74_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q76_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q88_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q82_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q78_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q80_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q72_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q84_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q86_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q56_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q58_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q70_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q64_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q60_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q62_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q54_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q66_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q68_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q16_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q34_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q46_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q42_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q44_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q52_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q36_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q48_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q50_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q20_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | p_0_out       | 256x15        | LUT            | 
|hls_dummy                                                                                  | w4_U/q22_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q2_reg   | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q3_reg   | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q17_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q35_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q38_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q39_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q53_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q120_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q121_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q128_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q129_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q138_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q139_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q142_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q143_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q416_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q417_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q418_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q419_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q489_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q491_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q507_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q509_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q525_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q527_reg | 256x15        | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x15         | LUT            | 
|hls_dummy                                                                                  | w4_U/q538_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q520_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q502_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q412_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q400_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q398_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q124_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q40_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q4_reg   | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q532_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q528_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q530_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q522_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q534_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q536_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q514_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q510_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q512_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q504_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q516_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q518_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q496_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q492_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q494_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q486_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q498_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q500_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q470_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q472_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q484_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q478_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q474_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q476_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q468_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q480_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q482_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q452_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q454_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q466_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q460_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q456_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q458_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q450_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q462_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q464_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q434_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q436_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q448_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q442_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q438_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q440_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q432_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q444_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q446_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q430_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q424_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q420_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q422_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q414_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q426_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q428_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q406_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q402_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q404_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q396_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q408_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q410_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q380_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q382_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q394_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q388_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q384_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q386_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q378_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q390_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q392_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q362_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q364_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q376_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q370_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q366_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q368_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q360_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q372_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q374_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q344_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q346_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q358_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q352_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q348_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q350_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q342_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q354_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q356_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q326_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q328_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q340_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q334_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q330_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q332_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q324_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q336_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q338_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q490_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q488_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q308_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q310_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q322_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q316_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q312_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q314_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q306_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q318_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q320_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q290_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q304_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q298_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q294_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q296_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q288_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q300_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q302_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q272_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q274_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q286_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q280_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q276_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q278_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q270_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q282_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q284_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q254_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q256_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q268_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q262_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q258_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q260_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q252_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q264_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q266_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q236_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q238_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q250_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q244_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q240_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q242_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q234_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q246_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q248_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q218_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q220_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q232_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q226_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q222_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q224_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q216_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q228_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q230_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q508_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q506_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q200_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q202_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q214_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q208_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q204_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q206_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q198_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q210_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q212_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q182_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q184_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q196_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q190_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q186_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q188_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q180_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q192_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q194_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q164_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q166_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q178_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q172_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q168_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q170_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q162_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q174_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q176_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q526_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q524_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q0_reg   | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q12_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q14_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q10_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q6_reg   | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q8_reg   | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q146_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q148_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q160_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q154_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q150_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q152_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q144_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q156_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q158_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q130_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q136_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q132_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q134_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q126_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q140_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q110_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q112_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q118_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q114_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q116_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q108_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q122_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q18_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q30_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q32_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q28_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q24_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q26_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q92_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q94_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q106_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q100_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q96_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q98_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q90_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q102_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q104_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q74_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q76_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q88_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q82_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q78_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q80_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q72_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q84_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q86_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q56_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q58_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q70_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q64_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q60_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q62_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q54_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q66_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q68_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q16_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q34_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q46_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q42_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q44_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q52_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q36_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q48_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q50_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q20_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q22_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q2_reg   | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q3_reg   | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q17_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q35_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q38_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q39_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q53_reg  | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q120_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q121_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q128_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q129_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q138_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q139_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q142_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q143_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q417_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q418_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q419_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q489_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q491_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q507_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q509_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q525_reg | 256x15        | Block RAM      | 
|hls_dummy                                                                                  | w4_U/q527_reg | 256x15        | Block RAM      | 
+-------------------------------------------------------------------------------------------+---------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                  | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x3f5b4))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0                            | C+A*(B:0x1b9e)   | 16     | 14     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x3cd9c))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2                            | C+A*(B:0x792)    | 16     | 12     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x3e2e4))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3                            | C+A*(B:0x3da6)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x3f5b4))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0                            | C+A*(B:0x1b9e)   | 16     | 14     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x3e2e4))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3                            | C+A*(B:0x3da6)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x3f5b4))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0                            | C+A*(B:0x1b9e)   | 16     | 14     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x3cd9c))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2                            | C+A*(B:0x792)    | 16     | 12     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x3e2e4))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3                            | C+A*(B:0x3da6)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x3f5b4))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0                            | C+A*(B:0x1b9e)   | 16     | 14     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x3cd9c))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2                            | C+A*(B:0x792)    | 16     | 12     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x3e2e4))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3                            | C+A*(B:0x3da6)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x3f5b4))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0                            | C+A*(B:0x1b9e)   | 16     | 14     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x3cd9c))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2                            | C+A*(B:0x792)    | 16     | 12     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x3e2e4))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3                            | C+A*(B:0x3da6)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x3f5b4))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0                            | C+A*(B:0x1b9e)   | 16     | 14     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x3cd9c))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2                            | C+A*(B:0x792)    | 16     | 12     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x3e2e4))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3                            | C+A*(B:0x3da6)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x3f5b4))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0                            | C+A*(B:0x1b9e)   | 16     | 14     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x3cd9c))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2                            | C+A*(B:0x792)    | 16     | 12     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x3e2e4))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3                            | C+A*(B:0x3da6)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                             | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x3e2e4))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3                            | C+A*(B:0x3da6)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                             | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x3cd9c))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2                            | C+A*(B:0x792)    | 16     | 12     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                             | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x3f5b4))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0                            | C+A*(B:0x1b9e)   | 16     | 14     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x3e2e4))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3                            | C+A*(B:0x3da6)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x3cd9c))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2                            | C+A*(B:0x792)    | 16     | 12     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x3f5b4))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0                            | C+A*(B:0x1b9e)   | 16     | 14     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x3cd9c))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2                            | C+A*(B:0x792)    | 16     | 12     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                    | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                             | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                             | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x3e2e4))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3                            | C+A*(B:0x3da6)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                             | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                             | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x3cd9c))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2                            | C+A*(B:0x792)    | 16     | 12     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                             | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                             | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*(B:0x3f5b4))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0                            | C+A*(B:0x1b9e)   | 16     | 14     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                 | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                 | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                 | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                 | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                 | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                 | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                 | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                 | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                 | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                 | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+-----------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:41 ; elapsed = 00:03:37 . Memory (MB): peak = 4869.266 ; gain = 2437.199 ; free physical = 146568 ; free virtual = 459381
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q538_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q538_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q502_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q502_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q400_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q400_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q124_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q124_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q528_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q528_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q522_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q522_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q536_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q536_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q510_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q510_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q504_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q504_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q518_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q518_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q492_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q492_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q486_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q486_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q500_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q500_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q472_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q472_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q478_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q478_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q476_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q476_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q480_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q480_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q452_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q452_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q466_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q466_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q456_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q456_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q450_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q450_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q464_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q464_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q436_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q436_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q442_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q442_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q440_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q440_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q444_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q444_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q430_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q430_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q420_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q420_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q414_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q414_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q428_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q428_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q402_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q402_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q396_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q396_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q410_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q410_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q382_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q382_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q388_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q388_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q386_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q386_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q390_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q390_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q362_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q362_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q376_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q376_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q366_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q366_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q360_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q360_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q374_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q374_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q346_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q346_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q352_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q352_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q350_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q350_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q354_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q354_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q326_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q326_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q340_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q340_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q330_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q330_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:54 ; elapsed = 00:03:50 . Memory (MB): peak = 4892.352 ; gain = 2460.285 ; free physical = 145152 ; free virtual = 458142
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:02 ; elapsed = 00:03:58 . Memory (MB): peak = 4892.352 ; gain = 2460.285 ; free physical = 144667 ; free virtual = 457670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:02 ; elapsed = 00:03:58 . Memory (MB): peak = 4892.352 ; gain = 2460.285 ; free physical = 145312 ; free virtual = 458315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:08 ; elapsed = 00:04:04 . Memory (MB): peak = 4892.352 ; gain = 2460.285 ; free physical = 145313 ; free virtual = 458316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:09 ; elapsed = 00:04:05 . Memory (MB): peak = 4892.352 ; gain = 2460.285 ; free physical = 144665 ; free virtual = 457668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:10 ; elapsed = 00:04:06 . Memory (MB): peak = 4892.352 ; gain = 2460.285 ; free physical = 145122 ; free virtual = 458125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:11 ; elapsed = 00:04:07 . Memory (MB): peak = 4892.352 ; gain = 2460.285 ; free physical = 144823 ; free virtual = 457826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_mul_16s_15ns_26_1_1                                                | (A*B)'      | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                | (A*B)'      | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                | (A*B)'      | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                | (A*B)'      | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                | (A*B)'      | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                | (A*B)'      | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                | (A*B)'      | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                | (A*B)'      | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                | (A*B)'      | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                | (A*B)'      | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                 | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                 | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                 | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                 | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                 | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                 | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                 | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                 | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                 | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                 | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2                            | (C+A*B)'    | 30     | 11     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2                            | (C+A*B)'    | 30     | 11     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2                            | (C+A*B)'    | 30     | 11     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2                            | (C+A*B)'    | 30     | 11     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2                            | (C+A*B)'    | 30     | 11     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2                            | (C+A*B)'    | 30     | 11     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2                            | (C+A*B)'    | 30     | 11     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2                            | (C+A*B)'    | 30     | 11     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2                            | (C+A*B)'    | 30     | 11     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2                            | (C+A*B)'    | 30     | 11     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0                            | (C+A*B)'    | 30     | 13     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0                            | (C+A*B)'    | 30     | 13     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0                            | (C+A*B)'    | 30     | 13     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0                            | (C+A*B)'    | 30     | 13     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0                            | (C+A*B)'    | 30     | 13     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0                            | (C+A*B)'    | 30     | 13     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0                            | (C+A*B)'    | 30     | 13     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0                            | (C+A*B)'    | 30     | 13     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0                            | (C+A*B)'    | 30     | 13     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0                            | (C+A*B)'    | 30     | 13     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3                            | (C+A*B)'    | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3                            | (C+A*B)'    | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3                            | (C+A*B)'    | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3                            | (C+A*B)'    | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3                            | (C+A*B)'    | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3                            | (C+A*B)'    | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3                            | (C+A*B)'    | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3                            | (C+A*B)'    | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3                            | (C+A*B)'    | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3                            | (C+A*B)'    | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                             | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                             | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                             | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                             | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                             | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                             | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                             | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                    | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
+-----------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |   650|
|3     |DSP_ALU         |   800|
|4     |DSP_A_B_DATA    |   800|
|5     |DSP_C_DATA      |   800|
|6     |DSP_MULTIPLIER  |   800|
|7     |DSP_M_DATA      |   800|
|8     |DSP_OUTPUT      |   800|
|9     |DSP_PREADD      |   800|
|10    |DSP_PREADD_DATA |   800|
|11    |LUT1            |   176|
|12    |LUT2            |  3721|
|13    |LUT3            |  3416|
|14    |LUT4            |  9112|
|15    |LUT5            | 13222|
|16    |LUT6            | 11418|
|17    |MUXF7           |    27|
|18    |RAMB18E2        |   144|
|19    |FDRE            |  8548|
|20    |FDSE            |   303|
|21    |IBUF            |  1604|
|22    |OBUF            |   513|
+------+----------------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
|      |Instance                                                              |Module                                                                                                                                                                      |Cells |
+------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
|1     |top                                                                   |                                                                                                                                                                            | 59255|
|2     |  Block_entry28_proc_U0                                               |hls_dummy_Block_entry28_proc                                                                                                                                                |   704|
|3     |  sparse_arr_feat_conv1_out_10_U                                      |hls_dummy_fifo_w16_d2_S                                                                                                                                                     |    61|
|4     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_985                                                                                                                                        |    52|
|5     |  sparse_arr_feat_conv1_out_11_U                                      |hls_dummy_fifo_w16_d2_S_0                                                                                                                                                   |    60|
|6     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_984                                                                                                                                        |    51|
|7     |  sparse_arr_feat_conv1_out_12_U                                      |hls_dummy_fifo_w16_d2_S_1                                                                                                                                                   |    63|
|8     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_983                                                                                                                                        |    52|
|9     |  sparse_arr_feat_conv1_out_13_U                                      |hls_dummy_fifo_w16_d2_S_2                                                                                                                                                   |    60|
|10    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_982                                                                                                                                        |    51|
|11    |  sparse_arr_feat_conv1_out_14_U                                      |hls_dummy_fifo_w16_d2_S_3                                                                                                                                                   |    61|
|12    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_981                                                                                                                                        |    52|
|13    |  sparse_arr_feat_conv1_out_15_U                                      |hls_dummy_fifo_w16_d2_S_4                                                                                                                                                   |    60|
|14    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_980                                                                                                                                        |    51|
|15    |  sparse_arr_feat_conv1_out_16_U                                      |hls_dummy_fifo_w16_d2_S_5                                                                                                                                                   |    61|
|16    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_979                                                                                                                                        |    52|
|17    |  sparse_arr_feat_conv1_out_17_U                                      |hls_dummy_fifo_w16_d2_S_6                                                                                                                                                   |    61|
|18    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_978                                                                                                                                        |    51|
|19    |  sparse_arr_feat_conv1_out_18_U                                      |hls_dummy_fifo_w16_d2_S_7                                                                                                                                                   |    61|
|20    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_977                                                                                                                                        |    52|
|21    |  sparse_arr_feat_conv1_out_19_U                                      |hls_dummy_fifo_w16_d2_S_8                                                                                                                                                   |    60|
|22    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_976                                                                                                                                        |    51|
|23    |  sparse_arr_feat_conv1_out_1_U                                       |hls_dummy_fifo_w16_d2_S_9                                                                                                                                                   |    60|
|24    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_975                                                                                                                                        |    51|
|25    |  sparse_arr_feat_conv1_out_2_U                                       |hls_dummy_fifo_w16_d2_S_10                                                                                                                                                  |    62|
|26    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_974                                                                                                                                        |    52|
|27    |  sparse_arr_feat_conv1_out_3_U                                       |hls_dummy_fifo_w16_d2_S_11                                                                                                                                                  |    60|
|28    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_973                                                                                                                                        |    51|
|29    |  sparse_arr_feat_conv1_out_4_U                                       |hls_dummy_fifo_w16_d2_S_12                                                                                                                                                  |    63|
|30    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_972                                                                                                                                        |    52|
|31    |  sparse_arr_feat_conv1_out_5_U                                       |hls_dummy_fifo_w16_d2_S_13                                                                                                                                                  |    61|
|32    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_971                                                                                                                                        |    51|
|33    |  sparse_arr_feat_conv1_out_6_U                                       |hls_dummy_fifo_w16_d2_S_14                                                                                                                                                  |    61|
|34    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_970                                                                                                                                        |    52|
|35    |  sparse_arr_feat_conv1_out_7_U                                       |hls_dummy_fifo_w16_d2_S_15                                                                                                                                                  |    63|
|36    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_969                                                                                                                                        |    51|
|37    |  sparse_arr_feat_conv1_out_8_U                                       |hls_dummy_fifo_w16_d2_S_16                                                                                                                                                  |    61|
|38    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_968                                                                                                                                        |    52|
|39    |  sparse_arr_feat_conv1_out_9_U                                       |hls_dummy_fifo_w16_d2_S_17                                                                                                                                                  |    61|
|40    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_967                                                                                                                                        |    51|
|41    |  sparse_arr_feat_conv1_out_U                                         |hls_dummy_fifo_w16_d2_S_18                                                                                                                                                  |    61|
|42    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_966                                                                                                                                        |    52|
|43    |  sparse_arr_feat_conv2_out_10_U                                      |hls_dummy_fifo_w16_d2_S_19                                                                                                                                                  |    76|
|44    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_965                                                                                                                                        |    64|
|45    |  sparse_arr_feat_conv2_out_11_U                                      |hls_dummy_fifo_w16_d2_S_20                                                                                                                                                  |    75|
|46    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_964                                                                                                                                        |    64|
|47    |  sparse_arr_feat_conv2_out_12_U                                      |hls_dummy_fifo_w16_d2_S_21                                                                                                                                                  |    74|
|48    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_963                                                                                                                                        |    64|
|49    |  sparse_arr_feat_conv2_out_13_U                                      |hls_dummy_fifo_w16_d2_S_22                                                                                                                                                  |    74|
|50    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_962                                                                                                                                        |    64|
|51    |  sparse_arr_feat_conv2_out_14_U                                      |hls_dummy_fifo_w16_d2_S_23                                                                                                                                                  |    74|
|52    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_961                                                                                                                                        |    64|
|53    |  sparse_arr_feat_conv2_out_15_U                                      |hls_dummy_fifo_w16_d2_S_24                                                                                                                                                  |    74|
|54    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_960                                                                                                                                        |    64|
|55    |  sparse_arr_feat_conv2_out_16_U                                      |hls_dummy_fifo_w16_d2_S_25                                                                                                                                                  |    76|
|56    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_959                                                                                                                                        |    64|
|57    |  sparse_arr_feat_conv2_out_17_U                                      |hls_dummy_fifo_w16_d2_S_26                                                                                                                                                  |    74|
|58    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_958                                                                                                                                        |    64|
|59    |  sparse_arr_feat_conv2_out_18_U                                      |hls_dummy_fifo_w16_d2_S_27                                                                                                                                                  |    74|
|60    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_957                                                                                                                                        |    64|
|61    |  sparse_arr_feat_conv2_out_19_U                                      |hls_dummy_fifo_w16_d2_S_28                                                                                                                                                  |    75|
|62    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_956                                                                                                                                        |    64|
|63    |  sparse_arr_feat_conv2_out_1_U                                       |hls_dummy_fifo_w16_d2_S_29                                                                                                                                                  |    75|
|64    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_955                                                                                                                                        |    64|
|65    |  sparse_arr_feat_conv2_out_20_U                                      |hls_dummy_fifo_w16_d2_S_30                                                                                                                                                  |    76|
|66    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_954                                                                                                                                        |    64|
|67    |  sparse_arr_feat_conv2_out_21_U                                      |hls_dummy_fifo_w16_d2_S_31                                                                                                                                                  |    74|
|68    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_953                                                                                                                                        |    64|
|69    |  sparse_arr_feat_conv2_out_22_U                                      |hls_dummy_fifo_w16_d2_S_32                                                                                                                                                  |    75|
|70    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_952                                                                                                                                        |    64|
|71    |  sparse_arr_feat_conv2_out_23_U                                      |hls_dummy_fifo_w16_d2_S_33                                                                                                                                                  |    44|
|72    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_951                                                                                                                                        |    33|
|73    |  sparse_arr_feat_conv2_out_24_U                                      |hls_dummy_fifo_w16_d2_S_34                                                                                                                                                  |    43|
|74    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_950                                                                                                                                        |    33|
|75    |  sparse_arr_feat_conv2_out_25_U                                      |hls_dummy_fifo_w16_d2_S_35                                                                                                                                                  |    44|
|76    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_949                                                                                                                                        |    33|
|77    |  sparse_arr_feat_conv2_out_26_U                                      |hls_dummy_fifo_w16_d2_S_36                                                                                                                                                  |    43|
|78    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_948                                                                                                                                        |    33|
|79    |  sparse_arr_feat_conv2_out_27_U                                      |hls_dummy_fifo_w16_d2_S_37                                                                                                                                                  |    44|
|80    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_947                                                                                                                                        |    33|
|81    |  sparse_arr_feat_conv2_out_28_U                                      |hls_dummy_fifo_w16_d2_S_38                                                                                                                                                  |    44|
|82    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_946                                                                                                                                        |    33|
|83    |  sparse_arr_feat_conv2_out_29_U                                      |hls_dummy_fifo_w16_d2_S_39                                                                                                                                                  |    43|
|84    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_945                                                                                                                                        |    33|
|85    |  sparse_arr_feat_conv2_out_2_U                                       |hls_dummy_fifo_w16_d2_S_40                                                                                                                                                  |    75|
|86    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_944                                                                                                                                        |    64|
|87    |  sparse_arr_feat_conv2_out_3_U                                       |hls_dummy_fifo_w16_d2_S_41                                                                                                                                                  |    75|
|88    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_943                                                                                                                                        |    64|
|89    |  sparse_arr_feat_conv2_out_4_U                                       |hls_dummy_fifo_w16_d2_S_42                                                                                                                                                  |    74|
|90    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_942                                                                                                                                        |    64|
|91    |  sparse_arr_feat_conv2_out_5_U                                       |hls_dummy_fifo_w16_d2_S_43                                                                                                                                                  |    78|
|92    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_941                                                                                                                                        |    64|
|93    |  sparse_arr_feat_conv2_out_6_U                                       |hls_dummy_fifo_w16_d2_S_44                                                                                                                                                  |    75|
|94    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_940                                                                                                                                        |    64|
|95    |  sparse_arr_feat_conv2_out_7_U                                       |hls_dummy_fifo_w16_d2_S_45                                                                                                                                                  |    75|
|96    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_939                                                                                                                                        |    64|
|97    |  sparse_arr_feat_conv2_out_8_U                                       |hls_dummy_fifo_w16_d2_S_46                                                                                                                                                  |    75|
|98    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_938                                                                                                                                        |    64|
|99    |  sparse_arr_feat_conv2_out_9_U                                       |hls_dummy_fifo_w16_d2_S_47                                                                                                                                                  |    74|
|100   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_937                                                                                                                                        |    64|
|101   |  sparse_arr_feat_conv2_out_U                                         |hls_dummy_fifo_w16_d2_S_48                                                                                                                                                  |    76|
|102   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_936                                                                                                                                        |    64|
|103   |  sparse_arr_feat_reduce_out_1_U                                      |hls_dummy_fifo_w16_d2_S_49                                                                                                                                                  |    55|
|104   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_935                                                                                                                                        |    45|
|105   |  sparse_arr_feat_reduce_out_2_U                                      |hls_dummy_fifo_w16_d2_S_50                                                                                                                                                  |    54|
|106   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_934                                                                                                                                        |    45|
|107   |  sparse_arr_feat_reduce_out_3_U                                      |hls_dummy_fifo_w16_d2_S_51                                                                                                                                                  |    55|
|108   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_933                                                                                                                                        |    45|
|109   |  sparse_arr_feat_reduce_out_4_U                                      |hls_dummy_fifo_w16_d2_S_52                                                                                                                                                  |    54|
|110   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_932                                                                                                                                        |    45|
|111   |  sparse_arr_feat_reduce_out_5_U                                      |hls_dummy_fifo_w16_d2_S_53                                                                                                                                                  |    55|
|112   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_931                                                                                                                                        |    45|
|113   |  sparse_arr_feat_reduce_out_6_U                                      |hls_dummy_fifo_w16_d2_S_54                                                                                                                                                  |    54|
|114   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_930                                                                                                                                        |    45|
|115   |  sparse_arr_feat_reduce_out_7_U                                      |hls_dummy_fifo_w16_d2_S_55                                                                                                                                                  |    56|
|116   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_929                                                                                                                                        |    45|
|117   |  sparse_arr_feat_reduce_out_8_U                                      |hls_dummy_fifo_w16_d2_S_56                                                                                                                                                  |    54|
|118   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_928                                                                                                                                        |    45|
|119   |  sparse_arr_feat_reduce_out_9_U                                      |hls_dummy_fifo_w16_d2_S_57                                                                                                                                                  |    55|
|120   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_927                                                                                                                                        |    45|
|121   |  sparse_arr_feat_reduce_out_U                                        |hls_dummy_fifo_w16_d2_S_58                                                                                                                                                  |    55|
|122   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg                                                                                                                                            |    45|
|123   |  sparse_arr_hash_reduce_out_10_c22_channel_U                         |hls_dummy_fifo_w4_d2_S                                                                                                                                                      |   235|
|124   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_926                                                                                                                                         |   225|
|125   |  sparse_arr_hash_reduce_out_10_c_U                                   |hls_dummy_fifo_w4_d2_S_59                                                                                                                                                   |   120|
|126   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_925                                                                                                                                         |   109|
|127   |  sparse_arr_hash_reduce_out_11_c23_channel_U                         |hls_dummy_fifo_w4_d2_S_60                                                                                                                                                   |   219|
|128   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_924                                                                                                                                         |   210|
|129   |  sparse_arr_hash_reduce_out_11_c_U                                   |hls_dummy_fifo_w4_d2_S_61                                                                                                                                                   |   109|
|130   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_923                                                                                                                                         |    97|
|131   |  sparse_arr_hash_reduce_out_12_c24_channel_U                         |hls_dummy_fifo_w4_d2_S_62                                                                                                                                                   |    84|
|132   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_922                                                                                                                                         |    75|
|133   |  sparse_arr_hash_reduce_out_12_c_U                                   |hls_dummy_fifo_w4_d2_S_63                                                                                                                                                   |   135|
|134   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_921                                                                                                                                         |   124|
|135   |  sparse_arr_hash_reduce_out_13_c25_channel_U                         |hls_dummy_fifo_w4_d2_S_64                                                                                                                                                   |   271|
|136   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_920                                                                                                                                         |   262|
|137   |  sparse_arr_hash_reduce_out_13_c_U                                   |hls_dummy_fifo_w4_d2_S_65                                                                                                                                                   |    82|
|138   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_919                                                                                                                                         |    71|
|139   |  sparse_arr_hash_reduce_out_14_c26_channel_U                         |hls_dummy_fifo_w4_d2_S_66                                                                                                                                                   |   231|
|140   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_918                                                                                                                                         |   220|
|141   |  sparse_arr_hash_reduce_out_14_c_U                                   |hls_dummy_fifo_w4_d2_S_67                                                                                                                                                   |   128|
|142   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_917                                                                                                                                         |   117|
|143   |  sparse_arr_hash_reduce_out_15_c27_channel_U                         |hls_dummy_fifo_w4_d2_S_68                                                                                                                                                   |   329|
|144   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_916                                                                                                                                         |   319|
|145   |  sparse_arr_hash_reduce_out_15_c_U                                   |hls_dummy_fifo_w4_d2_S_69                                                                                                                                                   |    86|
|146   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_915                                                                                                                                         |    73|
|147   |  sparse_arr_hash_reduce_out_16_c28_channel_U                         |hls_dummy_fifo_w4_d2_S_70                                                                                                                                                   |    98|
|148   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_914                                                                                                                                         |    89|
|149   |  sparse_arr_hash_reduce_out_16_c_U                                   |hls_dummy_fifo_w4_d2_S_71                                                                                                                                                   |    96|
|150   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_913                                                                                                                                         |    85|
|151   |  sparse_arr_hash_reduce_out_17_c29_channel_U                         |hls_dummy_fifo_w4_d2_S_72                                                                                                                                                   |   379|
|152   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_912                                                                                                                                         |   370|
|153   |  sparse_arr_hash_reduce_out_17_c_U                                   |hls_dummy_fifo_w4_d2_S_73                                                                                                                                                   |    80|
|154   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_911                                                                                                                                         |    69|
|155   |  sparse_arr_hash_reduce_out_18_c30_channel_U                         |hls_dummy_fifo_w4_d2_S_74                                                                                                                                                   |   199|
|156   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_910                                                                                                                                         |   188|
|157   |  sparse_arr_hash_reduce_out_18_c_U                                   |hls_dummy_fifo_w4_d2_S_75                                                                                                                                                   |    75|
|158   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_909                                                                                                                                         |    64|
|159   |  sparse_arr_hash_reduce_out_19_c31_channel_U                         |hls_dummy_fifo_w4_d2_S_76                                                                                                                                                   |   369|
|160   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_908                                                                                                                                         |   360|
|161   |  sparse_arr_hash_reduce_out_19_c_U                                   |hls_dummy_fifo_w4_d2_S_77                                                                                                                                                   |    95|
|162   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_907                                                                                                                                         |    84|
|163   |  sparse_arr_hash_reduce_out_1_c13_channel_U                          |hls_dummy_fifo_w4_d2_S_78                                                                                                                                                   |   246|
|164   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_906                                                                                                                                         |   237|
|165   |  sparse_arr_hash_reduce_out_1_c_U                                    |hls_dummy_fifo_w4_d2_S_79                                                                                                                                                   |   105|
|166   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_905                                                                                                                                         |    92|
|167   |  sparse_arr_hash_reduce_out_2_c14_channel_U                          |hls_dummy_fifo_w4_d2_S_80                                                                                                                                                   |   129|
|168   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_904                                                                                                                                         |   119|
|169   |  sparse_arr_hash_reduce_out_2_c_U                                    |hls_dummy_fifo_w4_d2_S_81                                                                                                                                                   |   116|
|170   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_903                                                                                                                                         |   105|
|171   |  sparse_arr_hash_reduce_out_3_c15_channel_U                          |hls_dummy_fifo_w4_d2_S_82                                                                                                                                                   |   268|
|172   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_902                                                                                                                                         |   259|
|173   |  sparse_arr_hash_reduce_out_3_c_U                                    |hls_dummy_fifo_w4_d2_S_83                                                                                                                                                   |   110|
|174   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_901                                                                                                                                         |    99|
|175   |  sparse_arr_hash_reduce_out_4_c16_channel_U                          |hls_dummy_fifo_w4_d2_S_84                                                                                                                                                   |   219|
|176   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_900                                                                                                                                         |   208|
|177   |  sparse_arr_hash_reduce_out_4_c_U                                    |hls_dummy_fifo_w4_d2_S_85                                                                                                                                                   |   101|
|178   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_899                                                                                                                                         |    90|
|179   |  sparse_arr_hash_reduce_out_5_c17_channel_U                          |hls_dummy_fifo_w4_d2_S_86                                                                                                                                                   |   100|
|180   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_898                                                                                                                                         |    91|
|181   |  sparse_arr_hash_reduce_out_5_c_U                                    |hls_dummy_fifo_w4_d2_S_87                                                                                                                                                   |   108|
|182   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_897                                                                                                                                         |    97|
|183   |  sparse_arr_hash_reduce_out_6_c18_channel_U                          |hls_dummy_fifo_w4_d2_S_88                                                                                                                                                   |   214|
|184   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_896                                                                                                                                         |   204|
|185   |  sparse_arr_hash_reduce_out_6_c_U                                    |hls_dummy_fifo_w4_d2_S_89                                                                                                                                                   |   142|
|186   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_895                                                                                                                                         |   131|
|187   |  sparse_arr_hash_reduce_out_7_c19_channel_U                          |hls_dummy_fifo_w4_d2_S_90                                                                                                                                                   |   157|
|188   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_894                                                                                                                                         |   148|
|189   |  sparse_arr_hash_reduce_out_7_c_U                                    |hls_dummy_fifo_w4_d2_S_91                                                                                                                                                   |    95|
|190   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_893                                                                                                                                         |    84|
|191   |  sparse_arr_hash_reduce_out_8_c20_channel_U                          |hls_dummy_fifo_w4_d2_S_92                                                                                                                                                   |   116|
|192   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_892                                                                                                                                         |   107|
|193   |  sparse_arr_hash_reduce_out_8_c_U                                    |hls_dummy_fifo_w4_d2_S_93                                                                                                                                                   |   131|
|194   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_891                                                                                                                                         |   120|
|195   |  sparse_arr_hash_reduce_out_9_c21_channel_U                          |hls_dummy_fifo_w4_d2_S_94                                                                                                                                                   |   261|
|196   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_890                                                                                                                                         |   252|
|197   |  sparse_arr_hash_reduce_out_9_c_U                                    |hls_dummy_fifo_w4_d2_S_95                                                                                                                                                   |    99|
|198   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_889                                                                                                                                         |    88|
|199   |  sparse_arr_hash_reduce_out_c12_channel_U                            |hls_dummy_fifo_w4_d2_S_96                                                                                                                                                   |   301|
|200   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_888                                                                                                                                         |   292|
|201   |  sparse_arr_hash_reduce_out_c_U                                      |hls_dummy_fifo_w4_d2_S_97                                                                                                                                                   |   176|
|202   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg                                                                                                                                             |   165|
|203   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s                                                                                                |  7059|
|204   |    mul_16s_15ns_26_1_1_U10                                           |hls_dummy_mul_16s_15ns_26_1_1                                                                                                                                               |    55|
|205   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U209/tmp_product_funnel__2                                                          |     8|
|206   |    mul_16s_15ns_26_1_1_U115                                          |hls_dummy_mul_16s_15ns_26_1_1_690                                                                                                                                           |    55|
|207   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U209/tmp_product_funnel__1                                                          |     8|
|208   |    mul_16s_15ns_26_1_1_U136                                          |hls_dummy_mul_16s_15ns_26_1_1_691                                                                                                                                           |    55|
|209   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U209/tmp_product_funnel__4                                                          |     8|
|210   |    mul_16s_15ns_26_1_1_U157                                          |hls_dummy_mul_16s_15ns_26_1_1_692                                                                                                                                           |    55|
|211   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U209/tmp_product_funnel__18                                                         |     8|
|212   |    mul_16s_15ns_26_1_1_U178                                          |hls_dummy_mul_16s_15ns_26_1_1_693                                                                                                                                           |    55|
|213   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U209/tmp_product_funnel__15                                                         |     8|
|214   |    mul_16s_15ns_26_1_1_U199                                          |hls_dummy_mul_16s_15ns_26_1_1_694                                                                                                                                           |    55|
|215   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U209/tmp_product_funnel__8                                                          |     8|
|216   |    mul_16s_15ns_26_1_1_U31                                           |hls_dummy_mul_16s_15ns_26_1_1_695                                                                                                                                           |    55|
|217   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U209/tmp_product_funnel__9                                                          |     8|
|218   |    mul_16s_15ns_26_1_1_U52                                           |hls_dummy_mul_16s_15ns_26_1_1_696                                                                                                                                           |    55|
|219   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U209/tmp_product_funnel__10                                                         |     8|
|220   |    mul_16s_15ns_26_1_1_U73                                           |hls_dummy_mul_16s_15ns_26_1_1_697                                                                                                                                           |    55|
|221   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U209/tmp_product_funnel__16                                                         |     8|
|222   |    mul_16s_15ns_26_1_1_U94                                           |hls_dummy_mul_16s_15ns_26_1_1_698                                                                                                                                           |    55|
|223   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U209/tmp_product_funnel__7                                                          |     8|
|224   |    mul_16s_15s_26_1_1_U100                                           |hls_dummy_mul_16s_15s_26_1_1                                                                                                                                                |    51|
|225   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U190/tmp_product_funnel__1                                                          |     8|
|226   |    mul_16s_15s_26_1_1_U101                                           |hls_dummy_mul_16s_15s_26_1_1_699                                                                                                                                            |    11|
|227   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__37                                                         |     8|
|228   |    mul_16s_15s_26_1_1_U102                                           |hls_dummy_mul_16s_15s_26_1_1_700                                                                                                                                            |     9|
|229   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__54                                                         |     8|
|230   |    mul_16s_15s_26_1_1_U103                                           |hls_dummy_mul_16s_15s_26_1_1_701                                                                                                                                            |    52|
|231   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__154                                                        |     8|
|232   |    mul_16s_15s_26_1_1_U104                                           |hls_dummy_mul_16s_15s_26_1_1_702                                                                                                                                            |    56|
|233   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U209/tmp_product_funnel__3                                                          |     8|
|234   |    mul_16s_15s_26_1_1_U105                                           |hls_dummy_mul_16s_15s_26_1_1_703                                                                                                                                            |    11|
|235   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__85                                                         |     8|
|236   |    mul_16s_15s_26_1_1_U106                                           |hls_dummy_mul_16s_15s_26_1_1_704                                                                                                                                            |     9|
|237   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__102                                                        |     8|
|238   |    mul_16s_15s_26_1_1_U107                                           |hls_dummy_mul_16s_15s_26_1_1_705                                                                                                                                            |    41|
|239   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__24                                                         |     8|
|240   |    mul_16s_15s_26_1_1_U108                                           |hls_dummy_mul_16s_15s_26_1_1_706                                                                                                                                            |     8|
|241   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__138                                                        |     8|
|242   |    mul_16s_15s_26_1_1_U109                                           |hls_dummy_mul_16s_15s_26_1_1_707                                                                                                                                            |    52|
|243   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__114                                                        |     8|
|244   |    mul_16s_15s_26_1_1_U11                                            |hls_dummy_mul_16s_15s_26_1_1_708                                                                                                                                            |    47|
|245   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U190/tmp_product_funnel__13                                                         |     8|
|246   |    mul_16s_15s_26_1_1_U110                                           |hls_dummy_mul_16s_15s_26_1_1_709                                                                                                                                            |    47|
|247   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U190/tmp_product_funnel__17                                                         |     8|
|248   |    mul_16s_15s_26_1_1_U111                                           |hls_dummy_mul_16s_15s_26_1_1_710                                                                                                                                            |    11|
|249   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__52                                                         |     8|
|250   |    mul_16s_15s_26_1_1_U112                                           |hls_dummy_mul_16s_15s_26_1_1_711                                                                                                                                            |     9|
|251   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__34                                                         |     8|
|252   |    mul_16s_15s_26_1_1_U113                                           |hls_dummy_mul_16s_15s_26_1_1_712                                                                                                                                            |    52|
|253   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__77                                                         |     8|
|254   |    mul_16s_15s_26_1_1_U114                                           |hls_dummy_mul_16s_15s_26_1_1_713                                                                                                                                            |    11|
|255   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__86                                                         |     8|
|256   |    mul_16s_15s_26_1_1_U116                                           |hls_dummy_mul_16s_15s_26_1_1_714                                                                                                                                            |     9|
|257   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__67                                                         |     8|
|258   |    mul_16s_15s_26_1_1_U117                                           |hls_dummy_mul_16s_15s_26_1_1_715                                                                                                                                            |    41|
|259   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__63                                                         |     8|
|260   |    mul_16s_15s_26_1_1_U118                                           |hls_dummy_mul_16s_15s_26_1_1_716                                                                                                                                            |     8|
|261   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__158                                                        |     8|
|262   |    mul_16s_15s_26_1_1_U119                                           |hls_dummy_mul_16s_15s_26_1_1_717                                                                                                                                            |    52|
|263   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__125                                                        |     8|
|264   |    mul_16s_15s_26_1_1_U12                                            |hls_dummy_mul_16s_15s_26_1_1_718                                                                                                                                            |    11|
|265   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__27                                                         |     8|
|266   |    mul_16s_15s_26_1_1_U120                                           |hls_dummy_mul_16s_15s_26_1_1_719                                                                                                                                            |    51|
|267   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U190/tmp_product_funnel__16                                                         |     8|
|268   |    mul_16s_15s_26_1_1_U121                                           |hls_dummy_mul_16s_15s_26_1_1_720                                                                                                                                            |    11|
|269   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__96                                                         |     8|
|270   |    mul_16s_15s_26_1_1_U122                                           |hls_dummy_mul_16s_15s_26_1_1_721                                                                                                                                            |     9|
|271   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__53                                                         |     8|
|272   |    mul_16s_15s_26_1_1_U123                                           |hls_dummy_mul_16s_15s_26_1_1_722                                                                                                                                            |    52|
|273   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__157                                                        |     8|
|274   |    mul_16s_15s_26_1_1_U124                                           |hls_dummy_mul_16s_15s_26_1_1_723                                                                                                                                            |    11|
|275   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__93                                                         |     8|
|276   |    mul_16s_15s_26_1_1_U125                                           |hls_dummy_mul_16s_15s_26_1_1_724                                                                                                                                            |    56|
|277   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U209/tmp_product_funnel__19                                                         |     8|
|278   |    mul_16s_15s_26_1_1_U126                                           |hls_dummy_mul_16s_15s_26_1_1_725                                                                                                                                            |     9|
|279   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__140                                                        |     8|
|280   |    mul_16s_15s_26_1_1_U127                                           |hls_dummy_mul_16s_15s_26_1_1_726                                                                                                                                            |    41|
|281   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__113                                                        |     8|
|282   |    mul_16s_15s_26_1_1_U128                                           |hls_dummy_mul_16s_15s_26_1_1_727                                                                                                                                            |     8|
|283   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__71                                                         |     8|
|284   |    mul_16s_15s_26_1_1_U129                                           |hls_dummy_mul_16s_15s_26_1_1_728                                                                                                                                            |    52|
|285   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__48                                                         |     8|
|286   |    mul_16s_15s_26_1_1_U13                                            |hls_dummy_mul_16s_15s_26_1_1_729                                                                                                                                            |     9|
|287   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__6                                                          |     8|
|288   |    mul_16s_15s_26_1_1_U130                                           |hls_dummy_mul_16s_15s_26_1_1_730                                                                                                                                            |    47|
|289   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U190/tmp_product_funnel__3                                                          |     8|
|290   |    mul_16s_15s_26_1_1_U131                                           |hls_dummy_mul_16s_15s_26_1_1_731                                                                                                                                            |    11|
|291   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__5                                                          |     8|
|292   |    mul_16s_15s_26_1_1_U132                                           |hls_dummy_mul_16s_15s_26_1_1_732                                                                                                                                            |     9|
|293   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__155                                                        |     8|
|294   |    mul_16s_15s_26_1_1_U133                                           |hls_dummy_mul_16s_15s_26_1_1_733                                                                                                                                            |    52|
|295   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__23                                                         |     8|
|296   |    mul_16s_15s_26_1_1_U134                                           |hls_dummy_mul_16s_15s_26_1_1_734                                                                                                                                            |    11|
|297   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__42                                                         |     8|
|298   |    mul_16s_15s_26_1_1_U135                                           |hls_dummy_mul_16s_15s_26_1_1_735                                                                                                                                            |     9|
|299   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__15                                                         |     8|
|300   |    mul_16s_15s_26_1_1_U137                                           |hls_dummy_mul_16s_15s_26_1_1_736                                                                                                                                            |    41|
|301   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__11                                                         |     8|
|302   |    mul_16s_15s_26_1_1_U138                                           |hls_dummy_mul_16s_15s_26_1_1_737                                                                                                                                            |     8|
|303   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__97                                                         |     8|
|304   |    mul_16s_15s_26_1_1_U139                                           |hls_dummy_mul_16s_15s_26_1_1_738                                                                                                                                            |    52|
|305   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__51                                                         |     8|
|306   |    mul_16s_15s_26_1_1_U14                                            |hls_dummy_mul_16s_15s_26_1_1_739                                                                                                                                            |    52|
|307   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__110                                                        |     8|
|308   |    mul_16s_15s_26_1_1_U140                                           |hls_dummy_mul_16s_15s_26_1_1_740                                                                                                                                            |    51|
|309   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U190/tmp_product_funnel__18                                                         |     8|
|310   |    mul_16s_15s_26_1_1_U141                                           |hls_dummy_mul_16s_15s_26_1_1_741                                                                                                                                            |    11|
|311   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__131                                                        |     8|
|312   |    mul_16s_15s_26_1_1_U142                                           |hls_dummy_mul_16s_15s_26_1_1_742                                                                                                                                            |     9|
|313   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__111                                                        |     8|
|314   |    mul_16s_15s_26_1_1_U143                                           |hls_dummy_mul_16s_15s_26_1_1_743                                                                                                                                            |    52|
|315   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__146                                                        |     8|
|316   |    mul_16s_15s_26_1_1_U144                                           |hls_dummy_mul_16s_15s_26_1_1_744                                                                                                                                            |    11|
|317   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__30                                                         |     8|
|318   |    mul_16s_15s_26_1_1_U145                                           |hls_dummy_mul_16s_15s_26_1_1_745                                                                                                                                            |     9|
|319   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__46                                                         |     8|
|320   |    mul_16s_15s_26_1_1_U146                                           |hls_dummy_mul_16s_15s_26_1_1_746                                                                                                                                            |    56|
|321   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U209/tmp_product_funnel__13                                                         |     8|
|322   |    mul_16s_15s_26_1_1_U147                                           |hls_dummy_mul_16s_15s_26_1_1_747                                                                                                                                            |    41|
|323   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__133                                                        |     8|
|324   |    mul_16s_15s_26_1_1_U148                                           |hls_dummy_mul_16s_15s_26_1_1_748                                                                                                                                            |     8|
|325   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__151                                                        |     8|
|326   |    mul_16s_15s_26_1_1_U149                                           |hls_dummy_mul_16s_15s_26_1_1_749                                                                                                                                            |    52|
|327   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__65                                                         |     8|
|328   |    mul_16s_15s_26_1_1_U15                                            |hls_dummy_mul_16s_15s_26_1_1_750                                                                                                                                            |    11|
|329   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__152                                                        |     8|
|330   |    mul_16s_15s_26_1_1_U150                                           |hls_dummy_mul_16s_15s_26_1_1_751                                                                                                                                            |    47|
|331   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U190/tmp_product_funnel__9                                                          |     8|
|332   |    mul_16s_15s_26_1_1_U151                                           |hls_dummy_mul_16s_15s_26_1_1_752                                                                                                                                            |    11|
|333   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__13                                                         |     8|
|334   |    mul_16s_15s_26_1_1_U152                                           |hls_dummy_mul_16s_15s_26_1_1_753                                                                                                                                            |     9|
|335   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__142                                                        |     8|
|336   |    mul_16s_15s_26_1_1_U153                                           |hls_dummy_mul_16s_15s_26_1_1_754                                                                                                                                            |    52|
|337   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__108                                                        |     8|
|338   |    mul_16s_15s_26_1_1_U154                                           |hls_dummy_mul_16s_15s_26_1_1_755                                                                                                                                            |    11|
|339   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__107                                                        |     8|
|340   |    mul_16s_15s_26_1_1_U155                                           |hls_dummy_mul_16s_15s_26_1_1_756                                                                                                                                            |     9|
|341   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__130                                                        |     8|
|342   |    mul_16s_15s_26_1_1_U156                                           |hls_dummy_mul_16s_15s_26_1_1_757                                                                                                                                            |    41|
|343   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__57                                                         |     8|
|344   |    mul_16s_15s_26_1_1_U158                                           |hls_dummy_mul_16s_15s_26_1_1_758                                                                                                                                            |     8|
|345   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__19                                                         |     8|
|346   |    mul_16s_15s_26_1_1_U159                                           |hls_dummy_mul_16s_15s_26_1_1_759                                                                                                                                            |    52|
|347   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__59                                                         |     8|
|348   |    mul_16s_15s_26_1_1_U16                                            |hls_dummy_mul_16s_15s_26_1_1_760                                                                                                                                            |     9|
|349   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__10                                                         |     8|
|350   |    mul_16s_15s_26_1_1_U160                                           |hls_dummy_mul_16s_15s_26_1_1_761                                                                                                                                            |    51|
|351   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U190/tmp_product_funnel__15                                                         |     8|
|352   |    mul_16s_15s_26_1_1_U161                                           |hls_dummy_mul_16s_15s_26_1_1_762                                                                                                                                            |    11|
|353   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__68                                                         |     8|
|354   |    mul_16s_15s_26_1_1_U162                                           |hls_dummy_mul_16s_15s_26_1_1_763                                                                                                                                            |     9|
|355   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__137                                                        |     8|
|356   |    mul_16s_15s_26_1_1_U163                                           |hls_dummy_mul_16s_15s_26_1_1_764                                                                                                                                            |    52|
|357   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__98                                                         |     8|
|358   |    mul_16s_15s_26_1_1_U164                                           |hls_dummy_mul_16s_15s_26_1_1_765                                                                                                                                            |    11|
|359   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__88                                                         |     8|
|360   |    mul_16s_15s_26_1_1_U165                                           |hls_dummy_mul_16s_15s_26_1_1_766                                                                                                                                            |     9|
|361   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__20                                                         |     8|
|362   |    mul_16s_15s_26_1_1_U166                                           |hls_dummy_mul_16s_15s_26_1_1_767                                                                                                                                            |    41|
|363   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__49                                                         |     8|
|364   |    mul_16s_15s_26_1_1_U167                                           |hls_dummy_mul_16s_15s_26_1_1_768                                                                                                                                            |    56|
|365   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U209/tmp_product_funnel__5                                                          |     8|
|366   |    mul_16s_15s_26_1_1_U168                                           |hls_dummy_mul_16s_15s_26_1_1_769                                                                                                                                            |     8|
|367   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__134                                                        |     8|
|368   |    mul_16s_15s_26_1_1_U169                                           |hls_dummy_mul_16s_15s_26_1_1_770                                                                                                                                            |    52|
|369   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__144                                                        |     8|
|370   |    mul_16s_15s_26_1_1_U17                                            |hls_dummy_mul_16s_15s_26_1_1_771                                                                                                                                            |    41|
|371   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__121                                                        |     8|
|372   |    mul_16s_15s_26_1_1_U170                                           |hls_dummy_mul_16s_15s_26_1_1_772                                                                                                                                            |    47|
|373   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U190/tmp_product_funnel__5                                                          |     8|
|374   |    mul_16s_15s_26_1_1_U171                                           |hls_dummy_mul_16s_15s_26_1_1_773                                                                                                                                            |    11|
|375   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__73                                                         |     8|
|376   |    mul_16s_15s_26_1_1_U172                                           |hls_dummy_mul_16s_15s_26_1_1_774                                                                                                                                            |     9|
|377   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__150                                                        |     8|
|378   |    mul_16s_15s_26_1_1_U173                                           |hls_dummy_mul_16s_15s_26_1_1_775                                                                                                                                            |    52|
|379   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__62                                                         |     8|
|380   |    mul_16s_15s_26_1_1_U174                                           |hls_dummy_mul_16s_15s_26_1_1_776                                                                                                                                            |    11|
|381   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__122                                                        |     8|
|382   |    mul_16s_15s_26_1_1_U175                                           |hls_dummy_mul_16s_15s_26_1_1_777                                                                                                                                            |     9|
|383   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__116                                                        |     8|
|384   |    mul_16s_15s_26_1_1_U176                                           |hls_dummy_mul_16s_15s_26_1_1_778                                                                                                                                            |    41|
|385   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__35                                                         |     8|
|386   |    mul_16s_15s_26_1_1_U177                                           |hls_dummy_mul_16s_15s_26_1_1_779                                                                                                                                            |     8|
|387   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__43                                                         |     8|
|388   |    mul_16s_15s_26_1_1_U179                                           |hls_dummy_mul_16s_15s_26_1_1_780                                                                                                                                            |    52|
|389   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__55                                                         |     8|
|390   |    mul_16s_15s_26_1_1_U18                                            |hls_dummy_mul_16s_15s_26_1_1_781                                                                                                                                            |     8|
|391   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__7                                                          |     8|
|392   |    mul_16s_15s_26_1_1_U180                                           |hls_dummy_mul_16s_15s_26_1_1_782                                                                                                                                            |    51|
|393   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U190/tmp_product_funnel__6                                                          |     8|
|394   |    mul_16s_15s_26_1_1_U181                                           |hls_dummy_mul_16s_15s_26_1_1_783                                                                                                                                            |    11|
|395   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__123                                                        |     8|
|396   |    mul_16s_15s_26_1_1_U182                                           |hls_dummy_mul_16s_15s_26_1_1_784                                                                                                                                            |     9|
|397   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__118                                                        |     8|
|398   |    mul_16s_15s_26_1_1_U183                                           |hls_dummy_mul_16s_15s_26_1_1_785                                                                                                                                            |    52|
|399   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__145                                                        |     8|
|400   |    mul_16s_15s_26_1_1_U184                                           |hls_dummy_mul_16s_15s_26_1_1_786                                                                                                                                            |    11|
|401   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__41                                                         |     8|
|402   |    mul_16s_15s_26_1_1_U185                                           |hls_dummy_mul_16s_15s_26_1_1_787                                                                                                                                            |     9|
|403   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__159                                                        |     8|
|404   |    mul_16s_15s_26_1_1_U186                                           |hls_dummy_mul_16s_15s_26_1_1_788                                                                                                                                            |    41|
|405   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__25                                                         |     8|
|406   |    mul_16s_15s_26_1_1_U187                                           |hls_dummy_mul_16s_15s_26_1_1_789                                                                                                                                            |     8|
|407   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__106                                                        |     8|
|408   |    mul_16s_15s_26_1_1_U188                                           |hls_dummy_mul_16s_15s_26_1_1_790                                                                                                                                            |    56|
|409   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U209/tmp_product_funnel__17                                                         |     8|
|410   |    mul_16s_15s_26_1_1_U189                                           |hls_dummy_mul_16s_15s_26_1_1_791                                                                                                                                            |    52|
|411   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__47                                                         |     8|
|412   |    mul_16s_15s_26_1_1_U19                                            |hls_dummy_mul_16s_15s_26_1_1_792                                                                                                                                            |    52|
|413   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__66                                                         |     8|
|414   |    mul_16s_15s_26_1_1_U190                                           |hls_dummy_mul_16s_15s_26_1_1_793                                                                                                                                            |    47|
|415   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U190/tmp_product_funnel                                                             |     8|
|416   |    mul_16s_15s_26_1_1_U191                                           |hls_dummy_mul_16s_15s_26_1_1_794                                                                                                                                            |    11|
|417   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__1                                                          |     8|
|418   |    mul_16s_15s_26_1_1_U192                                           |hls_dummy_mul_16s_15s_26_1_1_795                                                                                                                                            |     9|
|419   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__153                                                        |     8|
|420   |    mul_16s_15s_26_1_1_U193                                           |hls_dummy_mul_16s_15s_26_1_1_796                                                                                                                                            |    52|
|421   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__70                                                         |     8|
|422   |    mul_16s_15s_26_1_1_U194                                           |hls_dummy_mul_16s_15s_26_1_1_797                                                                                                                                            |    11|
|423   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__90                                                         |     8|
|424   |    mul_16s_15s_26_1_1_U195                                           |hls_dummy_mul_16s_15s_26_1_1_798                                                                                                                                            |     9|
|425   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__61                                                         |     8|
|426   |    mul_16s_15s_26_1_1_U196                                           |hls_dummy_mul_16s_15s_26_1_1_799                                                                                                                                            |    41|
|427   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__44                                                         |     8|
|428   |    mul_16s_15s_26_1_1_U197                                           |hls_dummy_mul_16s_15s_26_1_1_800                                                                                                                                            |     8|
|429   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__141                                                        |     8|
|430   |    mul_16s_15s_26_1_1_U198                                           |hls_dummy_mul_16s_15s_26_1_1_801                                                                                                                                            |    52|
|431   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__78                                                         |     8|
|432   |    mul_16s_15s_26_1_1_U20                                            |hls_dummy_mul_16s_15s_26_1_1_802                                                                                                                                            |    56|
|433   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U209/tmp_product_funnel__11                                                         |     8|
|434   |    mul_16s_15s_26_1_1_U200                                           |hls_dummy_mul_16s_15s_26_1_1_803                                                                                                                                            |    51|
|435   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U190/tmp_product_funnel__19                                                         |     8|
|436   |    mul_16s_15s_26_1_1_U201                                           |hls_dummy_mul_16s_15s_26_1_1_804                                                                                                                                            |    11|
|437   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__45                                                         |     8|
|438   |    mul_16s_15s_26_1_1_U202                                           |hls_dummy_mul_16s_15s_26_1_1_805                                                                                                                                            |     9|
|439   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__76                                                         |     8|
|440   |    mul_16s_15s_26_1_1_U203                                           |hls_dummy_mul_16s_15s_26_1_1_806                                                                                                                                            |    52|
|441   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__143                                                        |     8|
|442   |    mul_16s_15s_26_1_1_U204                                           |hls_dummy_mul_16s_15s_26_1_1_807                                                                                                                                            |    11|
|443   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__101                                                        |     8|
|444   |    mul_16s_15s_26_1_1_U205                                           |hls_dummy_mul_16s_15s_26_1_1_808                                                                                                                                            |     9|
|445   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__82                                                         |     8|
|446   |    mul_16s_15s_26_1_1_U206                                           |hls_dummy_mul_16s_15s_26_1_1_809                                                                                                                                            |    41|
|447   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__128                                                        |     8|
|448   |    mul_16s_15s_26_1_1_U207                                           |hls_dummy_mul_16s_15s_26_1_1_810                                                                                                                                            |     8|
|449   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel                                                             |     8|
|450   |    mul_16s_15s_26_1_1_U208                                           |hls_dummy_mul_16s_15s_26_1_1_811                                                                                                                                            |    52|
|451   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__126                                                        |     8|
|452   |    mul_16s_15s_26_1_1_U209                                           |hls_dummy_mul_16s_15s_26_1_1_812                                                                                                                                            |    56|
|453   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U209/tmp_product_funnel                                                             |     8|
|454   |    mul_16s_15s_26_1_1_U21                                            |hls_dummy_mul_16s_15s_26_1_1_813                                                                                                                                            |    51|
|455   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U190/tmp_product_funnel__10                                                         |     8|
|456   |    mul_16s_15s_26_1_1_U22                                            |hls_dummy_mul_16s_15s_26_1_1_814                                                                                                                                            |    11|
|457   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__4                                                          |     8|
|458   |    mul_16s_15s_26_1_1_U23                                            |hls_dummy_mul_16s_15s_26_1_1_815                                                                                                                                            |     9|
|459   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__17                                                         |     8|
|460   |    mul_16s_15s_26_1_1_U24                                            |hls_dummy_mul_16s_15s_26_1_1_816                                                                                                                                            |    52|
|461   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__36                                                         |     8|
|462   |    mul_16s_15s_26_1_1_U25                                            |hls_dummy_mul_16s_15s_26_1_1_817                                                                                                                                            |    11|
|463   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__74                                                         |     8|
|464   |    mul_16s_15s_26_1_1_U26                                            |hls_dummy_mul_16s_15s_26_1_1_818                                                                                                                                            |     9|
|465   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__31                                                         |     8|
|466   |    mul_16s_15s_26_1_1_U27                                            |hls_dummy_mul_16s_15s_26_1_1_819                                                                                                                                            |    41|
|467   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__9                                                          |     8|
|468   |    mul_16s_15s_26_1_1_U28                                            |hls_dummy_mul_16s_15s_26_1_1_820                                                                                                                                            |     8|
|469   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__87                                                         |     8|
|470   |    mul_16s_15s_26_1_1_U29                                            |hls_dummy_mul_16s_15s_26_1_1_821                                                                                                                                            |    52|
|471   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__3                                                          |     8|
|472   |    mul_16s_15s_26_1_1_U30                                            |hls_dummy_mul_16s_15s_26_1_1_822                                                                                                                                            |    47|
|473   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U190/tmp_product_funnel__14                                                         |     8|
|474   |    mul_16s_15s_26_1_1_U32                                            |hls_dummy_mul_16s_15s_26_1_1_823                                                                                                                                            |    11|
|475   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__28                                                         |     8|
|476   |    mul_16s_15s_26_1_1_U33                                            |hls_dummy_mul_16s_15s_26_1_1_824                                                                                                                                            |     9|
|477   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__100                                                        |     8|
|478   |    mul_16s_15s_26_1_1_U34                                            |hls_dummy_mul_16s_15s_26_1_1_825                                                                                                                                            |    52|
|479   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__83                                                         |     8|
|480   |    mul_16s_15s_26_1_1_U35                                            |hls_dummy_mul_16s_15s_26_1_1_826                                                                                                                                            |    11|
|481   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__148                                                        |     8|
|482   |    mul_16s_15s_26_1_1_U36                                            |hls_dummy_mul_16s_15s_26_1_1_827                                                                                                                                            |     9|
|483   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__120                                                        |     8|
|484   |    mul_16s_15s_26_1_1_U37                                            |hls_dummy_mul_16s_15s_26_1_1_828                                                                                                                                            |    41|
|485   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__50                                                         |     8|
|486   |    mul_16s_15s_26_1_1_U38                                            |hls_dummy_mul_16s_15s_26_1_1_829                                                                                                                                            |     8|
|487   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__16                                                         |     8|
|488   |    mul_16s_15s_26_1_1_U39                                            |hls_dummy_mul_16s_15s_26_1_1_830                                                                                                                                            |    52|
|489   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__99                                                         |     8|
|490   |    mul_16s_15s_26_1_1_U40                                            |hls_dummy_mul_16s_15s_26_1_1_831                                                                                                                                            |    51|
|491   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U190/tmp_product_funnel__7                                                          |     8|
|492   |    mul_16s_15s_26_1_1_U41                                            |hls_dummy_mul_16s_15s_26_1_1_832                                                                                                                                            |    56|
|493   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U209/tmp_product_funnel__12                                                         |     8|
|494   |    mul_16s_15s_26_1_1_U42                                            |hls_dummy_mul_16s_15s_26_1_1_833                                                                                                                                            |    11|
|495   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__156                                                        |     8|
|496   |    mul_16s_15s_26_1_1_U43                                            |hls_dummy_mul_16s_15s_26_1_1_834                                                                                                                                            |     9|
|497   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__104                                                        |     8|
|498   |    mul_16s_15s_26_1_1_U44                                            |hls_dummy_mul_16s_15s_26_1_1_835                                                                                                                                            |    52|
|499   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__39                                                         |     8|
|500   |    mul_16s_15s_26_1_1_U45                                            |hls_dummy_mul_16s_15s_26_1_1_836                                                                                                                                            |    11|
|501   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__105                                                        |     8|
|502   |    mul_16s_15s_26_1_1_U46                                            |hls_dummy_mul_16s_15s_26_1_1_837                                                                                                                                            |     9|
|503   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__92                                                         |     8|
|504   |    mul_16s_15s_26_1_1_U47                                            |hls_dummy_mul_16s_15s_26_1_1_838                                                                                                                                            |    41|
|505   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__64                                                         |     8|
|506   |    mul_16s_15s_26_1_1_U48                                            |hls_dummy_mul_16s_15s_26_1_1_839                                                                                                                                            |     8|
|507   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__32                                                         |     8|
|508   |    mul_16s_15s_26_1_1_U49                                            |hls_dummy_mul_16s_15s_26_1_1_840                                                                                                                                            |    52|
|509   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__29                                                         |     8|
|510   |    mul_16s_15s_26_1_1_U50                                            |hls_dummy_mul_16s_15s_26_1_1_841                                                                                                                                            |    47|
|511   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U190/tmp_product_funnel__11                                                         |     8|
|512   |    mul_16s_15s_26_1_1_U51                                            |hls_dummy_mul_16s_15s_26_1_1_842                                                                                                                                            |    11|
|513   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__136                                                        |     8|
|514   |    mul_16s_15s_26_1_1_U53                                            |hls_dummy_mul_16s_15s_26_1_1_843                                                                                                                                            |     9|
|515   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__139                                                        |     8|
|516   |    mul_16s_15s_26_1_1_U54                                            |hls_dummy_mul_16s_15s_26_1_1_844                                                                                                                                            |    52|
|517   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__127                                                        |     8|
|518   |    mul_16s_15s_26_1_1_U55                                            |hls_dummy_mul_16s_15s_26_1_1_845                                                                                                                                            |    11|
|519   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__26                                                         |     8|
|520   |    mul_16s_15s_26_1_1_U56                                            |hls_dummy_mul_16s_15s_26_1_1_846                                                                                                                                            |     9|
|521   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__91                                                         |     8|
|522   |    mul_16s_15s_26_1_1_U57                                            |hls_dummy_mul_16s_15s_26_1_1_847                                                                                                                                            |    41|
|523   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__95                                                         |     8|
|524   |    mul_16s_15s_26_1_1_U58                                            |hls_dummy_mul_16s_15s_26_1_1_848                                                                                                                                            |     8|
|525   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__2                                                          |     8|
|526   |    mul_16s_15s_26_1_1_U59                                            |hls_dummy_mul_16s_15s_26_1_1_849                                                                                                                                            |    52|
|527   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__58                                                         |     8|
|528   |    mul_16s_15s_26_1_1_U60                                            |hls_dummy_mul_16s_15s_26_1_1_850                                                                                                                                            |    51|
|529   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U190/tmp_product_funnel__8                                                          |     8|
|530   |    mul_16s_15s_26_1_1_U61                                            |hls_dummy_mul_16s_15s_26_1_1_851                                                                                                                                            |    11|
|531   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__132                                                        |     8|
|532   |    mul_16s_15s_26_1_1_U62                                            |hls_dummy_mul_16s_15s_26_1_1_852                                                                                                                                            |    56|
|533   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U209/tmp_product_funnel__6                                                          |     8|
|534   |    mul_16s_15s_26_1_1_U63                                            |hls_dummy_mul_16s_15s_26_1_1_853                                                                                                                                            |     9|
|535   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__129                                                        |     8|
|536   |    mul_16s_15s_26_1_1_U64                                            |hls_dummy_mul_16s_15s_26_1_1_854                                                                                                                                            |    52|
|537   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__14                                                         |     8|
|538   |    mul_16s_15s_26_1_1_U65                                            |hls_dummy_mul_16s_15s_26_1_1_855                                                                                                                                            |    11|
|539   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__72                                                         |     8|
|540   |    mul_16s_15s_26_1_1_U66                                            |hls_dummy_mul_16s_15s_26_1_1_856                                                                                                                                            |     9|
|541   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__89                                                         |     8|
|542   |    mul_16s_15s_26_1_1_U67                                            |hls_dummy_mul_16s_15s_26_1_1_857                                                                                                                                            |    41|
|543   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__21                                                         |     8|
|544   |    mul_16s_15s_26_1_1_U68                                            |hls_dummy_mul_16s_15s_26_1_1_858                                                                                                                                            |     8|
|545   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__40                                                         |     8|
|546   |    mul_16s_15s_26_1_1_U69                                            |hls_dummy_mul_16s_15s_26_1_1_859                                                                                                                                            |    52|
|547   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__69                                                         |     8|
|548   |    mul_16s_15s_26_1_1_U70                                            |hls_dummy_mul_16s_15s_26_1_1_860                                                                                                                                            |    47|
|549   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U190/tmp_product_funnel__2                                                          |     8|
|550   |    mul_16s_15s_26_1_1_U71                                            |hls_dummy_mul_16s_15s_26_1_1_861                                                                                                                                            |    11|
|551   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__8                                                          |     8|
|552   |    mul_16s_15s_26_1_1_U72                                            |hls_dummy_mul_16s_15s_26_1_1_862                                                                                                                                            |     9|
|553   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__115                                                        |     8|
|554   |    mul_16s_15s_26_1_1_U74                                            |hls_dummy_mul_16s_15s_26_1_1_863                                                                                                                                            |    52|
|555   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__124                                                        |     8|
|556   |    mul_16s_15s_26_1_1_U75                                            |hls_dummy_mul_16s_15s_26_1_1_864                                                                                                                                            |    11|
|557   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__80                                                         |     8|
|558   |    mul_16s_15s_26_1_1_U76                                            |hls_dummy_mul_16s_15s_26_1_1_865                                                                                                                                            |     9|
|559   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__94                                                         |     8|
|560   |    mul_16s_15s_26_1_1_U77                                            |hls_dummy_mul_16s_15s_26_1_1_866                                                                                                                                            |    41|
|561   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__22                                                         |     8|
|562   |    mul_16s_15s_26_1_1_U78                                            |hls_dummy_mul_16s_15s_26_1_1_867                                                                                                                                            |     8|
|563   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__56                                                         |     8|
|564   |    mul_16s_15s_26_1_1_U79                                            |hls_dummy_mul_16s_15s_26_1_1_868                                                                                                                                            |    52|
|565   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__79                                                         |     8|
|566   |    mul_16s_15s_26_1_1_U80                                            |hls_dummy_mul_16s_15s_26_1_1_869                                                                                                                                            |    51|
|567   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U190/tmp_product_funnel__4                                                          |     8|
|568   |    mul_16s_15s_26_1_1_U81                                            |hls_dummy_mul_16s_15s_26_1_1_870                                                                                                                                            |    11|
|569   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__109                                                        |     8|
|570   |    mul_16s_15s_26_1_1_U82                                            |hls_dummy_mul_16s_15s_26_1_1_871                                                                                                                                            |     9|
|571   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__149                                                        |     8|
|572   |    mul_16s_15s_26_1_1_U83                                            |hls_dummy_mul_16s_15s_26_1_1_872                                                                                                                                            |    56|
|573   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U209/tmp_product_funnel__14                                                         |     8|
|574   |    mul_16s_15s_26_1_1_U84                                            |hls_dummy_mul_16s_15s_26_1_1_873                                                                                                                                            |    52|
|575   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__38                                                         |     8|
|576   |    mul_16s_15s_26_1_1_U85                                            |hls_dummy_mul_16s_15s_26_1_1_874                                                                                                                                            |    11|
|577   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__112                                                        |     8|
|578   |    mul_16s_15s_26_1_1_U86                                            |hls_dummy_mul_16s_15s_26_1_1_875                                                                                                                                            |     9|
|579   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__18                                                         |     8|
|580   |    mul_16s_15s_26_1_1_U87                                            |hls_dummy_mul_16s_15s_26_1_1_876                                                                                                                                            |    41|
|581   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__135                                                        |     8|
|582   |    mul_16s_15s_26_1_1_U88                                            |hls_dummy_mul_16s_15s_26_1_1_877                                                                                                                                            |     8|
|583   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__75                                                         |     8|
|584   |    mul_16s_15s_26_1_1_U89                                            |hls_dummy_mul_16s_15s_26_1_1_878                                                                                                                                            |    52|
|585   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__119                                                        |     8|
|586   |    mul_16s_15s_26_1_1_U90                                            |hls_dummy_mul_16s_15s_26_1_1_879                                                                                                                                            |    47|
|587   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U190/tmp_product_funnel__12                                                         |     8|
|588   |    mul_16s_15s_26_1_1_U91                                            |hls_dummy_mul_16s_15s_26_1_1_880                                                                                                                                            |    11|
|589   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__103                                                        |     8|
|590   |    mul_16s_15s_26_1_1_U92                                            |hls_dummy_mul_16s_15s_26_1_1_881                                                                                                                                            |     9|
|591   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__147                                                        |     8|
|592   |    mul_16s_15s_26_1_1_U93                                            |hls_dummy_mul_16s_15s_26_1_1_882                                                                                                                                            |    52|
|593   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__117                                                        |     8|
|594   |    mul_16s_15s_26_1_1_U95                                            |hls_dummy_mul_16s_15s_26_1_1_883                                                                                                                                            |    11|
|595   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__33                                                         |     8|
|596   |    mul_16s_15s_26_1_1_U96                                            |hls_dummy_mul_16s_15s_26_1_1_884                                                                                                                                            |     9|
|597   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__12                                                         |     8|
|598   |    mul_16s_15s_26_1_1_U97                                            |hls_dummy_mul_16s_15s_26_1_1_885                                                                                                                                            |    41|
|599   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__84                                                         |     8|
|600   |    mul_16s_15s_26_1_1_U98                                            |hls_dummy_mul_16s_15s_26_1_1_886                                                                                                                                            |     8|
|601   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__81                                                         |     8|
|602   |    mul_16s_15s_26_1_1_U99                                            |hls_dummy_mul_16s_15s_26_1_1_887                                                                                                                                            |    52|
|603   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0/mul_16s_15s_26_1_1_U207/tmp_product_funnel__60                                                         |     8|
|604   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s                                                                                                | 30018|
|605   |    tmp_2_reg_47190_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__204                                                                      |     8|
|606   |    tmp_10_reg_47285_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__217                                                                      |     8|
|607   |    tmp_20_reg_47380_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__97                                                                       |     8|
|608   |    tmp_69_reg_47850_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__84                                                                       |     8|
|609   |    tmp_76_reg_47915_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__191                                                                      |     8|
|610   |    tmp_77_reg_47925_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__106                                                                      |     8|
|611   |    tmp_229_reg_49370_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__149                                                                      |     8|
|612   |    tmp_275_reg_49810_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__37                                                                       |     8|
|613   |    tmp_295_reg_50000_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__110                                                                      |     8|
|614   |    tmp_8_reg_47220_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__7                                                                        |     8|
|615   |    tmp_1_reg_47240_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__136                                                                      |     8|
|616   |    tmp_s_reg_47230_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__120                                                                      |     8|
|617   |    tmp_7_reg_47270_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__71                                                                       |     8|
|618   |    tmp_6_reg_47210_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__203                                                                      |     8|
|619   |    tmp_4_reg_47200_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__142                                                                      |     8|
|620   |    tmp_13_reg_47315_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__196                                                                      |     8|
|621   |    tmp_15_reg_47335_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__73                                                                       |     8|
|622   |    tmp_14_reg_47325_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__48                                                                       |     8|
|623   |    tmp_18_reg_47365_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__218                                                                      |     8|
|624   |    tmp_12_reg_47305_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__159                                                                      |     8|
|625   |    tmp_11_reg_47295_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__63                                                                       |     8|
|626   |    tmp_23_reg_47410_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__68                                                                       |     8|
|627   |    tmp_25_reg_47430_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__209                                                                      |     8|
|628   |    tmp_24_reg_47420_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__267                                                                      |     8|
|629   |    tmp_28_reg_47460_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__231                                                                      |     8|
|630   |    tmp_22_reg_47400_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__117                                                                      |     8|
|631   |    tmp_21_reg_47390_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__44                                                                       |     8|
|632   |    tmp_37_reg_47545_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__51                                                                       |     8|
|633   |    tmp_36_reg_47535_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__256                                                                      |     8|
|634   |    tmp_29_reg_47470_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__88                                                                       |     8|
|635   |    tmp_30_reg_47480_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__36  |     8|
|636   |    tmp_33_reg_47505_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__210                                                                      |     8|
|637   |    tmp_35_reg_47525_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__250                                                                      |     8|
|638   |    tmp_34_reg_47515_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__272                                                                      |     8|
|639   |    tmp_38_reg_47555_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__156                                                                      |     8|
|640   |    tmp_32_reg_47495_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__125                                                                      |     8|
|641   |    tmp_31_reg_47485_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__34                                                                       |     8|
|642   |    tmp_47_reg_47640_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__102                                                                      |     8|
|643   |    tmp_46_reg_47630_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__43                                                                       |     8|
|644   |    tmp_39_reg_47565_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__197                                                                      |     8|
|645   |    tmp_40_reg_47575_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__49  |     8|
|646   |    tmp_43_reg_47600_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__168                                                                      |     8|
|647   |    tmp_45_reg_47620_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__25                                                                       |     8|
|648   |    tmp_44_reg_47610_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__85                                                                       |     8|
|649   |    tmp_48_reg_47650_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__52                                                                       |     8|
|650   |    tmp_42_reg_47590_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__21                                                                       |     8|
|651   |    tmp_41_reg_47580_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__124                                                                      |     8|
|652   |    tmp_57_reg_47735_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__222                                                                      |     8|
|653   |    tmp_56_reg_47725_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__79                                                                       |     8|
|654   |    tmp_49_reg_47660_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__23                                                                       |     8|
|655   |    tmp_50_reg_47670_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__64  |     8|
|656   |    tmp_53_reg_47695_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__167                                                                      |     8|
|657   |    tmp_55_reg_47715_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__236                                                                      |     8|
|658   |    tmp_54_reg_47705_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__57                                                                       |     8|
|659   |    tmp_58_reg_47745_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__30                                                                       |     8|
|660   |    tmp_52_reg_47685_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__275                                                                      |     8|
|661   |    tmp_51_reg_47675_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__202                                                                      |     8|
|662   |    tmp_59_reg_47755_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__244                                                                      |     8|
|663   |    tmp_61_reg_47775_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__61  |     8|
|664   |    tmp_63_reg_47790_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__42                                                                       |     8|
|665   |    tmp_65_reg_47810_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__5                                                                        |     8|
|666   |    tmp_64_reg_47800_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__207                                                                      |     8|
|667   |    tmp_68_reg_47840_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__277                                                                      |     8|
|668   |    tmp_62_reg_47780_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__280                                                                      |     8|
|669   |    tmp_60_reg_47765_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__148                                                                      |     8|
|670   |    tmp_73_reg_47885_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__107                                                                      |     8|
|671   |    tmp_75_reg_47905_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__237                                                                      |     8|
|672   |    tmp_74_reg_47895_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__208                                                                      |     8|
|673   |    tmp_78_reg_47935_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__214                                                                      |     8|
|674   |    tmp_72_reg_47875_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__206                                                                      |     8|
|675   |    tmp_70_reg_47860_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__173                                                                      |     8|
|676   |    tmp_87_reg_48020_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__27                                                                       |     8|
|677   |    tmp_86_reg_48010_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__64                                                                       |     8|
|678   |    tmp_79_reg_47945_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__187                                                                      |     8|
|679   |    tmp_81_reg_47965_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__5   |     8|
|680   |    tmp_83_reg_47980_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__9                                                                        |     8|
|681   |    tmp_85_reg_48000_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__199                                                                      |     8|
|682   |    tmp_84_reg_47990_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__193                                                                      |     8|
|683   |    tmp_88_reg_48030_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__158                                                                      |     8|
|684   |    tmp_82_reg_47970_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__113                                                                      |     8|
|685   |    tmp_80_reg_47955_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__38                                                                       |     8|
|686   |    tmp_97_reg_48115_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__205                                                                      |     8|
|687   |    tmp_96_reg_48105_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__175                                                                      |     8|
|688   |    tmp_89_reg_48040_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__273                                                                      |     8|
|689   |    tmp_92_reg_48070_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__55  |     8|
|690   |    tmp_93_reg_48075_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__2                                                                        |     8|
|691   |    tmp_95_reg_48095_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__261                                                                      |     8|
|692   |    tmp_94_reg_48085_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__145                                                                      |     8|
|693   |    tmp_98_reg_48125_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__99                                                                       |     8|
|694   |    tmp_91_reg_48060_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__248                                                                      |     8|
|695   |    tmp_90_reg_48050_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__39                                                                       |     8|
|696   |    tmp_107_reg_48210_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__232                                                                      |     8|
|697   |    tmp_106_reg_48200_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__121                                                                      |     8|
|698   |    tmp_99_reg_48135_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__240                                                                      |     8|
|699   |    tmp_102_reg_48165_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__3   |     8|
|700   |    tmp_103_reg_48170_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__95                                                                       |     8|
|701   |    tmp_105_reg_48190_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__24                                                                       |     8|
|702   |    tmp_104_reg_48180_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__82                                                                       |     8|
|703   |    tmp_108_reg_48220_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__111                                                                      |     8|
|704   |    tmp_101_reg_48155_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__29                                                                       |     8|
|705   |    tmp_100_reg_48145_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__181                                                                      |     8|
|706   |    tmp_117_reg_48305_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__268                                                                      |     8|
|707   |    tmp_116_reg_48295_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__54                                                                       |     8|
|708   |    tmp_109_reg_48230_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__171                                                                      |     8|
|709   |    tmp_112_reg_48260_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__41  |     8|
|710   |    tmp_113_reg_48265_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__226                                                                      |     8|
|711   |    tmp_115_reg_48285_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__10                                                                       |     8|
|712   |    tmp_114_reg_48275_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__61                                                                       |     8|
|713   |    tmp_118_reg_48315_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__81                                                                       |     8|
|714   |    tmp_111_reg_48250_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__161                                                                      |     8|
|715   |    tmp_110_reg_48240_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__265                                                                      |     8|
|716   |    tmp_127_reg_48400_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__278                                                                      |     8|
|717   |    tmp_126_reg_48390_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__134                                                                      |     8|
|718   |    tmp_119_reg_48325_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__234                                                                      |     8|
|719   |    tmp_123_reg_48365_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__74  |     8|
|720   |    tmp_122_reg_48355_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__91                                                                       |     8|
|721   |    tmp_125_reg_48380_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__151                                                                      |     8|
|722   |    tmp_124_reg_48370_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__105                                                                      |     8|
|723   |    tmp_128_reg_48410_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__100                                                                      |     8|
|724   |    tmp_121_reg_48345_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__241                                                                      |     8|
|725   |    tmp_120_reg_48335_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__194                                                                      |     8|
|726   |    tmp_137_reg_48495_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__138                                                                      |     8|
|727   |    tmp_136_reg_48485_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__176                                                                      |     8|
|728   |    tmp_129_reg_48420_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__49                                                                       |     8|
|729   |    tmp_133_reg_48460_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__2   |     8|
|730   |    tmp_132_reg_48450_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__157                                                                      |     8|
|731   |    tmp_135_reg_48475_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__257                                                                      |     8|
|732   |    tmp_134_reg_48465_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__228                                                                      |     8|
|733   |    tmp_138_reg_48505_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__92                                                                       |     8|
|734   |    tmp_131_reg_48440_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__233                                                                      |     8|
|735   |    tmp_130_reg_48430_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__19                                                                       |     8|
|736   |    tmp_147_reg_48590_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__122                                                                      |     8|
|737   |    tmp_146_reg_48580_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__170                                                                      |     8|
|738   |    tmp_139_reg_48515_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__96                                                                       |     8|
|739   |    tmp_143_reg_48555_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__14  |     8|
|740   |    tmp_142_reg_48545_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__223                                                                      |     8|
|741   |    tmp_145_reg_48570_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__78                                                                       |     8|
|742   |    tmp_144_reg_48560_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__104                                                                      |     8|
|743   |    tmp_148_reg_48600_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__185                                                                      |     8|
|744   |    tmp_141_reg_48535_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__93                                                                       |     8|
|745   |    tmp_140_reg_48525_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__245                                                                      |     8|
|746   |    tmp_157_reg_48685_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__1                                                                        |     8|
|747   |    tmp_156_reg_48675_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__155                                                                      |     8|
|748   |    tmp_149_reg_48610_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__15                                                                       |     8|
|749   |    tmp_154_reg_48660_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__16  |     8|
|750   |    tmp_152_reg_48640_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__243                                                                      |     8|
|751   |    tmp_155_reg_48665_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__11                                                                       |     8|
|752   |    tmp_153_reg_48650_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__101                                                                      |     8|
|753   |    tmp_158_reg_48695_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__276                                                                      |     8|
|754   |    tmp_151_reg_48630_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__229                                                                      |     8|
|755   |    tmp_150_reg_48620_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__213                                                                      |     8|
|756   |    tmp_167_reg_48780_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__31                                                                       |     8|
|757   |    tmp_166_reg_48770_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__160                                                                      |     8|
|758   |    tmp_159_reg_48705_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__220                                                                      |     8|
|759   |    tmp_164_reg_48755_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__23  |     8|
|760   |    tmp_162_reg_48735_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__266                                                                      |     8|
|761   |    tmp_165_reg_48760_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__254                                                                      |     8|
|762   |    tmp_163_reg_48745_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__17                                                                       |     8|
|763   |    tmp_168_reg_48790_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__230                                                                      |     8|
|764   |    tmp_161_reg_48725_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__190                                                                      |     8|
|765   |    tmp_160_reg_48715_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__126                                                                      |     8|
|766   |    tmp_177_reg_48875_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__35                                                                       |     8|
|767   |    tmp_176_reg_48865_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__195                                                                      |     8|
|768   |    tmp_169_reg_48800_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__177                                                                      |     8|
|769   |    tmp_174_reg_48850_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__9   |     8|
|770   |    tmp_172_reg_48830_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__238                                                                      |     8|
|771   |    tmp_175_reg_48855_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__186                                                                      |     8|
|772   |    tmp_173_reg_48840_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__70                                                                       |     8|
|773   |    tmp_178_reg_48885_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__77                                                                       |     8|
|774   |    tmp_171_reg_48820_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__94                                                                       |     8|
|775   |    tmp_170_reg_48810_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__139                                                                      |     8|
|776   |    tmp_187_reg_48970_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__130                                                                      |     8|
|777   |    tmp_186_reg_48960_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__211                                                                      |     8|
|778   |    tmp_179_reg_48895_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__40                                                                       |     8|
|779   |    tmp_185_reg_48955_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__71  |     8|
|780   |    tmp_182_reg_48925_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__12                                                                       |     8|
|781   |    tmp_184_reg_48945_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__72                                                                       |     8|
|782   |    tmp_183_reg_48935_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__242                                                                      |     8|
|783   |    tmp_188_reg_48980_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__119                                                                      |     8|
|784   |    tmp_181_reg_48915_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__50                                                                       |     8|
|785   |    tmp_180_reg_48905_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__150                                                                      |     8|
|786   |    tmp_197_reg_49065_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__212                                                                      |     8|
|787   |    tmp_196_reg_49055_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__260                                                                      |     8|
|788   |    tmp_189_reg_48990_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__271                                                                      |     8|
|789   |    tmp_195_reg_49050_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__75  |     8|
|790   |    tmp_192_reg_49020_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__4                                                                        |     8|
|791   |    tmp_194_reg_49040_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__221                                                                      |     8|
|792   |    tmp_193_reg_49030_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__281                                                                      |     8|
|793   |    tmp_198_reg_49075_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__67                                                                       |     8|
|794   |    tmp_191_reg_49010_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__32                                                                       |     8|
|795   |    tmp_190_reg_49000_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__58                                                                       |     8|
|796   |    tmp_207_reg_49160_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__166                                                                      |     8|
|797   |    tmp_206_reg_49150_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__83                                                                       |     8|
|798   |    tmp_199_reg_49085_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__198                                                                      |     8|
|799   |    tmp_205_reg_49145_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__67  |     8|
|800   |    tmp_202_reg_49115_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__45                                                                       |     8|
|801   |    tmp_204_reg_49135_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__264                                                                      |     8|
|802   |    tmp_203_reg_49125_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__112                                                                      |     8|
|803   |    tmp_208_reg_49170_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__253                                                                      |     8|
|804   |    tmp_201_reg_49105_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__118                                                                      |     8|
|805   |    tmp_200_reg_49095_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__3                                                                        |     8|
|806   |    tmp_297_reg_50020_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__224                                                                      |     8|
|807   |    tmp_291_reg_49960_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__33                                                                       |     8|
|808   |    tmp_290_reg_49950_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__192                                                                      |     8|
|809   |    tmp_292_reg_49970_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__227                                                                      |     8|
|810   |    tmp_294_reg_49990_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__75                                                                       |     8|
|811   |    tmp_293_reg_49980_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__255                                                                      |     8|
|812   |    tmp_217_reg_49255_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__87                                                                       |     8|
|813   |    tmp_215_reg_49240_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__132                                                                      |     8|
|814   |    tmp_209_reg_49180_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__169                                                                      |     8|
|815   |    tmp_212_reg_49210_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__153                                                                      |     8|
|816   |    tmp_214_reg_49230_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__47                                                                       |     8|
|817   |    tmp_213_reg_49220_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__189                                                                      |     8|
|818   |    tmp_218_reg_49265_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__116                                                                      |     8|
|819   |    tmp_211_reg_49200_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__123                                                                      |     8|
|820   |    tmp_210_reg_49190_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__249                                                                      |     8|
|821   |    tmp_225_reg_49335_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__258                                                                      |     8|
|822   |    tmp_222_reg_49305_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__225                                                                      |     8|
|823   |    tmp_224_reg_49325_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__133                                                                      |     8|
|824   |    tmp_223_reg_49315_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__188                                                                      |     8|
|825   |    tmp_228_reg_49360_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__128                                                                      |     8|
|826   |    tmp_220_reg_49285_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__247                                                                      |     8|
|827   |    tmp_237_reg_49445_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__144                                                                      |     8|
|828   |    tmp_235_reg_49430_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__239                                                                      |     8|
|829   |    tmp_232_reg_49400_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__235                                                                      |     8|
|830   |    tmp_234_reg_49420_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__103                                                                      |     8|
|831   |    tmp_233_reg_49410_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__135                                                                      |     8|
|832   |    tmp_238_reg_49455_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__20                                                                       |     8|
|833   |    tmp_230_reg_49380_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__66                                                                       |     8|
|834   |    tmp_287_reg_49925_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__259                                                                      |     8|
|835   |    tmp_281_reg_49865_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__90                                                                       |     8|
|836   |    tmp_280_reg_49855_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__137                                                                      |     8|
|837   |    tmp_282_reg_49875_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__16                                                                       |     8|
|838   |    tmp_284_reg_49895_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__154                                                                      |     8|
|839   |    tmp_283_reg_49885_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__140                                                                      |     8|
|840   |    tmp_246_reg_49535_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__62                                                                       |     8|
|841   |    tmp_245_reg_49525_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__143                                                                      |     8|
|842   |    tmp_239_reg_49465_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__215                                                                      |     8|
|843   |    tmp_247_reg_49545_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__15  |     8|
|844   |    tmp_242_reg_49495_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__172                                                                      |     8|
|845   |    tmp_244_reg_49515_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__53                                                                       |     8|
|846   |    tmp_243_reg_49505_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__28                                                                       |     8|
|847   |    tmp_248_reg_49550_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__46                                                                       |     8|
|848   |    tmp_241_reg_49485_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__59                                                                       |     8|
|849   |    tmp_240_reg_49475_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__89                                                                       |     8|
|850   |    tmp_256_reg_49630_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__115                                                                      |     8|
|851   |    tmp_255_reg_49620_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__279                                                                      |     8|
|852   |    tmp_249_reg_49560_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__86                                                                       |     8|
|853   |    tmp_257_reg_49640_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__68  |     8|
|854   |    tmp_252_reg_49590_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__262                                                                      |     8|
|855   |    tmp_254_reg_49610_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__22                                                                       |     8|
|856   |    tmp_253_reg_49600_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__163                                                                      |     8|
|857   |    tmp_258_reg_49645_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__80                                                                       |     8|
|858   |    tmp_251_reg_49580_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__41                                                                       |     8|
|859   |    tmp_250_reg_49570_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__162                                                                      |     8|
|860   |    tmp_266_reg_49725_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__274                                                                      |     8|
|861   |    tmp_265_reg_49715_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__152                                                                      |     8|
|862   |    tmp_259_reg_49655_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__131                                                                      |     8|
|863   |    tmp_267_reg_49735_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__73  |     8|
|864   |    tmp_262_reg_49685_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__216                                                                      |     8|
|865   |    tmp_264_reg_49705_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__201                                                                      |     8|
|866   |    tmp_263_reg_49695_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__282                                                                      |     8|
|867   |    tmp_268_reg_49740_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__270                                                                      |     8|
|868   |    tmp_261_reg_49675_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__56                                                                       |     8|
|869   |    tmp_260_reg_49665_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__182                                                                      |     8|
|870   |    tmp_272_reg_49780_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__179                                                                      |     8|
|871   |    tmp_274_reg_49800_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__55                                                                       |     8|
|872   |    tmp_273_reg_49790_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__36                                                                       |     8|
|873   |    tmp_277_reg_49830_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__114                                                                      |     8|
|874   |    tmp_271_reg_49770_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel                                                                           |     8|
|875   |    tmp_270_reg_49760_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__174                                                                      |     8|
|876   |    tmp_286_reg_49915_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__6                                                                        |     8|
|877   |    tmp_285_reg_49905_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__246                                                                      |     8|
|878   |    tmp_296_reg_50010_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__76  |     8|
|879   |    tmp_289_reg_49940_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__31  |     8|
|880   |    tmp_298_reg_50030_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__18  |     8|
|881   |    tmp_279_reg_49845_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__69  |     8|
|882   |    tmp_288_reg_49935_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__47  |     8|
|883   |    tmp_276_reg_49820_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__10  |     8|
|884   |    tmp_269_reg_49750_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__48  |     8|
|885   |    tmp_278_reg_49840_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__17  |     8|
|886   |    tmp_236_reg_49440_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__58  |     8|
|887   |    tmp_231_reg_49390_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__22  |     8|
|888   |    tmp_227_reg_49350_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__43  |     8|
|889   |    tmp_219_reg_49275_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__7   |     8|
|890   |    tmp_226_reg_49345_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__66  |     8|
|891   |    tmp_221_reg_49295_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__35  |     8|
|892   |    tmp_216_reg_49250_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__50  |     8|
|893   |    tmp_71_reg_47870_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__51  |     8|
|894   |    tmp_67_reg_47830_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__63  |     8|
|895   |    tmp_66_reg_47820_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__40  |     8|
|896   |    tmp_27_reg_47450_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__33  |     8|
|897   |    tmp_26_reg_47440_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__60  |     8|
|898   |    tmp_19_reg_47375_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__65  |     8|
|899   |    tmp_17_reg_47355_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__30  |     8|
|900   |    tmp_16_reg_47345_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__24  |     8|
|901   |    tmp_9_reg_47280_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__56  |     8|
|902   |    tmp_5_reg_47260_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__32  |     8|
|903   |    tmp_3_reg_47250_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__39  |     8|
|904   |    tmp_reg_47185_reg                                                 |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__19  |     8|
|905   |    mac_muladd_16s_11ns_26ns_26_1_1_U573                              |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1                                                                                                                                   |    54|
|906   |      hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_689                                                                                                                       |    54|
|907   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__72  |     8|
|908   |    mac_muladd_16s_11ns_26ns_26_1_1_U604                              |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_98                                                                                                                                |    93|
|909   |      hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_688                                                                                                                       |    93|
|910   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__1   |     8|
|911   |    mac_muladd_16s_11ns_26ns_26_1_1_U635                              |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_99                                                                                                                                |    95|
|912   |      hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_687                                                                                                                       |    95|
|913   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__62  |     8|
|914   |    mac_muladd_16s_11ns_26ns_26_1_1_U666                              |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_100                                                                                                                               |    95|
|915   |      hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_686                                                                                                                       |    95|
|916   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__20  |     8|
|917   |    mac_muladd_16s_11ns_26ns_26_1_1_U697                              |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_101                                                                                                                               |    95|
|918   |      hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_685                                                                                                                       |    95|
|919   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__46  |     8|
|920   |    mac_muladd_16s_11ns_26ns_26_1_1_U728                              |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_102                                                                                                                               |    95|
|921   |      hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_684                                                                                                                       |    95|
|922   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__11  |     8|
|923   |    mac_muladd_16s_11ns_26ns_26_1_1_U759                              |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_103                                                                                                                               |    95|
|924   |      hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_683                                                                                                                       |    95|
|925   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__27  |     8|
|926   |    mac_muladd_16s_11ns_26ns_26_1_1_U790                              |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_104                                                                                                                               |    95|
|927   |      hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_682                                                                                                                       |    95|
|928   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__70  |     8|
|929   |    mac_muladd_16s_11ns_26ns_26_1_1_U821                              |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_105                                                                                                                               |    93|
|930   |      hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_681                                                                                                                       |    93|
|931   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__34  |     8|
|932   |    mac_muladd_16s_11ns_26ns_26_1_1_U852                              |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_106                                                                                                                               |    95|
|933   |      hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_11ns_26ns_26_1_1_DSP48_2                                                                                                                           |    95|
|934   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__57  |     8|
|935   |    mac_muladd_16s_13ns_26ns_26_1_1_U563                              |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1                                                                                                                                   |    54|
|936   |      hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_680                                                                                                                       |    54|
|937   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel      |     8|
|938   |    mac_muladd_16s_13ns_26ns_26_1_1_U594                              |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_107                                                                                                                               |    93|
|939   |      hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_679                                                                                                                       |    93|
|940   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__42  |     8|
|941   |    mac_muladd_16s_13ns_26ns_26_1_1_U625                              |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_108                                                                                                                               |    96|
|942   |      hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_678                                                                                                                       |    96|
|943   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__13  |     8|
|944   |    mac_muladd_16s_13ns_26ns_26_1_1_U656                              |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_109                                                                                                                               |    96|
|945   |      hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_677                                                                                                                       |    96|
|946   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__38  |     8|
|947   |    mac_muladd_16s_13ns_26ns_26_1_1_U687                              |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_110                                                                                                                               |    96|
|948   |      hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_676                                                                                                                       |    96|
|949   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__12  |     8|
|950   |    mac_muladd_16s_13ns_26ns_26_1_1_U718                              |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_111                                                                                                                               |    96|
|951   |      hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_675                                                                                                                       |    96|
|952   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__44  |     8|
|953   |    mac_muladd_16s_13ns_26ns_26_1_1_U749                              |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_112                                                                                                                               |    96|
|954   |      hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_674                                                                                                                       |    96|
|955   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__59  |     8|
|956   |    mac_muladd_16s_13ns_26ns_26_1_1_U780                              |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_113                                                                                                                               |    92|
|957   |      hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_673                                                                                                                       |    92|
|958   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__6   |     8|
|959   |    mac_muladd_16s_13ns_26ns_26_1_1_U811                              |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_114                                                                                                                               |    92|
|960   |      hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_672                                                                                                                       |    92|
|961   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__28  |     8|
|962   |    mac_muladd_16s_13ns_26ns_26_1_1_U842                              |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_115                                                                                                                               |    96|
|963   |      hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0                                                                                                                           |    96|
|964   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__52  |     8|
|965   |    mac_muladd_16s_14ns_26ns_26_1_1_U583                              |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1                                                                                                                                   |    54|
|966   |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_671                                                                                                                       |    54|
|967   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__29  |     8|
|968   |    mac_muladd_16s_14ns_26ns_26_1_1_U614                              |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_116                                                                                                                               |    94|
|969   |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_670                                                                                                                       |    94|
|970   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__8   |     8|
|971   |    mac_muladd_16s_14ns_26ns_26_1_1_U645                              |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_117                                                                                                                               |    93|
|972   |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_669                                                                                                                       |    93|
|973   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__45  |     8|
|974   |    mac_muladd_16s_14ns_26ns_26_1_1_U676                              |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_118                                                                                                                               |    96|
|975   |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_668                                                                                                                       |    96|
|976   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__53  |     8|
|977   |    mac_muladd_16s_14ns_26ns_26_1_1_U707                              |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_119                                                                                                                               |    95|
|978   |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_667                                                                                                                       |    95|
|979   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__54  |     8|
|980   |    mac_muladd_16s_14ns_26ns_26_1_1_U738                              |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_120                                                                                                                               |    95|
|981   |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_666                                                                                                                       |    95|
|982   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__37  |     8|
|983   |    mac_muladd_16s_14ns_26ns_26_1_1_U769                              |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_121                                                                                                                               |    95|
|984   |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_665                                                                                                                       |    95|
|985   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__21  |     8|
|986   |    mac_muladd_16s_14ns_26ns_26_1_1_U800                              |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_122                                                                                                                               |    96|
|987   |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_664                                                                                                                       |    96|
|988   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__26  |     8|
|989   |    mac_muladd_16s_14ns_26ns_26_1_1_U831                              |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_123                                                                                                                               |    94|
|990   |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_663                                                                                                                       |    94|
|991   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__4   |     8|
|992   |    mac_muladd_16s_14ns_26ns_26_1_1_U862                              |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_124                                                                                                                               |    96|
|993   |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_3                                                                                                                           |    96|
|994   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_13ns_26ns_26_1_1_U563/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_0_U/p_funnel__25  |     8|
|995   |    mac_muladd_16s_15s_26ns_26_1_1_U564                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1                                                                                                                                    |    52|
|996   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_662                                                                                                                        |    52|
|997   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__252                                                                      |     8|
|998   |    mac_muladd_16s_15s_26ns_26_1_1_U565                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_125                                                                                                                                |    22|
|999   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_661                                                                                                                        |    22|
|1000  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__67    |     8|
|1001  |    mac_muladd_16s_15s_26ns_26_1_1_U566                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_126                                                                                                                                |    22|
|1002  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_660                                                                                                                        |    22|
|1003  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__145   |     8|
|1004  |    mac_muladd_16s_15s_26ns_26_1_1_U567                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_127                                                                                                                                |    39|
|1005  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_659                                                                                                                        |    39|
|1006  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__140   |     8|
|1007  |    mac_muladd_16s_15s_26ns_26_1_1_U568                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_128                                                                                                                                |    12|
|1008  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_658                                                                                                                        |    12|
|1009  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__133   |     8|
|1010  |    mac_muladd_16s_15s_26ns_26_1_1_U569                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_129                                                                                                                                |    23|
|1011  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_657                                                                                                                        |    23|
|1012  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__197   |     8|
|1013  |    mac_muladd_16s_15s_26ns_26_1_1_U570                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_130                                                                                                                                |    42|
|1014  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_656                                                                                                                        |    42|
|1015  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__220   |     8|
|1016  |    mac_muladd_16s_15s_26ns_26_1_1_U571                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_131                                                                                                                                |     9|
|1017  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_655                                                                                                                        |     9|
|1018  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__18    |     8|
|1019  |    mac_muladd_16s_15s_26ns_26_1_1_U572                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_132                                                                                                                                |    28|
|1020  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_654                                                                                                                        |    28|
|1021  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4     |     8|
|1022  |    mac_muladd_16s_15s_26ns_26_1_1_U574                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_133                                                                                                                                |    51|
|1023  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_653                                                                                                                        |    51|
|1024  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__251                                                                      |     8|
|1025  |    mac_muladd_16s_15s_26ns_26_1_1_U575                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_134                                                                                                                                |    21|
|1026  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_652                                                                                                                        |    21|
|1027  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__33    |     8|
|1028  |    mac_muladd_16s_15s_26ns_26_1_1_U576                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_135                                                                                                                                |    22|
|1029  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_651                                                                                                                        |    22|
|1030  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__72    |     8|
|1031  |    mac_muladd_16s_15s_26ns_26_1_1_U577                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_136                                                                                                                                |    38|
|1032  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_650                                                                                                                        |    38|
|1033  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__194   |     8|
|1034  |    mac_muladd_16s_15s_26ns_26_1_1_U578                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_137                                                                                                                                |    11|
|1035  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_649                                                                                                                        |    11|
|1036  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__123   |     8|
|1037  |    mac_muladd_16s_15s_26ns_26_1_1_U579                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_138                                                                                                                                |    22|
|1038  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_648                                                                                                                        |    22|
|1039  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__9     |     8|
|1040  |    mac_muladd_16s_15s_26ns_26_1_1_U580                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_139                                                                                                                                |    41|
|1041  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_647                                                                                                                        |    41|
|1042  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__99    |     8|
|1043  |    mac_muladd_16s_15s_26ns_26_1_1_U581                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_140                                                                                                                                |     8|
|1044  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_646                                                                                                                        |     8|
|1045  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__35    |     8|
|1046  |    mac_muladd_16s_15s_26ns_26_1_1_U582                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_141                                                                                                                                |    28|
|1047  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_645                                                                                                                        |    28|
|1048  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__39    |     8|
|1049  |    mac_muladd_16s_15s_26ns_26_1_1_U584                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_142                                                                                                                                |    53|
|1050  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_644                                                                                                                        |    53|
|1051  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__65                                                                       |     8|
|1052  |    mac_muladd_16s_15s_26ns_26_1_1_U585                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_143                                                                                                                                |    17|
|1053  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_643                                                                                                                        |    17|
|1054  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__199   |     8|
|1055  |    mac_muladd_16s_15s_26ns_26_1_1_U586                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_144                                                                                                                                |    22|
|1056  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_642                                                                                                                        |    22|
|1057  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__172   |     8|
|1058  |    mac_muladd_16s_15s_26ns_26_1_1_U587                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_145                                                                                                                                |    38|
|1059  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_641                                                                                                                        |    38|
|1060  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__96    |     8|
|1061  |    mac_muladd_16s_15s_26ns_26_1_1_U588                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_146                                                                                                                                |    11|
|1062  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_640                                                                                                                        |    11|
|1063  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__235   |     8|
|1064  |    mac_muladd_16s_15s_26ns_26_1_1_U589                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_147                                                                                                                                |    22|
|1065  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_639                                                                                                                        |    22|
|1066  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__44    |     8|
|1067  |    mac_muladd_16s_15s_26ns_26_1_1_U590                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_148                                                                                                                                |    41|
|1068  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_638                                                                                                                        |    41|
|1069  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel        |     8|
|1070  |    mac_muladd_16s_15s_26ns_26_1_1_U591                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_149                                                                                                                                |     8|
|1071  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_637                                                                                                                        |     8|
|1072  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__68    |     8|
|1073  |    mac_muladd_16s_15s_26ns_26_1_1_U592                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_150                                                                                                                                |    32|
|1074  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_636                                                                                                                        |    32|
|1075  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__104   |     8|
|1076  |    mac_muladd_16s_15s_26ns_26_1_1_U593                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_151                                                                                                                                |    12|
|1077  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_635                                                                                                                        |    12|
|1078  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__98                                                                       |     8|
|1079  |    mac_muladd_16s_15s_26ns_26_1_1_U595                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_152                                                                                                                                |    11|
|1080  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_634                                                                                                                        |    11|
|1081  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__50    |     8|
|1082  |    mac_muladd_16s_15s_26ns_26_1_1_U596                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_153                                                                                                                                |    22|
|1083  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_633                                                                                                                        |    22|
|1084  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__76    |     8|
|1085  |    mac_muladd_16s_15s_26ns_26_1_1_U597                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_154                                                                                                                                |    38|
|1086  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_632                                                                                                                        |    38|
|1087  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__42    |     8|
|1088  |    mac_muladd_16s_15s_26ns_26_1_1_U598                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_155                                                                                                                                |    11|
|1089  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_631                                                                                                                        |    11|
|1090  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__37    |     8|
|1091  |    mac_muladd_16s_15s_26ns_26_1_1_U599                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_156                                                                                                                                |    22|
|1092  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_630                                                                                                                        |    22|
|1093  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__154   |     8|
|1094  |    mac_muladd_16s_15s_26ns_26_1_1_U600                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_157                                                                                                                                |    40|
|1095  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_629                                                                                                                        |    40|
|1096  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__51    |     8|
|1097  |    mac_muladd_16s_15s_26ns_26_1_1_U601                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_158                                                                                                                                |     9|
|1098  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_628                                                                                                                        |     9|
|1099  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__215   |     8|
|1100  |    mac_muladd_16s_15s_26ns_26_1_1_U602                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_159                                                                                                                                |    38|
|1101  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_627                                                                                                                        |    38|
|1102  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__176   |     8|
|1103  |    mac_muladd_16s_15s_26ns_26_1_1_U603                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_160                                                                                                                                |    12|
|1104  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_626                                                                                                                        |    12|
|1105  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__13                                                                       |     8|
|1106  |    mac_muladd_16s_15s_26ns_26_1_1_U605                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_161                                                                                                                                |    11|
|1107  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_625                                                                                                                        |    11|
|1108  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__138   |     8|
|1109  |    mac_muladd_16s_15s_26ns_26_1_1_U606                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_162                                                                                                                                |    22|
|1110  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_624                                                                                                                        |    22|
|1111  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__46    |     8|
|1112  |    mac_muladd_16s_15s_26ns_26_1_1_U607                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_163                                                                                                                                |    38|
|1113  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_623                                                                                                                        |    38|
|1114  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__183   |     8|
|1115  |    mac_muladd_16s_15s_26ns_26_1_1_U608                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_164                                                                                                                                |    11|
|1116  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_622                                                                                                                        |    11|
|1117  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__43    |     8|
|1118  |    mac_muladd_16s_15s_26ns_26_1_1_U609                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_165                                                                                                                                |    22|
|1119  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_621                                                                                                                        |    22|
|1120  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__70    |     8|
|1121  |    mac_muladd_16s_15s_26ns_26_1_1_U610                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_166                                                                                                                                |    40|
|1122  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_620                                                                                                                        |    40|
|1123  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__6     |     8|
|1124  |    mac_muladd_16s_15s_26ns_26_1_1_U611                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_167                                                                                                                                |     9|
|1125  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_619                                                                                                                        |     9|
|1126  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__142   |     8|
|1127  |    mac_muladd_16s_15s_26ns_26_1_1_U612                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_168                                                                                                                                |    38|
|1128  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_618                                                                                                                        |    38|
|1129  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__113   |     8|
|1130  |    mac_muladd_16s_15s_26ns_26_1_1_U613                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_169                                                                                                                                |    14|
|1131  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_617                                                                                                                        |    14|
|1132  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__141                                                                      |     8|
|1133  |    mac_muladd_16s_15s_26ns_26_1_1_U615                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_170                                                                                                                                |    11|
|1134  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_616                                                                                                                        |    11|
|1135  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__146   |     8|
|1136  |    mac_muladd_16s_15s_26ns_26_1_1_U616                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_171                                                                                                                                |    22|
|1137  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_615                                                                                                                        |    22|
|1138  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__65    |     8|
|1139  |    mac_muladd_16s_15s_26ns_26_1_1_U617                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_172                                                                                                                                |    38|
|1140  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_614                                                                                                                        |    38|
|1141  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__232   |     8|
|1142  |    mac_muladd_16s_15s_26ns_26_1_1_U618                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_173                                                                                                                                |    11|
|1143  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_613                                                                                                                        |    11|
|1144  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__212   |     8|
|1145  |    mac_muladd_16s_15s_26ns_26_1_1_U619                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_174                                                                                                                                |    22|
|1146  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_612                                                                                                                        |    22|
|1147  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__237   |     8|
|1148  |    mac_muladd_16s_15s_26ns_26_1_1_U620                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_175                                                                                                                                |    40|
|1149  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_611                                                                                                                        |    40|
|1150  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__110   |     8|
|1151  |    mac_muladd_16s_15s_26ns_26_1_1_U621                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_176                                                                                                                                |     9|
|1152  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_610                                                                                                                        |     9|
|1153  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__236   |     8|
|1154  |    mac_muladd_16s_15s_26ns_26_1_1_U622                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_177                                                                                                                                |    38|
|1155  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_609                                                                                                                        |    38|
|1156  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__120   |     8|
|1157  |    mac_muladd_16s_15s_26ns_26_1_1_U623                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_178                                                                                                                                |     9|
|1158  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_608                                                                                                                        |     9|
|1159  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__74                                                                       |     8|
|1160  |    mac_muladd_16s_15s_26ns_26_1_1_U624                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_179                                                                                                                                |    11|
|1161  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_607                                                                                                                        |    11|
|1162  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__10    |     8|
|1163  |    mac_muladd_16s_15s_26ns_26_1_1_U626                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_180                                                                                                                                |    22|
|1164  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_606                                                                                                                        |    22|
|1165  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__202   |     8|
|1166  |    mac_muladd_16s_15s_26ns_26_1_1_U627                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_181                                                                                                                                |    38|
|1167  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_605                                                                                                                        |    38|
|1168  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__38    |     8|
|1169  |    mac_muladd_16s_15s_26ns_26_1_1_U628                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_182                                                                                                                                |    11|
|1170  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_604                                                                                                                        |    11|
|1171  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__228   |     8|
|1172  |    mac_muladd_16s_15s_26ns_26_1_1_U629                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_183                                                                                                                                |    22|
|1173  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_603                                                                                                                        |    22|
|1174  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__182   |     8|
|1175  |    mac_muladd_16s_15s_26ns_26_1_1_U630                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_184                                                                                                                                |    40|
|1176  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_602                                                                                                                        |    40|
|1177  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__201   |     8|
|1178  |    mac_muladd_16s_15s_26ns_26_1_1_U631                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_185                                                                                                                                |    10|
|1179  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_601                                                                                                                        |    10|
|1180  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__166   |     8|
|1181  |    mac_muladd_16s_15s_26ns_26_1_1_U632                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_186                                                                                                                                |    38|
|1182  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_600                                                                                                                        |    38|
|1183  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__97    |     8|
|1184  |    mac_muladd_16s_15s_26ns_26_1_1_U633                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_187                                                                                                                                |    11|
|1185  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_599                                                                                                                        |    11|
|1186  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__219                                                                      |     8|
|1187  |    mac_muladd_16s_15s_26ns_26_1_1_U634                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_188                                                                                                                                |    11|
|1188  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_598                                                                                                                        |    11|
|1189  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__32    |     8|
|1190  |    mac_muladd_16s_15s_26ns_26_1_1_U636                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_189                                                                                                                                |    22|
|1191  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_597                                                                                                                        |    22|
|1192  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__184   |     8|
|1193  |    mac_muladd_16s_15s_26ns_26_1_1_U637                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_190                                                                                                                                |    38|
|1194  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_596                                                                                                                        |    38|
|1195  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__102   |     8|
|1196  |    mac_muladd_16s_15s_26ns_26_1_1_U638                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_191                                                                                                                                |    11|
|1197  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_595                                                                                                                        |    11|
|1198  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__164   |     8|
|1199  |    mac_muladd_16s_15s_26ns_26_1_1_U639                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_192                                                                                                                                |    22|
|1200  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_594                                                                                                                        |    22|
|1201  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__34    |     8|
|1202  |    mac_muladd_16s_15s_26ns_26_1_1_U640                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_193                                                                                                                                |    40|
|1203  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_593                                                                                                                        |    40|
|1204  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__28    |     8|
|1205  |    mac_muladd_16s_15s_26ns_26_1_1_U641                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_194                                                                                                                                |     9|
|1206  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_592                                                                                                                        |     9|
|1207  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__136   |     8|
|1208  |    mac_muladd_16s_15s_26ns_26_1_1_U642                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_195                                                                                                                                |    38|
|1209  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_591                                                                                                                        |    38|
|1210  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__48    |     8|
|1211  |    mac_muladd_16s_15s_26ns_26_1_1_U643                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_196                                                                                                                                |    12|
|1212  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_590                                                                                                                        |    12|
|1213  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__18                                                                       |     8|
|1214  |    mac_muladd_16s_15s_26ns_26_1_1_U644                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_197                                                                                                                                |    12|
|1215  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_589                                                                                                                        |    12|
|1216  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__73    |     8|
|1217  |    mac_muladd_16s_15s_26ns_26_1_1_U646                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_198                                                                                                                                |    22|
|1218  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_588                                                                                                                        |    22|
|1219  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__192   |     8|
|1220  |    mac_muladd_16s_15s_26ns_26_1_1_U647                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_199                                                                                                                                |    38|
|1221  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_587                                                                                                                        |    38|
|1222  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__128   |     8|
|1223  |    mac_muladd_16s_15s_26ns_26_1_1_U648                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_200                                                                                                                                |    11|
|1224  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_586                                                                                                                        |    11|
|1225  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__191   |     8|
|1226  |    mac_muladd_16s_15s_26ns_26_1_1_U649                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_201                                                                                                                                |    22|
|1227  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_585                                                                                                                        |    22|
|1228  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__47    |     8|
|1229  |    mac_muladd_16s_15s_26ns_26_1_1_U650                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_202                                                                                                                                |    41|
|1230  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_584                                                                                                                        |    41|
|1231  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__83    |     8|
|1232  |    mac_muladd_16s_15s_26ns_26_1_1_U651                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_203                                                                                                                                |     8|
|1233  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_583                                                                                                                        |     8|
|1234  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__79    |     8|
|1235  |    mac_muladd_16s_15s_26ns_26_1_1_U652                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_204                                                                                                                                |    38|
|1236  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_582                                                                                                                        |    38|
|1237  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__160   |     8|
|1238  |    mac_muladd_16s_15s_26ns_26_1_1_U653                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_205                                                                                                                                |     9|
|1239  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_581                                                                                                                        |     9|
|1240  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__147                                                                      |     8|
|1241  |    mac_muladd_16s_15s_26ns_26_1_1_U654                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_206                                                                                                                                |    24|
|1242  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_580                                                                                                                        |    24|
|1243  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__59    |     8|
|1244  |    mac_muladd_16s_15s_26ns_26_1_1_U655                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_207                                                                                                                                |    22|
|1245  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_579                                                                                                                        |    22|
|1246  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__187   |     8|
|1247  |    mac_muladd_16s_15s_26ns_26_1_1_U657                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_208                                                                                                                                |    38|
|1248  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_578                                                                                                                        |    38|
|1249  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__171   |     8|
|1250  |    mac_muladd_16s_15s_26ns_26_1_1_U658                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_209                                                                                                                                |    11|
|1251  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_577                                                                                                                        |    11|
|1252  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__19    |     8|
|1253  |    mac_muladd_16s_15s_26ns_26_1_1_U659                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_210                                                                                                                                |    22|
|1254  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_576                                                                                                                        |    22|
|1255  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__221   |     8|
|1256  |    mac_muladd_16s_15s_26ns_26_1_1_U660                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_211                                                                                                                                |    40|
|1257  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_575                                                                                                                        |    40|
|1258  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__105   |     8|
|1259  |    mac_muladd_16s_15s_26ns_26_1_1_U661                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_212                                                                                                                                |     9|
|1260  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_574                                                                                                                        |     9|
|1261  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__90    |     8|
|1262  |    mac_muladd_16s_15s_26ns_26_1_1_U662                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_213                                                                                                                                |    25|
|1263  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_573                                                                                                                        |    25|
|1264  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__92    |     8|
|1265  |    mac_muladd_16s_15s_26ns_26_1_1_U663                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_214                                                                                                                                |     9|
|1266  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_572                                                                                                                        |     9|
|1267  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__269                                                                      |     8|
|1268  |    mac_muladd_16s_15s_26ns_26_1_1_U664                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_215                                                                                                                                |    34|
|1269  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_571                                                                                                                        |    34|
|1270  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__129   |     8|
|1271  |    mac_muladd_16s_15s_26ns_26_1_1_U665                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_216                                                                                                                                |    22|
|1272  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_570                                                                                                                        |    22|
|1273  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__107   |     8|
|1274  |    mac_muladd_16s_15s_26ns_26_1_1_U667                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_217                                                                                                                                |    38|
|1275  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_569                                                                                                                        |    38|
|1276  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__71    |     8|
|1277  |    mac_muladd_16s_15s_26ns_26_1_1_U668                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_218                                                                                                                                |    11|
|1278  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_568                                                                                                                        |    11|
|1279  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__11    |     8|
|1280  |    mac_muladd_16s_15s_26ns_26_1_1_U669                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_219                                                                                                                                |    22|
|1281  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_567                                                                                                                        |    22|
|1282  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__98    |     8|
|1283  |    mac_muladd_16s_15s_26ns_26_1_1_U670                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_220                                                                                                                                |    40|
|1284  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_566                                                                                                                        |    40|
|1285  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__214   |     8|
|1286  |    mac_muladd_16s_15s_26ns_26_1_1_U671                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_221                                                                                                                                |     9|
|1287  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_565                                                                                                                        |     9|
|1288  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__25    |     8|
|1289  |    mac_muladd_16s_15s_26ns_26_1_1_U672                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_222                                                                                                                                |    16|
|1290  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_564                                                                                                                        |    16|
|1291  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__91    |     8|
|1292  |    mac_muladd_16s_15s_26ns_26_1_1_U673                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_223                                                                                                                                |    11|
|1293  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_563                                                                                                                        |    11|
|1294  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__76                                                                       |     8|
|1295  |    mac_muladd_16s_15s_26ns_26_1_1_U674                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_224                                                                                                                                |    33|
|1296  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_562                                                                                                                        |    33|
|1297  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__82    |     8|
|1298  |    mac_muladd_16s_15s_26ns_26_1_1_U675                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_225                                                                                                                                |    23|
|1299  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_561                                                                                                                        |    23|
|1300  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__231   |     8|
|1301  |    mac_muladd_16s_15s_26ns_26_1_1_U677                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_226                                                                                                                                |    38|
|1302  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_560                                                                                                                        |    38|
|1303  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__135   |     8|
|1304  |    mac_muladd_16s_15s_26ns_26_1_1_U678                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_227                                                                                                                                |    11|
|1305  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_559                                                                                                                        |    11|
|1306  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__84    |     8|
|1307  |    mac_muladd_16s_15s_26ns_26_1_1_U679                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_228                                                                                                                                |    22|
|1308  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_558                                                                                                                        |    22|
|1309  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__12    |     8|
|1310  |    mac_muladd_16s_15s_26ns_26_1_1_U680                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_229                                                                                                                                |    40|
|1311  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_557                                                                                                                        |    40|
|1312  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2     |     8|
|1313  |    mac_muladd_16s_15s_26ns_26_1_1_U681                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_230                                                                                                                                |     9|
|1314  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_556                                                                                                                        |     9|
|1315  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__75    |     8|
|1316  |    mac_muladd_16s_15s_26ns_26_1_1_U682                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_231                                                                                                                                |    16|
|1317  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_555                                                                                                                        |    16|
|1318  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__131   |     8|
|1319  |    mac_muladd_16s_15s_26ns_26_1_1_U683                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_232                                                                                                                                |    11|
|1320  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_554                                                                                                                        |    11|
|1321  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__14                                                                       |     8|
|1322  |    mac_muladd_16s_15s_26ns_26_1_1_U684                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_233                                                                                                                                |    11|
|1323  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_553                                                                                                                        |    11|
|1324  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__85    |     8|
|1325  |    mac_muladd_16s_15s_26ns_26_1_1_U685                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_234                                                                                                                                |     9|
|1326  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_552                                                                                                                        |     9|
|1327  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__188   |     8|
|1328  |    mac_muladd_16s_15s_26ns_26_1_1_U686                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_235                                                                                                                                |    52|
|1329  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_551                                                                                                                        |    52|
|1330  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__118   |     8|
|1331  |    mac_muladd_16s_15s_26ns_26_1_1_U688                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_236                                                                                                                                |    11|
|1332  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_550                                                                                                                        |    11|
|1333  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__185   |     8|
|1334  |    mac_muladd_16s_15s_26ns_26_1_1_U689                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_237                                                                                                                                |     9|
|1335  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_549                                                                                                                        |     9|
|1336  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__181   |     8|
|1337  |    mac_muladd_16s_15s_26ns_26_1_1_U690                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_238                                                                                                                                |    41|
|1338  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_548                                                                                                                        |    41|
|1339  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__36    |     8|
|1340  |    mac_muladd_16s_15s_26ns_26_1_1_U691                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_239                                                                                                                                |     8|
|1341  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_547                                                                                                                        |     8|
|1342  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__195   |     8|
|1343  |    mac_muladd_16s_15s_26ns_26_1_1_U692                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_240                                                                                                                                |    52|
|1344  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_546                                                                                                                        |    52|
|1345  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__41    |     8|
|1346  |    mac_muladd_16s_15s_26ns_26_1_1_U693                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_241                                                                                                                                |     9|
|1347  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_545                                                                                                                        |     9|
|1348  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__200                                                                      |     8|
|1349  |    mac_muladd_16s_15s_26ns_26_1_1_U694                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_242                                                                                                                                |    12|
|1350  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_544                                                                                                                        |    12|
|1351  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__109   |     8|
|1352  |    mac_muladd_16s_15s_26ns_26_1_1_U695                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_243                                                                                                                                |    10|
|1353  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_543                                                                                                                        |    10|
|1354  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__159   |     8|
|1355  |    mac_muladd_16s_15s_26ns_26_1_1_U696                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_244                                                                                                                                |    53|
|1356  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_542                                                                                                                        |    53|
|1357  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__233   |     8|
|1358  |    mac_muladd_16s_15s_26ns_26_1_1_U698                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_245                                                                                                                                |    11|
|1359  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_541                                                                                                                        |    11|
|1360  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__167   |     8|
|1361  |    mac_muladd_16s_15s_26ns_26_1_1_U699                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_246                                                                                                                                |     9|
|1362  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_540                                                                                                                        |     9|
|1363  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__180   |     8|
|1364  |    mac_muladd_16s_15s_26ns_26_1_1_U700                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_247                                                                                                                                |    41|
|1365  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_539                                                                                                                        |    41|
|1366  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__108   |     8|
|1367  |    mac_muladd_16s_15s_26ns_26_1_1_U701                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_248                                                                                                                                |     8|
|1368  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_538                                                                                                                        |     8|
|1369  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__16    |     8|
|1370  |    mac_muladd_16s_15s_26ns_26_1_1_U702                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_249                                                                                                                                |    52|
|1371  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_537                                                                                                                        |    52|
|1372  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__53    |     8|
|1373  |    mac_muladd_16s_15s_26ns_26_1_1_U703                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_250                                                                                                                                |     9|
|1374  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_536                                                                                                                        |     9|
|1375  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__129                                                                      |     8|
|1376  |    mac_muladd_16s_15s_26ns_26_1_1_U704                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_251                                                                                                                                |    11|
|1377  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_535                                                                                                                        |    11|
|1378  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__74    |     8|
|1379  |    mac_muladd_16s_15s_26ns_26_1_1_U705                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_252                                                                                                                                |     9|
|1380  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_534                                                                                                                        |     9|
|1381  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__26    |     8|
|1382  |    mac_muladd_16s_15s_26ns_26_1_1_U706                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_253                                                                                                                                |    52|
|1383  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_533                                                                                                                        |    52|
|1384  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__193   |     8|
|1385  |    mac_muladd_16s_15s_26ns_26_1_1_U708                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_254                                                                                                                                |    11|
|1386  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_532                                                                                                                        |    11|
|1387  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__205   |     8|
|1388  |    mac_muladd_16s_15s_26ns_26_1_1_U709                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_255                                                                                                                                |     9|
|1389  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_531                                                                                                                        |     9|
|1390  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__112   |     8|
|1391  |    mac_muladd_16s_15s_26ns_26_1_1_U710                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_256                                                                                                                                |    41|
|1392  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_530                                                                                                                        |    41|
|1393  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__209   |     8|
|1394  |    mac_muladd_16s_15s_26ns_26_1_1_U711                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_257                                                                                                                                |     8|
|1395  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_529                                                                                                                        |     8|
|1396  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__158   |     8|
|1397  |    mac_muladd_16s_15s_26ns_26_1_1_U712                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_258                                                                                                                                |    52|
|1398  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_528                                                                                                                        |    52|
|1399  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__239   |     8|
|1400  |    mac_muladd_16s_15s_26ns_26_1_1_U713                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_259                                                                                                                                |    11|
|1401  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_527                                                                                                                        |    11|
|1402  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__263                                                                      |     8|
|1403  |    mac_muladd_16s_15s_26ns_26_1_1_U714                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_260                                                                                                                                |    11|
|1404  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_526                                                                                                                        |    11|
|1405  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__17    |     8|
|1406  |    mac_muladd_16s_15s_26ns_26_1_1_U715                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_261                                                                                                                                |     9|
|1407  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_525                                                                                                                        |     9|
|1408  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__174   |     8|
|1409  |    mac_muladd_16s_15s_26ns_26_1_1_U716                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_262                                                                                                                                |    52|
|1410  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_524                                                                                                                        |    52|
|1411  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__165   |     8|
|1412  |    mac_muladd_16s_15s_26ns_26_1_1_U717                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_263                                                                                                                                |    11|
|1413  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_523                                                                                                                        |    11|
|1414  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__155   |     8|
|1415  |    mac_muladd_16s_15s_26ns_26_1_1_U719                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_264                                                                                                                                |     9|
|1416  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_522                                                                                                                        |     9|
|1417  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__177   |     8|
|1418  |    mac_muladd_16s_15s_26ns_26_1_1_U720                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_265                                                                                                                                |    41|
|1419  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_521                                                                                                                        |    41|
|1420  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__22    |     8|
|1421  |    mac_muladd_16s_15s_26ns_26_1_1_U721                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_266                                                                                                                                |     8|
|1422  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_520                                                                                                                        |     8|
|1423  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__27    |     8|
|1424  |    mac_muladd_16s_15s_26ns_26_1_1_U722                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_267                                                                                                                                |    52|
|1425  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_519                                                                                                                        |    52|
|1426  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__15    |     8|
|1427  |    mac_muladd_16s_15s_26ns_26_1_1_U723                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_268                                                                                                                                |     9|
|1428  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_518                                                                                                                        |     9|
|1429  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__183                                                                      |     8|
|1430  |    mac_muladd_16s_15s_26ns_26_1_1_U724                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_269                                                                                                                                |    12|
|1431  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_517                                                                                                                        |    12|
|1432  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__29    |     8|
|1433  |    mac_muladd_16s_15s_26ns_26_1_1_U725                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_270                                                                                                                                |    10|
|1434  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_516                                                                                                                        |    10|
|1435  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__24    |     8|
|1436  |    mac_muladd_16s_15s_26ns_26_1_1_U726                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_271                                                                                                                                |    53|
|1437  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_515                                                                                                                        |    53|
|1438  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1     |     8|
|1439  |    mac_muladd_16s_15s_26ns_26_1_1_U727                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_272                                                                                                                                |    11|
|1440  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_514                                                                                                                        |    11|
|1441  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__119   |     8|
|1442  |    mac_muladd_16s_15s_26ns_26_1_1_U729                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_273                                                                                                                                |     9|
|1443  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_513                                                                                                                        |     9|
|1444  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__56    |     8|
|1445  |    mac_muladd_16s_15s_26ns_26_1_1_U730                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_274                                                                                                                                |    41|
|1446  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_512                                                                                                                        |    41|
|1447  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__207   |     8|
|1448  |    mac_muladd_16s_15s_26ns_26_1_1_U731                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_275                                                                                                                                |     8|
|1449  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_511                                                                                                                        |     8|
|1450  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__204   |     8|
|1451  |    mac_muladd_16s_15s_26ns_26_1_1_U732                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_276                                                                                                                                |    52|
|1452  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_510                                                                                                                        |    52|
|1453  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__238   |     8|
|1454  |    mac_muladd_16s_15s_26ns_26_1_1_U733                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_277                                                                                                                                |     9|
|1455  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_509                                                                                                                        |     9|
|1456  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__69                                                                       |     8|
|1457  |    mac_muladd_16s_15s_26ns_26_1_1_U734                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_278                                                                                                                                |    11|
|1458  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_508                                                                                                                        |    11|
|1459  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__21    |     8|
|1460  |    mac_muladd_16s_15s_26ns_26_1_1_U735                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_279                                                                                                                                |     9|
|1461  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_507                                                                                                                        |     9|
|1462  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__162   |     8|
|1463  |    mac_muladd_16s_15s_26ns_26_1_1_U736                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_280                                                                                                                                |    52|
|1464  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_506                                                                                                                        |    52|
|1465  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__157   |     8|
|1466  |    mac_muladd_16s_15s_26ns_26_1_1_U737                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_281                                                                                                                                |    12|
|1467  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_505                                                                                                                        |    12|
|1468  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__5     |     8|
|1469  |    mac_muladd_16s_15s_26ns_26_1_1_U739                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_282                                                                                                                                |     9|
|1470  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_504                                                                                                                        |     9|
|1471  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__211   |     8|
|1472  |    mac_muladd_16s_15s_26ns_26_1_1_U740                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_283                                                                                                                                |    41|
|1473  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_503                                                                                                                        |    41|
|1474  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__89    |     8|
|1475  |    mac_muladd_16s_15s_26ns_26_1_1_U741                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_284                                                                                                                                |     8|
|1476  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_502                                                                                                                        |     8|
|1477  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__81    |     8|
|1478  |    mac_muladd_16s_15s_26ns_26_1_1_U742                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_285                                                                                                                                |    52|
|1479  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_501                                                                                                                        |    52|
|1480  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__116   |     8|
|1481  |    mac_muladd_16s_15s_26ns_26_1_1_U743                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_286                                                                                                                                |    11|
|1482  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_500                                                                                                                        |    11|
|1483  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__60                                                                       |     8|
|1484  |    mac_muladd_16s_15s_26ns_26_1_1_U744                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_287                                                                                                                                |    11|
|1485  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_499                                                                                                                        |    11|
|1486  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__134   |     8|
|1487  |    mac_muladd_16s_15s_26ns_26_1_1_U745                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_288                                                                                                                                |     9|
|1488  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_498                                                                                                                        |     9|
|1489  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__80    |     8|
|1490  |    mac_muladd_16s_15s_26ns_26_1_1_U746                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_289                                                                                                                                |    52|
|1491  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_497                                                                                                                        |    52|
|1492  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__30    |     8|
|1493  |    mac_muladd_16s_15s_26ns_26_1_1_U747                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_290                                                                                                                                |    11|
|1494  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_496                                                                                                                        |    11|
|1495  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__58    |     8|
|1496  |    mac_muladd_16s_15s_26ns_26_1_1_U748                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_291                                                                                                                                |     9|
|1497  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_495                                                                                                                        |     9|
|1498  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__151   |     8|
|1499  |    mac_muladd_16s_15s_26ns_26_1_1_U750                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_292                                                                                                                                |    41|
|1500  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_494                                                                                                                        |    41|
|1501  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__224   |     8|
|1502  |    mac_muladd_16s_15s_26ns_26_1_1_U751                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_293                                                                                                                                |     8|
|1503  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_493                                                                                                                        |     8|
|1504  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__13    |     8|
|1505  |    mac_muladd_16s_15s_26ns_26_1_1_U752                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_294                                                                                                                                |    52|
|1506  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_492                                                                                                                        |    52|
|1507  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__54    |     8|
|1508  |    mac_muladd_16s_15s_26ns_26_1_1_U753                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_295                                                                                                                                |     9|
|1509  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_491                                                                                                                        |     9|
|1510  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__26                                                                       |     8|
|1511  |    mac_muladd_16s_15s_26ns_26_1_1_U754                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_296                                                                                                                                |    12|
|1512  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_490                                                                                                                        |    12|
|1513  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__190   |     8|
|1514  |    mac_muladd_16s_15s_26ns_26_1_1_U755                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_297                                                                                                                                |    10|
|1515  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_489                                                                                                                        |    10|
|1516  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__143   |     8|
|1517  |    mac_muladd_16s_15s_26ns_26_1_1_U756                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_298                                                                                                                                |    53|
|1518  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_488                                                                                                                        |    53|
|1519  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__189   |     8|
|1520  |    mac_muladd_16s_15s_26ns_26_1_1_U757                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_299                                                                                                                                |    11|
|1521  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_487                                                                                                                        |    11|
|1522  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__40    |     8|
|1523  |    mac_muladd_16s_15s_26ns_26_1_1_U758                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_300                                                                                                                                |     9|
|1524  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_486                                                                                                                        |     9|
|1525  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__210   |     8|
|1526  |    mac_muladd_16s_15s_26ns_26_1_1_U760                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_301                                                                                                                                |    41|
|1527  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_485                                                                                                                        |    41|
|1528  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__161   |     8|
|1529  |    mac_muladd_16s_15s_26ns_26_1_1_U761                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_302                                                                                                                                |     8|
|1530  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_484                                                                                                                        |     8|
|1531  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__61    |     8|
|1532  |    mac_muladd_16s_15s_26ns_26_1_1_U762                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_303                                                                                                                                |    53|
|1533  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_483                                                                                                                        |    53|
|1534  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__148   |     8|
|1535  |    mac_muladd_16s_15s_26ns_26_1_1_U763                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_304                                                                                                                                |     9|
|1536  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_482                                                                                                                        |     9|
|1537  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__8                                                                        |     8|
|1538  |    mac_muladd_16s_15s_26ns_26_1_1_U764                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_305                                                                                                                                |    11|
|1539  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_481                                                                                                                        |    11|
|1540  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__106   |     8|
|1541  |    mac_muladd_16s_15s_26ns_26_1_1_U765                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_306                                                                                                                                |     9|
|1542  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_480                                                                                                                        |     9|
|1543  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__100   |     8|
|1544  |    mac_muladd_16s_15s_26ns_26_1_1_U766                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_307                                                                                                                                |    52|
|1545  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_479                                                                                                                        |    52|
|1546  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__168   |     8|
|1547  |    mac_muladd_16s_15s_26ns_26_1_1_U767                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_308                                                                                                                                |    12|
|1548  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_478                                                                                                                        |    12|
|1549  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__219   |     8|
|1550  |    mac_muladd_16s_15s_26ns_26_1_1_U768                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_309                                                                                                                                |    10|
|1551  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_477                                                                                                                        |    10|
|1552  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__14    |     8|
|1553  |    mac_muladd_16s_15s_26ns_26_1_1_U770                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_310                                                                                                                                |    41|
|1554  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_476                                                                                                                        |    41|
|1555  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__77    |     8|
|1556  |    mac_muladd_16s_15s_26ns_26_1_1_U771                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_311                                                                                                                                |     8|
|1557  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_475                                                                                                                        |     8|
|1558  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__186   |     8|
|1559  |    mac_muladd_16s_15s_26ns_26_1_1_U772                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_312                                                                                                                                |    52|
|1560  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_474                                                                                                                        |    52|
|1561  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__95    |     8|
|1562  |    mac_muladd_16s_15s_26ns_26_1_1_U773                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_313                                                                                                                                |    12|
|1563  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_473                                                                                                                        |    12|
|1564  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__108                                                                      |     8|
|1565  |    mac_muladd_16s_15s_26ns_26_1_1_U774                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_314                                                                                                                                |    11|
|1566  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_472                                                                                                                        |    11|
|1567  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__122   |     8|
|1568  |    mac_muladd_16s_15s_26ns_26_1_1_U775                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_315                                                                                                                                |    22|
|1569  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_471                                                                                                                        |    22|
|1570  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__20    |     8|
|1571  |    mac_muladd_16s_15s_26ns_26_1_1_U776                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_316                                                                                                                                |    52|
|1572  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_470                                                                                                                        |    52|
|1573  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__141   |     8|
|1574  |    mac_muladd_16s_15s_26ns_26_1_1_U777                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_317                                                                                                                                |    11|
|1575  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_469                                                                                                                        |    11|
|1576  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__229   |     8|
|1577  |    mac_muladd_16s_15s_26ns_26_1_1_U778                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_318                                                                                                                                |     9|
|1578  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_468                                                                                                                        |     9|
|1579  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__217   |     8|
|1580  |    mac_muladd_16s_15s_26ns_26_1_1_U779                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_319                                                                                                                                |    41|
|1581  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_467                                                                                                                        |    41|
|1582  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__64    |     8|
|1583  |    mac_muladd_16s_15s_26ns_26_1_1_U781                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_320                                                                                                                                |     9|
|1584  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_466                                                                                                                        |     9|
|1585  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__94    |     8|
|1586  |    mac_muladd_16s_15s_26ns_26_1_1_U782                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_321                                                                                                                                |    39|
|1587  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_465                                                                                                                        |    39|
|1588  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__196   |     8|
|1589  |    mac_muladd_16s_15s_26ns_26_1_1_U783                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_322                                                                                                                                |     9|
|1590  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_464                                                                                                                        |     9|
|1591  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__164                                                                      |     8|
|1592  |    mac_muladd_16s_15s_26ns_26_1_1_U784                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_323                                                                                                                                |    26|
|1593  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_463                                                                                                                        |    26|
|1594  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__218   |     8|
|1595  |    mac_muladd_16s_15s_26ns_26_1_1_U785                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_324                                                                                                                                |     9|
|1596  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_462                                                                                                                        |     9|
|1597  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__69    |     8|
|1598  |    mac_muladd_16s_15s_26ns_26_1_1_U786                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_325                                                                                                                                |    53|
|1599  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_461                                                                                                                        |    53|
|1600  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__198   |     8|
|1601  |    mac_muladd_16s_15s_26ns_26_1_1_U787                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_326                                                                                                                                |    11|
|1602  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_460                                                                                                                        |    11|
|1603  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__139   |     8|
|1604  |    mac_muladd_16s_15s_26ns_26_1_1_U788                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_327                                                                                                                                |     9|
|1605  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_459                                                                                                                        |     9|
|1606  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__66    |     8|
|1607  |    mac_muladd_16s_15s_26ns_26_1_1_U789                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_328                                                                                                                                |    41|
|1608  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_458                                                                                                                        |    41|
|1609  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__216   |     8|
|1610  |    mac_muladd_16s_15s_26ns_26_1_1_U791                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_329                                                                                                                                |     9|
|1611  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_457                                                                                                                        |     9|
|1612  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__101   |     8|
|1613  |    mac_muladd_16s_15s_26ns_26_1_1_U792                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_330                                                                                                                                |    38|
|1614  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_456                                                                                                                        |    38|
|1615  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__124   |     8|
|1616  |    mac_muladd_16s_15s_26ns_26_1_1_U793                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_331                                                                                                                                |    11|
|1617  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_455                                                                                                                        |    11|
|1618  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__178                                                                      |     8|
|1619  |    mac_muladd_16s_15s_26ns_26_1_1_U794                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_332                                                                                                                                |    27|
|1620  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_454                                                                                                                        |    27|
|1621  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__127   |     8|
|1622  |    mac_muladd_16s_15s_26ns_26_1_1_U795                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_333                                                                                                                                |     8|
|1623  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_453                                                                                                                        |     8|
|1624  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__93    |     8|
|1625  |    mac_muladd_16s_15s_26ns_26_1_1_U796                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_334                                                                                                                                |    52|
|1626  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_452                                                                                                                        |    52|
|1627  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__31    |     8|
|1628  |    mac_muladd_16s_15s_26ns_26_1_1_U797                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_335                                                                                                                                |    12|
|1629  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_451                                                                                                                        |    12|
|1630  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__52    |     8|
|1631  |    mac_muladd_16s_15s_26ns_26_1_1_U798                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_336                                                                                                                                |    10|
|1632  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_450                                                                                                                        |    10|
|1633  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__121   |     8|
|1634  |    mac_muladd_16s_15s_26ns_26_1_1_U799                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_337                                                                                                                                |    40|
|1635  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_449                                                                                                                        |    40|
|1636  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__55    |     8|
|1637  |    mac_muladd_16s_15s_26ns_26_1_1_U801                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_338                                                                                                                                |     9|
|1638  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_448                                                                                                                        |     9|
|1639  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__173   |     8|
|1640  |    mac_muladd_16s_15s_26ns_26_1_1_U802                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_339                                                                                                                                |    38|
|1641  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_447                                                                                                                        |    38|
|1642  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__125   |     8|
|1643  |    mac_muladd_16s_15s_26ns_26_1_1_U803                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_340                                                                                                                                |    13|
|1644  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_446                                                                                                                        |    13|
|1645  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__127                                                                      |     8|
|1646  |    mac_muladd_16s_15s_26ns_26_1_1_U804                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_341                                                                                                                                |    11|
|1647  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_445                                                                                                                        |    11|
|1648  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__149   |     8|
|1649  |    mac_muladd_16s_15s_26ns_26_1_1_U805                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_342                                                                                                                                |     9|
|1650  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_444                                                                                                                        |     9|
|1651  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__147   |     8|
|1652  |    mac_muladd_16s_15s_26ns_26_1_1_U806                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_343                                                                                                                                |    52|
|1653  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_443                                                                                                                        |    52|
|1654  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__45    |     8|
|1655  |    mac_muladd_16s_15s_26ns_26_1_1_U807                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_344                                                                                                                                |    11|
|1656  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_442                                                                                                                        |    11|
|1657  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__111   |     8|
|1658  |    mac_muladd_16s_15s_26ns_26_1_1_U808                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_345                                                                                                                                |     9|
|1659  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_441                                                                                                                        |     9|
|1660  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__153   |     8|
|1661  |    mac_muladd_16s_15s_26ns_26_1_1_U809                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_346                                                                                                                                |    41|
|1662  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_440                                                                                                                        |    41|
|1663  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__175   |     8|
|1664  |    mac_muladd_16s_15s_26ns_26_1_1_U810                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_347                                                                                                                                |     8|
|1665  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_439                                                                                                                        |     8|
|1666  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__230   |     8|
|1667  |    mac_muladd_16s_15s_26ns_26_1_1_U812                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_348                                                                                                                                |    52|
|1668  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_438                                                                                                                        |    52|
|1669  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__87    |     8|
|1670  |    mac_muladd_16s_15s_26ns_26_1_1_U813                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_349                                                                                                                                |    12|
|1671  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_437                                                                                                                        |    12|
|1672  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__184                                                                      |     8|
|1673  |    mac_muladd_16s_15s_26ns_26_1_1_U814                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_350                                                                                                                                |    12|
|1674  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_436                                                                                                                        |    12|
|1675  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__200   |     8|
|1676  |    mac_muladd_16s_15s_26ns_26_1_1_U815                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_351                                                                                                                                |     9|
|1677  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_435                                                                                                                        |     9|
|1678  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__222   |     8|
|1679  |    mac_muladd_16s_15s_26ns_26_1_1_U816                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_352                                                                                                                                |    53|
|1680  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_434                                                                                                                        |    53|
|1681  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__130   |     8|
|1682  |    mac_muladd_16s_15s_26ns_26_1_1_U817                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_353                                                                                                                                |    11|
|1683  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_433                                                                                                                        |    11|
|1684  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__156   |     8|
|1685  |    mac_muladd_16s_15s_26ns_26_1_1_U818                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_354                                                                                                                                |     9|
|1686  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_432                                                                                                                        |     9|
|1687  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__163   |     8|
|1688  |    mac_muladd_16s_15s_26ns_26_1_1_U819                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_355                                                                                                                                |    41|
|1689  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_431                                                                                                                        |    41|
|1690  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__60    |     8|
|1691  |    mac_muladd_16s_15s_26ns_26_1_1_U820                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_356                                                                                                                                |     8|
|1692  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_430                                                                                                                        |     8|
|1693  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__49    |     8|
|1694  |    mac_muladd_16s_15s_26ns_26_1_1_U822                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_357                                                                                                                                |    52|
|1695  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_429                                                                                                                        |    52|
|1696  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__86    |     8|
|1697  |    mac_muladd_16s_15s_26ns_26_1_1_U823                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_358                                                                                                                                |    12|
|1698  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_428                                                                                                                        |    12|
|1699  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__180                                                                      |     8|
|1700  |    mac_muladd_16s_15s_26ns_26_1_1_U824                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_359                                                                                                                                |    11|
|1701  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_427                                                                                                                        |    11|
|1702  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__150   |     8|
|1703  |    mac_muladd_16s_15s_26ns_26_1_1_U825                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_360                                                                                                                                |     9|
|1704  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_426                                                                                                                        |     9|
|1705  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__132   |     8|
|1706  |    mac_muladd_16s_15s_26ns_26_1_1_U826                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_361                                                                                                                                |    52|
|1707  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_425                                                                                                                        |    52|
|1708  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__234   |     8|
|1709  |    mac_muladd_16s_15s_26ns_26_1_1_U827                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_362                                                                                                                                |    12|
|1710  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_424                                                                                                                        |    12|
|1711  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__114   |     8|
|1712  |    mac_muladd_16s_15s_26ns_26_1_1_U828                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_363                                                                                                                                |    10|
|1713  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_423                                                                                                                        |    10|
|1714  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__8     |     8|
|1715  |    mac_muladd_16s_15s_26ns_26_1_1_U829                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_364                                                                                                                                |    42|
|1716  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_422                                                                                                                        |    42|
|1717  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__170   |     8|
|1718  |    mac_muladd_16s_15s_26ns_26_1_1_U830                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_365                                                                                                                                |     8|
|1719  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_421                                                                                                                        |     8|
|1720  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__213   |     8|
|1721  |    mac_muladd_16s_15s_26ns_26_1_1_U832                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_366                                                                                                                                |    52|
|1722  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_420                                                                                                                        |    52|
|1723  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__225   |     8|
|1724  |    mac_muladd_16s_15s_26ns_26_1_1_U833                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_367                                                                                                                                |    10|
|1725  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_419                                                                                                                        |    10|
|1726  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__165                                                                      |     8|
|1727  |    mac_muladd_16s_15s_26ns_26_1_1_U834                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_368                                                                                                                                |    12|
|1728  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_418                                                                                                                        |    12|
|1729  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__126   |     8|
|1730  |    mac_muladd_16s_15s_26ns_26_1_1_U835                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_369                                                                                                                                |    23|
|1731  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_417                                                                                                                        |    23|
|1732  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__115   |     8|
|1733  |    mac_muladd_16s_15s_26ns_26_1_1_U836                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_370                                                                                                                                |    39|
|1734  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_416                                                                                                                        |    39|
|1735  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__206   |     8|
|1736  |    mac_muladd_16s_15s_26ns_26_1_1_U837                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_371                                                                                                                                |    11|
|1737  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_415                                                                                                                        |    11|
|1738  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__227   |     8|
|1739  |    mac_muladd_16s_15s_26ns_26_1_1_U838                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_372                                                                                                                                |    22|
|1740  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_414                                                                                                                        |    22|
|1741  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__103   |     8|
|1742  |    mac_muladd_16s_15s_26ns_26_1_1_U839                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_373                                                                                                                                |    41|
|1743  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_413                                                                                                                        |    41|
|1744  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__223   |     8|
|1745  |    mac_muladd_16s_15s_26ns_26_1_1_U840                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_374                                                                                                                                |     8|
|1746  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_412                                                                                                                        |     8|
|1747  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__3     |     8|
|1748  |    mac_muladd_16s_15s_26ns_26_1_1_U841                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_375                                                                                                                                |    38|
|1749  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_411                                                                                                                        |    38|
|1750  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__62    |     8|
|1751  |    mac_muladd_16s_15s_26ns_26_1_1_U843                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_376                                                                                                                                |     9|
|1752  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_410                                                                                                                        |     9|
|1753  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__146                                                                      |     8|
|1754  |    mac_muladd_16s_15s_26ns_26_1_1_U844                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_377                                                                                                                                |    11|
|1755  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_409                                                                                                                        |    11|
|1756  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__178   |     8|
|1757  |    mac_muladd_16s_15s_26ns_26_1_1_U845                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_378                                                                                                                                |    22|
|1758  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_408                                                                                                                        |    22|
|1759  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__169   |     8|
|1760  |    mac_muladd_16s_15s_26ns_26_1_1_U846                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_379                                                                                                                                |    38|
|1761  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_407                                                                                                                        |    38|
|1762  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__152   |     8|
|1763  |    mac_muladd_16s_15s_26ns_26_1_1_U847                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_380                                                                                                                                |    11|
|1764  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_406                                                                                                                        |    11|
|1765  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__57    |     8|
|1766  |    mac_muladd_16s_15s_26ns_26_1_1_U848                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_381                                                                                                                                |    22|
|1767  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_405                                                                                                                        |    22|
|1768  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__117   |     8|
|1769  |    mac_muladd_16s_15s_26ns_26_1_1_U849                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_382                                                                                                                                |    40|
|1770  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_404                                                                                                                        |    40|
|1771  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__226   |     8|
|1772  |    mac_muladd_16s_15s_26ns_26_1_1_U850                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_383                                                                                                                                |     9|
|1773  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_403                                                                                                                        |     9|
|1774  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__88    |     8|
|1775  |    mac_muladd_16s_15s_26ns_26_1_1_U851                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_384                                                                                                                                |    38|
|1776  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_402                                                                                                                        |    38|
|1777  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__78    |     8|
|1778  |    mac_muladd_16s_15s_26ns_26_1_1_U853                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_385                                                                                                                                |    10|
|1779  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_401                                                                                                                        |    10|
|1780  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/tmp_271_reg_49770_reg_funnel__109                                                                      |     8|
|1781  |    mac_muladd_16s_15s_26ns_26_1_1_U854                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_386                                                                                                                                |    11|
|1782  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_400                                                                                                                        |    11|
|1783  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__179   |     8|
|1784  |    mac_muladd_16s_15s_26ns_26_1_1_U855                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_387                                                                                                                                |    22|
|1785  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_399                                                                                                                        |    22|
|1786  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__208   |     8|
|1787  |    mac_muladd_16s_15s_26ns_26_1_1_U856                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_388                                                                                                                                |    38|
|1788  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_398                                                                                                                        |    38|
|1789  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__144   |     8|
|1790  |    mac_muladd_16s_15s_26ns_26_1_1_U857                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_389                                                                                                                                |    12|
|1791  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_397                                                                                                                        |    12|
|1792  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__7     |     8|
|1793  |    mac_muladd_16s_15s_26ns_26_1_1_U858                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_390                                                                                                                                |    23|
|1794  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_396                                                                                                                        |    23|
|1795  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__63    |     8|
|1796  |    mac_muladd_16s_15s_26ns_26_1_1_U859                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_391                                                                                                                                |    41|
|1797  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_395                                                                                                                        |    41|
|1798  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__137   |     8|
|1799  |    mac_muladd_16s_15s_26ns_26_1_1_U860                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_392                                                                                                                                |     8|
|1800  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_394                                                                                                                        |     8|
|1801  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__203   |     8|
|1802  |    mac_muladd_16s_15s_26ns_26_1_1_U861                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_393                                                                                                                                |    39|
|1803  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                                                                                                            |    39|
|1804  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__23    |     8|
|1805  |    w4_U                                                              |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud                                                                                  |  2506|
|1806  |  sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0  |hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4                                                                                                   |  8866|
+------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:11 ; elapsed = 00:04:07 . Memory (MB): peak = 4892.352 ; gain = 2460.285 ; free physical = 144698 ; free virtual = 457702
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 165 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:11 ; elapsed = 00:04:07 . Memory (MB): peak = 4892.352 ; gain = 2460.285 ; free physical = 145086 ; free virtual = 458090
Synthesis Optimization Complete : Time (s): cpu = 00:04:11 ; elapsed = 00:04:07 . Memory (MB): peak = 4892.359 ; gain = 2460.285 ; free physical = 145121 ; free virtual = 458125
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.9 . Memory (MB): peak = 4892.359 ; gain = 0.000 ; free physical = 145603 ; free virtual = 458607
INFO: [Netlist 29-17] Analyzing 3082 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 6 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q104_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q106_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q108_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q112_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q114_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q121_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q124_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q129_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q134_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q136_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q139_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q140_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q143_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q144_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q146_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q14_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q150_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q158_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q160_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q166_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q170_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q172_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q174_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q17_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q180_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q182_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q186_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q18_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q194_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q196_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q202_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q206_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q208_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q20_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q210_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q216_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q218_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q222_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q230_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q232_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q238_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q242_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q244_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q246_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q24_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q252_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q254_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q258_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q266_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q268_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q274_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q278_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q280_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q282_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q288_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q290_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q294_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q2_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q302_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q304_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q310_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q314_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q316_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q318_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q324_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q326_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q32_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q330_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q338_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q340_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q346_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q34_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q350_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q352_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q354_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q360_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q362_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q366_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q374_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q376_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q382_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q386_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q388_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q38_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q390_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q396_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q400_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q402_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q410_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q414_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q417_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q419_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q420_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q428_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q42_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q430_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q436_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q440_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q442_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Common 17-14] Message 'Opt 31-422' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4964.379 ; gain = 0.000 ; free physical = 144717 ; free virtual = 457721
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2405 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 800 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1604 instances

Synth Design complete | Checksum: 990806d8
INFO: [Common 17-83] Releasing license: Synthesis
371 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:41 ; elapsed = 00:04:33 . Memory (MB): peak = 4964.379 ; gain = 2556.207 ; free physical = 145591 ; free virtual = 458595
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 4541.839; main = 4272.313; forked = 369.758
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5859.715; main = 4964.383; forked = 967.359
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 5028.410 ; gain = 64.031 ; free physical = 145119 ; free virtual = 458123

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: bf39ed34

Time (s): cpu = 00:01:49 ; elapsed = 00:00:19 . Memory (MB): peak = 5402.801 ; gain = 374.391 ; free physical = 144523 ; free virtual = 457527

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 8 inverters resulting in an inversion of 32 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11e81e165

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 5402.801 ; gain = 0.000 ; free physical = 145255 ; free virtual = 458260
INFO: [Opt 31-389] Phase Retarget created 3 cells and removed 11 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10f8772de

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 5402.801 ; gain = 0.000 ; free physical = 145231 ; free virtual = 458236
INFO: [Opt 31-389] Phase Constant propagation created 8 cells and removed 21 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 109cedad5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 5402.801 ; gain = 0.000 ; free physical = 144722 ; free virtual = 457726
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: a8a00ef4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 5402.801 ; gain = 0.000 ; free physical = 145235 ; free virtual = 458239
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 6dd6db07

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 5402.801 ; gain = 0.000 ; free physical = 144906 ; free virtual = 457910
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               3  |              11  |                                              0  |
|  Constant propagation         |               8  |              21  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: b2492705

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 5402.801 ; gain = 0.000 ; free physical = 144644 ; free virtual = 457649

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 144 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 288
Ending PowerOpt Patch Enables Task | Checksum: b2492705

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6356.980 ; gain = 0.000 ; free physical = 143986 ; free virtual = 456991
Ending Power Optimization Task | Checksum: b2492705

Time (s): cpu = 00:02:29 ; elapsed = 00:00:42 . Memory (MB): peak = 6356.980 ; gain = 954.180 ; free physical = 143685 ; free virtual = 456690

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b2492705

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6356.980 ; gain = 0.000 ; free physical = 143662 ; free virtual = 456666

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6356.980 ; gain = 0.000 ; free physical = 143614 ; free virtual = 456619
Ending Netlist Obfuscation Task | Checksum: b2492705

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 6356.980 ; gain = 0.000 ; free physical = 143614 ; free virtual = 456619
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:04:46 ; elapsed = 00:01:16 . Memory (MB): peak = 6356.980 ; gain = 1392.602 ; free physical = 143614 ; free virtual = 456619
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Tue Sep  9 03:25:26 2025...
