

================================================================
== Vitis HLS Report for 'C_PE_dummy_in_1_x0'
================================================================
* Date:           Thu Sep 15 03:08:49 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.854 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  28723257|  28723257|  95.735 ms|  95.735 ms|  28723257|  28723257|     none|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                                        |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |                Loop Name               |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- C_PE_dummy_in_1_x0_loop_1             |  28723256|  28723256|   7180814|          -|          -|     4|        no|
        | + C_PE_dummy_in_1_x0_loop_2            |   7180812|   7180812|   1196802|          -|          -|     6|        no|
        |  ++ C_PE_dummy_in_1_x0_loop_3          |   1196800|   1196800|      9350|          -|          -|   128|        no|
        |   +++ C_PE_dummy_in_1_x0_loop_4        |      9348|      9348|      4674|          -|          -|     2|        no|
        |    ++++ C_PE_dummy_in_1_x0_loop_5      |      4672|      4672|       146|          -|          -|    32|        no|
        |     +++++ C_PE_dummy_in_1_x0_loop_6    |       144|       144|        18|          -|          -|     8|        no|
        |      ++++++ C_PE_dummy_in_1_x0_loop_7  |        16|        16|         1|          -|          -|    16|        no|
        +----------------------------------------+----------+----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 5 
7 --> 8 6 
8 --> 8 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_4_1_x0110, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_4_1_x0110, void @empty_816, i32 0, i32 0, void @empty_2280, i32 0, i32 0, void @empty_2280, void @empty_2280, void @empty_2280, i32 0, i32 0, i32 0, i32 0, void @empty_2280, void @empty_2280"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%br_ln9145 = br void" [./dut.cpp:9145]   --->   Operation 11 'br' 'br_ln9145' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.57>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%c0_V = phi i3 %add_ln691, void, i3 0, void"   --->   Operation 12 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %c0_V, i3 1"   --->   Operation 13 'add' 'add_ln691' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.49ns)   --->   "%icmp_ln890 = icmp_eq  i3 %c0_V, i3 4"   --->   Operation 14 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln9145 = br i1 %icmp_ln890, void %.split13, void" [./dut.cpp:9145]   --->   Operation 16 'br' 'br_ln9145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln9145 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1259" [./dut.cpp:9145]   --->   Operation 17 'specloopname' 'specloopname_ln9145' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.38ns)   --->   "%br_ln9146 = br void" [./dut.cpp:9146]   --->   Operation 18 'br' 'br_ln9146' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln9167 = ret" [./dut.cpp:9167]   --->   Operation 19 'ret' 'ret_ln9167' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.57>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void %.split13, i3 %add_ln691_1427, void %.loopexit"   --->   Operation 20 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.57ns)   --->   "%add_ln691_1427 = add i3 %c1_V, i3 1"   --->   Operation 21 'add' 'add_ln691_1427' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.49ns)   --->   "%icmp_ln890_1264 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 22 'icmp' 'icmp_ln890_1264' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln9146 = br i1 %icmp_ln890_1264, void %.split11, void" [./dut.cpp:9146]   --->   Operation 24 'br' 'br_ln9146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1130"   --->   Operation 25 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln890_1264)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.38ns)   --->   "%br_ln9150 = br void %.preheader" [./dut.cpp:9150]   --->   Operation 26 'br' 'br_ln9150' <Predicate = (!icmp_ln890_1264)> <Delay = 0.38>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 27 'br' 'br_ln0' <Predicate = (icmp_ln890_1264)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%c2_V = phi i8 %c2_V_78, void, i8 0, void %.split11"   --->   Operation 28 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.70ns)   --->   "%c2_V_78 = add i8 %c2_V, i8 1"   --->   Operation 29 'add' 'c2_V_78' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.58ns)   --->   "%icmp_ln9150 = icmp_eq  i8 %c2_V, i8 128" [./dut.cpp:9150]   --->   Operation 30 'icmp' 'icmp_ln9150' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln9150 = br i1 %icmp_ln9150, void %.split8, void %.loopexit" [./dut.cpp:9150]   --->   Operation 32 'br' 'br_ln9150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln9150 = specloopname void @_ssdm_op_SpecLoopName, void @empty_692" [./dut.cpp:9150]   --->   Operation 33 'specloopname' 'specloopname_ln9150' <Predicate = (!icmp_ln9150)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.38ns)   --->   "%br_ln9153 = br void" [./dut.cpp:9153]   --->   Operation 34 'br' 'br_ln9153' <Predicate = (!icmp_ln9150)> <Delay = 0.38>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 35 'br' 'br_ln0' <Predicate = (icmp_ln9150)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.43>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%c5_V = phi i2 %add_ln691_1429, void, i2 0, void %.split8"   --->   Operation 36 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.43ns)   --->   "%add_ln691_1429 = add i2 %c5_V, i2 1"   --->   Operation 37 'add' 'add_ln691_1429' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.34ns)   --->   "%icmp_ln890_1265 = icmp_eq  i2 %c5_V, i2 2"   --->   Operation 38 'icmp' 'icmp_ln890_1265' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln9153 = br i1 %icmp_ln890_1265, void %.split6, void" [./dut.cpp:9153]   --->   Operation 40 'br' 'br_ln9153' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln9153 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1209" [./dut.cpp:9153]   --->   Operation 41 'specloopname' 'specloopname_ln9153' <Predicate = (!icmp_ln890_1265)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.38ns)   --->   "%br_ln9154 = br void" [./dut.cpp:9154]   --->   Operation 42 'br' 'br_ln9154' <Predicate = (!icmp_ln890_1265)> <Delay = 0.38>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 43 'br' 'br_ln0' <Predicate = (icmp_ln890_1265)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.70>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%c6_V = phi i6 %add_ln691_1430, void, i6 0, void %.split6"   --->   Operation 44 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.70ns)   --->   "%add_ln691_1430 = add i6 %c6_V, i6 1"   --->   Operation 45 'add' 'add_ln691_1430' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (0.61ns)   --->   "%icmp_ln890_1266 = icmp_eq  i6 %c6_V, i6 32"   --->   Operation 46 'icmp' 'icmp_ln890_1266' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 47 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln9154 = br i1 %icmp_ln890_1266, void %.split4, void" [./dut.cpp:9154]   --->   Operation 48 'br' 'br_ln9154' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln9154 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1230" [./dut.cpp:9154]   --->   Operation 49 'specloopname' 'specloopname_ln9154' <Predicate = (!icmp_ln890_1266)> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.38ns)   --->   "%br_ln9156 = br void" [./dut.cpp:9156]   --->   Operation 50 'br' 'br_ln9156' <Predicate = (!icmp_ln890_1266)> <Delay = 0.38>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 51 'br' 'br_ln0' <Predicate = (icmp_ln890_1266)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.70>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %add_ln691_1431, void, i4 0, void %.split4"   --->   Operation 52 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.70ns)   --->   "%add_ln691_1431 = add i4 %c7_V, i4 1"   --->   Operation 53 'add' 'add_ln691_1431' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (0.65ns)   --->   "%icmp_ln890_1267 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 54 'icmp' 'icmp_ln890_1267' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 55 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln9156 = br i1 %icmp_ln890_1267, void %.split2, void" [./dut.cpp:9156]   --->   Operation 56 'br' 'br_ln9156' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln9156 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1251" [./dut.cpp:9156]   --->   Operation 57 'specloopname' 'specloopname_ln9156' <Predicate = (!icmp_ln890_1267)> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.38ns)   --->   "%br_ln9158 = br void" [./dut.cpp:9158]   --->   Operation 58 'br' 'br_ln9158' <Predicate = (!icmp_ln890_1267)> <Delay = 0.38>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 59 'br' 'br_ln0' <Predicate = (icmp_ln890_1267)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.85>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%c8_V = phi i5 %add_ln691_1432, void %.split, i5 0, void %.split2"   --->   Operation 60 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.70ns)   --->   "%add_ln691_1432 = add i5 %c8_V, i5 1"   --->   Operation 61 'add' 'add_ln691_1432' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 62 [1/1] (0.63ns)   --->   "%icmp_ln890_1268 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 62 'icmp' 'icmp_ln890_1268' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 63 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln9158 = br i1 %icmp_ln890_1268, void %.split, void" [./dut.cpp:9158]   --->   Operation 64 'br' 'br_ln9158' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln9158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1228" [./dut.cpp:9158]   --->   Operation 65 'specloopname' 'specloopname_ln9158' <Predicate = (!icmp_ln890_1268)> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (1.21ns)   --->   "%p_0 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_4_1_x0110" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 66 'read' 'p_0' <Predicate = (!icmp_ln890_1268)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 67 'br' 'br_ln0' <Predicate = (!icmp_ln890_1268)> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 68 'br' 'br_ln0' <Predicate = (icmp_ln890_1268)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c0.V') with incoming values : ('add_ln691') [6]  (0.387 ns)

 <State 2>: 0.572ns
The critical path consists of the following:
	'phi' operation ('c0.V') with incoming values : ('add_ln691') [6]  (0 ns)
	'add' operation ('add_ln691') [7]  (0.572 ns)

 <State 3>: 0.572ns
The critical path consists of the following:
	'phi' operation ('c1.V') with incoming values : ('add_ln691_1427') [15]  (0 ns)
	'add' operation ('add_ln691_1427') [16]  (0.572 ns)

 <State 4>: 0.705ns
The critical path consists of the following:
	'phi' operation ('c2.V') with incoming values : ('c2.V') [24]  (0 ns)
	'add' operation ('c2.V') [25]  (0.705 ns)

 <State 5>: 0.436ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1429') [33]  (0 ns)
	'add' operation ('add_ln691_1429') [34]  (0.436 ns)

 <State 6>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_1430') [42]  (0 ns)
	'add' operation ('add_ln691_1430') [43]  (0.706 ns)

 <State 7>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_1431') [51]  (0 ns)
	'add' operation ('add_ln691_1431') [52]  (0.708 ns)

 <State 8>: 1.85ns
The critical path consists of the following:
	fifo read on port 'fifo_C_PE_4_1_x0110' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [67]  (1.22 ns)
	blocking operation 0.637 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
