# Single Cycle MIPS Processor
Project code for single cycle MIPS processor.

# Contributors:
## Ian Johnson, Yohan Bopearatchy, and Bailey Gorlewski

## General Info
This project is for the Iowa State University CprE 381 course taken Fall of 2021.
This code simulates a Single Cycle prosessor using VHDL.

## Technologies 
The technologies used in this project are:
* VHDL
* Assembly
