{"Source Block": ["hdl/library/util_var_fifo/util_var_fifo.v@85:95@HdlStmAssign", "\n  assign reset = ((rst == 1'b1) || (depth != depth_d1)) ? 1 : 0;\n\n  assign data_out = (depth == 0) ? data_in_d2 : data_out_s;\n  assign data_out_valid_s = data_active & data_in_valid;\n  assign data_out_valid = (depth == 0) ? data_in_valid : data_out_valid_s;\n\n  assign wea_w = data_in_valid & fifo_active;\n  assign en_w = fifo_active;\n  assign addr_w = addra;\n  assign din_w = data_in;\n"], "Clone Blocks": [["hdl/library/util_var_fifo/util_var_fifo.v@88:98", "  assign data_out = (depth == 0) ? data_in_d2 : data_out_s;\n  assign data_out_valid_s = data_active & data_in_valid;\n  assign data_out_valid = (depth == 0) ? data_in_valid : data_out_valid_s;\n\n  assign wea_w = data_in_valid & fifo_active;\n  assign en_w = fifo_active;\n  assign addr_w = addra;\n  assign din_w = data_in;\n  assign en_r = fifo_active;\n  assign addr_r = addrb;\n  assign data_out_s = dout_r;\n"], ["hdl/library/util_var_fifo/util_var_fifo.v@87:97", "\n  assign data_out = (depth == 0) ? data_in_d2 : data_out_s;\n  assign data_out_valid_s = data_active & data_in_valid;\n  assign data_out_valid = (depth == 0) ? data_in_valid : data_out_valid_s;\n\n  assign wea_w = data_in_valid & fifo_active;\n  assign en_w = fifo_active;\n  assign addr_w = addra;\n  assign din_w = data_in;\n  assign en_r = fifo_active;\n  assign addr_r = addrb;\n"], ["hdl/library/util_var_fifo/util_var_fifo.v@84:94", "  wire                    data_out_valid_s;\n\n  assign reset = ((rst == 1'b1) || (depth != depth_d1)) ? 1 : 0;\n\n  assign data_out = (depth == 0) ? data_in_d2 : data_out_s;\n  assign data_out_valid_s = data_active & data_in_valid;\n  assign data_out_valid = (depth == 0) ? data_in_valid : data_out_valid_s;\n\n  assign wea_w = data_in_valid & fifo_active;\n  assign en_w = fifo_active;\n  assign addr_w = addra;\n"], ["hdl/library/util_var_fifo/util_var_fifo.v@89:99", "  assign data_out_valid_s = data_active & data_in_valid;\n  assign data_out_valid = (depth == 0) ? data_in_valid : data_out_valid_s;\n\n  assign wea_w = data_in_valid & fifo_active;\n  assign en_w = fifo_active;\n  assign addr_w = addra;\n  assign din_w = data_in;\n  assign en_r = fifo_active;\n  assign addr_r = addrb;\n  assign data_out_s = dout_r;\n\n"], ["hdl/library/util_var_fifo/util_var_fifo.v@83:93", "  wire  [DATA_WIDTH-1:0]  data_out_s;\n  wire                    data_out_valid_s;\n\n  assign reset = ((rst == 1'b1) || (depth != depth_d1)) ? 1 : 0;\n\n  assign data_out = (depth == 0) ? data_in_d2 : data_out_s;\n  assign data_out_valid_s = data_active & data_in_valid;\n  assign data_out_valid = (depth == 0) ? data_in_valid : data_out_valid_s;\n\n  assign wea_w = data_in_valid & fifo_active;\n  assign en_w = fifo_active;\n"]], "Diff Content": {"Delete": [[90, "  assign data_out_valid = (depth == 0) ? data_in_valid : data_out_valid_s;\n"]], "Add": [[90, "  assign data_out_valid = fifo_active ? data_out_valid_s : data_in_valid;\n"]]}}