#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Dec  2 15:42:33 2016
# Process ID: 18390
# Current directory: /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR
# Command line: vivado test_pound_FIR.xpr
# Log file: /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/vivado.log
# Journal file: /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/vivado.jou
#-----------------------------------------------------------
start_gui
open_project test_pound_FIR.xpr
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pyb/git/oimp/fpga_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 5917.652 ; gain = 163.836 ; free physical = 4046 ; free virtual = 13135
update_compile_order -fileset sources_1
open_bd_design {/home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/test_pound_FIR.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_125M
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- ggm:cogen:redpitaya_adc_dac_clk:1.0 - redpitaya_adc_dac_clk_0
Adding cell -- ggm:cogen:mixer_sin:1.0 - mixer_sin_0
Adding cell -- ggm:cogen:ad9767:1.0 - ad9767_0
Adding cell -- ggm:cogen:fir16RealbitsOneInTwoMult_v1_0:1.0 - fir16RealbitsOneInTwoMult_v1_0_0
Adding cell -- gwbs:user:ltc2145:1.0 - ltc2145_0
Adding cell -- ggm:cogen:shifterReal:1.0 - shifterReal_0
Adding cell -- user.org:user:red_pitaya_pid:1.0 - red_pitaya_pid_0
Adding cell -- ggm:cogen:add_const:1.0 - add_const_0
Adding cell -- ggm:cogen:add_const:1.0 - add_const_1
Adding cell -- ggm:cogen:shifterReal:1.0 - shifterReal_1
Adding cell -- ggm:cogen:dupplReal_1_to_2:1.0 - dupplReal_1_to_2_0
Adding cell -- ggm:cogen:shifterReal:1.0 - shifterReal_2
Adding cell -- ggm:cogen:dupplReal_1_to_2:1.0 - dupplReal_1_to_2_1
Adding cell -- ggm:cogen:moyenneurReal:1.0 - moyenneurReal_0
Adding cell -- ggm:cogen:moyenneurReal:1.0 - moyenneurReal_1
Adding cell -- ggm:cogen:moyenneurReal:1.0 - moyenneurReal_2
Adding cell -- ggm:cogen:data16_multi_to_ram:1.0 - data16_multi_to_ram_1
Adding cell -- ggm:cogen:data16_multi_to_ram:1.0 - data16_multi_to_ram_0
Adding cell -- user.org:user:nco_counter:1.0 - nco_counter_0
Adding cell -- user.org:user:nco_counter:1.0 - nco_counter_1
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <test_pound_FIR> from BD file </home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/test_pound_FIR.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6035.988 ; gain = 111.492 ; free physical = 3900 ; free virtual = 13008
delete_bd_objs [get_bd_intf_nets add_const_0_data_out]
delete_bd_objs [get_bd_nets mixer_sin_0_data_i_o]
delete_bd_objs [get_bd_nets mixer_sin_0_data_en_o]
delete_bd_objs [get_bd_nets mixer_sin_0_data_clk_o]
delete_bd_objs [get_bd_nets mixer_sin_0_data_rst_o]
connect_bd_intf_net [get_bd_intf_pins add_const_0/data_out] [get_bd_intf_pins fir16RealbitsOneInTwoMult_v1_0_0/data_in]
delete_bd_objs [get_bd_intf_nets shifterReal_0_data_out]
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {14} CONFIG.DATA_IN_SIZE {31}] [get_bd_cells shifterReal_0]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_IN_SIZE {32}] [get_bd_cells shifterReal_0]
endgroup
delete_bd_objs [get_bd_intf_nets shifterReal_1_data_out]
connect_bd_intf_net [get_bd_intf_pins shifterReal_0/data_out] [get_bd_intf_pins ad9767_0/dataA]
save_bd_design
Wrote  : </home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/test_pound_FIR.bd> 
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/mixer_sin_0/data_en_i
/mixer_sin_0/data_clk_i
/mixer_sin_0/data_rst_i
/mixer_sin_0/data_i
/dupplReal_1_to_2_0/data_en_i
/dupplReal_1_to_2_0/data_clk_i
/dupplReal_1_to_2_0/data_rst_i
/dupplReal_1_to_2_0/data_i

WARNING: [BD 41-235] Width mismatch when connecting pin: '/moyenneurReal_2/data_i'(16) to net 'add_const_1_data_out_DATA'(14) - Only lower order bits will be connected.
Verilog Output written to : /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR.v
Verilog Output written to : /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR_wrapper.v
Wrote  : </home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/test_pound_FIR.bd> 
WARNING: [xilinx.com:ip:processing_system7:5.5-1] test_pound_FIR_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_125M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_adc_dac_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ltc2145_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9767_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fir16RealbitsOneInTwoMult_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mixer_sin_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block red_pitaya_pid_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block moyenneurReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block moyenneurReal_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block moyenneurReal_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data16_multi_to_ram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data16_multi_to_ram_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nco_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nco_counter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hw_handoff/test_pound_FIR.hwh
Generated Block Design Tcl file /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hw_handoff/test_pound_FIR_bd.tcl
Generated Hardware Definition File /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR.hwdef
[Fri Dec  2 15:45:39 2016] Launched synth_1...
Run output will be captured here: /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.runs/synth_1/runme.log
[Fri Dec  2 15:45:39 2016] Launched impl_1...
Run output will be captured here: /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 6181.965 ; gain = 122.797 ; free physical = 3786 ; free virtual = 12905
delete_bd_objs [get_bd_intf_nets add_const_0_data_out]
delete_bd_objs [get_bd_intf_nets shifterReal_0_data_out]
connect_bd_intf_net [get_bd_intf_pins shifterReal_0/data_out] [get_bd_intf_pins ad9767_0/dataA]
save_bd_design
Wrote  : </home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/test_pound_FIR.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/mixer_sin_0/data_en_i
/mixer_sin_0/data_clk_i
/mixer_sin_0/data_rst_i
/mixer_sin_0/data_i
/fir16RealbitsOneInTwoMult_v1_0_0/data_i
/fir16RealbitsOneInTwoMult_v1_0_0/data_en_i
/fir16RealbitsOneInTwoMult_v1_0_0/data_clk_i
/fir16RealbitsOneInTwoMult_v1_0_0/data_rst_i
/dupplReal_1_to_2_0/data_en_i
/dupplReal_1_to_2_0/data_clk_i
/dupplReal_1_to_2_0/data_rst_i
/dupplReal_1_to_2_0/data_i

WARNING: [BD 41-235] Width mismatch when connecting pin: '/moyenneurReal_2/data_i'(16) to net 'add_const_1_data_out_DATA'(14) - Only lower order bits will be connected.
Verilog Output written to : /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR.v
Verilog Output written to : /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR_wrapper.v
Wrote  : </home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/test_pound_FIR.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_125M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_adc_dac_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ltc2145_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9767_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fir16RealbitsOneInTwoMult_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mixer_sin_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block red_pitaya_pid_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block moyenneurReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block moyenneurReal_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block moyenneurReal_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data16_multi_to_ram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data16_multi_to_ram_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nco_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nco_counter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hw_handoff/test_pound_FIR.hwh
Generated Block Design Tcl file /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hw_handoff/test_pound_FIR_bd.tcl
Generated Hardware Definition File /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR.hwdef
[Fri Dec  2 15:53:16 2016] Launched synth_1...
Run output will be captured here: /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.runs/synth_1/runme.log
[Fri Dec  2 15:53:16 2016] Launched impl_1...
Run output will be captured here: /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 6227.086 ; gain = 14.941 ; free physical = 3746 ; free virtual = 12869
delete_bd_objs [get_bd_intf_nets shifterReal_0_data_out]
connect_bd_intf_net [get_bd_intf_pins add_const_0/data_out] [get_bd_intf_pins ad9767_0/dataA]
save_bd_design
Wrote  : </home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/test_pound_FIR.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/mixer_sin_0/data_en_i
/mixer_sin_0/data_clk_i
/mixer_sin_0/data_rst_i
/mixer_sin_0/data_i
/fir16RealbitsOneInTwoMult_v1_0_0/data_i
/fir16RealbitsOneInTwoMult_v1_0_0/data_en_i
/fir16RealbitsOneInTwoMult_v1_0_0/data_clk_i
/fir16RealbitsOneInTwoMult_v1_0_0/data_rst_i
/dupplReal_1_to_2_0/data_en_i
/dupplReal_1_to_2_0/data_clk_i
/dupplReal_1_to_2_0/data_rst_i
/dupplReal_1_to_2_0/data_i

WARNING: [BD 41-235] Width mismatch when connecting pin: '/moyenneurReal_2/data_i'(16) to net 'add_const_1_data_out_DATA'(14) - Only lower order bits will be connected.
Verilog Output written to : /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR.v
Verilog Output written to : /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR_wrapper.v
Wrote  : </home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/test_pound_FIR.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_125M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_adc_dac_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ltc2145_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9767_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fir16RealbitsOneInTwoMult_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mixer_sin_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block red_pitaya_pid_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block moyenneurReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block moyenneurReal_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block moyenneurReal_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data16_multi_to_ram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data16_multi_to_ram_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nco_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nco_counter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hw_handoff/test_pound_FIR.hwh
Generated Block Design Tcl file /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hw_handoff/test_pound_FIR_bd.tcl
Generated Hardware Definition File /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR.hwdef
[Fri Dec  2 15:56:21 2016] Launched synth_1...
Run output will be captured here: /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.runs/synth_1/runme.log
[Fri Dec  2 15:56:21 2016] Launched impl_1...
Run output will be captured here: /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 6245.031 ; gain = 16.004 ; free physical = 3714 ; free virtual = 12837
delete_bd_objs [get_bd_intf_nets add_const_0_data_out]
connect_bd_intf_net [get_bd_intf_pins add_const_0/data_out] [get_bd_intf_pins fir16RealbitsOneInTwoMult_v1_0_0/data_in]
connect_bd_intf_net [get_bd_intf_pins shifterReal_0/data_out] [get_bd_intf_pins ad9767_0/dataA]
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pyb/git/oimp/fpga_ip'.
report_ip_status -name ip_status
export_ip_user_files -of_objects [get_ips  {test_pound_FIR_data16_multi_to_ram_0_1 test_pound_FIR_data16_multi_to_ram_1_0}] -no_script -reset -quiet
upgrade_ip [get_ips  {test_pound_FIR_data16_multi_to_ram_0_1 test_pound_FIR_data16_multi_to_ram_1_0}] -log ip_upgrade.log
Upgrading '/home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/test_pound_FIR.bd'
INFO: [IP_Flow 19-3422] Upgraded test_pound_FIR_data16_multi_to_ram_0_1 (data16_multi_to_ram_v1_0 1.0) from revision 5 to revision 6
INFO: [IP_Flow 19-3422] Upgraded test_pound_FIR_data16_multi_to_ram_1_0 (data16_multi_to_ram_v1_0 1.0) from revision 5 to revision 6
Wrote  : </home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/test_pound_FIR.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/ip_upgrade.log'.
generate_target all [get_files  /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/test_pound_FIR.bd]
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/mixer_sin_0/data_en_i
/mixer_sin_0/data_clk_i
/mixer_sin_0/data_rst_i
/mixer_sin_0/data_i
/dupplReal_1_to_2_0/data_en_i
/dupplReal_1_to_2_0/data_clk_i
/dupplReal_1_to_2_0/data_rst_i
/dupplReal_1_to_2_0/data_i

WARNING: [BD 41-235] Width mismatch when connecting pin: '/moyenneurReal_2/data_i'(16) to net 'add_const_1_data_out_DATA'(14) - Only lower order bits will be connected.
Verilog Output written to : /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR.v
Verilog Output written to : /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR_wrapper.v
Wrote  : </home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/test_pound_FIR.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_125M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_adc_dac_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ltc2145_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9767_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fir16RealbitsOneInTwoMult_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mixer_sin_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block red_pitaya_pid_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block moyenneurReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block moyenneurReal_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block moyenneurReal_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data16_multi_to_ram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data16_multi_to_ram_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nco_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nco_counter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hw_handoff/test_pound_FIR.hwh
Generated Block Design Tcl file /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hw_handoff/test_pound_FIR_bd.tcl
Generated Hardware Definition File /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6276.289 ; gain = 22.004 ; free physical = 3664 ; free virtual = 12791
export_ip_user_files -of_objects [get_files /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/test_pound_FIR.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/test_pound_FIR.bd] -directory /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.ip_user_files/sim_scripts -ip_user_files_dir /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.ip_user_files -ipstatic_source_dir /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.ip_user_files/ipstatic -force -quiet
report_ip_status -name ip_status 
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {28}] [get_bd_cells fir16RealbitsOneInTwoMult_v1_0_0]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_IN_SIZE {28}] [get_bd_cells shifterReal_0]
endgroup
save_bd_design
Wrote  : </home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/test_pound_FIR.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/mixer_sin_0/data_en_i
/mixer_sin_0/data_clk_i
/mixer_sin_0/data_rst_i
/mixer_sin_0/data_i
/dupplReal_1_to_2_0/data_en_i
/dupplReal_1_to_2_0/data_clk_i
/dupplReal_1_to_2_0/data_rst_i
/dupplReal_1_to_2_0/data_i

WARNING: [BD 41-235] Width mismatch when connecting pin: '/moyenneurReal_2/data_i'(16) to net 'add_const_1_data_out_DATA'(14) - Only lower order bits will be connected.
Verilog Output written to : /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR.v
Verilog Output written to : /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR_wrapper.v
Wrote  : </home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/test_pound_FIR.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_125M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_adc_dac_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ltc2145_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9767_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fir16RealbitsOneInTwoMult_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mixer_sin_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block red_pitaya_pid_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block moyenneurReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block moyenneurReal_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block moyenneurReal_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data16_multi_to_ram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data16_multi_to_ram_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nco_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nco_counter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hw_handoff/test_pound_FIR.hwh
Generated Block Design Tcl file /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hw_handoff/test_pound_FIR_bd.tcl
Generated Hardware Definition File /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR.hwdef
[Fri Dec  2 16:37:39 2016] Launched synth_1...
Run output will be captured here: /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.runs/synth_1/runme.log
[Fri Dec  2 16:37:39 2016] Launched impl_1...
Run output will be captured here: /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6292.820 ; gain = 7.812 ; free physical = 3539 ; free virtual = 12746
startgroup
set_property -dict [list CONFIG.NB_FIR {130} CONFIG.DECIMATE_FACTOR {1}] [get_bd_cells fir16RealbitsOneInTwoMult_v1_0_0]
endgroup
save_bd_design
Wrote  : </home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/test_pound_FIR.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/mixer_sin_0/data_en_i
/mixer_sin_0/data_clk_i
/mixer_sin_0/data_rst_i
/mixer_sin_0/data_i
/dupplReal_1_to_2_0/data_en_i
/dupplReal_1_to_2_0/data_clk_i
/dupplReal_1_to_2_0/data_rst_i
/dupplReal_1_to_2_0/data_i

WARNING: [BD 41-235] Width mismatch when connecting pin: '/moyenneurReal_2/data_i'(16) to net 'add_const_1_data_out_DATA'(14) - Only lower order bits will be connected.
Verilog Output written to : /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR.v
Verilog Output written to : /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR_wrapper.v
Wrote  : </home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/test_pound_FIR.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_125M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_adc_dac_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ltc2145_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9767_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fir16RealbitsOneInTwoMult_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mixer_sin_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block red_pitaya_pid_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block moyenneurReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block moyenneurReal_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block moyenneurReal_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data16_multi_to_ram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data16_multi_to_ram_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nco_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nco_counter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hw_handoff/test_pound_FIR.hwh
Generated Block Design Tcl file /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hw_handoff/test_pound_FIR_bd.tcl
Generated Hardware Definition File /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR.hwdef
[Fri Dec  2 16:51:18 2016] Launched synth_1...
Run output will be captured here: /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.runs/synth_1/runme.log
[Fri Dec  2 16:51:18 2016] Launched impl_1...
Run output will be captured here: /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 6298.820 ; gain = 6.000 ; free physical = 3645 ; free virtual = 12772
startgroup
set_property -dict [list CONFIG.DECIMATE_FACTOR {10}] [get_bd_cells fir16RealbitsOneInTwoMult_v1_0_0]
endgroup
startgroup
set_property -dict [list CONFIG.NB_FIR {13} CONFIG.DATA_OUT_SIZE {31}] [get_bd_cells fir16RealbitsOneInTwoMult_v1_0_0]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_IN_SIZE {30}] [get_bd_cells shifterReal_0]
endgroup
save_bd_design
Wrote  : </home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/test_pound_FIR.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/mixer_sin_0/data_en_i
/mixer_sin_0/data_clk_i
/mixer_sin_0/data_rst_i
/mixer_sin_0/data_i
/dupplReal_1_to_2_0/data_en_i
/dupplReal_1_to_2_0/data_clk_i
/dupplReal_1_to_2_0/data_rst_i
/dupplReal_1_to_2_0/data_i

WARNING: [BD 41-235] Width mismatch when connecting pin: '/shifterReal_0/data_i'(30) to net 'fir16RealbitsOneInTwoMult_v1_0_0_data_out_DATA'(31) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/moyenneurReal_2/data_i'(16) to net 'add_const_1_data_out_DATA'(14) - Only lower order bits will be connected.
Verilog Output written to : /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR.v
Verilog Output written to : /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR_wrapper.v
Wrote  : </home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/test_pound_FIR.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_125M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_adc_dac_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ltc2145_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9767_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fir16RealbitsOneInTwoMult_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mixer_sin_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block red_pitaya_pid_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block moyenneurReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block moyenneurReal_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block moyenneurReal_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data16_multi_to_ram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data16_multi_to_ram_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nco_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nco_counter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hw_handoff/test_pound_FIR.hwh
Generated Block Design Tcl file /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hw_handoff/test_pound_FIR_bd.tcl
Generated Hardware Definition File /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/hdl/test_pound_FIR.hwdef
[Fri Dec  2 16:56:00 2016] Launched synth_1...
Run output will be captured here: /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.runs/synth_1/runme.log
[Fri Dec  2 16:56:00 2016] Launched impl_1...
Run output will be captured here: /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6311.664 ; gain = 8.000 ; free physical = 3814 ; free virtual = 12837
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec  2 17:06:06 2016...
