
SRLCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000064bc  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001af0  08006668  08006668  00007668  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008158  08008158  0000a2b4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008158  08008158  00009158  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008160  08008160  0000a2b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008160  08008160  00009160  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008164  08008164  00009164  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002b4  20000000  08008168  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a2b4  2**0
                  CONTENTS
 10 .bss          00000488  200002b4  200002b4  0000a2b4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000073c  2000073c  0000a2b4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a2b4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017ba1  00000000  00000000  0000a2e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003314  00000000  00000000  00021e85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014b8  00000000  00000000  000251a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001019  00000000  00000000  00026658  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000253f8  00000000  00000000  00027671  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000170d0  00000000  00000000  0004ca69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dd1e0  00000000  00000000  00063b39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00140d19  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005750  00000000  00000000  00140d5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000061  00000000  00000000  001464ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	200002b4 	.word	0x200002b4
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08006650 	.word	0x08006650

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	200002b8 	.word	0x200002b8
 80001e8:	08006650 	.word	0x08006650

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000200:	f000 b988 	b.w	8000514 <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	9d08      	ldr	r5, [sp, #32]
 8000222:	468e      	mov	lr, r1
 8000224:	4604      	mov	r4, r0
 8000226:	4688      	mov	r8, r1
 8000228:	2b00      	cmp	r3, #0
 800022a:	d14a      	bne.n	80002c2 <__udivmoddi4+0xa6>
 800022c:	428a      	cmp	r2, r1
 800022e:	4617      	mov	r7, r2
 8000230:	d962      	bls.n	80002f8 <__udivmoddi4+0xdc>
 8000232:	fab2 f682 	clz	r6, r2
 8000236:	b14e      	cbz	r6, 800024c <__udivmoddi4+0x30>
 8000238:	f1c6 0320 	rsb	r3, r6, #32
 800023c:	fa01 f806 	lsl.w	r8, r1, r6
 8000240:	fa20 f303 	lsr.w	r3, r0, r3
 8000244:	40b7      	lsls	r7, r6
 8000246:	ea43 0808 	orr.w	r8, r3, r8
 800024a:	40b4      	lsls	r4, r6
 800024c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000250:	fa1f fc87 	uxth.w	ip, r7
 8000254:	fbb8 f1fe 	udiv	r1, r8, lr
 8000258:	0c23      	lsrs	r3, r4, #16
 800025a:	fb0e 8811 	mls	r8, lr, r1, r8
 800025e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000262:	fb01 f20c 	mul.w	r2, r1, ip
 8000266:	429a      	cmp	r2, r3
 8000268:	d909      	bls.n	800027e <__udivmoddi4+0x62>
 800026a:	18fb      	adds	r3, r7, r3
 800026c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000270:	f080 80ea 	bcs.w	8000448 <__udivmoddi4+0x22c>
 8000274:	429a      	cmp	r2, r3
 8000276:	f240 80e7 	bls.w	8000448 <__udivmoddi4+0x22c>
 800027a:	3902      	subs	r1, #2
 800027c:	443b      	add	r3, r7
 800027e:	1a9a      	subs	r2, r3, r2
 8000280:	b2a3      	uxth	r3, r4
 8000282:	fbb2 f0fe 	udiv	r0, r2, lr
 8000286:	fb0e 2210 	mls	r2, lr, r0, r2
 800028a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800028e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000292:	459c      	cmp	ip, r3
 8000294:	d909      	bls.n	80002aa <__udivmoddi4+0x8e>
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 800029c:	f080 80d6 	bcs.w	800044c <__udivmoddi4+0x230>
 80002a0:	459c      	cmp	ip, r3
 80002a2:	f240 80d3 	bls.w	800044c <__udivmoddi4+0x230>
 80002a6:	443b      	add	r3, r7
 80002a8:	3802      	subs	r0, #2
 80002aa:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002ae:	eba3 030c 	sub.w	r3, r3, ip
 80002b2:	2100      	movs	r1, #0
 80002b4:	b11d      	cbz	r5, 80002be <__udivmoddi4+0xa2>
 80002b6:	40f3      	lsrs	r3, r6
 80002b8:	2200      	movs	r2, #0
 80002ba:	e9c5 3200 	strd	r3, r2, [r5]
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d905      	bls.n	80002d2 <__udivmoddi4+0xb6>
 80002c6:	b10d      	cbz	r5, 80002cc <__udivmoddi4+0xb0>
 80002c8:	e9c5 0100 	strd	r0, r1, [r5]
 80002cc:	2100      	movs	r1, #0
 80002ce:	4608      	mov	r0, r1
 80002d0:	e7f5      	b.n	80002be <__udivmoddi4+0xa2>
 80002d2:	fab3 f183 	clz	r1, r3
 80002d6:	2900      	cmp	r1, #0
 80002d8:	d146      	bne.n	8000368 <__udivmoddi4+0x14c>
 80002da:	4573      	cmp	r3, lr
 80002dc:	d302      	bcc.n	80002e4 <__udivmoddi4+0xc8>
 80002de:	4282      	cmp	r2, r0
 80002e0:	f200 8105 	bhi.w	80004ee <__udivmoddi4+0x2d2>
 80002e4:	1a84      	subs	r4, r0, r2
 80002e6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ea:	2001      	movs	r0, #1
 80002ec:	4690      	mov	r8, r2
 80002ee:	2d00      	cmp	r5, #0
 80002f0:	d0e5      	beq.n	80002be <__udivmoddi4+0xa2>
 80002f2:	e9c5 4800 	strd	r4, r8, [r5]
 80002f6:	e7e2      	b.n	80002be <__udivmoddi4+0xa2>
 80002f8:	2a00      	cmp	r2, #0
 80002fa:	f000 8090 	beq.w	800041e <__udivmoddi4+0x202>
 80002fe:	fab2 f682 	clz	r6, r2
 8000302:	2e00      	cmp	r6, #0
 8000304:	f040 80a4 	bne.w	8000450 <__udivmoddi4+0x234>
 8000308:	1a8a      	subs	r2, r1, r2
 800030a:	0c03      	lsrs	r3, r0, #16
 800030c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000310:	b280      	uxth	r0, r0
 8000312:	b2bc      	uxth	r4, r7
 8000314:	2101      	movs	r1, #1
 8000316:	fbb2 fcfe 	udiv	ip, r2, lr
 800031a:	fb0e 221c 	mls	r2, lr, ip, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb04 f20c 	mul.w	r2, r4, ip
 8000326:	429a      	cmp	r2, r3
 8000328:	d907      	bls.n	800033a <__udivmoddi4+0x11e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000330:	d202      	bcs.n	8000338 <__udivmoddi4+0x11c>
 8000332:	429a      	cmp	r2, r3
 8000334:	f200 80e0 	bhi.w	80004f8 <__udivmoddi4+0x2dc>
 8000338:	46c4      	mov	ip, r8
 800033a:	1a9b      	subs	r3, r3, r2
 800033c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000340:	fb0e 3312 	mls	r3, lr, r2, r3
 8000344:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000348:	fb02 f404 	mul.w	r4, r2, r4
 800034c:	429c      	cmp	r4, r3
 800034e:	d907      	bls.n	8000360 <__udivmoddi4+0x144>
 8000350:	18fb      	adds	r3, r7, r3
 8000352:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000356:	d202      	bcs.n	800035e <__udivmoddi4+0x142>
 8000358:	429c      	cmp	r4, r3
 800035a:	f200 80ca 	bhi.w	80004f2 <__udivmoddi4+0x2d6>
 800035e:	4602      	mov	r2, r0
 8000360:	1b1b      	subs	r3, r3, r4
 8000362:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000366:	e7a5      	b.n	80002b4 <__udivmoddi4+0x98>
 8000368:	f1c1 0620 	rsb	r6, r1, #32
 800036c:	408b      	lsls	r3, r1
 800036e:	fa22 f706 	lsr.w	r7, r2, r6
 8000372:	431f      	orrs	r7, r3
 8000374:	fa0e f401 	lsl.w	r4, lr, r1
 8000378:	fa20 f306 	lsr.w	r3, r0, r6
 800037c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000380:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000384:	4323      	orrs	r3, r4
 8000386:	fa00 f801 	lsl.w	r8, r0, r1
 800038a:	fa1f fc87 	uxth.w	ip, r7
 800038e:	fbbe f0f9 	udiv	r0, lr, r9
 8000392:	0c1c      	lsrs	r4, r3, #16
 8000394:	fb09 ee10 	mls	lr, r9, r0, lr
 8000398:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800039c:	fb00 fe0c 	mul.w	lr, r0, ip
 80003a0:	45a6      	cmp	lr, r4
 80003a2:	fa02 f201 	lsl.w	r2, r2, r1
 80003a6:	d909      	bls.n	80003bc <__udivmoddi4+0x1a0>
 80003a8:	193c      	adds	r4, r7, r4
 80003aa:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003ae:	f080 809c 	bcs.w	80004ea <__udivmoddi4+0x2ce>
 80003b2:	45a6      	cmp	lr, r4
 80003b4:	f240 8099 	bls.w	80004ea <__udivmoddi4+0x2ce>
 80003b8:	3802      	subs	r0, #2
 80003ba:	443c      	add	r4, r7
 80003bc:	eba4 040e 	sub.w	r4, r4, lr
 80003c0:	fa1f fe83 	uxth.w	lr, r3
 80003c4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003c8:	fb09 4413 	mls	r4, r9, r3, r4
 80003cc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003d0:	fb03 fc0c 	mul.w	ip, r3, ip
 80003d4:	45a4      	cmp	ip, r4
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x1ce>
 80003d8:	193c      	adds	r4, r7, r4
 80003da:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003de:	f080 8082 	bcs.w	80004e6 <__udivmoddi4+0x2ca>
 80003e2:	45a4      	cmp	ip, r4
 80003e4:	d97f      	bls.n	80004e6 <__udivmoddi4+0x2ca>
 80003e6:	3b02      	subs	r3, #2
 80003e8:	443c      	add	r4, r7
 80003ea:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ee:	eba4 040c 	sub.w	r4, r4, ip
 80003f2:	fba0 ec02 	umull	lr, ip, r0, r2
 80003f6:	4564      	cmp	r4, ip
 80003f8:	4673      	mov	r3, lr
 80003fa:	46e1      	mov	r9, ip
 80003fc:	d362      	bcc.n	80004c4 <__udivmoddi4+0x2a8>
 80003fe:	d05f      	beq.n	80004c0 <__udivmoddi4+0x2a4>
 8000400:	b15d      	cbz	r5, 800041a <__udivmoddi4+0x1fe>
 8000402:	ebb8 0203 	subs.w	r2, r8, r3
 8000406:	eb64 0409 	sbc.w	r4, r4, r9
 800040a:	fa04 f606 	lsl.w	r6, r4, r6
 800040e:	fa22 f301 	lsr.w	r3, r2, r1
 8000412:	431e      	orrs	r6, r3
 8000414:	40cc      	lsrs	r4, r1
 8000416:	e9c5 6400 	strd	r6, r4, [r5]
 800041a:	2100      	movs	r1, #0
 800041c:	e74f      	b.n	80002be <__udivmoddi4+0xa2>
 800041e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000422:	0c01      	lsrs	r1, r0, #16
 8000424:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000428:	b280      	uxth	r0, r0
 800042a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800042e:	463b      	mov	r3, r7
 8000430:	4638      	mov	r0, r7
 8000432:	463c      	mov	r4, r7
 8000434:	46b8      	mov	r8, r7
 8000436:	46be      	mov	lr, r7
 8000438:	2620      	movs	r6, #32
 800043a:	fbb1 f1f7 	udiv	r1, r1, r7
 800043e:	eba2 0208 	sub.w	r2, r2, r8
 8000442:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000446:	e766      	b.n	8000316 <__udivmoddi4+0xfa>
 8000448:	4601      	mov	r1, r0
 800044a:	e718      	b.n	800027e <__udivmoddi4+0x62>
 800044c:	4610      	mov	r0, r2
 800044e:	e72c      	b.n	80002aa <__udivmoddi4+0x8e>
 8000450:	f1c6 0220 	rsb	r2, r6, #32
 8000454:	fa2e f302 	lsr.w	r3, lr, r2
 8000458:	40b7      	lsls	r7, r6
 800045a:	40b1      	lsls	r1, r6
 800045c:	fa20 f202 	lsr.w	r2, r0, r2
 8000460:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000464:	430a      	orrs	r2, r1
 8000466:	fbb3 f8fe 	udiv	r8, r3, lr
 800046a:	b2bc      	uxth	r4, r7
 800046c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000470:	0c11      	lsrs	r1, r2, #16
 8000472:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000476:	fb08 f904 	mul.w	r9, r8, r4
 800047a:	40b0      	lsls	r0, r6
 800047c:	4589      	cmp	r9, r1
 800047e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000482:	b280      	uxth	r0, r0
 8000484:	d93e      	bls.n	8000504 <__udivmoddi4+0x2e8>
 8000486:	1879      	adds	r1, r7, r1
 8000488:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 800048c:	d201      	bcs.n	8000492 <__udivmoddi4+0x276>
 800048e:	4589      	cmp	r9, r1
 8000490:	d81f      	bhi.n	80004d2 <__udivmoddi4+0x2b6>
 8000492:	eba1 0109 	sub.w	r1, r1, r9
 8000496:	fbb1 f9fe 	udiv	r9, r1, lr
 800049a:	fb09 f804 	mul.w	r8, r9, r4
 800049e:	fb0e 1119 	mls	r1, lr, r9, r1
 80004a2:	b292      	uxth	r2, r2
 80004a4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004a8:	4542      	cmp	r2, r8
 80004aa:	d229      	bcs.n	8000500 <__udivmoddi4+0x2e4>
 80004ac:	18ba      	adds	r2, r7, r2
 80004ae:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004b2:	d2c4      	bcs.n	800043e <__udivmoddi4+0x222>
 80004b4:	4542      	cmp	r2, r8
 80004b6:	d2c2      	bcs.n	800043e <__udivmoddi4+0x222>
 80004b8:	f1a9 0102 	sub.w	r1, r9, #2
 80004bc:	443a      	add	r2, r7
 80004be:	e7be      	b.n	800043e <__udivmoddi4+0x222>
 80004c0:	45f0      	cmp	r8, lr
 80004c2:	d29d      	bcs.n	8000400 <__udivmoddi4+0x1e4>
 80004c4:	ebbe 0302 	subs.w	r3, lr, r2
 80004c8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004cc:	3801      	subs	r0, #1
 80004ce:	46e1      	mov	r9, ip
 80004d0:	e796      	b.n	8000400 <__udivmoddi4+0x1e4>
 80004d2:	eba7 0909 	sub.w	r9, r7, r9
 80004d6:	4449      	add	r1, r9
 80004d8:	f1a8 0c02 	sub.w	ip, r8, #2
 80004dc:	fbb1 f9fe 	udiv	r9, r1, lr
 80004e0:	fb09 f804 	mul.w	r8, r9, r4
 80004e4:	e7db      	b.n	800049e <__udivmoddi4+0x282>
 80004e6:	4673      	mov	r3, lr
 80004e8:	e77f      	b.n	80003ea <__udivmoddi4+0x1ce>
 80004ea:	4650      	mov	r0, sl
 80004ec:	e766      	b.n	80003bc <__udivmoddi4+0x1a0>
 80004ee:	4608      	mov	r0, r1
 80004f0:	e6fd      	b.n	80002ee <__udivmoddi4+0xd2>
 80004f2:	443b      	add	r3, r7
 80004f4:	3a02      	subs	r2, #2
 80004f6:	e733      	b.n	8000360 <__udivmoddi4+0x144>
 80004f8:	f1ac 0c02 	sub.w	ip, ip, #2
 80004fc:	443b      	add	r3, r7
 80004fe:	e71c      	b.n	800033a <__udivmoddi4+0x11e>
 8000500:	4649      	mov	r1, r9
 8000502:	e79c      	b.n	800043e <__udivmoddi4+0x222>
 8000504:	eba1 0109 	sub.w	r1, r1, r9
 8000508:	46c4      	mov	ip, r8
 800050a:	fbb1 f9fe 	udiv	r9, r1, lr
 800050e:	fb09 f804 	mul.w	r8, r9, r4
 8000512:	e7c4      	b.n	800049e <__udivmoddi4+0x282>

08000514 <__aeabi_idiv0>:
 8000514:	4770      	bx	lr
 8000516:	bf00      	nop

08000518 <update_ball_tile_position>:
static void MX_I2C3_Init(void);
static void MX_LTDC_Init(void);
static void MX_SPI5_Init(void);
static void MX_USART1_UART_Init(void);
/* USER CODE BEGIN PFP */
void update_ball_tile_position(Ball *ball) {
 8000518:	b480      	push	{r7}
 800051a:	b083      	sub	sp, #12
 800051c:	af00      	add	r7, sp, #0
 800051e:	6078      	str	r0, [r7, #4]
    ball->tile_x = (uint8_t)(ball->x_px / CELL_SIZE);
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	ed93 7a00 	vldr	s14, [r3]
 8000526:	eef3 6a04 	vmov.f32	s13, #52	@ 0x41a00000  20.0
 800052a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800052e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000532:	edc7 7a00 	vstr	s15, [r7]
 8000536:	783b      	ldrb	r3, [r7, #0]
 8000538:	b2da      	uxtb	r2, r3
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	721a      	strb	r2, [r3, #8]
    ball->tile_y = (uint8_t)(ball->y_px / CELL_SIZE);
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	ed93 7a01 	vldr	s14, [r3, #4]
 8000544:	eef3 6a04 	vmov.f32	s13, #52	@ 0x41a00000  20.0
 8000548:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800054c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000550:	edc7 7a00 	vstr	s15, [r7]
 8000554:	783b      	ldrb	r3, [r7, #0]
 8000556:	b2da      	uxtb	r2, r3
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	725a      	strb	r2, [r3, #9]
}
 800055c:	bf00      	nop
 800055e:	370c      	adds	r7, #12
 8000560:	46bd      	mov	sp, r7
 8000562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000566:	4770      	bx	lr

08000568 <draw_cell>:
void draw_cell(uint8_t tile_x, uint8_t tile_y, uint32_t color)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b082      	sub	sp, #8
 800056c:	af00      	add	r7, sp, #0
 800056e:	4603      	mov	r3, r0
 8000570:	603a      	str	r2, [r7, #0]
 8000572:	71fb      	strb	r3, [r7, #7]
 8000574:	460b      	mov	r3, r1
 8000576:	71bb      	strb	r3, [r7, #6]
    BSP_LCD_SetTextColor(color);
 8000578:	6838      	ldr	r0, [r7, #0]
 800057a:	f001 fc75 	bl	8001e68 <BSP_LCD_SetTextColor>
    BSP_LCD_FillRect(
 800057e:	79fb      	ldrb	r3, [r7, #7]
 8000580:	b29b      	uxth	r3, r3
 8000582:	461a      	mov	r2, r3
 8000584:	0092      	lsls	r2, r2, #2
 8000586:	4413      	add	r3, r2
 8000588:	009b      	lsls	r3, r3, #2
 800058a:	b298      	uxth	r0, r3
 800058c:	79bb      	ldrb	r3, [r7, #6]
 800058e:	b29b      	uxth	r3, r3
 8000590:	461a      	mov	r2, r3
 8000592:	0092      	lsls	r2, r2, #2
 8000594:	4413      	add	r3, r2
 8000596:	009b      	lsls	r3, r3, #2
 8000598:	b299      	uxth	r1, r3
 800059a:	2314      	movs	r3, #20
 800059c:	2214      	movs	r2, #20
 800059e:	f001 fdd5 	bl	800214c <BSP_LCD_FillRect>
        MAZE_ORIGIN_X + tile_x * CELL_SIZE,
        MAZE_ORIGIN_Y + tile_y * CELL_SIZE,
        CELL_SIZE,
        CELL_SIZE
    );
}
 80005a2:	bf00      	nop
 80005a4:	3708      	adds	r7, #8
 80005a6:	46bd      	mov	sp, r7
 80005a8:	bd80      	pop	{r7, pc}
	...

080005ac <draw_ballSprite>:
void draw_ballSprite(float x_px, float y_px)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b086      	sub	sp, #24
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	ed87 0a01 	vstr	s0, [r7, #4]
 80005b6:	edc7 0a00 	vstr	s1, [r7]
	int top_left_x = (int)(x_px - CELL_SIZE / 2);
 80005ba:	edd7 7a01 	vldr	s15, [r7, #4]
 80005be:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80005c2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80005c6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80005ca:	ee17 3a90 	vmov	r3, s15
 80005ce:	60fb      	str	r3, [r7, #12]
	int top_left_y = (int)(y_px - CELL_SIZE / 2);
 80005d0:	edd7 7a00 	vldr	s15, [r7]
 80005d4:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80005d8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80005dc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80005e0:	ee17 3a90 	vmov	r3, s15
 80005e4:	60bb      	str	r3, [r7, #8]

	for (int py = 0; py < CELL_SIZE; py++) {
 80005e6:	2300      	movs	r3, #0
 80005e8:	617b      	str	r3, [r7, #20]
 80005ea:	e028      	b.n	800063e <draw_ballSprite+0x92>
		for (int px = 0; px < CELL_SIZE; px++) {
 80005ec:	2300      	movs	r3, #0
 80005ee:	613b      	str	r3, [r7, #16]
 80005f0:	e01f      	b.n	8000632 <draw_ballSprite+0x86>
			if (ballSprite[py][px] == 1) {
 80005f2:	4917      	ldr	r1, [pc, #92]	@ (8000650 <draw_ballSprite+0xa4>)
 80005f4:	697a      	ldr	r2, [r7, #20]
 80005f6:	4613      	mov	r3, r2
 80005f8:	009b      	lsls	r3, r3, #2
 80005fa:	4413      	add	r3, r2
 80005fc:	009b      	lsls	r3, r3, #2
 80005fe:	18ca      	adds	r2, r1, r3
 8000600:	693b      	ldr	r3, [r7, #16]
 8000602:	4413      	add	r3, r2
 8000604:	781b      	ldrb	r3, [r3, #0]
 8000606:	2b01      	cmp	r3, #1
 8000608:	d110      	bne.n	800062c <draw_ballSprite+0x80>
				BSP_LCD_DrawPixel(top_left_x + px, top_left_y + py, LCD_COLOR_YELLOW);
 800060a:	68fb      	ldr	r3, [r7, #12]
 800060c:	b29a      	uxth	r2, r3
 800060e:	693b      	ldr	r3, [r7, #16]
 8000610:	b29b      	uxth	r3, r3
 8000612:	4413      	add	r3, r2
 8000614:	b298      	uxth	r0, r3
 8000616:	68bb      	ldr	r3, [r7, #8]
 8000618:	b29a      	uxth	r2, r3
 800061a:	697b      	ldr	r3, [r7, #20]
 800061c:	b29b      	uxth	r3, r3
 800061e:	4413      	add	r3, r2
 8000620:	b29b      	uxth	r3, r3
 8000622:	f06f 02ff 	mvn.w	r2, #255	@ 0xff
 8000626:	4619      	mov	r1, r3
 8000628:	f001 fed0 	bl	80023cc <BSP_LCD_DrawPixel>
		for (int px = 0; px < CELL_SIZE; px++) {
 800062c:	693b      	ldr	r3, [r7, #16]
 800062e:	3301      	adds	r3, #1
 8000630:	613b      	str	r3, [r7, #16]
 8000632:	693b      	ldr	r3, [r7, #16]
 8000634:	2b13      	cmp	r3, #19
 8000636:	dddc      	ble.n	80005f2 <draw_ballSprite+0x46>
	for (int py = 0; py < CELL_SIZE; py++) {
 8000638:	697b      	ldr	r3, [r7, #20]
 800063a:	3301      	adds	r3, #1
 800063c:	617b      	str	r3, [r7, #20]
 800063e:	697b      	ldr	r3, [r7, #20]
 8000640:	2b13      	cmp	r3, #19
 8000642:	ddd3      	ble.n	80005ec <draw_ballSprite+0x40>
	        }
	    }
	}
}
 8000644:	bf00      	nop
 8000646:	bf00      	nop
 8000648:	3718      	adds	r7, #24
 800064a:	46bd      	mov	sp, r7
 800064c:	bd80      	pop	{r7, pc}
 800064e:	bf00      	nop
 8000650:	200000c0 	.word	0x200000c0

08000654 <draw_maze>:
void draw_maze(const uint8_t maze_data[MAZE_HEIGHT][MAZE_WIDTH])
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b086      	sub	sp, #24
 8000658:	af00      	add	r7, sp, #0
 800065a:	6078      	str	r0, [r7, #4]
	for (int y = 0; y < MAZE_HEIGHT; y++) {
 800065c:	2300      	movs	r3, #0
 800065e:	617b      	str	r3, [r7, #20]
 8000660:	e03d      	b.n	80006de <draw_maze+0x8a>
	        for (int x = 0; x < MAZE_WIDTH; x++) {
 8000662:	2300      	movs	r3, #0
 8000664:	613b      	str	r3, [r7, #16]
 8000666:	e034      	b.n	80006d2 <draw_maze+0x7e>
	        	uint32_t color;

	        	switch (maze_data[y][x]) {
 8000668:	697a      	ldr	r2, [r7, #20]
 800066a:	4613      	mov	r3, r2
 800066c:	005b      	lsls	r3, r3, #1
 800066e:	4413      	add	r3, r2
 8000670:	009b      	lsls	r3, r3, #2
 8000672:	461a      	mov	r2, r3
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	441a      	add	r2, r3
 8000678:	693b      	ldr	r3, [r7, #16]
 800067a:	4413      	add	r3, r2
 800067c:	781b      	ldrb	r3, [r3, #0]
 800067e:	2b03      	cmp	r3, #3
 8000680:	d818      	bhi.n	80006b4 <draw_maze+0x60>
 8000682:	a201      	add	r2, pc, #4	@ (adr r2, 8000688 <draw_maze+0x34>)
 8000684:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000688:	08000699 	.word	0x08000699
 800068c:	080006a1 	.word	0x080006a1
 8000690:	080006a7 	.word	0x080006a7
 8000694:	080006af 	.word	0x080006af
	        	case 0:  color = LCD_COLOR_BLACK; break;
 8000698:	f04f 437f 	mov.w	r3, #4278190080	@ 0xff000000
 800069c:	60fb      	str	r3, [r7, #12]
 800069e:	e00d      	b.n	80006bc <draw_maze+0x68>
	        	case 1:  color = LCD_COLOR_DARKBLUE; break;
 80006a0:	4b13      	ldr	r3, [pc, #76]	@ (80006f0 <draw_maze+0x9c>)
 80006a2:	60fb      	str	r3, [r7, #12]
 80006a4:	e00a      	b.n	80006bc <draw_maze+0x68>
	        	case 2:  color = LCD_COLOR_GREEN; break;
 80006a6:	f04f 23ff 	mov.w	r3, #4278255360	@ 0xff00ff00
 80006aa:	60fb      	str	r3, [r7, #12]
 80006ac:	e006      	b.n	80006bc <draw_maze+0x68>
	        	case 3:  color = LCD_COLOR_RED; break;
 80006ae:	4b11      	ldr	r3, [pc, #68]	@ (80006f4 <draw_maze+0xa0>)
 80006b0:	60fb      	str	r3, [r7, #12]
 80006b2:	e003      	b.n	80006bc <draw_maze+0x68>
	        	default: color = LCD_COLOR_WHITE; break;
 80006b4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80006b8:	60fb      	str	r3, [r7, #12]
 80006ba:	bf00      	nop
	        	}

	        	draw_cell(x, y, color);
 80006bc:	693b      	ldr	r3, [r7, #16]
 80006be:	b2db      	uxtb	r3, r3
 80006c0:	697a      	ldr	r2, [r7, #20]
 80006c2:	b2d1      	uxtb	r1, r2
 80006c4:	68fa      	ldr	r2, [r7, #12]
 80006c6:	4618      	mov	r0, r3
 80006c8:	f7ff ff4e 	bl	8000568 <draw_cell>
	        for (int x = 0; x < MAZE_WIDTH; x++) {
 80006cc:	693b      	ldr	r3, [r7, #16]
 80006ce:	3301      	adds	r3, #1
 80006d0:	613b      	str	r3, [r7, #16]
 80006d2:	693b      	ldr	r3, [r7, #16]
 80006d4:	2b0b      	cmp	r3, #11
 80006d6:	ddc7      	ble.n	8000668 <draw_maze+0x14>
	for (int y = 0; y < MAZE_HEIGHT; y++) {
 80006d8:	697b      	ldr	r3, [r7, #20]
 80006da:	3301      	adds	r3, #1
 80006dc:	617b      	str	r3, [r7, #20]
 80006de:	697b      	ldr	r3, [r7, #20]
 80006e0:	2b0f      	cmp	r3, #15
 80006e2:	ddbe      	ble.n	8000662 <draw_maze+0xe>
	        }
	    }
}
 80006e4:	bf00      	nop
 80006e6:	bf00      	nop
 80006e8:	3718      	adds	r7, #24
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bd80      	pop	{r7, pc}
 80006ee:	bf00      	nop
 80006f0:	ff000080 	.word	0xff000080
 80006f4:	ffff0000 	.word	0xffff0000

080006f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b088      	sub	sp, #32
 80006fc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006fe:	f002 f947 	bl	8002990 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000702:	f000 f8ef 	bl	80008e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000706:	f000 fb2f 	bl	8000d68 <MX_GPIO_Init>
  MX_DMA2D_Init();
 800070a:	f000 f95d 	bl	80009c8 <MX_DMA2D_Init>
  MX_FMC_Init();
 800070e:	f000 fadd 	bl	8000ccc <MX_FMC_Init>
  MX_I2C3_Init();
 8000712:	f000 f98b 	bl	8000a2c <MX_I2C3_Init>
  MX_LTDC_Init();
 8000716:	f000 f9c9 	bl	8000aac <MX_LTDC_Init>
  MX_SPI5_Init();
 800071a:	f000 fa77 	bl	8000c0c <MX_SPI5_Init>
  MX_USART1_UART_Init();
 800071e:	f000 faab 	bl	8000c78 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  BSP_LCD_Init();
 8000722:	f001 faab 	bl	8001c7c <BSP_LCD_Init>
  BSP_LCD_LayerDefaultInit(LCD_BACKGROUND_LAYER, LCD_FRAME_BUFFER);
 8000726:	f04f 4150 	mov.w	r1, #3489660928	@ 0xd0000000
 800072a:	2000      	movs	r0, #0
 800072c:	f001 fb28 	bl	8001d80 <BSP_LCD_LayerDefaultInit>
  BSP_LCD_SelectLayer(LCD_BACKGROUND_LAYER);
 8000730:	2000      	movs	r0, #0
 8000732:	f001 fb89 	bl	8001e48 <BSP_LCD_SelectLayer>
  BSP_LCD_DisplayOn();
 8000736:	f001 fd63 	bl	8002200 <BSP_LCD_DisplayOn>
  BSP_LCD_Clear(LCD_COLOR_BLACK);
 800073a:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 800073e:	f001 fbdb 	bl	8001ef8 <BSP_LCD_Clear>


  update_ball_tile_position(&ball);
 8000742:	4861      	ldr	r0, [pc, #388]	@ (80008c8 <main+0x1d0>)
 8000744:	f7ff fee8 	bl	8000518 <update_ball_tile_position>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  GameState currentGameState = GAME_RUNNING;
 8000748:	2300      	movs	r3, #0
 800074a:	77fb      	strb	r3, [r7, #31]
  uint8_t currTile = 0;
 800074c:	2300      	movs	r3, #0
 800074e:	77bb      	strb	r3, [r7, #30]

  while (1)
  {
	  HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000750:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000754:	485d      	ldr	r0, [pc, #372]	@ (80008cc <main+0x1d4>)
 8000756:	f003 f9de 	bl	8003b16 <HAL_GPIO_TogglePin>
	  HAL_Delay(17);
 800075a:	2011      	movs	r0, #17
 800075c:	f002 f98a 	bl	8002a74 <HAL_Delay>
	   * ###########################
	   * ####  GAME STATE CHECK  ###
	   * ###########################
	   * */

	  currTile = currentMaze[ball.tile_y][ball.tile_x];
 8000760:	4b5b      	ldr	r3, [pc, #364]	@ (80008d0 <main+0x1d8>)
 8000762:	681a      	ldr	r2, [r3, #0]
 8000764:	4b58      	ldr	r3, [pc, #352]	@ (80008c8 <main+0x1d0>)
 8000766:	7a5b      	ldrb	r3, [r3, #9]
 8000768:	4619      	mov	r1, r3
 800076a:	460b      	mov	r3, r1
 800076c:	005b      	lsls	r3, r3, #1
 800076e:	440b      	add	r3, r1
 8000770:	009b      	lsls	r3, r3, #2
 8000772:	4413      	add	r3, r2
 8000774:	4a54      	ldr	r2, [pc, #336]	@ (80008c8 <main+0x1d0>)
 8000776:	7a12      	ldrb	r2, [r2, #8]
 8000778:	5c9b      	ldrb	r3, [r3, r2]
 800077a:	77bb      	strb	r3, [r7, #30]

	  if (currTile == 2) {
 800077c:	7fbb      	ldrb	r3, [r7, #30]
 800077e:	2b02      	cmp	r3, #2
 8000780:	d102      	bne.n	8000788 <main+0x90>
	      currentGameState = GAME_WIN;
 8000782:	2301      	movs	r3, #1
 8000784:	77fb      	strb	r3, [r7, #31]
 8000786:	e007      	b.n	8000798 <main+0xa0>
	  }
	  else if(currTile == 3){
 8000788:	7fbb      	ldrb	r3, [r7, #30]
 800078a:	2b03      	cmp	r3, #3
 800078c:	d102      	bne.n	8000794 <main+0x9c>
		  currentGameState = GAME_LOSE;
 800078e:	2302      	movs	r3, #2
 8000790:	77fb      	strb	r3, [r7, #31]
 8000792:	e001      	b.n	8000798 <main+0xa0>
	  }
	  else{
	  	  currentGameState = GAME_RUNNING;
 8000794:	2300      	movs	r3, #0
 8000796:	77fb      	strb	r3, [r7, #31]
	  	   * ###########################
	  	   * ######### GAME LOGIC  #####
	  	   * ###########################
	  	   * */

	  if(currentGameState == GAME_RUNNING){
 8000798:	7ffb      	ldrb	r3, [r7, #31]
 800079a:	2b00      	cmp	r3, #0
 800079c:	d162      	bne.n	8000864 <main+0x16c>
		 draw_maze(currentMaze);
 800079e:	4b4c      	ldr	r3, [pc, #304]	@ (80008d0 <main+0x1d8>)
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	4618      	mov	r0, r3
 80007a4:	f7ff ff56 	bl	8000654 <draw_maze>
		 float vx = 0.2f;
 80007a8:	4b4a      	ldr	r3, [pc, #296]	@ (80008d4 <main+0x1dc>)
 80007aa:	61bb      	str	r3, [r7, #24]
		 float vy = 0.2f;
 80007ac:	4b49      	ldr	r3, [pc, #292]	@ (80008d4 <main+0x1dc>)
 80007ae:	617b      	str	r3, [r7, #20]

		 float new_x = ball.x_px + vx;
 80007b0:	4b45      	ldr	r3, [pc, #276]	@ (80008c8 <main+0x1d0>)
 80007b2:	edd3 7a00 	vldr	s15, [r3]
 80007b6:	ed97 7a06 	vldr	s14, [r7, #24]
 80007ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80007be:	edc7 7a04 	vstr	s15, [r7, #16]
		 int next_tile_x = (int)(new_x / CELL_SIZE);
 80007c2:	ed97 7a04 	vldr	s14, [r7, #16]
 80007c6:	eef3 6a04 	vmov.f32	s13, #52	@ 0x41a00000  20.0
 80007ca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80007ce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80007d2:	ee17 3a90 	vmov	r3, s15
 80007d6:	60fb      	str	r3, [r7, #12]
		 if (currentMaze[ball.tile_y][next_tile_x] != 1) {
 80007d8:	4b3d      	ldr	r3, [pc, #244]	@ (80008d0 <main+0x1d8>)
 80007da:	681a      	ldr	r2, [r3, #0]
 80007dc:	4b3a      	ldr	r3, [pc, #232]	@ (80008c8 <main+0x1d0>)
 80007de:	7a5b      	ldrb	r3, [r3, #9]
 80007e0:	4619      	mov	r1, r3
 80007e2:	460b      	mov	r3, r1
 80007e4:	005b      	lsls	r3, r3, #1
 80007e6:	440b      	add	r3, r1
 80007e8:	009b      	lsls	r3, r3, #2
 80007ea:	441a      	add	r2, r3
 80007ec:	68fb      	ldr	r3, [r7, #12]
 80007ee:	4413      	add	r3, r2
 80007f0:	781b      	ldrb	r3, [r3, #0]
 80007f2:	2b01      	cmp	r3, #1
 80007f4:	d002      	beq.n	80007fc <main+0x104>
		     ball.x_px = new_x;
 80007f6:	4a34      	ldr	r2, [pc, #208]	@ (80008c8 <main+0x1d0>)
 80007f8:	693b      	ldr	r3, [r7, #16]
 80007fa:	6013      	str	r3, [r2, #0]
		 }


		 float new_y = ball.y_px + vy;
 80007fc:	4b32      	ldr	r3, [pc, #200]	@ (80008c8 <main+0x1d0>)
 80007fe:	edd3 7a01 	vldr	s15, [r3, #4]
 8000802:	ed97 7a05 	vldr	s14, [r7, #20]
 8000806:	ee77 7a27 	vadd.f32	s15, s14, s15
 800080a:	edc7 7a02 	vstr	s15, [r7, #8]
		 int next_tile_y = (int)(new_y / CELL_SIZE);
 800080e:	ed97 7a02 	vldr	s14, [r7, #8]
 8000812:	eef3 6a04 	vmov.f32	s13, #52	@ 0x41a00000  20.0
 8000816:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800081a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800081e:	ee17 3a90 	vmov	r3, s15
 8000822:	607b      	str	r3, [r7, #4]
		 if (currentMaze[next_tile_y][ball.tile_x] != 1) {
 8000824:	4b2a      	ldr	r3, [pc, #168]	@ (80008d0 <main+0x1d8>)
 8000826:	6819      	ldr	r1, [r3, #0]
 8000828:	687a      	ldr	r2, [r7, #4]
 800082a:	4613      	mov	r3, r2
 800082c:	005b      	lsls	r3, r3, #1
 800082e:	4413      	add	r3, r2
 8000830:	009b      	lsls	r3, r3, #2
 8000832:	440b      	add	r3, r1
 8000834:	4a24      	ldr	r2, [pc, #144]	@ (80008c8 <main+0x1d0>)
 8000836:	7a12      	ldrb	r2, [r2, #8]
 8000838:	5c9b      	ldrb	r3, [r3, r2]
 800083a:	2b01      	cmp	r3, #1
 800083c:	d002      	beq.n	8000844 <main+0x14c>
		     ball.y_px = new_y;
 800083e:	4a22      	ldr	r2, [pc, #136]	@ (80008c8 <main+0x1d0>)
 8000840:	68bb      	ldr	r3, [r7, #8]
 8000842:	6053      	str	r3, [r2, #4]
		 }

		 update_ball_tile_position(&ball);
 8000844:	4820      	ldr	r0, [pc, #128]	@ (80008c8 <main+0x1d0>)
 8000846:	f7ff fe67 	bl	8000518 <update_ball_tile_position>
		 draw_ballSprite(ball.x_px, ball.y_px);
 800084a:	4b1f      	ldr	r3, [pc, #124]	@ (80008c8 <main+0x1d0>)
 800084c:	edd3 7a00 	vldr	s15, [r3]
 8000850:	4b1d      	ldr	r3, [pc, #116]	@ (80008c8 <main+0x1d0>)
 8000852:	ed93 7a01 	vldr	s14, [r3, #4]
 8000856:	eef0 0a47 	vmov.f32	s1, s14
 800085a:	eeb0 0a67 	vmov.f32	s0, s15
 800085e:	f7ff fea5 	bl	80005ac <draw_ballSprite>
 8000862:	e775      	b.n	8000750 <main+0x58>
	  }
	  else if(currentGameState == GAME_LOSE){
 8000864:	7ffb      	ldrb	r3, [r7, #31]
 8000866:	2b02      	cmp	r3, #2
 8000868:	d113      	bne.n	8000892 <main+0x19a>
		  BSP_LCD_Clear(LCD_COLOR_RED);
 800086a:	481b      	ldr	r0, [pc, #108]	@ (80008d8 <main+0x1e0>)
 800086c:	f001 fb44 	bl	8001ef8 <BSP_LCD_Clear>
		  BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8000870:	4819      	ldr	r0, [pc, #100]	@ (80008d8 <main+0x1e0>)
 8000872:	f001 faf9 	bl	8001e68 <BSP_LCD_SetTextColor>
		  BSP_LCD_DisplayStringAt(0, LINE(5), (uint8_t *)"YOU LOSE!", CENTER_MODE);
 8000876:	f001 fb29 	bl	8001ecc <BSP_LCD_GetFont>
 800087a:	4603      	mov	r3, r0
 800087c:	88db      	ldrh	r3, [r3, #6]
 800087e:	461a      	mov	r2, r3
 8000880:	0092      	lsls	r2, r2, #2
 8000882:	4413      	add	r3, r2
 8000884:	b299      	uxth	r1, r3
 8000886:	2301      	movs	r3, #1
 8000888:	4a14      	ldr	r2, [pc, #80]	@ (80008dc <main+0x1e4>)
 800088a:	2000      	movs	r0, #0
 800088c:	f001 fba0 	bl	8001fd0 <BSP_LCD_DisplayStringAt>
		  break;
 8000890:	e014      	b.n	80008bc <main+0x1c4>
	  }
	  else{
		  BSP_LCD_Clear(LCD_COLOR_GREEN);
 8000892:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 8000896:	f001 fb2f 	bl	8001ef8 <BSP_LCD_Clear>
		  BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 800089a:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 800089e:	f001 fae3 	bl	8001e68 <BSP_LCD_SetTextColor>
		  BSP_LCD_DisplayStringAt(0, LINE(5), (uint8_t *)"YOU WIN!", CENTER_MODE);
 80008a2:	f001 fb13 	bl	8001ecc <BSP_LCD_GetFont>
 80008a6:	4603      	mov	r3, r0
 80008a8:	88db      	ldrh	r3, [r3, #6]
 80008aa:	461a      	mov	r2, r3
 80008ac:	0092      	lsls	r2, r2, #2
 80008ae:	4413      	add	r3, r2
 80008b0:	b299      	uxth	r1, r3
 80008b2:	2301      	movs	r3, #1
 80008b4:	4a0a      	ldr	r2, [pc, #40]	@ (80008e0 <main+0x1e8>)
 80008b6:	2000      	movs	r0, #0
 80008b8:	f001 fb8a 	bl	8001fd0 <BSP_LCD_DisplayStringAt>
 80008bc:	2300      	movs	r3, #0



  }
  /* USER CODE END 3 */
}
 80008be:	4618      	mov	r0, r3
 80008c0:	3720      	adds	r7, #32
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	bf00      	nop
 80008c8:	20000250 	.word	0x20000250
 80008cc:	40021800 	.word	0x40021800
 80008d0:	2000025c 	.word	0x2000025c
 80008d4:	3e4ccccd 	.word	0x3e4ccccd
 80008d8:	ffff0000 	.word	0xffff0000
 80008dc:	08006668 	.word	0x08006668
 80008e0:	08006674 	.word	0x08006674

080008e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b094      	sub	sp, #80	@ 0x50
 80008e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008ea:	f107 0320 	add.w	r3, r7, #32
 80008ee:	2230      	movs	r2, #48	@ 0x30
 80008f0:	2100      	movs	r1, #0
 80008f2:	4618      	mov	r0, r3
 80008f4:	f005 fe80 	bl	80065f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008f8:	f107 030c 	add.w	r3, r7, #12
 80008fc:	2200      	movs	r2, #0
 80008fe:	601a      	str	r2, [r3, #0]
 8000900:	605a      	str	r2, [r3, #4]
 8000902:	609a      	str	r2, [r3, #8]
 8000904:	60da      	str	r2, [r3, #12]
 8000906:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000908:	2300      	movs	r3, #0
 800090a:	60bb      	str	r3, [r7, #8]
 800090c:	4b2c      	ldr	r3, [pc, #176]	@ (80009c0 <SystemClock_Config+0xdc>)
 800090e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000910:	4a2b      	ldr	r2, [pc, #172]	@ (80009c0 <SystemClock_Config+0xdc>)
 8000912:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000916:	6413      	str	r3, [r2, #64]	@ 0x40
 8000918:	4b29      	ldr	r3, [pc, #164]	@ (80009c0 <SystemClock_Config+0xdc>)
 800091a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800091c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000920:	60bb      	str	r3, [r7, #8]
 8000922:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000924:	2300      	movs	r3, #0
 8000926:	607b      	str	r3, [r7, #4]
 8000928:	4b26      	ldr	r3, [pc, #152]	@ (80009c4 <SystemClock_Config+0xe0>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	4a25      	ldr	r2, [pc, #148]	@ (80009c4 <SystemClock_Config+0xe0>)
 800092e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000932:	6013      	str	r3, [r2, #0]
 8000934:	4b23      	ldr	r3, [pc, #140]	@ (80009c4 <SystemClock_Config+0xe0>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800093c:	607b      	str	r3, [r7, #4]
 800093e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000940:	2301      	movs	r3, #1
 8000942:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000944:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000948:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800094a:	2302      	movs	r3, #2
 800094c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800094e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000952:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000954:	2308      	movs	r3, #8
 8000956:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 360;
 8000958:	f44f 73b4 	mov.w	r3, #360	@ 0x168
 800095c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800095e:	2302      	movs	r3, #2
 8000960:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8000962:	2303      	movs	r3, #3
 8000964:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000966:	f107 0320 	add.w	r3, r7, #32
 800096a:	4618      	mov	r0, r3
 800096c:	f003 fd76 	bl	800445c <HAL_RCC_OscConfig>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d001      	beq.n	800097a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000976:	f000 fa8f 	bl	8000e98 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800097a:	f003 fd1f 	bl	80043bc <HAL_PWREx_EnableOverDrive>
 800097e:	4603      	mov	r3, r0
 8000980:	2b00      	cmp	r3, #0
 8000982:	d001      	beq.n	8000988 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8000984:	f000 fa88 	bl	8000e98 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000988:	230f      	movs	r3, #15
 800098a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800098c:	2302      	movs	r3, #2
 800098e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000990:	2300      	movs	r3, #0
 8000992:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000994:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000998:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800099a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800099e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80009a0:	f107 030c 	add.w	r3, r7, #12
 80009a4:	2105      	movs	r1, #5
 80009a6:	4618      	mov	r0, r3
 80009a8:	f003 ffd0 	bl	800494c <HAL_RCC_ClockConfig>
 80009ac:	4603      	mov	r3, r0
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d001      	beq.n	80009b6 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80009b2:	f000 fa71 	bl	8000e98 <Error_Handler>
  }
}
 80009b6:	bf00      	nop
 80009b8:	3750      	adds	r7, #80	@ 0x50
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	40023800 	.word	0x40023800
 80009c4:	40007000 	.word	0x40007000

080009c8 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 80009cc:	4b15      	ldr	r3, [pc, #84]	@ (8000a24 <MX_DMA2D_Init+0x5c>)
 80009ce:	4a16      	ldr	r2, [pc, #88]	@ (8000a28 <MX_DMA2D_Init+0x60>)
 80009d0:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 80009d2:	4b14      	ldr	r3, [pc, #80]	@ (8000a24 <MX_DMA2D_Init+0x5c>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_RGB565;
 80009d8:	4b12      	ldr	r3, [pc, #72]	@ (8000a24 <MX_DMA2D_Init+0x5c>)
 80009da:	2202      	movs	r2, #2
 80009dc:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 80009de:	4b11      	ldr	r3, [pc, #68]	@ (8000a24 <MX_DMA2D_Init+0x5c>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 80009e4:	4b0f      	ldr	r3, [pc, #60]	@ (8000a24 <MX_DMA2D_Init+0x5c>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_RGB565;
 80009ea:	4b0e      	ldr	r3, [pc, #56]	@ (8000a24 <MX_DMA2D_Init+0x5c>)
 80009ec:	2202      	movs	r2, #2
 80009ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 80009f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000a24 <MX_DMA2D_Init+0x5c>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 80009f6:	4b0b      	ldr	r3, [pc, #44]	@ (8000a24 <MX_DMA2D_Init+0x5c>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 80009fc:	4809      	ldr	r0, [pc, #36]	@ (8000a24 <MX_DMA2D_Init+0x5c>)
 80009fe:	f002 fb2d 	bl	800305c <HAL_DMA2D_Init>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d001      	beq.n	8000a0c <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8000a08:	f000 fa46 	bl	8000e98 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8000a0c:	2101      	movs	r1, #1
 8000a0e:	4805      	ldr	r0, [pc, #20]	@ (8000a24 <MX_DMA2D_Init+0x5c>)
 8000a10:	f002 fc82 	bl	8003318 <HAL_DMA2D_ConfigLayer>
 8000a14:	4603      	mov	r3, r0
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d001      	beq.n	8000a1e <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8000a1a:	f000 fa3d 	bl	8000e98 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8000a1e:	bf00      	nop
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	200002d0 	.word	0x200002d0
 8000a28:	4002b000 	.word	0x4002b000

08000a2c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000a30:	4b1b      	ldr	r3, [pc, #108]	@ (8000aa0 <MX_I2C3_Init+0x74>)
 8000a32:	4a1c      	ldr	r2, [pc, #112]	@ (8000aa4 <MX_I2C3_Init+0x78>)
 8000a34:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8000a36:	4b1a      	ldr	r3, [pc, #104]	@ (8000aa0 <MX_I2C3_Init+0x74>)
 8000a38:	4a1b      	ldr	r2, [pc, #108]	@ (8000aa8 <MX_I2C3_Init+0x7c>)
 8000a3a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000a3c:	4b18      	ldr	r3, [pc, #96]	@ (8000aa0 <MX_I2C3_Init+0x74>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8000a42:	4b17      	ldr	r3, [pc, #92]	@ (8000aa0 <MX_I2C3_Init+0x74>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a48:	4b15      	ldr	r3, [pc, #84]	@ (8000aa0 <MX_I2C3_Init+0x74>)
 8000a4a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000a4e:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a50:	4b13      	ldr	r3, [pc, #76]	@ (8000aa0 <MX_I2C3_Init+0x74>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8000a56:	4b12      	ldr	r3, [pc, #72]	@ (8000aa0 <MX_I2C3_Init+0x74>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a5c:	4b10      	ldr	r3, [pc, #64]	@ (8000aa0 <MX_I2C3_Init+0x74>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a62:	4b0f      	ldr	r3, [pc, #60]	@ (8000aa0 <MX_I2C3_Init+0x74>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000a68:	480d      	ldr	r0, [pc, #52]	@ (8000aa0 <MX_I2C3_Init+0x74>)
 8000a6a:	f003 f86f 	bl	8003b4c <HAL_I2C_Init>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d001      	beq.n	8000a78 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8000a74:	f000 fa10 	bl	8000e98 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a78:	2100      	movs	r1, #0
 8000a7a:	4809      	ldr	r0, [pc, #36]	@ (8000aa0 <MX_I2C3_Init+0x74>)
 8000a7c:	f003 f9aa 	bl	8003dd4 <HAL_I2CEx_ConfigAnalogFilter>
 8000a80:	4603      	mov	r3, r0
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d001      	beq.n	8000a8a <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8000a86:	f000 fa07 	bl	8000e98 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000a8a:	2100      	movs	r1, #0
 8000a8c:	4804      	ldr	r0, [pc, #16]	@ (8000aa0 <MX_I2C3_Init+0x74>)
 8000a8e:	f003 f9dd 	bl	8003e4c <HAL_I2CEx_ConfigDigitalFilter>
 8000a92:	4603      	mov	r3, r0
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d001      	beq.n	8000a9c <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8000a98:	f000 f9fe 	bl	8000e98 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000a9c:	bf00      	nop
 8000a9e:	bd80      	pop	{r7, pc}
 8000aa0:	20000310 	.word	0x20000310
 8000aa4:	40005c00 	.word	0x40005c00
 8000aa8:	000186a0 	.word	0x000186a0

08000aac <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b09a      	sub	sp, #104	@ 0x68
 8000ab0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8000ab2:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000ab6:	2234      	movs	r2, #52	@ 0x34
 8000ab8:	2100      	movs	r1, #0
 8000aba:	4618      	mov	r0, r3
 8000abc:	f005 fd9c 	bl	80065f8 <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 8000ac0:	463b      	mov	r3, r7
 8000ac2:	2234      	movs	r2, #52	@ 0x34
 8000ac4:	2100      	movs	r1, #0
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f005 fd96 	bl	80065f8 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8000acc:	4b4d      	ldr	r3, [pc, #308]	@ (8000c04 <MX_LTDC_Init+0x158>)
 8000ace:	4a4e      	ldr	r2, [pc, #312]	@ (8000c08 <MX_LTDC_Init+0x15c>)
 8000ad0:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000ad2:	4b4c      	ldr	r3, [pc, #304]	@ (8000c04 <MX_LTDC_Init+0x158>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000ad8:	4b4a      	ldr	r3, [pc, #296]	@ (8000c04 <MX_LTDC_Init+0x158>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000ade:	4b49      	ldr	r3, [pc, #292]	@ (8000c04 <MX_LTDC_Init+0x158>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000ae4:	4b47      	ldr	r3, [pc, #284]	@ (8000c04 <MX_LTDC_Init+0x158>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 7;
 8000aea:	4b46      	ldr	r3, [pc, #280]	@ (8000c04 <MX_LTDC_Init+0x158>)
 8000aec:	2207      	movs	r2, #7
 8000aee:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 3;
 8000af0:	4b44      	ldr	r3, [pc, #272]	@ (8000c04 <MX_LTDC_Init+0x158>)
 8000af2:	2203      	movs	r2, #3
 8000af4:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 14;
 8000af6:	4b43      	ldr	r3, [pc, #268]	@ (8000c04 <MX_LTDC_Init+0x158>)
 8000af8:	220e      	movs	r2, #14
 8000afa:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 5;
 8000afc:	4b41      	ldr	r3, [pc, #260]	@ (8000c04 <MX_LTDC_Init+0x158>)
 8000afe:	2205      	movs	r2, #5
 8000b00:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 334;
 8000b02:	4b40      	ldr	r3, [pc, #256]	@ (8000c04 <MX_LTDC_Init+0x158>)
 8000b04:	f44f 72a7 	mov.w	r2, #334	@ 0x14e
 8000b08:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 245;
 8000b0a:	4b3e      	ldr	r3, [pc, #248]	@ (8000c04 <MX_LTDC_Init+0x158>)
 8000b0c:	22f5      	movs	r2, #245	@ 0xf5
 8000b0e:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 340;
 8000b10:	4b3c      	ldr	r3, [pc, #240]	@ (8000c04 <MX_LTDC_Init+0x158>)
 8000b12:	f44f 72aa 	mov.w	r2, #340	@ 0x154
 8000b16:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 247;
 8000b18:	4b3a      	ldr	r3, [pc, #232]	@ (8000c04 <MX_LTDC_Init+0x158>)
 8000b1a:	22f7      	movs	r2, #247	@ 0xf7
 8000b1c:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8000b1e:	4b39      	ldr	r3, [pc, #228]	@ (8000c04 <MX_LTDC_Init+0x158>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8000b26:	4b37      	ldr	r3, [pc, #220]	@ (8000c04 <MX_LTDC_Init+0x158>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8000b2e:	4b35      	ldr	r3, [pc, #212]	@ (8000c04 <MX_LTDC_Init+0x158>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000b36:	4833      	ldr	r0, [pc, #204]	@ (8000c04 <MX_LTDC_Init+0x158>)
 8000b38:	f003 f9c7 	bl	8003eca <HAL_LTDC_Init>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d001      	beq.n	8000b46 <MX_LTDC_Init+0x9a>
  {
    Error_Handler();
 8000b42:	f000 f9a9 	bl	8000e98 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8000b46:	2300      	movs	r3, #0
 8000b48:	637b      	str	r3, [r7, #52]	@ 0x34
  pLayerCfg.WindowX1 = 0;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	63bb      	str	r3, [r7, #56]	@ 0x38
  pLayerCfg.WindowY0 = 0;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pLayerCfg.WindowY1 = 0;
 8000b52:	2300      	movs	r3, #0
 8000b54:	643b      	str	r3, [r7, #64]	@ 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8000b56:	2300      	movs	r3, #0
 8000b58:	647b      	str	r3, [r7, #68]	@ 0x44
  pLayerCfg.Alpha = 0;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	64bb      	str	r3, [r7, #72]	@ 0x48
  pLayerCfg.Alpha0 = 0;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	64fb      	str	r3, [r7, #76]	@ 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8000b62:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b66:	653b      	str	r3, [r7, #80]	@ 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8000b68:	2305      	movs	r3, #5
 8000b6a:	657b      	str	r3, [r7, #84]	@ 0x54
  pLayerCfg.FBStartAdress = 0;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	65bb      	str	r3, [r7, #88]	@ 0x58
  pLayerCfg.ImageWidth = 0;
 8000b70:	2300      	movs	r3, #0
 8000b72:	65fb      	str	r3, [r7, #92]	@ 0x5c
  pLayerCfg.ImageHeight = 0;
 8000b74:	2300      	movs	r3, #0
 8000b76:	663b      	str	r3, [r7, #96]	@ 0x60
  pLayerCfg.Backcolor.Blue = 0;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  pLayerCfg.Backcolor.Green = 0;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
  pLayerCfg.Backcolor.Red = 0;
 8000b84:	2300      	movs	r3, #0
 8000b86:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8000b8a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000b8e:	2200      	movs	r2, #0
 8000b90:	4619      	mov	r1, r3
 8000b92:	481c      	ldr	r0, [pc, #112]	@ (8000c04 <MX_LTDC_Init+0x158>)
 8000b94:	f003 fa36 	bl	8004004 <HAL_LTDC_ConfigLayer>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d001      	beq.n	8000ba2 <MX_LTDC_Init+0xf6>
  {
    Error_Handler();
 8000b9e:	f000 f97b 	bl	8000e98 <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 0;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
 8000baa:	2300      	movs	r3, #0
 8000bac:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 0;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	613b      	str	r3, [r7, #16]
  pLayerCfg1.Alpha = 0;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8000bbe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000bc2:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8000bc4:	2305      	movs	r3, #5
 8000bc6:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg1.ImageWidth = 0;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg1.ImageHeight = 0;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  pLayerCfg1.Backcolor.Green = 0;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
  pLayerCfg1.Backcolor.Red = 0;
 8000be0:	2300      	movs	r3, #0
 8000be2:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 8000be6:	463b      	mov	r3, r7
 8000be8:	2201      	movs	r2, #1
 8000bea:	4619      	mov	r1, r3
 8000bec:	4805      	ldr	r0, [pc, #20]	@ (8000c04 <MX_LTDC_Init+0x158>)
 8000bee:	f003 fa09 	bl	8004004 <HAL_LTDC_ConfigLayer>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d001      	beq.n	8000bfc <MX_LTDC_Init+0x150>
  {
    Error_Handler();
 8000bf8:	f000 f94e 	bl	8000e98 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8000bfc:	bf00      	nop
 8000bfe:	3768      	adds	r7, #104	@ 0x68
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bd80      	pop	{r7, pc}
 8000c04:	20000364 	.word	0x20000364
 8000c08:	40016800 	.word	0x40016800

08000c0c <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8000c10:	4b17      	ldr	r3, [pc, #92]	@ (8000c70 <MX_SPI5_Init+0x64>)
 8000c12:	4a18      	ldr	r2, [pc, #96]	@ (8000c74 <MX_SPI5_Init+0x68>)
 8000c14:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8000c16:	4b16      	ldr	r3, [pc, #88]	@ (8000c70 <MX_SPI5_Init+0x64>)
 8000c18:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000c1c:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8000c1e:	4b14      	ldr	r3, [pc, #80]	@ (8000c70 <MX_SPI5_Init+0x64>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c24:	4b12      	ldr	r3, [pc, #72]	@ (8000c70 <MX_SPI5_Init+0x64>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c2a:	4b11      	ldr	r3, [pc, #68]	@ (8000c70 <MX_SPI5_Init+0x64>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c30:	4b0f      	ldr	r3, [pc, #60]	@ (8000c70 <MX_SPI5_Init+0x64>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8000c36:	4b0e      	ldr	r3, [pc, #56]	@ (8000c70 <MX_SPI5_Init+0x64>)
 8000c38:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c3c:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000c3e:	4b0c      	ldr	r3, [pc, #48]	@ (8000c70 <MX_SPI5_Init+0x64>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c44:	4b0a      	ldr	r3, [pc, #40]	@ (8000c70 <MX_SPI5_Init+0x64>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c4a:	4b09      	ldr	r3, [pc, #36]	@ (8000c70 <MX_SPI5_Init+0x64>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c50:	4b07      	ldr	r3, [pc, #28]	@ (8000c70 <MX_SPI5_Init+0x64>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 8000c56:	4b06      	ldr	r3, [pc, #24]	@ (8000c70 <MX_SPI5_Init+0x64>)
 8000c58:	220a      	movs	r2, #10
 8000c5a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8000c5c:	4804      	ldr	r0, [pc, #16]	@ (8000c70 <MX_SPI5_Init+0x64>)
 8000c5e:	f004 fae6 	bl	800522e <HAL_SPI_Init>
 8000c62:	4603      	mov	r3, r0
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d001      	beq.n	8000c6c <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8000c68:	f000 f916 	bl	8000e98 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8000c6c:	bf00      	nop
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	2000040c 	.word	0x2000040c
 8000c74:	40015000 	.word	0x40015000

08000c78 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000c7c:	4b11      	ldr	r3, [pc, #68]	@ (8000cc4 <MX_USART1_UART_Init+0x4c>)
 8000c7e:	4a12      	ldr	r2, [pc, #72]	@ (8000cc8 <MX_USART1_UART_Init+0x50>)
 8000c80:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000c82:	4b10      	ldr	r3, [pc, #64]	@ (8000cc4 <MX_USART1_UART_Init+0x4c>)
 8000c84:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c88:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c8a:	4b0e      	ldr	r3, [pc, #56]	@ (8000cc4 <MX_USART1_UART_Init+0x4c>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000c90:	4b0c      	ldr	r3, [pc, #48]	@ (8000cc4 <MX_USART1_UART_Init+0x4c>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000c96:	4b0b      	ldr	r3, [pc, #44]	@ (8000cc4 <MX_USART1_UART_Init+0x4c>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000c9c:	4b09      	ldr	r3, [pc, #36]	@ (8000cc4 <MX_USART1_UART_Init+0x4c>)
 8000c9e:	220c      	movs	r2, #12
 8000ca0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ca2:	4b08      	ldr	r3, [pc, #32]	@ (8000cc4 <MX_USART1_UART_Init+0x4c>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ca8:	4b06      	ldr	r3, [pc, #24]	@ (8000cc4 <MX_USART1_UART_Init+0x4c>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000cae:	4805      	ldr	r0, [pc, #20]	@ (8000cc4 <MX_USART1_UART_Init+0x4c>)
 8000cb0:	f005 f8c4 	bl	8005e3c <HAL_UART_Init>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d001      	beq.n	8000cbe <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000cba:	f000 f8ed 	bl	8000e98 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000cbe:	bf00      	nop
 8000cc0:	bd80      	pop	{r7, pc}
 8000cc2:	bf00      	nop
 8000cc4:	20000464 	.word	0x20000464
 8000cc8:	40011000 	.word	0x40011000

08000ccc <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b088      	sub	sp, #32
 8000cd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8000cd2:	1d3b      	adds	r3, r7, #4
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	601a      	str	r2, [r3, #0]
 8000cd8:	605a      	str	r2, [r3, #4]
 8000cda:	609a      	str	r2, [r3, #8]
 8000cdc:	60da      	str	r2, [r3, #12]
 8000cde:	611a      	str	r2, [r3, #16]
 8000ce0:	615a      	str	r2, [r3, #20]
 8000ce2:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8000ce4:	4b1e      	ldr	r3, [pc, #120]	@ (8000d60 <MX_FMC_Init+0x94>)
 8000ce6:	4a1f      	ldr	r2, [pc, #124]	@ (8000d64 <MX_FMC_Init+0x98>)
 8000ce8:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8000cea:	4b1d      	ldr	r3, [pc, #116]	@ (8000d60 <MX_FMC_Init+0x94>)
 8000cec:	2201      	movs	r2, #1
 8000cee:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8000cf0:	4b1b      	ldr	r3, [pc, #108]	@ (8000d60 <MX_FMC_Init+0x94>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8000cf6:	4b1a      	ldr	r3, [pc, #104]	@ (8000d60 <MX_FMC_Init+0x94>)
 8000cf8:	2204      	movs	r2, #4
 8000cfa:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8000cfc:	4b18      	ldr	r3, [pc, #96]	@ (8000d60 <MX_FMC_Init+0x94>)
 8000cfe:	2210      	movs	r2, #16
 8000d00:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8000d02:	4b17      	ldr	r3, [pc, #92]	@ (8000d60 <MX_FMC_Init+0x94>)
 8000d04:	2240      	movs	r2, #64	@ 0x40
 8000d06:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 8000d08:	4b15      	ldr	r3, [pc, #84]	@ (8000d60 <MX_FMC_Init+0x94>)
 8000d0a:	2280      	movs	r2, #128	@ 0x80
 8000d0c:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8000d0e:	4b14      	ldr	r3, [pc, #80]	@ (8000d60 <MX_FMC_Init+0x94>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 8000d14:	4b12      	ldr	r3, [pc, #72]	@ (8000d60 <MX_FMC_Init+0x94>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8000d1a:	4b11      	ldr	r3, [pc, #68]	@ (8000d60 <MX_FMC_Init+0x94>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8000d20:	4b0f      	ldr	r3, [pc, #60]	@ (8000d60 <MX_FMC_Init+0x94>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 16;
 8000d26:	2310      	movs	r3, #16
 8000d28:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 16;
 8000d2a:	2310      	movs	r3, #16
 8000d2c:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 16;
 8000d2e:	2310      	movs	r3, #16
 8000d30:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 16;
 8000d32:	2310      	movs	r3, #16
 8000d34:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 16;
 8000d36:	2310      	movs	r3, #16
 8000d38:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 16;
 8000d3a:	2310      	movs	r3, #16
 8000d3c:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 16;
 8000d3e:	2310      	movs	r3, #16
 8000d40:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8000d42:	1d3b      	adds	r3, r7, #4
 8000d44:	4619      	mov	r1, r3
 8000d46:	4806      	ldr	r0, [pc, #24]	@ (8000d60 <MX_FMC_Init+0x94>)
 8000d48:	f004 f9e0 	bl	800510c <HAL_SDRAM_Init>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d001      	beq.n	8000d56 <MX_FMC_Init+0x8a>
  {
    Error_Handler( );
 8000d52:	f000 f8a1 	bl	8000e98 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8000d56:	bf00      	nop
 8000d58:	3720      	adds	r7, #32
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}
 8000d5e:	bf00      	nop
 8000d60:	200004ac 	.word	0x200004ac
 8000d64:	a0000140 	.word	0xa0000140

08000d68 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b08e      	sub	sp, #56	@ 0x38
 8000d6c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d6e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d72:	2200      	movs	r2, #0
 8000d74:	601a      	str	r2, [r3, #0]
 8000d76:	605a      	str	r2, [r3, #4]
 8000d78:	609a      	str	r2, [r3, #8]
 8000d7a:	60da      	str	r2, [r3, #12]
 8000d7c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000d7e:	2300      	movs	r3, #0
 8000d80:	623b      	str	r3, [r7, #32]
 8000d82:	4b43      	ldr	r3, [pc, #268]	@ (8000e90 <MX_GPIO_Init+0x128>)
 8000d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d86:	4a42      	ldr	r2, [pc, #264]	@ (8000e90 <MX_GPIO_Init+0x128>)
 8000d88:	f043 0320 	orr.w	r3, r3, #32
 8000d8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d8e:	4b40      	ldr	r3, [pc, #256]	@ (8000e90 <MX_GPIO_Init+0x128>)
 8000d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d92:	f003 0320 	and.w	r3, r3, #32
 8000d96:	623b      	str	r3, [r7, #32]
 8000d98:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	61fb      	str	r3, [r7, #28]
 8000d9e:	4b3c      	ldr	r3, [pc, #240]	@ (8000e90 <MX_GPIO_Init+0x128>)
 8000da0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000da2:	4a3b      	ldr	r2, [pc, #236]	@ (8000e90 <MX_GPIO_Init+0x128>)
 8000da4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000da8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000daa:	4b39      	ldr	r3, [pc, #228]	@ (8000e90 <MX_GPIO_Init+0x128>)
 8000dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000db2:	61fb      	str	r3, [r7, #28]
 8000db4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000db6:	2300      	movs	r3, #0
 8000db8:	61bb      	str	r3, [r7, #24]
 8000dba:	4b35      	ldr	r3, [pc, #212]	@ (8000e90 <MX_GPIO_Init+0x128>)
 8000dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dbe:	4a34      	ldr	r2, [pc, #208]	@ (8000e90 <MX_GPIO_Init+0x128>)
 8000dc0:	f043 0304 	orr.w	r3, r3, #4
 8000dc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dc6:	4b32      	ldr	r3, [pc, #200]	@ (8000e90 <MX_GPIO_Init+0x128>)
 8000dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dca:	f003 0304 	and.w	r3, r3, #4
 8000dce:	61bb      	str	r3, [r7, #24]
 8000dd0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	617b      	str	r3, [r7, #20]
 8000dd6:	4b2e      	ldr	r3, [pc, #184]	@ (8000e90 <MX_GPIO_Init+0x128>)
 8000dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dda:	4a2d      	ldr	r2, [pc, #180]	@ (8000e90 <MX_GPIO_Init+0x128>)
 8000ddc:	f043 0301 	orr.w	r3, r3, #1
 8000de0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000de2:	4b2b      	ldr	r3, [pc, #172]	@ (8000e90 <MX_GPIO_Init+0x128>)
 8000de4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000de6:	f003 0301 	and.w	r3, r3, #1
 8000dea:	617b      	str	r3, [r7, #20]
 8000dec:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dee:	2300      	movs	r3, #0
 8000df0:	613b      	str	r3, [r7, #16]
 8000df2:	4b27      	ldr	r3, [pc, #156]	@ (8000e90 <MX_GPIO_Init+0x128>)
 8000df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000df6:	4a26      	ldr	r2, [pc, #152]	@ (8000e90 <MX_GPIO_Init+0x128>)
 8000df8:	f043 0302 	orr.w	r3, r3, #2
 8000dfc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dfe:	4b24      	ldr	r3, [pc, #144]	@ (8000e90 <MX_GPIO_Init+0x128>)
 8000e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e02:	f003 0302 	and.w	r3, r3, #2
 8000e06:	613b      	str	r3, [r7, #16]
 8000e08:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	60fb      	str	r3, [r7, #12]
 8000e0e:	4b20      	ldr	r3, [pc, #128]	@ (8000e90 <MX_GPIO_Init+0x128>)
 8000e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e12:	4a1f      	ldr	r2, [pc, #124]	@ (8000e90 <MX_GPIO_Init+0x128>)
 8000e14:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e18:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e1a:	4b1d      	ldr	r3, [pc, #116]	@ (8000e90 <MX_GPIO_Init+0x128>)
 8000e1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e22:	60fb      	str	r3, [r7, #12]
 8000e24:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000e26:	2300      	movs	r3, #0
 8000e28:	60bb      	str	r3, [r7, #8]
 8000e2a:	4b19      	ldr	r3, [pc, #100]	@ (8000e90 <MX_GPIO_Init+0x128>)
 8000e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e2e:	4a18      	ldr	r2, [pc, #96]	@ (8000e90 <MX_GPIO_Init+0x128>)
 8000e30:	f043 0310 	orr.w	r3, r3, #16
 8000e34:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e36:	4b16      	ldr	r3, [pc, #88]	@ (8000e90 <MX_GPIO_Init+0x128>)
 8000e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e3a:	f003 0310 	and.w	r3, r3, #16
 8000e3e:	60bb      	str	r3, [r7, #8]
 8000e40:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e42:	2300      	movs	r3, #0
 8000e44:	607b      	str	r3, [r7, #4]
 8000e46:	4b12      	ldr	r3, [pc, #72]	@ (8000e90 <MX_GPIO_Init+0x128>)
 8000e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e4a:	4a11      	ldr	r2, [pc, #68]	@ (8000e90 <MX_GPIO_Init+0x128>)
 8000e4c:	f043 0308 	orr.w	r3, r3, #8
 8000e50:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e52:	4b0f      	ldr	r3, [pc, #60]	@ (8000e90 <MX_GPIO_Init+0x128>)
 8000e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e56:	f003 0308 	and.w	r3, r3, #8
 8000e5a:	607b      	str	r3, [r7, #4]
 8000e5c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000e5e:	2200      	movs	r2, #0
 8000e60:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e64:	480b      	ldr	r0, [pc, #44]	@ (8000e94 <MX_GPIO_Init+0x12c>)
 8000e66:	f002 fe3d 	bl	8003ae4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8000e6a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e6e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e70:	2301      	movs	r3, #1
 8000e72:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e74:	2300      	movs	r3, #0
 8000e76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8000e7c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e80:	4619      	mov	r1, r3
 8000e82:	4804      	ldr	r0, [pc, #16]	@ (8000e94 <MX_GPIO_Init+0x12c>)
 8000e84:	f002 fb76 	bl	8003574 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000e88:	bf00      	nop
 8000e8a:	3738      	adds	r7, #56	@ 0x38
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}
 8000e90:	40023800 	.word	0x40023800
 8000e94:	40021800 	.word	0x40021800

08000e98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e9c:	b672      	cpsid	i
}
 8000e9e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ea0:	bf00      	nop
 8000ea2:	e7fd      	b.n	8000ea0 <Error_Handler+0x8>

08000ea4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b083      	sub	sp, #12
 8000ea8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eaa:	2300      	movs	r3, #0
 8000eac:	607b      	str	r3, [r7, #4]
 8000eae:	4b10      	ldr	r3, [pc, #64]	@ (8000ef0 <HAL_MspInit+0x4c>)
 8000eb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000eb2:	4a0f      	ldr	r2, [pc, #60]	@ (8000ef0 <HAL_MspInit+0x4c>)
 8000eb4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000eb8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000eba:	4b0d      	ldr	r3, [pc, #52]	@ (8000ef0 <HAL_MspInit+0x4c>)
 8000ebc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ebe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ec2:	607b      	str	r3, [r7, #4]
 8000ec4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	603b      	str	r3, [r7, #0]
 8000eca:	4b09      	ldr	r3, [pc, #36]	@ (8000ef0 <HAL_MspInit+0x4c>)
 8000ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ece:	4a08      	ldr	r2, [pc, #32]	@ (8000ef0 <HAL_MspInit+0x4c>)
 8000ed0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ed4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ed6:	4b06      	ldr	r3, [pc, #24]	@ (8000ef0 <HAL_MspInit+0x4c>)
 8000ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ede:	603b      	str	r3, [r7, #0]
 8000ee0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ee2:	bf00      	nop
 8000ee4:	370c      	adds	r7, #12
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop
 8000ef0:	40023800 	.word	0x40023800

08000ef4 <HAL_DMA2D_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdma2d: DMA2D handle pointer
  * @retval None
  */
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	b085      	sub	sp, #20
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	4a0b      	ldr	r2, [pc, #44]	@ (8000f30 <HAL_DMA2D_MspInit+0x3c>)
 8000f02:	4293      	cmp	r3, r2
 8000f04:	d10d      	bne.n	8000f22 <HAL_DMA2D_MspInit+0x2e>
  {
    /* USER CODE BEGIN DMA2D_MspInit 0 */

    /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8000f06:	2300      	movs	r3, #0
 8000f08:	60fb      	str	r3, [r7, #12]
 8000f0a:	4b0a      	ldr	r3, [pc, #40]	@ (8000f34 <HAL_DMA2D_MspInit+0x40>)
 8000f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f0e:	4a09      	ldr	r2, [pc, #36]	@ (8000f34 <HAL_DMA2D_MspInit+0x40>)
 8000f10:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000f14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f16:	4b07      	ldr	r3, [pc, #28]	@ (8000f34 <HAL_DMA2D_MspInit+0x40>)
 8000f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f1a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8000f1e:	60fb      	str	r3, [r7, #12]
 8000f20:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END DMA2D_MspInit 1 */

  }

}
 8000f22:	bf00      	nop
 8000f24:	3714      	adds	r7, #20
 8000f26:	46bd      	mov	sp, r7
 8000f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2c:	4770      	bx	lr
 8000f2e:	bf00      	nop
 8000f30:	4002b000 	.word	0x4002b000
 8000f34:	40023800 	.word	0x40023800

08000f38 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b08a      	sub	sp, #40	@ 0x28
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f40:	f107 0314 	add.w	r3, r7, #20
 8000f44:	2200      	movs	r2, #0
 8000f46:	601a      	str	r2, [r3, #0]
 8000f48:	605a      	str	r2, [r3, #4]
 8000f4a:	609a      	str	r2, [r3, #8]
 8000f4c:	60da      	str	r2, [r3, #12]
 8000f4e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	4a29      	ldr	r2, [pc, #164]	@ (8000ffc <HAL_I2C_MspInit+0xc4>)
 8000f56:	4293      	cmp	r3, r2
 8000f58:	d14b      	bne.n	8000ff2 <HAL_I2C_MspInit+0xba>
  {
    /* USER CODE BEGIN I2C3_MspInit 0 */

    /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	613b      	str	r3, [r7, #16]
 8000f5e:	4b28      	ldr	r3, [pc, #160]	@ (8001000 <HAL_I2C_MspInit+0xc8>)
 8000f60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f62:	4a27      	ldr	r2, [pc, #156]	@ (8001000 <HAL_I2C_MspInit+0xc8>)
 8000f64:	f043 0304 	orr.w	r3, r3, #4
 8000f68:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f6a:	4b25      	ldr	r3, [pc, #148]	@ (8001000 <HAL_I2C_MspInit+0xc8>)
 8000f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f6e:	f003 0304 	and.w	r3, r3, #4
 8000f72:	613b      	str	r3, [r7, #16]
 8000f74:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f76:	2300      	movs	r3, #0
 8000f78:	60fb      	str	r3, [r7, #12]
 8000f7a:	4b21      	ldr	r3, [pc, #132]	@ (8001000 <HAL_I2C_MspInit+0xc8>)
 8000f7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f7e:	4a20      	ldr	r2, [pc, #128]	@ (8001000 <HAL_I2C_MspInit+0xc8>)
 8000f80:	f043 0301 	orr.w	r3, r3, #1
 8000f84:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f86:	4b1e      	ldr	r3, [pc, #120]	@ (8001000 <HAL_I2C_MspInit+0xc8>)
 8000f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f8a:	f003 0301 	and.w	r3, r3, #1
 8000f8e:	60fb      	str	r3, [r7, #12]
 8000f90:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000f92:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000f96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f98:	2312      	movs	r3, #18
 8000f9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fa0:	2303      	movs	r3, #3
 8000fa2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000fa4:	2304      	movs	r3, #4
 8000fa6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fa8:	f107 0314 	add.w	r3, r7, #20
 8000fac:	4619      	mov	r1, r3
 8000fae:	4815      	ldr	r0, [pc, #84]	@ (8001004 <HAL_I2C_MspInit+0xcc>)
 8000fb0:	f002 fae0 	bl	8003574 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000fb4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000fb8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000fba:	2312      	movs	r3, #18
 8000fbc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fc2:	2303      	movs	r3, #3
 8000fc4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000fc6:	2304      	movs	r3, #4
 8000fc8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fca:	f107 0314 	add.w	r3, r7, #20
 8000fce:	4619      	mov	r1, r3
 8000fd0:	480d      	ldr	r0, [pc, #52]	@ (8001008 <HAL_I2C_MspInit+0xd0>)
 8000fd2:	f002 facf 	bl	8003574 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	60bb      	str	r3, [r7, #8]
 8000fda:	4b09      	ldr	r3, [pc, #36]	@ (8001000 <HAL_I2C_MspInit+0xc8>)
 8000fdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fde:	4a08      	ldr	r2, [pc, #32]	@ (8001000 <HAL_I2C_MspInit+0xc8>)
 8000fe0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000fe4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fe6:	4b06      	ldr	r3, [pc, #24]	@ (8001000 <HAL_I2C_MspInit+0xc8>)
 8000fe8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8000fee:	60bb      	str	r3, [r7, #8]
 8000ff0:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C3_MspInit 1 */

  }

}
 8000ff2:	bf00      	nop
 8000ff4:	3728      	adds	r7, #40	@ 0x28
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	40005c00 	.word	0x40005c00
 8001000:	40023800 	.word	0x40023800
 8001004:	40020800 	.word	0x40020800
 8001008:	40020000 	.word	0x40020000

0800100c <HAL_LTDC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hltdc: LTDC handle pointer
  * @retval None
  */
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b09a      	sub	sp, #104	@ 0x68
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001014:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001018:	2200      	movs	r2, #0
 800101a:	601a      	str	r2, [r3, #0]
 800101c:	605a      	str	r2, [r3, #4]
 800101e:	609a      	str	r2, [r3, #8]
 8001020:	60da      	str	r2, [r3, #12]
 8001022:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001024:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001028:	2230      	movs	r2, #48	@ 0x30
 800102a:	2100      	movs	r1, #0
 800102c:	4618      	mov	r0, r3
 800102e:	f005 fae3 	bl	80065f8 <memset>
  if(hltdc->Instance==LTDC)
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	4a81      	ldr	r2, [pc, #516]	@ (800123c <HAL_LTDC_MspInit+0x230>)
 8001038:	4293      	cmp	r3, r2
 800103a:	f040 80fa 	bne.w	8001232 <HAL_LTDC_MspInit+0x226>

    /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800103e:	2308      	movs	r3, #8
 8001040:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 100;
 8001042:	2364      	movs	r3, #100	@ 0x64
 8001044:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 8001046:	2305      	movs	r3, #5
 8001048:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 800104a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800104e:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001050:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001054:	4618      	mov	r0, r3
 8001056:	f003 fe99 	bl	8004d8c <HAL_RCCEx_PeriphCLKConfig>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d001      	beq.n	8001064 <HAL_LTDC_MspInit+0x58>
    {
      Error_Handler();
 8001060:	f7ff ff1a 	bl	8000e98 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8001064:	2300      	movs	r3, #0
 8001066:	623b      	str	r3, [r7, #32]
 8001068:	4b75      	ldr	r3, [pc, #468]	@ (8001240 <HAL_LTDC_MspInit+0x234>)
 800106a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800106c:	4a74      	ldr	r2, [pc, #464]	@ (8001240 <HAL_LTDC_MspInit+0x234>)
 800106e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001072:	6453      	str	r3, [r2, #68]	@ 0x44
 8001074:	4b72      	ldr	r3, [pc, #456]	@ (8001240 <HAL_LTDC_MspInit+0x234>)
 8001076:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001078:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800107c:	623b      	str	r3, [r7, #32]
 800107e:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001080:	2300      	movs	r3, #0
 8001082:	61fb      	str	r3, [r7, #28]
 8001084:	4b6e      	ldr	r3, [pc, #440]	@ (8001240 <HAL_LTDC_MspInit+0x234>)
 8001086:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001088:	4a6d      	ldr	r2, [pc, #436]	@ (8001240 <HAL_LTDC_MspInit+0x234>)
 800108a:	f043 0320 	orr.w	r3, r3, #32
 800108e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001090:	4b6b      	ldr	r3, [pc, #428]	@ (8001240 <HAL_LTDC_MspInit+0x234>)
 8001092:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001094:	f003 0320 	and.w	r3, r3, #32
 8001098:	61fb      	str	r3, [r7, #28]
 800109a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800109c:	2300      	movs	r3, #0
 800109e:	61bb      	str	r3, [r7, #24]
 80010a0:	4b67      	ldr	r3, [pc, #412]	@ (8001240 <HAL_LTDC_MspInit+0x234>)
 80010a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010a4:	4a66      	ldr	r2, [pc, #408]	@ (8001240 <HAL_LTDC_MspInit+0x234>)
 80010a6:	f043 0301 	orr.w	r3, r3, #1
 80010aa:	6313      	str	r3, [r2, #48]	@ 0x30
 80010ac:	4b64      	ldr	r3, [pc, #400]	@ (8001240 <HAL_LTDC_MspInit+0x234>)
 80010ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010b0:	f003 0301 	and.w	r3, r3, #1
 80010b4:	61bb      	str	r3, [r7, #24]
 80010b6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010b8:	2300      	movs	r3, #0
 80010ba:	617b      	str	r3, [r7, #20]
 80010bc:	4b60      	ldr	r3, [pc, #384]	@ (8001240 <HAL_LTDC_MspInit+0x234>)
 80010be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010c0:	4a5f      	ldr	r2, [pc, #380]	@ (8001240 <HAL_LTDC_MspInit+0x234>)
 80010c2:	f043 0302 	orr.w	r3, r3, #2
 80010c6:	6313      	str	r3, [r2, #48]	@ 0x30
 80010c8:	4b5d      	ldr	r3, [pc, #372]	@ (8001240 <HAL_LTDC_MspInit+0x234>)
 80010ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010cc:	f003 0302 	and.w	r3, r3, #2
 80010d0:	617b      	str	r3, [r7, #20]
 80010d2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80010d4:	2300      	movs	r3, #0
 80010d6:	613b      	str	r3, [r7, #16]
 80010d8:	4b59      	ldr	r3, [pc, #356]	@ (8001240 <HAL_LTDC_MspInit+0x234>)
 80010da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010dc:	4a58      	ldr	r2, [pc, #352]	@ (8001240 <HAL_LTDC_MspInit+0x234>)
 80010de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80010e2:	6313      	str	r3, [r2, #48]	@ 0x30
 80010e4:	4b56      	ldr	r3, [pc, #344]	@ (8001240 <HAL_LTDC_MspInit+0x234>)
 80010e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80010ec:	613b      	str	r3, [r7, #16]
 80010ee:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010f0:	2300      	movs	r3, #0
 80010f2:	60fb      	str	r3, [r7, #12]
 80010f4:	4b52      	ldr	r3, [pc, #328]	@ (8001240 <HAL_LTDC_MspInit+0x234>)
 80010f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010f8:	4a51      	ldr	r2, [pc, #324]	@ (8001240 <HAL_LTDC_MspInit+0x234>)
 80010fa:	f043 0304 	orr.w	r3, r3, #4
 80010fe:	6313      	str	r3, [r2, #48]	@ 0x30
 8001100:	4b4f      	ldr	r3, [pc, #316]	@ (8001240 <HAL_LTDC_MspInit+0x234>)
 8001102:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001104:	f003 0304 	and.w	r3, r3, #4
 8001108:	60fb      	str	r3, [r7, #12]
 800110a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800110c:	2300      	movs	r3, #0
 800110e:	60bb      	str	r3, [r7, #8]
 8001110:	4b4b      	ldr	r3, [pc, #300]	@ (8001240 <HAL_LTDC_MspInit+0x234>)
 8001112:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001114:	4a4a      	ldr	r2, [pc, #296]	@ (8001240 <HAL_LTDC_MspInit+0x234>)
 8001116:	f043 0308 	orr.w	r3, r3, #8
 800111a:	6313      	str	r3, [r2, #48]	@ 0x30
 800111c:	4b48      	ldr	r3, [pc, #288]	@ (8001240 <HAL_LTDC_MspInit+0x234>)
 800111e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001120:	f003 0308 	and.w	r3, r3, #8
 8001124:	60bb      	str	r3, [r7, #8]
 8001126:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001128:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800112c:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800112e:	2302      	movs	r3, #2
 8001130:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001132:	2300      	movs	r3, #0
 8001134:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001136:	2300      	movs	r3, #0
 8001138:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800113a:	230e      	movs	r3, #14
 800113c:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800113e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001142:	4619      	mov	r1, r3
 8001144:	483f      	ldr	r0, [pc, #252]	@ (8001244 <HAL_LTDC_MspInit+0x238>)
 8001146:	f002 fa15 	bl	8003574 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_11
 800114a:	f641 0358 	movw	r3, #6232	@ 0x1858
 800114e:	657b      	str	r3, [r7, #84]	@ 0x54
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001150:	2302      	movs	r3, #2
 8001152:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001154:	2300      	movs	r3, #0
 8001156:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001158:	2300      	movs	r3, #0
 800115a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800115c:	230e      	movs	r3, #14
 800115e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001160:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001164:	4619      	mov	r1, r3
 8001166:	4838      	ldr	r0, [pc, #224]	@ (8001248 <HAL_LTDC_MspInit+0x23c>)
 8001168:	f002 fa04 	bl	8003574 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800116c:	2303      	movs	r3, #3
 800116e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001170:	2302      	movs	r3, #2
 8001172:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001174:	2300      	movs	r3, #0
 8001176:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001178:	2300      	movs	r3, #0
 800117a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 800117c:	2309      	movs	r3, #9
 800117e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001180:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001184:	4619      	mov	r1, r3
 8001186:	4831      	ldr	r0, [pc, #196]	@ (800124c <HAL_LTDC_MspInit+0x240>)
 8001188:	f002 f9f4 	bl	8003574 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_8|GPIO_PIN_9;
 800118c:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8001190:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001192:	2302      	movs	r3, #2
 8001194:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001196:	2300      	movs	r3, #0
 8001198:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800119a:	2300      	movs	r3, #0
 800119c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800119e:	230e      	movs	r3, #14
 80011a0:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011a2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80011a6:	4619      	mov	r1, r3
 80011a8:	4828      	ldr	r0, [pc, #160]	@ (800124c <HAL_LTDC_MspInit+0x240>)
 80011aa:	f002 f9e3 	bl	8003574 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_11;
 80011ae:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 80011b2:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011b4:	2302      	movs	r3, #2
 80011b6:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b8:	2300      	movs	r3, #0
 80011ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011bc:	2300      	movs	r3, #0
 80011be:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80011c0:	230e      	movs	r3, #14
 80011c2:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80011c4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80011c8:	4619      	mov	r1, r3
 80011ca:	4821      	ldr	r0, [pc, #132]	@ (8001250 <HAL_LTDC_MspInit+0x244>)
 80011cc:	f002 f9d2 	bl	8003574 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80011d0:	23c0      	movs	r3, #192	@ 0xc0
 80011d2:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011d4:	2302      	movs	r3, #2
 80011d6:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d8:	2300      	movs	r3, #0
 80011da:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011dc:	2300      	movs	r3, #0
 80011de:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80011e0:	230e      	movs	r3, #14
 80011e2:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011e4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80011e8:	4619      	mov	r1, r3
 80011ea:	481a      	ldr	r0, [pc, #104]	@ (8001254 <HAL_LTDC_MspInit+0x248>)
 80011ec:	f002 f9c2 	bl	8003574 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80011f0:	2308      	movs	r3, #8
 80011f2:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011f4:	2302      	movs	r3, #2
 80011f6:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f8:	2300      	movs	r3, #0
 80011fa:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011fc:	2300      	movs	r3, #0
 80011fe:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001200:	230e      	movs	r3, #14
 8001202:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001204:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001208:	4619      	mov	r1, r3
 800120a:	4813      	ldr	r0, [pc, #76]	@ (8001258 <HAL_LTDC_MspInit+0x24c>)
 800120c:	f002 f9b2 	bl	8003574 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8001210:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001214:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001216:	2302      	movs	r3, #2
 8001218:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121a:	2300      	movs	r3, #0
 800121c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800121e:	2300      	movs	r3, #0
 8001220:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001222:	2309      	movs	r3, #9
 8001224:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001226:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800122a:	4619      	mov	r1, r3
 800122c:	4808      	ldr	r0, [pc, #32]	@ (8001250 <HAL_LTDC_MspInit+0x244>)
 800122e:	f002 f9a1 	bl	8003574 <HAL_GPIO_Init>

    /* USER CODE END LTDC_MspInit 1 */

  }

}
 8001232:	bf00      	nop
 8001234:	3768      	adds	r7, #104	@ 0x68
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	40016800 	.word	0x40016800
 8001240:	40023800 	.word	0x40023800
 8001244:	40021400 	.word	0x40021400
 8001248:	40020000 	.word	0x40020000
 800124c:	40020400 	.word	0x40020400
 8001250:	40021800 	.word	0x40021800
 8001254:	40020800 	.word	0x40020800
 8001258:	40020c00 	.word	0x40020c00

0800125c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b08a      	sub	sp, #40	@ 0x28
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001264:	f107 0314 	add.w	r3, r7, #20
 8001268:	2200      	movs	r2, #0
 800126a:	601a      	str	r2, [r3, #0]
 800126c:	605a      	str	r2, [r3, #4]
 800126e:	609a      	str	r2, [r3, #8]
 8001270:	60da      	str	r2, [r3, #12]
 8001272:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	4a19      	ldr	r2, [pc, #100]	@ (80012e0 <HAL_SPI_MspInit+0x84>)
 800127a:	4293      	cmp	r3, r2
 800127c:	d12c      	bne.n	80012d8 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI5_MspInit 0 */

    /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 800127e:	2300      	movs	r3, #0
 8001280:	613b      	str	r3, [r7, #16]
 8001282:	4b18      	ldr	r3, [pc, #96]	@ (80012e4 <HAL_SPI_MspInit+0x88>)
 8001284:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001286:	4a17      	ldr	r2, [pc, #92]	@ (80012e4 <HAL_SPI_MspInit+0x88>)
 8001288:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800128c:	6453      	str	r3, [r2, #68]	@ 0x44
 800128e:	4b15      	ldr	r3, [pc, #84]	@ (80012e4 <HAL_SPI_MspInit+0x88>)
 8001290:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001292:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001296:	613b      	str	r3, [r7, #16]
 8001298:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800129a:	2300      	movs	r3, #0
 800129c:	60fb      	str	r3, [r7, #12]
 800129e:	4b11      	ldr	r3, [pc, #68]	@ (80012e4 <HAL_SPI_MspInit+0x88>)
 80012a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012a2:	4a10      	ldr	r2, [pc, #64]	@ (80012e4 <HAL_SPI_MspInit+0x88>)
 80012a4:	f043 0320 	orr.w	r3, r3, #32
 80012a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012aa:	4b0e      	ldr	r3, [pc, #56]	@ (80012e4 <HAL_SPI_MspInit+0x88>)
 80012ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ae:	f003 0320 	and.w	r3, r3, #32
 80012b2:	60fb      	str	r3, [r7, #12]
 80012b4:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80012b6:	f44f 7360 	mov.w	r3, #896	@ 0x380
 80012ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012bc:	2302      	movs	r3, #2
 80012be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c0:	2300      	movs	r3, #0
 80012c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012c4:	2303      	movs	r3, #3
 80012c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80012c8:	2305      	movs	r3, #5
 80012ca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80012cc:	f107 0314 	add.w	r3, r7, #20
 80012d0:	4619      	mov	r1, r3
 80012d2:	4805      	ldr	r0, [pc, #20]	@ (80012e8 <HAL_SPI_MspInit+0x8c>)
 80012d4:	f002 f94e 	bl	8003574 <HAL_GPIO_Init>

    /* USER CODE END SPI5_MspInit 1 */

  }

}
 80012d8:	bf00      	nop
 80012da:	3728      	adds	r7, #40	@ 0x28
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	40015000 	.word	0x40015000
 80012e4:	40023800 	.word	0x40023800
 80012e8:	40021400 	.word	0x40021400

080012ec <HAL_SPI_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b082      	sub	sp, #8
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	4a08      	ldr	r2, [pc, #32]	@ (800131c <HAL_SPI_MspDeInit+0x30>)
 80012fa:	4293      	cmp	r3, r2
 80012fc:	d10a      	bne.n	8001314 <HAL_SPI_MspDeInit+0x28>
  {
    /* USER CODE BEGIN SPI5_MspDeInit 0 */

    /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 80012fe:	4b08      	ldr	r3, [pc, #32]	@ (8001320 <HAL_SPI_MspDeInit+0x34>)
 8001300:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001302:	4a07      	ldr	r2, [pc, #28]	@ (8001320 <HAL_SPI_MspDeInit+0x34>)
 8001304:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001308:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9);
 800130a:	f44f 7160 	mov.w	r1, #896	@ 0x380
 800130e:	4805      	ldr	r0, [pc, #20]	@ (8001324 <HAL_SPI_MspDeInit+0x38>)
 8001310:	f002 fadc 	bl	80038cc <HAL_GPIO_DeInit>
    /* USER CODE BEGIN SPI5_MspDeInit 1 */

    /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 8001314:	bf00      	nop
 8001316:	3708      	adds	r7, #8
 8001318:	46bd      	mov	sp, r7
 800131a:	bd80      	pop	{r7, pc}
 800131c:	40015000 	.word	0x40015000
 8001320:	40023800 	.word	0x40023800
 8001324:	40021400 	.word	0x40021400

08001328 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b08a      	sub	sp, #40	@ 0x28
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001330:	f107 0314 	add.w	r3, r7, #20
 8001334:	2200      	movs	r2, #0
 8001336:	601a      	str	r2, [r3, #0]
 8001338:	605a      	str	r2, [r3, #4]
 800133a:	609a      	str	r2, [r3, #8]
 800133c:	60da      	str	r2, [r3, #12]
 800133e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a19      	ldr	r2, [pc, #100]	@ (80013ac <HAL_UART_MspInit+0x84>)
 8001346:	4293      	cmp	r3, r2
 8001348:	d12c      	bne.n	80013a4 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800134a:	2300      	movs	r3, #0
 800134c:	613b      	str	r3, [r7, #16]
 800134e:	4b18      	ldr	r3, [pc, #96]	@ (80013b0 <HAL_UART_MspInit+0x88>)
 8001350:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001352:	4a17      	ldr	r2, [pc, #92]	@ (80013b0 <HAL_UART_MspInit+0x88>)
 8001354:	f043 0310 	orr.w	r3, r3, #16
 8001358:	6453      	str	r3, [r2, #68]	@ 0x44
 800135a:	4b15      	ldr	r3, [pc, #84]	@ (80013b0 <HAL_UART_MspInit+0x88>)
 800135c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800135e:	f003 0310 	and.w	r3, r3, #16
 8001362:	613b      	str	r3, [r7, #16]
 8001364:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001366:	2300      	movs	r3, #0
 8001368:	60fb      	str	r3, [r7, #12]
 800136a:	4b11      	ldr	r3, [pc, #68]	@ (80013b0 <HAL_UART_MspInit+0x88>)
 800136c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800136e:	4a10      	ldr	r2, [pc, #64]	@ (80013b0 <HAL_UART_MspInit+0x88>)
 8001370:	f043 0301 	orr.w	r3, r3, #1
 8001374:	6313      	str	r3, [r2, #48]	@ 0x30
 8001376:	4b0e      	ldr	r3, [pc, #56]	@ (80013b0 <HAL_UART_MspInit+0x88>)
 8001378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800137a:	f003 0301 	and.w	r3, r3, #1
 800137e:	60fb      	str	r3, [r7, #12]
 8001380:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001382:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001386:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001388:	2302      	movs	r3, #2
 800138a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138c:	2300      	movs	r3, #0
 800138e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001390:	2303      	movs	r3, #3
 8001392:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001394:	2307      	movs	r3, #7
 8001396:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001398:	f107 0314 	add.w	r3, r7, #20
 800139c:	4619      	mov	r1, r3
 800139e:	4805      	ldr	r0, [pc, #20]	@ (80013b4 <HAL_UART_MspInit+0x8c>)
 80013a0:	f002 f8e8 	bl	8003574 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80013a4:	bf00      	nop
 80013a6:	3728      	adds	r7, #40	@ 0x28
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	40011000 	.word	0x40011000
 80013b0:	40023800 	.word	0x40023800
 80013b4:	40020000 	.word	0x40020000

080013b8 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b086      	sub	sp, #24
 80013bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 80013be:	1d3b      	adds	r3, r7, #4
 80013c0:	2200      	movs	r2, #0
 80013c2:	601a      	str	r2, [r3, #0]
 80013c4:	605a      	str	r2, [r3, #4]
 80013c6:	609a      	str	r2, [r3, #8]
 80013c8:	60da      	str	r2, [r3, #12]
 80013ca:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 80013cc:	4b3b      	ldr	r3, [pc, #236]	@ (80014bc <HAL_FMC_MspInit+0x104>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d16f      	bne.n	80014b4 <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 80013d4:	4b39      	ldr	r3, [pc, #228]	@ (80014bc <HAL_FMC_MspInit+0x104>)
 80013d6:	2201      	movs	r2, #1
 80013d8:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80013da:	2300      	movs	r3, #0
 80013dc:	603b      	str	r3, [r7, #0]
 80013de:	4b38      	ldr	r3, [pc, #224]	@ (80014c0 <HAL_FMC_MspInit+0x108>)
 80013e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80013e2:	4a37      	ldr	r2, [pc, #220]	@ (80014c0 <HAL_FMC_MspInit+0x108>)
 80013e4:	f043 0301 	orr.w	r3, r3, #1
 80013e8:	6393      	str	r3, [r2, #56]	@ 0x38
 80013ea:	4b35      	ldr	r3, [pc, #212]	@ (80014c0 <HAL_FMC_MspInit+0x108>)
 80013ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80013ee:	f003 0301 	and.w	r3, r3, #1
 80013f2:	603b      	str	r3, [r7, #0]
 80013f4:	683b      	ldr	r3, [r7, #0]
  PB5   ------> FMC_SDCKE1
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80013f6:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 80013fa:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013fc:	2302      	movs	r3, #2
 80013fe:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001400:	2300      	movs	r3, #0
 8001402:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001404:	2303      	movs	r3, #3
 8001406:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001408:	230c      	movs	r3, #12
 800140a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800140c:	1d3b      	adds	r3, r7, #4
 800140e:	4619      	mov	r1, r3
 8001410:	482c      	ldr	r0, [pc, #176]	@ (80014c4 <HAL_FMC_MspInit+0x10c>)
 8001412:	f002 f8af 	bl	8003574 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001416:	2301      	movs	r3, #1
 8001418:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800141a:	2302      	movs	r3, #2
 800141c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800141e:	2300      	movs	r3, #0
 8001420:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001422:	2303      	movs	r3, #3
 8001424:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001426:	230c      	movs	r3, #12
 8001428:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800142a:	1d3b      	adds	r3, r7, #4
 800142c:	4619      	mov	r1, r3
 800142e:	4826      	ldr	r0, [pc, #152]	@ (80014c8 <HAL_FMC_MspInit+0x110>)
 8001430:	f002 f8a0 	bl	8003574 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5
 8001434:	f248 1333 	movw	r3, #33075	@ 0x8133
 8001438:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_8|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800143a:	2302      	movs	r3, #2
 800143c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143e:	2300      	movs	r3, #0
 8001440:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001442:	2303      	movs	r3, #3
 8001444:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001446:	230c      	movs	r3, #12
 8001448:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800144a:	1d3b      	adds	r3, r7, #4
 800144c:	4619      	mov	r1, r3
 800144e:	481f      	ldr	r0, [pc, #124]	@ (80014cc <HAL_FMC_MspInit+0x114>)
 8001450:	f002 f890 	bl	8003574 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001454:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8001458:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800145a:	2302      	movs	r3, #2
 800145c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800145e:	2300      	movs	r3, #0
 8001460:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001462:	2303      	movs	r3, #3
 8001464:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001466:	230c      	movs	r3, #12
 8001468:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800146a:	1d3b      	adds	r3, r7, #4
 800146c:	4619      	mov	r1, r3
 800146e:	4818      	ldr	r0, [pc, #96]	@ (80014d0 <HAL_FMC_MspInit+0x118>)
 8001470:	f002 f880 	bl	8003574 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8001474:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8001478:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800147a:	2302      	movs	r3, #2
 800147c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147e:	2300      	movs	r3, #0
 8001480:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001482:	2303      	movs	r3, #3
 8001484:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001486:	230c      	movs	r3, #12
 8001488:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800148a:	1d3b      	adds	r3, r7, #4
 800148c:	4619      	mov	r1, r3
 800148e:	4811      	ldr	r0, [pc, #68]	@ (80014d4 <HAL_FMC_MspInit+0x11c>)
 8001490:	f002 f870 	bl	8003574 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001494:	2360      	movs	r3, #96	@ 0x60
 8001496:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001498:	2302      	movs	r3, #2
 800149a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149c:	2300      	movs	r3, #0
 800149e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014a0:	2303      	movs	r3, #3
 80014a2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80014a4:	230c      	movs	r3, #12
 80014a6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014a8:	1d3b      	adds	r3, r7, #4
 80014aa:	4619      	mov	r1, r3
 80014ac:	480a      	ldr	r0, [pc, #40]	@ (80014d8 <HAL_FMC_MspInit+0x120>)
 80014ae:	f002 f861 	bl	8003574 <HAL_GPIO_Init>
 80014b2:	e000      	b.n	80014b6 <HAL_FMC_MspInit+0xfe>
    return;
 80014b4:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 80014b6:	3718      	adds	r7, #24
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	200004e0 	.word	0x200004e0
 80014c0:	40023800 	.word	0x40023800
 80014c4:	40021400 	.word	0x40021400
 80014c8:	40020800 	.word	0x40020800
 80014cc:	40021800 	.word	0x40021800
 80014d0:	40021000 	.word	0x40021000
 80014d4:	40020c00 	.word	0x40020c00
 80014d8:	40020400 	.word	0x40020400

080014dc <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 80014dc:	b580      	push	{r7, lr}
 80014de:	b082      	sub	sp, #8
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 80014e4:	f7ff ff68 	bl	80013b8 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 80014e8:	bf00      	nop
 80014ea:	3708      	adds	r7, #8
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}

080014f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80014f4:	bf00      	nop
 80014f6:	e7fd      	b.n	80014f4 <NMI_Handler+0x4>

080014f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014fc:	bf00      	nop
 80014fe:	e7fd      	b.n	80014fc <HardFault_Handler+0x4>

08001500 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001500:	b480      	push	{r7}
 8001502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001504:	bf00      	nop
 8001506:	e7fd      	b.n	8001504 <MemManage_Handler+0x4>

08001508 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800150c:	bf00      	nop
 800150e:	e7fd      	b.n	800150c <BusFault_Handler+0x4>

08001510 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001514:	bf00      	nop
 8001516:	e7fd      	b.n	8001514 <UsageFault_Handler+0x4>

08001518 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800151c:	bf00      	nop
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr

08001526 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001526:	b480      	push	{r7}
 8001528:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800152a:	bf00      	nop
 800152c:	46bd      	mov	sp, r7
 800152e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001532:	4770      	bx	lr

08001534 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001534:	b480      	push	{r7}
 8001536:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001538:	bf00      	nop
 800153a:	46bd      	mov	sp, r7
 800153c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001540:	4770      	bx	lr

08001542 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001542:	b580      	push	{r7, lr}
 8001544:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001546:	f001 fa75 	bl	8002a34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800154a:	bf00      	nop
 800154c:	bd80      	pop	{r7, pc}
	...

08001550 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001550:	b480      	push	{r7}
 8001552:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001554:	4b06      	ldr	r3, [pc, #24]	@ (8001570 <SystemInit+0x20>)
 8001556:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800155a:	4a05      	ldr	r2, [pc, #20]	@ (8001570 <SystemInit+0x20>)
 800155c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001560:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001564:	bf00      	nop
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr
 800156e:	bf00      	nop
 8001570:	e000ed00 	.word	0xe000ed00

08001574 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001574:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80015ac <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001578:	f7ff ffea 	bl	8001550 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800157c:	480c      	ldr	r0, [pc, #48]	@ (80015b0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800157e:	490d      	ldr	r1, [pc, #52]	@ (80015b4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001580:	4a0d      	ldr	r2, [pc, #52]	@ (80015b8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001582:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001584:	e002      	b.n	800158c <LoopCopyDataInit>

08001586 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001586:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001588:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800158a:	3304      	adds	r3, #4

0800158c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800158c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800158e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001590:	d3f9      	bcc.n	8001586 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001592:	4a0a      	ldr	r2, [pc, #40]	@ (80015bc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001594:	4c0a      	ldr	r4, [pc, #40]	@ (80015c0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001596:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001598:	e001      	b.n	800159e <LoopFillZerobss>

0800159a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800159a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800159c:	3204      	adds	r2, #4

0800159e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800159e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015a0:	d3fb      	bcc.n	800159a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80015a2:	f005 f831 	bl	8006608 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80015a6:	f7ff f8a7 	bl	80006f8 <main>
  bx  lr    
 80015aa:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80015ac:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80015b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015b4:	200002b4 	.word	0x200002b4
  ldr r2, =_sidata
 80015b8:	08008168 	.word	0x08008168
  ldr r2, =_sbss
 80015bc:	200002b4 	.word	0x200002b4
  ldr r4, =_ebss
 80015c0:	2000073c 	.word	0x2000073c

080015c4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80015c4:	e7fe      	b.n	80015c4 <ADC_IRQHandler>

080015c6 <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 80015c6:	b580      	push	{r7, lr}
 80015c8:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 80015ca:	f000 fa5d 	bl	8001a88 <LCD_IO_Init>
  
  /* Configure LCD */
  ili9341_WriteReg(0xCA);
 80015ce:	20ca      	movs	r0, #202	@ 0xca
 80015d0:	f000 f95d 	bl	800188e <ili9341_WriteReg>
  ili9341_WriteData(0xC3);
 80015d4:	20c3      	movs	r0, #195	@ 0xc3
 80015d6:	f000 f967 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x08);
 80015da:	2008      	movs	r0, #8
 80015dc:	f000 f964 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x50);
 80015e0:	2050      	movs	r0, #80	@ 0x50
 80015e2:	f000 f961 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERB);
 80015e6:	20cf      	movs	r0, #207	@ 0xcf
 80015e8:	f000 f951 	bl	800188e <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80015ec:	2000      	movs	r0, #0
 80015ee:	f000 f95b 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0xC1);
 80015f2:	20c1      	movs	r0, #193	@ 0xc1
 80015f4:	f000 f958 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x30);
 80015f8:	2030      	movs	r0, #48	@ 0x30
 80015fa:	f000 f955 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER_SEQ);
 80015fe:	20ed      	movs	r0, #237	@ 0xed
 8001600:	f000 f945 	bl	800188e <ili9341_WriteReg>
  ili9341_WriteData(0x64);
 8001604:	2064      	movs	r0, #100	@ 0x64
 8001606:	f000 f94f 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x03);
 800160a:	2003      	movs	r0, #3
 800160c:	f000 f94c 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x12);
 8001610:	2012      	movs	r0, #18
 8001612:	f000 f949 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x81);
 8001616:	2081      	movs	r0, #129	@ 0x81
 8001618:	f000 f946 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCA);
 800161c:	20e8      	movs	r0, #232	@ 0xe8
 800161e:	f000 f936 	bl	800188e <ili9341_WriteReg>
  ili9341_WriteData(0x85);
 8001622:	2085      	movs	r0, #133	@ 0x85
 8001624:	f000 f940 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001628:	2000      	movs	r0, #0
 800162a:	f000 f93d 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 800162e:	2078      	movs	r0, #120	@ 0x78
 8001630:	f000 f93a 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERA);
 8001634:	20cb      	movs	r0, #203	@ 0xcb
 8001636:	f000 f92a 	bl	800188e <ili9341_WriteReg>
  ili9341_WriteData(0x39);
 800163a:	2039      	movs	r0, #57	@ 0x39
 800163c:	f000 f934 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x2C);
 8001640:	202c      	movs	r0, #44	@ 0x2c
 8001642:	f000 f931 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001646:	2000      	movs	r0, #0
 8001648:	f000 f92e 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x34);
 800164c:	2034      	movs	r0, #52	@ 0x34
 800164e:	f000 f92b 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x02);
 8001652:	2002      	movs	r0, #2
 8001654:	f000 f928 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_PRC);
 8001658:	20f7      	movs	r0, #247	@ 0xf7
 800165a:	f000 f918 	bl	800188e <ili9341_WriteReg>
  ili9341_WriteData(0x20);
 800165e:	2020      	movs	r0, #32
 8001660:	f000 f922 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCB);
 8001664:	20ea      	movs	r0, #234	@ 0xea
 8001666:	f000 f912 	bl	800188e <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 800166a:	2000      	movs	r0, #0
 800166c:	f000 f91c 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001670:	2000      	movs	r0, #0
 8001672:	f000 f919 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_FRMCTR1);
 8001676:	20b1      	movs	r0, #177	@ 0xb1
 8001678:	f000 f909 	bl	800188e <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 800167c:	2000      	movs	r0, #0
 800167e:	f000 f913 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8001682:	201b      	movs	r0, #27
 8001684:	f000 f910 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8001688:	20b6      	movs	r0, #182	@ 0xb6
 800168a:	f000 f900 	bl	800188e <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 800168e:	200a      	movs	r0, #10
 8001690:	f000 f90a 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0xA2);
 8001694:	20a2      	movs	r0, #162	@ 0xa2
 8001696:	f000 f907 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER1);
 800169a:	20c0      	movs	r0, #192	@ 0xc0
 800169c:	f000 f8f7 	bl	800188e <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 80016a0:	2010      	movs	r0, #16
 80016a2:	f000 f901 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER2);
 80016a6:	20c1      	movs	r0, #193	@ 0xc1
 80016a8:	f000 f8f1 	bl	800188e <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 80016ac:	2010      	movs	r0, #16
 80016ae:	f000 f8fb 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM1);
 80016b2:	20c5      	movs	r0, #197	@ 0xc5
 80016b4:	f000 f8eb 	bl	800188e <ili9341_WriteReg>
  ili9341_WriteData(0x45);
 80016b8:	2045      	movs	r0, #69	@ 0x45
 80016ba:	f000 f8f5 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x15);
 80016be:	2015      	movs	r0, #21
 80016c0:	f000 f8f2 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM2);
 80016c4:	20c7      	movs	r0, #199	@ 0xc7
 80016c6:	f000 f8e2 	bl	800188e <ili9341_WriteReg>
  ili9341_WriteData(0x90);
 80016ca:	2090      	movs	r0, #144	@ 0x90
 80016cc:	f000 f8ec 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_MAC);
 80016d0:	2036      	movs	r0, #54	@ 0x36
 80016d2:	f000 f8dc 	bl	800188e <ili9341_WriteReg>
  ili9341_WriteData(0xC8);
 80016d6:	20c8      	movs	r0, #200	@ 0xc8
 80016d8:	f000 f8e6 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_3GAMMA_EN);
 80016dc:	20f2      	movs	r0, #242	@ 0xf2
 80016de:	f000 f8d6 	bl	800188e <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80016e2:	2000      	movs	r0, #0
 80016e4:	f000 f8e0 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_RGB_INTERFACE);
 80016e8:	20b0      	movs	r0, #176	@ 0xb0
 80016ea:	f000 f8d0 	bl	800188e <ili9341_WriteReg>
  ili9341_WriteData(0xC2);
 80016ee:	20c2      	movs	r0, #194	@ 0xc2
 80016f0:	f000 f8da 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 80016f4:	20b6      	movs	r0, #182	@ 0xb6
 80016f6:	f000 f8ca 	bl	800188e <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 80016fa:	200a      	movs	r0, #10
 80016fc:	f000 f8d4 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0xA7);
 8001700:	20a7      	movs	r0, #167	@ 0xa7
 8001702:	f000 f8d1 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x27);
 8001706:	2027      	movs	r0, #39	@ 0x27
 8001708:	f000 f8ce 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 800170c:	2004      	movs	r0, #4
 800170e:	f000 f8cb 	bl	80018a8 <ili9341_WriteData>
  
  /* Colomn address set */
  ili9341_WriteReg(LCD_COLUMN_ADDR);
 8001712:	202a      	movs	r0, #42	@ 0x2a
 8001714:	f000 f8bb 	bl	800188e <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001718:	2000      	movs	r0, #0
 800171a:	f000 f8c5 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 800171e:	2000      	movs	r0, #0
 8001720:	f000 f8c2 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001724:	2000      	movs	r0, #0
 8001726:	f000 f8bf 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0xEF);
 800172a:	20ef      	movs	r0, #239	@ 0xef
 800172c:	f000 f8bc 	bl	80018a8 <ili9341_WriteData>
  /* Page address set */
  ili9341_WriteReg(LCD_PAGE_ADDR);
 8001730:	202b      	movs	r0, #43	@ 0x2b
 8001732:	f000 f8ac 	bl	800188e <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001736:	2000      	movs	r0, #0
 8001738:	f000 f8b6 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 800173c:	2000      	movs	r0, #0
 800173e:	f000 f8b3 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x01);
 8001742:	2001      	movs	r0, #1
 8001744:	f000 f8b0 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x3F);
 8001748:	203f      	movs	r0, #63	@ 0x3f
 800174a:	f000 f8ad 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_INTERFACE);
 800174e:	20f6      	movs	r0, #246	@ 0xf6
 8001750:	f000 f89d 	bl	800188e <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8001754:	2001      	movs	r0, #1
 8001756:	f000 f8a7 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 800175a:	2000      	movs	r0, #0
 800175c:	f000 f8a4 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x06);
 8001760:	2006      	movs	r0, #6
 8001762:	f000 f8a1 	bl	80018a8 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_GRAM);
 8001766:	202c      	movs	r0, #44	@ 0x2c
 8001768:	f000 f891 	bl	800188e <ili9341_WriteReg>
  LCD_Delay(200);
 800176c:	20c8      	movs	r0, #200	@ 0xc8
 800176e:	f000 fa79 	bl	8001c64 <LCD_Delay>
  
  ili9341_WriteReg(LCD_GAMMA);
 8001772:	2026      	movs	r0, #38	@ 0x26
 8001774:	f000 f88b 	bl	800188e <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8001778:	2001      	movs	r0, #1
 800177a:	f000 f895 	bl	80018a8 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_PGAMMA);
 800177e:	20e0      	movs	r0, #224	@ 0xe0
 8001780:	f000 f885 	bl	800188e <ili9341_WriteReg>
  ili9341_WriteData(0x0F);
 8001784:	200f      	movs	r0, #15
 8001786:	f000 f88f 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x29);
 800178a:	2029      	movs	r0, #41	@ 0x29
 800178c:	f000 f88c 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x24);
 8001790:	2024      	movs	r0, #36	@ 0x24
 8001792:	f000 f889 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8001796:	200c      	movs	r0, #12
 8001798:	f000 f886 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x0E);
 800179c:	200e      	movs	r0, #14
 800179e:	f000 f883 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 80017a2:	2009      	movs	r0, #9
 80017a4:	f000 f880 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x4E);
 80017a8:	204e      	movs	r0, #78	@ 0x4e
 80017aa:	f000 f87d 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 80017ae:	2078      	movs	r0, #120	@ 0x78
 80017b0:	f000 f87a 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x3C);
 80017b4:	203c      	movs	r0, #60	@ 0x3c
 80017b6:	f000 f877 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 80017ba:	2009      	movs	r0, #9
 80017bc:	f000 f874 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x13);
 80017c0:	2013      	movs	r0, #19
 80017c2:	f000 f871 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 80017c6:	2005      	movs	r0, #5
 80017c8:	f000 f86e 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x17);
 80017cc:	2017      	movs	r0, #23
 80017ce:	f000 f86b 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 80017d2:	2011      	movs	r0, #17
 80017d4:	f000 f868 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80017d8:	2000      	movs	r0, #0
 80017da:	f000 f865 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_NGAMMA);
 80017de:	20e1      	movs	r0, #225	@ 0xe1
 80017e0:	f000 f855 	bl	800188e <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80017e4:	2000      	movs	r0, #0
 80017e6:	f000 f85f 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x16);
 80017ea:	2016      	movs	r0, #22
 80017ec:	f000 f85c 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 80017f0:	201b      	movs	r0, #27
 80017f2:	f000 f859 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 80017f6:	2004      	movs	r0, #4
 80017f8:	f000 f856 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 80017fc:	2011      	movs	r0, #17
 80017fe:	f000 f853 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x07);
 8001802:	2007      	movs	r0, #7
 8001804:	f000 f850 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x31);
 8001808:	2031      	movs	r0, #49	@ 0x31
 800180a:	f000 f84d 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x33);
 800180e:	2033      	movs	r0, #51	@ 0x33
 8001810:	f000 f84a 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x42);
 8001814:	2042      	movs	r0, #66	@ 0x42
 8001816:	f000 f847 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 800181a:	2005      	movs	r0, #5
 800181c:	f000 f844 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8001820:	200c      	movs	r0, #12
 8001822:	f000 f841 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x0A);
 8001826:	200a      	movs	r0, #10
 8001828:	f000 f83e 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x28);
 800182c:	2028      	movs	r0, #40	@ 0x28
 800182e:	f000 f83b 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x2F);
 8001832:	202f      	movs	r0, #47	@ 0x2f
 8001834:	f000 f838 	bl	80018a8 <ili9341_WriteData>
  ili9341_WriteData(0x0F);
 8001838:	200f      	movs	r0, #15
 800183a:	f000 f835 	bl	80018a8 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_SLEEP_OUT);
 800183e:	2011      	movs	r0, #17
 8001840:	f000 f825 	bl	800188e <ili9341_WriteReg>
  LCD_Delay(200);
 8001844:	20c8      	movs	r0, #200	@ 0xc8
 8001846:	f000 fa0d 	bl	8001c64 <LCD_Delay>
  ili9341_WriteReg(LCD_DISPLAY_ON);
 800184a:	2029      	movs	r0, #41	@ 0x29
 800184c:	f000 f81f 	bl	800188e <ili9341_WriteReg>
  /* GRAM start writing */
  ili9341_WriteReg(LCD_GRAM);
 8001850:	202c      	movs	r0, #44	@ 0x2c
 8001852:	f000 f81c 	bl	800188e <ili9341_WriteReg>
}
 8001856:	bf00      	nop
 8001858:	bd80      	pop	{r7, pc}

0800185a <ili9341_ReadID>:
  * @brief  Disables the Display.
  * @param  None
  * @retval LCD Register Value.
  */
uint16_t ili9341_ReadID(void)
{
 800185a:	b580      	push	{r7, lr}
 800185c:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 800185e:	f000 f913 	bl	8001a88 <LCD_IO_Init>
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
 8001862:	2103      	movs	r1, #3
 8001864:	20d3      	movs	r0, #211	@ 0xd3
 8001866:	f000 f82c 	bl	80018c2 <ili9341_ReadData>
 800186a:	4603      	mov	r3, r0
 800186c:	b29b      	uxth	r3, r3
}
 800186e:	4618      	mov	r0, r3
 8001870:	bd80      	pop	{r7, pc}

08001872 <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 8001872:	b580      	push	{r7, lr}
 8001874:	af00      	add	r7, sp, #0
  /* Display On */
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8001876:	2029      	movs	r0, #41	@ 0x29
 8001878:	f000 f809 	bl	800188e <ili9341_WriteReg>
}
 800187c:	bf00      	nop
 800187e:	bd80      	pop	{r7, pc}

08001880 <ili9341_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOff(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	af00      	add	r7, sp, #0
  /* Display Off */
  ili9341_WriteReg(LCD_DISPLAY_OFF);
 8001884:	2028      	movs	r0, #40	@ 0x28
 8001886:	f000 f802 	bl	800188e <ili9341_WriteReg>
}
 800188a:	bf00      	nop
 800188c:	bd80      	pop	{r7, pc}

0800188e <ili9341_WriteReg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
 800188e:	b580      	push	{r7, lr}
 8001890:	b082      	sub	sp, #8
 8001892:	af00      	add	r7, sp, #0
 8001894:	4603      	mov	r3, r0
 8001896:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8001898:	79fb      	ldrb	r3, [r7, #7]
 800189a:	4618      	mov	r0, r3
 800189c:	f000 f98e 	bl	8001bbc <LCD_IO_WriteReg>
}
 80018a0:	bf00      	nop
 80018a2:	3708      	adds	r7, #8
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}

080018a8 <ili9341_WriteData>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b082      	sub	sp, #8
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	4603      	mov	r3, r0
 80018b0:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 80018b2:	88fb      	ldrh	r3, [r7, #6]
 80018b4:	4618      	mov	r0, r3
 80018b6:	f000 f95f 	bl	8001b78 <LCD_IO_WriteData>
}
 80018ba:	bf00      	nop
 80018bc:	3708      	adds	r7, #8
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}

080018c2 <ili9341_ReadData>:
  * @param  RegValue: Address of the register to read
  * @param  ReadSize: Number of bytes to read
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 80018c2:	b580      	push	{r7, lr}
 80018c4:	b082      	sub	sp, #8
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	4603      	mov	r3, r0
 80018ca:	460a      	mov	r2, r1
 80018cc:	80fb      	strh	r3, [r7, #6]
 80018ce:	4613      	mov	r3, r2
 80018d0:	717b      	strb	r3, [r7, #5]
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 80018d2:	797a      	ldrb	r2, [r7, #5]
 80018d4:	88fb      	ldrh	r3, [r7, #6]
 80018d6:	4611      	mov	r1, r2
 80018d8:	4618      	mov	r0, r3
 80018da:	f000 f991 	bl	8001c00 <LCD_IO_ReadData>
 80018de:	4603      	mov	r3, r0
}
 80018e0:	4618      	mov	r0, r3
 80018e2:	3708      	adds	r7, #8
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}

080018e8 <ili9341_GetLcdPixelWidth>:
  * @brief  Get LCD PIXEL WIDTH.
  * @param  None
  * @retval LCD PIXEL WIDTH.
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
 80018ec:	23f0      	movs	r3, #240	@ 0xf0
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr

080018f8 <ili9341_GetLcdPixelHeight>:
  * @brief  Get LCD PIXEL HEIGHT.
  * @param  None
  * @retval LCD PIXEL HEIGHT.
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
 80018fc:	f44f 73a0 	mov.w	r3, #320	@ 0x140
}
 8001900:	4618      	mov	r0, r3
 8001902:	46bd      	mov	sp, r7
 8001904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001908:	4770      	bx	lr
	...

0800190c <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	af00      	add	r7, sp, #0
  if (HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8001910:	4819      	ldr	r0, [pc, #100]	@ (8001978 <SPIx_Init+0x6c>)
 8001912:	f004 f943 	bl	8005b9c <HAL_SPI_GetState>
 8001916:	4603      	mov	r3, r0
 8001918:	2b00      	cmp	r3, #0
 800191a:	d12b      	bne.n	8001974 <SPIx_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 800191c:	4b16      	ldr	r3, [pc, #88]	@ (8001978 <SPIx_Init+0x6c>)
 800191e:	4a17      	ldr	r2, [pc, #92]	@ (800197c <SPIx_Init+0x70>)
 8001920:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz
    */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001922:	4b15      	ldr	r3, [pc, #84]	@ (8001978 <SPIx_Init+0x6c>)
 8001924:	2218      	movs	r2, #24
 8001926:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8001928:	4b13      	ldr	r3, [pc, #76]	@ (8001978 <SPIx_Init+0x6c>)
 800192a:	2200      	movs	r2, #0
 800192c:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 800192e:	4b12      	ldr	r3, [pc, #72]	@ (8001978 <SPIx_Init+0x6c>)
 8001930:	2200      	movs	r2, #0
 8001932:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8001934:	4b10      	ldr	r3, [pc, #64]	@ (8001978 <SPIx_Init+0x6c>)
 8001936:	2200      	movs	r2, #0
 8001938:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 800193a:	4b0f      	ldr	r3, [pc, #60]	@ (8001978 <SPIx_Init+0x6c>)
 800193c:	2200      	movs	r2, #0
 800193e:	629a      	str	r2, [r3, #40]	@ 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8001940:	4b0d      	ldr	r3, [pc, #52]	@ (8001978 <SPIx_Init+0x6c>)
 8001942:	2207      	movs	r2, #7
 8001944:	62da      	str	r2, [r3, #44]	@ 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 8001946:	4b0c      	ldr	r3, [pc, #48]	@ (8001978 <SPIx_Init+0x6c>)
 8001948:	2200      	movs	r2, #0
 800194a:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 800194c:	4b0a      	ldr	r3, [pc, #40]	@ (8001978 <SPIx_Init+0x6c>)
 800194e:	2200      	movs	r2, #0
 8001950:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8001952:	4b09      	ldr	r3, [pc, #36]	@ (8001978 <SPIx_Init+0x6c>)
 8001954:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001958:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 800195a:	4b07      	ldr	r3, [pc, #28]	@ (8001978 <SPIx_Init+0x6c>)
 800195c:	2200      	movs	r2, #0
 800195e:	625a      	str	r2, [r3, #36]	@ 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8001960:	4b05      	ldr	r3, [pc, #20]	@ (8001978 <SPIx_Init+0x6c>)
 8001962:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001966:	605a      	str	r2, [r3, #4]

    SPIx_MspInit(&SpiHandle);
 8001968:	4803      	ldr	r0, [pc, #12]	@ (8001978 <SPIx_Init+0x6c>)
 800196a:	f000 f853 	bl	8001a14 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 800196e:	4802      	ldr	r0, [pc, #8]	@ (8001978 <SPIx_Init+0x6c>)
 8001970:	f003 fc5d 	bl	800522e <HAL_SPI_Init>
  }
}
 8001974:	bf00      	nop
 8001976:	bd80      	pop	{r7, pc}
 8001978:	200004e4 	.word	0x200004e4
 800197c:	40015000 	.word	0x40015000

08001980 <SPIx_Read>:
  * @brief  Reads 4 bytes from device.
  * @param  ReadSize: Number of bytes to read (max 4 bytes)
  * @retval Value read on the SPI
  */
static uint32_t SPIx_Read(uint8_t ReadSize)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b084      	sub	sp, #16
 8001984:	af00      	add	r7, sp, #0
 8001986:	4603      	mov	r3, r0
 8001988:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 800198a:	2300      	movs	r3, #0
 800198c:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue;

  status = HAL_SPI_Receive(&SpiHandle, (uint8_t *) &readvalue, ReadSize, SpixTimeout);
 800198e:	79fb      	ldrb	r3, [r7, #7]
 8001990:	b29a      	uxth	r2, r3
 8001992:	4b09      	ldr	r3, [pc, #36]	@ (80019b8 <SPIx_Read+0x38>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f107 0108 	add.w	r1, r7, #8
 800199a:	4808      	ldr	r0, [pc, #32]	@ (80019bc <SPIx_Read+0x3c>)
 800199c:	f003 fe3c 	bl	8005618 <HAL_SPI_Receive>
 80019a0:	4603      	mov	r3, r0
 80019a2:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if (status != HAL_OK)
 80019a4:	7bfb      	ldrb	r3, [r7, #15]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d001      	beq.n	80019ae <SPIx_Read+0x2e>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 80019aa:	f000 f827 	bl	80019fc <SPIx_Error>
  }

  return readvalue;
 80019ae:	68bb      	ldr	r3, [r7, #8]
}
 80019b0:	4618      	mov	r0, r3
 80019b2:	3710      	adds	r7, #16
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	2000029c 	.word	0x2000029c
 80019bc:	200004e4 	.word	0x200004e4

080019c0 <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b084      	sub	sp, #16
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	4603      	mov	r3, r0
 80019c8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80019ca:	2300      	movs	r3, #0
 80019cc:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t *) &Value, 1, SpixTimeout);
 80019ce:	4b09      	ldr	r3, [pc, #36]	@ (80019f4 <SPIx_Write+0x34>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	1db9      	adds	r1, r7, #6
 80019d4:	2201      	movs	r2, #1
 80019d6:	4808      	ldr	r0, [pc, #32]	@ (80019f8 <SPIx_Write+0x38>)
 80019d8:	f003 fcda 	bl	8005390 <HAL_SPI_Transmit>
 80019dc:	4603      	mov	r3, r0
 80019de:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if (status != HAL_OK)
 80019e0:	7bfb      	ldrb	r3, [r7, #15]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d001      	beq.n	80019ea <SPIx_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 80019e6:	f000 f809 	bl	80019fc <SPIx_Error>
  }
}
 80019ea:	bf00      	nop
 80019ec:	3710      	adds	r7, #16
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	2000029c 	.word	0x2000029c
 80019f8:	200004e4 	.word	0x200004e4

080019fc <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8001a00:	4803      	ldr	r0, [pc, #12]	@ (8001a10 <SPIx_Error+0x14>)
 8001a02:	f003 fc9d 	bl	8005340 <HAL_SPI_DeInit>

  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 8001a06:	f7ff ff81 	bl	800190c <SPIx_Init>
}
 8001a0a:	bf00      	nop
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	200004e4 	.word	0x200004e4

08001a14 <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b08a      	sub	sp, #40	@ 0x28
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	613b      	str	r3, [r7, #16]
 8001a20:	4b17      	ldr	r3, [pc, #92]	@ (8001a80 <SPIx_MspInit+0x6c>)
 8001a22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a24:	4a16      	ldr	r2, [pc, #88]	@ (8001a80 <SPIx_MspInit+0x6c>)
 8001a26:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001a2a:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a2c:	4b14      	ldr	r3, [pc, #80]	@ (8001a80 <SPIx_MspInit+0x6c>)
 8001a2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a30:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a34:	613b      	str	r3, [r7, #16]
 8001a36:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8001a38:	2300      	movs	r3, #0
 8001a3a:	60fb      	str	r3, [r7, #12]
 8001a3c:	4b10      	ldr	r3, [pc, #64]	@ (8001a80 <SPIx_MspInit+0x6c>)
 8001a3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a40:	4a0f      	ldr	r2, [pc, #60]	@ (8001a80 <SPIx_MspInit+0x6c>)
 8001a42:	f043 0320 	orr.w	r3, r3, #32
 8001a46:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a48:	4b0d      	ldr	r3, [pc, #52]	@ (8001a80 <SPIx_MspInit+0x6c>)
 8001a4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a4c:	f003 0320 	and.w	r3, r3, #32
 8001a50:	60fb      	str	r3, [r7, #12]
 8001a52:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8001a54:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8001a58:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8001a5a:	2302      	movs	r3, #2
 8001a5c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 8001a5e:	2302      	movs	r3, #2
 8001a60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 8001a62:	2301      	movs	r3, #1
 8001a64:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8001a66:	2305      	movs	r3, #5
 8001a68:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);
 8001a6a:	f107 0314 	add.w	r3, r7, #20
 8001a6e:	4619      	mov	r1, r3
 8001a70:	4804      	ldr	r0, [pc, #16]	@ (8001a84 <SPIx_MspInit+0x70>)
 8001a72:	f001 fd7f 	bl	8003574 <HAL_GPIO_Init>
}
 8001a76:	bf00      	nop
 8001a78:	3728      	adds	r7, #40	@ 0x28
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	40023800 	.word	0x40023800
 8001a84:	40021400 	.word	0x40021400

08001a88 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b088      	sub	sp, #32
 8001a8c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  if (Is_LCD_IO_Initialized == 0)
 8001a8e:	4b36      	ldr	r3, [pc, #216]	@ (8001b68 <LCD_IO_Init+0xe0>)
 8001a90:	781b      	ldrb	r3, [r3, #0]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d164      	bne.n	8001b60 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1;
 8001a96:	4b34      	ldr	r3, [pc, #208]	@ (8001b68 <LCD_IO_Init+0xe0>)
 8001a98:	2201      	movs	r2, #1
 8001a9a:	701a      	strb	r2, [r3, #0]

    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	60bb      	str	r3, [r7, #8]
 8001aa0:	4b32      	ldr	r3, [pc, #200]	@ (8001b6c <LCD_IO_Init+0xe4>)
 8001aa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aa4:	4a31      	ldr	r2, [pc, #196]	@ (8001b6c <LCD_IO_Init+0xe4>)
 8001aa6:	f043 0308 	orr.w	r3, r3, #8
 8001aaa:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aac:	4b2f      	ldr	r3, [pc, #188]	@ (8001b6c <LCD_IO_Init+0xe4>)
 8001aae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ab0:	f003 0308 	and.w	r3, r3, #8
 8001ab4:	60bb      	str	r3, [r7, #8]
 8001ab6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8001ab8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001abc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001ac6:	2302      	movs	r3, #2
 8001ac8:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8001aca:	f107 030c 	add.w	r3, r7, #12
 8001ace:	4619      	mov	r1, r3
 8001ad0:	4827      	ldr	r0, [pc, #156]	@ (8001b70 <LCD_IO_Init+0xe8>)
 8001ad2:	f001 fd4f 	bl	8003574 <HAL_GPIO_Init>

    LCD_RDX_GPIO_CLK_ENABLE();
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	607b      	str	r3, [r7, #4]
 8001ada:	4b24      	ldr	r3, [pc, #144]	@ (8001b6c <LCD_IO_Init+0xe4>)
 8001adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ade:	4a23      	ldr	r2, [pc, #140]	@ (8001b6c <LCD_IO_Init+0xe4>)
 8001ae0:	f043 0308 	orr.w	r3, r3, #8
 8001ae4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ae6:	4b21      	ldr	r3, [pc, #132]	@ (8001b6c <LCD_IO_Init+0xe4>)
 8001ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aea:	f003 0308 	and.w	r3, r3, #8
 8001aee:	607b      	str	r3, [r7, #4]
 8001af0:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 8001af2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001af6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001af8:	2301      	movs	r3, #1
 8001afa:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001afc:	2300      	movs	r3, #0
 8001afe:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001b00:	2302      	movs	r3, #2
 8001b02:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8001b04:	f107 030c 	add.w	r3, r7, #12
 8001b08:	4619      	mov	r1, r3
 8001b0a:	4819      	ldr	r0, [pc, #100]	@ (8001b70 <LCD_IO_Init+0xe8>)
 8001b0c:	f001 fd32 	bl	8003574 <HAL_GPIO_Init>

    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8001b10:	2300      	movs	r3, #0
 8001b12:	603b      	str	r3, [r7, #0]
 8001b14:	4b15      	ldr	r3, [pc, #84]	@ (8001b6c <LCD_IO_Init+0xe4>)
 8001b16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b18:	4a14      	ldr	r2, [pc, #80]	@ (8001b6c <LCD_IO_Init+0xe4>)
 8001b1a:	f043 0304 	orr.w	r3, r3, #4
 8001b1e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b20:	4b12      	ldr	r3, [pc, #72]	@ (8001b6c <LCD_IO_Init+0xe4>)
 8001b22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b24:	f003 0304 	and.w	r3, r3, #4
 8001b28:	603b      	str	r3, [r7, #0]
 8001b2a:	683b      	ldr	r3, [r7, #0]

    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8001b2c:	2304      	movs	r3, #4
 8001b2e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001b30:	2301      	movs	r3, #1
 8001b32:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001b34:	2300      	movs	r3, #0
 8001b36:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001b38:	2302      	movs	r3, #2
 8001b3a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8001b3c:	f107 030c 	add.w	r3, r7, #12
 8001b40:	4619      	mov	r1, r3
 8001b42:	480c      	ldr	r0, [pc, #48]	@ (8001b74 <LCD_IO_Init+0xec>)
 8001b44:	f001 fd16 	bl	8003574 <HAL_GPIO_Init>

    /* Set or Reset the control line */
    LCD_CS_LOW();
 8001b48:	2200      	movs	r2, #0
 8001b4a:	2104      	movs	r1, #4
 8001b4c:	4809      	ldr	r0, [pc, #36]	@ (8001b74 <LCD_IO_Init+0xec>)
 8001b4e:	f001 ffc9 	bl	8003ae4 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 8001b52:	2201      	movs	r2, #1
 8001b54:	2104      	movs	r1, #4
 8001b56:	4807      	ldr	r0, [pc, #28]	@ (8001b74 <LCD_IO_Init+0xec>)
 8001b58:	f001 ffc4 	bl	8003ae4 <HAL_GPIO_WritePin>

    SPIx_Init();
 8001b5c:	f7ff fed6 	bl	800190c <SPIx_Init>
  }
}
 8001b60:	bf00      	nop
 8001b62:	3720      	adds	r7, #32
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	2000053c 	.word	0x2000053c
 8001b6c:	40023800 	.word	0x40023800
 8001b70:	40020c00 	.word	0x40020c00
 8001b74:	40020800 	.word	0x40020800

08001b78 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b082      	sub	sp, #8
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	4603      	mov	r3, r0
 8001b80:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8001b82:	2201      	movs	r2, #1
 8001b84:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001b88:	480a      	ldr	r0, [pc, #40]	@ (8001bb4 <LCD_IO_WriteData+0x3c>)
 8001b8a:	f001 ffab 	bl	8003ae4 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send data */
  LCD_CS_LOW();
 8001b8e:	2200      	movs	r2, #0
 8001b90:	2104      	movs	r1, #4
 8001b92:	4809      	ldr	r0, [pc, #36]	@ (8001bb8 <LCD_IO_WriteData+0x40>)
 8001b94:	f001 ffa6 	bl	8003ae4 <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 8001b98:	88fb      	ldrh	r3, [r7, #6]
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f7ff ff10 	bl	80019c0 <SPIx_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	2104      	movs	r1, #4
 8001ba4:	4804      	ldr	r0, [pc, #16]	@ (8001bb8 <LCD_IO_WriteData+0x40>)
 8001ba6:	f001 ff9d 	bl	8003ae4 <HAL_GPIO_WritePin>
}
 8001baa:	bf00      	nop
 8001bac:	3708      	adds	r7, #8
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	40020c00 	.word	0x40020c00
 8001bb8:	40020800 	.word	0x40020800

08001bbc <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b082      	sub	sp, #8
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001bcc:	480a      	ldr	r0, [pc, #40]	@ (8001bf8 <LCD_IO_WriteReg+0x3c>)
 8001bce:	f001 ff89 	bl	8003ae4 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	2104      	movs	r1, #4
 8001bd6:	4809      	ldr	r0, [pc, #36]	@ (8001bfc <LCD_IO_WriteReg+0x40>)
 8001bd8:	f001 ff84 	bl	8003ae4 <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 8001bdc:	79fb      	ldrb	r3, [r7, #7]
 8001bde:	b29b      	uxth	r3, r3
 8001be0:	4618      	mov	r0, r3
 8001be2:	f7ff feed 	bl	80019c0 <SPIx_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8001be6:	2201      	movs	r2, #1
 8001be8:	2104      	movs	r1, #4
 8001bea:	4804      	ldr	r0, [pc, #16]	@ (8001bfc <LCD_IO_WriteReg+0x40>)
 8001bec:	f001 ff7a 	bl	8003ae4 <HAL_GPIO_WritePin>
}
 8001bf0:	bf00      	nop
 8001bf2:	3708      	adds	r7, #8
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	40020c00 	.word	0x40020c00
 8001bfc:	40020800 	.word	0x40020800

08001c00 <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b084      	sub	sp, #16
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	4603      	mov	r3, r0
 8001c08:	460a      	mov	r2, r1
 8001c0a:	80fb      	strh	r3, [r7, #6]
 8001c0c:	4613      	mov	r3, r2
 8001c0e:	717b      	strb	r3, [r7, #5]
  uint32_t readvalue = 0;
 8001c10:	2300      	movs	r3, #0
 8001c12:	60fb      	str	r3, [r7, #12]

  /* Select: Chip Select low */
  LCD_CS_LOW();
 8001c14:	2200      	movs	r2, #0
 8001c16:	2104      	movs	r1, #4
 8001c18:	4810      	ldr	r0, [pc, #64]	@ (8001c5c <LCD_IO_ReadData+0x5c>)
 8001c1a:	f001 ff63 	bl	8003ae4 <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8001c1e:	2200      	movs	r2, #0
 8001c20:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001c24:	480e      	ldr	r0, [pc, #56]	@ (8001c60 <LCD_IO_ReadData+0x60>)
 8001c26:	f001 ff5d 	bl	8003ae4 <HAL_GPIO_WritePin>

  SPIx_Write(RegValue);
 8001c2a:	88fb      	ldrh	r3, [r7, #6]
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f7ff fec7 	bl	80019c0 <SPIx_Write>

  readvalue = SPIx_Read(ReadSize);
 8001c32:	797b      	ldrb	r3, [r7, #5]
 8001c34:	4618      	mov	r0, r3
 8001c36:	f7ff fea3 	bl	8001980 <SPIx_Read>
 8001c3a:	60f8      	str	r0, [r7, #12]

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8001c3c:	2201      	movs	r2, #1
 8001c3e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001c42:	4807      	ldr	r0, [pc, #28]	@ (8001c60 <LCD_IO_ReadData+0x60>)
 8001c44:	f001 ff4e 	bl	8003ae4 <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8001c48:	2201      	movs	r2, #1
 8001c4a:	2104      	movs	r1, #4
 8001c4c:	4803      	ldr	r0, [pc, #12]	@ (8001c5c <LCD_IO_ReadData+0x5c>)
 8001c4e:	f001 ff49 	bl	8003ae4 <HAL_GPIO_WritePin>

  return readvalue;
 8001c52:	68fb      	ldr	r3, [r7, #12]
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	3710      	adds	r7, #16
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	40020800 	.word	0x40020800
 8001c60:	40020c00 	.word	0x40020c00

08001c64 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b082      	sub	sp, #8
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8001c6c:	6878      	ldr	r0, [r7, #4]
 8001c6e:	f000 ff01 	bl	8002a74 <HAL_Delay>
}
 8001c72:	bf00      	nop
 8001c74:	3708      	adds	r7, #8
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}
	...

08001c7c <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	af00      	add	r7, sp, #0
  /* PIN EXTC is not connected to VDD and then LCD_READ_ID4 is not accessible. */
  /* In this case, ReadID function is bypassed.*/
  /*if(ili9341_drv.ReadID() == ILI9341_ID)*/

  /* LTDC Configuration ----------------------------------------------------*/
  LtdcHandler.Instance = LTDC;
 8001c80:	4b2d      	ldr	r3, [pc, #180]	@ (8001d38 <BSP_LCD_Init+0xbc>)
 8001c82:	4a2e      	ldr	r2, [pc, #184]	@ (8001d3c <BSP_LCD_Init+0xc0>)
 8001c84:	601a      	str	r2, [r3, #0]
        ActiveH=320 (323-2-2+1)
        VFP=4 (327-320-2-2+1)
    */

  /* Configure horizontal synchronization width */
  LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 8001c86:	4b2c      	ldr	r3, [pc, #176]	@ (8001d38 <BSP_LCD_Init+0xbc>)
 8001c88:	2209      	movs	r2, #9
 8001c8a:	615a      	str	r2, [r3, #20]
  /* Configure vertical synchronization height */
  LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 8001c8c:	4b2a      	ldr	r3, [pc, #168]	@ (8001d38 <BSP_LCD_Init+0xbc>)
 8001c8e:	2201      	movs	r2, #1
 8001c90:	619a      	str	r2, [r3, #24]
  /* Configure accumulated horizontal back porch */
  LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 8001c92:	4b29      	ldr	r3, [pc, #164]	@ (8001d38 <BSP_LCD_Init+0xbc>)
 8001c94:	221d      	movs	r2, #29
 8001c96:	61da      	str	r2, [r3, #28]
  /* Configure accumulated vertical back porch */
  LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 8001c98:	4b27      	ldr	r3, [pc, #156]	@ (8001d38 <BSP_LCD_Init+0xbc>)
 8001c9a:	2203      	movs	r2, #3
 8001c9c:	621a      	str	r2, [r3, #32]
  /* Configure accumulated active width */
  LtdcHandler.Init.AccumulatedActiveW = 269;
 8001c9e:	4b26      	ldr	r3, [pc, #152]	@ (8001d38 <BSP_LCD_Init+0xbc>)
 8001ca0:	f240 120d 	movw	r2, #269	@ 0x10d
 8001ca4:	625a      	str	r2, [r3, #36]	@ 0x24
  /* Configure accumulated active height */
  LtdcHandler.Init.AccumulatedActiveH = 323;
 8001ca6:	4b24      	ldr	r3, [pc, #144]	@ (8001d38 <BSP_LCD_Init+0xbc>)
 8001ca8:	f240 1243 	movw	r2, #323	@ 0x143
 8001cac:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Configure total width */
  LtdcHandler.Init.TotalWidth = 279;
 8001cae:	4b22      	ldr	r3, [pc, #136]	@ (8001d38 <BSP_LCD_Init+0xbc>)
 8001cb0:	f240 1217 	movw	r2, #279	@ 0x117
 8001cb4:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Configure total height */
  LtdcHandler.Init.TotalHeigh = 327;
 8001cb6:	4b20      	ldr	r3, [pc, #128]	@ (8001d38 <BSP_LCD_Init+0xbc>)
 8001cb8:	f240 1247 	movw	r2, #327	@ 0x147
 8001cbc:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Configure R,G,B component values for LCD background color */
  LtdcHandler.Init.Backcolor.Red = 0;
 8001cbe:	4b1e      	ldr	r3, [pc, #120]	@ (8001d38 <BSP_LCD_Init+0xbc>)
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  LtdcHandler.Init.Backcolor.Blue = 0;
 8001cc6:	4b1c      	ldr	r3, [pc, #112]	@ (8001d38 <BSP_LCD_Init+0xbc>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  LtdcHandler.Init.Backcolor.Green = 0;
 8001cce:	4b1a      	ldr	r3, [pc, #104]	@ (8001d38 <BSP_LCD_Init+0xbc>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  /* LCD clock configuration */
  /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
  /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
  /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001cd6:	4b1a      	ldr	r3, [pc, #104]	@ (8001d40 <BSP_LCD_Init+0xc4>)
 8001cd8:	2208      	movs	r2, #8
 8001cda:	601a      	str	r2, [r3, #0]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8001cdc:	4b18      	ldr	r3, [pc, #96]	@ (8001d40 <BSP_LCD_Init+0xc4>)
 8001cde:	22c0      	movs	r2, #192	@ 0xc0
 8001ce0:	611a      	str	r2, [r3, #16]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8001ce2:	4b17      	ldr	r3, [pc, #92]	@ (8001d40 <BSP_LCD_Init+0xc4>)
 8001ce4:	2204      	movs	r2, #4
 8001ce6:	619a      	str	r2, [r3, #24]
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8001ce8:	4b15      	ldr	r3, [pc, #84]	@ (8001d40 <BSP_LCD_Init+0xc4>)
 8001cea:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001cee:	625a      	str	r2, [r3, #36]	@ 0x24
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8001cf0:	4813      	ldr	r0, [pc, #76]	@ (8001d40 <BSP_LCD_Init+0xc4>)
 8001cf2:	f003 f84b 	bl	8004d8c <HAL_RCCEx_PeriphCLKConfig>

  /* Polarity */
  LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8001cf6:	4b10      	ldr	r3, [pc, #64]	@ (8001d38 <BSP_LCD_Init+0xbc>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	605a      	str	r2, [r3, #4]
  LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8001cfc:	4b0e      	ldr	r3, [pc, #56]	@ (8001d38 <BSP_LCD_Init+0xbc>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	609a      	str	r2, [r3, #8]
  LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8001d02:	4b0d      	ldr	r3, [pc, #52]	@ (8001d38 <BSP_LCD_Init+0xbc>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	60da      	str	r2, [r3, #12]
  LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8001d08:	4b0b      	ldr	r3, [pc, #44]	@ (8001d38 <BSP_LCD_Init+0xbc>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	611a      	str	r2, [r3, #16]

  BSP_LCD_MspInit();
 8001d0e:	f000 fa87 	bl	8002220 <BSP_LCD_MspInit>
  HAL_LTDC_Init(&LtdcHandler);
 8001d12:	4809      	ldr	r0, [pc, #36]	@ (8001d38 <BSP_LCD_Init+0xbc>)
 8001d14:	f002 f8d9 	bl	8003eca <HAL_LTDC_Init>

  /* Select the device */
  LcdDrv = &ili9341_drv;
 8001d18:	4b0a      	ldr	r3, [pc, #40]	@ (8001d44 <BSP_LCD_Init+0xc8>)
 8001d1a:	4a0b      	ldr	r2, [pc, #44]	@ (8001d48 <BSP_LCD_Init+0xcc>)
 8001d1c:	601a      	str	r2, [r3, #0]

  /* LCD Init */
  LcdDrv->Init();
 8001d1e:	4b09      	ldr	r3, [pc, #36]	@ (8001d44 <BSP_LCD_Init+0xc8>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4798      	blx	r3

  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 8001d26:	f000 fc69 	bl	80025fc <BSP_SDRAM_Init>

  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8001d2a:	4808      	ldr	r0, [pc, #32]	@ (8001d4c <BSP_LCD_Init+0xd0>)
 8001d2c:	f000 f8b4 	bl	8001e98 <BSP_LCD_SetFont>

  return LCD_OK;
 8001d30:	2300      	movs	r3, #0
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	20000540 	.word	0x20000540
 8001d3c:	40016800 	.word	0x40016800
 8001d40:	20000628 	.word	0x20000628
 8001d44:	20000674 	.word	0x20000674
 8001d48:	20000264 	.word	0x20000264
 8001d4c:	200002a0 	.word	0x200002a0

08001d50 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelWidth();
 8001d54:	4b03      	ldr	r3, [pc, #12]	@ (8001d64 <BSP_LCD_GetXSize+0x14>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d5a:	4798      	blx	r3
 8001d5c:	4603      	mov	r3, r0
}
 8001d5e:	4618      	mov	r0, r3
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop
 8001d64:	20000674 	.word	0x20000674

08001d68 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelHeight();
 8001d6c:	4b03      	ldr	r3, [pc, #12]	@ (8001d7c <BSP_LCD_GetYSize+0x14>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d72:	4798      	blx	r3
 8001d74:	4603      	mov	r3, r0
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	bf00      	nop
 8001d7c:	20000674 	.word	0x20000674

08001d80 <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background.
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b090      	sub	sp, #64	@ 0x40
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	4603      	mov	r3, r0
 8001d88:	6039      	str	r1, [r7, #0]
 8001d8a:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef   Layercfg;

  /* Layer Init */
  Layercfg.WindowX0 = 0;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 8001d90:	f7ff ffde 	bl	8001d50 <BSP_LCD_GetXSize>
 8001d94:	4603      	mov	r3, r0
 8001d96:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize();
 8001d9c:	f7ff ffe4 	bl	8001d68 <BSP_LCD_GetYSize>
 8001da0:	4603      	mov	r3, r0
 8001da2:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8001da4:	2300      	movs	r3, #0
 8001da6:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	633b      	str	r3, [r7, #48]	@ 0x30
  Layercfg.Alpha = 255;
 8001dac:	23ff      	movs	r3, #255	@ 0xff
 8001dae:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 8001db0:	2300      	movs	r3, #0
 8001db2:	627b      	str	r3, [r7, #36]	@ 0x24
  Layercfg.Backcolor.Blue = 0;
 8001db4:	2300      	movs	r3, #0
 8001db6:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  Layercfg.Backcolor.Green = 0;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  Layercfg.Backcolor.Red = 0;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8001dc6:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001dca:	62bb      	str	r3, [r7, #40]	@ 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8001dcc:	2307      	movs	r3, #7
 8001dce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 8001dd0:	f7ff ffbe 	bl	8001d50 <BSP_LCD_GetXSize>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	637b      	str	r3, [r7, #52]	@ 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 8001dd8:	f7ff ffc6 	bl	8001d68 <BSP_LCD_GetYSize>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	63bb      	str	r3, [r7, #56]	@ 0x38

  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex);
 8001de0:	88fa      	ldrh	r2, [r7, #6]
 8001de2:	f107 030c 	add.w	r3, r7, #12
 8001de6:	4619      	mov	r1, r3
 8001de8:	4814      	ldr	r0, [pc, #80]	@ (8001e3c <BSP_LCD_LayerDefaultInit+0xbc>)
 8001dea:	f002 f90b 	bl	8004004 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8001dee:	88fa      	ldrh	r2, [r7, #6]
 8001df0:	4913      	ldr	r1, [pc, #76]	@ (8001e40 <BSP_LCD_LayerDefaultInit+0xc0>)
 8001df2:	4613      	mov	r3, r2
 8001df4:	005b      	lsls	r3, r3, #1
 8001df6:	4413      	add	r3, r2
 8001df8:	009b      	lsls	r3, r3, #2
 8001dfa:	440b      	add	r3, r1
 8001dfc:	3304      	adds	r3, #4
 8001dfe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001e02:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8001e04:	88fa      	ldrh	r2, [r7, #6]
 8001e06:	490e      	ldr	r1, [pc, #56]	@ (8001e40 <BSP_LCD_LayerDefaultInit+0xc0>)
 8001e08:	4613      	mov	r3, r2
 8001e0a:	005b      	lsls	r3, r3, #1
 8001e0c:	4413      	add	r3, r2
 8001e0e:	009b      	lsls	r3, r3, #2
 8001e10:	440b      	add	r3, r1
 8001e12:	3308      	adds	r3, #8
 8001e14:	4a0b      	ldr	r2, [pc, #44]	@ (8001e44 <BSP_LCD_LayerDefaultInit+0xc4>)
 8001e16:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK;
 8001e18:	88fa      	ldrh	r2, [r7, #6]
 8001e1a:	4909      	ldr	r1, [pc, #36]	@ (8001e40 <BSP_LCD_LayerDefaultInit+0xc0>)
 8001e1c:	4613      	mov	r3, r2
 8001e1e:	005b      	lsls	r3, r3, #1
 8001e20:	4413      	add	r3, r2
 8001e22:	009b      	lsls	r3, r3, #2
 8001e24:	440b      	add	r3, r1
 8001e26:	f04f 427f 	mov.w	r2, #4278190080	@ 0xff000000
 8001e2a:	601a      	str	r2, [r3, #0]

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 8001e2c:	4803      	ldr	r0, [pc, #12]	@ (8001e3c <BSP_LCD_LayerDefaultInit+0xbc>)
 8001e2e:	f002 f927 	bl	8004080 <HAL_LTDC_EnableDither>
}
 8001e32:	bf00      	nop
 8001e34:	3740      	adds	r7, #64	@ 0x40
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	20000540 	.word	0x20000540
 8001e40:	2000065c 	.word	0x2000065c
 8001e44:	200002a0 	.word	0x200002a0

08001e48 <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: the Layer foreground or background.
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b083      	sub	sp, #12
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8001e50:	4a04      	ldr	r2, [pc, #16]	@ (8001e64 <BSP_LCD_SelectLayer+0x1c>)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6013      	str	r3, [r2, #0]
}
 8001e56:	bf00      	nop
 8001e58:	370c      	adds	r7, #12
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr
 8001e62:	bf00      	nop
 8001e64:	20000658 	.word	0x20000658

08001e68 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the Text color.
  * @param  Color: the Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	b083      	sub	sp, #12
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8001e70:	4b07      	ldr	r3, [pc, #28]	@ (8001e90 <BSP_LCD_SetTextColor+0x28>)
 8001e72:	681a      	ldr	r2, [r3, #0]
 8001e74:	4907      	ldr	r1, [pc, #28]	@ (8001e94 <BSP_LCD_SetTextColor+0x2c>)
 8001e76:	4613      	mov	r3, r2
 8001e78:	005b      	lsls	r3, r3, #1
 8001e7a:	4413      	add	r3, r2
 8001e7c:	009b      	lsls	r3, r3, #2
 8001e7e:	440b      	add	r3, r1
 8001e80:	687a      	ldr	r2, [r7, #4]
 8001e82:	601a      	str	r2, [r3, #0]
}
 8001e84:	bf00      	nop
 8001e86:	370c      	adds	r7, #12
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8e:	4770      	bx	lr
 8001e90:	20000658 	.word	0x20000658
 8001e94:	2000065c 	.word	0x2000065c

08001e98 <BSP_LCD_SetFont>:
/**
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b083      	sub	sp, #12
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = pFonts;
 8001ea0:	4b08      	ldr	r3, [pc, #32]	@ (8001ec4 <BSP_LCD_SetFont+0x2c>)
 8001ea2:	681a      	ldr	r2, [r3, #0]
 8001ea4:	4908      	ldr	r1, [pc, #32]	@ (8001ec8 <BSP_LCD_SetFont+0x30>)
 8001ea6:	4613      	mov	r3, r2
 8001ea8:	005b      	lsls	r3, r3, #1
 8001eaa:	4413      	add	r3, r2
 8001eac:	009b      	lsls	r3, r3, #2
 8001eae:	440b      	add	r3, r1
 8001eb0:	3308      	adds	r3, #8
 8001eb2:	687a      	ldr	r2, [r7, #4]
 8001eb4:	601a      	str	r2, [r3, #0]
}
 8001eb6:	bf00      	nop
 8001eb8:	370c      	adds	r7, #12
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec0:	4770      	bx	lr
 8001ec2:	bf00      	nop
 8001ec4:	20000658 	.word	0x20000658
 8001ec8:	2000065c 	.word	0x2000065c

08001ecc <BSP_LCD_GetFont>:
/**
  * @brief  Gets the Text Font.
  * @retval Layer font
  */
sFONT *BSP_LCD_GetFont(void)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	af00      	add	r7, sp, #0
  return DrawProp[ActiveLayer].pFont;
 8001ed0:	4b07      	ldr	r3, [pc, #28]	@ (8001ef0 <BSP_LCD_GetFont+0x24>)
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	4907      	ldr	r1, [pc, #28]	@ (8001ef4 <BSP_LCD_GetFont+0x28>)
 8001ed6:	4613      	mov	r3, r2
 8001ed8:	005b      	lsls	r3, r3, #1
 8001eda:	4413      	add	r3, r2
 8001edc:	009b      	lsls	r3, r3, #2
 8001ede:	440b      	add	r3, r1
 8001ee0:	3308      	adds	r3, #8
 8001ee2:	681b      	ldr	r3, [r3, #0]
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eec:	4770      	bx	lr
 8001eee:	bf00      	nop
 8001ef0:	20000658 	.word	0x20000658
 8001ef4:	2000065c 	.word	0x2000065c

08001ef8 <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{
 8001ef8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001efa:	b085      	sub	sp, #20
 8001efc:	af02      	add	r7, sp, #8
 8001efe:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(),
 8001f00:	4b0f      	ldr	r3, [pc, #60]	@ (8001f40 <BSP_LCD_Clear+0x48>)
 8001f02:	681c      	ldr	r4, [r3, #0]
 8001f04:	4b0e      	ldr	r3, [pc, #56]	@ (8001f40 <BSP_LCD_Clear+0x48>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4a0e      	ldr	r2, [pc, #56]	@ (8001f44 <BSP_LCD_Clear+0x4c>)
 8001f0a:	2134      	movs	r1, #52	@ 0x34
 8001f0c:	fb01 f303 	mul.w	r3, r1, r3
 8001f10:	4413      	add	r3, r2
 8001f12:	335c      	adds	r3, #92	@ 0x5c
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	461e      	mov	r6, r3
 8001f18:	f7ff ff1a 	bl	8001d50 <BSP_LCD_GetXSize>
 8001f1c:	4605      	mov	r5, r0
 8001f1e:	f7ff ff23 	bl	8001d68 <BSP_LCD_GetYSize>
 8001f22:	4602      	mov	r2, r0
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	9301      	str	r3, [sp, #4]
 8001f28:	2300      	movs	r3, #0
 8001f2a:	9300      	str	r3, [sp, #0]
 8001f2c:	4613      	mov	r3, r2
 8001f2e:	462a      	mov	r2, r5
 8001f30:	4631      	mov	r1, r6
 8001f32:	4620      	mov	r0, r4
 8001f34:	f000 fb2a 	bl	800258c <FillBuffer>
             BSP_LCD_GetYSize(), 0, Color);
}
 8001f38:	bf00      	nop
 8001f3a:	370c      	adds	r7, #12
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f40:	20000658 	.word	0x20000658
 8001f44:	20000540 	.word	0x20000540

08001f48 <BSP_LCD_DisplayChar>:
  * @param  Xpos: start column address
  * @param  Ypos: the Line where to display the character shape
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8001f48:	b590      	push	{r4, r7, lr}
 8001f4a:	b083      	sub	sp, #12
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	4603      	mov	r3, r0
 8001f50:	80fb      	strh	r3, [r7, #6]
 8001f52:	460b      	mov	r3, r1
 8001f54:	80bb      	strh	r3, [r7, #4]
 8001f56:	4613      	mov	r3, r2
 8001f58:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii - ' ') *\
 8001f5a:	4b1b      	ldr	r3, [pc, #108]	@ (8001fc8 <BSP_LCD_DisplayChar+0x80>)
 8001f5c:	681a      	ldr	r2, [r3, #0]
 8001f5e:	491b      	ldr	r1, [pc, #108]	@ (8001fcc <BSP_LCD_DisplayChar+0x84>)
 8001f60:	4613      	mov	r3, r2
 8001f62:	005b      	lsls	r3, r3, #1
 8001f64:	4413      	add	r3, r2
 8001f66:	009b      	lsls	r3, r3, #2
 8001f68:	440b      	add	r3, r1
 8001f6a:	3308      	adds	r3, #8
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	6819      	ldr	r1, [r3, #0]
 8001f70:	78fb      	ldrb	r3, [r7, #3]
 8001f72:	f1a3 0020 	sub.w	r0, r3, #32
                                                           DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8001f76:	4b14      	ldr	r3, [pc, #80]	@ (8001fc8 <BSP_LCD_DisplayChar+0x80>)
 8001f78:	681a      	ldr	r2, [r3, #0]
 8001f7a:	4c14      	ldr	r4, [pc, #80]	@ (8001fcc <BSP_LCD_DisplayChar+0x84>)
 8001f7c:	4613      	mov	r3, r2
 8001f7e:	005b      	lsls	r3, r3, #1
 8001f80:	4413      	add	r3, r2
 8001f82:	009b      	lsls	r3, r3, #2
 8001f84:	4423      	add	r3, r4
 8001f86:	3308      	adds	r3, #8
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii - ' ') *\
 8001f8c:	fb03 f000 	mul.w	r0, r3, r0
                                                           DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8001f90:	4b0d      	ldr	r3, [pc, #52]	@ (8001fc8 <BSP_LCD_DisplayChar+0x80>)
 8001f92:	681a      	ldr	r2, [r3, #0]
 8001f94:	4c0d      	ldr	r4, [pc, #52]	@ (8001fcc <BSP_LCD_DisplayChar+0x84>)
 8001f96:	4613      	mov	r3, r2
 8001f98:	005b      	lsls	r3, r3, #1
 8001f9a:	4413      	add	r3, r2
 8001f9c:	009b      	lsls	r3, r3, #2
 8001f9e:	4423      	add	r3, r4
 8001fa0:	3308      	adds	r3, #8
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	889b      	ldrh	r3, [r3, #4]
 8001fa6:	3307      	adds	r3, #7
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	da00      	bge.n	8001fae <BSP_LCD_DisplayChar+0x66>
 8001fac:	3307      	adds	r3, #7
 8001fae:	10db      	asrs	r3, r3, #3
 8001fb0:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii - ' ') *\
 8001fb4:	18ca      	adds	r2, r1, r3
 8001fb6:	88b9      	ldrh	r1, [r7, #4]
 8001fb8:	88fb      	ldrh	r3, [r7, #6]
 8001fba:	4618      	mov	r0, r3
 8001fbc:	f000 fa2c 	bl	8002418 <DrawChar>
}
 8001fc0:	bf00      	nop
 8001fc2:	370c      	adds	r7, #12
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd90      	pop	{r4, r7, pc}
 8001fc8:	20000658 	.word	0x20000658
 8001fcc:	2000065c 	.word	0x2000065c

08001fd0 <BSP_LCD_DisplayStringAt>:
  *                @arg CENTER_MODE
  *                @arg RIGHT_MODE
  *                @arg LEFT_MODE
  */
void BSP_LCD_DisplayStringAt(uint16_t X, uint16_t Y, uint8_t *pText, Text_AlignModeTypdef mode)
{
 8001fd0:	b5b0      	push	{r4, r5, r7, lr}
 8001fd2:	b088      	sub	sp, #32
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	60ba      	str	r2, [r7, #8]
 8001fd8:	461a      	mov	r2, r3
 8001fda:	4603      	mov	r3, r0
 8001fdc:	81fb      	strh	r3, [r7, #14]
 8001fde:	460b      	mov	r3, r1
 8001fe0:	81bb      	strh	r3, [r7, #12]
 8001fe2:	4613      	mov	r3, r2
 8001fe4:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	83fb      	strh	r3, [r7, #30]
 8001fea:	2300      	movs	r3, #0
 8001fec:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	61bb      	str	r3, [r7, #24]
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = pText;
 8001ff6:	68bb      	ldr	r3, [r7, #8]
 8001ff8:	617b      	str	r3, [r7, #20]

  /* Get the text size */
  while (*ptr++) { size ++ ; }
 8001ffa:	e002      	b.n	8002002 <BSP_LCD_DisplayStringAt+0x32>
 8001ffc:	69bb      	ldr	r3, [r7, #24]
 8001ffe:	3301      	adds	r3, #1
 8002000:	61bb      	str	r3, [r7, #24]
 8002002:	697b      	ldr	r3, [r7, #20]
 8002004:	1c5a      	adds	r2, r3, #1
 8002006:	617a      	str	r2, [r7, #20]
 8002008:	781b      	ldrb	r3, [r3, #0]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d1f6      	bne.n	8001ffc <BSP_LCD_DisplayStringAt+0x2c>

  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize() / DrawProp[ActiveLayer].pFont->Width);
 800200e:	f7ff fe9f 	bl	8001d50 <BSP_LCD_GetXSize>
 8002012:	4601      	mov	r1, r0
 8002014:	4b4b      	ldr	r3, [pc, #300]	@ (8002144 <BSP_LCD_DisplayStringAt+0x174>)
 8002016:	681a      	ldr	r2, [r3, #0]
 8002018:	484b      	ldr	r0, [pc, #300]	@ (8002148 <BSP_LCD_DisplayStringAt+0x178>)
 800201a:	4613      	mov	r3, r2
 800201c:	005b      	lsls	r3, r3, #1
 800201e:	4413      	add	r3, r2
 8002020:	009b      	lsls	r3, r3, #2
 8002022:	4403      	add	r3, r0
 8002024:	3308      	adds	r3, #8
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	889b      	ldrh	r3, [r3, #4]
 800202a:	fbb1 f3f3 	udiv	r3, r1, r3
 800202e:	613b      	str	r3, [r7, #16]

  switch (mode)
 8002030:	79fb      	ldrb	r3, [r7, #7]
 8002032:	2b03      	cmp	r3, #3
 8002034:	d01c      	beq.n	8002070 <BSP_LCD_DisplayStringAt+0xa0>
 8002036:	2b03      	cmp	r3, #3
 8002038:	dc33      	bgt.n	80020a2 <BSP_LCD_DisplayStringAt+0xd2>
 800203a:	2b01      	cmp	r3, #1
 800203c:	d002      	beq.n	8002044 <BSP_LCD_DisplayStringAt+0x74>
 800203e:	2b02      	cmp	r3, #2
 8002040:	d019      	beq.n	8002076 <BSP_LCD_DisplayStringAt+0xa6>
 8002042:	e02e      	b.n	80020a2 <BSP_LCD_DisplayStringAt+0xd2>
  {
    case CENTER_MODE:
    {
      refcolumn = X + ((xsize - size) * DrawProp[ActiveLayer].pFont->Width) / 2;
 8002044:	693a      	ldr	r2, [r7, #16]
 8002046:	69bb      	ldr	r3, [r7, #24]
 8002048:	1ad1      	subs	r1, r2, r3
 800204a:	4b3e      	ldr	r3, [pc, #248]	@ (8002144 <BSP_LCD_DisplayStringAt+0x174>)
 800204c:	681a      	ldr	r2, [r3, #0]
 800204e:	483e      	ldr	r0, [pc, #248]	@ (8002148 <BSP_LCD_DisplayStringAt+0x178>)
 8002050:	4613      	mov	r3, r2
 8002052:	005b      	lsls	r3, r3, #1
 8002054:	4413      	add	r3, r2
 8002056:	009b      	lsls	r3, r3, #2
 8002058:	4403      	add	r3, r0
 800205a:	3308      	adds	r3, #8
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	889b      	ldrh	r3, [r3, #4]
 8002060:	fb01 f303 	mul.w	r3, r1, r3
 8002064:	085b      	lsrs	r3, r3, #1
 8002066:	b29a      	uxth	r2, r3
 8002068:	89fb      	ldrh	r3, [r7, #14]
 800206a:	4413      	add	r3, r2
 800206c:	83fb      	strh	r3, [r7, #30]
      break;
 800206e:	e01b      	b.n	80020a8 <BSP_LCD_DisplayStringAt+0xd8>
    }
    case LEFT_MODE:
    {
      refcolumn = X;
 8002070:	89fb      	ldrh	r3, [r7, #14]
 8002072:	83fb      	strh	r3, [r7, #30]
      break;
 8002074:	e018      	b.n	80020a8 <BSP_LCD_DisplayStringAt+0xd8>
    }
    case RIGHT_MODE:
    {
      refcolumn = X + ((xsize - size) * DrawProp[ActiveLayer].pFont->Width);
 8002076:	693a      	ldr	r2, [r7, #16]
 8002078:	69bb      	ldr	r3, [r7, #24]
 800207a:	1ad3      	subs	r3, r2, r3
 800207c:	b299      	uxth	r1, r3
 800207e:	4b31      	ldr	r3, [pc, #196]	@ (8002144 <BSP_LCD_DisplayStringAt+0x174>)
 8002080:	681a      	ldr	r2, [r3, #0]
 8002082:	4831      	ldr	r0, [pc, #196]	@ (8002148 <BSP_LCD_DisplayStringAt+0x178>)
 8002084:	4613      	mov	r3, r2
 8002086:	005b      	lsls	r3, r3, #1
 8002088:	4413      	add	r3, r2
 800208a:	009b      	lsls	r3, r3, #2
 800208c:	4403      	add	r3, r0
 800208e:	3308      	adds	r3, #8
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	889b      	ldrh	r3, [r3, #4]
 8002094:	fb11 f303 	smulbb	r3, r1, r3
 8002098:	b29a      	uxth	r2, r3
 800209a:	89fb      	ldrh	r3, [r7, #14]
 800209c:	4413      	add	r3, r2
 800209e:	83fb      	strh	r3, [r7, #30]
      break;
 80020a0:	e002      	b.n	80020a8 <BSP_LCD_DisplayStringAt+0xd8>
    }
    default:
    {
      refcolumn = X;
 80020a2:	89fb      	ldrh	r3, [r7, #14]
 80020a4:	83fb      	strh	r3, [r7, #30]
      break;
 80020a6:	bf00      	nop
    }
  }

  /* Send the string character by character on LCD */
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i * DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >=
 80020a8:	e01a      	b.n	80020e0 <BSP_LCD_DisplayStringAt+0x110>
                          DrawProp[ActiveLayer].pFont->Width))
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Y, *pText);
 80020aa:	68bb      	ldr	r3, [r7, #8]
 80020ac:	781a      	ldrb	r2, [r3, #0]
 80020ae:	89b9      	ldrh	r1, [r7, #12]
 80020b0:	8bfb      	ldrh	r3, [r7, #30]
 80020b2:	4618      	mov	r0, r3
 80020b4:	f7ff ff48 	bl	8001f48 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 80020b8:	4b22      	ldr	r3, [pc, #136]	@ (8002144 <BSP_LCD_DisplayStringAt+0x174>)
 80020ba:	681a      	ldr	r2, [r3, #0]
 80020bc:	4922      	ldr	r1, [pc, #136]	@ (8002148 <BSP_LCD_DisplayStringAt+0x178>)
 80020be:	4613      	mov	r3, r2
 80020c0:	005b      	lsls	r3, r3, #1
 80020c2:	4413      	add	r3, r2
 80020c4:	009b      	lsls	r3, r3, #2
 80020c6:	440b      	add	r3, r1
 80020c8:	3308      	adds	r3, #8
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	889a      	ldrh	r2, [r3, #4]
 80020ce:	8bfb      	ldrh	r3, [r7, #30]
 80020d0:	4413      	add	r3, r2
 80020d2:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    pText++;
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	3301      	adds	r3, #1
 80020d8:	60bb      	str	r3, [r7, #8]
    i++;
 80020da:	8bbb      	ldrh	r3, [r7, #28]
 80020dc:	3301      	adds	r3, #1
 80020de:	83bb      	strh	r3, [r7, #28]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i * DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >=
 80020e0:	68bb      	ldr	r3, [r7, #8]
 80020e2:	781b      	ldrb	r3, [r3, #0]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	bf14      	ite	ne
 80020e8:	2301      	movne	r3, #1
 80020ea:	2300      	moveq	r3, #0
 80020ec:	b2dc      	uxtb	r4, r3
 80020ee:	f7ff fe2f 	bl	8001d50 <BSP_LCD_GetXSize>
 80020f2:	8bb9      	ldrh	r1, [r7, #28]
 80020f4:	4b13      	ldr	r3, [pc, #76]	@ (8002144 <BSP_LCD_DisplayStringAt+0x174>)
 80020f6:	681a      	ldr	r2, [r3, #0]
 80020f8:	4d13      	ldr	r5, [pc, #76]	@ (8002148 <BSP_LCD_DisplayStringAt+0x178>)
 80020fa:	4613      	mov	r3, r2
 80020fc:	005b      	lsls	r3, r3, #1
 80020fe:	4413      	add	r3, r2
 8002100:	009b      	lsls	r3, r3, #2
 8002102:	442b      	add	r3, r5
 8002104:	3308      	adds	r3, #8
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	889b      	ldrh	r3, [r3, #4]
 800210a:	fb01 f303 	mul.w	r3, r1, r3
 800210e:	1ac3      	subs	r3, r0, r3
 8002110:	b299      	uxth	r1, r3
                          DrawProp[ActiveLayer].pFont->Width))
 8002112:	4b0c      	ldr	r3, [pc, #48]	@ (8002144 <BSP_LCD_DisplayStringAt+0x174>)
 8002114:	681a      	ldr	r2, [r3, #0]
 8002116:	480c      	ldr	r0, [pc, #48]	@ (8002148 <BSP_LCD_DisplayStringAt+0x178>)
 8002118:	4613      	mov	r3, r2
 800211a:	005b      	lsls	r3, r3, #1
 800211c:	4413      	add	r3, r2
 800211e:	009b      	lsls	r3, r3, #2
 8002120:	4403      	add	r3, r0
 8002122:	3308      	adds	r3, #8
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	889b      	ldrh	r3, [r3, #4]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i * DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >=
 8002128:	4299      	cmp	r1, r3
 800212a:	bf2c      	ite	cs
 800212c:	2301      	movcs	r3, #1
 800212e:	2300      	movcc	r3, #0
 8002130:	b2db      	uxtb	r3, r3
 8002132:	4023      	ands	r3, r4
 8002134:	b2db      	uxtb	r3, r3
 8002136:	2b00      	cmp	r3, #0
 8002138:	d1b7      	bne.n	80020aa <BSP_LCD_DisplayStringAt+0xda>
  }
}
 800213a:	bf00      	nop
 800213c:	bf00      	nop
 800213e:	3720      	adds	r7, #32
 8002140:	46bd      	mov	sp, r7
 8002142:	bdb0      	pop	{r4, r5, r7, pc}
 8002144:	20000658 	.word	0x20000658
 8002148:	2000065c 	.word	0x2000065c

0800214c <BSP_LCD_FillRect>:
  * @param  Ypos: the Y position
  * @param  Height: rectangle height
  * @param  Width: rectangle width
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 800214c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002150:	b086      	sub	sp, #24
 8002152:	af02      	add	r7, sp, #8
 8002154:	4604      	mov	r4, r0
 8002156:	4608      	mov	r0, r1
 8002158:	4611      	mov	r1, r2
 800215a:	461a      	mov	r2, r3
 800215c:	4623      	mov	r3, r4
 800215e:	80fb      	strh	r3, [r7, #6]
 8002160:	4603      	mov	r3, r0
 8002162:	80bb      	strh	r3, [r7, #4]
 8002164:	460b      	mov	r3, r1
 8002166:	807b      	strh	r3, [r7, #2]
 8002168:	4613      	mov	r3, r2
 800216a:	803b      	strh	r3, [r7, #0]
  uint32_t xaddress = 0;
 800216c:	2300      	movs	r3, #0
 800216e:	60fb      	str	r3, [r7, #12]

  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8002170:	4b20      	ldr	r3, [pc, #128]	@ (80021f4 <BSP_LCD_FillRect+0xa8>)
 8002172:	681a      	ldr	r2, [r3, #0]
 8002174:	4920      	ldr	r1, [pc, #128]	@ (80021f8 <BSP_LCD_FillRect+0xac>)
 8002176:	4613      	mov	r3, r2
 8002178:	005b      	lsls	r3, r3, #1
 800217a:	4413      	add	r3, r2
 800217c:	009b      	lsls	r3, r3, #2
 800217e:	440b      	add	r3, r1
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4618      	mov	r0, r3
 8002184:	f7ff fe70 	bl	8001e68 <BSP_LCD_SetTextColor>

  /* Get the rectangle start address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4 * (BSP_LCD_GetXSize() * Ypos + Xpos);
 8002188:	4b1a      	ldr	r3, [pc, #104]	@ (80021f4 <BSP_LCD_FillRect+0xa8>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4a1b      	ldr	r2, [pc, #108]	@ (80021fc <BSP_LCD_FillRect+0xb0>)
 800218e:	2134      	movs	r1, #52	@ 0x34
 8002190:	fb01 f303 	mul.w	r3, r1, r3
 8002194:	4413      	add	r3, r2
 8002196:	335c      	adds	r3, #92	@ 0x5c
 8002198:	681c      	ldr	r4, [r3, #0]
 800219a:	f7ff fdd9 	bl	8001d50 <BSP_LCD_GetXSize>
 800219e:	4602      	mov	r2, r0
 80021a0:	88bb      	ldrh	r3, [r7, #4]
 80021a2:	fb03 f202 	mul.w	r2, r3, r2
 80021a6:	88fb      	ldrh	r3, [r7, #6]
 80021a8:	4413      	add	r3, r2
 80021aa:	009b      	lsls	r3, r3, #2
 80021ac:	4423      	add	r3, r4
 80021ae:	60fb      	str	r3, [r7, #12]

  /* Fill the rectangle */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Width, Height, (BSP_LCD_GetXSize() - Width),
 80021b0:	4b10      	ldr	r3, [pc, #64]	@ (80021f4 <BSP_LCD_FillRect+0xa8>)
 80021b2:	681c      	ldr	r4, [r3, #0]
 80021b4:	68fd      	ldr	r5, [r7, #12]
 80021b6:	887e      	ldrh	r6, [r7, #2]
 80021b8:	f8b7 8000 	ldrh.w	r8, [r7]
 80021bc:	f7ff fdc8 	bl	8001d50 <BSP_LCD_GetXSize>
 80021c0:	4602      	mov	r2, r0
 80021c2:	887b      	ldrh	r3, [r7, #2]
 80021c4:	1ad1      	subs	r1, r2, r3
 80021c6:	4b0b      	ldr	r3, [pc, #44]	@ (80021f4 <BSP_LCD_FillRect+0xa8>)
 80021c8:	681a      	ldr	r2, [r3, #0]
 80021ca:	480b      	ldr	r0, [pc, #44]	@ (80021f8 <BSP_LCD_FillRect+0xac>)
 80021cc:	4613      	mov	r3, r2
 80021ce:	005b      	lsls	r3, r3, #1
 80021d0:	4413      	add	r3, r2
 80021d2:	009b      	lsls	r3, r3, #2
 80021d4:	4403      	add	r3, r0
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	9301      	str	r3, [sp, #4]
 80021da:	9100      	str	r1, [sp, #0]
 80021dc:	4643      	mov	r3, r8
 80021de:	4632      	mov	r2, r6
 80021e0:	4629      	mov	r1, r5
 80021e2:	4620      	mov	r0, r4
 80021e4:	f000 f9d2 	bl	800258c <FillBuffer>
             DrawProp[ActiveLayer].TextColor);
}
 80021e8:	bf00      	nop
 80021ea:	3710      	adds	r7, #16
 80021ec:	46bd      	mov	sp, r7
 80021ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80021f2:	bf00      	nop
 80021f4:	20000658 	.word	0x20000658
 80021f8:	2000065c 	.word	0x2000065c
 80021fc:	20000540 	.word	0x20000540

08002200 <BSP_LCD_DisplayOn>:

/**
  * @brief  Enables the Display.
  */
void BSP_LCD_DisplayOn(void)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	af00      	add	r7, sp, #0
  if (LcdDrv->DisplayOn != NULL)
 8002204:	4b05      	ldr	r3, [pc, #20]	@ (800221c <BSP_LCD_DisplayOn+0x1c>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d003      	beq.n	8002216 <BSP_LCD_DisplayOn+0x16>
  {
    LcdDrv->DisplayOn();
 800220e:	4b03      	ldr	r3, [pc, #12]	@ (800221c <BSP_LCD_DisplayOn+0x1c>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	689b      	ldr	r3, [r3, #8]
 8002214:	4798      	blx	r3
  }
}
 8002216:	bf00      	nop
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	20000674 	.word	0x20000674

08002220 <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LTDC MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b08e      	sub	sp, #56	@ 0x38
 8002224:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the LTDC and DMA2D Clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8002226:	2300      	movs	r3, #0
 8002228:	623b      	str	r3, [r7, #32]
 800222a:	4b61      	ldr	r3, [pc, #388]	@ (80023b0 <BSP_LCD_MspInit+0x190>)
 800222c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800222e:	4a60      	ldr	r2, [pc, #384]	@ (80023b0 <BSP_LCD_MspInit+0x190>)
 8002230:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002234:	6453      	str	r3, [r2, #68]	@ 0x44
 8002236:	4b5e      	ldr	r3, [pc, #376]	@ (80023b0 <BSP_LCD_MspInit+0x190>)
 8002238:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800223a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800223e:	623b      	str	r3, [r7, #32]
 8002240:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_DMA2D_CLK_ENABLE();
 8002242:	2300      	movs	r3, #0
 8002244:	61fb      	str	r3, [r7, #28]
 8002246:	4b5a      	ldr	r3, [pc, #360]	@ (80023b0 <BSP_LCD_MspInit+0x190>)
 8002248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800224a:	4a59      	ldr	r2, [pc, #356]	@ (80023b0 <BSP_LCD_MspInit+0x190>)
 800224c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002250:	6313      	str	r3, [r2, #48]	@ 0x30
 8002252:	4b57      	ldr	r3, [pc, #348]	@ (80023b0 <BSP_LCD_MspInit+0x190>)
 8002254:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002256:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800225a:	61fb      	str	r3, [r7, #28]
 800225c:	69fb      	ldr	r3, [r7, #28]

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800225e:	2300      	movs	r3, #0
 8002260:	61bb      	str	r3, [r7, #24]
 8002262:	4b53      	ldr	r3, [pc, #332]	@ (80023b0 <BSP_LCD_MspInit+0x190>)
 8002264:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002266:	4a52      	ldr	r2, [pc, #328]	@ (80023b0 <BSP_LCD_MspInit+0x190>)
 8002268:	f043 0301 	orr.w	r3, r3, #1
 800226c:	6313      	str	r3, [r2, #48]	@ 0x30
 800226e:	4b50      	ldr	r3, [pc, #320]	@ (80023b0 <BSP_LCD_MspInit+0x190>)
 8002270:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002272:	f003 0301 	and.w	r3, r3, #1
 8002276:	61bb      	str	r3, [r7, #24]
 8002278:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800227a:	2300      	movs	r3, #0
 800227c:	617b      	str	r3, [r7, #20]
 800227e:	4b4c      	ldr	r3, [pc, #304]	@ (80023b0 <BSP_LCD_MspInit+0x190>)
 8002280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002282:	4a4b      	ldr	r2, [pc, #300]	@ (80023b0 <BSP_LCD_MspInit+0x190>)
 8002284:	f043 0302 	orr.w	r3, r3, #2
 8002288:	6313      	str	r3, [r2, #48]	@ 0x30
 800228a:	4b49      	ldr	r3, [pc, #292]	@ (80023b0 <BSP_LCD_MspInit+0x190>)
 800228c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800228e:	f003 0302 	and.w	r3, r3, #2
 8002292:	617b      	str	r3, [r7, #20]
 8002294:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002296:	2300      	movs	r3, #0
 8002298:	613b      	str	r3, [r7, #16]
 800229a:	4b45      	ldr	r3, [pc, #276]	@ (80023b0 <BSP_LCD_MspInit+0x190>)
 800229c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800229e:	4a44      	ldr	r2, [pc, #272]	@ (80023b0 <BSP_LCD_MspInit+0x190>)
 80022a0:	f043 0304 	orr.w	r3, r3, #4
 80022a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80022a6:	4b42      	ldr	r3, [pc, #264]	@ (80023b0 <BSP_LCD_MspInit+0x190>)
 80022a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022aa:	f003 0304 	and.w	r3, r3, #4
 80022ae:	613b      	str	r3, [r7, #16]
 80022b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80022b2:	2300      	movs	r3, #0
 80022b4:	60fb      	str	r3, [r7, #12]
 80022b6:	4b3e      	ldr	r3, [pc, #248]	@ (80023b0 <BSP_LCD_MspInit+0x190>)
 80022b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ba:	4a3d      	ldr	r2, [pc, #244]	@ (80023b0 <BSP_LCD_MspInit+0x190>)
 80022bc:	f043 0308 	orr.w	r3, r3, #8
 80022c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80022c2:	4b3b      	ldr	r3, [pc, #236]	@ (80023b0 <BSP_LCD_MspInit+0x190>)
 80022c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022c6:	f003 0308 	and.w	r3, r3, #8
 80022ca:	60fb      	str	r3, [r7, #12]
 80022cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80022ce:	2300      	movs	r3, #0
 80022d0:	60bb      	str	r3, [r7, #8]
 80022d2:	4b37      	ldr	r3, [pc, #220]	@ (80023b0 <BSP_LCD_MspInit+0x190>)
 80022d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022d6:	4a36      	ldr	r2, [pc, #216]	@ (80023b0 <BSP_LCD_MspInit+0x190>)
 80022d8:	f043 0320 	orr.w	r3, r3, #32
 80022dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80022de:	4b34      	ldr	r3, [pc, #208]	@ (80023b0 <BSP_LCD_MspInit+0x190>)
 80022e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022e2:	f003 0320 	and.w	r3, r3, #32
 80022e6:	60bb      	str	r3, [r7, #8]
 80022e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80022ea:	2300      	movs	r3, #0
 80022ec:	607b      	str	r3, [r7, #4]
 80022ee:	4b30      	ldr	r3, [pc, #192]	@ (80023b0 <BSP_LCD_MspInit+0x190>)
 80022f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022f2:	4a2f      	ldr	r2, [pc, #188]	@ (80023b0 <BSP_LCD_MspInit+0x190>)
 80022f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80022f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80022fa:	4b2d      	ldr	r3, [pc, #180]	@ (80023b0 <BSP_LCD_MspInit+0x190>)
 80022fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002302:	607b      	str	r3, [r7, #4]
 8002304:	687b      	ldr	r3, [r7, #4]
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 8002306:	f641 0358 	movw	r3, #6232	@ 0x1858
 800230a:	627b      	str	r3, [r7, #36]	@ 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 800230c:	2302      	movs	r3, #2
 800230e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8002310:	2300      	movs	r3, #0
 8002312:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8002314:	2302      	movs	r3, #2
 8002316:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStructure.Alternate = GPIO_AF14_LTDC;
 8002318:	230e      	movs	r3, #14
 800231a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 800231c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002320:	4619      	mov	r1, r3
 8002322:	4824      	ldr	r0, [pc, #144]	@ (80023b4 <BSP_LCD_MspInit+0x194>)
 8002324:	f001 f926 	bl	8003574 <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8002328:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 800232c:	627b      	str	r3, [r7, #36]	@ 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 800232e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002332:	4619      	mov	r1, r3
 8002334:	4820      	ldr	r0, [pc, #128]	@ (80023b8 <BSP_LCD_MspInit+0x198>)
 8002336:	f001 f91d 	bl	8003574 <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 800233a:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 800233e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8002340:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002344:	4619      	mov	r1, r3
 8002346:	481d      	ldr	r0, [pc, #116]	@ (80023bc <BSP_LCD_MspInit+0x19c>)
 8002348:	f001 f914 	bl	8003574 <HAL_GPIO_Init>

  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 800234c:	2348      	movs	r3, #72	@ 0x48
 800234e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8002350:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002354:	4619      	mov	r1, r3
 8002356:	481a      	ldr	r0, [pc, #104]	@ (80023c0 <BSP_LCD_MspInit+0x1a0>)
 8002358:	f001 f90c 	bl	8003574 <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 800235c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002360:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8002362:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002366:	4619      	mov	r1, r3
 8002368:	4816      	ldr	r0, [pc, #88]	@ (80023c4 <BSP_LCD_MspInit+0x1a4>)
 800236a:	f001 f903 	bl	8003574 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 800236e:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8002372:	627b      	str	r3, [r7, #36]	@ 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8002374:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002378:	4619      	mov	r1, r3
 800237a:	4813      	ldr	r0, [pc, #76]	@ (80023c8 <BSP_LCD_MspInit+0x1a8>)
 800237c:	f001 f8fa 	bl	8003574 <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8002380:	2303      	movs	r3, #3
 8002382:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStructure.Alternate = GPIO_AF9_LTDC;
 8002384:	2309      	movs	r3, #9
 8002386:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002388:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800238c:	4619      	mov	r1, r3
 800238e:	480a      	ldr	r0, [pc, #40]	@ (80023b8 <BSP_LCD_MspInit+0x198>)
 8002390:	f001 f8f0 	bl	8003574 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8002394:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002398:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 800239a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800239e:	4619      	mov	r1, r3
 80023a0:	4809      	ldr	r0, [pc, #36]	@ (80023c8 <BSP_LCD_MspInit+0x1a8>)
 80023a2:	f001 f8e7 	bl	8003574 <HAL_GPIO_Init>
}
 80023a6:	bf00      	nop
 80023a8:	3738      	adds	r7, #56	@ 0x38
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	40023800 	.word	0x40023800
 80023b4:	40020000 	.word	0x40020000
 80023b8:	40020400 	.word	0x40020400
 80023bc:	40020800 	.word	0x40020800
 80023c0:	40020c00 	.word	0x40020c00
 80023c4:	40021400 	.word	0x40021400
 80023c8:	40021800 	.word	0x40021800

080023cc <BSP_LCD_DrawPixel>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 80023cc:	b5b0      	push	{r4, r5, r7, lr}
 80023ce:	b082      	sub	sp, #8
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	4603      	mov	r3, r0
 80023d4:	603a      	str	r2, [r7, #0]
 80023d6:	80fb      	strh	r3, [r7, #6]
 80023d8:	460b      	mov	r3, r1
 80023da:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4 * (Ypos * BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80023dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002410 <BSP_LCD_DrawPixel+0x44>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a0c      	ldr	r2, [pc, #48]	@ (8002414 <BSP_LCD_DrawPixel+0x48>)
 80023e2:	2134      	movs	r1, #52	@ 0x34
 80023e4:	fb01 f303 	mul.w	r3, r1, r3
 80023e8:	4413      	add	r3, r2
 80023ea:	335c      	adds	r3, #92	@ 0x5c
 80023ec:	681c      	ldr	r4, [r3, #0]
 80023ee:	88bd      	ldrh	r5, [r7, #4]
 80023f0:	f7ff fcae 	bl	8001d50 <BSP_LCD_GetXSize>
 80023f4:	4603      	mov	r3, r0
 80023f6:	fb03 f205 	mul.w	r2, r3, r5
 80023fa:	88fb      	ldrh	r3, [r7, #6]
 80023fc:	4413      	add	r3, r2
 80023fe:	009b      	lsls	r3, r3, #2
 8002400:	4423      	add	r3, r4
 8002402:	461a      	mov	r2, r3
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	6013      	str	r3, [r2, #0]
}
 8002408:	bf00      	nop
 800240a:	3708      	adds	r7, #8
 800240c:	46bd      	mov	sp, r7
 800240e:	bdb0      	pop	{r4, r5, r7, pc}
 8002410:	20000658 	.word	0x20000658
 8002414:	20000540 	.word	0x20000540

08002418 <DrawChar>:
  * @param  Xpos: the Line where to display the character shape
  * @param  Ypos: start column address
  * @param  c: pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b088      	sub	sp, #32
 800241c:	af00      	add	r7, sp, #0
 800241e:	4603      	mov	r3, r0
 8002420:	603a      	str	r2, [r7, #0]
 8002422:	80fb      	strh	r3, [r7, #6]
 8002424:	460b      	mov	r3, r1
 8002426:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8002428:	2300      	movs	r3, #0
 800242a:	61fb      	str	r3, [r7, #28]
 800242c:	2300      	movs	r3, #0
 800242e:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t offset;
  uint8_t *pchar;
  uint32_t line = 0;
 8002430:	2300      	movs	r3, #0
 8002432:	617b      	str	r3, [r7, #20]

  height = DrawProp[ActiveLayer].pFont->Height;
 8002434:	4b53      	ldr	r3, [pc, #332]	@ (8002584 <DrawChar+0x16c>)
 8002436:	681a      	ldr	r2, [r3, #0]
 8002438:	4953      	ldr	r1, [pc, #332]	@ (8002588 <DrawChar+0x170>)
 800243a:	4613      	mov	r3, r2
 800243c:	005b      	lsls	r3, r3, #1
 800243e:	4413      	add	r3, r2
 8002440:	009b      	lsls	r3, r3, #2
 8002442:	440b      	add	r3, r1
 8002444:	3308      	adds	r3, #8
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	88db      	ldrh	r3, [r3, #6]
 800244a:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 800244c:	4b4d      	ldr	r3, [pc, #308]	@ (8002584 <DrawChar+0x16c>)
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	494d      	ldr	r1, [pc, #308]	@ (8002588 <DrawChar+0x170>)
 8002452:	4613      	mov	r3, r2
 8002454:	005b      	lsls	r3, r3, #1
 8002456:	4413      	add	r3, r2
 8002458:	009b      	lsls	r3, r3, #2
 800245a:	440b      	add	r3, r1
 800245c:	3308      	adds	r3, #8
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	889b      	ldrh	r3, [r3, #4]
 8002462:	823b      	strh	r3, [r7, #16]

  offset = 8 * ((width + 7) / 8) -  width ;
 8002464:	8a3b      	ldrh	r3, [r7, #16]
 8002466:	3307      	adds	r3, #7
 8002468:	2b00      	cmp	r3, #0
 800246a:	da00      	bge.n	800246e <DrawChar+0x56>
 800246c:	3307      	adds	r3, #7
 800246e:	10db      	asrs	r3, r3, #3
 8002470:	b2db      	uxtb	r3, r3
 8002472:	00db      	lsls	r3, r3, #3
 8002474:	b2da      	uxtb	r2, r3
 8002476:	8a3b      	ldrh	r3, [r7, #16]
 8002478:	b2db      	uxtb	r3, r3
 800247a:	1ad3      	subs	r3, r2, r3
 800247c:	73fb      	strb	r3, [r7, #15]

  for (i = 0; i < height; i++)
 800247e:	2300      	movs	r3, #0
 8002480:	61fb      	str	r3, [r7, #28]
 8002482:	e076      	b.n	8002572 <DrawChar+0x15a>
  {
    pchar = ((uint8_t *)c + (width + 7) / 8 * i);
 8002484:	8a3b      	ldrh	r3, [r7, #16]
 8002486:	3307      	adds	r3, #7
 8002488:	2b00      	cmp	r3, #0
 800248a:	da00      	bge.n	800248e <DrawChar+0x76>
 800248c:	3307      	adds	r3, #7
 800248e:	10db      	asrs	r3, r3, #3
 8002490:	461a      	mov	r2, r3
 8002492:	69fb      	ldr	r3, [r7, #28]
 8002494:	fb02 f303 	mul.w	r3, r2, r3
 8002498:	683a      	ldr	r2, [r7, #0]
 800249a:	4413      	add	r3, r2
 800249c:	60bb      	str	r3, [r7, #8]

    switch (((width + 7) / 8))
 800249e:	8a3b      	ldrh	r3, [r7, #16]
 80024a0:	3307      	adds	r3, #7
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	da00      	bge.n	80024a8 <DrawChar+0x90>
 80024a6:	3307      	adds	r3, #7
 80024a8:	10db      	asrs	r3, r3, #3
 80024aa:	2b01      	cmp	r3, #1
 80024ac:	d002      	beq.n	80024b4 <DrawChar+0x9c>
 80024ae:	2b02      	cmp	r3, #2
 80024b0:	d004      	beq.n	80024bc <DrawChar+0xa4>
 80024b2:	e00c      	b.n	80024ce <DrawChar+0xb6>
    {
      case 1:
        line =  pchar[0];
 80024b4:	68bb      	ldr	r3, [r7, #8]
 80024b6:	781b      	ldrb	r3, [r3, #0]
 80024b8:	617b      	str	r3, [r7, #20]
        break;
 80024ba:	e016      	b.n	80024ea <DrawChar+0xd2>

      case 2:
        line = (pchar[0] << 8) | pchar[1];
 80024bc:	68bb      	ldr	r3, [r7, #8]
 80024be:	781b      	ldrb	r3, [r3, #0]
 80024c0:	021b      	lsls	r3, r3, #8
 80024c2:	68ba      	ldr	r2, [r7, #8]
 80024c4:	3201      	adds	r2, #1
 80024c6:	7812      	ldrb	r2, [r2, #0]
 80024c8:	4313      	orrs	r3, r2
 80024ca:	617b      	str	r3, [r7, #20]
        break;
 80024cc:	e00d      	b.n	80024ea <DrawChar+0xd2>

      case 3:
      default:
        line = (pchar[0] << 16) | (pchar[1] << 8) | pchar[2];
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	781b      	ldrb	r3, [r3, #0]
 80024d2:	041a      	lsls	r2, r3, #16
 80024d4:	68bb      	ldr	r3, [r7, #8]
 80024d6:	3301      	adds	r3, #1
 80024d8:	781b      	ldrb	r3, [r3, #0]
 80024da:	021b      	lsls	r3, r3, #8
 80024dc:	4313      	orrs	r3, r2
 80024de:	68ba      	ldr	r2, [r7, #8]
 80024e0:	3202      	adds	r2, #2
 80024e2:	7812      	ldrb	r2, [r2, #0]
 80024e4:	4313      	orrs	r3, r2
 80024e6:	617b      	str	r3, [r7, #20]
        break;
 80024e8:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 80024ea:	2300      	movs	r3, #0
 80024ec:	61bb      	str	r3, [r7, #24]
 80024ee:	e036      	b.n	800255e <DrawChar+0x146>
    {
      if (line & (1 << (width - j + offset - 1)))
 80024f0:	8a3a      	ldrh	r2, [r7, #16]
 80024f2:	69bb      	ldr	r3, [r7, #24]
 80024f4:	1ad2      	subs	r2, r2, r3
 80024f6:	7bfb      	ldrb	r3, [r7, #15]
 80024f8:	4413      	add	r3, r2
 80024fa:	3b01      	subs	r3, #1
 80024fc:	2201      	movs	r2, #1
 80024fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002502:	461a      	mov	r2, r3
 8002504:	697b      	ldr	r3, [r7, #20]
 8002506:	4013      	ands	r3, r2
 8002508:	2b00      	cmp	r3, #0
 800250a:	d012      	beq.n	8002532 <DrawChar+0x11a>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 800250c:	69bb      	ldr	r3, [r7, #24]
 800250e:	b29a      	uxth	r2, r3
 8002510:	88fb      	ldrh	r3, [r7, #6]
 8002512:	4413      	add	r3, r2
 8002514:	b298      	uxth	r0, r3
 8002516:	4b1b      	ldr	r3, [pc, #108]	@ (8002584 <DrawChar+0x16c>)
 8002518:	681a      	ldr	r2, [r3, #0]
 800251a:	491b      	ldr	r1, [pc, #108]	@ (8002588 <DrawChar+0x170>)
 800251c:	4613      	mov	r3, r2
 800251e:	005b      	lsls	r3, r3, #1
 8002520:	4413      	add	r3, r2
 8002522:	009b      	lsls	r3, r3, #2
 8002524:	440b      	add	r3, r1
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	88bb      	ldrh	r3, [r7, #4]
 800252a:	4619      	mov	r1, r3
 800252c:	f7ff ff4e 	bl	80023cc <BSP_LCD_DrawPixel>
 8002530:	e012      	b.n	8002558 <DrawChar+0x140>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8002532:	69bb      	ldr	r3, [r7, #24]
 8002534:	b29a      	uxth	r2, r3
 8002536:	88fb      	ldrh	r3, [r7, #6]
 8002538:	4413      	add	r3, r2
 800253a:	b298      	uxth	r0, r3
 800253c:	4b11      	ldr	r3, [pc, #68]	@ (8002584 <DrawChar+0x16c>)
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	4911      	ldr	r1, [pc, #68]	@ (8002588 <DrawChar+0x170>)
 8002542:	4613      	mov	r3, r2
 8002544:	005b      	lsls	r3, r3, #1
 8002546:	4413      	add	r3, r2
 8002548:	009b      	lsls	r3, r3, #2
 800254a:	440b      	add	r3, r1
 800254c:	3304      	adds	r3, #4
 800254e:	681a      	ldr	r2, [r3, #0]
 8002550:	88bb      	ldrh	r3, [r7, #4]
 8002552:	4619      	mov	r1, r3
 8002554:	f7ff ff3a 	bl	80023cc <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8002558:	69bb      	ldr	r3, [r7, #24]
 800255a:	3301      	adds	r3, #1
 800255c:	61bb      	str	r3, [r7, #24]
 800255e:	8a3b      	ldrh	r3, [r7, #16]
 8002560:	69ba      	ldr	r2, [r7, #24]
 8002562:	429a      	cmp	r2, r3
 8002564:	d3c4      	bcc.n	80024f0 <DrawChar+0xd8>
      }
    }
    Ypos++;
 8002566:	88bb      	ldrh	r3, [r7, #4]
 8002568:	3301      	adds	r3, #1
 800256a:	80bb      	strh	r3, [r7, #4]
  for (i = 0; i < height; i++)
 800256c:	69fb      	ldr	r3, [r7, #28]
 800256e:	3301      	adds	r3, #1
 8002570:	61fb      	str	r3, [r7, #28]
 8002572:	8a7b      	ldrh	r3, [r7, #18]
 8002574:	69fa      	ldr	r2, [r7, #28]
 8002576:	429a      	cmp	r2, r3
 8002578:	d384      	bcc.n	8002484 <DrawChar+0x6c>
  }
}
 800257a:	bf00      	nop
 800257c:	bf00      	nop
 800257e:	3720      	adds	r7, #32
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}
 8002584:	20000658 	.word	0x20000658
 8002588:	2000065c 	.word	0x2000065c

0800258c <FillBuffer>:
  * @param  OffLine: offset
  * @param  ColorIndex: color Index
  */
static void FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine,
                       uint32_t ColorIndex)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b086      	sub	sp, #24
 8002590:	af02      	add	r7, sp, #8
 8002592:	60f8      	str	r0, [r7, #12]
 8002594:	60b9      	str	r1, [r7, #8]
 8002596:	607a      	str	r2, [r7, #4]
 8002598:	603b      	str	r3, [r7, #0]

  /* Register to memory mode with ARGB8888 as color Mode */
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 800259a:	4b16      	ldr	r3, [pc, #88]	@ (80025f4 <FillBuffer+0x68>)
 800259c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80025a0:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 80025a2:	4b14      	ldr	r3, [pc, #80]	@ (80025f4 <FillBuffer+0x68>)
 80025a4:	2200      	movs	r2, #0
 80025a6:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;
 80025a8:	4a12      	ldr	r2, [pc, #72]	@ (80025f4 <FillBuffer+0x68>)
 80025aa:	69bb      	ldr	r3, [r7, #24]
 80025ac:	60d3      	str	r3, [r2, #12]

  Dma2dHandler.Instance = DMA2D;
 80025ae:	4b11      	ldr	r3, [pc, #68]	@ (80025f4 <FillBuffer+0x68>)
 80025b0:	4a11      	ldr	r2, [pc, #68]	@ (80025f8 <FillBuffer+0x6c>)
 80025b2:	601a      	str	r2, [r3, #0]

  /* DMA2D Initialization */
  if (HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK)
 80025b4:	480f      	ldr	r0, [pc, #60]	@ (80025f4 <FillBuffer+0x68>)
 80025b6:	f000 fd51 	bl	800305c <HAL_DMA2D_Init>
 80025ba:	4603      	mov	r3, r0
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d115      	bne.n	80025ec <FillBuffer+0x60>
  {
    if (HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK)
 80025c0:	68f9      	ldr	r1, [r7, #12]
 80025c2:	480c      	ldr	r0, [pc, #48]	@ (80025f4 <FillBuffer+0x68>)
 80025c4:	f000 fea8 	bl	8003318 <HAL_DMA2D_ConfigLayer>
 80025c8:	4603      	mov	r3, r0
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d10e      	bne.n	80025ec <FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 80025ce:	68ba      	ldr	r2, [r7, #8]
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	9300      	str	r3, [sp, #0]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	69f9      	ldr	r1, [r7, #28]
 80025d8:	4806      	ldr	r0, [pc, #24]	@ (80025f4 <FillBuffer+0x68>)
 80025da:	f000 fd88 	bl	80030ee <HAL_DMA2D_Start>
 80025de:	4603      	mov	r3, r0
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d103      	bne.n	80025ec <FillBuffer+0x60>
      {
        /* Polling For DMA transfer */
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 80025e4:	210a      	movs	r1, #10
 80025e6:	4803      	ldr	r0, [pc, #12]	@ (80025f4 <FillBuffer+0x68>)
 80025e8:	f000 fdac 	bl	8003144 <HAL_DMA2D_PollForTransfer>
      }
    }
  }
}
 80025ec:	bf00      	nop
 80025ee:	3710      	adds	r7, #16
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bd80      	pop	{r7, pc}
 80025f4:	200005e8 	.word	0x200005e8
 80025f8:	4002b000 	.word	0x4002b000

080025fc <BSP_SDRAM_Init>:

/**
  * @brief  Initializes the SDRAM device.
  */
uint8_t BSP_SDRAM_Init(void)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 8002600:	4b29      	ldr	r3, [pc, #164]	@ (80026a8 <BSP_SDRAM_Init+0xac>)
 8002602:	4a2a      	ldr	r2, [pc, #168]	@ (80026ac <BSP_SDRAM_Init+0xb0>)
 8002604:	601a      	str	r2, [r3, #0]

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 8002606:	4b2a      	ldr	r3, [pc, #168]	@ (80026b0 <BSP_SDRAM_Init+0xb4>)
 8002608:	2202      	movs	r2, #2
 800260a:	601a      	str	r2, [r3, #0]
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 800260c:	4b28      	ldr	r3, [pc, #160]	@ (80026b0 <BSP_SDRAM_Init+0xb4>)
 800260e:	2207      	movs	r2, #7
 8002610:	605a      	str	r2, [r3, #4]
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 8002612:	4b27      	ldr	r3, [pc, #156]	@ (80026b0 <BSP_SDRAM_Init+0xb4>)
 8002614:	2204      	movs	r2, #4
 8002616:	609a      	str	r2, [r3, #8]
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 8002618:	4b25      	ldr	r3, [pc, #148]	@ (80026b0 <BSP_SDRAM_Init+0xb4>)
 800261a:	2207      	movs	r2, #7
 800261c:	60da      	str	r2, [r3, #12]
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 800261e:	4b24      	ldr	r3, [pc, #144]	@ (80026b0 <BSP_SDRAM_Init+0xb4>)
 8002620:	2202      	movs	r2, #2
 8002622:	611a      	str	r2, [r3, #16]
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 8002624:	4b22      	ldr	r3, [pc, #136]	@ (80026b0 <BSP_SDRAM_Init+0xb4>)
 8002626:	2202      	movs	r2, #2
 8002628:	615a      	str	r2, [r3, #20]
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 800262a:	4b21      	ldr	r3, [pc, #132]	@ (80026b0 <BSP_SDRAM_Init+0xb4>)
 800262c:	2202      	movs	r2, #2
 800262e:	619a      	str	r2, [r3, #24]

  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 8002630:	4b1d      	ldr	r3, [pc, #116]	@ (80026a8 <BSP_SDRAM_Init+0xac>)
 8002632:	2201      	movs	r2, #1
 8002634:	605a      	str	r2, [r3, #4]
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8002636:	4b1c      	ldr	r3, [pc, #112]	@ (80026a8 <BSP_SDRAM_Init+0xac>)
 8002638:	2200      	movs	r2, #0
 800263a:	609a      	str	r2, [r3, #8]
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 800263c:	4b1a      	ldr	r3, [pc, #104]	@ (80026a8 <BSP_SDRAM_Init+0xac>)
 800263e:	2204      	movs	r2, #4
 8002640:	60da      	str	r2, [r3, #12]
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8002642:	4b19      	ldr	r3, [pc, #100]	@ (80026a8 <BSP_SDRAM_Init+0xac>)
 8002644:	2210      	movs	r2, #16
 8002646:	611a      	str	r2, [r3, #16]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8002648:	4b17      	ldr	r3, [pc, #92]	@ (80026a8 <BSP_SDRAM_Init+0xac>)
 800264a:	2240      	movs	r2, #64	@ 0x40
 800264c:	615a      	str	r2, [r3, #20]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 800264e:	4b16      	ldr	r3, [pc, #88]	@ (80026a8 <BSP_SDRAM_Init+0xac>)
 8002650:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8002654:	619a      	str	r2, [r3, #24]
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8002656:	4b14      	ldr	r3, [pc, #80]	@ (80026a8 <BSP_SDRAM_Init+0xac>)
 8002658:	2200      	movs	r2, #0
 800265a:	61da      	str	r2, [r3, #28]
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 800265c:	4b12      	ldr	r3, [pc, #72]	@ (80026a8 <BSP_SDRAM_Init+0xac>)
 800265e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002662:	621a      	str	r2, [r3, #32]
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 8002664:	4b10      	ldr	r3, [pc, #64]	@ (80026a8 <BSP_SDRAM_Init+0xac>)
 8002666:	2200      	movs	r2, #0
 8002668:	625a      	str	r2, [r3, #36]	@ 0x24
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 800266a:	4b0f      	ldr	r3, [pc, #60]	@ (80026a8 <BSP_SDRAM_Init+0xac>)
 800266c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002670:	629a      	str	r2, [r3, #40]	@ 0x28

  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 8002672:	2100      	movs	r1, #0
 8002674:	480c      	ldr	r0, [pc, #48]	@ (80026a8 <BSP_SDRAM_Init+0xac>)
 8002676:	f000 f87f 	bl	8002778 <BSP_SDRAM_MspInit>
  if (HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 800267a:	490d      	ldr	r1, [pc, #52]	@ (80026b0 <BSP_SDRAM_Init+0xb4>)
 800267c:	480a      	ldr	r0, [pc, #40]	@ (80026a8 <BSP_SDRAM_Init+0xac>)
 800267e:	f002 fd45 	bl	800510c <HAL_SDRAM_Init>
 8002682:	4603      	mov	r3, r0
 8002684:	2b00      	cmp	r3, #0
 8002686:	d003      	beq.n	8002690 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8002688:	4b0a      	ldr	r3, [pc, #40]	@ (80026b4 <BSP_SDRAM_Init+0xb8>)
 800268a:	2201      	movs	r2, #1
 800268c:	701a      	strb	r2, [r3, #0]
 800268e:	e002      	b.n	8002696 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8002690:	4b08      	ldr	r3, [pc, #32]	@ (80026b4 <BSP_SDRAM_Init+0xb8>)
 8002692:	2200      	movs	r2, #0
 8002694:	701a      	strb	r2, [r3, #0]
  }

  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8002696:	f240 506a 	movw	r0, #1386	@ 0x56a
 800269a:	f000 f80d 	bl	80026b8 <BSP_SDRAM_Initialization_sequence>

  return sdramstatus;
 800269e:	4b05      	ldr	r3, [pc, #20]	@ (80026b4 <BSP_SDRAM_Init+0xb8>)
 80026a0:	781b      	ldrb	r3, [r3, #0]
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	bf00      	nop
 80026a8:	20000678 	.word	0x20000678
 80026ac:	a0000140 	.word	0xa0000140
 80026b0:	200006ac 	.word	0x200006ac
 80026b4:	200002a8 	.word	0x200002a8

080026b8 <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b084      	sub	sp, #16
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 80026c0:	2300      	movs	r3, #0
 80026c2:	60fb      	str	r3, [r7, #12]

  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 80026c4:	4b2a      	ldr	r3, [pc, #168]	@ (8002770 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80026c6:	2201      	movs	r2, #1
 80026c8:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 80026ca:	4b29      	ldr	r3, [pc, #164]	@ (8002770 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80026cc:	2208      	movs	r2, #8
 80026ce:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 80026d0:	4b27      	ldr	r3, [pc, #156]	@ (8002770 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80026d2:	2201      	movs	r2, #1
 80026d4:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 80026d6:	4b26      	ldr	r3, [pc, #152]	@ (8002770 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80026d8:	2200      	movs	r2, #0
 80026da:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 80026dc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80026e0:	4923      	ldr	r1, [pc, #140]	@ (8002770 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80026e2:	4824      	ldr	r0, [pc, #144]	@ (8002774 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80026e4:	f002 fd46 	bl	8005174 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 80026e8:	2001      	movs	r0, #1
 80026ea:	f000 f9c3 	bl	8002a74 <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 80026ee:	4b20      	ldr	r3, [pc, #128]	@ (8002770 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80026f0:	2202      	movs	r2, #2
 80026f2:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 80026f4:	4b1e      	ldr	r3, [pc, #120]	@ (8002770 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80026f6:	2208      	movs	r2, #8
 80026f8:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 80026fa:	4b1d      	ldr	r3, [pc, #116]	@ (8002770 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80026fc:	2201      	movs	r2, #1
 80026fe:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8002700:	4b1b      	ldr	r3, [pc, #108]	@ (8002770 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002702:	2200      	movs	r2, #0
 8002704:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8002706:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800270a:	4919      	ldr	r1, [pc, #100]	@ (8002770 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800270c:	4819      	ldr	r0, [pc, #100]	@ (8002774 <BSP_SDRAM_Initialization_sequence+0xbc>)
 800270e:	f002 fd31 	bl	8005174 <HAL_SDRAM_SendCommand>

  /* Step 4: Configure an Auto Refresh command */
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8002712:	4b17      	ldr	r3, [pc, #92]	@ (8002770 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002714:	2203      	movs	r2, #3
 8002716:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002718:	4b15      	ldr	r3, [pc, #84]	@ (8002770 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800271a:	2208      	movs	r2, #8
 800271c:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 4;
 800271e:	4b14      	ldr	r3, [pc, #80]	@ (8002770 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002720:	2204      	movs	r2, #4
 8002722:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8002724:	4b12      	ldr	r3, [pc, #72]	@ (8002770 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002726:	2200      	movs	r2, #0
 8002728:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 800272a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800272e:	4910      	ldr	r1, [pc, #64]	@ (8002770 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002730:	4810      	ldr	r0, [pc, #64]	@ (8002774 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002732:	f002 fd1f 	bl	8005174 <HAL_SDRAM_SendCommand>

  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 8002736:	f44f 730c 	mov.w	r3, #560	@ 0x230
 800273a:	60fb      	str	r3, [r7, #12]
           SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
           SDRAM_MODEREG_CAS_LATENCY_3           |
           SDRAM_MODEREG_OPERATING_MODE_STANDARD |
           SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;

  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 800273c:	4b0c      	ldr	r3, [pc, #48]	@ (8002770 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800273e:	2204      	movs	r2, #4
 8002740:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002742:	4b0b      	ldr	r3, [pc, #44]	@ (8002770 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002744:	2208      	movs	r2, #8
 8002746:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8002748:	4b09      	ldr	r3, [pc, #36]	@ (8002770 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800274a:	2201      	movs	r2, #1
 800274c:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	4a07      	ldr	r2, [pc, #28]	@ (8002770 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002752:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8002754:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002758:	4905      	ldr	r1, [pc, #20]	@ (8002770 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800275a:	4806      	ldr	r0, [pc, #24]	@ (8002774 <BSP_SDRAM_Initialization_sequence+0xbc>)
 800275c:	f002 fd0a 	bl	8005174 <HAL_SDRAM_SendCommand>

  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount);
 8002760:	6879      	ldr	r1, [r7, #4]
 8002762:	4804      	ldr	r0, [pc, #16]	@ (8002774 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002764:	f002 fd3b 	bl	80051de <HAL_SDRAM_ProgramRefreshRate>
}
 8002768:	bf00      	nop
 800276a:	3710      	adds	r7, #16
 800276c:	46bd      	mov	sp, r7
 800276e:	bd80      	pop	{r7, pc}
 8002770:	200006c8 	.word	0x200006c8
 8002774:	20000678 	.word	0x20000678

08002778 <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b090      	sub	sp, #64	@ 0x40
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
 8002780:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if (hsdram != (SDRAM_HandleTypeDef *)NULL)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2b00      	cmp	r3, #0
 8002786:	f000 80ec 	beq.w	8002962 <BSP_SDRAM_MspInit+0x1ea>
  {
    /* Enable FMC clock */
    __HAL_RCC_FMC_CLK_ENABLE();
 800278a:	2300      	movs	r3, #0
 800278c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800278e:	4b77      	ldr	r3, [pc, #476]	@ (800296c <BSP_SDRAM_MspInit+0x1f4>)
 8002790:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002792:	4a76      	ldr	r2, [pc, #472]	@ (800296c <BSP_SDRAM_MspInit+0x1f4>)
 8002794:	f043 0301 	orr.w	r3, r3, #1
 8002798:	6393      	str	r3, [r2, #56]	@ 0x38
 800279a:	4b74      	ldr	r3, [pc, #464]	@ (800296c <BSP_SDRAM_MspInit+0x1f4>)
 800279c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800279e:	f003 0301 	and.w	r3, r3, #1
 80027a2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80027a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    /* Enable chosen DMAx clock */
    __DMAx_CLK_ENABLE();
 80027a6:	2300      	movs	r3, #0
 80027a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80027aa:	4b70      	ldr	r3, [pc, #448]	@ (800296c <BSP_SDRAM_MspInit+0x1f4>)
 80027ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ae:	4a6f      	ldr	r2, [pc, #444]	@ (800296c <BSP_SDRAM_MspInit+0x1f4>)
 80027b0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80027b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80027b6:	4b6d      	ldr	r3, [pc, #436]	@ (800296c <BSP_SDRAM_MspInit+0x1f4>)
 80027b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80027be:	627b      	str	r3, [r7, #36]	@ 0x24
 80027c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    /* Enable GPIOs clock */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027c2:	2300      	movs	r3, #0
 80027c4:	623b      	str	r3, [r7, #32]
 80027c6:	4b69      	ldr	r3, [pc, #420]	@ (800296c <BSP_SDRAM_MspInit+0x1f4>)
 80027c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ca:	4a68      	ldr	r2, [pc, #416]	@ (800296c <BSP_SDRAM_MspInit+0x1f4>)
 80027cc:	f043 0302 	orr.w	r3, r3, #2
 80027d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80027d2:	4b66      	ldr	r3, [pc, #408]	@ (800296c <BSP_SDRAM_MspInit+0x1f4>)
 80027d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027d6:	f003 0302 	and.w	r3, r3, #2
 80027da:	623b      	str	r3, [r7, #32]
 80027dc:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80027de:	2300      	movs	r3, #0
 80027e0:	61fb      	str	r3, [r7, #28]
 80027e2:	4b62      	ldr	r3, [pc, #392]	@ (800296c <BSP_SDRAM_MspInit+0x1f4>)
 80027e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027e6:	4a61      	ldr	r2, [pc, #388]	@ (800296c <BSP_SDRAM_MspInit+0x1f4>)
 80027e8:	f043 0304 	orr.w	r3, r3, #4
 80027ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80027ee:	4b5f      	ldr	r3, [pc, #380]	@ (800296c <BSP_SDRAM_MspInit+0x1f4>)
 80027f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027f2:	f003 0304 	and.w	r3, r3, #4
 80027f6:	61fb      	str	r3, [r7, #28]
 80027f8:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80027fa:	2300      	movs	r3, #0
 80027fc:	61bb      	str	r3, [r7, #24]
 80027fe:	4b5b      	ldr	r3, [pc, #364]	@ (800296c <BSP_SDRAM_MspInit+0x1f4>)
 8002800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002802:	4a5a      	ldr	r2, [pc, #360]	@ (800296c <BSP_SDRAM_MspInit+0x1f4>)
 8002804:	f043 0308 	orr.w	r3, r3, #8
 8002808:	6313      	str	r3, [r2, #48]	@ 0x30
 800280a:	4b58      	ldr	r3, [pc, #352]	@ (800296c <BSP_SDRAM_MspInit+0x1f4>)
 800280c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800280e:	f003 0308 	and.w	r3, r3, #8
 8002812:	61bb      	str	r3, [r7, #24]
 8002814:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002816:	2300      	movs	r3, #0
 8002818:	617b      	str	r3, [r7, #20]
 800281a:	4b54      	ldr	r3, [pc, #336]	@ (800296c <BSP_SDRAM_MspInit+0x1f4>)
 800281c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800281e:	4a53      	ldr	r2, [pc, #332]	@ (800296c <BSP_SDRAM_MspInit+0x1f4>)
 8002820:	f043 0310 	orr.w	r3, r3, #16
 8002824:	6313      	str	r3, [r2, #48]	@ 0x30
 8002826:	4b51      	ldr	r3, [pc, #324]	@ (800296c <BSP_SDRAM_MspInit+0x1f4>)
 8002828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800282a:	f003 0310 	and.w	r3, r3, #16
 800282e:	617b      	str	r3, [r7, #20]
 8002830:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002832:	2300      	movs	r3, #0
 8002834:	613b      	str	r3, [r7, #16]
 8002836:	4b4d      	ldr	r3, [pc, #308]	@ (800296c <BSP_SDRAM_MspInit+0x1f4>)
 8002838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800283a:	4a4c      	ldr	r2, [pc, #304]	@ (800296c <BSP_SDRAM_MspInit+0x1f4>)
 800283c:	f043 0320 	orr.w	r3, r3, #32
 8002840:	6313      	str	r3, [r2, #48]	@ 0x30
 8002842:	4b4a      	ldr	r3, [pc, #296]	@ (800296c <BSP_SDRAM_MspInit+0x1f4>)
 8002844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002846:	f003 0320 	and.w	r3, r3, #32
 800284a:	613b      	str	r3, [r7, #16]
 800284c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800284e:	2300      	movs	r3, #0
 8002850:	60fb      	str	r3, [r7, #12]
 8002852:	4b46      	ldr	r3, [pc, #280]	@ (800296c <BSP_SDRAM_MspInit+0x1f4>)
 8002854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002856:	4a45      	ldr	r2, [pc, #276]	@ (800296c <BSP_SDRAM_MspInit+0x1f4>)
 8002858:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800285c:	6313      	str	r3, [r2, #48]	@ 0x30
 800285e:	4b43      	ldr	r3, [pc, #268]	@ (800296c <BSP_SDRAM_MspInit+0x1f4>)
 8002860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002862:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002866:	60fb      	str	r3, [r7, #12]
 8002868:	68fb      	ldr	r3, [r7, #12]
     +-------------------+

    */

    /* Common GPIO configuration */
    GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 800286a:	2302      	movs	r3, #2
 800286c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 800286e:	2302      	movs	r3, #2
 8002870:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8002872:	2300      	movs	r3, #0
 8002874:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 8002876:	230c      	movs	r3, #12
 8002878:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* GPIOB configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 800287a:	2360      	movs	r3, #96	@ 0x60
 800287c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 800287e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002882:	4619      	mov	r1, r3
 8002884:	483a      	ldr	r0, [pc, #232]	@ (8002970 <BSP_SDRAM_MspInit+0x1f8>)
 8002886:	f000 fe75 	bl	8003574 <HAL_GPIO_Init>

    /* GPIOC configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0;
 800288a:	2301      	movs	r3, #1
 800288c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 800288e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002892:	4619      	mov	r1, r3
 8002894:	4837      	ldr	r0, [pc, #220]	@ (8002974 <BSP_SDRAM_MspInit+0x1fc>)
 8002896:	f000 fe6d 	bl	8003574 <HAL_GPIO_Init>

    /* GPIOD configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 800289a:	f24c 7303 	movw	r3, #50947	@ 0xc703
 800289e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                             GPIO_PIN_15;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 80028a0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80028a4:	4619      	mov	r1, r3
 80028a6:	4834      	ldr	r0, [pc, #208]	@ (8002978 <BSP_SDRAM_MspInit+0x200>)
 80028a8:	f000 fe64 	bl	8003574 <HAL_GPIO_Init>

    /* GPIOE configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 80028ac:	f64f 7383 	movw	r3, #65411	@ 0xff83
 80028b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                             GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                             GPIO_PIN_14 | GPIO_PIN_15;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 80028b2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80028b6:	4619      	mov	r1, r3
 80028b8:	4830      	ldr	r0, [pc, #192]	@ (800297c <BSP_SDRAM_MspInit+0x204>)
 80028ba:	f000 fe5b 	bl	8003574 <HAL_GPIO_Init>

    /* GPIOF configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 |
 80028be:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 80028c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                             GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                             GPIO_PIN_14 | GPIO_PIN_15;
    HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 80028c4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80028c8:	4619      	mov	r1, r3
 80028ca:	482d      	ldr	r0, [pc, #180]	@ (8002980 <BSP_SDRAM_MspInit+0x208>)
 80028cc:	f000 fe52 	bl	8003574 <HAL_GPIO_Init>

    /* GPIOG configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 80028d0:	f248 1333 	movw	r3, #33075	@ 0x8133
 80028d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
    HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80028d6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80028da:	4619      	mov	r1, r3
 80028dc:	4829      	ldr	r0, [pc, #164]	@ (8002984 <BSP_SDRAM_MspInit+0x20c>)
 80028de:	f000 fe49 	bl	8003574 <HAL_GPIO_Init>

    /* Configure common DMA parameters */
    dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 80028e2:	4b29      	ldr	r3, [pc, #164]	@ (8002988 <BSP_SDRAM_MspInit+0x210>)
 80028e4:	2200      	movs	r2, #0
 80028e6:	605a      	str	r2, [r3, #4]
    dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 80028e8:	4b27      	ldr	r3, [pc, #156]	@ (8002988 <BSP_SDRAM_MspInit+0x210>)
 80028ea:	2280      	movs	r2, #128	@ 0x80
 80028ec:	609a      	str	r2, [r3, #8]
    dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 80028ee:	4b26      	ldr	r3, [pc, #152]	@ (8002988 <BSP_SDRAM_MspInit+0x210>)
 80028f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80028f4:	60da      	str	r2, [r3, #12]
    dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 80028f6:	4b24      	ldr	r3, [pc, #144]	@ (8002988 <BSP_SDRAM_MspInit+0x210>)
 80028f8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80028fc:	611a      	str	r2, [r3, #16]
    dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80028fe:	4b22      	ldr	r3, [pc, #136]	@ (8002988 <BSP_SDRAM_MspInit+0x210>)
 8002900:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002904:	615a      	str	r2, [r3, #20]
    dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8002906:	4b20      	ldr	r3, [pc, #128]	@ (8002988 <BSP_SDRAM_MspInit+0x210>)
 8002908:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800290c:	619a      	str	r2, [r3, #24]
    dmaHandle.Init.Mode                = DMA_NORMAL;
 800290e:	4b1e      	ldr	r3, [pc, #120]	@ (8002988 <BSP_SDRAM_MspInit+0x210>)
 8002910:	2200      	movs	r2, #0
 8002912:	61da      	str	r2, [r3, #28]
    dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 8002914:	4b1c      	ldr	r3, [pc, #112]	@ (8002988 <BSP_SDRAM_MspInit+0x210>)
 8002916:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800291a:	621a      	str	r2, [r3, #32]
    dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 800291c:	4b1a      	ldr	r3, [pc, #104]	@ (8002988 <BSP_SDRAM_MspInit+0x210>)
 800291e:	2200      	movs	r2, #0
 8002920:	625a      	str	r2, [r3, #36]	@ 0x24
    dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8002922:	4b19      	ldr	r3, [pc, #100]	@ (8002988 <BSP_SDRAM_MspInit+0x210>)
 8002924:	2203      	movs	r2, #3
 8002926:	629a      	str	r2, [r3, #40]	@ 0x28
    dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8002928:	4b17      	ldr	r3, [pc, #92]	@ (8002988 <BSP_SDRAM_MspInit+0x210>)
 800292a:	2200      	movs	r2, #0
 800292c:	62da      	str	r2, [r3, #44]	@ 0x2c
    dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE;
 800292e:	4b16      	ldr	r3, [pc, #88]	@ (8002988 <BSP_SDRAM_MspInit+0x210>)
 8002930:	2200      	movs	r2, #0
 8002932:	631a      	str	r2, [r3, #48]	@ 0x30

    dmaHandle.Instance = SDRAM_DMAx_STREAM;
 8002934:	4b14      	ldr	r3, [pc, #80]	@ (8002988 <BSP_SDRAM_MspInit+0x210>)
 8002936:	4a15      	ldr	r2, [pc, #84]	@ (800298c <BSP_SDRAM_MspInit+0x214>)
 8002938:	601a      	str	r2, [r3, #0]

    /* Associate the DMA handle */
    __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	4a12      	ldr	r2, [pc, #72]	@ (8002988 <BSP_SDRAM_MspInit+0x210>)
 800293e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002940:	4a11      	ldr	r2, [pc, #68]	@ (8002988 <BSP_SDRAM_MspInit+0x210>)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6393      	str	r3, [r2, #56]	@ 0x38

    /* Deinitialize the stream for new transfer */
    HAL_DMA_DeInit(&dmaHandle);
 8002946:	4810      	ldr	r0, [pc, #64]	@ (8002988 <BSP_SDRAM_MspInit+0x210>)
 8002948:	f000 fa78 	bl	8002e3c <HAL_DMA_DeInit>

    /* Configure the DMA stream */
    HAL_DMA_Init(&dmaHandle);
 800294c:	480e      	ldr	r0, [pc, #56]	@ (8002988 <BSP_SDRAM_MspInit+0x210>)
 800294e:	f000 f9c7 	bl	8002ce0 <HAL_DMA_Init>

    /* NVIC configuration for DMA transfer complete interrupt */
    HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8002952:	2200      	movs	r2, #0
 8002954:	210f      	movs	r1, #15
 8002956:	2038      	movs	r0, #56	@ 0x38
 8002958:	f000 f98b 	bl	8002c72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 800295c:	2038      	movs	r0, #56	@ 0x38
 800295e:	f000 f9a4 	bl	8002caa <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 8002962:	bf00      	nop
 8002964:	3740      	adds	r7, #64	@ 0x40
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}
 800296a:	bf00      	nop
 800296c:	40023800 	.word	0x40023800
 8002970:	40020400 	.word	0x40020400
 8002974:	40020800 	.word	0x40020800
 8002978:	40020c00 	.word	0x40020c00
 800297c:	40021000 	.word	0x40021000
 8002980:	40021400 	.word	0x40021400
 8002984:	40021800 	.word	0x40021800
 8002988:	200006d8 	.word	0x200006d8
 800298c:	40026410 	.word	0x40026410

08002990 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002994:	4b0e      	ldr	r3, [pc, #56]	@ (80029d0 <HAL_Init+0x40>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a0d      	ldr	r2, [pc, #52]	@ (80029d0 <HAL_Init+0x40>)
 800299a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800299e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80029a0:	4b0b      	ldr	r3, [pc, #44]	@ (80029d0 <HAL_Init+0x40>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4a0a      	ldr	r2, [pc, #40]	@ (80029d0 <HAL_Init+0x40>)
 80029a6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80029aa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80029ac:	4b08      	ldr	r3, [pc, #32]	@ (80029d0 <HAL_Init+0x40>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a07      	ldr	r2, [pc, #28]	@ (80029d0 <HAL_Init+0x40>)
 80029b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029b6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80029b8:	2003      	movs	r0, #3
 80029ba:	f000 f94f 	bl	8002c5c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80029be:	200f      	movs	r0, #15
 80029c0:	f000 f808 	bl	80029d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80029c4:	f7fe fa6e 	bl	8000ea4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80029c8:	2300      	movs	r3, #0
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	bd80      	pop	{r7, pc}
 80029ce:	bf00      	nop
 80029d0:	40023c00 	.word	0x40023c00

080029d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b082      	sub	sp, #8
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80029dc:	4b12      	ldr	r3, [pc, #72]	@ (8002a28 <HAL_InitTick+0x54>)
 80029de:	681a      	ldr	r2, [r3, #0]
 80029e0:	4b12      	ldr	r3, [pc, #72]	@ (8002a2c <HAL_InitTick+0x58>)
 80029e2:	781b      	ldrb	r3, [r3, #0]
 80029e4:	4619      	mov	r1, r3
 80029e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80029ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80029ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80029f2:	4618      	mov	r0, r3
 80029f4:	f000 f967 	bl	8002cc6 <HAL_SYSTICK_Config>
 80029f8:	4603      	mov	r3, r0
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d001      	beq.n	8002a02 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e00e      	b.n	8002a20 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2b0f      	cmp	r3, #15
 8002a06:	d80a      	bhi.n	8002a1e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a08:	2200      	movs	r2, #0
 8002a0a:	6879      	ldr	r1, [r7, #4]
 8002a0c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002a10:	f000 f92f 	bl	8002c72 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002a14:	4a06      	ldr	r2, [pc, #24]	@ (8002a30 <HAL_InitTick+0x5c>)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	e000      	b.n	8002a20 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a1e:	2301      	movs	r3, #1
}
 8002a20:	4618      	mov	r0, r3
 8002a22:	3708      	adds	r7, #8
 8002a24:	46bd      	mov	sp, r7
 8002a26:	bd80      	pop	{r7, pc}
 8002a28:	20000260 	.word	0x20000260
 8002a2c:	200002b0 	.word	0x200002b0
 8002a30:	200002ac 	.word	0x200002ac

08002a34 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a34:	b480      	push	{r7}
 8002a36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a38:	4b06      	ldr	r3, [pc, #24]	@ (8002a54 <HAL_IncTick+0x20>)
 8002a3a:	781b      	ldrb	r3, [r3, #0]
 8002a3c:	461a      	mov	r2, r3
 8002a3e:	4b06      	ldr	r3, [pc, #24]	@ (8002a58 <HAL_IncTick+0x24>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4413      	add	r3, r2
 8002a44:	4a04      	ldr	r2, [pc, #16]	@ (8002a58 <HAL_IncTick+0x24>)
 8002a46:	6013      	str	r3, [r2, #0]
}
 8002a48:	bf00      	nop
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a50:	4770      	bx	lr
 8002a52:	bf00      	nop
 8002a54:	200002b0 	.word	0x200002b0
 8002a58:	20000738 	.word	0x20000738

08002a5c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	af00      	add	r7, sp, #0
  return uwTick;
 8002a60:	4b03      	ldr	r3, [pc, #12]	@ (8002a70 <HAL_GetTick+0x14>)
 8002a62:	681b      	ldr	r3, [r3, #0]
}
 8002a64:	4618      	mov	r0, r3
 8002a66:	46bd      	mov	sp, r7
 8002a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6c:	4770      	bx	lr
 8002a6e:	bf00      	nop
 8002a70:	20000738 	.word	0x20000738

08002a74 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b084      	sub	sp, #16
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a7c:	f7ff ffee 	bl	8002a5c <HAL_GetTick>
 8002a80:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002a8c:	d005      	beq.n	8002a9a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a8e:	4b0a      	ldr	r3, [pc, #40]	@ (8002ab8 <HAL_Delay+0x44>)
 8002a90:	781b      	ldrb	r3, [r3, #0]
 8002a92:	461a      	mov	r2, r3
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	4413      	add	r3, r2
 8002a98:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002a9a:	bf00      	nop
 8002a9c:	f7ff ffde 	bl	8002a5c <HAL_GetTick>
 8002aa0:	4602      	mov	r2, r0
 8002aa2:	68bb      	ldr	r3, [r7, #8]
 8002aa4:	1ad3      	subs	r3, r2, r3
 8002aa6:	68fa      	ldr	r2, [r7, #12]
 8002aa8:	429a      	cmp	r2, r3
 8002aaa:	d8f7      	bhi.n	8002a9c <HAL_Delay+0x28>
  {
  }
}
 8002aac:	bf00      	nop
 8002aae:	bf00      	nop
 8002ab0:	3710      	adds	r7, #16
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}
 8002ab6:	bf00      	nop
 8002ab8:	200002b0 	.word	0x200002b0

08002abc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b085      	sub	sp, #20
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	f003 0307 	and.w	r3, r3, #7
 8002aca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002acc:	4b0c      	ldr	r3, [pc, #48]	@ (8002b00 <__NVIC_SetPriorityGrouping+0x44>)
 8002ace:	68db      	ldr	r3, [r3, #12]
 8002ad0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ad2:	68ba      	ldr	r2, [r7, #8]
 8002ad4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ad8:	4013      	ands	r3, r2
 8002ada:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ae0:	68bb      	ldr	r3, [r7, #8]
 8002ae2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ae4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ae8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002aec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002aee:	4a04      	ldr	r2, [pc, #16]	@ (8002b00 <__NVIC_SetPriorityGrouping+0x44>)
 8002af0:	68bb      	ldr	r3, [r7, #8]
 8002af2:	60d3      	str	r3, [r2, #12]
}
 8002af4:	bf00      	nop
 8002af6:	3714      	adds	r7, #20
 8002af8:	46bd      	mov	sp, r7
 8002afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afe:	4770      	bx	lr
 8002b00:	e000ed00 	.word	0xe000ed00

08002b04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b04:	b480      	push	{r7}
 8002b06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b08:	4b04      	ldr	r3, [pc, #16]	@ (8002b1c <__NVIC_GetPriorityGrouping+0x18>)
 8002b0a:	68db      	ldr	r3, [r3, #12]
 8002b0c:	0a1b      	lsrs	r3, r3, #8
 8002b0e:	f003 0307 	and.w	r3, r3, #7
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	46bd      	mov	sp, r7
 8002b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1a:	4770      	bx	lr
 8002b1c:	e000ed00 	.word	0xe000ed00

08002b20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b083      	sub	sp, #12
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	4603      	mov	r3, r0
 8002b28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	db0b      	blt.n	8002b4a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b32:	79fb      	ldrb	r3, [r7, #7]
 8002b34:	f003 021f 	and.w	r2, r3, #31
 8002b38:	4907      	ldr	r1, [pc, #28]	@ (8002b58 <__NVIC_EnableIRQ+0x38>)
 8002b3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b3e:	095b      	lsrs	r3, r3, #5
 8002b40:	2001      	movs	r0, #1
 8002b42:	fa00 f202 	lsl.w	r2, r0, r2
 8002b46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002b4a:	bf00      	nop
 8002b4c:	370c      	adds	r7, #12
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b54:	4770      	bx	lr
 8002b56:	bf00      	nop
 8002b58:	e000e100 	.word	0xe000e100

08002b5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	b083      	sub	sp, #12
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	4603      	mov	r3, r0
 8002b64:	6039      	str	r1, [r7, #0]
 8002b66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	db0a      	blt.n	8002b86 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	b2da      	uxtb	r2, r3
 8002b74:	490c      	ldr	r1, [pc, #48]	@ (8002ba8 <__NVIC_SetPriority+0x4c>)
 8002b76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b7a:	0112      	lsls	r2, r2, #4
 8002b7c:	b2d2      	uxtb	r2, r2
 8002b7e:	440b      	add	r3, r1
 8002b80:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b84:	e00a      	b.n	8002b9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	b2da      	uxtb	r2, r3
 8002b8a:	4908      	ldr	r1, [pc, #32]	@ (8002bac <__NVIC_SetPriority+0x50>)
 8002b8c:	79fb      	ldrb	r3, [r7, #7]
 8002b8e:	f003 030f 	and.w	r3, r3, #15
 8002b92:	3b04      	subs	r3, #4
 8002b94:	0112      	lsls	r2, r2, #4
 8002b96:	b2d2      	uxtb	r2, r2
 8002b98:	440b      	add	r3, r1
 8002b9a:	761a      	strb	r2, [r3, #24]
}
 8002b9c:	bf00      	nop
 8002b9e:	370c      	adds	r7, #12
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba6:	4770      	bx	lr
 8002ba8:	e000e100 	.word	0xe000e100
 8002bac:	e000ed00 	.word	0xe000ed00

08002bb0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b089      	sub	sp, #36	@ 0x24
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	60f8      	str	r0, [r7, #12]
 8002bb8:	60b9      	str	r1, [r7, #8]
 8002bba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	f003 0307 	and.w	r3, r3, #7
 8002bc2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002bc4:	69fb      	ldr	r3, [r7, #28]
 8002bc6:	f1c3 0307 	rsb	r3, r3, #7
 8002bca:	2b04      	cmp	r3, #4
 8002bcc:	bf28      	it	cs
 8002bce:	2304      	movcs	r3, #4
 8002bd0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bd2:	69fb      	ldr	r3, [r7, #28]
 8002bd4:	3304      	adds	r3, #4
 8002bd6:	2b06      	cmp	r3, #6
 8002bd8:	d902      	bls.n	8002be0 <NVIC_EncodePriority+0x30>
 8002bda:	69fb      	ldr	r3, [r7, #28]
 8002bdc:	3b03      	subs	r3, #3
 8002bde:	e000      	b.n	8002be2 <NVIC_EncodePriority+0x32>
 8002be0:	2300      	movs	r3, #0
 8002be2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002be4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002be8:	69bb      	ldr	r3, [r7, #24]
 8002bea:	fa02 f303 	lsl.w	r3, r2, r3
 8002bee:	43da      	mvns	r2, r3
 8002bf0:	68bb      	ldr	r3, [r7, #8]
 8002bf2:	401a      	ands	r2, r3
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bf8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002bfc:	697b      	ldr	r3, [r7, #20]
 8002bfe:	fa01 f303 	lsl.w	r3, r1, r3
 8002c02:	43d9      	mvns	r1, r3
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c08:	4313      	orrs	r3, r2
         );
}
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	3724      	adds	r7, #36	@ 0x24
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c14:	4770      	bx	lr
	...

08002c18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b082      	sub	sp, #8
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	3b01      	subs	r3, #1
 8002c24:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c28:	d301      	bcc.n	8002c2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e00f      	b.n	8002c4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c2e:	4a0a      	ldr	r2, [pc, #40]	@ (8002c58 <SysTick_Config+0x40>)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	3b01      	subs	r3, #1
 8002c34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c36:	210f      	movs	r1, #15
 8002c38:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002c3c:	f7ff ff8e 	bl	8002b5c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c40:	4b05      	ldr	r3, [pc, #20]	@ (8002c58 <SysTick_Config+0x40>)
 8002c42:	2200      	movs	r2, #0
 8002c44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c46:	4b04      	ldr	r3, [pc, #16]	@ (8002c58 <SysTick_Config+0x40>)
 8002c48:	2207      	movs	r2, #7
 8002c4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c4c:	2300      	movs	r3, #0
}
 8002c4e:	4618      	mov	r0, r3
 8002c50:	3708      	adds	r7, #8
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}
 8002c56:	bf00      	nop
 8002c58:	e000e010 	.word	0xe000e010

08002c5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b082      	sub	sp, #8
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c64:	6878      	ldr	r0, [r7, #4]
 8002c66:	f7ff ff29 	bl	8002abc <__NVIC_SetPriorityGrouping>
}
 8002c6a:	bf00      	nop
 8002c6c:	3708      	adds	r7, #8
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}

08002c72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c72:	b580      	push	{r7, lr}
 8002c74:	b086      	sub	sp, #24
 8002c76:	af00      	add	r7, sp, #0
 8002c78:	4603      	mov	r3, r0
 8002c7a:	60b9      	str	r1, [r7, #8]
 8002c7c:	607a      	str	r2, [r7, #4]
 8002c7e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c80:	2300      	movs	r3, #0
 8002c82:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c84:	f7ff ff3e 	bl	8002b04 <__NVIC_GetPriorityGrouping>
 8002c88:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c8a:	687a      	ldr	r2, [r7, #4]
 8002c8c:	68b9      	ldr	r1, [r7, #8]
 8002c8e:	6978      	ldr	r0, [r7, #20]
 8002c90:	f7ff ff8e 	bl	8002bb0 <NVIC_EncodePriority>
 8002c94:	4602      	mov	r2, r0
 8002c96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c9a:	4611      	mov	r1, r2
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f7ff ff5d 	bl	8002b5c <__NVIC_SetPriority>
}
 8002ca2:	bf00      	nop
 8002ca4:	3718      	adds	r7, #24
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}

08002caa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002caa:	b580      	push	{r7, lr}
 8002cac:	b082      	sub	sp, #8
 8002cae:	af00      	add	r7, sp, #0
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002cb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f7ff ff31 	bl	8002b20 <__NVIC_EnableIRQ>
}
 8002cbe:	bf00      	nop
 8002cc0:	3708      	adds	r7, #8
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}

08002cc6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002cc6:	b580      	push	{r7, lr}
 8002cc8:	b082      	sub	sp, #8
 8002cca:	af00      	add	r7, sp, #0
 8002ccc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002cce:	6878      	ldr	r0, [r7, #4]
 8002cd0:	f7ff ffa2 	bl	8002c18 <SysTick_Config>
 8002cd4:	4603      	mov	r3, r0
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	3708      	adds	r7, #8
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}
	...

08002ce0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b086      	sub	sp, #24
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002cec:	f7ff feb6 	bl	8002a5c <HAL_GetTick>
 8002cf0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d101      	bne.n	8002cfc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	e099      	b.n	8002e30 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2202      	movs	r2, #2
 8002d00:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2200      	movs	r2, #0
 8002d08:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f022 0201 	bic.w	r2, r2, #1
 8002d1a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d1c:	e00f      	b.n	8002d3e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002d1e:	f7ff fe9d 	bl	8002a5c <HAL_GetTick>
 8002d22:	4602      	mov	r2, r0
 8002d24:	693b      	ldr	r3, [r7, #16]
 8002d26:	1ad3      	subs	r3, r2, r3
 8002d28:	2b05      	cmp	r3, #5
 8002d2a:	d908      	bls.n	8002d3e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2220      	movs	r2, #32
 8002d30:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2203      	movs	r2, #3
 8002d36:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002d3a:	2303      	movs	r3, #3
 8002d3c:	e078      	b.n	8002e30 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f003 0301 	and.w	r3, r3, #1
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d1e8      	bne.n	8002d1e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002d54:	697a      	ldr	r2, [r7, #20]
 8002d56:	4b38      	ldr	r3, [pc, #224]	@ (8002e38 <HAL_DMA_Init+0x158>)
 8002d58:	4013      	ands	r3, r2
 8002d5a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	685a      	ldr	r2, [r3, #4]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	689b      	ldr	r3, [r3, #8]
 8002d64:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d6a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	691b      	ldr	r3, [r3, #16]
 8002d70:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d76:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	699b      	ldr	r3, [r3, #24]
 8002d7c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d82:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6a1b      	ldr	r3, [r3, #32]
 8002d88:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d8a:	697a      	ldr	r2, [r7, #20]
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d94:	2b04      	cmp	r3, #4
 8002d96:	d107      	bne.n	8002da8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002da0:	4313      	orrs	r3, r2
 8002da2:	697a      	ldr	r2, [r7, #20]
 8002da4:	4313      	orrs	r3, r2
 8002da6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	697a      	ldr	r2, [r7, #20]
 8002dae:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	695b      	ldr	r3, [r3, #20]
 8002db6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	f023 0307 	bic.w	r3, r3, #7
 8002dbe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dc4:	697a      	ldr	r2, [r7, #20]
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dce:	2b04      	cmp	r3, #4
 8002dd0:	d117      	bne.n	8002e02 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dd6:	697a      	ldr	r2, [r7, #20]
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d00e      	beq.n	8002e02 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002de4:	6878      	ldr	r0, [r7, #4]
 8002de6:	f000 f8bd 	bl	8002f64 <DMA_CheckFifoParam>
 8002dea:	4603      	mov	r3, r0
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d008      	beq.n	8002e02 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2240      	movs	r2, #64	@ 0x40
 8002df4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	2201      	movs	r2, #1
 8002dfa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002dfe:	2301      	movs	r3, #1
 8002e00:	e016      	b.n	8002e30 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	697a      	ldr	r2, [r7, #20]
 8002e08:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002e0a:	6878      	ldr	r0, [r7, #4]
 8002e0c:	f000 f874 	bl	8002ef8 <DMA_CalcBaseAndBitshift>
 8002e10:	4603      	mov	r3, r0
 8002e12:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e18:	223f      	movs	r2, #63	@ 0x3f
 8002e1a:	409a      	lsls	r2, r3
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2200      	movs	r2, #0
 8002e24:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2201      	movs	r2, #1
 8002e2a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002e2e:	2300      	movs	r3, #0
}
 8002e30:	4618      	mov	r0, r3
 8002e32:	3718      	adds	r7, #24
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd80      	pop	{r7, pc}
 8002e38:	f010803f 	.word	0xf010803f

08002e3c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b084      	sub	sp, #16
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d101      	bne.n	8002e4e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e050      	b.n	8002ef0 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	2b02      	cmp	r3, #2
 8002e58:	d101      	bne.n	8002e5e <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8002e5a:	2302      	movs	r3, #2
 8002e5c:	e048      	b.n	8002ef0 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	681a      	ldr	r2, [r3, #0]
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f022 0201 	bic.w	r2, r2, #1
 8002e6c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	2200      	movs	r2, #0
 8002e74:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	2200      	movs	r2, #0
 8002e84:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	2200      	movs	r2, #0
 8002e94:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	2221      	movs	r2, #33	@ 0x21
 8002e9c:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002e9e:	6878      	ldr	r0, [r7, #4]
 8002ea0:	f000 f82a 	bl	8002ef8 <DMA_CalcBaseAndBitshift>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2200      	movs	r2, #0
 8002eac:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2200      	movs	r2, #0
 8002eca:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ed0:	223f      	movs	r2, #63	@ 0x3f
 8002ed2:	409a      	lsls	r2, r3
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2200      	movs	r2, #0
 8002edc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002eee:	2300      	movs	r3, #0
}
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	3710      	adds	r7, #16
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bd80      	pop	{r7, pc}

08002ef8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	b085      	sub	sp, #20
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	b2db      	uxtb	r3, r3
 8002f06:	3b10      	subs	r3, #16
 8002f08:	4a14      	ldr	r2, [pc, #80]	@ (8002f5c <DMA_CalcBaseAndBitshift+0x64>)
 8002f0a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f0e:	091b      	lsrs	r3, r3, #4
 8002f10:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002f12:	4a13      	ldr	r2, [pc, #76]	@ (8002f60 <DMA_CalcBaseAndBitshift+0x68>)
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	4413      	add	r3, r2
 8002f18:	781b      	ldrb	r3, [r3, #0]
 8002f1a:	461a      	mov	r2, r3
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	2b03      	cmp	r3, #3
 8002f24:	d909      	bls.n	8002f3a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002f2e:	f023 0303 	bic.w	r3, r3, #3
 8002f32:	1d1a      	adds	r2, r3, #4
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	659a      	str	r2, [r3, #88]	@ 0x58
 8002f38:	e007      	b.n	8002f4a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002f42:	f023 0303 	bic.w	r3, r3, #3
 8002f46:	687a      	ldr	r2, [r7, #4]
 8002f48:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002f4e:	4618      	mov	r0, r3
 8002f50:	3714      	adds	r7, #20
 8002f52:	46bd      	mov	sp, r7
 8002f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f58:	4770      	bx	lr
 8002f5a:	bf00      	nop
 8002f5c:	aaaaaaab 	.word	0xaaaaaaab
 8002f60:	08008150 	.word	0x08008150

08002f64 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002f64:	b480      	push	{r7}
 8002f66:	b085      	sub	sp, #20
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f74:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	699b      	ldr	r3, [r3, #24]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d11f      	bne.n	8002fbe <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002f7e:	68bb      	ldr	r3, [r7, #8]
 8002f80:	2b03      	cmp	r3, #3
 8002f82:	d856      	bhi.n	8003032 <DMA_CheckFifoParam+0xce>
 8002f84:	a201      	add	r2, pc, #4	@ (adr r2, 8002f8c <DMA_CheckFifoParam+0x28>)
 8002f86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f8a:	bf00      	nop
 8002f8c:	08002f9d 	.word	0x08002f9d
 8002f90:	08002faf 	.word	0x08002faf
 8002f94:	08002f9d 	.word	0x08002f9d
 8002f98:	08003033 	.word	0x08003033
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fa0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d046      	beq.n	8003036 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002fac:	e043      	b.n	8003036 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fb2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002fb6:	d140      	bne.n	800303a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002fb8:	2301      	movs	r3, #1
 8002fba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002fbc:	e03d      	b.n	800303a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	699b      	ldr	r3, [r3, #24]
 8002fc2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002fc6:	d121      	bne.n	800300c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002fc8:	68bb      	ldr	r3, [r7, #8]
 8002fca:	2b03      	cmp	r3, #3
 8002fcc:	d837      	bhi.n	800303e <DMA_CheckFifoParam+0xda>
 8002fce:	a201      	add	r2, pc, #4	@ (adr r2, 8002fd4 <DMA_CheckFifoParam+0x70>)
 8002fd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fd4:	08002fe5 	.word	0x08002fe5
 8002fd8:	08002feb 	.word	0x08002feb
 8002fdc:	08002fe5 	.word	0x08002fe5
 8002fe0:	08002ffd 	.word	0x08002ffd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	73fb      	strb	r3, [r7, #15]
      break;
 8002fe8:	e030      	b.n	800304c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fee:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d025      	beq.n	8003042 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ffa:	e022      	b.n	8003042 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003000:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003004:	d11f      	bne.n	8003046 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003006:	2301      	movs	r3, #1
 8003008:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800300a:	e01c      	b.n	8003046 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800300c:	68bb      	ldr	r3, [r7, #8]
 800300e:	2b02      	cmp	r3, #2
 8003010:	d903      	bls.n	800301a <DMA_CheckFifoParam+0xb6>
 8003012:	68bb      	ldr	r3, [r7, #8]
 8003014:	2b03      	cmp	r3, #3
 8003016:	d003      	beq.n	8003020 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003018:	e018      	b.n	800304c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	73fb      	strb	r3, [r7, #15]
      break;
 800301e:	e015      	b.n	800304c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003024:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003028:	2b00      	cmp	r3, #0
 800302a:	d00e      	beq.n	800304a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800302c:	2301      	movs	r3, #1
 800302e:	73fb      	strb	r3, [r7, #15]
      break;
 8003030:	e00b      	b.n	800304a <DMA_CheckFifoParam+0xe6>
      break;
 8003032:	bf00      	nop
 8003034:	e00a      	b.n	800304c <DMA_CheckFifoParam+0xe8>
      break;
 8003036:	bf00      	nop
 8003038:	e008      	b.n	800304c <DMA_CheckFifoParam+0xe8>
      break;
 800303a:	bf00      	nop
 800303c:	e006      	b.n	800304c <DMA_CheckFifoParam+0xe8>
      break;
 800303e:	bf00      	nop
 8003040:	e004      	b.n	800304c <DMA_CheckFifoParam+0xe8>
      break;
 8003042:	bf00      	nop
 8003044:	e002      	b.n	800304c <DMA_CheckFifoParam+0xe8>
      break;   
 8003046:	bf00      	nop
 8003048:	e000      	b.n	800304c <DMA_CheckFifoParam+0xe8>
      break;
 800304a:	bf00      	nop
    }
  } 
  
  return status; 
 800304c:	7bfb      	ldrb	r3, [r7, #15]
}
 800304e:	4618      	mov	r0, r3
 8003050:	3714      	adds	r7, #20
 8003052:	46bd      	mov	sp, r7
 8003054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003058:	4770      	bx	lr
 800305a:	bf00      	nop

0800305c <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b082      	sub	sp, #8
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d101      	bne.n	800306e <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 800306a:	2301      	movs	r3, #1
 800306c:	e03b      	b.n	80030e6 <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8003074:	b2db      	uxtb	r3, r3
 8003076:	2b00      	cmp	r3, #0
 8003078:	d106      	bne.n	8003088 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2200      	movs	r2, #0
 800307e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8003082:	6878      	ldr	r0, [r7, #4]
 8003084:	f7fd ff36 	bl	8000ef4 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2202      	movs	r2, #2
 800308c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	685a      	ldr	r2, [r3, #4]
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	430a      	orrs	r2, r1
 80030a4:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030ac:	f023 0107 	bic.w	r1, r3, #7
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	689a      	ldr	r2, [r3, #8]
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	430a      	orrs	r2, r1
 80030ba:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030c2:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80030c6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80030ca:	687a      	ldr	r2, [r7, #4]
 80030cc:	68d1      	ldr	r1, [r2, #12]
 80030ce:	687a      	ldr	r2, [r7, #4]
 80030d0:	6812      	ldr	r2, [r2, #0]
 80030d2:	430b      	orrs	r3, r1
 80030d4:	6413      	str	r3, [r2, #64]	@ 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2200      	movs	r2, #0
 80030da:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2201      	movs	r2, #1
 80030e0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 80030e4:	2300      	movs	r3, #0
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	3708      	adds	r7, #8
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}

080030ee <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 80030ee:	b580      	push	{r7, lr}
 80030f0:	b086      	sub	sp, #24
 80030f2:	af02      	add	r7, sp, #8
 80030f4:	60f8      	str	r0, [r7, #12]
 80030f6:	60b9      	str	r1, [r7, #8]
 80030f8:	607a      	str	r2, [r7, #4]
 80030fa:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003102:	2b01      	cmp	r3, #1
 8003104:	d101      	bne.n	800310a <HAL_DMA2D_Start+0x1c>
 8003106:	2302      	movs	r3, #2
 8003108:	e018      	b.n	800313c <HAL_DMA2D_Start+0x4e>
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	2201      	movs	r2, #1
 800310e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	2202      	movs	r2, #2
 8003116:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 800311a:	69bb      	ldr	r3, [r7, #24]
 800311c:	9300      	str	r3, [sp, #0]
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	687a      	ldr	r2, [r7, #4]
 8003122:	68b9      	ldr	r1, [r7, #8]
 8003124:	68f8      	ldr	r0, [r7, #12]
 8003126:	f000 f989 	bl	800343c <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f042 0201 	orr.w	r2, r2, #1
 8003138:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800313a:	2300      	movs	r3, #0
}
 800313c:	4618      	mov	r0, r3
 800313e:	3710      	adds	r7, #16
 8003140:	46bd      	mov	sp, r7
 8003142:	bd80      	pop	{r7, pc}

08003144 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b086      	sub	sp, #24
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
 800314c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 800314e:	2300      	movs	r3, #0
 8003150:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f003 0301 	and.w	r3, r3, #1
 800315c:	2b00      	cmp	r3, #0
 800315e:	d056      	beq.n	800320e <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8003160:	f7ff fc7c 	bl	8002a5c <HAL_GetTick>
 8003164:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8003166:	e04b      	b.n	8003200 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8003176:	2b00      	cmp	r3, #0
 8003178:	d023      	beq.n	80031c2 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	f003 0320 	and.w	r3, r3, #32
 8003180:	2b00      	cmp	r3, #0
 8003182:	d005      	beq.n	8003190 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003188:	f043 0202 	orr.w	r2, r3, #2
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	f003 0301 	and.w	r3, r3, #1
 8003196:	2b00      	cmp	r3, #0
 8003198:	d005      	beq.n	80031a6 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800319e:	f043 0201 	orr.w	r2, r3, #1
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	2221      	movs	r2, #33	@ 0x21
 80031ac:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2204      	movs	r2, #4
 80031b2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2200      	movs	r2, #0
 80031ba:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 80031be:	2301      	movs	r3, #1
 80031c0:	e0a5      	b.n	800330e <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80031c8:	d01a      	beq.n	8003200 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80031ca:	f7ff fc47 	bl	8002a5c <HAL_GetTick>
 80031ce:	4602      	mov	r2, r0
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	1ad3      	subs	r3, r2, r3
 80031d4:	683a      	ldr	r2, [r7, #0]
 80031d6:	429a      	cmp	r2, r3
 80031d8:	d302      	bcc.n	80031e0 <HAL_DMA2D_PollForTransfer+0x9c>
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d10f      	bne.n	8003200 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031e4:	f043 0220 	orr.w	r2, r3, #32
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2203      	movs	r2, #3
 80031f0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2200      	movs	r2, #0
 80031f8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 80031fc:	2303      	movs	r3, #3
 80031fe:	e086      	b.n	800330e <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	f003 0302 	and.w	r3, r3, #2
 800320a:	2b00      	cmp	r3, #0
 800320c:	d0ac      	beq.n	8003168 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	69db      	ldr	r3, [r3, #28]
 8003214:	f003 0320 	and.w	r3, r3, #32
 8003218:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003220:	f003 0320 	and.w	r3, r3, #32
 8003224:	693a      	ldr	r2, [r7, #16]
 8003226:	4313      	orrs	r3, r2
 8003228:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d061      	beq.n	80032f4 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8003230:	f7ff fc14 	bl	8002a5c <HAL_GetTick>
 8003234:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8003236:	e056      	b.n	80032e6 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	f003 0329 	and.w	r3, r3, #41	@ 0x29
 8003246:	2b00      	cmp	r3, #0
 8003248:	d02e      	beq.n	80032a8 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	f003 0308 	and.w	r3, r3, #8
 8003250:	2b00      	cmp	r3, #0
 8003252:	d005      	beq.n	8003260 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003258:	f043 0204 	orr.w	r2, r3, #4
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	f003 0320 	and.w	r3, r3, #32
 8003266:	2b00      	cmp	r3, #0
 8003268:	d005      	beq.n	8003276 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800326e:	f043 0202 	orr.w	r2, r3, #2
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	f003 0301 	and.w	r3, r3, #1
 800327c:	2b00      	cmp	r3, #0
 800327e:	d005      	beq.n	800328c <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003284:	f043 0201 	orr.w	r2, r3, #1
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	2229      	movs	r2, #41	@ 0x29
 8003292:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2204      	movs	r2, #4
 8003298:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2200      	movs	r2, #0
 80032a0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	e032      	b.n	800330e <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80032ae:	d01a      	beq.n	80032e6 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80032b0:	f7ff fbd4 	bl	8002a5c <HAL_GetTick>
 80032b4:	4602      	mov	r2, r0
 80032b6:	697b      	ldr	r3, [r7, #20]
 80032b8:	1ad3      	subs	r3, r2, r3
 80032ba:	683a      	ldr	r2, [r7, #0]
 80032bc:	429a      	cmp	r2, r3
 80032be:	d302      	bcc.n	80032c6 <HAL_DMA2D_PollForTransfer+0x182>
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d10f      	bne.n	80032e6 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032ca:	f043 0220 	orr.w	r2, r3, #32
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2203      	movs	r2, #3
 80032d6:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2200      	movs	r2, #0
 80032de:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 80032e2:	2303      	movs	r3, #3
 80032e4:	e013      	b.n	800330e <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	f003 0310 	and.w	r3, r3, #16
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d0a1      	beq.n	8003238 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	2212      	movs	r2, #18
 80032fa:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2201      	movs	r2, #1
 8003300:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2200      	movs	r2, #0
 8003308:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 800330c:	2300      	movs	r3, #0
}
 800330e:	4618      	mov	r0, r3
 8003310:	3718      	adds	r7, #24
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}
	...

08003318 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8003318:	b480      	push	{r7}
 800331a:	b087      	sub	sp, #28
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
 8003320:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003330:	2b01      	cmp	r3, #1
 8003332:	d101      	bne.n	8003338 <HAL_DMA2D_ConfigLayer+0x20>
 8003334:	2302      	movs	r3, #2
 8003336:	e079      	b.n	800342c <HAL_DMA2D_ConfigLayer+0x114>
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2201      	movs	r2, #1
 800333c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2202      	movs	r2, #2
 8003344:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	011b      	lsls	r3, r3, #4
 800334c:	3318      	adds	r3, #24
 800334e:	687a      	ldr	r2, [r7, #4]
 8003350:	4413      	add	r3, r2
 8003352:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	685a      	ldr	r2, [r3, #4]
 8003358:	693b      	ldr	r3, [r7, #16]
 800335a:	689b      	ldr	r3, [r3, #8]
 800335c:	041b      	lsls	r3, r3, #16
 800335e:	4313      	orrs	r3, r2
 8003360:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8003362:	4b35      	ldr	r3, [pc, #212]	@ (8003438 <HAL_DMA2D_ConfigLayer+0x120>)
 8003364:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	2b0a      	cmp	r3, #10
 800336c:	d003      	beq.n	8003376 <HAL_DMA2D_ConfigLayer+0x5e>
 800336e:	693b      	ldr	r3, [r7, #16]
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	2b09      	cmp	r3, #9
 8003374:	d107      	bne.n	8003386 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8003376:	693b      	ldr	r3, [r7, #16]
 8003378:	68db      	ldr	r3, [r3, #12]
 800337a:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 800337e:	697a      	ldr	r2, [r7, #20]
 8003380:	4313      	orrs	r3, r2
 8003382:	617b      	str	r3, [r7, #20]
 8003384:	e005      	b.n	8003392 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8003386:	693b      	ldr	r3, [r7, #16]
 8003388:	68db      	ldr	r3, [r3, #12]
 800338a:	061b      	lsls	r3, r3, #24
 800338c:	697a      	ldr	r2, [r7, #20]
 800338e:	4313      	orrs	r3, r2
 8003390:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d120      	bne.n	80033da <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	43db      	mvns	r3, r3
 80033a2:	ea02 0103 	and.w	r1, r2, r3
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	697a      	ldr	r2, [r7, #20]
 80033ac:	430a      	orrs	r2, r1
 80033ae:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	693a      	ldr	r2, [r7, #16]
 80033b6:	6812      	ldr	r2, [r2, #0]
 80033b8:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80033ba:	693b      	ldr	r3, [r7, #16]
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	2b0a      	cmp	r3, #10
 80033c0:	d003      	beq.n	80033ca <HAL_DMA2D_ConfigLayer+0xb2>
 80033c2:	693b      	ldr	r3, [r7, #16]
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	2b09      	cmp	r3, #9
 80033c8:	d127      	bne.n	800341a <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 80033ca:	693b      	ldr	r3, [r7, #16]
 80033cc:	68da      	ldr	r2, [r3, #12]
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 80033d6:	629a      	str	r2, [r3, #40]	@ 0x28
 80033d8:	e01f      	b.n	800341a <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	69da      	ldr	r2, [r3, #28]
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	43db      	mvns	r3, r3
 80033e4:	ea02 0103 	and.w	r1, r2, r3
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	697a      	ldr	r2, [r7, #20]
 80033ee:	430a      	orrs	r2, r1
 80033f0:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	693a      	ldr	r2, [r7, #16]
 80033f8:	6812      	ldr	r2, [r2, #0]
 80033fa:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80033fc:	693b      	ldr	r3, [r7, #16]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	2b0a      	cmp	r3, #10
 8003402:	d003      	beq.n	800340c <HAL_DMA2D_ConfigLayer+0xf4>
 8003404:	693b      	ldr	r3, [r7, #16]
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	2b09      	cmp	r3, #9
 800340a:	d106      	bne.n	800341a <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 800340c:	693b      	ldr	r3, [r7, #16]
 800340e:	68da      	ldr	r2, [r3, #12]
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8003418:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2201      	movs	r2, #1
 800341e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2200      	movs	r2, #0
 8003426:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 800342a:	2300      	movs	r3, #0
}
 800342c:	4618      	mov	r0, r3
 800342e:	371c      	adds	r7, #28
 8003430:	46bd      	mov	sp, r7
 8003432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003436:	4770      	bx	lr
 8003438:	ff03000f 	.word	0xff03000f

0800343c <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 800343c:	b480      	push	{r7}
 800343e:	b08b      	sub	sp, #44	@ 0x2c
 8003440:	af00      	add	r7, sp, #0
 8003442:	60f8      	str	r0, [r7, #12]
 8003444:	60b9      	str	r1, [r7, #8]
 8003446:	607a      	str	r2, [r7, #4]
 8003448:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003450:	f003 4140 	and.w	r1, r3, #3221225472	@ 0xc0000000
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	041a      	lsls	r2, r3, #16
 8003458:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800345a:	431a      	orrs	r2, r3
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	430a      	orrs	r2, r1
 8003462:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	687a      	ldr	r2, [r7, #4]
 800346a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003474:	d174      	bne.n	8003560 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8003476:	68bb      	ldr	r3, [r7, #8]
 8003478:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 800347c:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 800347e:	68bb      	ldr	r3, [r7, #8]
 8003480:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8003484:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8003486:	68bb      	ldr	r3, [r7, #8]
 8003488:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800348c:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 800348e:	68bb      	ldr	r3, [r7, #8]
 8003490:	b2db      	uxtb	r3, r3
 8003492:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	689b      	ldr	r3, [r3, #8]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d108      	bne.n	80034ae <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 800349c:	69ba      	ldr	r2, [r7, #24]
 800349e:	69fb      	ldr	r3, [r7, #28]
 80034a0:	431a      	orrs	r2, r3
 80034a2:	6a3b      	ldr	r3, [r7, #32]
 80034a4:	4313      	orrs	r3, r2
 80034a6:	697a      	ldr	r2, [r7, #20]
 80034a8:	4313      	orrs	r3, r2
 80034aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80034ac:	e053      	b.n	8003556 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	689b      	ldr	r3, [r3, #8]
 80034b2:	2b01      	cmp	r3, #1
 80034b4:	d106      	bne.n	80034c4 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 80034b6:	69ba      	ldr	r2, [r7, #24]
 80034b8:	69fb      	ldr	r3, [r7, #28]
 80034ba:	4313      	orrs	r3, r2
 80034bc:	697a      	ldr	r2, [r7, #20]
 80034be:	4313      	orrs	r3, r2
 80034c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80034c2:	e048      	b.n	8003556 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	689b      	ldr	r3, [r3, #8]
 80034c8:	2b02      	cmp	r3, #2
 80034ca:	d111      	bne.n	80034f0 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 80034cc:	69fb      	ldr	r3, [r7, #28]
 80034ce:	0cdb      	lsrs	r3, r3, #19
 80034d0:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 80034d2:	69bb      	ldr	r3, [r7, #24]
 80034d4:	0a9b      	lsrs	r3, r3, #10
 80034d6:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 80034d8:	697b      	ldr	r3, [r7, #20]
 80034da:	08db      	lsrs	r3, r3, #3
 80034dc:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 80034de:	69bb      	ldr	r3, [r7, #24]
 80034e0:	015a      	lsls	r2, r3, #5
 80034e2:	69fb      	ldr	r3, [r7, #28]
 80034e4:	02db      	lsls	r3, r3, #11
 80034e6:	4313      	orrs	r3, r2
 80034e8:	697a      	ldr	r2, [r7, #20]
 80034ea:	4313      	orrs	r3, r2
 80034ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80034ee:	e032      	b.n	8003556 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	689b      	ldr	r3, [r3, #8]
 80034f4:	2b03      	cmp	r3, #3
 80034f6:	d117      	bne.n	8003528 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 80034f8:	6a3b      	ldr	r3, [r7, #32]
 80034fa:	0fdb      	lsrs	r3, r3, #31
 80034fc:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 80034fe:	69fb      	ldr	r3, [r7, #28]
 8003500:	0cdb      	lsrs	r3, r3, #19
 8003502:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8003504:	69bb      	ldr	r3, [r7, #24]
 8003506:	0adb      	lsrs	r3, r3, #11
 8003508:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 800350a:	697b      	ldr	r3, [r7, #20]
 800350c:	08db      	lsrs	r3, r3, #3
 800350e:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8003510:	69bb      	ldr	r3, [r7, #24]
 8003512:	015a      	lsls	r2, r3, #5
 8003514:	69fb      	ldr	r3, [r7, #28]
 8003516:	029b      	lsls	r3, r3, #10
 8003518:	431a      	orrs	r2, r3
 800351a:	6a3b      	ldr	r3, [r7, #32]
 800351c:	03db      	lsls	r3, r3, #15
 800351e:	4313      	orrs	r3, r2
 8003520:	697a      	ldr	r2, [r7, #20]
 8003522:	4313      	orrs	r3, r2
 8003524:	627b      	str	r3, [r7, #36]	@ 0x24
 8003526:	e016      	b.n	8003556 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8003528:	6a3b      	ldr	r3, [r7, #32]
 800352a:	0f1b      	lsrs	r3, r3, #28
 800352c:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 800352e:	69fb      	ldr	r3, [r7, #28]
 8003530:	0d1b      	lsrs	r3, r3, #20
 8003532:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8003534:	69bb      	ldr	r3, [r7, #24]
 8003536:	0b1b      	lsrs	r3, r3, #12
 8003538:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 800353a:	697b      	ldr	r3, [r7, #20]
 800353c:	091b      	lsrs	r3, r3, #4
 800353e:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8003540:	69bb      	ldr	r3, [r7, #24]
 8003542:	011a      	lsls	r2, r3, #4
 8003544:	69fb      	ldr	r3, [r7, #28]
 8003546:	021b      	lsls	r3, r3, #8
 8003548:	431a      	orrs	r2, r3
 800354a:	6a3b      	ldr	r3, [r7, #32]
 800354c:	031b      	lsls	r3, r3, #12
 800354e:	4313      	orrs	r3, r2
 8003550:	697a      	ldr	r2, [r7, #20]
 8003552:	4313      	orrs	r3, r2
 8003554:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800355c:	639a      	str	r2, [r3, #56]	@ 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 800355e:	e003      	b.n	8003568 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	68ba      	ldr	r2, [r7, #8]
 8003566:	60da      	str	r2, [r3, #12]
}
 8003568:	bf00      	nop
 800356a:	372c      	adds	r7, #44	@ 0x2c
 800356c:	46bd      	mov	sp, r7
 800356e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003572:	4770      	bx	lr

08003574 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003574:	b480      	push	{r7}
 8003576:	b089      	sub	sp, #36	@ 0x24
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
 800357c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800357e:	2300      	movs	r3, #0
 8003580:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003582:	2300      	movs	r3, #0
 8003584:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003586:	2300      	movs	r3, #0
 8003588:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800358a:	2300      	movs	r3, #0
 800358c:	61fb      	str	r3, [r7, #28]
 800358e:	e177      	b.n	8003880 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003590:	2201      	movs	r2, #1
 8003592:	69fb      	ldr	r3, [r7, #28]
 8003594:	fa02 f303 	lsl.w	r3, r2, r3
 8003598:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	697a      	ldr	r2, [r7, #20]
 80035a0:	4013      	ands	r3, r2
 80035a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80035a4:	693a      	ldr	r2, [r7, #16]
 80035a6:	697b      	ldr	r3, [r7, #20]
 80035a8:	429a      	cmp	r2, r3
 80035aa:	f040 8166 	bne.w	800387a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	f003 0303 	and.w	r3, r3, #3
 80035b6:	2b01      	cmp	r3, #1
 80035b8:	d005      	beq.n	80035c6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80035c2:	2b02      	cmp	r3, #2
 80035c4:	d130      	bne.n	8003628 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	689b      	ldr	r3, [r3, #8]
 80035ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80035cc:	69fb      	ldr	r3, [r7, #28]
 80035ce:	005b      	lsls	r3, r3, #1
 80035d0:	2203      	movs	r2, #3
 80035d2:	fa02 f303 	lsl.w	r3, r2, r3
 80035d6:	43db      	mvns	r3, r3
 80035d8:	69ba      	ldr	r2, [r7, #24]
 80035da:	4013      	ands	r3, r2
 80035dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	68da      	ldr	r2, [r3, #12]
 80035e2:	69fb      	ldr	r3, [r7, #28]
 80035e4:	005b      	lsls	r3, r3, #1
 80035e6:	fa02 f303 	lsl.w	r3, r2, r3
 80035ea:	69ba      	ldr	r2, [r7, #24]
 80035ec:	4313      	orrs	r3, r2
 80035ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	69ba      	ldr	r2, [r7, #24]
 80035f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80035fc:	2201      	movs	r2, #1
 80035fe:	69fb      	ldr	r3, [r7, #28]
 8003600:	fa02 f303 	lsl.w	r3, r2, r3
 8003604:	43db      	mvns	r3, r3
 8003606:	69ba      	ldr	r2, [r7, #24]
 8003608:	4013      	ands	r3, r2
 800360a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	091b      	lsrs	r3, r3, #4
 8003612:	f003 0201 	and.w	r2, r3, #1
 8003616:	69fb      	ldr	r3, [r7, #28]
 8003618:	fa02 f303 	lsl.w	r3, r2, r3
 800361c:	69ba      	ldr	r2, [r7, #24]
 800361e:	4313      	orrs	r3, r2
 8003620:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	69ba      	ldr	r2, [r7, #24]
 8003626:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	f003 0303 	and.w	r3, r3, #3
 8003630:	2b03      	cmp	r3, #3
 8003632:	d017      	beq.n	8003664 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	68db      	ldr	r3, [r3, #12]
 8003638:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800363a:	69fb      	ldr	r3, [r7, #28]
 800363c:	005b      	lsls	r3, r3, #1
 800363e:	2203      	movs	r2, #3
 8003640:	fa02 f303 	lsl.w	r3, r2, r3
 8003644:	43db      	mvns	r3, r3
 8003646:	69ba      	ldr	r2, [r7, #24]
 8003648:	4013      	ands	r3, r2
 800364a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	689a      	ldr	r2, [r3, #8]
 8003650:	69fb      	ldr	r3, [r7, #28]
 8003652:	005b      	lsls	r3, r3, #1
 8003654:	fa02 f303 	lsl.w	r3, r2, r3
 8003658:	69ba      	ldr	r2, [r7, #24]
 800365a:	4313      	orrs	r3, r2
 800365c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	69ba      	ldr	r2, [r7, #24]
 8003662:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	f003 0303 	and.w	r3, r3, #3
 800366c:	2b02      	cmp	r3, #2
 800366e:	d123      	bne.n	80036b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003670:	69fb      	ldr	r3, [r7, #28]
 8003672:	08da      	lsrs	r2, r3, #3
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	3208      	adds	r2, #8
 8003678:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800367c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800367e:	69fb      	ldr	r3, [r7, #28]
 8003680:	f003 0307 	and.w	r3, r3, #7
 8003684:	009b      	lsls	r3, r3, #2
 8003686:	220f      	movs	r2, #15
 8003688:	fa02 f303 	lsl.w	r3, r2, r3
 800368c:	43db      	mvns	r3, r3
 800368e:	69ba      	ldr	r2, [r7, #24]
 8003690:	4013      	ands	r3, r2
 8003692:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	691a      	ldr	r2, [r3, #16]
 8003698:	69fb      	ldr	r3, [r7, #28]
 800369a:	f003 0307 	and.w	r3, r3, #7
 800369e:	009b      	lsls	r3, r3, #2
 80036a0:	fa02 f303 	lsl.w	r3, r2, r3
 80036a4:	69ba      	ldr	r2, [r7, #24]
 80036a6:	4313      	orrs	r3, r2
 80036a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80036aa:	69fb      	ldr	r3, [r7, #28]
 80036ac:	08da      	lsrs	r2, r3, #3
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	3208      	adds	r2, #8
 80036b2:	69b9      	ldr	r1, [r7, #24]
 80036b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80036be:	69fb      	ldr	r3, [r7, #28]
 80036c0:	005b      	lsls	r3, r3, #1
 80036c2:	2203      	movs	r2, #3
 80036c4:	fa02 f303 	lsl.w	r3, r2, r3
 80036c8:	43db      	mvns	r3, r3
 80036ca:	69ba      	ldr	r2, [r7, #24]
 80036cc:	4013      	ands	r3, r2
 80036ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	f003 0203 	and.w	r2, r3, #3
 80036d8:	69fb      	ldr	r3, [r7, #28]
 80036da:	005b      	lsls	r3, r3, #1
 80036dc:	fa02 f303 	lsl.w	r3, r2, r3
 80036e0:	69ba      	ldr	r2, [r7, #24]
 80036e2:	4313      	orrs	r3, r2
 80036e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	69ba      	ldr	r2, [r7, #24]
 80036ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	685b      	ldr	r3, [r3, #4]
 80036f0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	f000 80c0 	beq.w	800387a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036fa:	2300      	movs	r3, #0
 80036fc:	60fb      	str	r3, [r7, #12]
 80036fe:	4b66      	ldr	r3, [pc, #408]	@ (8003898 <HAL_GPIO_Init+0x324>)
 8003700:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003702:	4a65      	ldr	r2, [pc, #404]	@ (8003898 <HAL_GPIO_Init+0x324>)
 8003704:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003708:	6453      	str	r3, [r2, #68]	@ 0x44
 800370a:	4b63      	ldr	r3, [pc, #396]	@ (8003898 <HAL_GPIO_Init+0x324>)
 800370c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800370e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003712:	60fb      	str	r3, [r7, #12]
 8003714:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003716:	4a61      	ldr	r2, [pc, #388]	@ (800389c <HAL_GPIO_Init+0x328>)
 8003718:	69fb      	ldr	r3, [r7, #28]
 800371a:	089b      	lsrs	r3, r3, #2
 800371c:	3302      	adds	r3, #2
 800371e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003722:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003724:	69fb      	ldr	r3, [r7, #28]
 8003726:	f003 0303 	and.w	r3, r3, #3
 800372a:	009b      	lsls	r3, r3, #2
 800372c:	220f      	movs	r2, #15
 800372e:	fa02 f303 	lsl.w	r3, r2, r3
 8003732:	43db      	mvns	r3, r3
 8003734:	69ba      	ldr	r2, [r7, #24]
 8003736:	4013      	ands	r3, r2
 8003738:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	4a58      	ldr	r2, [pc, #352]	@ (80038a0 <HAL_GPIO_Init+0x32c>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d037      	beq.n	80037b2 <HAL_GPIO_Init+0x23e>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	4a57      	ldr	r2, [pc, #348]	@ (80038a4 <HAL_GPIO_Init+0x330>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d031      	beq.n	80037ae <HAL_GPIO_Init+0x23a>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	4a56      	ldr	r2, [pc, #344]	@ (80038a8 <HAL_GPIO_Init+0x334>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d02b      	beq.n	80037aa <HAL_GPIO_Init+0x236>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	4a55      	ldr	r2, [pc, #340]	@ (80038ac <HAL_GPIO_Init+0x338>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d025      	beq.n	80037a6 <HAL_GPIO_Init+0x232>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	4a54      	ldr	r2, [pc, #336]	@ (80038b0 <HAL_GPIO_Init+0x33c>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d01f      	beq.n	80037a2 <HAL_GPIO_Init+0x22e>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	4a53      	ldr	r2, [pc, #332]	@ (80038b4 <HAL_GPIO_Init+0x340>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d019      	beq.n	800379e <HAL_GPIO_Init+0x22a>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	4a52      	ldr	r2, [pc, #328]	@ (80038b8 <HAL_GPIO_Init+0x344>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d013      	beq.n	800379a <HAL_GPIO_Init+0x226>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	4a51      	ldr	r2, [pc, #324]	@ (80038bc <HAL_GPIO_Init+0x348>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d00d      	beq.n	8003796 <HAL_GPIO_Init+0x222>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	4a50      	ldr	r2, [pc, #320]	@ (80038c0 <HAL_GPIO_Init+0x34c>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d007      	beq.n	8003792 <HAL_GPIO_Init+0x21e>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	4a4f      	ldr	r2, [pc, #316]	@ (80038c4 <HAL_GPIO_Init+0x350>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d101      	bne.n	800378e <HAL_GPIO_Init+0x21a>
 800378a:	2309      	movs	r3, #9
 800378c:	e012      	b.n	80037b4 <HAL_GPIO_Init+0x240>
 800378e:	230a      	movs	r3, #10
 8003790:	e010      	b.n	80037b4 <HAL_GPIO_Init+0x240>
 8003792:	2308      	movs	r3, #8
 8003794:	e00e      	b.n	80037b4 <HAL_GPIO_Init+0x240>
 8003796:	2307      	movs	r3, #7
 8003798:	e00c      	b.n	80037b4 <HAL_GPIO_Init+0x240>
 800379a:	2306      	movs	r3, #6
 800379c:	e00a      	b.n	80037b4 <HAL_GPIO_Init+0x240>
 800379e:	2305      	movs	r3, #5
 80037a0:	e008      	b.n	80037b4 <HAL_GPIO_Init+0x240>
 80037a2:	2304      	movs	r3, #4
 80037a4:	e006      	b.n	80037b4 <HAL_GPIO_Init+0x240>
 80037a6:	2303      	movs	r3, #3
 80037a8:	e004      	b.n	80037b4 <HAL_GPIO_Init+0x240>
 80037aa:	2302      	movs	r3, #2
 80037ac:	e002      	b.n	80037b4 <HAL_GPIO_Init+0x240>
 80037ae:	2301      	movs	r3, #1
 80037b0:	e000      	b.n	80037b4 <HAL_GPIO_Init+0x240>
 80037b2:	2300      	movs	r3, #0
 80037b4:	69fa      	ldr	r2, [r7, #28]
 80037b6:	f002 0203 	and.w	r2, r2, #3
 80037ba:	0092      	lsls	r2, r2, #2
 80037bc:	4093      	lsls	r3, r2
 80037be:	69ba      	ldr	r2, [r7, #24]
 80037c0:	4313      	orrs	r3, r2
 80037c2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80037c4:	4935      	ldr	r1, [pc, #212]	@ (800389c <HAL_GPIO_Init+0x328>)
 80037c6:	69fb      	ldr	r3, [r7, #28]
 80037c8:	089b      	lsrs	r3, r3, #2
 80037ca:	3302      	adds	r3, #2
 80037cc:	69ba      	ldr	r2, [r7, #24]
 80037ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80037d2:	4b3d      	ldr	r3, [pc, #244]	@ (80038c8 <HAL_GPIO_Init+0x354>)
 80037d4:	689b      	ldr	r3, [r3, #8]
 80037d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037d8:	693b      	ldr	r3, [r7, #16]
 80037da:	43db      	mvns	r3, r3
 80037dc:	69ba      	ldr	r2, [r7, #24]
 80037de:	4013      	ands	r3, r2
 80037e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d003      	beq.n	80037f6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80037ee:	69ba      	ldr	r2, [r7, #24]
 80037f0:	693b      	ldr	r3, [r7, #16]
 80037f2:	4313      	orrs	r3, r2
 80037f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80037f6:	4a34      	ldr	r2, [pc, #208]	@ (80038c8 <HAL_GPIO_Init+0x354>)
 80037f8:	69bb      	ldr	r3, [r7, #24]
 80037fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80037fc:	4b32      	ldr	r3, [pc, #200]	@ (80038c8 <HAL_GPIO_Init+0x354>)
 80037fe:	68db      	ldr	r3, [r3, #12]
 8003800:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003802:	693b      	ldr	r3, [r7, #16]
 8003804:	43db      	mvns	r3, r3
 8003806:	69ba      	ldr	r2, [r7, #24]
 8003808:	4013      	ands	r3, r2
 800380a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003814:	2b00      	cmp	r3, #0
 8003816:	d003      	beq.n	8003820 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003818:	69ba      	ldr	r2, [r7, #24]
 800381a:	693b      	ldr	r3, [r7, #16]
 800381c:	4313      	orrs	r3, r2
 800381e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003820:	4a29      	ldr	r2, [pc, #164]	@ (80038c8 <HAL_GPIO_Init+0x354>)
 8003822:	69bb      	ldr	r3, [r7, #24]
 8003824:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003826:	4b28      	ldr	r3, [pc, #160]	@ (80038c8 <HAL_GPIO_Init+0x354>)
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800382c:	693b      	ldr	r3, [r7, #16]
 800382e:	43db      	mvns	r3, r3
 8003830:	69ba      	ldr	r2, [r7, #24]
 8003832:	4013      	ands	r3, r2
 8003834:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800383e:	2b00      	cmp	r3, #0
 8003840:	d003      	beq.n	800384a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003842:	69ba      	ldr	r2, [r7, #24]
 8003844:	693b      	ldr	r3, [r7, #16]
 8003846:	4313      	orrs	r3, r2
 8003848:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800384a:	4a1f      	ldr	r2, [pc, #124]	@ (80038c8 <HAL_GPIO_Init+0x354>)
 800384c:	69bb      	ldr	r3, [r7, #24]
 800384e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003850:	4b1d      	ldr	r3, [pc, #116]	@ (80038c8 <HAL_GPIO_Init+0x354>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003856:	693b      	ldr	r3, [r7, #16]
 8003858:	43db      	mvns	r3, r3
 800385a:	69ba      	ldr	r2, [r7, #24]
 800385c:	4013      	ands	r3, r2
 800385e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003868:	2b00      	cmp	r3, #0
 800386a:	d003      	beq.n	8003874 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800386c:	69ba      	ldr	r2, [r7, #24]
 800386e:	693b      	ldr	r3, [r7, #16]
 8003870:	4313      	orrs	r3, r2
 8003872:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003874:	4a14      	ldr	r2, [pc, #80]	@ (80038c8 <HAL_GPIO_Init+0x354>)
 8003876:	69bb      	ldr	r3, [r7, #24]
 8003878:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800387a:	69fb      	ldr	r3, [r7, #28]
 800387c:	3301      	adds	r3, #1
 800387e:	61fb      	str	r3, [r7, #28]
 8003880:	69fb      	ldr	r3, [r7, #28]
 8003882:	2b0f      	cmp	r3, #15
 8003884:	f67f ae84 	bls.w	8003590 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003888:	bf00      	nop
 800388a:	bf00      	nop
 800388c:	3724      	adds	r7, #36	@ 0x24
 800388e:	46bd      	mov	sp, r7
 8003890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003894:	4770      	bx	lr
 8003896:	bf00      	nop
 8003898:	40023800 	.word	0x40023800
 800389c:	40013800 	.word	0x40013800
 80038a0:	40020000 	.word	0x40020000
 80038a4:	40020400 	.word	0x40020400
 80038a8:	40020800 	.word	0x40020800
 80038ac:	40020c00 	.word	0x40020c00
 80038b0:	40021000 	.word	0x40021000
 80038b4:	40021400 	.word	0x40021400
 80038b8:	40021800 	.word	0x40021800
 80038bc:	40021c00 	.word	0x40021c00
 80038c0:	40022000 	.word	0x40022000
 80038c4:	40022400 	.word	0x40022400
 80038c8:	40013c00 	.word	0x40013c00

080038cc <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80038cc:	b480      	push	{r7}
 80038ce:	b087      	sub	sp, #28
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
 80038d4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80038d6:	2300      	movs	r3, #0
 80038d8:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80038da:	2300      	movs	r3, #0
 80038dc:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80038de:	2300      	movs	r3, #0
 80038e0:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80038e2:	2300      	movs	r3, #0
 80038e4:	617b      	str	r3, [r7, #20]
 80038e6:	e0d9      	b.n	8003a9c <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80038e8:	2201      	movs	r2, #1
 80038ea:	697b      	ldr	r3, [r7, #20]
 80038ec:	fa02 f303 	lsl.w	r3, r2, r3
 80038f0:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80038f2:	683a      	ldr	r2, [r7, #0]
 80038f4:	693b      	ldr	r3, [r7, #16]
 80038f6:	4013      	ands	r3, r2
 80038f8:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80038fa:	68fa      	ldr	r2, [r7, #12]
 80038fc:	693b      	ldr	r3, [r7, #16]
 80038fe:	429a      	cmp	r2, r3
 8003900:	f040 80c9 	bne.w	8003a96 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003904:	4a6b      	ldr	r2, [pc, #428]	@ (8003ab4 <HAL_GPIO_DeInit+0x1e8>)
 8003906:	697b      	ldr	r3, [r7, #20]
 8003908:	089b      	lsrs	r3, r3, #2
 800390a:	3302      	adds	r3, #2
 800390c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003910:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003912:	697b      	ldr	r3, [r7, #20]
 8003914:	f003 0303 	and.w	r3, r3, #3
 8003918:	009b      	lsls	r3, r3, #2
 800391a:	220f      	movs	r2, #15
 800391c:	fa02 f303 	lsl.w	r3, r2, r3
 8003920:	68ba      	ldr	r2, [r7, #8]
 8003922:	4013      	ands	r3, r2
 8003924:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	4a63      	ldr	r2, [pc, #396]	@ (8003ab8 <HAL_GPIO_DeInit+0x1ec>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d037      	beq.n	800399e <HAL_GPIO_DeInit+0xd2>
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	4a62      	ldr	r2, [pc, #392]	@ (8003abc <HAL_GPIO_DeInit+0x1f0>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d031      	beq.n	800399a <HAL_GPIO_DeInit+0xce>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	4a61      	ldr	r2, [pc, #388]	@ (8003ac0 <HAL_GPIO_DeInit+0x1f4>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d02b      	beq.n	8003996 <HAL_GPIO_DeInit+0xca>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	4a60      	ldr	r2, [pc, #384]	@ (8003ac4 <HAL_GPIO_DeInit+0x1f8>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d025      	beq.n	8003992 <HAL_GPIO_DeInit+0xc6>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	4a5f      	ldr	r2, [pc, #380]	@ (8003ac8 <HAL_GPIO_DeInit+0x1fc>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d01f      	beq.n	800398e <HAL_GPIO_DeInit+0xc2>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	4a5e      	ldr	r2, [pc, #376]	@ (8003acc <HAL_GPIO_DeInit+0x200>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d019      	beq.n	800398a <HAL_GPIO_DeInit+0xbe>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	4a5d      	ldr	r2, [pc, #372]	@ (8003ad0 <HAL_GPIO_DeInit+0x204>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d013      	beq.n	8003986 <HAL_GPIO_DeInit+0xba>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	4a5c      	ldr	r2, [pc, #368]	@ (8003ad4 <HAL_GPIO_DeInit+0x208>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d00d      	beq.n	8003982 <HAL_GPIO_DeInit+0xb6>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	4a5b      	ldr	r2, [pc, #364]	@ (8003ad8 <HAL_GPIO_DeInit+0x20c>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d007      	beq.n	800397e <HAL_GPIO_DeInit+0xb2>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	4a5a      	ldr	r2, [pc, #360]	@ (8003adc <HAL_GPIO_DeInit+0x210>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d101      	bne.n	800397a <HAL_GPIO_DeInit+0xae>
 8003976:	2309      	movs	r3, #9
 8003978:	e012      	b.n	80039a0 <HAL_GPIO_DeInit+0xd4>
 800397a:	230a      	movs	r3, #10
 800397c:	e010      	b.n	80039a0 <HAL_GPIO_DeInit+0xd4>
 800397e:	2308      	movs	r3, #8
 8003980:	e00e      	b.n	80039a0 <HAL_GPIO_DeInit+0xd4>
 8003982:	2307      	movs	r3, #7
 8003984:	e00c      	b.n	80039a0 <HAL_GPIO_DeInit+0xd4>
 8003986:	2306      	movs	r3, #6
 8003988:	e00a      	b.n	80039a0 <HAL_GPIO_DeInit+0xd4>
 800398a:	2305      	movs	r3, #5
 800398c:	e008      	b.n	80039a0 <HAL_GPIO_DeInit+0xd4>
 800398e:	2304      	movs	r3, #4
 8003990:	e006      	b.n	80039a0 <HAL_GPIO_DeInit+0xd4>
 8003992:	2303      	movs	r3, #3
 8003994:	e004      	b.n	80039a0 <HAL_GPIO_DeInit+0xd4>
 8003996:	2302      	movs	r3, #2
 8003998:	e002      	b.n	80039a0 <HAL_GPIO_DeInit+0xd4>
 800399a:	2301      	movs	r3, #1
 800399c:	e000      	b.n	80039a0 <HAL_GPIO_DeInit+0xd4>
 800399e:	2300      	movs	r3, #0
 80039a0:	697a      	ldr	r2, [r7, #20]
 80039a2:	f002 0203 	and.w	r2, r2, #3
 80039a6:	0092      	lsls	r2, r2, #2
 80039a8:	4093      	lsls	r3, r2
 80039aa:	68ba      	ldr	r2, [r7, #8]
 80039ac:	429a      	cmp	r2, r3
 80039ae:	d132      	bne.n	8003a16 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80039b0:	4b4b      	ldr	r3, [pc, #300]	@ (8003ae0 <HAL_GPIO_DeInit+0x214>)
 80039b2:	681a      	ldr	r2, [r3, #0]
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	43db      	mvns	r3, r3
 80039b8:	4949      	ldr	r1, [pc, #292]	@ (8003ae0 <HAL_GPIO_DeInit+0x214>)
 80039ba:	4013      	ands	r3, r2
 80039bc:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80039be:	4b48      	ldr	r3, [pc, #288]	@ (8003ae0 <HAL_GPIO_DeInit+0x214>)
 80039c0:	685a      	ldr	r2, [r3, #4]
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	43db      	mvns	r3, r3
 80039c6:	4946      	ldr	r1, [pc, #280]	@ (8003ae0 <HAL_GPIO_DeInit+0x214>)
 80039c8:	4013      	ands	r3, r2
 80039ca:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80039cc:	4b44      	ldr	r3, [pc, #272]	@ (8003ae0 <HAL_GPIO_DeInit+0x214>)
 80039ce:	68da      	ldr	r2, [r3, #12]
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	43db      	mvns	r3, r3
 80039d4:	4942      	ldr	r1, [pc, #264]	@ (8003ae0 <HAL_GPIO_DeInit+0x214>)
 80039d6:	4013      	ands	r3, r2
 80039d8:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80039da:	4b41      	ldr	r3, [pc, #260]	@ (8003ae0 <HAL_GPIO_DeInit+0x214>)
 80039dc:	689a      	ldr	r2, [r3, #8]
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	43db      	mvns	r3, r3
 80039e2:	493f      	ldr	r1, [pc, #252]	@ (8003ae0 <HAL_GPIO_DeInit+0x214>)
 80039e4:	4013      	ands	r3, r2
 80039e6:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80039e8:	697b      	ldr	r3, [r7, #20]
 80039ea:	f003 0303 	and.w	r3, r3, #3
 80039ee:	009b      	lsls	r3, r3, #2
 80039f0:	220f      	movs	r2, #15
 80039f2:	fa02 f303 	lsl.w	r3, r2, r3
 80039f6:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80039f8:	4a2e      	ldr	r2, [pc, #184]	@ (8003ab4 <HAL_GPIO_DeInit+0x1e8>)
 80039fa:	697b      	ldr	r3, [r7, #20]
 80039fc:	089b      	lsrs	r3, r3, #2
 80039fe:	3302      	adds	r3, #2
 8003a00:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003a04:	68bb      	ldr	r3, [r7, #8]
 8003a06:	43da      	mvns	r2, r3
 8003a08:	482a      	ldr	r0, [pc, #168]	@ (8003ab4 <HAL_GPIO_DeInit+0x1e8>)
 8003a0a:	697b      	ldr	r3, [r7, #20]
 8003a0c:	089b      	lsrs	r3, r3, #2
 8003a0e:	400a      	ands	r2, r1
 8003a10:	3302      	adds	r3, #2
 8003a12:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681a      	ldr	r2, [r3, #0]
 8003a1a:	697b      	ldr	r3, [r7, #20]
 8003a1c:	005b      	lsls	r3, r3, #1
 8003a1e:	2103      	movs	r1, #3
 8003a20:	fa01 f303 	lsl.w	r3, r1, r3
 8003a24:	43db      	mvns	r3, r3
 8003a26:	401a      	ands	r2, r3
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	08da      	lsrs	r2, r3, #3
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	3208      	adds	r2, #8
 8003a34:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003a38:	697b      	ldr	r3, [r7, #20]
 8003a3a:	f003 0307 	and.w	r3, r3, #7
 8003a3e:	009b      	lsls	r3, r3, #2
 8003a40:	220f      	movs	r2, #15
 8003a42:	fa02 f303 	lsl.w	r3, r2, r3
 8003a46:	43db      	mvns	r3, r3
 8003a48:	697a      	ldr	r2, [r7, #20]
 8003a4a:	08d2      	lsrs	r2, r2, #3
 8003a4c:	4019      	ands	r1, r3
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	3208      	adds	r2, #8
 8003a52:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	68da      	ldr	r2, [r3, #12]
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	005b      	lsls	r3, r3, #1
 8003a5e:	2103      	movs	r1, #3
 8003a60:	fa01 f303 	lsl.w	r3, r1, r3
 8003a64:	43db      	mvns	r3, r3
 8003a66:	401a      	ands	r2, r3
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	685a      	ldr	r2, [r3, #4]
 8003a70:	2101      	movs	r1, #1
 8003a72:	697b      	ldr	r3, [r7, #20]
 8003a74:	fa01 f303 	lsl.w	r3, r1, r3
 8003a78:	43db      	mvns	r3, r3
 8003a7a:	401a      	ands	r2, r3
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	689a      	ldr	r2, [r3, #8]
 8003a84:	697b      	ldr	r3, [r7, #20]
 8003a86:	005b      	lsls	r3, r3, #1
 8003a88:	2103      	movs	r1, #3
 8003a8a:	fa01 f303 	lsl.w	r3, r1, r3
 8003a8e:	43db      	mvns	r3, r3
 8003a90:	401a      	ands	r2, r3
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a96:	697b      	ldr	r3, [r7, #20]
 8003a98:	3301      	adds	r3, #1
 8003a9a:	617b      	str	r3, [r7, #20]
 8003a9c:	697b      	ldr	r3, [r7, #20]
 8003a9e:	2b0f      	cmp	r3, #15
 8003aa0:	f67f af22 	bls.w	80038e8 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8003aa4:	bf00      	nop
 8003aa6:	bf00      	nop
 8003aa8:	371c      	adds	r7, #28
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab0:	4770      	bx	lr
 8003ab2:	bf00      	nop
 8003ab4:	40013800 	.word	0x40013800
 8003ab8:	40020000 	.word	0x40020000
 8003abc:	40020400 	.word	0x40020400
 8003ac0:	40020800 	.word	0x40020800
 8003ac4:	40020c00 	.word	0x40020c00
 8003ac8:	40021000 	.word	0x40021000
 8003acc:	40021400 	.word	0x40021400
 8003ad0:	40021800 	.word	0x40021800
 8003ad4:	40021c00 	.word	0x40021c00
 8003ad8:	40022000 	.word	0x40022000
 8003adc:	40022400 	.word	0x40022400
 8003ae0:	40013c00 	.word	0x40013c00

08003ae4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	b083      	sub	sp, #12
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
 8003aec:	460b      	mov	r3, r1
 8003aee:	807b      	strh	r3, [r7, #2]
 8003af0:	4613      	mov	r3, r2
 8003af2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003af4:	787b      	ldrb	r3, [r7, #1]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d003      	beq.n	8003b02 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003afa:	887a      	ldrh	r2, [r7, #2]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003b00:	e003      	b.n	8003b0a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003b02:	887b      	ldrh	r3, [r7, #2]
 8003b04:	041a      	lsls	r2, r3, #16
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	619a      	str	r2, [r3, #24]
}
 8003b0a:	bf00      	nop
 8003b0c:	370c      	adds	r7, #12
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b14:	4770      	bx	lr

08003b16 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003b16:	b480      	push	{r7}
 8003b18:	b085      	sub	sp, #20
 8003b1a:	af00      	add	r7, sp, #0
 8003b1c:	6078      	str	r0, [r7, #4]
 8003b1e:	460b      	mov	r3, r1
 8003b20:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	695b      	ldr	r3, [r3, #20]
 8003b26:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003b28:	887a      	ldrh	r2, [r7, #2]
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	041a      	lsls	r2, r3, #16
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	43d9      	mvns	r1, r3
 8003b34:	887b      	ldrh	r3, [r7, #2]
 8003b36:	400b      	ands	r3, r1
 8003b38:	431a      	orrs	r2, r3
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	619a      	str	r2, [r3, #24]
}
 8003b3e:	bf00      	nop
 8003b40:	3714      	adds	r7, #20
 8003b42:	46bd      	mov	sp, r7
 8003b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b48:	4770      	bx	lr
	...

08003b4c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b084      	sub	sp, #16
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d101      	bne.n	8003b5e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	e12b      	b.n	8003db6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b64:	b2db      	uxtb	r3, r3
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d106      	bne.n	8003b78 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003b72:	6878      	ldr	r0, [r7, #4]
 8003b74:	f7fd f9e0 	bl	8000f38 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2224      	movs	r2, #36	@ 0x24
 8003b7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	681a      	ldr	r2, [r3, #0]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f022 0201 	bic.w	r2, r2, #1
 8003b8e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	681a      	ldr	r2, [r3, #0]
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003b9e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	681a      	ldr	r2, [r3, #0]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003bae:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003bb0:	f001 f8c4 	bl	8004d3c <HAL_RCC_GetPCLK1Freq>
 8003bb4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	4a81      	ldr	r2, [pc, #516]	@ (8003dc0 <HAL_I2C_Init+0x274>)
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d807      	bhi.n	8003bd0 <HAL_I2C_Init+0x84>
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	4a80      	ldr	r2, [pc, #512]	@ (8003dc4 <HAL_I2C_Init+0x278>)
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	bf94      	ite	ls
 8003bc8:	2301      	movls	r3, #1
 8003bca:	2300      	movhi	r3, #0
 8003bcc:	b2db      	uxtb	r3, r3
 8003bce:	e006      	b.n	8003bde <HAL_I2C_Init+0x92>
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	4a7d      	ldr	r2, [pc, #500]	@ (8003dc8 <HAL_I2C_Init+0x27c>)
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	bf94      	ite	ls
 8003bd8:	2301      	movls	r3, #1
 8003bda:	2300      	movhi	r3, #0
 8003bdc:	b2db      	uxtb	r3, r3
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d001      	beq.n	8003be6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003be2:	2301      	movs	r3, #1
 8003be4:	e0e7      	b.n	8003db6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	4a78      	ldr	r2, [pc, #480]	@ (8003dcc <HAL_I2C_Init+0x280>)
 8003bea:	fba2 2303 	umull	r2, r3, r2, r3
 8003bee:	0c9b      	lsrs	r3, r3, #18
 8003bf0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	68ba      	ldr	r2, [r7, #8]
 8003c02:	430a      	orrs	r2, r1
 8003c04:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	6a1b      	ldr	r3, [r3, #32]
 8003c0c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	685b      	ldr	r3, [r3, #4]
 8003c14:	4a6a      	ldr	r2, [pc, #424]	@ (8003dc0 <HAL_I2C_Init+0x274>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d802      	bhi.n	8003c20 <HAL_I2C_Init+0xd4>
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	3301      	adds	r3, #1
 8003c1e:	e009      	b.n	8003c34 <HAL_I2C_Init+0xe8>
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003c26:	fb02 f303 	mul.w	r3, r2, r3
 8003c2a:	4a69      	ldr	r2, [pc, #420]	@ (8003dd0 <HAL_I2C_Init+0x284>)
 8003c2c:	fba2 2303 	umull	r2, r3, r2, r3
 8003c30:	099b      	lsrs	r3, r3, #6
 8003c32:	3301      	adds	r3, #1
 8003c34:	687a      	ldr	r2, [r7, #4]
 8003c36:	6812      	ldr	r2, [r2, #0]
 8003c38:	430b      	orrs	r3, r1
 8003c3a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	69db      	ldr	r3, [r3, #28]
 8003c42:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003c46:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	685b      	ldr	r3, [r3, #4]
 8003c4e:	495c      	ldr	r1, [pc, #368]	@ (8003dc0 <HAL_I2C_Init+0x274>)
 8003c50:	428b      	cmp	r3, r1
 8003c52:	d819      	bhi.n	8003c88 <HAL_I2C_Init+0x13c>
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	1e59      	subs	r1, r3, #1
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	005b      	lsls	r3, r3, #1
 8003c5e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003c62:	1c59      	adds	r1, r3, #1
 8003c64:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003c68:	400b      	ands	r3, r1
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d00a      	beq.n	8003c84 <HAL_I2C_Init+0x138>
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	1e59      	subs	r1, r3, #1
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	005b      	lsls	r3, r3, #1
 8003c78:	fbb1 f3f3 	udiv	r3, r1, r3
 8003c7c:	3301      	adds	r3, #1
 8003c7e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c82:	e051      	b.n	8003d28 <HAL_I2C_Init+0x1dc>
 8003c84:	2304      	movs	r3, #4
 8003c86:	e04f      	b.n	8003d28 <HAL_I2C_Init+0x1dc>
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	689b      	ldr	r3, [r3, #8]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d111      	bne.n	8003cb4 <HAL_I2C_Init+0x168>
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	1e58      	subs	r0, r3, #1
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6859      	ldr	r1, [r3, #4]
 8003c98:	460b      	mov	r3, r1
 8003c9a:	005b      	lsls	r3, r3, #1
 8003c9c:	440b      	add	r3, r1
 8003c9e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ca2:	3301      	adds	r3, #1
 8003ca4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	bf0c      	ite	eq
 8003cac:	2301      	moveq	r3, #1
 8003cae:	2300      	movne	r3, #0
 8003cb0:	b2db      	uxtb	r3, r3
 8003cb2:	e012      	b.n	8003cda <HAL_I2C_Init+0x18e>
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	1e58      	subs	r0, r3, #1
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6859      	ldr	r1, [r3, #4]
 8003cbc:	460b      	mov	r3, r1
 8003cbe:	009b      	lsls	r3, r3, #2
 8003cc0:	440b      	add	r3, r1
 8003cc2:	0099      	lsls	r1, r3, #2
 8003cc4:	440b      	add	r3, r1
 8003cc6:	fbb0 f3f3 	udiv	r3, r0, r3
 8003cca:	3301      	adds	r3, #1
 8003ccc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	bf0c      	ite	eq
 8003cd4:	2301      	moveq	r3, #1
 8003cd6:	2300      	movne	r3, #0
 8003cd8:	b2db      	uxtb	r3, r3
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d001      	beq.n	8003ce2 <HAL_I2C_Init+0x196>
 8003cde:	2301      	movs	r3, #1
 8003ce0:	e022      	b.n	8003d28 <HAL_I2C_Init+0x1dc>
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	689b      	ldr	r3, [r3, #8]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d10e      	bne.n	8003d08 <HAL_I2C_Init+0x1bc>
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	1e58      	subs	r0, r3, #1
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6859      	ldr	r1, [r3, #4]
 8003cf2:	460b      	mov	r3, r1
 8003cf4:	005b      	lsls	r3, r3, #1
 8003cf6:	440b      	add	r3, r1
 8003cf8:	fbb0 f3f3 	udiv	r3, r0, r3
 8003cfc:	3301      	adds	r3, #1
 8003cfe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d02:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003d06:	e00f      	b.n	8003d28 <HAL_I2C_Init+0x1dc>
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	1e58      	subs	r0, r3, #1
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6859      	ldr	r1, [r3, #4]
 8003d10:	460b      	mov	r3, r1
 8003d12:	009b      	lsls	r3, r3, #2
 8003d14:	440b      	add	r3, r1
 8003d16:	0099      	lsls	r1, r3, #2
 8003d18:	440b      	add	r3, r1
 8003d1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d1e:	3301      	adds	r3, #1
 8003d20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d24:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003d28:	6879      	ldr	r1, [r7, #4]
 8003d2a:	6809      	ldr	r1, [r1, #0]
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	69da      	ldr	r2, [r3, #28]
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6a1b      	ldr	r3, [r3, #32]
 8003d42:	431a      	orrs	r2, r3
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	430a      	orrs	r2, r1
 8003d4a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	689b      	ldr	r3, [r3, #8]
 8003d52:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003d56:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003d5a:	687a      	ldr	r2, [r7, #4]
 8003d5c:	6911      	ldr	r1, [r2, #16]
 8003d5e:	687a      	ldr	r2, [r7, #4]
 8003d60:	68d2      	ldr	r2, [r2, #12]
 8003d62:	4311      	orrs	r1, r2
 8003d64:	687a      	ldr	r2, [r7, #4]
 8003d66:	6812      	ldr	r2, [r2, #0]
 8003d68:	430b      	orrs	r3, r1
 8003d6a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	68db      	ldr	r3, [r3, #12]
 8003d72:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	695a      	ldr	r2, [r3, #20]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	699b      	ldr	r3, [r3, #24]
 8003d7e:	431a      	orrs	r2, r3
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	430a      	orrs	r2, r1
 8003d86:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	681a      	ldr	r2, [r3, #0]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f042 0201 	orr.w	r2, r2, #1
 8003d96:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2220      	movs	r2, #32
 8003da2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2200      	movs	r2, #0
 8003daa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2200      	movs	r2, #0
 8003db0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003db4:	2300      	movs	r3, #0
}
 8003db6:	4618      	mov	r0, r3
 8003db8:	3710      	adds	r7, #16
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	bd80      	pop	{r7, pc}
 8003dbe:	bf00      	nop
 8003dc0:	000186a0 	.word	0x000186a0
 8003dc4:	001e847f 	.word	0x001e847f
 8003dc8:	003d08ff 	.word	0x003d08ff
 8003dcc:	431bde83 	.word	0x431bde83
 8003dd0:	10624dd3 	.word	0x10624dd3

08003dd4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	b083      	sub	sp, #12
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
 8003ddc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003de4:	b2db      	uxtb	r3, r3
 8003de6:	2b20      	cmp	r3, #32
 8003de8:	d129      	bne.n	8003e3e <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2224      	movs	r2, #36	@ 0x24
 8003dee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	681a      	ldr	r2, [r3, #0]
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f022 0201 	bic.w	r2, r2, #1
 8003e00:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f022 0210 	bic.w	r2, r2, #16
 8003e10:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	683a      	ldr	r2, [r7, #0]
 8003e1e:	430a      	orrs	r2, r1
 8003e20:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	681a      	ldr	r2, [r3, #0]
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f042 0201 	orr.w	r2, r2, #1
 8003e30:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2220      	movs	r2, #32
 8003e36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	e000      	b.n	8003e40 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8003e3e:	2302      	movs	r3, #2
  }
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	370c      	adds	r7, #12
 8003e44:	46bd      	mov	sp, r7
 8003e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4a:	4770      	bx	lr

08003e4c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	b085      	sub	sp, #20
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
 8003e54:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8003e56:	2300      	movs	r3, #0
 8003e58:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e60:	b2db      	uxtb	r3, r3
 8003e62:	2b20      	cmp	r3, #32
 8003e64:	d12a      	bne.n	8003ebc <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2224      	movs	r2, #36	@ 0x24
 8003e6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	681a      	ldr	r2, [r3, #0]
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f022 0201 	bic.w	r2, r2, #1
 8003e7c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e84:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8003e86:	89fb      	ldrh	r3, [r7, #14]
 8003e88:	f023 030f 	bic.w	r3, r3, #15
 8003e8c:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	b29a      	uxth	r2, r3
 8003e92:	89fb      	ldrh	r3, [r7, #14]
 8003e94:	4313      	orrs	r3, r2
 8003e96:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	89fa      	ldrh	r2, [r7, #14]
 8003e9e:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	681a      	ldr	r2, [r3, #0]
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f042 0201 	orr.w	r2, r2, #1
 8003eae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2220      	movs	r2, #32
 8003eb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8003eb8:	2300      	movs	r3, #0
 8003eba:	e000      	b.n	8003ebe <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8003ebc:	2302      	movs	r3, #2
  }
}
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	3714      	adds	r7, #20
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec8:	4770      	bx	lr

08003eca <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8003eca:	b580      	push	{r7, lr}
 8003ecc:	b084      	sub	sp, #16
 8003ece:	af00      	add	r7, sp, #0
 8003ed0:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d101      	bne.n	8003edc <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8003ed8:	2301      	movs	r3, #1
 8003eda:	e08f      	b.n	8003ffc <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8003ee2:	b2db      	uxtb	r3, r3
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d106      	bne.n	8003ef6 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2200      	movs	r2, #0
 8003eec:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8003ef0:	6878      	ldr	r0, [r7, #4]
 8003ef2:	f7fd f88b 	bl	800100c <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2202      	movs	r2, #2
 8003efa:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	699a      	ldr	r2, [r3, #24]
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8003f0c:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	6999      	ldr	r1, [r3, #24]
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	685a      	ldr	r2, [r3, #4]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	689b      	ldr	r3, [r3, #8]
 8003f1c:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003f22:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	691b      	ldr	r3, [r3, #16]
 8003f28:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	430a      	orrs	r2, r1
 8003f30:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	695b      	ldr	r3, [r3, #20]
 8003f36:	041b      	lsls	r3, r3, #16
 8003f38:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6999      	ldr	r1, [r3, #24]
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	68fa      	ldr	r2, [r7, #12]
 8003f44:	430a      	orrs	r2, r1
 8003f46:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	69db      	ldr	r3, [r3, #28]
 8003f4c:	041b      	lsls	r3, r3, #16
 8003f4e:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6a19      	ldr	r1, [r3, #32]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	68fa      	ldr	r2, [r7, #12]
 8003f5a:	430a      	orrs	r2, r1
 8003f5c:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f62:	041b      	lsls	r3, r3, #16
 8003f64:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	68fa      	ldr	r2, [r7, #12]
 8003f70:	430a      	orrs	r2, r1
 8003f72:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f78:	041b      	lsls	r3, r3, #16
 8003f7a:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	68fa      	ldr	r2, [r7, #12]
 8003f86:	430a      	orrs	r2, r1
 8003f88:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003f90:	021b      	lsls	r3, r3, #8
 8003f92:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8003f9a:	041b      	lsls	r3, r3, #16
 8003f9c:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8003fac:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003fb4:	68ba      	ldr	r2, [r7, #8]
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	4313      	orrs	r3, r2
 8003fba:	687a      	ldr	r2, [r7, #4]
 8003fbc:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8003fc0:	431a      	orrs	r2, r3
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	430a      	orrs	r2, r1
 8003fc8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f042 0206 	orr.w	r2, r2, #6
 8003fd8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	699a      	ldr	r2, [r3, #24]
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f042 0201 	orr.w	r2, r2, #1
 8003fe8:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2200      	movs	r2, #0
 8003fee:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2201      	movs	r2, #1
 8003ff6:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 8003ffa:	2300      	movs	r3, #0
}
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	3710      	adds	r7, #16
 8004000:	46bd      	mov	sp, r7
 8004002:	bd80      	pop	{r7, pc}

08004004 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8004004:	b5b0      	push	{r4, r5, r7, lr}
 8004006:	b084      	sub	sp, #16
 8004008:	af00      	add	r7, sp, #0
 800400a:	60f8      	str	r0, [r7, #12]
 800400c:	60b9      	str	r1, [r7, #8]
 800400e:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8004016:	2b01      	cmp	r3, #1
 8004018:	d101      	bne.n	800401e <HAL_LTDC_ConfigLayer+0x1a>
 800401a:	2302      	movs	r3, #2
 800401c:	e02c      	b.n	8004078 <HAL_LTDC_ConfigLayer+0x74>
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	2201      	movs	r2, #1
 8004022:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	2202      	movs	r2, #2
 800402a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800402e:	68fa      	ldr	r2, [r7, #12]
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2134      	movs	r1, #52	@ 0x34
 8004034:	fb01 f303 	mul.w	r3, r1, r3
 8004038:	4413      	add	r3, r2
 800403a:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800403e:	68bb      	ldr	r3, [r7, #8]
 8004040:	4614      	mov	r4, r2
 8004042:	461d      	mov	r5, r3
 8004044:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004046:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004048:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800404a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800404c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800404e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004050:	682b      	ldr	r3, [r5, #0]
 8004052:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8004054:	687a      	ldr	r2, [r7, #4]
 8004056:	68b9      	ldr	r1, [r7, #8]
 8004058:	68f8      	ldr	r0, [r7, #12]
 800405a:	f000 f83b 	bl	80040d4 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	2201      	movs	r2, #1
 8004064:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	2201      	movs	r2, #1
 800406a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	2200      	movs	r2, #0
 8004072:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8004076:	2300      	movs	r3, #0
}
 8004078:	4618      	mov	r0, r3
 800407a:	3710      	adds	r7, #16
 800407c:	46bd      	mov	sp, r7
 800407e:	bdb0      	pop	{r4, r5, r7, pc}

08004080 <HAL_LTDC_EnableDither>:
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
 8004080:	b480      	push	{r7}
 8004082:	b083      	sub	sp, #12
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800408e:	2b01      	cmp	r3, #1
 8004090:	d101      	bne.n	8004096 <HAL_LTDC_EnableDither+0x16>
 8004092:	2302      	movs	r3, #2
 8004094:	e016      	b.n	80040c4 <HAL_LTDC_EnableDither+0x44>
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2201      	movs	r2, #1
 800409a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2202      	movs	r2, #2
 80040a2:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 80040a6:	4b0a      	ldr	r3, [pc, #40]	@ (80040d0 <HAL_LTDC_EnableDither+0x50>)
 80040a8:	699b      	ldr	r3, [r3, #24]
 80040aa:	4a09      	ldr	r2, [pc, #36]	@ (80040d0 <HAL_LTDC_EnableDither+0x50>)
 80040ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040b0:	6193      	str	r3, [r2, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2201      	movs	r2, #1
 80040b6:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2200      	movs	r2, #0
 80040be:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 80040c2:	2300      	movs	r3, #0
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	370c      	adds	r7, #12
 80040c8:	46bd      	mov	sp, r7
 80040ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ce:	4770      	bx	lr
 80040d0:	40016800 	.word	0x40016800

080040d4 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80040d4:	b480      	push	{r7}
 80040d6:	b089      	sub	sp, #36	@ 0x24
 80040d8:	af00      	add	r7, sp, #0
 80040da:	60f8      	str	r0, [r7, #12]
 80040dc:	60b9      	str	r1, [r7, #8]
 80040de:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80040e0:	68bb      	ldr	r3, [r7, #8]
 80040e2:	685a      	ldr	r2, [r3, #4]
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	68db      	ldr	r3, [r3, #12]
 80040ea:	0c1b      	lsrs	r3, r3, #16
 80040ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040f0:	4413      	add	r3, r2
 80040f2:	041b      	lsls	r3, r3, #16
 80040f4:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	461a      	mov	r2, r3
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	01db      	lsls	r3, r3, #7
 8004100:	4413      	add	r3, r2
 8004102:	3384      	adds	r3, #132	@ 0x84
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	68fa      	ldr	r2, [r7, #12]
 8004108:	6812      	ldr	r2, [r2, #0]
 800410a:	4611      	mov	r1, r2
 800410c:	687a      	ldr	r2, [r7, #4]
 800410e:	01d2      	lsls	r2, r2, #7
 8004110:	440a      	add	r2, r1
 8004112:	3284      	adds	r2, #132	@ 0x84
 8004114:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8004118:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800411a:	68bb      	ldr	r3, [r7, #8]
 800411c:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	68db      	ldr	r3, [r3, #12]
 8004124:	0c1b      	lsrs	r3, r3, #16
 8004126:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800412a:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800412c:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4619      	mov	r1, r3
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	01db      	lsls	r3, r3, #7
 8004138:	440b      	add	r3, r1
 800413a:	3384      	adds	r3, #132	@ 0x84
 800413c:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800413e:	69fb      	ldr	r3, [r7, #28]
 8004140:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004142:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	68da      	ldr	r2, [r3, #12]
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	68db      	ldr	r3, [r3, #12]
 800414e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004152:	4413      	add	r3, r2
 8004154:	041b      	lsls	r3, r3, #16
 8004156:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	461a      	mov	r2, r3
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	01db      	lsls	r3, r3, #7
 8004162:	4413      	add	r3, r2
 8004164:	3384      	adds	r3, #132	@ 0x84
 8004166:	689b      	ldr	r3, [r3, #8]
 8004168:	68fa      	ldr	r2, [r7, #12]
 800416a:	6812      	ldr	r2, [r2, #0]
 800416c:	4611      	mov	r1, r2
 800416e:	687a      	ldr	r2, [r7, #4]
 8004170:	01d2      	lsls	r2, r2, #7
 8004172:	440a      	add	r2, r1
 8004174:	3284      	adds	r2, #132	@ 0x84
 8004176:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800417a:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 800417c:	68bb      	ldr	r3, [r7, #8]
 800417e:	689a      	ldr	r2, [r3, #8]
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	68db      	ldr	r3, [r3, #12]
 8004186:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800418a:	4413      	add	r3, r2
 800418c:	1c5a      	adds	r2, r3, #1
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4619      	mov	r1, r3
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	01db      	lsls	r3, r3, #7
 8004198:	440b      	add	r3, r1
 800419a:	3384      	adds	r3, #132	@ 0x84
 800419c:	4619      	mov	r1, r3
 800419e:	69fb      	ldr	r3, [r7, #28]
 80041a0:	4313      	orrs	r3, r2
 80041a2:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	461a      	mov	r2, r3
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	01db      	lsls	r3, r3, #7
 80041ae:	4413      	add	r3, r2
 80041b0:	3384      	adds	r3, #132	@ 0x84
 80041b2:	691b      	ldr	r3, [r3, #16]
 80041b4:	68fa      	ldr	r2, [r7, #12]
 80041b6:	6812      	ldr	r2, [r2, #0]
 80041b8:	4611      	mov	r1, r2
 80041ba:	687a      	ldr	r2, [r7, #4]
 80041bc:	01d2      	lsls	r2, r2, #7
 80041be:	440a      	add	r2, r1
 80041c0:	3284      	adds	r2, #132	@ 0x84
 80041c2:	f023 0307 	bic.w	r3, r3, #7
 80041c6:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	461a      	mov	r2, r3
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	01db      	lsls	r3, r3, #7
 80041d2:	4413      	add	r3, r2
 80041d4:	3384      	adds	r3, #132	@ 0x84
 80041d6:	461a      	mov	r2, r3
 80041d8:	68bb      	ldr	r3, [r7, #8]
 80041da:	691b      	ldr	r3, [r3, #16]
 80041dc:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80041de:	68bb      	ldr	r3, [r7, #8]
 80041e0:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80041e4:	021b      	lsls	r3, r3, #8
 80041e6:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80041e8:	68bb      	ldr	r3, [r7, #8]
 80041ea:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80041ee:	041b      	lsls	r3, r3, #16
 80041f0:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80041f2:	68bb      	ldr	r3, [r7, #8]
 80041f4:	699b      	ldr	r3, [r3, #24]
 80041f6:	061b      	lsls	r3, r3, #24
 80041f8:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 80041fa:	68bb      	ldr	r3, [r7, #8]
 80041fc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004200:	461a      	mov	r2, r3
 8004202:	69fb      	ldr	r3, [r7, #28]
 8004204:	431a      	orrs	r2, r3
 8004206:	69bb      	ldr	r3, [r7, #24]
 8004208:	431a      	orrs	r2, r3
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	4619      	mov	r1, r3
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	01db      	lsls	r3, r3, #7
 8004214:	440b      	add	r3, r1
 8004216:	3384      	adds	r3, #132	@ 0x84
 8004218:	4619      	mov	r1, r3
 800421a:	697b      	ldr	r3, [r7, #20]
 800421c:	4313      	orrs	r3, r2
 800421e:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	461a      	mov	r2, r3
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	01db      	lsls	r3, r3, #7
 800422a:	4413      	add	r3, r2
 800422c:	3384      	adds	r3, #132	@ 0x84
 800422e:	695b      	ldr	r3, [r3, #20]
 8004230:	68fa      	ldr	r2, [r7, #12]
 8004232:	6812      	ldr	r2, [r2, #0]
 8004234:	4611      	mov	r1, r2
 8004236:	687a      	ldr	r2, [r7, #4]
 8004238:	01d2      	lsls	r2, r2, #7
 800423a:	440a      	add	r2, r1
 800423c:	3284      	adds	r2, #132	@ 0x84
 800423e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004242:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	461a      	mov	r2, r3
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	01db      	lsls	r3, r3, #7
 800424e:	4413      	add	r3, r2
 8004250:	3384      	adds	r3, #132	@ 0x84
 8004252:	461a      	mov	r2, r3
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	695b      	ldr	r3, [r3, #20]
 8004258:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	461a      	mov	r2, r3
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	01db      	lsls	r3, r3, #7
 8004264:	4413      	add	r3, r2
 8004266:	3384      	adds	r3, #132	@ 0x84
 8004268:	69db      	ldr	r3, [r3, #28]
 800426a:	68fa      	ldr	r2, [r7, #12]
 800426c:	6812      	ldr	r2, [r2, #0]
 800426e:	4611      	mov	r1, r2
 8004270:	687a      	ldr	r2, [r7, #4]
 8004272:	01d2      	lsls	r2, r2, #7
 8004274:	440a      	add	r2, r1
 8004276:	3284      	adds	r2, #132	@ 0x84
 8004278:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800427c:	f023 0307 	bic.w	r3, r3, #7
 8004280:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8004282:	68bb      	ldr	r3, [r7, #8]
 8004284:	69da      	ldr	r2, [r3, #28]
 8004286:	68bb      	ldr	r3, [r7, #8]
 8004288:	6a1b      	ldr	r3, [r3, #32]
 800428a:	68f9      	ldr	r1, [r7, #12]
 800428c:	6809      	ldr	r1, [r1, #0]
 800428e:	4608      	mov	r0, r1
 8004290:	6879      	ldr	r1, [r7, #4]
 8004292:	01c9      	lsls	r1, r1, #7
 8004294:	4401      	add	r1, r0
 8004296:	3184      	adds	r1, #132	@ 0x84
 8004298:	4313      	orrs	r3, r2
 800429a:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	461a      	mov	r2, r3
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	01db      	lsls	r3, r3, #7
 80042a6:	4413      	add	r3, r2
 80042a8:	3384      	adds	r3, #132	@ 0x84
 80042aa:	461a      	mov	r2, r3
 80042ac:	68bb      	ldr	r3, [r7, #8]
 80042ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042b0:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80042b2:	68bb      	ldr	r3, [r7, #8]
 80042b4:	691b      	ldr	r3, [r3, #16]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d102      	bne.n	80042c0 <LTDC_SetConfig+0x1ec>
  {
    tmp = 4U;
 80042ba:	2304      	movs	r3, #4
 80042bc:	61fb      	str	r3, [r7, #28]
 80042be:	e01b      	b.n	80042f8 <LTDC_SetConfig+0x224>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	691b      	ldr	r3, [r3, #16]
 80042c4:	2b01      	cmp	r3, #1
 80042c6:	d102      	bne.n	80042ce <LTDC_SetConfig+0x1fa>
  {
    tmp = 3U;
 80042c8:	2303      	movs	r3, #3
 80042ca:	61fb      	str	r3, [r7, #28]
 80042cc:	e014      	b.n	80042f8 <LTDC_SetConfig+0x224>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	691b      	ldr	r3, [r3, #16]
 80042d2:	2b04      	cmp	r3, #4
 80042d4:	d00b      	beq.n	80042ee <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80042d6:	68bb      	ldr	r3, [r7, #8]
 80042d8:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80042da:	2b02      	cmp	r3, #2
 80042dc:	d007      	beq.n	80042ee <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80042de:	68bb      	ldr	r3, [r7, #8]
 80042e0:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80042e2:	2b03      	cmp	r3, #3
 80042e4:	d003      	beq.n	80042ee <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 80042e6:	68bb      	ldr	r3, [r7, #8]
 80042e8:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80042ea:	2b07      	cmp	r3, #7
 80042ec:	d102      	bne.n	80042f4 <LTDC_SetConfig+0x220>
  {
    tmp = 2U;
 80042ee:	2302      	movs	r3, #2
 80042f0:	61fb      	str	r3, [r7, #28]
 80042f2:	e001      	b.n	80042f8 <LTDC_SetConfig+0x224>
  }
  else
  {
    tmp = 1U;
 80042f4:	2301      	movs	r3, #1
 80042f6:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	461a      	mov	r2, r3
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	01db      	lsls	r3, r3, #7
 8004302:	4413      	add	r3, r2
 8004304:	3384      	adds	r3, #132	@ 0x84
 8004306:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004308:	68fa      	ldr	r2, [r7, #12]
 800430a:	6812      	ldr	r2, [r2, #0]
 800430c:	4611      	mov	r1, r2
 800430e:	687a      	ldr	r2, [r7, #4]
 8004310:	01d2      	lsls	r2, r2, #7
 8004312:	440a      	add	r2, r1
 8004314:	3284      	adds	r2, #132	@ 0x84
 8004316:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 800431a:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004320:	69fa      	ldr	r2, [r7, #28]
 8004322:	fb02 f303 	mul.w	r3, r2, r3
 8004326:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8004328:	68bb      	ldr	r3, [r7, #8]
 800432a:	6859      	ldr	r1, [r3, #4]
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	1acb      	subs	r3, r1, r3
 8004332:	69f9      	ldr	r1, [r7, #28]
 8004334:	fb01 f303 	mul.w	r3, r1, r3
 8004338:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800433a:	68f9      	ldr	r1, [r7, #12]
 800433c:	6809      	ldr	r1, [r1, #0]
 800433e:	4608      	mov	r0, r1
 8004340:	6879      	ldr	r1, [r7, #4]
 8004342:	01c9      	lsls	r1, r1, #7
 8004344:	4401      	add	r1, r0
 8004346:	3184      	adds	r1, #132	@ 0x84
 8004348:	4313      	orrs	r3, r2
 800434a:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	461a      	mov	r2, r3
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	01db      	lsls	r3, r3, #7
 8004356:	4413      	add	r3, r2
 8004358:	3384      	adds	r3, #132	@ 0x84
 800435a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800435c:	68fa      	ldr	r2, [r7, #12]
 800435e:	6812      	ldr	r2, [r2, #0]
 8004360:	4611      	mov	r1, r2
 8004362:	687a      	ldr	r2, [r7, #4]
 8004364:	01d2      	lsls	r2, r2, #7
 8004366:	440a      	add	r2, r1
 8004368:	3284      	adds	r2, #132	@ 0x84
 800436a:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800436e:	f023 0307 	bic.w	r3, r3, #7
 8004372:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	461a      	mov	r2, r3
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	01db      	lsls	r3, r3, #7
 800437e:	4413      	add	r3, r2
 8004380:	3384      	adds	r3, #132	@ 0x84
 8004382:	461a      	mov	r2, r3
 8004384:	68bb      	ldr	r3, [r7, #8]
 8004386:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004388:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	461a      	mov	r2, r3
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	01db      	lsls	r3, r3, #7
 8004394:	4413      	add	r3, r2
 8004396:	3384      	adds	r3, #132	@ 0x84
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	68fa      	ldr	r2, [r7, #12]
 800439c:	6812      	ldr	r2, [r2, #0]
 800439e:	4611      	mov	r1, r2
 80043a0:	687a      	ldr	r2, [r7, #4]
 80043a2:	01d2      	lsls	r2, r2, #7
 80043a4:	440a      	add	r2, r1
 80043a6:	3284      	adds	r2, #132	@ 0x84
 80043a8:	f043 0301 	orr.w	r3, r3, #1
 80043ac:	6013      	str	r3, [r2, #0]
}
 80043ae:	bf00      	nop
 80043b0:	3724      	adds	r7, #36	@ 0x24
 80043b2:	46bd      	mov	sp, r7
 80043b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b8:	4770      	bx	lr
	...

080043bc <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b082      	sub	sp, #8
 80043c0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80043c2:	2300      	movs	r3, #0
 80043c4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80043c6:	2300      	movs	r3, #0
 80043c8:	603b      	str	r3, [r7, #0]
 80043ca:	4b20      	ldr	r3, [pc, #128]	@ (800444c <HAL_PWREx_EnableOverDrive+0x90>)
 80043cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043ce:	4a1f      	ldr	r2, [pc, #124]	@ (800444c <HAL_PWREx_EnableOverDrive+0x90>)
 80043d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80043d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80043d6:	4b1d      	ldr	r3, [pc, #116]	@ (800444c <HAL_PWREx_EnableOverDrive+0x90>)
 80043d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043de:	603b      	str	r3, [r7, #0]
 80043e0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80043e2:	4b1b      	ldr	r3, [pc, #108]	@ (8004450 <HAL_PWREx_EnableOverDrive+0x94>)
 80043e4:	2201      	movs	r2, #1
 80043e6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80043e8:	f7fe fb38 	bl	8002a5c <HAL_GetTick>
 80043ec:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80043ee:	e009      	b.n	8004404 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80043f0:	f7fe fb34 	bl	8002a5c <HAL_GetTick>
 80043f4:	4602      	mov	r2, r0
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	1ad3      	subs	r3, r2, r3
 80043fa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80043fe:	d901      	bls.n	8004404 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8004400:	2303      	movs	r3, #3
 8004402:	e01f      	b.n	8004444 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004404:	4b13      	ldr	r3, [pc, #76]	@ (8004454 <HAL_PWREx_EnableOverDrive+0x98>)
 8004406:	685b      	ldr	r3, [r3, #4]
 8004408:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800440c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004410:	d1ee      	bne.n	80043f0 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004412:	4b11      	ldr	r3, [pc, #68]	@ (8004458 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004414:	2201      	movs	r2, #1
 8004416:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004418:	f7fe fb20 	bl	8002a5c <HAL_GetTick>
 800441c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800441e:	e009      	b.n	8004434 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004420:	f7fe fb1c 	bl	8002a5c <HAL_GetTick>
 8004424:	4602      	mov	r2, r0
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	1ad3      	subs	r3, r2, r3
 800442a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800442e:	d901      	bls.n	8004434 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8004430:	2303      	movs	r3, #3
 8004432:	e007      	b.n	8004444 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004434:	4b07      	ldr	r3, [pc, #28]	@ (8004454 <HAL_PWREx_EnableOverDrive+0x98>)
 8004436:	685b      	ldr	r3, [r3, #4]
 8004438:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800443c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004440:	d1ee      	bne.n	8004420 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8004442:	2300      	movs	r3, #0
}
 8004444:	4618      	mov	r0, r3
 8004446:	3708      	adds	r7, #8
 8004448:	46bd      	mov	sp, r7
 800444a:	bd80      	pop	{r7, pc}
 800444c:	40023800 	.word	0x40023800
 8004450:	420e0040 	.word	0x420e0040
 8004454:	40007000 	.word	0x40007000
 8004458:	420e0044 	.word	0x420e0044

0800445c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b086      	sub	sp, #24
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d101      	bne.n	800446e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800446a:	2301      	movs	r3, #1
 800446c:	e267      	b.n	800493e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f003 0301 	and.w	r3, r3, #1
 8004476:	2b00      	cmp	r3, #0
 8004478:	d075      	beq.n	8004566 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800447a:	4b88      	ldr	r3, [pc, #544]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 800447c:	689b      	ldr	r3, [r3, #8]
 800447e:	f003 030c 	and.w	r3, r3, #12
 8004482:	2b04      	cmp	r3, #4
 8004484:	d00c      	beq.n	80044a0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004486:	4b85      	ldr	r3, [pc, #532]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 8004488:	689b      	ldr	r3, [r3, #8]
 800448a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800448e:	2b08      	cmp	r3, #8
 8004490:	d112      	bne.n	80044b8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004492:	4b82      	ldr	r3, [pc, #520]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 8004494:	685b      	ldr	r3, [r3, #4]
 8004496:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800449a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800449e:	d10b      	bne.n	80044b8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044a0:	4b7e      	ldr	r3, [pc, #504]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d05b      	beq.n	8004564 <HAL_RCC_OscConfig+0x108>
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	685b      	ldr	r3, [r3, #4]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d157      	bne.n	8004564 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80044b4:	2301      	movs	r3, #1
 80044b6:	e242      	b.n	800493e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	685b      	ldr	r3, [r3, #4]
 80044bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044c0:	d106      	bne.n	80044d0 <HAL_RCC_OscConfig+0x74>
 80044c2:	4b76      	ldr	r3, [pc, #472]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4a75      	ldr	r2, [pc, #468]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 80044c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044cc:	6013      	str	r3, [r2, #0]
 80044ce:	e01d      	b.n	800450c <HAL_RCC_OscConfig+0xb0>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	685b      	ldr	r3, [r3, #4]
 80044d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80044d8:	d10c      	bne.n	80044f4 <HAL_RCC_OscConfig+0x98>
 80044da:	4b70      	ldr	r3, [pc, #448]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4a6f      	ldr	r2, [pc, #444]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 80044e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80044e4:	6013      	str	r3, [r2, #0]
 80044e6:	4b6d      	ldr	r3, [pc, #436]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	4a6c      	ldr	r2, [pc, #432]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 80044ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044f0:	6013      	str	r3, [r2, #0]
 80044f2:	e00b      	b.n	800450c <HAL_RCC_OscConfig+0xb0>
 80044f4:	4b69      	ldr	r3, [pc, #420]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4a68      	ldr	r2, [pc, #416]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 80044fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80044fe:	6013      	str	r3, [r2, #0]
 8004500:	4b66      	ldr	r3, [pc, #408]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4a65      	ldr	r2, [pc, #404]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 8004506:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800450a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	685b      	ldr	r3, [r3, #4]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d013      	beq.n	800453c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004514:	f7fe faa2 	bl	8002a5c <HAL_GetTick>
 8004518:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800451a:	e008      	b.n	800452e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800451c:	f7fe fa9e 	bl	8002a5c <HAL_GetTick>
 8004520:	4602      	mov	r2, r0
 8004522:	693b      	ldr	r3, [r7, #16]
 8004524:	1ad3      	subs	r3, r2, r3
 8004526:	2b64      	cmp	r3, #100	@ 0x64
 8004528:	d901      	bls.n	800452e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800452a:	2303      	movs	r3, #3
 800452c:	e207      	b.n	800493e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800452e:	4b5b      	ldr	r3, [pc, #364]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004536:	2b00      	cmp	r3, #0
 8004538:	d0f0      	beq.n	800451c <HAL_RCC_OscConfig+0xc0>
 800453a:	e014      	b.n	8004566 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800453c:	f7fe fa8e 	bl	8002a5c <HAL_GetTick>
 8004540:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004542:	e008      	b.n	8004556 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004544:	f7fe fa8a 	bl	8002a5c <HAL_GetTick>
 8004548:	4602      	mov	r2, r0
 800454a:	693b      	ldr	r3, [r7, #16]
 800454c:	1ad3      	subs	r3, r2, r3
 800454e:	2b64      	cmp	r3, #100	@ 0x64
 8004550:	d901      	bls.n	8004556 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004552:	2303      	movs	r3, #3
 8004554:	e1f3      	b.n	800493e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004556:	4b51      	ldr	r3, [pc, #324]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800455e:	2b00      	cmp	r3, #0
 8004560:	d1f0      	bne.n	8004544 <HAL_RCC_OscConfig+0xe8>
 8004562:	e000      	b.n	8004566 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004564:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f003 0302 	and.w	r3, r3, #2
 800456e:	2b00      	cmp	r3, #0
 8004570:	d063      	beq.n	800463a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004572:	4b4a      	ldr	r3, [pc, #296]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 8004574:	689b      	ldr	r3, [r3, #8]
 8004576:	f003 030c 	and.w	r3, r3, #12
 800457a:	2b00      	cmp	r3, #0
 800457c:	d00b      	beq.n	8004596 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800457e:	4b47      	ldr	r3, [pc, #284]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 8004580:	689b      	ldr	r3, [r3, #8]
 8004582:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004586:	2b08      	cmp	r3, #8
 8004588:	d11c      	bne.n	80045c4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800458a:	4b44      	ldr	r3, [pc, #272]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004592:	2b00      	cmp	r3, #0
 8004594:	d116      	bne.n	80045c4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004596:	4b41      	ldr	r3, [pc, #260]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f003 0302 	and.w	r3, r3, #2
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d005      	beq.n	80045ae <HAL_RCC_OscConfig+0x152>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	68db      	ldr	r3, [r3, #12]
 80045a6:	2b01      	cmp	r3, #1
 80045a8:	d001      	beq.n	80045ae <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80045aa:	2301      	movs	r3, #1
 80045ac:	e1c7      	b.n	800493e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045ae:	4b3b      	ldr	r3, [pc, #236]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	691b      	ldr	r3, [r3, #16]
 80045ba:	00db      	lsls	r3, r3, #3
 80045bc:	4937      	ldr	r1, [pc, #220]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 80045be:	4313      	orrs	r3, r2
 80045c0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045c2:	e03a      	b.n	800463a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	68db      	ldr	r3, [r3, #12]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d020      	beq.n	800460e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80045cc:	4b34      	ldr	r3, [pc, #208]	@ (80046a0 <HAL_RCC_OscConfig+0x244>)
 80045ce:	2201      	movs	r2, #1
 80045d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045d2:	f7fe fa43 	bl	8002a5c <HAL_GetTick>
 80045d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045d8:	e008      	b.n	80045ec <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045da:	f7fe fa3f 	bl	8002a5c <HAL_GetTick>
 80045de:	4602      	mov	r2, r0
 80045e0:	693b      	ldr	r3, [r7, #16]
 80045e2:	1ad3      	subs	r3, r2, r3
 80045e4:	2b02      	cmp	r3, #2
 80045e6:	d901      	bls.n	80045ec <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80045e8:	2303      	movs	r3, #3
 80045ea:	e1a8      	b.n	800493e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045ec:	4b2b      	ldr	r3, [pc, #172]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f003 0302 	and.w	r3, r3, #2
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d0f0      	beq.n	80045da <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045f8:	4b28      	ldr	r3, [pc, #160]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	691b      	ldr	r3, [r3, #16]
 8004604:	00db      	lsls	r3, r3, #3
 8004606:	4925      	ldr	r1, [pc, #148]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 8004608:	4313      	orrs	r3, r2
 800460a:	600b      	str	r3, [r1, #0]
 800460c:	e015      	b.n	800463a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800460e:	4b24      	ldr	r3, [pc, #144]	@ (80046a0 <HAL_RCC_OscConfig+0x244>)
 8004610:	2200      	movs	r2, #0
 8004612:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004614:	f7fe fa22 	bl	8002a5c <HAL_GetTick>
 8004618:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800461a:	e008      	b.n	800462e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800461c:	f7fe fa1e 	bl	8002a5c <HAL_GetTick>
 8004620:	4602      	mov	r2, r0
 8004622:	693b      	ldr	r3, [r7, #16]
 8004624:	1ad3      	subs	r3, r2, r3
 8004626:	2b02      	cmp	r3, #2
 8004628:	d901      	bls.n	800462e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800462a:	2303      	movs	r3, #3
 800462c:	e187      	b.n	800493e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800462e:	4b1b      	ldr	r3, [pc, #108]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f003 0302 	and.w	r3, r3, #2
 8004636:	2b00      	cmp	r3, #0
 8004638:	d1f0      	bne.n	800461c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f003 0308 	and.w	r3, r3, #8
 8004642:	2b00      	cmp	r3, #0
 8004644:	d036      	beq.n	80046b4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	695b      	ldr	r3, [r3, #20]
 800464a:	2b00      	cmp	r3, #0
 800464c:	d016      	beq.n	800467c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800464e:	4b15      	ldr	r3, [pc, #84]	@ (80046a4 <HAL_RCC_OscConfig+0x248>)
 8004650:	2201      	movs	r2, #1
 8004652:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004654:	f7fe fa02 	bl	8002a5c <HAL_GetTick>
 8004658:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800465a:	e008      	b.n	800466e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800465c:	f7fe f9fe 	bl	8002a5c <HAL_GetTick>
 8004660:	4602      	mov	r2, r0
 8004662:	693b      	ldr	r3, [r7, #16]
 8004664:	1ad3      	subs	r3, r2, r3
 8004666:	2b02      	cmp	r3, #2
 8004668:	d901      	bls.n	800466e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800466a:	2303      	movs	r3, #3
 800466c:	e167      	b.n	800493e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800466e:	4b0b      	ldr	r3, [pc, #44]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 8004670:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004672:	f003 0302 	and.w	r3, r3, #2
 8004676:	2b00      	cmp	r3, #0
 8004678:	d0f0      	beq.n	800465c <HAL_RCC_OscConfig+0x200>
 800467a:	e01b      	b.n	80046b4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800467c:	4b09      	ldr	r3, [pc, #36]	@ (80046a4 <HAL_RCC_OscConfig+0x248>)
 800467e:	2200      	movs	r2, #0
 8004680:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004682:	f7fe f9eb 	bl	8002a5c <HAL_GetTick>
 8004686:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004688:	e00e      	b.n	80046a8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800468a:	f7fe f9e7 	bl	8002a5c <HAL_GetTick>
 800468e:	4602      	mov	r2, r0
 8004690:	693b      	ldr	r3, [r7, #16]
 8004692:	1ad3      	subs	r3, r2, r3
 8004694:	2b02      	cmp	r3, #2
 8004696:	d907      	bls.n	80046a8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004698:	2303      	movs	r3, #3
 800469a:	e150      	b.n	800493e <HAL_RCC_OscConfig+0x4e2>
 800469c:	40023800 	.word	0x40023800
 80046a0:	42470000 	.word	0x42470000
 80046a4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046a8:	4b88      	ldr	r3, [pc, #544]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 80046aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046ac:	f003 0302 	and.w	r3, r3, #2
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d1ea      	bne.n	800468a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f003 0304 	and.w	r3, r3, #4
 80046bc:	2b00      	cmp	r3, #0
 80046be:	f000 8097 	beq.w	80047f0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80046c2:	2300      	movs	r3, #0
 80046c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046c6:	4b81      	ldr	r3, [pc, #516]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 80046c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d10f      	bne.n	80046f2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80046d2:	2300      	movs	r3, #0
 80046d4:	60bb      	str	r3, [r7, #8]
 80046d6:	4b7d      	ldr	r3, [pc, #500]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 80046d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046da:	4a7c      	ldr	r2, [pc, #496]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 80046dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80046e2:	4b7a      	ldr	r3, [pc, #488]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 80046e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046ea:	60bb      	str	r3, [r7, #8]
 80046ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046ee:	2301      	movs	r3, #1
 80046f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046f2:	4b77      	ldr	r3, [pc, #476]	@ (80048d0 <HAL_RCC_OscConfig+0x474>)
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d118      	bne.n	8004730 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80046fe:	4b74      	ldr	r3, [pc, #464]	@ (80048d0 <HAL_RCC_OscConfig+0x474>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	4a73      	ldr	r2, [pc, #460]	@ (80048d0 <HAL_RCC_OscConfig+0x474>)
 8004704:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004708:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800470a:	f7fe f9a7 	bl	8002a5c <HAL_GetTick>
 800470e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004710:	e008      	b.n	8004724 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004712:	f7fe f9a3 	bl	8002a5c <HAL_GetTick>
 8004716:	4602      	mov	r2, r0
 8004718:	693b      	ldr	r3, [r7, #16]
 800471a:	1ad3      	subs	r3, r2, r3
 800471c:	2b02      	cmp	r3, #2
 800471e:	d901      	bls.n	8004724 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004720:	2303      	movs	r3, #3
 8004722:	e10c      	b.n	800493e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004724:	4b6a      	ldr	r3, [pc, #424]	@ (80048d0 <HAL_RCC_OscConfig+0x474>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800472c:	2b00      	cmp	r3, #0
 800472e:	d0f0      	beq.n	8004712 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	689b      	ldr	r3, [r3, #8]
 8004734:	2b01      	cmp	r3, #1
 8004736:	d106      	bne.n	8004746 <HAL_RCC_OscConfig+0x2ea>
 8004738:	4b64      	ldr	r3, [pc, #400]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 800473a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800473c:	4a63      	ldr	r2, [pc, #396]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 800473e:	f043 0301 	orr.w	r3, r3, #1
 8004742:	6713      	str	r3, [r2, #112]	@ 0x70
 8004744:	e01c      	b.n	8004780 <HAL_RCC_OscConfig+0x324>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	689b      	ldr	r3, [r3, #8]
 800474a:	2b05      	cmp	r3, #5
 800474c:	d10c      	bne.n	8004768 <HAL_RCC_OscConfig+0x30c>
 800474e:	4b5f      	ldr	r3, [pc, #380]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 8004750:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004752:	4a5e      	ldr	r2, [pc, #376]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 8004754:	f043 0304 	orr.w	r3, r3, #4
 8004758:	6713      	str	r3, [r2, #112]	@ 0x70
 800475a:	4b5c      	ldr	r3, [pc, #368]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 800475c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800475e:	4a5b      	ldr	r2, [pc, #364]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 8004760:	f043 0301 	orr.w	r3, r3, #1
 8004764:	6713      	str	r3, [r2, #112]	@ 0x70
 8004766:	e00b      	b.n	8004780 <HAL_RCC_OscConfig+0x324>
 8004768:	4b58      	ldr	r3, [pc, #352]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 800476a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800476c:	4a57      	ldr	r2, [pc, #348]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 800476e:	f023 0301 	bic.w	r3, r3, #1
 8004772:	6713      	str	r3, [r2, #112]	@ 0x70
 8004774:	4b55      	ldr	r3, [pc, #340]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 8004776:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004778:	4a54      	ldr	r2, [pc, #336]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 800477a:	f023 0304 	bic.w	r3, r3, #4
 800477e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	689b      	ldr	r3, [r3, #8]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d015      	beq.n	80047b4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004788:	f7fe f968 	bl	8002a5c <HAL_GetTick>
 800478c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800478e:	e00a      	b.n	80047a6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004790:	f7fe f964 	bl	8002a5c <HAL_GetTick>
 8004794:	4602      	mov	r2, r0
 8004796:	693b      	ldr	r3, [r7, #16]
 8004798:	1ad3      	subs	r3, r2, r3
 800479a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800479e:	4293      	cmp	r3, r2
 80047a0:	d901      	bls.n	80047a6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80047a2:	2303      	movs	r3, #3
 80047a4:	e0cb      	b.n	800493e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047a6:	4b49      	ldr	r3, [pc, #292]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 80047a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047aa:	f003 0302 	and.w	r3, r3, #2
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d0ee      	beq.n	8004790 <HAL_RCC_OscConfig+0x334>
 80047b2:	e014      	b.n	80047de <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047b4:	f7fe f952 	bl	8002a5c <HAL_GetTick>
 80047b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047ba:	e00a      	b.n	80047d2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047bc:	f7fe f94e 	bl	8002a5c <HAL_GetTick>
 80047c0:	4602      	mov	r2, r0
 80047c2:	693b      	ldr	r3, [r7, #16]
 80047c4:	1ad3      	subs	r3, r2, r3
 80047c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d901      	bls.n	80047d2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80047ce:	2303      	movs	r3, #3
 80047d0:	e0b5      	b.n	800493e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047d2:	4b3e      	ldr	r3, [pc, #248]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 80047d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047d6:	f003 0302 	and.w	r3, r3, #2
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d1ee      	bne.n	80047bc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80047de:	7dfb      	ldrb	r3, [r7, #23]
 80047e0:	2b01      	cmp	r3, #1
 80047e2:	d105      	bne.n	80047f0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047e4:	4b39      	ldr	r3, [pc, #228]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 80047e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047e8:	4a38      	ldr	r2, [pc, #224]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 80047ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80047ee:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	699b      	ldr	r3, [r3, #24]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	f000 80a1 	beq.w	800493c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80047fa:	4b34      	ldr	r3, [pc, #208]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 80047fc:	689b      	ldr	r3, [r3, #8]
 80047fe:	f003 030c 	and.w	r3, r3, #12
 8004802:	2b08      	cmp	r3, #8
 8004804:	d05c      	beq.n	80048c0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	699b      	ldr	r3, [r3, #24]
 800480a:	2b02      	cmp	r3, #2
 800480c:	d141      	bne.n	8004892 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800480e:	4b31      	ldr	r3, [pc, #196]	@ (80048d4 <HAL_RCC_OscConfig+0x478>)
 8004810:	2200      	movs	r2, #0
 8004812:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004814:	f7fe f922 	bl	8002a5c <HAL_GetTick>
 8004818:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800481a:	e008      	b.n	800482e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800481c:	f7fe f91e 	bl	8002a5c <HAL_GetTick>
 8004820:	4602      	mov	r2, r0
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	1ad3      	subs	r3, r2, r3
 8004826:	2b02      	cmp	r3, #2
 8004828:	d901      	bls.n	800482e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800482a:	2303      	movs	r3, #3
 800482c:	e087      	b.n	800493e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800482e:	4b27      	ldr	r3, [pc, #156]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004836:	2b00      	cmp	r3, #0
 8004838:	d1f0      	bne.n	800481c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	69da      	ldr	r2, [r3, #28]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6a1b      	ldr	r3, [r3, #32]
 8004842:	431a      	orrs	r2, r3
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004848:	019b      	lsls	r3, r3, #6
 800484a:	431a      	orrs	r2, r3
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004850:	085b      	lsrs	r3, r3, #1
 8004852:	3b01      	subs	r3, #1
 8004854:	041b      	lsls	r3, r3, #16
 8004856:	431a      	orrs	r2, r3
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800485c:	061b      	lsls	r3, r3, #24
 800485e:	491b      	ldr	r1, [pc, #108]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 8004860:	4313      	orrs	r3, r2
 8004862:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004864:	4b1b      	ldr	r3, [pc, #108]	@ (80048d4 <HAL_RCC_OscConfig+0x478>)
 8004866:	2201      	movs	r2, #1
 8004868:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800486a:	f7fe f8f7 	bl	8002a5c <HAL_GetTick>
 800486e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004870:	e008      	b.n	8004884 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004872:	f7fe f8f3 	bl	8002a5c <HAL_GetTick>
 8004876:	4602      	mov	r2, r0
 8004878:	693b      	ldr	r3, [r7, #16]
 800487a:	1ad3      	subs	r3, r2, r3
 800487c:	2b02      	cmp	r3, #2
 800487e:	d901      	bls.n	8004884 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004880:	2303      	movs	r3, #3
 8004882:	e05c      	b.n	800493e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004884:	4b11      	ldr	r3, [pc, #68]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800488c:	2b00      	cmp	r3, #0
 800488e:	d0f0      	beq.n	8004872 <HAL_RCC_OscConfig+0x416>
 8004890:	e054      	b.n	800493c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004892:	4b10      	ldr	r3, [pc, #64]	@ (80048d4 <HAL_RCC_OscConfig+0x478>)
 8004894:	2200      	movs	r2, #0
 8004896:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004898:	f7fe f8e0 	bl	8002a5c <HAL_GetTick>
 800489c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800489e:	e008      	b.n	80048b2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048a0:	f7fe f8dc 	bl	8002a5c <HAL_GetTick>
 80048a4:	4602      	mov	r2, r0
 80048a6:	693b      	ldr	r3, [r7, #16]
 80048a8:	1ad3      	subs	r3, r2, r3
 80048aa:	2b02      	cmp	r3, #2
 80048ac:	d901      	bls.n	80048b2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80048ae:	2303      	movs	r3, #3
 80048b0:	e045      	b.n	800493e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048b2:	4b06      	ldr	r3, [pc, #24]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d1f0      	bne.n	80048a0 <HAL_RCC_OscConfig+0x444>
 80048be:	e03d      	b.n	800493c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	699b      	ldr	r3, [r3, #24]
 80048c4:	2b01      	cmp	r3, #1
 80048c6:	d107      	bne.n	80048d8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80048c8:	2301      	movs	r3, #1
 80048ca:	e038      	b.n	800493e <HAL_RCC_OscConfig+0x4e2>
 80048cc:	40023800 	.word	0x40023800
 80048d0:	40007000 	.word	0x40007000
 80048d4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80048d8:	4b1b      	ldr	r3, [pc, #108]	@ (8004948 <HAL_RCC_OscConfig+0x4ec>)
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	699b      	ldr	r3, [r3, #24]
 80048e2:	2b01      	cmp	r3, #1
 80048e4:	d028      	beq.n	8004938 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048f0:	429a      	cmp	r2, r3
 80048f2:	d121      	bne.n	8004938 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048fe:	429a      	cmp	r2, r3
 8004900:	d11a      	bne.n	8004938 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004902:	68fa      	ldr	r2, [r7, #12]
 8004904:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004908:	4013      	ands	r3, r2
 800490a:	687a      	ldr	r2, [r7, #4]
 800490c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800490e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004910:	4293      	cmp	r3, r2
 8004912:	d111      	bne.n	8004938 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800491e:	085b      	lsrs	r3, r3, #1
 8004920:	3b01      	subs	r3, #1
 8004922:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004924:	429a      	cmp	r2, r3
 8004926:	d107      	bne.n	8004938 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004932:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004934:	429a      	cmp	r2, r3
 8004936:	d001      	beq.n	800493c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004938:	2301      	movs	r3, #1
 800493a:	e000      	b.n	800493e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800493c:	2300      	movs	r3, #0
}
 800493e:	4618      	mov	r0, r3
 8004940:	3718      	adds	r7, #24
 8004942:	46bd      	mov	sp, r7
 8004944:	bd80      	pop	{r7, pc}
 8004946:	bf00      	nop
 8004948:	40023800 	.word	0x40023800

0800494c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b084      	sub	sp, #16
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
 8004954:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d101      	bne.n	8004960 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800495c:	2301      	movs	r3, #1
 800495e:	e0cc      	b.n	8004afa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004960:	4b68      	ldr	r3, [pc, #416]	@ (8004b04 <HAL_RCC_ClockConfig+0x1b8>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f003 030f 	and.w	r3, r3, #15
 8004968:	683a      	ldr	r2, [r7, #0]
 800496a:	429a      	cmp	r2, r3
 800496c:	d90c      	bls.n	8004988 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800496e:	4b65      	ldr	r3, [pc, #404]	@ (8004b04 <HAL_RCC_ClockConfig+0x1b8>)
 8004970:	683a      	ldr	r2, [r7, #0]
 8004972:	b2d2      	uxtb	r2, r2
 8004974:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004976:	4b63      	ldr	r3, [pc, #396]	@ (8004b04 <HAL_RCC_ClockConfig+0x1b8>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f003 030f 	and.w	r3, r3, #15
 800497e:	683a      	ldr	r2, [r7, #0]
 8004980:	429a      	cmp	r2, r3
 8004982:	d001      	beq.n	8004988 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004984:	2301      	movs	r3, #1
 8004986:	e0b8      	b.n	8004afa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f003 0302 	and.w	r3, r3, #2
 8004990:	2b00      	cmp	r3, #0
 8004992:	d020      	beq.n	80049d6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f003 0304 	and.w	r3, r3, #4
 800499c:	2b00      	cmp	r3, #0
 800499e:	d005      	beq.n	80049ac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80049a0:	4b59      	ldr	r3, [pc, #356]	@ (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 80049a2:	689b      	ldr	r3, [r3, #8]
 80049a4:	4a58      	ldr	r2, [pc, #352]	@ (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 80049a6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80049aa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f003 0308 	and.w	r3, r3, #8
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d005      	beq.n	80049c4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80049b8:	4b53      	ldr	r3, [pc, #332]	@ (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 80049ba:	689b      	ldr	r3, [r3, #8]
 80049bc:	4a52      	ldr	r2, [pc, #328]	@ (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 80049be:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80049c2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049c4:	4b50      	ldr	r3, [pc, #320]	@ (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 80049c6:	689b      	ldr	r3, [r3, #8]
 80049c8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	689b      	ldr	r3, [r3, #8]
 80049d0:	494d      	ldr	r1, [pc, #308]	@ (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 80049d2:	4313      	orrs	r3, r2
 80049d4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f003 0301 	and.w	r3, r3, #1
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d044      	beq.n	8004a6c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	685b      	ldr	r3, [r3, #4]
 80049e6:	2b01      	cmp	r3, #1
 80049e8:	d107      	bne.n	80049fa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049ea:	4b47      	ldr	r3, [pc, #284]	@ (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d119      	bne.n	8004a2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049f6:	2301      	movs	r3, #1
 80049f8:	e07f      	b.n	8004afa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	685b      	ldr	r3, [r3, #4]
 80049fe:	2b02      	cmp	r3, #2
 8004a00:	d003      	beq.n	8004a0a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a06:	2b03      	cmp	r3, #3
 8004a08:	d107      	bne.n	8004a1a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a0a:	4b3f      	ldr	r3, [pc, #252]	@ (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d109      	bne.n	8004a2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a16:	2301      	movs	r3, #1
 8004a18:	e06f      	b.n	8004afa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a1a:	4b3b      	ldr	r3, [pc, #236]	@ (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f003 0302 	and.w	r3, r3, #2
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d101      	bne.n	8004a2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a26:	2301      	movs	r3, #1
 8004a28:	e067      	b.n	8004afa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a2a:	4b37      	ldr	r3, [pc, #220]	@ (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 8004a2c:	689b      	ldr	r3, [r3, #8]
 8004a2e:	f023 0203 	bic.w	r2, r3, #3
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	4934      	ldr	r1, [pc, #208]	@ (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a3c:	f7fe f80e 	bl	8002a5c <HAL_GetTick>
 8004a40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a42:	e00a      	b.n	8004a5a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a44:	f7fe f80a 	bl	8002a5c <HAL_GetTick>
 8004a48:	4602      	mov	r2, r0
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	1ad3      	subs	r3, r2, r3
 8004a4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d901      	bls.n	8004a5a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004a56:	2303      	movs	r3, #3
 8004a58:	e04f      	b.n	8004afa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a5a:	4b2b      	ldr	r3, [pc, #172]	@ (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 8004a5c:	689b      	ldr	r3, [r3, #8]
 8004a5e:	f003 020c 	and.w	r2, r3, #12
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	009b      	lsls	r3, r3, #2
 8004a68:	429a      	cmp	r2, r3
 8004a6a:	d1eb      	bne.n	8004a44 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004a6c:	4b25      	ldr	r3, [pc, #148]	@ (8004b04 <HAL_RCC_ClockConfig+0x1b8>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f003 030f 	and.w	r3, r3, #15
 8004a74:	683a      	ldr	r2, [r7, #0]
 8004a76:	429a      	cmp	r2, r3
 8004a78:	d20c      	bcs.n	8004a94 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a7a:	4b22      	ldr	r3, [pc, #136]	@ (8004b04 <HAL_RCC_ClockConfig+0x1b8>)
 8004a7c:	683a      	ldr	r2, [r7, #0]
 8004a7e:	b2d2      	uxtb	r2, r2
 8004a80:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a82:	4b20      	ldr	r3, [pc, #128]	@ (8004b04 <HAL_RCC_ClockConfig+0x1b8>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f003 030f 	and.w	r3, r3, #15
 8004a8a:	683a      	ldr	r2, [r7, #0]
 8004a8c:	429a      	cmp	r2, r3
 8004a8e:	d001      	beq.n	8004a94 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004a90:	2301      	movs	r3, #1
 8004a92:	e032      	b.n	8004afa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f003 0304 	and.w	r3, r3, #4
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d008      	beq.n	8004ab2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004aa0:	4b19      	ldr	r3, [pc, #100]	@ (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 8004aa2:	689b      	ldr	r3, [r3, #8]
 8004aa4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	68db      	ldr	r3, [r3, #12]
 8004aac:	4916      	ldr	r1, [pc, #88]	@ (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 8004aae:	4313      	orrs	r3, r2
 8004ab0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f003 0308 	and.w	r3, r3, #8
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d009      	beq.n	8004ad2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004abe:	4b12      	ldr	r3, [pc, #72]	@ (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 8004ac0:	689b      	ldr	r3, [r3, #8]
 8004ac2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	691b      	ldr	r3, [r3, #16]
 8004aca:	00db      	lsls	r3, r3, #3
 8004acc:	490e      	ldr	r1, [pc, #56]	@ (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004ad2:	f000 f821 	bl	8004b18 <HAL_RCC_GetSysClockFreq>
 8004ad6:	4602      	mov	r2, r0
 8004ad8:	4b0b      	ldr	r3, [pc, #44]	@ (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	091b      	lsrs	r3, r3, #4
 8004ade:	f003 030f 	and.w	r3, r3, #15
 8004ae2:	490a      	ldr	r1, [pc, #40]	@ (8004b0c <HAL_RCC_ClockConfig+0x1c0>)
 8004ae4:	5ccb      	ldrb	r3, [r1, r3]
 8004ae6:	fa22 f303 	lsr.w	r3, r2, r3
 8004aea:	4a09      	ldr	r2, [pc, #36]	@ (8004b10 <HAL_RCC_ClockConfig+0x1c4>)
 8004aec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004aee:	4b09      	ldr	r3, [pc, #36]	@ (8004b14 <HAL_RCC_ClockConfig+0x1c8>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4618      	mov	r0, r3
 8004af4:	f7fd ff6e 	bl	80029d4 <HAL_InitTick>

  return HAL_OK;
 8004af8:	2300      	movs	r3, #0
}
 8004afa:	4618      	mov	r0, r3
 8004afc:	3710      	adds	r7, #16
 8004afe:	46bd      	mov	sp, r7
 8004b00:	bd80      	pop	{r7, pc}
 8004b02:	bf00      	nop
 8004b04:	40023c00 	.word	0x40023c00
 8004b08:	40023800 	.word	0x40023800
 8004b0c:	08006680 	.word	0x08006680
 8004b10:	20000260 	.word	0x20000260
 8004b14:	200002ac 	.word	0x200002ac

08004b18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b1c:	b094      	sub	sp, #80	@ 0x50
 8004b1e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004b20:	2300      	movs	r3, #0
 8004b22:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004b24:	2300      	movs	r3, #0
 8004b26:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004b28:	2300      	movs	r3, #0
 8004b2a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b30:	4b79      	ldr	r3, [pc, #484]	@ (8004d18 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b32:	689b      	ldr	r3, [r3, #8]
 8004b34:	f003 030c 	and.w	r3, r3, #12
 8004b38:	2b08      	cmp	r3, #8
 8004b3a:	d00d      	beq.n	8004b58 <HAL_RCC_GetSysClockFreq+0x40>
 8004b3c:	2b08      	cmp	r3, #8
 8004b3e:	f200 80e1 	bhi.w	8004d04 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d002      	beq.n	8004b4c <HAL_RCC_GetSysClockFreq+0x34>
 8004b46:	2b04      	cmp	r3, #4
 8004b48:	d003      	beq.n	8004b52 <HAL_RCC_GetSysClockFreq+0x3a>
 8004b4a:	e0db      	b.n	8004d04 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004b4c:	4b73      	ldr	r3, [pc, #460]	@ (8004d1c <HAL_RCC_GetSysClockFreq+0x204>)
 8004b4e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004b50:	e0db      	b.n	8004d0a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004b52:	4b73      	ldr	r3, [pc, #460]	@ (8004d20 <HAL_RCC_GetSysClockFreq+0x208>)
 8004b54:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004b56:	e0d8      	b.n	8004d0a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004b58:	4b6f      	ldr	r3, [pc, #444]	@ (8004d18 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b5a:	685b      	ldr	r3, [r3, #4]
 8004b5c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004b60:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004b62:	4b6d      	ldr	r3, [pc, #436]	@ (8004d18 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b64:	685b      	ldr	r3, [r3, #4]
 8004b66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d063      	beq.n	8004c36 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b6e:	4b6a      	ldr	r3, [pc, #424]	@ (8004d18 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	099b      	lsrs	r3, r3, #6
 8004b74:	2200      	movs	r2, #0
 8004b76:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004b78:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004b7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b80:	633b      	str	r3, [r7, #48]	@ 0x30
 8004b82:	2300      	movs	r3, #0
 8004b84:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b86:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004b8a:	4622      	mov	r2, r4
 8004b8c:	462b      	mov	r3, r5
 8004b8e:	f04f 0000 	mov.w	r0, #0
 8004b92:	f04f 0100 	mov.w	r1, #0
 8004b96:	0159      	lsls	r1, r3, #5
 8004b98:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b9c:	0150      	lsls	r0, r2, #5
 8004b9e:	4602      	mov	r2, r0
 8004ba0:	460b      	mov	r3, r1
 8004ba2:	4621      	mov	r1, r4
 8004ba4:	1a51      	subs	r1, r2, r1
 8004ba6:	6139      	str	r1, [r7, #16]
 8004ba8:	4629      	mov	r1, r5
 8004baa:	eb63 0301 	sbc.w	r3, r3, r1
 8004bae:	617b      	str	r3, [r7, #20]
 8004bb0:	f04f 0200 	mov.w	r2, #0
 8004bb4:	f04f 0300 	mov.w	r3, #0
 8004bb8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004bbc:	4659      	mov	r1, fp
 8004bbe:	018b      	lsls	r3, r1, #6
 8004bc0:	4651      	mov	r1, sl
 8004bc2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004bc6:	4651      	mov	r1, sl
 8004bc8:	018a      	lsls	r2, r1, #6
 8004bca:	4651      	mov	r1, sl
 8004bcc:	ebb2 0801 	subs.w	r8, r2, r1
 8004bd0:	4659      	mov	r1, fp
 8004bd2:	eb63 0901 	sbc.w	r9, r3, r1
 8004bd6:	f04f 0200 	mov.w	r2, #0
 8004bda:	f04f 0300 	mov.w	r3, #0
 8004bde:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004be2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004be6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004bea:	4690      	mov	r8, r2
 8004bec:	4699      	mov	r9, r3
 8004bee:	4623      	mov	r3, r4
 8004bf0:	eb18 0303 	adds.w	r3, r8, r3
 8004bf4:	60bb      	str	r3, [r7, #8]
 8004bf6:	462b      	mov	r3, r5
 8004bf8:	eb49 0303 	adc.w	r3, r9, r3
 8004bfc:	60fb      	str	r3, [r7, #12]
 8004bfe:	f04f 0200 	mov.w	r2, #0
 8004c02:	f04f 0300 	mov.w	r3, #0
 8004c06:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004c0a:	4629      	mov	r1, r5
 8004c0c:	024b      	lsls	r3, r1, #9
 8004c0e:	4621      	mov	r1, r4
 8004c10:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004c14:	4621      	mov	r1, r4
 8004c16:	024a      	lsls	r2, r1, #9
 8004c18:	4610      	mov	r0, r2
 8004c1a:	4619      	mov	r1, r3
 8004c1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c1e:	2200      	movs	r2, #0
 8004c20:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004c22:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c24:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004c28:	f7fb fae0 	bl	80001ec <__aeabi_uldivmod>
 8004c2c:	4602      	mov	r2, r0
 8004c2e:	460b      	mov	r3, r1
 8004c30:	4613      	mov	r3, r2
 8004c32:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c34:	e058      	b.n	8004ce8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c36:	4b38      	ldr	r3, [pc, #224]	@ (8004d18 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	099b      	lsrs	r3, r3, #6
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	4618      	mov	r0, r3
 8004c40:	4611      	mov	r1, r2
 8004c42:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004c46:	623b      	str	r3, [r7, #32]
 8004c48:	2300      	movs	r3, #0
 8004c4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c4c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004c50:	4642      	mov	r2, r8
 8004c52:	464b      	mov	r3, r9
 8004c54:	f04f 0000 	mov.w	r0, #0
 8004c58:	f04f 0100 	mov.w	r1, #0
 8004c5c:	0159      	lsls	r1, r3, #5
 8004c5e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c62:	0150      	lsls	r0, r2, #5
 8004c64:	4602      	mov	r2, r0
 8004c66:	460b      	mov	r3, r1
 8004c68:	4641      	mov	r1, r8
 8004c6a:	ebb2 0a01 	subs.w	sl, r2, r1
 8004c6e:	4649      	mov	r1, r9
 8004c70:	eb63 0b01 	sbc.w	fp, r3, r1
 8004c74:	f04f 0200 	mov.w	r2, #0
 8004c78:	f04f 0300 	mov.w	r3, #0
 8004c7c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004c80:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004c84:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004c88:	ebb2 040a 	subs.w	r4, r2, sl
 8004c8c:	eb63 050b 	sbc.w	r5, r3, fp
 8004c90:	f04f 0200 	mov.w	r2, #0
 8004c94:	f04f 0300 	mov.w	r3, #0
 8004c98:	00eb      	lsls	r3, r5, #3
 8004c9a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c9e:	00e2      	lsls	r2, r4, #3
 8004ca0:	4614      	mov	r4, r2
 8004ca2:	461d      	mov	r5, r3
 8004ca4:	4643      	mov	r3, r8
 8004ca6:	18e3      	adds	r3, r4, r3
 8004ca8:	603b      	str	r3, [r7, #0]
 8004caa:	464b      	mov	r3, r9
 8004cac:	eb45 0303 	adc.w	r3, r5, r3
 8004cb0:	607b      	str	r3, [r7, #4]
 8004cb2:	f04f 0200 	mov.w	r2, #0
 8004cb6:	f04f 0300 	mov.w	r3, #0
 8004cba:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004cbe:	4629      	mov	r1, r5
 8004cc0:	028b      	lsls	r3, r1, #10
 8004cc2:	4621      	mov	r1, r4
 8004cc4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004cc8:	4621      	mov	r1, r4
 8004cca:	028a      	lsls	r2, r1, #10
 8004ccc:	4610      	mov	r0, r2
 8004cce:	4619      	mov	r1, r3
 8004cd0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	61bb      	str	r3, [r7, #24]
 8004cd6:	61fa      	str	r2, [r7, #28]
 8004cd8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004cdc:	f7fb fa86 	bl	80001ec <__aeabi_uldivmod>
 8004ce0:	4602      	mov	r2, r0
 8004ce2:	460b      	mov	r3, r1
 8004ce4:	4613      	mov	r3, r2
 8004ce6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004ce8:	4b0b      	ldr	r3, [pc, #44]	@ (8004d18 <HAL_RCC_GetSysClockFreq+0x200>)
 8004cea:	685b      	ldr	r3, [r3, #4]
 8004cec:	0c1b      	lsrs	r3, r3, #16
 8004cee:	f003 0303 	and.w	r3, r3, #3
 8004cf2:	3301      	adds	r3, #1
 8004cf4:	005b      	lsls	r3, r3, #1
 8004cf6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004cf8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004cfa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004cfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d00:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004d02:	e002      	b.n	8004d0a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004d04:	4b05      	ldr	r3, [pc, #20]	@ (8004d1c <HAL_RCC_GetSysClockFreq+0x204>)
 8004d06:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004d08:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	3750      	adds	r7, #80	@ 0x50
 8004d10:	46bd      	mov	sp, r7
 8004d12:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d16:	bf00      	nop
 8004d18:	40023800 	.word	0x40023800
 8004d1c:	00f42400 	.word	0x00f42400
 8004d20:	007a1200 	.word	0x007a1200

08004d24 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d24:	b480      	push	{r7}
 8004d26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d28:	4b03      	ldr	r3, [pc, #12]	@ (8004d38 <HAL_RCC_GetHCLKFreq+0x14>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
}
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d34:	4770      	bx	lr
 8004d36:	bf00      	nop
 8004d38:	20000260 	.word	0x20000260

08004d3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004d40:	f7ff fff0 	bl	8004d24 <HAL_RCC_GetHCLKFreq>
 8004d44:	4602      	mov	r2, r0
 8004d46:	4b05      	ldr	r3, [pc, #20]	@ (8004d5c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d48:	689b      	ldr	r3, [r3, #8]
 8004d4a:	0a9b      	lsrs	r3, r3, #10
 8004d4c:	f003 0307 	and.w	r3, r3, #7
 8004d50:	4903      	ldr	r1, [pc, #12]	@ (8004d60 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d52:	5ccb      	ldrb	r3, [r1, r3]
 8004d54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d58:	4618      	mov	r0, r3
 8004d5a:	bd80      	pop	{r7, pc}
 8004d5c:	40023800 	.word	0x40023800
 8004d60:	08006690 	.word	0x08006690

08004d64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004d68:	f7ff ffdc 	bl	8004d24 <HAL_RCC_GetHCLKFreq>
 8004d6c:	4602      	mov	r2, r0
 8004d6e:	4b05      	ldr	r3, [pc, #20]	@ (8004d84 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004d70:	689b      	ldr	r3, [r3, #8]
 8004d72:	0b5b      	lsrs	r3, r3, #13
 8004d74:	f003 0307 	and.w	r3, r3, #7
 8004d78:	4903      	ldr	r1, [pc, #12]	@ (8004d88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d7a:	5ccb      	ldrb	r3, [r1, r3]
 8004d7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d80:	4618      	mov	r0, r3
 8004d82:	bd80      	pop	{r7, pc}
 8004d84:	40023800 	.word	0x40023800
 8004d88:	08006690 	.word	0x08006690

08004d8c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	b086      	sub	sp, #24
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004d94:	2300      	movs	r3, #0
 8004d96:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004d98:	2300      	movs	r3, #0
 8004d9a:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f003 0301 	and.w	r3, r3, #1
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d10b      	bne.n	8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d105      	bne.n	8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d075      	beq.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004dc0:	4b91      	ldr	r3, [pc, #580]	@ (8005008 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004dc6:	f7fd fe49 	bl	8002a5c <HAL_GetTick>
 8004dca:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004dcc:	e008      	b.n	8004de0 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004dce:	f7fd fe45 	bl	8002a5c <HAL_GetTick>
 8004dd2:	4602      	mov	r2, r0
 8004dd4:	697b      	ldr	r3, [r7, #20]
 8004dd6:	1ad3      	subs	r3, r2, r3
 8004dd8:	2b02      	cmp	r3, #2
 8004dda:	d901      	bls.n	8004de0 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ddc:	2303      	movs	r3, #3
 8004dde:	e189      	b.n	80050f4 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004de0:	4b8a      	ldr	r3, [pc, #552]	@ (800500c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d1f0      	bne.n	8004dce <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f003 0301 	and.w	r3, r3, #1
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d009      	beq.n	8004e0c <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	685b      	ldr	r3, [r3, #4]
 8004dfc:	019a      	lsls	r2, r3, #6
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	689b      	ldr	r3, [r3, #8]
 8004e02:	071b      	lsls	r3, r3, #28
 8004e04:	4981      	ldr	r1, [pc, #516]	@ (800500c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004e06:	4313      	orrs	r3, r2
 8004e08:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f003 0302 	and.w	r3, r3, #2
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d01f      	beq.n	8004e58 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004e18:	4b7c      	ldr	r3, [pc, #496]	@ (800500c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004e1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e1e:	0f1b      	lsrs	r3, r3, #28
 8004e20:	f003 0307 	and.w	r3, r3, #7
 8004e24:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	685b      	ldr	r3, [r3, #4]
 8004e2a:	019a      	lsls	r2, r3, #6
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	68db      	ldr	r3, [r3, #12]
 8004e30:	061b      	lsls	r3, r3, #24
 8004e32:	431a      	orrs	r2, r3
 8004e34:	693b      	ldr	r3, [r7, #16]
 8004e36:	071b      	lsls	r3, r3, #28
 8004e38:	4974      	ldr	r1, [pc, #464]	@ (800500c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004e40:	4b72      	ldr	r3, [pc, #456]	@ (800500c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004e42:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004e46:	f023 021f 	bic.w	r2, r3, #31
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	69db      	ldr	r3, [r3, #28]
 8004e4e:	3b01      	subs	r3, #1
 8004e50:	496e      	ldr	r1, [pc, #440]	@ (800500c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004e52:	4313      	orrs	r3, r2
 8004e54:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d00d      	beq.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	685b      	ldr	r3, [r3, #4]
 8004e68:	019a      	lsls	r2, r3, #6
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	68db      	ldr	r3, [r3, #12]
 8004e6e:	061b      	lsls	r3, r3, #24
 8004e70:	431a      	orrs	r2, r3
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	689b      	ldr	r3, [r3, #8]
 8004e76:	071b      	lsls	r3, r3, #28
 8004e78:	4964      	ldr	r1, [pc, #400]	@ (800500c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004e7a:	4313      	orrs	r3, r2
 8004e7c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004e80:	4b61      	ldr	r3, [pc, #388]	@ (8005008 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8004e82:	2201      	movs	r2, #1
 8004e84:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004e86:	f7fd fde9 	bl	8002a5c <HAL_GetTick>
 8004e8a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004e8c:	e008      	b.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004e8e:	f7fd fde5 	bl	8002a5c <HAL_GetTick>
 8004e92:	4602      	mov	r2, r0
 8004e94:	697b      	ldr	r3, [r7, #20]
 8004e96:	1ad3      	subs	r3, r2, r3
 8004e98:	2b02      	cmp	r3, #2
 8004e9a:	d901      	bls.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e9c:	2303      	movs	r3, #3
 8004e9e:	e129      	b.n	80050f4 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004ea0:	4b5a      	ldr	r3, [pc, #360]	@ (800500c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d0f0      	beq.n	8004e8e <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f003 0304 	and.w	r3, r3, #4
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d105      	bne.n	8004ec4 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d079      	beq.n	8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004ec4:	4b52      	ldr	r3, [pc, #328]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004eca:	f7fd fdc7 	bl	8002a5c <HAL_GetTick>
 8004ece:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004ed0:	e008      	b.n	8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004ed2:	f7fd fdc3 	bl	8002a5c <HAL_GetTick>
 8004ed6:	4602      	mov	r2, r0
 8004ed8:	697b      	ldr	r3, [r7, #20]
 8004eda:	1ad3      	subs	r3, r2, r3
 8004edc:	2b02      	cmp	r3, #2
 8004ede:	d901      	bls.n	8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ee0:	2303      	movs	r3, #3
 8004ee2:	e107      	b.n	80050f4 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004ee4:	4b49      	ldr	r3, [pc, #292]	@ (800500c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004eec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004ef0:	d0ef      	beq.n	8004ed2 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f003 0304 	and.w	r3, r3, #4
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d020      	beq.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004efe:	4b43      	ldr	r3, [pc, #268]	@ (800500c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004f00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f04:	0f1b      	lsrs	r3, r3, #28
 8004f06:	f003 0307 	and.w	r3, r3, #7
 8004f0a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	691b      	ldr	r3, [r3, #16]
 8004f10:	019a      	lsls	r2, r3, #6
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	695b      	ldr	r3, [r3, #20]
 8004f16:	061b      	lsls	r3, r3, #24
 8004f18:	431a      	orrs	r2, r3
 8004f1a:	693b      	ldr	r3, [r7, #16]
 8004f1c:	071b      	lsls	r3, r3, #28
 8004f1e:	493b      	ldr	r1, [pc, #236]	@ (800500c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004f20:	4313      	orrs	r3, r2
 8004f22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004f26:	4b39      	ldr	r3, [pc, #228]	@ (800500c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004f28:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004f2c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6a1b      	ldr	r3, [r3, #32]
 8004f34:	3b01      	subs	r3, #1
 8004f36:	021b      	lsls	r3, r3, #8
 8004f38:	4934      	ldr	r1, [pc, #208]	@ (800500c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f003 0308 	and.w	r3, r3, #8
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d01e      	beq.n	8004f8a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004f4c:	4b2f      	ldr	r3, [pc, #188]	@ (800500c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004f4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f52:	0e1b      	lsrs	r3, r3, #24
 8004f54:	f003 030f 	and.w	r3, r3, #15
 8004f58:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	691b      	ldr	r3, [r3, #16]
 8004f5e:	019a      	lsls	r2, r3, #6
 8004f60:	693b      	ldr	r3, [r7, #16]
 8004f62:	061b      	lsls	r3, r3, #24
 8004f64:	431a      	orrs	r2, r3
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	699b      	ldr	r3, [r3, #24]
 8004f6a:	071b      	lsls	r3, r3, #28
 8004f6c:	4927      	ldr	r1, [pc, #156]	@ (800500c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004f6e:	4313      	orrs	r3, r2
 8004f70:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004f74:	4b25      	ldr	r3, [pc, #148]	@ (800500c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004f76:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004f7a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f82:	4922      	ldr	r1, [pc, #136]	@ (800500c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004f84:	4313      	orrs	r3, r2
 8004f86:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004f8a:	4b21      	ldr	r3, [pc, #132]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8004f8c:	2201      	movs	r2, #1
 8004f8e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004f90:	f7fd fd64 	bl	8002a5c <HAL_GetTick>
 8004f94:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004f96:	e008      	b.n	8004faa <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004f98:	f7fd fd60 	bl	8002a5c <HAL_GetTick>
 8004f9c:	4602      	mov	r2, r0
 8004f9e:	697b      	ldr	r3, [r7, #20]
 8004fa0:	1ad3      	subs	r3, r2, r3
 8004fa2:	2b02      	cmp	r3, #2
 8004fa4:	d901      	bls.n	8004faa <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004fa6:	2303      	movs	r3, #3
 8004fa8:	e0a4      	b.n	80050f4 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004faa:	4b18      	ldr	r3, [pc, #96]	@ (800500c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004fb2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004fb6:	d1ef      	bne.n	8004f98 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f003 0320 	and.w	r3, r3, #32
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	f000 808b 	beq.w	80050dc <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	60fb      	str	r3, [r7, #12]
 8004fca:	4b10      	ldr	r3, [pc, #64]	@ (800500c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fce:	4a0f      	ldr	r2, [pc, #60]	@ (800500c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004fd0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004fd4:	6413      	str	r3, [r2, #64]	@ 0x40
 8004fd6:	4b0d      	ldr	r3, [pc, #52]	@ (800500c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fde:	60fb      	str	r3, [r7, #12]
 8004fe0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004fe2:	4b0c      	ldr	r3, [pc, #48]	@ (8005014 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	4a0b      	ldr	r2, [pc, #44]	@ (8005014 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8004fe8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004fec:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004fee:	f7fd fd35 	bl	8002a5c <HAL_GetTick>
 8004ff2:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004ff4:	e010      	b.n	8005018 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ff6:	f7fd fd31 	bl	8002a5c <HAL_GetTick>
 8004ffa:	4602      	mov	r2, r0
 8004ffc:	697b      	ldr	r3, [r7, #20]
 8004ffe:	1ad3      	subs	r3, r2, r3
 8005000:	2b02      	cmp	r3, #2
 8005002:	d909      	bls.n	8005018 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8005004:	2303      	movs	r3, #3
 8005006:	e075      	b.n	80050f4 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8005008:	42470068 	.word	0x42470068
 800500c:	40023800 	.word	0x40023800
 8005010:	42470070 	.word	0x42470070
 8005014:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005018:	4b38      	ldr	r3, [pc, #224]	@ (80050fc <HAL_RCCEx_PeriphCLKConfig+0x370>)
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005020:	2b00      	cmp	r3, #0
 8005022:	d0e8      	beq.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005024:	4b36      	ldr	r3, [pc, #216]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005026:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005028:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800502c:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800502e:	693b      	ldr	r3, [r7, #16]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d02f      	beq.n	8005094 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005038:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800503c:	693a      	ldr	r2, [r7, #16]
 800503e:	429a      	cmp	r2, r3
 8005040:	d028      	beq.n	8005094 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005042:	4b2f      	ldr	r3, [pc, #188]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005044:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005046:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800504a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800504c:	4b2d      	ldr	r3, [pc, #180]	@ (8005104 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800504e:	2201      	movs	r2, #1
 8005050:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005052:	4b2c      	ldr	r3, [pc, #176]	@ (8005104 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8005054:	2200      	movs	r2, #0
 8005056:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005058:	4a29      	ldr	r2, [pc, #164]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800505a:	693b      	ldr	r3, [r7, #16]
 800505c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800505e:	4b28      	ldr	r3, [pc, #160]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005060:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005062:	f003 0301 	and.w	r3, r3, #1
 8005066:	2b01      	cmp	r3, #1
 8005068:	d114      	bne.n	8005094 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800506a:	f7fd fcf7 	bl	8002a5c <HAL_GetTick>
 800506e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005070:	e00a      	b.n	8005088 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005072:	f7fd fcf3 	bl	8002a5c <HAL_GetTick>
 8005076:	4602      	mov	r2, r0
 8005078:	697b      	ldr	r3, [r7, #20]
 800507a:	1ad3      	subs	r3, r2, r3
 800507c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005080:	4293      	cmp	r3, r2
 8005082:	d901      	bls.n	8005088 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8005084:	2303      	movs	r3, #3
 8005086:	e035      	b.n	80050f4 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005088:	4b1d      	ldr	r3, [pc, #116]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800508a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800508c:	f003 0302 	and.w	r3, r3, #2
 8005090:	2b00      	cmp	r3, #0
 8005092:	d0ee      	beq.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005098:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800509c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80050a0:	d10d      	bne.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x332>
 80050a2:	4b17      	ldr	r3, [pc, #92]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80050a4:	689b      	ldr	r3, [r3, #8]
 80050a6:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050ae:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80050b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80050b6:	4912      	ldr	r1, [pc, #72]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80050b8:	4313      	orrs	r3, r2
 80050ba:	608b      	str	r3, [r1, #8]
 80050bc:	e005      	b.n	80050ca <HAL_RCCEx_PeriphCLKConfig+0x33e>
 80050be:	4b10      	ldr	r3, [pc, #64]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80050c0:	689b      	ldr	r3, [r3, #8]
 80050c2:	4a0f      	ldr	r2, [pc, #60]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80050c4:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80050c8:	6093      	str	r3, [r2, #8]
 80050ca:	4b0d      	ldr	r3, [pc, #52]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80050cc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050d6:	490a      	ldr	r1, [pc, #40]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80050d8:	4313      	orrs	r3, r2
 80050da:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f003 0310 	and.w	r3, r3, #16
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d004      	beq.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 80050ee:	4b06      	ldr	r3, [pc, #24]	@ (8005108 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 80050f0:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 80050f2:	2300      	movs	r3, #0
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	3718      	adds	r7, #24
 80050f8:	46bd      	mov	sp, r7
 80050fa:	bd80      	pop	{r7, pc}
 80050fc:	40007000 	.word	0x40007000
 8005100:	40023800 	.word	0x40023800
 8005104:	42470e40 	.word	0x42470e40
 8005108:	424711e0 	.word	0x424711e0

0800510c <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b082      	sub	sp, #8
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
 8005114:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2b00      	cmp	r3, #0
 800511a:	d101      	bne.n	8005120 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800511c:	2301      	movs	r3, #1
 800511e:	e025      	b.n	800516c <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8005126:	b2db      	uxtb	r3, r3
 8005128:	2b00      	cmp	r3, #0
 800512a:	d106      	bne.n	800513a <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2200      	movs	r2, #0
 8005130:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8005134:	6878      	ldr	r0, [r7, #4]
 8005136:	f7fc f9d1 	bl	80014dc <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2202      	movs	r2, #2
 800513e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681a      	ldr	r2, [r3, #0]
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	3304      	adds	r3, #4
 800514a:	4619      	mov	r1, r3
 800514c:	4610      	mov	r0, r2
 800514e:	f001 f939 	bl	80063c4 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6818      	ldr	r0, [r3, #0]
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	685b      	ldr	r3, [r3, #4]
 800515a:	461a      	mov	r2, r3
 800515c:	6839      	ldr	r1, [r7, #0]
 800515e:	f001 f98e 	bl	800647e <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2201      	movs	r2, #1
 8005166:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800516a:	2300      	movs	r3, #0
}
 800516c:	4618      	mov	r0, r3
 800516e:	3708      	adds	r7, #8
 8005170:	46bd      	mov	sp, r7
 8005172:	bd80      	pop	{r7, pc}

08005174 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b086      	sub	sp, #24
 8005178:	af00      	add	r7, sp, #0
 800517a:	60f8      	str	r0, [r7, #12]
 800517c:	60b9      	str	r1, [r7, #8]
 800517e:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8005186:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 8005188:	7dfb      	ldrb	r3, [r7, #23]
 800518a:	2b02      	cmp	r3, #2
 800518c:	d101      	bne.n	8005192 <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 800518e:	2302      	movs	r3, #2
 8005190:	e021      	b.n	80051d6 <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 8005192:	7dfb      	ldrb	r3, [r7, #23]
 8005194:	2b01      	cmp	r3, #1
 8005196:	d002      	beq.n	800519e <HAL_SDRAM_SendCommand+0x2a>
 8005198:	7dfb      	ldrb	r3, [r7, #23]
 800519a:	2b05      	cmp	r3, #5
 800519c:	d118      	bne.n	80051d0 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	2202      	movs	r2, #2
 80051a2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	687a      	ldr	r2, [r7, #4]
 80051ac:	68b9      	ldr	r1, [r7, #8]
 80051ae:	4618      	mov	r0, r3
 80051b0:	f001 f9ce 	bl	8006550 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80051b4:	68bb      	ldr	r3, [r7, #8]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	2b02      	cmp	r3, #2
 80051ba:	d104      	bne.n	80051c6 <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	2205      	movs	r2, #5
 80051c0:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80051c4:	e006      	b.n	80051d4 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	2201      	movs	r2, #1
 80051ca:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80051ce:	e001      	b.n	80051d4 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 80051d0:	2301      	movs	r3, #1
 80051d2:	e000      	b.n	80051d6 <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 80051d4:	2300      	movs	r3, #0
}
 80051d6:	4618      	mov	r0, r3
 80051d8:	3718      	adds	r7, #24
 80051da:	46bd      	mov	sp, r7
 80051dc:	bd80      	pop	{r7, pc}

080051de <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 80051de:	b580      	push	{r7, lr}
 80051e0:	b082      	sub	sp, #8
 80051e2:	af00      	add	r7, sp, #0
 80051e4:	6078      	str	r0, [r7, #4]
 80051e6:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80051ee:	b2db      	uxtb	r3, r3
 80051f0:	2b02      	cmp	r3, #2
 80051f2:	d101      	bne.n	80051f8 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 80051f4:	2302      	movs	r3, #2
 80051f6:	e016      	b.n	8005226 <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80051fe:	b2db      	uxtb	r3, r3
 8005200:	2b01      	cmp	r3, #1
 8005202:	d10f      	bne.n	8005224 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2202      	movs	r2, #2
 8005208:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	6839      	ldr	r1, [r7, #0]
 8005212:	4618      	mov	r0, r3
 8005214:	f001 f9d9 	bl	80065ca <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2201      	movs	r2, #1
 800521c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8005220:	2300      	movs	r3, #0
 8005222:	e000      	b.n	8005226 <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 8005224:	2301      	movs	r3, #1
}
 8005226:	4618      	mov	r0, r3
 8005228:	3708      	adds	r7, #8
 800522a:	46bd      	mov	sp, r7
 800522c:	bd80      	pop	{r7, pc}

0800522e <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800522e:	b580      	push	{r7, lr}
 8005230:	b082      	sub	sp, #8
 8005232:	af00      	add	r7, sp, #0
 8005234:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d101      	bne.n	8005240 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800523c:	2301      	movs	r3, #1
 800523e:	e07b      	b.n	8005338 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005244:	2b00      	cmp	r3, #0
 8005246:	d108      	bne.n	800525a <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	685b      	ldr	r3, [r3, #4]
 800524c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005250:	d009      	beq.n	8005266 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2200      	movs	r2, #0
 8005256:	61da      	str	r2, [r3, #28]
 8005258:	e005      	b.n	8005266 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2200      	movs	r2, #0
 800525e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2200      	movs	r2, #0
 8005264:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2200      	movs	r2, #0
 800526a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005272:	b2db      	uxtb	r3, r3
 8005274:	2b00      	cmp	r3, #0
 8005276:	d106      	bne.n	8005286 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2200      	movs	r2, #0
 800527c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005280:	6878      	ldr	r0, [r7, #4]
 8005282:	f7fb ffeb 	bl	800125c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2202      	movs	r2, #2
 800528a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	681a      	ldr	r2, [r3, #0]
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800529c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	685b      	ldr	r3, [r3, #4]
 80052a2:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	689b      	ldr	r3, [r3, #8]
 80052aa:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80052ae:	431a      	orrs	r2, r3
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	68db      	ldr	r3, [r3, #12]
 80052b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80052b8:	431a      	orrs	r2, r3
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	691b      	ldr	r3, [r3, #16]
 80052be:	f003 0302 	and.w	r3, r3, #2
 80052c2:	431a      	orrs	r2, r3
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	695b      	ldr	r3, [r3, #20]
 80052c8:	f003 0301 	and.w	r3, r3, #1
 80052cc:	431a      	orrs	r2, r3
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	699b      	ldr	r3, [r3, #24]
 80052d2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80052d6:	431a      	orrs	r2, r3
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	69db      	ldr	r3, [r3, #28]
 80052dc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80052e0:	431a      	orrs	r2, r3
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6a1b      	ldr	r3, [r3, #32]
 80052e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052ea:	ea42 0103 	orr.w	r1, r2, r3
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052f2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	430a      	orrs	r2, r1
 80052fc:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	699b      	ldr	r3, [r3, #24]
 8005302:	0c1b      	lsrs	r3, r3, #16
 8005304:	f003 0104 	and.w	r1, r3, #4
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800530c:	f003 0210 	and.w	r2, r3, #16
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	430a      	orrs	r2, r1
 8005316:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	69da      	ldr	r2, [r3, #28]
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005326:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2200      	movs	r2, #0
 800532c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2201      	movs	r2, #1
 8005332:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005336:	2300      	movs	r3, #0
}
 8005338:	4618      	mov	r0, r3
 800533a:	3708      	adds	r7, #8
 800533c:	46bd      	mov	sp, r7
 800533e:	bd80      	pop	{r7, pc}

08005340 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8005340:	b580      	push	{r7, lr}
 8005342:	b082      	sub	sp, #8
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2b00      	cmp	r3, #0
 800534c:	d101      	bne.n	8005352 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 800534e:	2301      	movs	r3, #1
 8005350:	e01a      	b.n	8005388 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2202      	movs	r2, #2
 8005356:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	681a      	ldr	r2, [r3, #0]
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005368:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 800536a:	6878      	ldr	r0, [r7, #4]
 800536c:	f7fb ffbe 	bl	80012ec <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2200      	movs	r2, #0
 8005374:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2200      	movs	r2, #0
 800537a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2200      	movs	r2, #0
 8005382:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8005386:	2300      	movs	r3, #0
}
 8005388:	4618      	mov	r0, r3
 800538a:	3708      	adds	r7, #8
 800538c:	46bd      	mov	sp, r7
 800538e:	bd80      	pop	{r7, pc}

08005390 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b088      	sub	sp, #32
 8005394:	af00      	add	r7, sp, #0
 8005396:	60f8      	str	r0, [r7, #12]
 8005398:	60b9      	str	r1, [r7, #8]
 800539a:	603b      	str	r3, [r7, #0]
 800539c:	4613      	mov	r3, r2
 800539e:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80053a0:	f7fd fb5c 	bl	8002a5c <HAL_GetTick>
 80053a4:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80053a6:	88fb      	ldrh	r3, [r7, #6]
 80053a8:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80053b0:	b2db      	uxtb	r3, r3
 80053b2:	2b01      	cmp	r3, #1
 80053b4:	d001      	beq.n	80053ba <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80053b6:	2302      	movs	r3, #2
 80053b8:	e12a      	b.n	8005610 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80053ba:	68bb      	ldr	r3, [r7, #8]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d002      	beq.n	80053c6 <HAL_SPI_Transmit+0x36>
 80053c0:	88fb      	ldrh	r3, [r7, #6]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d101      	bne.n	80053ca <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80053c6:	2301      	movs	r3, #1
 80053c8:	e122      	b.n	8005610 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80053d0:	2b01      	cmp	r3, #1
 80053d2:	d101      	bne.n	80053d8 <HAL_SPI_Transmit+0x48>
 80053d4:	2302      	movs	r3, #2
 80053d6:	e11b      	b.n	8005610 <HAL_SPI_Transmit+0x280>
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	2201      	movs	r2, #1
 80053dc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	2203      	movs	r2, #3
 80053e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	2200      	movs	r2, #0
 80053ec:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	68ba      	ldr	r2, [r7, #8]
 80053f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	88fa      	ldrh	r2, [r7, #6]
 80053f8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	88fa      	ldrh	r2, [r7, #6]
 80053fe:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	2200      	movs	r2, #0
 8005404:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	2200      	movs	r2, #0
 800540a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	2200      	movs	r2, #0
 8005410:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	2200      	movs	r2, #0
 8005416:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	2200      	movs	r2, #0
 800541c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	689b      	ldr	r3, [r3, #8]
 8005422:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005426:	d10f      	bne.n	8005448 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	681a      	ldr	r2, [r3, #0]
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005436:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	681a      	ldr	r2, [r3, #0]
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005446:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005452:	2b40      	cmp	r3, #64	@ 0x40
 8005454:	d007      	beq.n	8005466 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	681a      	ldr	r2, [r3, #0]
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005464:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	68db      	ldr	r3, [r3, #12]
 800546a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800546e:	d152      	bne.n	8005516 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	685b      	ldr	r3, [r3, #4]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d002      	beq.n	800547e <HAL_SPI_Transmit+0xee>
 8005478:	8b7b      	ldrh	r3, [r7, #26]
 800547a:	2b01      	cmp	r3, #1
 800547c:	d145      	bne.n	800550a <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005482:	881a      	ldrh	r2, [r3, #0]
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800548e:	1c9a      	adds	r2, r3, #2
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005498:	b29b      	uxth	r3, r3
 800549a:	3b01      	subs	r3, #1
 800549c:	b29a      	uxth	r2, r3
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80054a2:	e032      	b.n	800550a <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	689b      	ldr	r3, [r3, #8]
 80054aa:	f003 0302 	and.w	r3, r3, #2
 80054ae:	2b02      	cmp	r3, #2
 80054b0:	d112      	bne.n	80054d8 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054b6:	881a      	ldrh	r2, [r3, #0]
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054c2:	1c9a      	adds	r2, r3, #2
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80054cc:	b29b      	uxth	r3, r3
 80054ce:	3b01      	subs	r3, #1
 80054d0:	b29a      	uxth	r2, r3
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	86da      	strh	r2, [r3, #54]	@ 0x36
 80054d6:	e018      	b.n	800550a <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80054d8:	f7fd fac0 	bl	8002a5c <HAL_GetTick>
 80054dc:	4602      	mov	r2, r0
 80054de:	69fb      	ldr	r3, [r7, #28]
 80054e0:	1ad3      	subs	r3, r2, r3
 80054e2:	683a      	ldr	r2, [r7, #0]
 80054e4:	429a      	cmp	r2, r3
 80054e6:	d803      	bhi.n	80054f0 <HAL_SPI_Transmit+0x160>
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80054ee:	d102      	bne.n	80054f6 <HAL_SPI_Transmit+0x166>
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d109      	bne.n	800550a <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	2201      	movs	r2, #1
 80054fa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	2200      	movs	r2, #0
 8005502:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005506:	2303      	movs	r3, #3
 8005508:	e082      	b.n	8005610 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800550e:	b29b      	uxth	r3, r3
 8005510:	2b00      	cmp	r3, #0
 8005512:	d1c7      	bne.n	80054a4 <HAL_SPI_Transmit+0x114>
 8005514:	e053      	b.n	80055be <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	685b      	ldr	r3, [r3, #4]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d002      	beq.n	8005524 <HAL_SPI_Transmit+0x194>
 800551e:	8b7b      	ldrh	r3, [r7, #26]
 8005520:	2b01      	cmp	r3, #1
 8005522:	d147      	bne.n	80055b4 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	330c      	adds	r3, #12
 800552e:	7812      	ldrb	r2, [r2, #0]
 8005530:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005536:	1c5a      	adds	r2, r3, #1
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005540:	b29b      	uxth	r3, r3
 8005542:	3b01      	subs	r3, #1
 8005544:	b29a      	uxth	r2, r3
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800554a:	e033      	b.n	80055b4 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	689b      	ldr	r3, [r3, #8]
 8005552:	f003 0302 	and.w	r3, r3, #2
 8005556:	2b02      	cmp	r3, #2
 8005558:	d113      	bne.n	8005582 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	330c      	adds	r3, #12
 8005564:	7812      	ldrb	r2, [r2, #0]
 8005566:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800556c:	1c5a      	adds	r2, r3, #1
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005576:	b29b      	uxth	r3, r3
 8005578:	3b01      	subs	r3, #1
 800557a:	b29a      	uxth	r2, r3
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005580:	e018      	b.n	80055b4 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005582:	f7fd fa6b 	bl	8002a5c <HAL_GetTick>
 8005586:	4602      	mov	r2, r0
 8005588:	69fb      	ldr	r3, [r7, #28]
 800558a:	1ad3      	subs	r3, r2, r3
 800558c:	683a      	ldr	r2, [r7, #0]
 800558e:	429a      	cmp	r2, r3
 8005590:	d803      	bhi.n	800559a <HAL_SPI_Transmit+0x20a>
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005598:	d102      	bne.n	80055a0 <HAL_SPI_Transmit+0x210>
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d109      	bne.n	80055b4 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	2201      	movs	r2, #1
 80055a4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	2200      	movs	r2, #0
 80055ac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80055b0:	2303      	movs	r3, #3
 80055b2:	e02d      	b.n	8005610 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80055b8:	b29b      	uxth	r3, r3
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d1c6      	bne.n	800554c <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80055be:	69fa      	ldr	r2, [r7, #28]
 80055c0:	6839      	ldr	r1, [r7, #0]
 80055c2:	68f8      	ldr	r0, [r7, #12]
 80055c4:	f000 fbe6 	bl	8005d94 <SPI_EndRxTxTransaction>
 80055c8:	4603      	mov	r3, r0
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d002      	beq.n	80055d4 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	2220      	movs	r2, #32
 80055d2:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	689b      	ldr	r3, [r3, #8]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d10a      	bne.n	80055f2 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80055dc:	2300      	movs	r3, #0
 80055de:	617b      	str	r3, [r7, #20]
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	68db      	ldr	r3, [r3, #12]
 80055e6:	617b      	str	r3, [r7, #20]
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	689b      	ldr	r3, [r3, #8]
 80055ee:	617b      	str	r3, [r7, #20]
 80055f0:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	2201      	movs	r2, #1
 80055f6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	2200      	movs	r2, #0
 80055fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005606:	2b00      	cmp	r3, #0
 8005608:	d001      	beq.n	800560e <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800560a:	2301      	movs	r3, #1
 800560c:	e000      	b.n	8005610 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800560e:	2300      	movs	r3, #0
  }
}
 8005610:	4618      	mov	r0, r3
 8005612:	3720      	adds	r7, #32
 8005614:	46bd      	mov	sp, r7
 8005616:	bd80      	pop	{r7, pc}

08005618 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b088      	sub	sp, #32
 800561c:	af02      	add	r7, sp, #8
 800561e:	60f8      	str	r0, [r7, #12]
 8005620:	60b9      	str	r1, [r7, #8]
 8005622:	603b      	str	r3, [r7, #0]
 8005624:	4613      	mov	r3, r2
 8005626:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800562e:	b2db      	uxtb	r3, r3
 8005630:	2b01      	cmp	r3, #1
 8005632:	d001      	beq.n	8005638 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8005634:	2302      	movs	r3, #2
 8005636:	e104      	b.n	8005842 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8005638:	68bb      	ldr	r3, [r7, #8]
 800563a:	2b00      	cmp	r3, #0
 800563c:	d002      	beq.n	8005644 <HAL_SPI_Receive+0x2c>
 800563e:	88fb      	ldrh	r3, [r7, #6]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d101      	bne.n	8005648 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8005644:	2301      	movs	r3, #1
 8005646:	e0fc      	b.n	8005842 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	685b      	ldr	r3, [r3, #4]
 800564c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005650:	d112      	bne.n	8005678 <HAL_SPI_Receive+0x60>
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	689b      	ldr	r3, [r3, #8]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d10e      	bne.n	8005678 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	2204      	movs	r2, #4
 800565e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005662:	88fa      	ldrh	r2, [r7, #6]
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	9300      	str	r3, [sp, #0]
 8005668:	4613      	mov	r3, r2
 800566a:	68ba      	ldr	r2, [r7, #8]
 800566c:	68b9      	ldr	r1, [r7, #8]
 800566e:	68f8      	ldr	r0, [r7, #12]
 8005670:	f000 f8eb 	bl	800584a <HAL_SPI_TransmitReceive>
 8005674:	4603      	mov	r3, r0
 8005676:	e0e4      	b.n	8005842 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005678:	f7fd f9f0 	bl	8002a5c <HAL_GetTick>
 800567c:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005684:	2b01      	cmp	r3, #1
 8005686:	d101      	bne.n	800568c <HAL_SPI_Receive+0x74>
 8005688:	2302      	movs	r3, #2
 800568a:	e0da      	b.n	8005842 <HAL_SPI_Receive+0x22a>
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	2201      	movs	r2, #1
 8005690:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	2204      	movs	r2, #4
 8005698:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	2200      	movs	r2, #0
 80056a0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	68ba      	ldr	r2, [r7, #8]
 80056a6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	88fa      	ldrh	r2, [r7, #6]
 80056ac:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	88fa      	ldrh	r2, [r7, #6]
 80056b2:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	2200      	movs	r2, #0
 80056b8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	2200      	movs	r2, #0
 80056be:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	2200      	movs	r2, #0
 80056c4:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	2200      	movs	r2, #0
 80056ca:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	2200      	movs	r2, #0
 80056d0:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	689b      	ldr	r3, [r3, #8]
 80056d6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80056da:	d10f      	bne.n	80056fc <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	681a      	ldr	r2, [r3, #0]
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80056ea:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	681a      	ldr	r2, [r3, #0]
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80056fa:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005706:	2b40      	cmp	r3, #64	@ 0x40
 8005708:	d007      	beq.n	800571a <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	681a      	ldr	r2, [r3, #0]
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005718:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	68db      	ldr	r3, [r3, #12]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d170      	bne.n	8005804 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005722:	e035      	b.n	8005790 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	689b      	ldr	r3, [r3, #8]
 800572a:	f003 0301 	and.w	r3, r3, #1
 800572e:	2b01      	cmp	r3, #1
 8005730:	d115      	bne.n	800575e <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f103 020c 	add.w	r2, r3, #12
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800573e:	7812      	ldrb	r2, [r2, #0]
 8005740:	b2d2      	uxtb	r2, r2
 8005742:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005748:	1c5a      	adds	r2, r3, #1
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005752:	b29b      	uxth	r3, r3
 8005754:	3b01      	subs	r3, #1
 8005756:	b29a      	uxth	r2, r3
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800575c:	e018      	b.n	8005790 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800575e:	f7fd f97d 	bl	8002a5c <HAL_GetTick>
 8005762:	4602      	mov	r2, r0
 8005764:	697b      	ldr	r3, [r7, #20]
 8005766:	1ad3      	subs	r3, r2, r3
 8005768:	683a      	ldr	r2, [r7, #0]
 800576a:	429a      	cmp	r2, r3
 800576c:	d803      	bhi.n	8005776 <HAL_SPI_Receive+0x15e>
 800576e:	683b      	ldr	r3, [r7, #0]
 8005770:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005774:	d102      	bne.n	800577c <HAL_SPI_Receive+0x164>
 8005776:	683b      	ldr	r3, [r7, #0]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d109      	bne.n	8005790 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	2201      	movs	r2, #1
 8005780:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	2200      	movs	r2, #0
 8005788:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800578c:	2303      	movs	r3, #3
 800578e:	e058      	b.n	8005842 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005794:	b29b      	uxth	r3, r3
 8005796:	2b00      	cmp	r3, #0
 8005798:	d1c4      	bne.n	8005724 <HAL_SPI_Receive+0x10c>
 800579a:	e038      	b.n	800580e <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	689b      	ldr	r3, [r3, #8]
 80057a2:	f003 0301 	and.w	r3, r3, #1
 80057a6:	2b01      	cmp	r3, #1
 80057a8:	d113      	bne.n	80057d2 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	68da      	ldr	r2, [r3, #12]
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057b4:	b292      	uxth	r2, r2
 80057b6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057bc:	1c9a      	adds	r2, r3, #2
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80057c6:	b29b      	uxth	r3, r3
 80057c8:	3b01      	subs	r3, #1
 80057ca:	b29a      	uxth	r2, r3
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80057d0:	e018      	b.n	8005804 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80057d2:	f7fd f943 	bl	8002a5c <HAL_GetTick>
 80057d6:	4602      	mov	r2, r0
 80057d8:	697b      	ldr	r3, [r7, #20]
 80057da:	1ad3      	subs	r3, r2, r3
 80057dc:	683a      	ldr	r2, [r7, #0]
 80057de:	429a      	cmp	r2, r3
 80057e0:	d803      	bhi.n	80057ea <HAL_SPI_Receive+0x1d2>
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80057e8:	d102      	bne.n	80057f0 <HAL_SPI_Receive+0x1d8>
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d109      	bne.n	8005804 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	2201      	movs	r2, #1
 80057f4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	2200      	movs	r2, #0
 80057fc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005800:	2303      	movs	r3, #3
 8005802:	e01e      	b.n	8005842 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005808:	b29b      	uxth	r3, r3
 800580a:	2b00      	cmp	r3, #0
 800580c:	d1c6      	bne.n	800579c <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800580e:	697a      	ldr	r2, [r7, #20]
 8005810:	6839      	ldr	r1, [r7, #0]
 8005812:	68f8      	ldr	r0, [r7, #12]
 8005814:	f000 fa58 	bl	8005cc8 <SPI_EndRxTransaction>
 8005818:	4603      	mov	r3, r0
 800581a:	2b00      	cmp	r3, #0
 800581c:	d002      	beq.n	8005824 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	2220      	movs	r2, #32
 8005822:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	2201      	movs	r2, #1
 8005828:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	2200      	movs	r2, #0
 8005830:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005838:	2b00      	cmp	r3, #0
 800583a:	d001      	beq.n	8005840 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800583c:	2301      	movs	r3, #1
 800583e:	e000      	b.n	8005842 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8005840:	2300      	movs	r3, #0
  }
}
 8005842:	4618      	mov	r0, r3
 8005844:	3718      	adds	r7, #24
 8005846:	46bd      	mov	sp, r7
 8005848:	bd80      	pop	{r7, pc}

0800584a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800584a:	b580      	push	{r7, lr}
 800584c:	b08a      	sub	sp, #40	@ 0x28
 800584e:	af00      	add	r7, sp, #0
 8005850:	60f8      	str	r0, [r7, #12]
 8005852:	60b9      	str	r1, [r7, #8]
 8005854:	607a      	str	r2, [r7, #4]
 8005856:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005858:	2301      	movs	r3, #1
 800585a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800585c:	f7fd f8fe 	bl	8002a5c <HAL_GetTick>
 8005860:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005868:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	685b      	ldr	r3, [r3, #4]
 800586e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005870:	887b      	ldrh	r3, [r7, #2]
 8005872:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005874:	7ffb      	ldrb	r3, [r7, #31]
 8005876:	2b01      	cmp	r3, #1
 8005878:	d00c      	beq.n	8005894 <HAL_SPI_TransmitReceive+0x4a>
 800587a:	69bb      	ldr	r3, [r7, #24]
 800587c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005880:	d106      	bne.n	8005890 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	689b      	ldr	r3, [r3, #8]
 8005886:	2b00      	cmp	r3, #0
 8005888:	d102      	bne.n	8005890 <HAL_SPI_TransmitReceive+0x46>
 800588a:	7ffb      	ldrb	r3, [r7, #31]
 800588c:	2b04      	cmp	r3, #4
 800588e:	d001      	beq.n	8005894 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005890:	2302      	movs	r3, #2
 8005892:	e17f      	b.n	8005b94 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d005      	beq.n	80058a6 <HAL_SPI_TransmitReceive+0x5c>
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2b00      	cmp	r3, #0
 800589e:	d002      	beq.n	80058a6 <HAL_SPI_TransmitReceive+0x5c>
 80058a0:	887b      	ldrh	r3, [r7, #2]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d101      	bne.n	80058aa <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80058a6:	2301      	movs	r3, #1
 80058a8:	e174      	b.n	8005b94 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80058b0:	2b01      	cmp	r3, #1
 80058b2:	d101      	bne.n	80058b8 <HAL_SPI_TransmitReceive+0x6e>
 80058b4:	2302      	movs	r3, #2
 80058b6:	e16d      	b.n	8005b94 <HAL_SPI_TransmitReceive+0x34a>
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	2201      	movs	r2, #1
 80058bc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80058c6:	b2db      	uxtb	r3, r3
 80058c8:	2b04      	cmp	r3, #4
 80058ca:	d003      	beq.n	80058d4 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	2205      	movs	r2, #5
 80058d0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	2200      	movs	r2, #0
 80058d8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	687a      	ldr	r2, [r7, #4]
 80058de:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	887a      	ldrh	r2, [r7, #2]
 80058e4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	887a      	ldrh	r2, [r7, #2]
 80058ea:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	68ba      	ldr	r2, [r7, #8]
 80058f0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	887a      	ldrh	r2, [r7, #2]
 80058f6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	887a      	ldrh	r2, [r7, #2]
 80058fc:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	2200      	movs	r2, #0
 8005902:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2200      	movs	r2, #0
 8005908:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005914:	2b40      	cmp	r3, #64	@ 0x40
 8005916:	d007      	beq.n	8005928 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	681a      	ldr	r2, [r3, #0]
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005926:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	68db      	ldr	r3, [r3, #12]
 800592c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005930:	d17e      	bne.n	8005a30 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	685b      	ldr	r3, [r3, #4]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d002      	beq.n	8005940 <HAL_SPI_TransmitReceive+0xf6>
 800593a:	8afb      	ldrh	r3, [r7, #22]
 800593c:	2b01      	cmp	r3, #1
 800593e:	d16c      	bne.n	8005a1a <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005944:	881a      	ldrh	r2, [r3, #0]
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005950:	1c9a      	adds	r2, r3, #2
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800595a:	b29b      	uxth	r3, r3
 800595c:	3b01      	subs	r3, #1
 800595e:	b29a      	uxth	r2, r3
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005964:	e059      	b.n	8005a1a <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	689b      	ldr	r3, [r3, #8]
 800596c:	f003 0302 	and.w	r3, r3, #2
 8005970:	2b02      	cmp	r3, #2
 8005972:	d11b      	bne.n	80059ac <HAL_SPI_TransmitReceive+0x162>
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005978:	b29b      	uxth	r3, r3
 800597a:	2b00      	cmp	r3, #0
 800597c:	d016      	beq.n	80059ac <HAL_SPI_TransmitReceive+0x162>
 800597e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005980:	2b01      	cmp	r3, #1
 8005982:	d113      	bne.n	80059ac <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005988:	881a      	ldrh	r2, [r3, #0]
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005994:	1c9a      	adds	r2, r3, #2
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800599e:	b29b      	uxth	r3, r3
 80059a0:	3b01      	subs	r3, #1
 80059a2:	b29a      	uxth	r2, r3
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80059a8:	2300      	movs	r3, #0
 80059aa:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	689b      	ldr	r3, [r3, #8]
 80059b2:	f003 0301 	and.w	r3, r3, #1
 80059b6:	2b01      	cmp	r3, #1
 80059b8:	d119      	bne.n	80059ee <HAL_SPI_TransmitReceive+0x1a4>
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059be:	b29b      	uxth	r3, r3
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d014      	beq.n	80059ee <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	68da      	ldr	r2, [r3, #12]
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059ce:	b292      	uxth	r2, r2
 80059d0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059d6:	1c9a      	adds	r2, r3, #2
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059e0:	b29b      	uxth	r3, r3
 80059e2:	3b01      	subs	r3, #1
 80059e4:	b29a      	uxth	r2, r3
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80059ea:	2301      	movs	r3, #1
 80059ec:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80059ee:	f7fd f835 	bl	8002a5c <HAL_GetTick>
 80059f2:	4602      	mov	r2, r0
 80059f4:	6a3b      	ldr	r3, [r7, #32]
 80059f6:	1ad3      	subs	r3, r2, r3
 80059f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059fa:	429a      	cmp	r2, r3
 80059fc:	d80d      	bhi.n	8005a1a <HAL_SPI_TransmitReceive+0x1d0>
 80059fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a00:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005a04:	d009      	beq.n	8005a1a <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	2201      	movs	r2, #1
 8005a0a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	2200      	movs	r2, #0
 8005a12:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005a16:	2303      	movs	r3, #3
 8005a18:	e0bc      	b.n	8005b94 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a1e:	b29b      	uxth	r3, r3
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d1a0      	bne.n	8005966 <HAL_SPI_TransmitReceive+0x11c>
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a28:	b29b      	uxth	r3, r3
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d19b      	bne.n	8005966 <HAL_SPI_TransmitReceive+0x11c>
 8005a2e:	e082      	b.n	8005b36 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	685b      	ldr	r3, [r3, #4]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d002      	beq.n	8005a3e <HAL_SPI_TransmitReceive+0x1f4>
 8005a38:	8afb      	ldrh	r3, [r7, #22]
 8005a3a:	2b01      	cmp	r3, #1
 8005a3c:	d171      	bne.n	8005b22 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	330c      	adds	r3, #12
 8005a48:	7812      	ldrb	r2, [r2, #0]
 8005a4a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a50:	1c5a      	adds	r2, r3, #1
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a5a:	b29b      	uxth	r3, r3
 8005a5c:	3b01      	subs	r3, #1
 8005a5e:	b29a      	uxth	r2, r3
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005a64:	e05d      	b.n	8005b22 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	689b      	ldr	r3, [r3, #8]
 8005a6c:	f003 0302 	and.w	r3, r3, #2
 8005a70:	2b02      	cmp	r3, #2
 8005a72:	d11c      	bne.n	8005aae <HAL_SPI_TransmitReceive+0x264>
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a78:	b29b      	uxth	r3, r3
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d017      	beq.n	8005aae <HAL_SPI_TransmitReceive+0x264>
 8005a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a80:	2b01      	cmp	r3, #1
 8005a82:	d114      	bne.n	8005aae <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	330c      	adds	r3, #12
 8005a8e:	7812      	ldrb	r2, [r2, #0]
 8005a90:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a96:	1c5a      	adds	r2, r3, #1
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005aa0:	b29b      	uxth	r3, r3
 8005aa2:	3b01      	subs	r3, #1
 8005aa4:	b29a      	uxth	r2, r3
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005aaa:	2300      	movs	r3, #0
 8005aac:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	689b      	ldr	r3, [r3, #8]
 8005ab4:	f003 0301 	and.w	r3, r3, #1
 8005ab8:	2b01      	cmp	r3, #1
 8005aba:	d119      	bne.n	8005af0 <HAL_SPI_TransmitReceive+0x2a6>
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ac0:	b29b      	uxth	r3, r3
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d014      	beq.n	8005af0 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	68da      	ldr	r2, [r3, #12]
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ad0:	b2d2      	uxtb	r2, r2
 8005ad2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ad8:	1c5a      	adds	r2, r3, #1
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ae2:	b29b      	uxth	r3, r3
 8005ae4:	3b01      	subs	r3, #1
 8005ae6:	b29a      	uxth	r2, r3
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005aec:	2301      	movs	r3, #1
 8005aee:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005af0:	f7fc ffb4 	bl	8002a5c <HAL_GetTick>
 8005af4:	4602      	mov	r2, r0
 8005af6:	6a3b      	ldr	r3, [r7, #32]
 8005af8:	1ad3      	subs	r3, r2, r3
 8005afa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005afc:	429a      	cmp	r2, r3
 8005afe:	d803      	bhi.n	8005b08 <HAL_SPI_TransmitReceive+0x2be>
 8005b00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b02:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005b06:	d102      	bne.n	8005b0e <HAL_SPI_TransmitReceive+0x2c4>
 8005b08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d109      	bne.n	8005b22 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	2201      	movs	r2, #1
 8005b12:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	2200      	movs	r2, #0
 8005b1a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005b1e:	2303      	movs	r3, #3
 8005b20:	e038      	b.n	8005b94 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b26:	b29b      	uxth	r3, r3
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d19c      	bne.n	8005a66 <HAL_SPI_TransmitReceive+0x21c>
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b30:	b29b      	uxth	r3, r3
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d197      	bne.n	8005a66 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005b36:	6a3a      	ldr	r2, [r7, #32]
 8005b38:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005b3a:	68f8      	ldr	r0, [r7, #12]
 8005b3c:	f000 f92a 	bl	8005d94 <SPI_EndRxTxTransaction>
 8005b40:	4603      	mov	r3, r0
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d008      	beq.n	8005b58 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	2220      	movs	r2, #32
 8005b4a:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	2200      	movs	r2, #0
 8005b50:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005b54:	2301      	movs	r3, #1
 8005b56:	e01d      	b.n	8005b94 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	689b      	ldr	r3, [r3, #8]
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d10a      	bne.n	8005b76 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005b60:	2300      	movs	r3, #0
 8005b62:	613b      	str	r3, [r7, #16]
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	68db      	ldr	r3, [r3, #12]
 8005b6a:	613b      	str	r3, [r7, #16]
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	689b      	ldr	r3, [r3, #8]
 8005b72:	613b      	str	r3, [r7, #16]
 8005b74:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	2201      	movs	r2, #1
 8005b7a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	2200      	movs	r2, #0
 8005b82:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d001      	beq.n	8005b92 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8005b8e:	2301      	movs	r3, #1
 8005b90:	e000      	b.n	8005b94 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8005b92:	2300      	movs	r3, #0
  }
}
 8005b94:	4618      	mov	r0, r3
 8005b96:	3728      	adds	r7, #40	@ 0x28
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	bd80      	pop	{r7, pc}

08005b9c <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8005b9c:	b480      	push	{r7}
 8005b9e:	b083      	sub	sp, #12
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005baa:	b2db      	uxtb	r3, r3
}
 8005bac:	4618      	mov	r0, r3
 8005bae:	370c      	adds	r7, #12
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb6:	4770      	bx	lr

08005bb8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b088      	sub	sp, #32
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	60f8      	str	r0, [r7, #12]
 8005bc0:	60b9      	str	r1, [r7, #8]
 8005bc2:	603b      	str	r3, [r7, #0]
 8005bc4:	4613      	mov	r3, r2
 8005bc6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005bc8:	f7fc ff48 	bl	8002a5c <HAL_GetTick>
 8005bcc:	4602      	mov	r2, r0
 8005bce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bd0:	1a9b      	subs	r3, r3, r2
 8005bd2:	683a      	ldr	r2, [r7, #0]
 8005bd4:	4413      	add	r3, r2
 8005bd6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005bd8:	f7fc ff40 	bl	8002a5c <HAL_GetTick>
 8005bdc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005bde:	4b39      	ldr	r3, [pc, #228]	@ (8005cc4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	015b      	lsls	r3, r3, #5
 8005be4:	0d1b      	lsrs	r3, r3, #20
 8005be6:	69fa      	ldr	r2, [r7, #28]
 8005be8:	fb02 f303 	mul.w	r3, r2, r3
 8005bec:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005bee:	e055      	b.n	8005c9c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005bf6:	d051      	beq.n	8005c9c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005bf8:	f7fc ff30 	bl	8002a5c <HAL_GetTick>
 8005bfc:	4602      	mov	r2, r0
 8005bfe:	69bb      	ldr	r3, [r7, #24]
 8005c00:	1ad3      	subs	r3, r2, r3
 8005c02:	69fa      	ldr	r2, [r7, #28]
 8005c04:	429a      	cmp	r2, r3
 8005c06:	d902      	bls.n	8005c0e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005c08:	69fb      	ldr	r3, [r7, #28]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d13d      	bne.n	8005c8a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	685a      	ldr	r2, [r3, #4]
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005c1c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	685b      	ldr	r3, [r3, #4]
 8005c22:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005c26:	d111      	bne.n	8005c4c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	689b      	ldr	r3, [r3, #8]
 8005c2c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c30:	d004      	beq.n	8005c3c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	689b      	ldr	r3, [r3, #8]
 8005c36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c3a:	d107      	bne.n	8005c4c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	681a      	ldr	r2, [r3, #0]
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005c4a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c50:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c54:	d10f      	bne.n	8005c76 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	681a      	ldr	r2, [r3, #0]
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005c64:	601a      	str	r2, [r3, #0]
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	681a      	ldr	r2, [r3, #0]
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005c74:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	2201      	movs	r2, #1
 8005c7a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	2200      	movs	r2, #0
 8005c82:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005c86:	2303      	movs	r3, #3
 8005c88:	e018      	b.n	8005cbc <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005c8a:	697b      	ldr	r3, [r7, #20]
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d102      	bne.n	8005c96 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8005c90:	2300      	movs	r3, #0
 8005c92:	61fb      	str	r3, [r7, #28]
 8005c94:	e002      	b.n	8005c9c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8005c96:	697b      	ldr	r3, [r7, #20]
 8005c98:	3b01      	subs	r3, #1
 8005c9a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	689a      	ldr	r2, [r3, #8]
 8005ca2:	68bb      	ldr	r3, [r7, #8]
 8005ca4:	4013      	ands	r3, r2
 8005ca6:	68ba      	ldr	r2, [r7, #8]
 8005ca8:	429a      	cmp	r2, r3
 8005caa:	bf0c      	ite	eq
 8005cac:	2301      	moveq	r3, #1
 8005cae:	2300      	movne	r3, #0
 8005cb0:	b2db      	uxtb	r3, r3
 8005cb2:	461a      	mov	r2, r3
 8005cb4:	79fb      	ldrb	r3, [r7, #7]
 8005cb6:	429a      	cmp	r2, r3
 8005cb8:	d19a      	bne.n	8005bf0 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8005cba:	2300      	movs	r3, #0
}
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	3720      	adds	r7, #32
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	bd80      	pop	{r7, pc}
 8005cc4:	20000260 	.word	0x20000260

08005cc8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b086      	sub	sp, #24
 8005ccc:	af02      	add	r7, sp, #8
 8005cce:	60f8      	str	r0, [r7, #12]
 8005cd0:	60b9      	str	r1, [r7, #8]
 8005cd2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	685b      	ldr	r3, [r3, #4]
 8005cd8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005cdc:	d111      	bne.n	8005d02 <SPI_EndRxTransaction+0x3a>
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	689b      	ldr	r3, [r3, #8]
 8005ce2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ce6:	d004      	beq.n	8005cf2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	689b      	ldr	r3, [r3, #8]
 8005cec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005cf0:	d107      	bne.n	8005d02 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	681a      	ldr	r2, [r3, #0]
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005d00:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	685b      	ldr	r3, [r3, #4]
 8005d06:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005d0a:	d12a      	bne.n	8005d62 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	689b      	ldr	r3, [r3, #8]
 8005d10:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d14:	d012      	beq.n	8005d3c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	9300      	str	r3, [sp, #0]
 8005d1a:	68bb      	ldr	r3, [r7, #8]
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	2180      	movs	r1, #128	@ 0x80
 8005d20:	68f8      	ldr	r0, [r7, #12]
 8005d22:	f7ff ff49 	bl	8005bb8 <SPI_WaitFlagStateUntilTimeout>
 8005d26:	4603      	mov	r3, r0
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d02d      	beq.n	8005d88 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d30:	f043 0220 	orr.w	r2, r3, #32
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005d38:	2303      	movs	r3, #3
 8005d3a:	e026      	b.n	8005d8a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	9300      	str	r3, [sp, #0]
 8005d40:	68bb      	ldr	r3, [r7, #8]
 8005d42:	2200      	movs	r2, #0
 8005d44:	2101      	movs	r1, #1
 8005d46:	68f8      	ldr	r0, [r7, #12]
 8005d48:	f7ff ff36 	bl	8005bb8 <SPI_WaitFlagStateUntilTimeout>
 8005d4c:	4603      	mov	r3, r0
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d01a      	beq.n	8005d88 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d56:	f043 0220 	orr.w	r2, r3, #32
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005d5e:	2303      	movs	r3, #3
 8005d60:	e013      	b.n	8005d8a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	9300      	str	r3, [sp, #0]
 8005d66:	68bb      	ldr	r3, [r7, #8]
 8005d68:	2200      	movs	r2, #0
 8005d6a:	2101      	movs	r1, #1
 8005d6c:	68f8      	ldr	r0, [r7, #12]
 8005d6e:	f7ff ff23 	bl	8005bb8 <SPI_WaitFlagStateUntilTimeout>
 8005d72:	4603      	mov	r3, r0
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d007      	beq.n	8005d88 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d7c:	f043 0220 	orr.w	r2, r3, #32
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005d84:	2303      	movs	r3, #3
 8005d86:	e000      	b.n	8005d8a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005d88:	2300      	movs	r3, #0
}
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	3710      	adds	r7, #16
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	bd80      	pop	{r7, pc}
	...

08005d94 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	b088      	sub	sp, #32
 8005d98:	af02      	add	r7, sp, #8
 8005d9a:	60f8      	str	r0, [r7, #12]
 8005d9c:	60b9      	str	r1, [r7, #8]
 8005d9e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	9300      	str	r3, [sp, #0]
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	2201      	movs	r2, #1
 8005da8:	2102      	movs	r1, #2
 8005daa:	68f8      	ldr	r0, [r7, #12]
 8005dac:	f7ff ff04 	bl	8005bb8 <SPI_WaitFlagStateUntilTimeout>
 8005db0:	4603      	mov	r3, r0
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d007      	beq.n	8005dc6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dba:	f043 0220 	orr.w	r2, r3, #32
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005dc2:	2303      	movs	r3, #3
 8005dc4:	e032      	b.n	8005e2c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005dc6:	4b1b      	ldr	r3, [pc, #108]	@ (8005e34 <SPI_EndRxTxTransaction+0xa0>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	4a1b      	ldr	r2, [pc, #108]	@ (8005e38 <SPI_EndRxTxTransaction+0xa4>)
 8005dcc:	fba2 2303 	umull	r2, r3, r2, r3
 8005dd0:	0d5b      	lsrs	r3, r3, #21
 8005dd2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005dd6:	fb02 f303 	mul.w	r3, r2, r3
 8005dda:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	685b      	ldr	r3, [r3, #4]
 8005de0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005de4:	d112      	bne.n	8005e0c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	9300      	str	r3, [sp, #0]
 8005dea:	68bb      	ldr	r3, [r7, #8]
 8005dec:	2200      	movs	r2, #0
 8005dee:	2180      	movs	r1, #128	@ 0x80
 8005df0:	68f8      	ldr	r0, [r7, #12]
 8005df2:	f7ff fee1 	bl	8005bb8 <SPI_WaitFlagStateUntilTimeout>
 8005df6:	4603      	mov	r3, r0
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d016      	beq.n	8005e2a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e00:	f043 0220 	orr.w	r2, r3, #32
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005e08:	2303      	movs	r3, #3
 8005e0a:	e00f      	b.n	8005e2c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005e0c:	697b      	ldr	r3, [r7, #20]
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d00a      	beq.n	8005e28 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005e12:	697b      	ldr	r3, [r7, #20]
 8005e14:	3b01      	subs	r3, #1
 8005e16:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	689b      	ldr	r3, [r3, #8]
 8005e1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e22:	2b80      	cmp	r3, #128	@ 0x80
 8005e24:	d0f2      	beq.n	8005e0c <SPI_EndRxTxTransaction+0x78>
 8005e26:	e000      	b.n	8005e2a <SPI_EndRxTxTransaction+0x96>
        break;
 8005e28:	bf00      	nop
  }

  return HAL_OK;
 8005e2a:	2300      	movs	r3, #0
}
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	3718      	adds	r7, #24
 8005e30:	46bd      	mov	sp, r7
 8005e32:	bd80      	pop	{r7, pc}
 8005e34:	20000260 	.word	0x20000260
 8005e38:	165e9f81 	.word	0x165e9f81

08005e3c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	b082      	sub	sp, #8
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d101      	bne.n	8005e4e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005e4a:	2301      	movs	r3, #1
 8005e4c:	e042      	b.n	8005ed4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e54:	b2db      	uxtb	r3, r3
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d106      	bne.n	8005e68 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005e62:	6878      	ldr	r0, [r7, #4]
 8005e64:	f7fb fa60 	bl	8001328 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2224      	movs	r2, #36	@ 0x24
 8005e6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	68da      	ldr	r2, [r3, #12]
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005e7e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005e80:	6878      	ldr	r0, [r7, #4]
 8005e82:	f000 f82b 	bl	8005edc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	691a      	ldr	r2, [r3, #16]
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005e94:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	695a      	ldr	r2, [r3, #20]
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005ea4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	68da      	ldr	r2, [r3, #12]
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005eb4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2200      	movs	r2, #0
 8005eba:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2220      	movs	r2, #32
 8005ec0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2220      	movs	r2, #32
 8005ec8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2200      	movs	r2, #0
 8005ed0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005ed2:	2300      	movs	r3, #0
}
 8005ed4:	4618      	mov	r0, r3
 8005ed6:	3708      	adds	r7, #8
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	bd80      	pop	{r7, pc}

08005edc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005edc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ee0:	b0c0      	sub	sp, #256	@ 0x100
 8005ee2:	af00      	add	r7, sp, #0
 8005ee4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ee8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	691b      	ldr	r3, [r3, #16]
 8005ef0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005ef4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ef8:	68d9      	ldr	r1, [r3, #12]
 8005efa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005efe:	681a      	ldr	r2, [r3, #0]
 8005f00:	ea40 0301 	orr.w	r3, r0, r1
 8005f04:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005f06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f0a:	689a      	ldr	r2, [r3, #8]
 8005f0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f10:	691b      	ldr	r3, [r3, #16]
 8005f12:	431a      	orrs	r2, r3
 8005f14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f18:	695b      	ldr	r3, [r3, #20]
 8005f1a:	431a      	orrs	r2, r3
 8005f1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f20:	69db      	ldr	r3, [r3, #28]
 8005f22:	4313      	orrs	r3, r2
 8005f24:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005f28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	68db      	ldr	r3, [r3, #12]
 8005f30:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005f34:	f021 010c 	bic.w	r1, r1, #12
 8005f38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f3c:	681a      	ldr	r2, [r3, #0]
 8005f3e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005f42:	430b      	orrs	r3, r1
 8005f44:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005f46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	695b      	ldr	r3, [r3, #20]
 8005f4e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005f52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f56:	6999      	ldr	r1, [r3, #24]
 8005f58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f5c:	681a      	ldr	r2, [r3, #0]
 8005f5e:	ea40 0301 	orr.w	r3, r0, r1
 8005f62:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005f64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f68:	681a      	ldr	r2, [r3, #0]
 8005f6a:	4b8f      	ldr	r3, [pc, #572]	@ (80061a8 <UART_SetConfig+0x2cc>)
 8005f6c:	429a      	cmp	r2, r3
 8005f6e:	d005      	beq.n	8005f7c <UART_SetConfig+0xa0>
 8005f70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f74:	681a      	ldr	r2, [r3, #0]
 8005f76:	4b8d      	ldr	r3, [pc, #564]	@ (80061ac <UART_SetConfig+0x2d0>)
 8005f78:	429a      	cmp	r2, r3
 8005f7a:	d104      	bne.n	8005f86 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005f7c:	f7fe fef2 	bl	8004d64 <HAL_RCC_GetPCLK2Freq>
 8005f80:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005f84:	e003      	b.n	8005f8e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005f86:	f7fe fed9 	bl	8004d3c <HAL_RCC_GetPCLK1Freq>
 8005f8a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005f8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f92:	69db      	ldr	r3, [r3, #28]
 8005f94:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f98:	f040 810c 	bne.w	80061b4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005f9c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005fa6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005faa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005fae:	4622      	mov	r2, r4
 8005fb0:	462b      	mov	r3, r5
 8005fb2:	1891      	adds	r1, r2, r2
 8005fb4:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005fb6:	415b      	adcs	r3, r3
 8005fb8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005fba:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005fbe:	4621      	mov	r1, r4
 8005fc0:	eb12 0801 	adds.w	r8, r2, r1
 8005fc4:	4629      	mov	r1, r5
 8005fc6:	eb43 0901 	adc.w	r9, r3, r1
 8005fca:	f04f 0200 	mov.w	r2, #0
 8005fce:	f04f 0300 	mov.w	r3, #0
 8005fd2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005fd6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005fda:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005fde:	4690      	mov	r8, r2
 8005fe0:	4699      	mov	r9, r3
 8005fe2:	4623      	mov	r3, r4
 8005fe4:	eb18 0303 	adds.w	r3, r8, r3
 8005fe8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005fec:	462b      	mov	r3, r5
 8005fee:	eb49 0303 	adc.w	r3, r9, r3
 8005ff2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005ff6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ffa:	685b      	ldr	r3, [r3, #4]
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006002:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006006:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800600a:	460b      	mov	r3, r1
 800600c:	18db      	adds	r3, r3, r3
 800600e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006010:	4613      	mov	r3, r2
 8006012:	eb42 0303 	adc.w	r3, r2, r3
 8006016:	657b      	str	r3, [r7, #84]	@ 0x54
 8006018:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800601c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006020:	f7fa f8e4 	bl	80001ec <__aeabi_uldivmod>
 8006024:	4602      	mov	r2, r0
 8006026:	460b      	mov	r3, r1
 8006028:	4b61      	ldr	r3, [pc, #388]	@ (80061b0 <UART_SetConfig+0x2d4>)
 800602a:	fba3 2302 	umull	r2, r3, r3, r2
 800602e:	095b      	lsrs	r3, r3, #5
 8006030:	011c      	lsls	r4, r3, #4
 8006032:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006036:	2200      	movs	r2, #0
 8006038:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800603c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006040:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006044:	4642      	mov	r2, r8
 8006046:	464b      	mov	r3, r9
 8006048:	1891      	adds	r1, r2, r2
 800604a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800604c:	415b      	adcs	r3, r3
 800604e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006050:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006054:	4641      	mov	r1, r8
 8006056:	eb12 0a01 	adds.w	sl, r2, r1
 800605a:	4649      	mov	r1, r9
 800605c:	eb43 0b01 	adc.w	fp, r3, r1
 8006060:	f04f 0200 	mov.w	r2, #0
 8006064:	f04f 0300 	mov.w	r3, #0
 8006068:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800606c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006070:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006074:	4692      	mov	sl, r2
 8006076:	469b      	mov	fp, r3
 8006078:	4643      	mov	r3, r8
 800607a:	eb1a 0303 	adds.w	r3, sl, r3
 800607e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006082:	464b      	mov	r3, r9
 8006084:	eb4b 0303 	adc.w	r3, fp, r3
 8006088:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800608c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006090:	685b      	ldr	r3, [r3, #4]
 8006092:	2200      	movs	r2, #0
 8006094:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006098:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800609c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80060a0:	460b      	mov	r3, r1
 80060a2:	18db      	adds	r3, r3, r3
 80060a4:	643b      	str	r3, [r7, #64]	@ 0x40
 80060a6:	4613      	mov	r3, r2
 80060a8:	eb42 0303 	adc.w	r3, r2, r3
 80060ac:	647b      	str	r3, [r7, #68]	@ 0x44
 80060ae:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80060b2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80060b6:	f7fa f899 	bl	80001ec <__aeabi_uldivmod>
 80060ba:	4602      	mov	r2, r0
 80060bc:	460b      	mov	r3, r1
 80060be:	4611      	mov	r1, r2
 80060c0:	4b3b      	ldr	r3, [pc, #236]	@ (80061b0 <UART_SetConfig+0x2d4>)
 80060c2:	fba3 2301 	umull	r2, r3, r3, r1
 80060c6:	095b      	lsrs	r3, r3, #5
 80060c8:	2264      	movs	r2, #100	@ 0x64
 80060ca:	fb02 f303 	mul.w	r3, r2, r3
 80060ce:	1acb      	subs	r3, r1, r3
 80060d0:	00db      	lsls	r3, r3, #3
 80060d2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80060d6:	4b36      	ldr	r3, [pc, #216]	@ (80061b0 <UART_SetConfig+0x2d4>)
 80060d8:	fba3 2302 	umull	r2, r3, r3, r2
 80060dc:	095b      	lsrs	r3, r3, #5
 80060de:	005b      	lsls	r3, r3, #1
 80060e0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80060e4:	441c      	add	r4, r3
 80060e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80060ea:	2200      	movs	r2, #0
 80060ec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80060f0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80060f4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80060f8:	4642      	mov	r2, r8
 80060fa:	464b      	mov	r3, r9
 80060fc:	1891      	adds	r1, r2, r2
 80060fe:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006100:	415b      	adcs	r3, r3
 8006102:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006104:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006108:	4641      	mov	r1, r8
 800610a:	1851      	adds	r1, r2, r1
 800610c:	6339      	str	r1, [r7, #48]	@ 0x30
 800610e:	4649      	mov	r1, r9
 8006110:	414b      	adcs	r3, r1
 8006112:	637b      	str	r3, [r7, #52]	@ 0x34
 8006114:	f04f 0200 	mov.w	r2, #0
 8006118:	f04f 0300 	mov.w	r3, #0
 800611c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006120:	4659      	mov	r1, fp
 8006122:	00cb      	lsls	r3, r1, #3
 8006124:	4651      	mov	r1, sl
 8006126:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800612a:	4651      	mov	r1, sl
 800612c:	00ca      	lsls	r2, r1, #3
 800612e:	4610      	mov	r0, r2
 8006130:	4619      	mov	r1, r3
 8006132:	4603      	mov	r3, r0
 8006134:	4642      	mov	r2, r8
 8006136:	189b      	adds	r3, r3, r2
 8006138:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800613c:	464b      	mov	r3, r9
 800613e:	460a      	mov	r2, r1
 8006140:	eb42 0303 	adc.w	r3, r2, r3
 8006144:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006148:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800614c:	685b      	ldr	r3, [r3, #4]
 800614e:	2200      	movs	r2, #0
 8006150:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006154:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006158:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800615c:	460b      	mov	r3, r1
 800615e:	18db      	adds	r3, r3, r3
 8006160:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006162:	4613      	mov	r3, r2
 8006164:	eb42 0303 	adc.w	r3, r2, r3
 8006168:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800616a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800616e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006172:	f7fa f83b 	bl	80001ec <__aeabi_uldivmod>
 8006176:	4602      	mov	r2, r0
 8006178:	460b      	mov	r3, r1
 800617a:	4b0d      	ldr	r3, [pc, #52]	@ (80061b0 <UART_SetConfig+0x2d4>)
 800617c:	fba3 1302 	umull	r1, r3, r3, r2
 8006180:	095b      	lsrs	r3, r3, #5
 8006182:	2164      	movs	r1, #100	@ 0x64
 8006184:	fb01 f303 	mul.w	r3, r1, r3
 8006188:	1ad3      	subs	r3, r2, r3
 800618a:	00db      	lsls	r3, r3, #3
 800618c:	3332      	adds	r3, #50	@ 0x32
 800618e:	4a08      	ldr	r2, [pc, #32]	@ (80061b0 <UART_SetConfig+0x2d4>)
 8006190:	fba2 2303 	umull	r2, r3, r2, r3
 8006194:	095b      	lsrs	r3, r3, #5
 8006196:	f003 0207 	and.w	r2, r3, #7
 800619a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	4422      	add	r2, r4
 80061a2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80061a4:	e106      	b.n	80063b4 <UART_SetConfig+0x4d8>
 80061a6:	bf00      	nop
 80061a8:	40011000 	.word	0x40011000
 80061ac:	40011400 	.word	0x40011400
 80061b0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80061b4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80061b8:	2200      	movs	r2, #0
 80061ba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80061be:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80061c2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80061c6:	4642      	mov	r2, r8
 80061c8:	464b      	mov	r3, r9
 80061ca:	1891      	adds	r1, r2, r2
 80061cc:	6239      	str	r1, [r7, #32]
 80061ce:	415b      	adcs	r3, r3
 80061d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80061d2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80061d6:	4641      	mov	r1, r8
 80061d8:	1854      	adds	r4, r2, r1
 80061da:	4649      	mov	r1, r9
 80061dc:	eb43 0501 	adc.w	r5, r3, r1
 80061e0:	f04f 0200 	mov.w	r2, #0
 80061e4:	f04f 0300 	mov.w	r3, #0
 80061e8:	00eb      	lsls	r3, r5, #3
 80061ea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80061ee:	00e2      	lsls	r2, r4, #3
 80061f0:	4614      	mov	r4, r2
 80061f2:	461d      	mov	r5, r3
 80061f4:	4643      	mov	r3, r8
 80061f6:	18e3      	adds	r3, r4, r3
 80061f8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80061fc:	464b      	mov	r3, r9
 80061fe:	eb45 0303 	adc.w	r3, r5, r3
 8006202:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006206:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800620a:	685b      	ldr	r3, [r3, #4]
 800620c:	2200      	movs	r2, #0
 800620e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006212:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006216:	f04f 0200 	mov.w	r2, #0
 800621a:	f04f 0300 	mov.w	r3, #0
 800621e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006222:	4629      	mov	r1, r5
 8006224:	008b      	lsls	r3, r1, #2
 8006226:	4621      	mov	r1, r4
 8006228:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800622c:	4621      	mov	r1, r4
 800622e:	008a      	lsls	r2, r1, #2
 8006230:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006234:	f7f9 ffda 	bl	80001ec <__aeabi_uldivmod>
 8006238:	4602      	mov	r2, r0
 800623a:	460b      	mov	r3, r1
 800623c:	4b60      	ldr	r3, [pc, #384]	@ (80063c0 <UART_SetConfig+0x4e4>)
 800623e:	fba3 2302 	umull	r2, r3, r3, r2
 8006242:	095b      	lsrs	r3, r3, #5
 8006244:	011c      	lsls	r4, r3, #4
 8006246:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800624a:	2200      	movs	r2, #0
 800624c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006250:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006254:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006258:	4642      	mov	r2, r8
 800625a:	464b      	mov	r3, r9
 800625c:	1891      	adds	r1, r2, r2
 800625e:	61b9      	str	r1, [r7, #24]
 8006260:	415b      	adcs	r3, r3
 8006262:	61fb      	str	r3, [r7, #28]
 8006264:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006268:	4641      	mov	r1, r8
 800626a:	1851      	adds	r1, r2, r1
 800626c:	6139      	str	r1, [r7, #16]
 800626e:	4649      	mov	r1, r9
 8006270:	414b      	adcs	r3, r1
 8006272:	617b      	str	r3, [r7, #20]
 8006274:	f04f 0200 	mov.w	r2, #0
 8006278:	f04f 0300 	mov.w	r3, #0
 800627c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006280:	4659      	mov	r1, fp
 8006282:	00cb      	lsls	r3, r1, #3
 8006284:	4651      	mov	r1, sl
 8006286:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800628a:	4651      	mov	r1, sl
 800628c:	00ca      	lsls	r2, r1, #3
 800628e:	4610      	mov	r0, r2
 8006290:	4619      	mov	r1, r3
 8006292:	4603      	mov	r3, r0
 8006294:	4642      	mov	r2, r8
 8006296:	189b      	adds	r3, r3, r2
 8006298:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800629c:	464b      	mov	r3, r9
 800629e:	460a      	mov	r2, r1
 80062a0:	eb42 0303 	adc.w	r3, r2, r3
 80062a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80062a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062ac:	685b      	ldr	r3, [r3, #4]
 80062ae:	2200      	movs	r2, #0
 80062b0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80062b2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80062b4:	f04f 0200 	mov.w	r2, #0
 80062b8:	f04f 0300 	mov.w	r3, #0
 80062bc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80062c0:	4649      	mov	r1, r9
 80062c2:	008b      	lsls	r3, r1, #2
 80062c4:	4641      	mov	r1, r8
 80062c6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80062ca:	4641      	mov	r1, r8
 80062cc:	008a      	lsls	r2, r1, #2
 80062ce:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80062d2:	f7f9 ff8b 	bl	80001ec <__aeabi_uldivmod>
 80062d6:	4602      	mov	r2, r0
 80062d8:	460b      	mov	r3, r1
 80062da:	4611      	mov	r1, r2
 80062dc:	4b38      	ldr	r3, [pc, #224]	@ (80063c0 <UART_SetConfig+0x4e4>)
 80062de:	fba3 2301 	umull	r2, r3, r3, r1
 80062e2:	095b      	lsrs	r3, r3, #5
 80062e4:	2264      	movs	r2, #100	@ 0x64
 80062e6:	fb02 f303 	mul.w	r3, r2, r3
 80062ea:	1acb      	subs	r3, r1, r3
 80062ec:	011b      	lsls	r3, r3, #4
 80062ee:	3332      	adds	r3, #50	@ 0x32
 80062f0:	4a33      	ldr	r2, [pc, #204]	@ (80063c0 <UART_SetConfig+0x4e4>)
 80062f2:	fba2 2303 	umull	r2, r3, r2, r3
 80062f6:	095b      	lsrs	r3, r3, #5
 80062f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80062fc:	441c      	add	r4, r3
 80062fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006302:	2200      	movs	r2, #0
 8006304:	673b      	str	r3, [r7, #112]	@ 0x70
 8006306:	677a      	str	r2, [r7, #116]	@ 0x74
 8006308:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800630c:	4642      	mov	r2, r8
 800630e:	464b      	mov	r3, r9
 8006310:	1891      	adds	r1, r2, r2
 8006312:	60b9      	str	r1, [r7, #8]
 8006314:	415b      	adcs	r3, r3
 8006316:	60fb      	str	r3, [r7, #12]
 8006318:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800631c:	4641      	mov	r1, r8
 800631e:	1851      	adds	r1, r2, r1
 8006320:	6039      	str	r1, [r7, #0]
 8006322:	4649      	mov	r1, r9
 8006324:	414b      	adcs	r3, r1
 8006326:	607b      	str	r3, [r7, #4]
 8006328:	f04f 0200 	mov.w	r2, #0
 800632c:	f04f 0300 	mov.w	r3, #0
 8006330:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006334:	4659      	mov	r1, fp
 8006336:	00cb      	lsls	r3, r1, #3
 8006338:	4651      	mov	r1, sl
 800633a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800633e:	4651      	mov	r1, sl
 8006340:	00ca      	lsls	r2, r1, #3
 8006342:	4610      	mov	r0, r2
 8006344:	4619      	mov	r1, r3
 8006346:	4603      	mov	r3, r0
 8006348:	4642      	mov	r2, r8
 800634a:	189b      	adds	r3, r3, r2
 800634c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800634e:	464b      	mov	r3, r9
 8006350:	460a      	mov	r2, r1
 8006352:	eb42 0303 	adc.w	r3, r2, r3
 8006356:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006358:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800635c:	685b      	ldr	r3, [r3, #4]
 800635e:	2200      	movs	r2, #0
 8006360:	663b      	str	r3, [r7, #96]	@ 0x60
 8006362:	667a      	str	r2, [r7, #100]	@ 0x64
 8006364:	f04f 0200 	mov.w	r2, #0
 8006368:	f04f 0300 	mov.w	r3, #0
 800636c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006370:	4649      	mov	r1, r9
 8006372:	008b      	lsls	r3, r1, #2
 8006374:	4641      	mov	r1, r8
 8006376:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800637a:	4641      	mov	r1, r8
 800637c:	008a      	lsls	r2, r1, #2
 800637e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006382:	f7f9 ff33 	bl	80001ec <__aeabi_uldivmod>
 8006386:	4602      	mov	r2, r0
 8006388:	460b      	mov	r3, r1
 800638a:	4b0d      	ldr	r3, [pc, #52]	@ (80063c0 <UART_SetConfig+0x4e4>)
 800638c:	fba3 1302 	umull	r1, r3, r3, r2
 8006390:	095b      	lsrs	r3, r3, #5
 8006392:	2164      	movs	r1, #100	@ 0x64
 8006394:	fb01 f303 	mul.w	r3, r1, r3
 8006398:	1ad3      	subs	r3, r2, r3
 800639a:	011b      	lsls	r3, r3, #4
 800639c:	3332      	adds	r3, #50	@ 0x32
 800639e:	4a08      	ldr	r2, [pc, #32]	@ (80063c0 <UART_SetConfig+0x4e4>)
 80063a0:	fba2 2303 	umull	r2, r3, r2, r3
 80063a4:	095b      	lsrs	r3, r3, #5
 80063a6:	f003 020f 	and.w	r2, r3, #15
 80063aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	4422      	add	r2, r4
 80063b2:	609a      	str	r2, [r3, #8]
}
 80063b4:	bf00      	nop
 80063b6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80063ba:	46bd      	mov	sp, r7
 80063bc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80063c0:	51eb851f 	.word	0x51eb851f

080063c4 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 80063c4:	b480      	push	{r7}
 80063c6:	b083      	sub	sp, #12
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	6078      	str	r0, [r7, #4]
 80063cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d123      	bne.n	800641e <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80063de:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80063e2:	683a      	ldr	r2, [r7, #0]
 80063e4:	6851      	ldr	r1, [r2, #4]
 80063e6:	683a      	ldr	r2, [r7, #0]
 80063e8:	6892      	ldr	r2, [r2, #8]
 80063ea:	4311      	orrs	r1, r2
 80063ec:	683a      	ldr	r2, [r7, #0]
 80063ee:	68d2      	ldr	r2, [r2, #12]
 80063f0:	4311      	orrs	r1, r2
 80063f2:	683a      	ldr	r2, [r7, #0]
 80063f4:	6912      	ldr	r2, [r2, #16]
 80063f6:	4311      	orrs	r1, r2
 80063f8:	683a      	ldr	r2, [r7, #0]
 80063fa:	6952      	ldr	r2, [r2, #20]
 80063fc:	4311      	orrs	r1, r2
 80063fe:	683a      	ldr	r2, [r7, #0]
 8006400:	6992      	ldr	r2, [r2, #24]
 8006402:	4311      	orrs	r1, r2
 8006404:	683a      	ldr	r2, [r7, #0]
 8006406:	69d2      	ldr	r2, [r2, #28]
 8006408:	4311      	orrs	r1, r2
 800640a:	683a      	ldr	r2, [r7, #0]
 800640c:	6a12      	ldr	r2, [r2, #32]
 800640e:	4311      	orrs	r1, r2
 8006410:	683a      	ldr	r2, [r7, #0]
 8006412:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006414:	430a      	orrs	r2, r1
 8006416:	431a      	orrs	r2, r3
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	601a      	str	r2, [r3, #0]
 800641c:	e028      	b.n	8006470 <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	69d9      	ldr	r1, [r3, #28]
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	6a1b      	ldr	r3, [r3, #32]
 800642e:	4319      	orrs	r1, r3
 8006430:	683b      	ldr	r3, [r7, #0]
 8006432:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006434:	430b      	orrs	r3, r1
 8006436:	431a      	orrs	r2, r3
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	685b      	ldr	r3, [r3, #4]
 8006440:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8006444:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8006448:	683a      	ldr	r2, [r7, #0]
 800644a:	6851      	ldr	r1, [r2, #4]
 800644c:	683a      	ldr	r2, [r7, #0]
 800644e:	6892      	ldr	r2, [r2, #8]
 8006450:	4311      	orrs	r1, r2
 8006452:	683a      	ldr	r2, [r7, #0]
 8006454:	68d2      	ldr	r2, [r2, #12]
 8006456:	4311      	orrs	r1, r2
 8006458:	683a      	ldr	r2, [r7, #0]
 800645a:	6912      	ldr	r2, [r2, #16]
 800645c:	4311      	orrs	r1, r2
 800645e:	683a      	ldr	r2, [r7, #0]
 8006460:	6952      	ldr	r2, [r2, #20]
 8006462:	4311      	orrs	r1, r2
 8006464:	683a      	ldr	r2, [r7, #0]
 8006466:	6992      	ldr	r2, [r2, #24]
 8006468:	430a      	orrs	r2, r1
 800646a:	431a      	orrs	r2, r3
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8006470:	2300      	movs	r3, #0
}
 8006472:	4618      	mov	r0, r3
 8006474:	370c      	adds	r7, #12
 8006476:	46bd      	mov	sp, r7
 8006478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647c:	4770      	bx	lr

0800647e <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800647e:	b480      	push	{r7}
 8006480:	b085      	sub	sp, #20
 8006482:	af00      	add	r7, sp, #0
 8006484:	60f8      	str	r0, [r7, #12]
 8006486:	60b9      	str	r1, [r7, #8]
 8006488:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2b00      	cmp	r3, #0
 800648e:	d128      	bne.n	80064e2 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	689b      	ldr	r3, [r3, #8]
 8006494:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8006498:	68bb      	ldr	r3, [r7, #8]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	1e59      	subs	r1, r3, #1
 800649e:	68bb      	ldr	r3, [r7, #8]
 80064a0:	685b      	ldr	r3, [r3, #4]
 80064a2:	3b01      	subs	r3, #1
 80064a4:	011b      	lsls	r3, r3, #4
 80064a6:	4319      	orrs	r1, r3
 80064a8:	68bb      	ldr	r3, [r7, #8]
 80064aa:	689b      	ldr	r3, [r3, #8]
 80064ac:	3b01      	subs	r3, #1
 80064ae:	021b      	lsls	r3, r3, #8
 80064b0:	4319      	orrs	r1, r3
 80064b2:	68bb      	ldr	r3, [r7, #8]
 80064b4:	68db      	ldr	r3, [r3, #12]
 80064b6:	3b01      	subs	r3, #1
 80064b8:	031b      	lsls	r3, r3, #12
 80064ba:	4319      	orrs	r1, r3
 80064bc:	68bb      	ldr	r3, [r7, #8]
 80064be:	691b      	ldr	r3, [r3, #16]
 80064c0:	3b01      	subs	r3, #1
 80064c2:	041b      	lsls	r3, r3, #16
 80064c4:	4319      	orrs	r1, r3
 80064c6:	68bb      	ldr	r3, [r7, #8]
 80064c8:	695b      	ldr	r3, [r3, #20]
 80064ca:	3b01      	subs	r3, #1
 80064cc:	051b      	lsls	r3, r3, #20
 80064ce:	4319      	orrs	r1, r3
 80064d0:	68bb      	ldr	r3, [r7, #8]
 80064d2:	699b      	ldr	r3, [r3, #24]
 80064d4:	3b01      	subs	r3, #1
 80064d6:	061b      	lsls	r3, r3, #24
 80064d8:	430b      	orrs	r3, r1
 80064da:	431a      	orrs	r2, r3
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	609a      	str	r2, [r3, #8]
 80064e0:	e02f      	b.n	8006542 <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	689b      	ldr	r3, [r3, #8]
 80064e6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80064ea:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80064ee:	68ba      	ldr	r2, [r7, #8]
 80064f0:	68d2      	ldr	r2, [r2, #12]
 80064f2:	3a01      	subs	r2, #1
 80064f4:	0311      	lsls	r1, r2, #12
 80064f6:	68ba      	ldr	r2, [r7, #8]
 80064f8:	6952      	ldr	r2, [r2, #20]
 80064fa:	3a01      	subs	r2, #1
 80064fc:	0512      	lsls	r2, r2, #20
 80064fe:	430a      	orrs	r2, r1
 8006500:	431a      	orrs	r2, r3
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	68db      	ldr	r3, [r3, #12]
 800650a:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800650e:	68bb      	ldr	r3, [r7, #8]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	1e59      	subs	r1, r3, #1
 8006514:	68bb      	ldr	r3, [r7, #8]
 8006516:	685b      	ldr	r3, [r3, #4]
 8006518:	3b01      	subs	r3, #1
 800651a:	011b      	lsls	r3, r3, #4
 800651c:	4319      	orrs	r1, r3
 800651e:	68bb      	ldr	r3, [r7, #8]
 8006520:	689b      	ldr	r3, [r3, #8]
 8006522:	3b01      	subs	r3, #1
 8006524:	021b      	lsls	r3, r3, #8
 8006526:	4319      	orrs	r1, r3
 8006528:	68bb      	ldr	r3, [r7, #8]
 800652a:	691b      	ldr	r3, [r3, #16]
 800652c:	3b01      	subs	r3, #1
 800652e:	041b      	lsls	r3, r3, #16
 8006530:	4319      	orrs	r1, r3
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	699b      	ldr	r3, [r3, #24]
 8006536:	3b01      	subs	r3, #1
 8006538:	061b      	lsls	r3, r3, #24
 800653a:	430b      	orrs	r3, r1
 800653c:	431a      	orrs	r2, r3
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 8006542:	2300      	movs	r3, #0
}
 8006544:	4618      	mov	r0, r3
 8006546:	3714      	adds	r7, #20
 8006548:	46bd      	mov	sp, r7
 800654a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654e:	4770      	bx	lr

08006550 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8006550:	b580      	push	{r7, lr}
 8006552:	b086      	sub	sp, #24
 8006554:	af00      	add	r7, sp, #0
 8006556:	60f8      	str	r0, [r7, #12]
 8006558:	60b9      	str	r1, [r7, #8]
 800655a:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 800655c:	2300      	movs	r3, #0
 800655e:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	691b      	ldr	r3, [r3, #16]
 8006564:	0d9b      	lsrs	r3, r3, #22
 8006566:	059b      	lsls	r3, r3, #22
 8006568:	68ba      	ldr	r2, [r7, #8]
 800656a:	6811      	ldr	r1, [r2, #0]
 800656c:	68ba      	ldr	r2, [r7, #8]
 800656e:	6852      	ldr	r2, [r2, #4]
 8006570:	4311      	orrs	r1, r2
 8006572:	68ba      	ldr	r2, [r7, #8]
 8006574:	6892      	ldr	r2, [r2, #8]
 8006576:	3a01      	subs	r2, #1
 8006578:	0152      	lsls	r2, r2, #5
 800657a:	4311      	orrs	r1, r2
 800657c:	68ba      	ldr	r2, [r7, #8]
 800657e:	68d2      	ldr	r2, [r2, #12]
 8006580:	0252      	lsls	r2, r2, #9
 8006582:	430a      	orrs	r2, r1
 8006584:	431a      	orrs	r2, r3
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Get tick */
  tickstart = HAL_GetTick();
 800658a:	f7fc fa67 	bl	8002a5c <HAL_GetTick>
 800658e:	6178      	str	r0, [r7, #20]

  /* wait until command is send */
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8006590:	e010      	b.n	80065b4 <FMC_SDRAM_SendCommand+0x64>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006598:	d00c      	beq.n	80065b4 <FMC_SDRAM_SendCommand+0x64>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	2b00      	cmp	r3, #0
 800659e:	d007      	beq.n	80065b0 <FMC_SDRAM_SendCommand+0x60>
 80065a0:	f7fc fa5c 	bl	8002a5c <HAL_GetTick>
 80065a4:	4602      	mov	r2, r0
 80065a6:	697b      	ldr	r3, [r7, #20]
 80065a8:	1ad3      	subs	r3, r2, r3
 80065aa:	687a      	ldr	r2, [r7, #4]
 80065ac:	429a      	cmp	r2, r3
 80065ae:	d201      	bcs.n	80065b4 <FMC_SDRAM_SendCommand+0x64>
      {
        return HAL_TIMEOUT;
 80065b0:	2303      	movs	r3, #3
 80065b2:	e006      	b.n	80065c2 <FMC_SDRAM_SendCommand+0x72>
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	699b      	ldr	r3, [r3, #24]
 80065b8:	f003 0320 	and.w	r3, r3, #32
 80065bc:	2b20      	cmp	r3, #32
 80065be:	d0e8      	beq.n	8006592 <FMC_SDRAM_SendCommand+0x42>
      }
    }
  }
  return HAL_OK;
 80065c0:	2300      	movs	r3, #0
}
 80065c2:	4618      	mov	r0, r3
 80065c4:	3718      	adds	r7, #24
 80065c6:	46bd      	mov	sp, r7
 80065c8:	bd80      	pop	{r7, pc}

080065ca <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 80065ca:	b480      	push	{r7}
 80065cc:	b083      	sub	sp, #12
 80065ce:	af00      	add	r7, sp, #0
 80065d0:	6078      	str	r0, [r7, #4]
 80065d2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	695b      	ldr	r3, [r3, #20]
 80065d8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80065dc:	f023 033e 	bic.w	r3, r3, #62	@ 0x3e
 80065e0:	683a      	ldr	r2, [r7, #0]
 80065e2:	0052      	lsls	r2, r2, #1
 80065e4:	431a      	orrs	r2, r3
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 80065ea:	2300      	movs	r3, #0
}
 80065ec:	4618      	mov	r0, r3
 80065ee:	370c      	adds	r7, #12
 80065f0:	46bd      	mov	sp, r7
 80065f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f6:	4770      	bx	lr

080065f8 <memset>:
 80065f8:	4402      	add	r2, r0
 80065fa:	4603      	mov	r3, r0
 80065fc:	4293      	cmp	r3, r2
 80065fe:	d100      	bne.n	8006602 <memset+0xa>
 8006600:	4770      	bx	lr
 8006602:	f803 1b01 	strb.w	r1, [r3], #1
 8006606:	e7f9      	b.n	80065fc <memset+0x4>

08006608 <__libc_init_array>:
 8006608:	b570      	push	{r4, r5, r6, lr}
 800660a:	4d0d      	ldr	r5, [pc, #52]	@ (8006640 <__libc_init_array+0x38>)
 800660c:	4c0d      	ldr	r4, [pc, #52]	@ (8006644 <__libc_init_array+0x3c>)
 800660e:	1b64      	subs	r4, r4, r5
 8006610:	10a4      	asrs	r4, r4, #2
 8006612:	2600      	movs	r6, #0
 8006614:	42a6      	cmp	r6, r4
 8006616:	d109      	bne.n	800662c <__libc_init_array+0x24>
 8006618:	4d0b      	ldr	r5, [pc, #44]	@ (8006648 <__libc_init_array+0x40>)
 800661a:	4c0c      	ldr	r4, [pc, #48]	@ (800664c <__libc_init_array+0x44>)
 800661c:	f000 f818 	bl	8006650 <_init>
 8006620:	1b64      	subs	r4, r4, r5
 8006622:	10a4      	asrs	r4, r4, #2
 8006624:	2600      	movs	r6, #0
 8006626:	42a6      	cmp	r6, r4
 8006628:	d105      	bne.n	8006636 <__libc_init_array+0x2e>
 800662a:	bd70      	pop	{r4, r5, r6, pc}
 800662c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006630:	4798      	blx	r3
 8006632:	3601      	adds	r6, #1
 8006634:	e7ee      	b.n	8006614 <__libc_init_array+0xc>
 8006636:	f855 3b04 	ldr.w	r3, [r5], #4
 800663a:	4798      	blx	r3
 800663c:	3601      	adds	r6, #1
 800663e:	e7f2      	b.n	8006626 <__libc_init_array+0x1e>
 8006640:	08008160 	.word	0x08008160
 8006644:	08008160 	.word	0x08008160
 8006648:	08008160 	.word	0x08008160
 800664c:	08008164 	.word	0x08008164

08006650 <_init>:
 8006650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006652:	bf00      	nop
 8006654:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006656:	bc08      	pop	{r3}
 8006658:	469e      	mov	lr, r3
 800665a:	4770      	bx	lr

0800665c <_fini>:
 800665c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800665e:	bf00      	nop
 8006660:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006662:	bc08      	pop	{r3}
 8006664:	469e      	mov	lr, r3
 8006666:	4770      	bx	lr
