
bin/reflex:     file format elf32-littlearm


Disassembly of section .text:

08000000 <g_vectors>:
 8000000:	68 46 01 20 d5 04 00 08 d1 04 00 08 d1 04 00 08     hF. ............
 8000010:	d1 04 00 08 d1 04 00 08 d1 04 00 08 00 00 00 00     ................
	...
 800002c:	d1 04 00 08 d1 04 00 08 00 00 00 00 d1 04 00 08     ................
 800003c:	d1 04 00 08 d1 04 00 08 d1 04 00 08 d1 04 00 08     ................
 800004c:	d1 04 00 08 d1 04 00 08 d1 04 00 08 d1 04 00 08     ................
 800005c:	d1 04 00 08 d1 04 00 08 d1 04 00 08 d1 04 00 08     ................
 800006c:	d1 04 00 08 d1 04 00 08 d1 04 00 08 d1 04 00 08     ................
 800007c:	d1 04 00 08 d1 04 00 08 d1 04 00 08 d1 04 00 08     ................
 800008c:	d1 04 00 08 d1 04 00 08 d1 04 00 08 d1 04 00 08     ................
 800009c:	d1 04 00 08 d1 04 00 08 d1 04 00 08 d1 04 00 08     ................
 80000ac:	d1 04 00 08 d1 04 00 08 d1 04 00 08 d1 04 00 08     ................
 80000bc:	d1 04 00 08 d1 04 00 08 d1 04 00 08 d1 04 00 08     ................
 80000cc:	d1 04 00 08 d1 04 00 08 d1 04 00 08 d1 04 00 08     ................
 80000dc:	7d 13 00 08 d1 04 00 08 d1 04 00 08 d1 04 00 08     }...............
 80000ec:	d1 04 00 08 d1 04 00 08 d1 04 00 08 d1 04 00 08     ................
 80000fc:	d1 04 00 08 d1 04 00 08 d1 04 00 08 d1 04 00 08     ................
 800010c:	d1 04 00 08 b9 13 00 08 fd 13 00 08 d1 04 00 08     ................
 800011c:	d1 04 00 08 d1 04 00 08 d1 04 00 08 d1 04 00 08     ................
 800012c:	d1 04 00 08 d1 04 00 08 c1 0d 00 08 d1 04 00 08     ................
 800013c:	d1 04 00 08 d1 04 00 08 d1 04 00 08 d1 04 00 08     ................
 800014c:	d1 04 00 08 d1 04 00 08 d1 04 00 08 d1 04 00 08     ................
 800015c:	41 14 00 08 d1 04 00 08 d1 04 00 08 d1 04 00 08     A...............
 800016c:	d1 04 00 08 d1 04 00 08 d1 04 00 08 d1 04 00 08     ................
 800017c:	d1 04 00 08 d1 04 00 08 d1 04 00 08 d1 04 00 08     ................
 800018c:	d1 04 00 08 d1 04 00 08 d1 04 00 08 d1 04 00 08     ................
 800019c:	d1 04 00 08 d1 04 00 08 d1 04 00 08 d1 04 00 08     ................
	...

08000400 <__do_global_dtors_aux>:
 8000400:	b510      	push	{r4, lr}
 8000402:	4c05      	ldr	r4, [pc, #20]	; (8000418 <__do_global_dtors_aux+0x18>)
 8000404:	7823      	ldrb	r3, [r4, #0]
 8000406:	b933      	cbnz	r3, 8000416 <__do_global_dtors_aux+0x16>
 8000408:	4b04      	ldr	r3, [pc, #16]	; (800041c <__do_global_dtors_aux+0x1c>)
 800040a:	b113      	cbz	r3, 8000412 <__do_global_dtors_aux+0x12>
 800040c:	4804      	ldr	r0, [pc, #16]	; (8000420 <__do_global_dtors_aux+0x20>)
 800040e:	f3af 8000 	nop.w
 8000412:	2301      	movs	r3, #1
 8000414:	7023      	strb	r3, [r4, #0]
 8000416:	bd10      	pop	{r4, pc}
 8000418:	20000948 	.word	0x20000948
 800041c:	00000000 	.word	0x00000000
 8000420:	0800a7b4 	.word	0x0800a7b4

08000424 <frame_dummy>:
 8000424:	4b08      	ldr	r3, [pc, #32]	; (8000448 <frame_dummy+0x24>)
 8000426:	b510      	push	{r4, lr}
 8000428:	b11b      	cbz	r3, 8000432 <frame_dummy+0xe>
 800042a:	4808      	ldr	r0, [pc, #32]	; (800044c <frame_dummy+0x28>)
 800042c:	4908      	ldr	r1, [pc, #32]	; (8000450 <frame_dummy+0x2c>)
 800042e:	f3af 8000 	nop.w
 8000432:	4808      	ldr	r0, [pc, #32]	; (8000454 <frame_dummy+0x30>)
 8000434:	6803      	ldr	r3, [r0, #0]
 8000436:	b903      	cbnz	r3, 800043a <frame_dummy+0x16>
 8000438:	bd10      	pop	{r4, pc}
 800043a:	4b07      	ldr	r3, [pc, #28]	; (8000458 <frame_dummy+0x34>)
 800043c:	2b00      	cmp	r3, #0
 800043e:	d0fb      	beq.n	8000438 <frame_dummy+0x14>
 8000440:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000444:	4718      	bx	r3
 8000446:	bf00      	nop
 8000448:	00000000 	.word	0x00000000
 800044c:	0800a7b4 	.word	0x0800a7b4
 8000450:	2000094c 	.word	0x2000094c
 8000454:	0800a828 	.word	0x0800a828
 8000458:	00000000 	.word	0x00000000

0800045c <_mainCRTStartup>:
 800045c:	4b15      	ldr	r3, [pc, #84]	; (80004b4 <_mainCRTStartup+0x58>)
 800045e:	2b00      	cmp	r3, #0
 8000460:	bf08      	it	eq
 8000462:	4b13      	ldreq	r3, [pc, #76]	; (80004b0 <_mainCRTStartup+0x54>)
 8000464:	469d      	mov	sp, r3
 8000466:	f5a3 3a80 	sub.w	sl, r3, #65536	; 0x10000
 800046a:	2100      	movs	r1, #0
 800046c:	468b      	mov	fp, r1
 800046e:	460f      	mov	r7, r1
 8000470:	4813      	ldr	r0, [pc, #76]	; (80004c0 <_mainCRTStartup+0x64>)
 8000472:	4a14      	ldr	r2, [pc, #80]	; (80004c4 <_mainCRTStartup+0x68>)
 8000474:	1a12      	subs	r2, r2, r0
 8000476:	f003 f8ab 	bl	80035d0 <memset>
 800047a:	4b0f      	ldr	r3, [pc, #60]	; (80004b8 <_mainCRTStartup+0x5c>)
 800047c:	2b00      	cmp	r3, #0
 800047e:	d000      	beq.n	8000482 <_mainCRTStartup+0x26>
 8000480:	4798      	blx	r3
 8000482:	4b0e      	ldr	r3, [pc, #56]	; (80004bc <_mainCRTStartup+0x60>)
 8000484:	2b00      	cmp	r3, #0
 8000486:	d000      	beq.n	800048a <_mainCRTStartup+0x2e>
 8000488:	4798      	blx	r3
 800048a:	2000      	movs	r0, #0
 800048c:	2100      	movs	r1, #0
 800048e:	0004      	movs	r4, r0
 8000490:	000d      	movs	r5, r1
 8000492:	480d      	ldr	r0, [pc, #52]	; (80004c8 <_mainCRTStartup+0x6c>)
 8000494:	2800      	cmp	r0, #0
 8000496:	d002      	beq.n	800049e <_mainCRTStartup+0x42>
 8000498:	480c      	ldr	r0, [pc, #48]	; (80004cc <_mainCRTStartup+0x70>)
 800049a:	f004 fca5 	bl	8004de8 <atexit>
 800049e:	f002 ffd5 	bl	800344c <__libc_init_array>
 80004a2:	0020      	movs	r0, r4
 80004a4:	0029      	movs	r1, r5
 80004a6:	f000 f8bd 	bl	8000624 <main>
 80004aa:	f002 ffbf 	bl	800342c <exit>
 80004ae:	bf00      	nop
 80004b0:	00080000 	.word	0x00080000
	...
 80004c0:	20000948 	.word	0x20000948
 80004c4:	20010670 	.word	0x20010670
 80004c8:	08004de9 	.word	0x08004de9
 80004cc:	0800617d 	.word	0x0800617d

080004d0 <unmapped_vector>:
  while (1) { } // hopefully we never get here...
}

void unmapped_vector()
{
  while (1) { } // spin to allow jtag trap
 80004d0:	e7fe      	b.n	80004d0 <unmapped_vector>
 80004d2:	bf00      	nop

080004d4 <reset_vector>:
extern int main();

void startup_clock_init_fail() { while (1) { } }

void reset_vector()
{
 80004d4:	b510      	push	{r4, lr}
 80004d6:	b082      	sub	sp, #8
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004d8:	b672      	cpsid	i
  //WDT->WDT_MR = WDT_MR_WDDIS; // disable watchdog for now
  // set up data segment
  __disable_irq();
  pSrc = &_srelocate_flash;
  pDest = &_srelocate;
  if (pSrc != pDest)
 80004da:	4a46      	ldr	r2, [pc, #280]	; (80005f4 <reset_vector+0x120>)
 80004dc:	4946      	ldr	r1, [pc, #280]	; (80005f8 <reset_vector+0x124>)
 80004de:	428a      	cmp	r2, r1
 80004e0:	d00e      	beq.n	8000500 <reset_vector+0x2c>
    for (; pDest < &_erelocate; )
 80004e2:	4b46      	ldr	r3, [pc, #280]	; (80005fc <reset_vector+0x128>)
 80004e4:	4299      	cmp	r1, r3
 80004e6:	d20b      	bcs.n	8000500 <reset_vector+0x2c>
 80004e8:	43c8      	mvns	r0, r1
 80004ea:	4403      	add	r3, r0
 80004ec:	f023 0303 	bic.w	r3, r3, #3
 80004f0:	3304      	adds	r3, #4
 80004f2:	4413      	add	r3, r2
      *pDest++ = *pSrc++;
 80004f4:	f852 0b04 	ldr.w	r0, [r2], #4
 80004f8:	f841 0b04 	str.w	r0, [r1], #4
  // set up data segment
  __disable_irq();
  pSrc = &_srelocate_flash;
  pDest = &_srelocate;
  if (pSrc != pDest)
    for (; pDest < &_erelocate; )
 80004fc:	429a      	cmp	r2, r3
 80004fe:	d1f9      	bne.n	80004f4 <reset_vector+0x20>
      *pDest++ = *pSrc++;
  // set up bss segment
  for (pDest = &_sbss; pDest < &_ebss; )
 8000500:	4b3f      	ldr	r3, [pc, #252]	; (8000600 <reset_vector+0x12c>)
 8000502:	4a40      	ldr	r2, [pc, #256]	; (8000604 <reset_vector+0x130>)
 8000504:	4293      	cmp	r3, r2
 8000506:	d20a      	bcs.n	800051e <reset_vector+0x4a>
 8000508:	43d9      	mvns	r1, r3
 800050a:	440a      	add	r2, r1
 800050c:	f022 0203 	bic.w	r2, r2, #3
 8000510:	3204      	adds	r2, #4
 8000512:	441a      	add	r2, r3
    *pDest++ = 0;
 8000514:	2100      	movs	r1, #0
 8000516:	f843 1b04 	str.w	r1, [r3], #4
  pDest = &_srelocate;
  if (pSrc != pDest)
    for (; pDest < &_erelocate; )
      *pDest++ = *pSrc++;
  // set up bss segment
  for (pDest = &_sbss; pDest < &_ebss; )
 800051a:	4293      	cmp	r3, r2
 800051c:	d1fb      	bne.n	8000516 <reset_vector+0x42>
    *pDest++ = 0;
  //__libc_init_array() ;
  SCB->CPACR |= ((3UL << (10*2)) | (3UL << (11*2))); // activate the FPU
 800051e:	493a      	ldr	r1, [pc, #232]	; (8000608 <reset_vector+0x134>)
  RCC->CR |= 0x1; // ensure the HSI (internal) oscillator is on
 8000520:	4b3a      	ldr	r3, [pc, #232]	; (800060c <reset_vector+0x138>)
      *pDest++ = *pSrc++;
  // set up bss segment
  for (pDest = &_sbss; pDest < &_ebss; )
    *pDest++ = 0;
  //__libc_init_array() ;
  SCB->CPACR |= ((3UL << (10*2)) | (3UL << (11*2))); // activate the FPU
 8000522:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
  RCC->CR |= 0x1; // ensure the HSI (internal) oscillator is on
  RCC->CFGR = 0; // ensure the HSI oscillator is the clock source
  RCC->CR &= 0xfef6ffff; // turn off the main PLL and HSE oscillator
  RCC->PLLCFGR = 0x24003010; // ensure PLLCFGR is at reset state
 8000526:	483a      	ldr	r0, [pc, #232]	; (8000610 <reset_vector+0x13c>)
      *pDest++ = *pSrc++;
  // set up bss segment
  for (pDest = &_sbss; pDest < &_ebss; )
    *pDest++ = 0;
  //__libc_init_array() ;
  SCB->CPACR |= ((3UL << (10*2)) | (3UL << (11*2))); // activate the FPU
 8000528:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 800052c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  RCC->CR |= 0x1; // ensure the HSI (internal) oscillator is on
 8000530:	681a      	ldr	r2, [r3, #0]
  RCC->CFGR = 0; // ensure the HSI oscillator is the clock source
 8000532:	2100      	movs	r1, #0
  // set up bss segment
  for (pDest = &_sbss; pDest < &_ebss; )
    *pDest++ = 0;
  //__libc_init_array() ;
  SCB->CPACR |= ((3UL << (10*2)) | (3UL << (11*2))); // activate the FPU
  RCC->CR |= 0x1; // ensure the HSI (internal) oscillator is on
 8000534:	f042 0201 	orr.w	r2, r2, #1
 8000538:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0; // ensure the HSI oscillator is the clock source
 800053a:	6099      	str	r1, [r3, #8]
  RCC->CR &= 0xfef6ffff; // turn off the main PLL and HSE oscillator
 800053c:	681a      	ldr	r2, [r3, #0]
 800053e:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8000542:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000546:	601a      	str	r2, [r3, #0]
  RCC->PLLCFGR = 0x24003010; // ensure PLLCFGR is at reset state
 8000548:	6058      	str	r0, [r3, #4]
  RCC->CR &= 0xfffbffff; // reset HSEBYP (i.e., HSE is *not* bypassed)
 800054a:	681a      	ldr	r2, [r3, #0]
 800054c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000550:	601a      	str	r2, [r3, #0]
  RCC->CIR = 0x0; // disable all RCC interrupts
 8000552:	60d9      	str	r1, [r3, #12]
  RCC->CR |= RCC_CR_HSEON; // enable HSE oscillator (off-chip crystal)
 8000554:	681a      	ldr	r2, [r3, #0]
 8000556:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800055a:	601a      	str	r2, [r3, #0]
  for (volatile uint32_t i = 0; 
 800055c:	9101      	str	r1, [sp, #4]
       i < HSE_STARTUP_TIMEOUT && !(RCC->CR & RCC_CR_HSERDY); i++)
 800055e:	9a01      	ldr	r2, [sp, #4]
  RCC->CR &= 0xfef6ffff; // turn off the main PLL and HSE oscillator
  RCC->PLLCFGR = 0x24003010; // ensure PLLCFGR is at reset state
  RCC->CR &= 0xfffbffff; // reset HSEBYP (i.e., HSE is *not* bypassed)
  RCC->CIR = 0x0; // disable all RCC interrupts
  RCC->CR |= RCC_CR_HSEON; // enable HSE oscillator (off-chip crystal)
  for (volatile uint32_t i = 0; 
 8000560:	f5b2 4fa0 	cmp.w	r2, #20480	; 0x5000
 8000564:	d307      	bcc.n	8000576 <reset_vector+0xa2>
 8000566:	e009      	b.n	800057c <reset_vector+0xa8>
       i < HSE_STARTUP_TIMEOUT && !(RCC->CR & RCC_CR_HSERDY); i++)
 8000568:	9a01      	ldr	r2, [sp, #4]
 800056a:	3201      	adds	r2, #1
 800056c:	9201      	str	r2, [sp, #4]
 800056e:	9a01      	ldr	r2, [sp, #4]
  RCC->CR &= 0xfef6ffff; // turn off the main PLL and HSE oscillator
  RCC->PLLCFGR = 0x24003010; // ensure PLLCFGR is at reset state
  RCC->CR &= 0xfffbffff; // reset HSEBYP (i.e., HSE is *not* bypassed)
  RCC->CIR = 0x0; // disable all RCC interrupts
  RCC->CR |= RCC_CR_HSEON; // enable HSE oscillator (off-chip crystal)
  for (volatile uint32_t i = 0; 
 8000570:	f5b2 4fa0 	cmp.w	r2, #20480	; 0x5000
 8000574:	d202      	bcs.n	800057c <reset_vector+0xa8>
       i < HSE_STARTUP_TIMEOUT && !(RCC->CR & RCC_CR_HSERDY); i++)
 8000576:	681a      	ldr	r2, [r3, #0]
 8000578:	0390      	lsls	r0, r2, #14
 800057a:	d5f5      	bpl.n	8000568 <reset_vector+0x94>
  { } // wait for either timeout or HSE to spin up
  FLASH->ACR = 0; // ensure the caches are turned off, so we can reset them
 800057c:	4a25      	ldr	r2, [pc, #148]	; (8000614 <reset_vector+0x140>)
  FLASH->ACR = FLASH_ACR_DCRST | FLASH_ACR_ICRST; // flush the cache
  FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN | 
               FLASH_ACR_DCEN | FLASH_ACR_LATENCY_5WS; // re-enable the caches
  if (!(RCC->CR & RCC_CR_HSERDY))
 800057e:	4b23      	ldr	r3, [pc, #140]	; (800060c <reset_vector+0x138>)
  RCC->CIR = 0x0; // disable all RCC interrupts
  RCC->CR |= RCC_CR_HSEON; // enable HSE oscillator (off-chip crystal)
  for (volatile uint32_t i = 0; 
       i < HSE_STARTUP_TIMEOUT && !(RCC->CR & RCC_CR_HSERDY); i++)
  { } // wait for either timeout or HSE to spin up
  FLASH->ACR = 0; // ensure the caches are turned off, so we can reset them
 8000580:	2400      	movs	r4, #0
  FLASH->ACR = FLASH_ACR_DCRST | FLASH_ACR_ICRST; // flush the cache
 8000582:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
  FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN | 
 8000586:	f240 7105 	movw	r1, #1797	; 0x705
  RCC->CIR = 0x0; // disable all RCC interrupts
  RCC->CR |= RCC_CR_HSEON; // enable HSE oscillator (off-chip crystal)
  for (volatile uint32_t i = 0; 
       i < HSE_STARTUP_TIMEOUT && !(RCC->CR & RCC_CR_HSERDY); i++)
  { } // wait for either timeout or HSE to spin up
  FLASH->ACR = 0; // ensure the caches are turned off, so we can reset them
 800058a:	6014      	str	r4, [r2, #0]
  FLASH->ACR = FLASH_ACR_DCRST | FLASH_ACR_ICRST; // flush the cache
 800058c:	6010      	str	r0, [r2, #0]
  FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN | 
 800058e:	6011      	str	r1, [r2, #0]
               FLASH_ACR_DCEN | FLASH_ACR_LATENCY_5WS; // re-enable the caches
  if (!(RCC->CR & RCC_CR_HSERDY))
 8000590:	681a      	ldr	r2, [r3, #0]
 8000592:	0394      	lsls	r4, r2, #14
 8000594:	d400      	bmi.n	8000598 <reset_vector+0xc4>
 8000596:	e7fe      	b.n	8000596 <reset_vector+0xc2>
    startup_clock_init_fail(); // go there and spin forever. BUH BYE
  RCC->APB1ENR |= RCC_APB1ENR_PWREN; // clock up the power controller
 8000598:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  PWR->CR |= PWR_CR_VOS; // ensure the voltage regulator is at max beef
 800059a:	491f      	ldr	r1, [pc, #124]	; (8000618 <reset_vector+0x144>)
  // PLL_VCO = 25 mhz / PLL_M * PLL_N = 336 MHz
  #define PLL_P   2
  // SYSCLK = PLL_VCO / PLL_P = 168 MHz
  #define PLL_Q   7
  // USB clock = PLL_VCO / PLL_Q = 48 MHz
  RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1)-1) << 16) |
 800059c:	481f      	ldr	r0, [pc, #124]	; (800061c <reset_vector+0x148>)
  FLASH->ACR = FLASH_ACR_DCRST | FLASH_ACR_ICRST; // flush the cache
  FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN | 
               FLASH_ACR_DCEN | FLASH_ACR_LATENCY_5WS; // re-enable the caches
  if (!(RCC->CR & RCC_CR_HSERDY))
    startup_clock_init_fail(); // go there and spin forever. BUH BYE
  RCC->APB1ENR |= RCC_APB1ENR_PWREN; // clock up the power controller
 800059e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80005a2:	641a      	str	r2, [r3, #64]	; 0x40
  PWR->CR |= PWR_CR_VOS; // ensure the voltage regulator is at max beef
 80005a4:	680a      	ldr	r2, [r1, #0]
 80005a6:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80005aa:	600a      	str	r2, [r1, #0]
                         // this will let us run at 168 MHz without overdrive
  RCC->CFGR |= RCC_CFGR_HPRE_DIV1; // set HCLK (AHB clock) to sysclock
 80005ac:	689a      	ldr	r2, [r3, #8]
 80005ae:	609a      	str	r2, [r3, #8]
  RCC->CFGR |= RCC_CFGR_PPRE2_DIV2; // set APB high-speed clock to sysclock/2
 80005b0:	689a      	ldr	r2, [r3, #8]
 80005b2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80005b6:	609a      	str	r2, [r3, #8]
  RCC->CFGR |= RCC_CFGR_PPRE1_DIV4; // set APB  low-speed clock to sysclock/4
 80005b8:	689a      	ldr	r2, [r3, #8]
 80005ba:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 80005be:	609a      	str	r2, [r3, #8]
  // PLL_VCO = 25 mhz / PLL_M * PLL_N = 336 MHz
  #define PLL_P   2
  // SYSCLK = PLL_VCO / PLL_P = 168 MHz
  #define PLL_Q   7
  // USB clock = PLL_VCO / PLL_Q = 48 MHz
  RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1)-1) << 16) |
 80005c0:	6058      	str	r0, [r3, #4]
                 (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);
  RCC->CR |= RCC_CR_PLLON; // start spinning up the PLL
 80005c2:	681a      	ldr	r2, [r3, #0]
 80005c4:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80005c8:	601a      	str	r2, [r3, #0]
  while (!(RCC->CR & RCC_CR_PLLRDY)) { } // wait until it's spun up
 80005ca:	6819      	ldr	r1, [r3, #0]
 80005cc:	4a0f      	ldr	r2, [pc, #60]	; (800060c <reset_vector+0x138>)
 80005ce:	0189      	lsls	r1, r1, #6
 80005d0:	d5fb      	bpl.n	80005ca <reset_vector+0xf6>
  RCC->CFGR &= ~((uint32_t)RCC_CFGR_SW); // select internal oscillator
 80005d2:	6893      	ldr	r3, [r2, #8]
 80005d4:	f023 0303 	bic.w	r3, r3, #3
 80005d8:	6093      	str	r3, [r2, #8]
  RCC->CFGR |= RCC_CFGR_SW_PLL; // select PLL as clock source
 80005da:	6893      	ldr	r3, [r2, #8]
 80005dc:	f043 0302 	orr.w	r3, r3, #2
 80005e0:	6093      	str	r3, [r2, #8]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL) { } // wait for it...
 80005e2:	6893      	ldr	r3, [r2, #8]
 80005e4:	f003 030c 	and.w	r3, r3, #12
 80005e8:	2b08      	cmp	r3, #8
 80005ea:	d1fa      	bne.n	80005e2 <reset_vector+0x10e>
  // hooray we're done! we're now running at 168 MHz.
  main(); // jump to application main()
 80005ec:	f000 f81a 	bl	8000624 <main>
  while (1) { } // hopefully we never get here...
 80005f0:	e7fe      	b.n	80005f0 <reset_vector+0x11c>
 80005f2:	bf00      	nop
 80005f4:	0800a834 	.word	0x0800a834
 80005f8:	20000000 	.word	0x20000000
 80005fc:	20000944 	.word	0x20000944
 8000600:	20000948 	.word	0x20000948
 8000604:	20010670 	.word	0x20010670
 8000608:	e000ed00 	.word	0xe000ed00
 800060c:	40023800 	.word	0x40023800
 8000610:	24003010 	.word	0x24003010
 8000614:	40023c00 	.word	0x40023c00
 8000618:	40007000 	.word	0x40007000
 800061c:	07405419 	.word	0x07405419

08000620 <startup_clock_init_fail>:
#include "stm32f4xx.h"

extern uint32_t _srelocate_flash, _srelocate, _erelocate, _ebss, _sbss;
extern int main();

void startup_clock_init_fail() { while (1) { } }
 8000620:	e7fe      	b.n	8000620 <startup_clock_init_fail>
 8000622:	bf00      	nop

08000624 <main>:
#include "async_poll.h"

//#define PRINT_TIMING

int main()
{
 8000624:	b570      	push	{r4, r5, r6, lr}
 8000626:	b082      	sub	sp, #8
  console_init();
 8000628:	f000 f8e4 	bl	80007f4 <console_init>
  systime_init();
 800062c:	f000 fe04 	bl	8001238 <systime_init>
  printf("=== RESET ===\r\n");
 8000630:	4826      	ldr	r0, [pc, #152]	; (80006cc <main+0xa8>)
 8000632:	f003 f871 	bl	8003718 <puts>
  leds_init();
 8000636:	f000 f84f 	bl	80006d8 <leds_init>
  enet_init();
 800063a:	f000 f9a7 	bl	800098c <enet_init>
  dmxl_init();
 800063e:	f000 ff55 	bl	80014ec <dmxl_init>
  fan_init();
 8000642:	f001 fc83 	bl	8001f4c <fan_init>
  tactile_init();
 8000646:	f001 ffe3 	bl	8002610 <tactile_init>
  enc_init();
 800064a:	f002 fcc5 	bl	8002fd8 <enc_init>
  state_init();
 800064e:	f002 fdbb 	bl	80031c8 <state_init>
  async_poll_init();
 8000652:	f002 fde7 	bl	8003224 <async_poll_init>
  printf("init complete; entering main loop.\r\n");
 8000656:	481e      	ldr	r0, [pc, #120]	; (80006d0 <main+0xac>)
 8000658:	f003 f85e 	bl	8003718 <puts>
  fan_on(); // todo: be smarter. probably doesn't need to run all the time.
 800065c:	f001 fc86 	bl	8001f6c <fan_on>
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8000660:	b662      	cpsie	i
  __enable_irq();

  dmxl_set_baud_rates();
  dmxl_set_status_return_levels();

  volatile uint32_t prev_start_time = SYSTIME;
 8000662:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
  async_poll_init();
  printf("init complete; entering main loop.\r\n");
  fan_on(); // todo: be smarter. probably doesn't need to run all the time.
  __enable_irq();

  dmxl_set_baud_rates();
 8000666:	f001 f965 	bl	8001934 <dmxl_set_baud_rates>
  dmxl_set_status_return_levels();
 800066a:	f001 f90b 	bl	8001884 <dmxl_set_status_return_levels>

  volatile uint32_t prev_start_time = SYSTIME;
 800066e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000670:	4e18      	ldr	r6, [pc, #96]	; (80006d4 <main+0xb0>)
 8000672:	9301      	str	r3, [sp, #4]
  uint_fast8_t poll_cycles_to_skip = 0;

  for (uint_fast32_t loop_count = 1; ; loop_count++)
  {
    err_service();
    if (SYSTIME - prev_start_time >= POLL_PERIOD_US)
 8000674:	f246 15a7 	movw	r5, #24999	; 0x61a7
 8000678:	e003      	b.n	8000682 <main+0x5e>
      {
        g_state.systime = SYSTIME;
        async_poll_start();
      }
    }
    const async_poll_tick_result_t aptr = async_poll_tick();
 800067a:	f002 fdd5 	bl	8003228 <async_poll_tick>
    if (aptr == APT_JUST_FINISHED)
 800067e:	2801      	cmp	r0, #1
 8000680:	d014      	beq.n	80006ac <main+0x88>
  #define POLL_PERIOD_US 25000
  uint_fast8_t poll_cycles_to_skip = 0;

  for (uint_fast32_t loop_count = 1; ; loop_count++)
  {
    err_service();
 8000682:	f002 fe69 	bl	8003358 <err_service>
    if (SYSTIME - prev_start_time >= POLL_PERIOD_US)
 8000686:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000688:	9a01      	ldr	r2, [sp, #4]
 800068a:	1a9b      	subs	r3, r3, r2
 800068c:	42ab      	cmp	r3, r5
 800068e:	d9f4      	bls.n	800067a <main+0x56>
    {
      prev_start_time += POLL_PERIOD_US;
 8000690:	9b01      	ldr	r3, [sp, #4]
 8000692:	f503 43c3 	add.w	r3, r3, #24960	; 0x6180
 8000696:	3328      	adds	r3, #40	; 0x28
 8000698:	9301      	str	r3, [sp, #4]
      if (poll_cycles_to_skip > 0)
        poll_cycles_to_skip--;
      else
      {
        g_state.systime = SYSTIME;
 800069a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800069c:	6872      	ldr	r2, [r6, #4]
 800069e:	6073      	str	r3, [r6, #4]
        async_poll_start();
 80006a0:	f002 fde2 	bl	8003268 <async_poll_start>
      }
    }
    const async_poll_tick_result_t aptr = async_poll_tick();
 80006a4:	f002 fdc0 	bl	8003228 <async_poll_tick>
    if (aptr == APT_JUST_FINISHED)
 80006a8:	2801      	cmp	r0, #1
 80006aa:	d1ea      	bne.n	8000682 <main+0x5e>
    {
#ifdef PRINT_TIMING
      volatile uint32_t t1 __attribute__((unused))= SYSTIME - prev_start_time;
      printf("%lu : %lu \r\n", SYSTIME, t1);
#endif
      if (enet_get_link_status() == ENET_LINK_UP) {
 80006ac:	f000 fbf6 	bl	8000e9c <enet_get_link_status>
 80006b0:	2801      	cmp	r0, #1
        err_unset(ERR_NO_ETHERNET);
        enet_send_state();
      } else {
        err_set(ERR_NO_ETHERNET);
 80006b2:	f04f 0000 	mov.w	r0, #0
    {
#ifdef PRINT_TIMING
      volatile uint32_t t1 __attribute__((unused))= SYSTIME - prev_start_time;
      printf("%lu : %lu \r\n", SYSTIME, t1);
#endif
      if (enet_get_link_status() == ENET_LINK_UP) {
 80006b6:	d004      	beq.n	80006c2 <main+0x9e>
        err_unset(ERR_NO_ETHERNET);
        enet_send_state();
      } else {
        err_set(ERR_NO_ETHERNET);
 80006b8:	f002 feac 	bl	8003414 <err_set>
      }

      enet_process_rx_ring();
 80006bc:	f000 fcec 	bl	8001098 <enet_process_rx_ring>
 80006c0:	e7df      	b.n	8000682 <main+0x5e>
#ifdef PRINT_TIMING
      volatile uint32_t t1 __attribute__((unused))= SYSTIME - prev_start_time;
      printf("%lu : %lu \r\n", SYSTIME, t1);
#endif
      if (enet_get_link_status() == ENET_LINK_UP) {
        err_unset(ERR_NO_ETHERNET);
 80006c2:	f002 fead 	bl	8003420 <err_unset>
        enet_send_state();
 80006c6:	f000 fda1 	bl	800120c <enet_send_state>
 80006ca:	e7f7      	b.n	80006bc <main+0x98>
 80006cc:	0800a1ec 	.word	0x0800a1ec
 80006d0:	0800a1fc 	.word	0x0800a1fc
 80006d4:	200105a0 	.word	0x200105a0

080006d8 <leds_init>:
#define PORTB_LED2 10
#define PORTE_LED3 15

void leds_init()
{
  RCC->AHB1ENR   |= RCC_AHB1ENR_GPIOEEN;
 80006d8:	4a0a      	ldr	r2, [pc, #40]	; (8000704 <leds_init+0x2c>)
  GPIOE->MODER   |= (1 << (PORTE_LED0 * 2)) |
 80006da:	480b      	ldr	r0, [pc, #44]	; (8000708 <leds_init+0x30>)
#define PORTB_LED2 10
#define PORTE_LED3 15

void leds_init()
{
  RCC->AHB1ENR   |= RCC_AHB1ENR_GPIOEEN;
 80006dc:	6b13      	ldr	r3, [r2, #48]	; 0x30
  GPIOE->MODER   |= (1 << (PORTE_LED0 * 2)) |
                    (1 << (PORTE_LED1 * 2)) |
                    (1 << (PORTE_LED3 * 2));

  RCC->AHB1ENR   |= RCC_AHB1ENR_GPIOBEN;
  GPIOB->MODER   |= (1 << (PORTB_LED2 * 2));
 80006de:	490b      	ldr	r1, [pc, #44]	; (800070c <leds_init+0x34>)
#define PORTB_LED2 10
#define PORTE_LED3 15

void leds_init()
{
  RCC->AHB1ENR   |= RCC_AHB1ENR_GPIOEEN;
 80006e0:	f043 0310 	orr.w	r3, r3, #16
 80006e4:	6313      	str	r3, [r2, #48]	; 0x30
  GPIOE->MODER   |= (1 << (PORTE_LED0 * 2)) |
 80006e6:	6803      	ldr	r3, [r0, #0]
 80006e8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80006ec:	f443 73a0 	orr.w	r3, r3, #320	; 0x140
 80006f0:	6003      	str	r3, [r0, #0]
                    (1 << (PORTE_LED1 * 2)) |
                    (1 << (PORTE_LED3 * 2));

  RCC->AHB1ENR   |= RCC_AHB1ENR_GPIOBEN;
 80006f2:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80006f4:	f043 0302 	orr.w	r3, r3, #2
 80006f8:	6313      	str	r3, [r2, #48]	; 0x30
  GPIOB->MODER   |= (1 << (PORTB_LED2 * 2));
 80006fa:	680b      	ldr	r3, [r1, #0]
 80006fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000700:	600b      	str	r3, [r1, #0]
 8000702:	4770      	bx	lr
 8000704:	40023800 	.word	0x40023800
 8000708:	40021000 	.word	0x40021000
 800070c:	40020400 	.word	0x40020400

08000710 <leds_on>:
}

void leds_on(uint8_t led)
{
  if (led == 0)
 8000710:	b148      	cbz	r0, 8000726 <leds_on+0x16>
    GPIOE->BSRRL = 1 << PORTE_LED0;
  else if (led == 1)
 8000712:	2801      	cmp	r0, #1
 8000714:	d00b      	beq.n	800072e <leds_on+0x1e>
    GPIOE->BSRRL = 1 << PORTE_LED1;
  else if (led == 2)
 8000716:	2802      	cmp	r0, #2
 8000718:	d012      	beq.n	8000740 <leds_on+0x30>
    GPIOB->BSRRL = 1 << PORTB_LED2;
  else if (led == 3)
 800071a:	2803      	cmp	r0, #3
 800071c:	d00b      	beq.n	8000736 <leds_on+0x26>
    GPIOE->BSRRL = 1 << PORTE_LED3;
  else
    printf("LED %d does not exist\n", led);
 800071e:	4601      	mov	r1, r0
 8000720:	480a      	ldr	r0, [pc, #40]	; (800074c <leds_on+0x3c>)
 8000722:	f002 bfb3 	b.w	800368c <printf>
}

void leds_on(uint8_t led)
{
  if (led == 0)
    GPIOE->BSRRL = 1 << PORTE_LED0;
 8000726:	4b0a      	ldr	r3, [pc, #40]	; (8000750 <leds_on+0x40>)
 8000728:	2208      	movs	r2, #8
 800072a:	831a      	strh	r2, [r3, #24]
 800072c:	4770      	bx	lr
  else if (led == 1)
    GPIOE->BSRRL = 1 << PORTE_LED1;
 800072e:	4b08      	ldr	r3, [pc, #32]	; (8000750 <leds_on+0x40>)
 8000730:	2210      	movs	r2, #16
 8000732:	831a      	strh	r2, [r3, #24]
 8000734:	4770      	bx	lr
  else if (led == 2)
    GPIOB->BSRRL = 1 << PORTB_LED2;
  else if (led == 3)
    GPIOE->BSRRL = 1 << PORTE_LED3;
 8000736:	4b06      	ldr	r3, [pc, #24]	; (8000750 <leds_on+0x40>)
 8000738:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800073c:	831a      	strh	r2, [r3, #24]
 800073e:	4770      	bx	lr
  if (led == 0)
    GPIOE->BSRRL = 1 << PORTE_LED0;
  else if (led == 1)
    GPIOE->BSRRL = 1 << PORTE_LED1;
  else if (led == 2)
    GPIOB->BSRRL = 1 << PORTB_LED2;
 8000740:	4b04      	ldr	r3, [pc, #16]	; (8000754 <leds_on+0x44>)
 8000742:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000746:	831a      	strh	r2, [r3, #24]
 8000748:	4770      	bx	lr
 800074a:	bf00      	nop
 800074c:	0800a220 	.word	0x0800a220
 8000750:	40021000 	.word	0x40021000
 8000754:	40020400 	.word	0x40020400

08000758 <leds_off>:
    printf("LED %d does not exist\n", led);
}

void leds_off(uint8_t led)
{
  if (led == 0)
 8000758:	b148      	cbz	r0, 800076e <leds_off+0x16>
    GPIOE->BSRRH = 1 << PORTE_LED0;
  else if (led == 1)
 800075a:	2801      	cmp	r0, #1
 800075c:	d00b      	beq.n	8000776 <leds_off+0x1e>
    GPIOE->BSRRH = 1 << PORTE_LED1;
  else if (led == 2)
 800075e:	2802      	cmp	r0, #2
 8000760:	d012      	beq.n	8000788 <leds_off+0x30>
    GPIOB->BSRRH = 1 << PORTB_LED2;
  else if (led == 3)
 8000762:	2803      	cmp	r0, #3
 8000764:	d00b      	beq.n	800077e <leds_off+0x26>
    GPIOE->BSRRH = 1 << PORTE_LED3;
  else
    printf("LED %d does not exist\n", led);
 8000766:	4601      	mov	r1, r0
 8000768:	480a      	ldr	r0, [pc, #40]	; (8000794 <leds_off+0x3c>)
 800076a:	f002 bf8f 	b.w	800368c <printf>
}

void leds_off(uint8_t led)
{
  if (led == 0)
    GPIOE->BSRRH = 1 << PORTE_LED0;
 800076e:	4b0a      	ldr	r3, [pc, #40]	; (8000798 <leds_off+0x40>)
 8000770:	2208      	movs	r2, #8
 8000772:	835a      	strh	r2, [r3, #26]
 8000774:	4770      	bx	lr
  else if (led == 1)
    GPIOE->BSRRH = 1 << PORTE_LED1;
 8000776:	4b08      	ldr	r3, [pc, #32]	; (8000798 <leds_off+0x40>)
 8000778:	2210      	movs	r2, #16
 800077a:	835a      	strh	r2, [r3, #26]
 800077c:	4770      	bx	lr
  else if (led == 2)
    GPIOB->BSRRH = 1 << PORTB_LED2;
  else if (led == 3)
    GPIOE->BSRRH = 1 << PORTE_LED3;
 800077e:	4b06      	ldr	r3, [pc, #24]	; (8000798 <leds_off+0x40>)
 8000780:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000784:	835a      	strh	r2, [r3, #26]
 8000786:	4770      	bx	lr
  if (led == 0)
    GPIOE->BSRRH = 1 << PORTE_LED0;
  else if (led == 1)
    GPIOE->BSRRH = 1 << PORTE_LED1;
  else if (led == 2)
    GPIOB->BSRRH = 1 << PORTB_LED2;
 8000788:	4b04      	ldr	r3, [pc, #16]	; (800079c <leds_off+0x44>)
 800078a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800078e:	835a      	strh	r2, [r3, #26]
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	0800a220 	.word	0x0800a220
 8000798:	40021000 	.word	0x40021000
 800079c:	40020400 	.word	0x40020400

080007a0 <leds_toggle>:
    printf("LED %d does not exist\n", led);
}

void leds_toggle(uint8_t led)
{
  if (led == 0)
 80007a0:	b148      	cbz	r0, 80007b6 <leds_toggle+0x16>
    GPIOE->ODR ^= 1 << PORTE_LED0;
  else if (led == 1)
 80007a2:	2801      	cmp	r0, #1
 80007a4:	d00d      	beq.n	80007c2 <leds_toggle+0x22>
    GPIOE->ODR ^= 1 << PORTE_LED1;
  else if (led == 2)
 80007a6:	2802      	cmp	r0, #2
 80007a8:	d017      	beq.n	80007da <leds_toggle+0x3a>
    GPIOB->ODR ^= 1 << PORTB_LED2;
  else if (led == 3)
 80007aa:	2803      	cmp	r0, #3
 80007ac:	d00f      	beq.n	80007ce <leds_toggle+0x2e>
    GPIOE->ODR ^= 1 << PORTE_LED3;
  else
    printf("LED %d does not exist\n", led);
 80007ae:	4601      	mov	r1, r0
 80007b0:	480d      	ldr	r0, [pc, #52]	; (80007e8 <leds_toggle+0x48>)
 80007b2:	f002 bf6b 	b.w	800368c <printf>
}

void leds_toggle(uint8_t led)
{
  if (led == 0)
    GPIOE->ODR ^= 1 << PORTE_LED0;
 80007b6:	4a0d      	ldr	r2, [pc, #52]	; (80007ec <leds_toggle+0x4c>)
 80007b8:	6953      	ldr	r3, [r2, #20]
 80007ba:	f083 0308 	eor.w	r3, r3, #8
 80007be:	6153      	str	r3, [r2, #20]
 80007c0:	4770      	bx	lr
  else if (led == 1)
    GPIOE->ODR ^= 1 << PORTE_LED1;
 80007c2:	4a0a      	ldr	r2, [pc, #40]	; (80007ec <leds_toggle+0x4c>)
 80007c4:	6953      	ldr	r3, [r2, #20]
 80007c6:	f083 0310 	eor.w	r3, r3, #16
 80007ca:	6153      	str	r3, [r2, #20]
 80007cc:	4770      	bx	lr
  else if (led == 2)
    GPIOB->ODR ^= 1 << PORTB_LED2;
  else if (led == 3)
    GPIOE->ODR ^= 1 << PORTE_LED3;
 80007ce:	4a07      	ldr	r2, [pc, #28]	; (80007ec <leds_toggle+0x4c>)
 80007d0:	6953      	ldr	r3, [r2, #20]
 80007d2:	f483 4300 	eor.w	r3, r3, #32768	; 0x8000
 80007d6:	6153      	str	r3, [r2, #20]
 80007d8:	4770      	bx	lr
  if (led == 0)
    GPIOE->ODR ^= 1 << PORTE_LED0;
  else if (led == 1)
    GPIOE->ODR ^= 1 << PORTE_LED1;
  else if (led == 2)
    GPIOB->ODR ^= 1 << PORTB_LED2;
 80007da:	4a05      	ldr	r2, [pc, #20]	; (80007f0 <leds_toggle+0x50>)
 80007dc:	6953      	ldr	r3, [r2, #20]
 80007de:	f483 6380 	eor.w	r3, r3, #1024	; 0x400
 80007e2:	6153      	str	r3, [r2, #20]
 80007e4:	4770      	bx	lr
 80007e6:	bf00      	nop
 80007e8:	0800a220 	.word	0x0800a220
 80007ec:	40021000 	.word	0x40021000
 80007f0:	40020400 	.word	0x40020400

080007f4 <console_init>:

static volatile uint8_t s_console_init_complete = 0;

void console_init()
{
  s_console_init_complete = 1;
 80007f4:	4815      	ldr	r0, [pc, #84]	; (800084c <console_init+0x58>)
  RCC->AHB1ENR |= RCC_AHB1ENR_GPIOEEN;
 80007f6:	4916      	ldr	r1, [pc, #88]	; (8000850 <console_init+0x5c>)
  RCC->APB1ENR |= RCC_APB1ENR_UART8EN;
  GPIOE->MODER   |= (0x2) << (PORTE_TX * 2);
 80007f8:	4a16      	ldr	r2, [pc, #88]	; (8000854 <console_init+0x60>)
  GPIOE->AFR[0]  |= (0x8) << (PORTE_TX * 4);
  // RX not used at the moment. TX only used for stdout
  UART8->CR1 &= ~USART_CR1_UE;
 80007fa:	4b17      	ldr	r3, [pc, #92]	; (8000858 <console_init+0x64>)
#define PORTE_TX 1

static volatile uint8_t s_console_init_complete = 0;

void console_init()
{
 80007fc:	b410      	push	{r4}
  s_console_init_complete = 1;
 80007fe:	2401      	movs	r4, #1
 8000800:	7004      	strb	r4, [r0, #0]
  RCC->AHB1ENR |= RCC_AHB1ENR_GPIOEEN;
 8000802:	6b08      	ldr	r0, [r1, #48]	; 0x30
  UART8->CR1 &= ~USART_CR1_UE;
  UART8->CR1 |=  USART_CR1_TE | USART_CR1_RE;
  // we want 1 megabit. do this with mantissa=2 and fraction (sixteenths)=10
  UART8->BRR  = (((uint16_t)2) << 4) | 10;
  UART8->CR1 |=  USART_CR1_UE;
}
 8000804:	f85d 4b04 	ldr.w	r4, [sp], #4
static volatile uint8_t s_console_init_complete = 0;

void console_init()
{
  s_console_init_complete = 1;
  RCC->AHB1ENR |= RCC_AHB1ENR_GPIOEEN;
 8000808:	f040 0010 	orr.w	r0, r0, #16
 800080c:	6308      	str	r0, [r1, #48]	; 0x30
  RCC->APB1ENR |= RCC_APB1ENR_UART8EN;
 800080e:	6c08      	ldr	r0, [r1, #64]	; 0x40
 8000810:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8000814:	6408      	str	r0, [r1, #64]	; 0x40
  GPIOE->MODER   |= (0x2) << (PORTE_TX * 2);
 8000816:	6811      	ldr	r1, [r2, #0]
 8000818:	f041 0108 	orr.w	r1, r1, #8
 800081c:	6011      	str	r1, [r2, #0]
  GPIOE->AFR[0]  |= (0x8) << (PORTE_TX * 4);
 800081e:	6a11      	ldr	r1, [r2, #32]
 8000820:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 8000824:	6211      	str	r1, [r2, #32]
  // RX not used at the moment. TX only used for stdout
  UART8->CR1 &= ~USART_CR1_UE;
 8000826:	899a      	ldrh	r2, [r3, #12]
 8000828:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800082c:	0412      	lsls	r2, r2, #16
 800082e:	0c12      	lsrs	r2, r2, #16
 8000830:	819a      	strh	r2, [r3, #12]
  UART8->CR1 |=  USART_CR1_TE | USART_CR1_RE;
 8000832:	899a      	ldrh	r2, [r3, #12]
 8000834:	b292      	uxth	r2, r2
 8000836:	f042 020c 	orr.w	r2, r2, #12
  // we want 1 megabit. do this with mantissa=2 and fraction (sixteenths)=10
  UART8->BRR  = (((uint16_t)2) << 4) | 10;
 800083a:	212a      	movs	r1, #42	; 0x2a
  RCC->APB1ENR |= RCC_APB1ENR_UART8EN;
  GPIOE->MODER   |= (0x2) << (PORTE_TX * 2);
  GPIOE->AFR[0]  |= (0x8) << (PORTE_TX * 4);
  // RX not used at the moment. TX only used for stdout
  UART8->CR1 &= ~USART_CR1_UE;
  UART8->CR1 |=  USART_CR1_TE | USART_CR1_RE;
 800083c:	819a      	strh	r2, [r3, #12]
  // we want 1 megabit. do this with mantissa=2 and fraction (sixteenths)=10
  UART8->BRR  = (((uint16_t)2) << 4) | 10;
 800083e:	8119      	strh	r1, [r3, #8]
  UART8->CR1 |=  USART_CR1_UE;
 8000840:	899a      	ldrh	r2, [r3, #12]
 8000842:	b292      	uxth	r2, r2
 8000844:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000848:	819a      	strh	r2, [r3, #12]
}
 800084a:	4770      	bx	lr
 800084c:	20000964 	.word	0x20000964
 8000850:	40023800 	.word	0x40023800
 8000854:	40021000 	.word	0x40021000
 8000858:	40007c00 	.word	0x40007c00

0800085c <console_send_block>:

void console_send_block(const uint8_t *buf, uint32_t len)
{
 800085c:	b538      	push	{r3, r4, r5, lr}
  if (!s_console_init_complete)
 800085e:	4b0d      	ldr	r3, [pc, #52]	; (8000894 <console_send_block+0x38>)
 8000860:	781b      	ldrb	r3, [r3, #0]
  UART8->BRR  = (((uint16_t)2) << 4) | 10;
  UART8->CR1 |=  USART_CR1_UE;
}

void console_send_block(const uint8_t *buf, uint32_t len)
{
 8000862:	4605      	mov	r5, r0
 8000864:	460c      	mov	r4, r1
  if (!s_console_init_complete)
 8000866:	b18b      	cbz	r3, 800088c <console_send_block+0x30>
    console_init();
  for (uint32_t i = 0; i < len; i++)
 8000868:	b15c      	cbz	r4, 8000882 <console_send_block+0x26>
  {
    while (!(UART8->SR & USART_SR_TXE)) { } // wait for tx buffer to clear
 800086a:	4a0b      	ldr	r2, [pc, #44]	; (8000898 <console_send_block+0x3c>)
 800086c:	1929      	adds	r1, r5, r4
 800086e:	4628      	mov	r0, r5
 8000870:	4614      	mov	r4, r2
 8000872:	8813      	ldrh	r3, [r2, #0]
 8000874:	061d      	lsls	r5, r3, #24
 8000876:	d5fc      	bpl.n	8000872 <console_send_block+0x16>
    UART8->DR = buf[i];
 8000878:	f810 3b01 	ldrb.w	r3, [r0], #1
 800087c:	80a3      	strh	r3, [r4, #4]

void console_send_block(const uint8_t *buf, uint32_t len)
{
  if (!s_console_init_complete)
    console_init();
  for (uint32_t i = 0; i < len; i++)
 800087e:	4288      	cmp	r0, r1
 8000880:	d1f7      	bne.n	8000872 <console_send_block+0x16>
  {
    while (!(UART8->SR & USART_SR_TXE)) { } // wait for tx buffer to clear
    UART8->DR = buf[i];
  }
  while (!(UART8->SR & USART_SR_TC)) { } // wait for TX to finish
 8000882:	4a05      	ldr	r2, [pc, #20]	; (8000898 <console_send_block+0x3c>)
 8000884:	8813      	ldrh	r3, [r2, #0]
 8000886:	065b      	lsls	r3, r3, #25
 8000888:	d5fc      	bpl.n	8000884 <console_send_block+0x28>
  //for (volatile int i = 0; i < 100000; i++) { } // give usb uart some time...
}
 800088a:	bd38      	pop	{r3, r4, r5, pc}
}

void console_send_block(const uint8_t *buf, uint32_t len)
{
  if (!s_console_init_complete)
    console_init();
 800088c:	f7ff ffb2 	bl	80007f4 <console_init>
 8000890:	e7ea      	b.n	8000868 <console_send_block+0xc>
 8000892:	bf00      	nop
 8000894:	20000964 	.word	0x20000964
 8000898:	40007c00 	.word	0x40007c00

0800089c <_sbrk>:

caddr_t _sbrk(int incr)
{
  static unsigned char *heap = NULL ;
  unsigned char *prev_heap ;
  if ( heap == NULL )
 800089c:	4a04      	ldr	r2, [pc, #16]	; (80008b0 <_sbrk+0x14>)
 800089e:	4905      	ldr	r1, [pc, #20]	; (80008b4 <_sbrk+0x18>)
 80008a0:	6813      	ldr	r3, [r2, #0]
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	bf08      	it	eq
 80008a6:	460b      	moveq	r3, r1
    heap = (unsigned char *)&_end ;
  prev_heap = heap;
  heap += incr ;
 80008a8:	4418      	add	r0, r3
 80008aa:	6010      	str	r0, [r2, #0]
  return (caddr_t) prev_heap ;
}
 80008ac:	4618      	mov	r0, r3
 80008ae:	4770      	bx	lr
 80008b0:	20000968 	.word	0x20000968
 80008b4:	20014670 	.word	0x20014670

080008b8 <_kill>:

int _kill(__attribute__((unused)) int pid, 
          __attribute__((unused)) int sig) { return -1; }
 80008b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80008bc:	4770      	bx	lr
 80008be:	bf00      	nop

080008c0 <_exit>:
void _exit(__attribute__((unused)) int status) { while (1) {} } // spin...
 80008c0:	e7fe      	b.n	80008c0 <_exit>
 80008c2:	bf00      	nop

080008c4 <_getpid>:
int _getpid() { return 1; }
 80008c4:	2001      	movs	r0, #1
 80008c6:	4770      	bx	lr

080008c8 <_write>:

int _write(__attribute__((unused)) int fd, const void *buf, size_t count)
{
 80008c8:	b510      	push	{r4, lr}
  console_send_block((uint8_t *)buf, count);
 80008ca:	4608      	mov	r0, r1
          __attribute__((unused)) int sig) { return -1; }
void _exit(__attribute__((unused)) int status) { while (1) {} } // spin...
int _getpid() { return 1; }

int _write(__attribute__((unused)) int fd, const void *buf, size_t count)
{
 80008cc:	4614      	mov	r4, r2
  console_send_block((uint8_t *)buf, count);
 80008ce:	4611      	mov	r1, r2
 80008d0:	f7ff ffc4 	bl	800085c <console_send_block>
  return count;
}
 80008d4:	4620      	mov	r0, r4
 80008d6:	bd10      	pop	{r4, pc}

080008d8 <_close>:
int _close(__attribute__((unused)) int fd) { return -1; }
 80008d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80008dc:	4770      	bx	lr
 80008de:	bf00      	nop

080008e0 <_fstat>:
int _fstat(__attribute__((unused)) int fd, 
           __attribute__((unused)) struct stat *st)
{
  st->st_mode = S_IFCHR;
 80008e0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008e4:	604b      	str	r3, [r1, #4]
  return 0;
}
 80008e6:	2000      	movs	r0, #0
 80008e8:	4770      	bx	lr
 80008ea:	bf00      	nop

080008ec <_isatty>:
int _isatty(__attribute__((unused)) int fd) { return 1; }
 80008ec:	2001      	movs	r0, #1
 80008ee:	4770      	bx	lr

080008f0 <_lseek>:
off_t _lseek(__attribute__((unused)) int fd, 
             __attribute__((unused)) off_t offset, 
             __attribute__((unused)) int whence) { return 0; }
 80008f0:	2000      	movs	r0, #0
 80008f2:	4770      	bx	lr

080008f4 <_read>:
ssize_t _read(__attribute__((unused)) int fd, 
              __attribute__((unused)) void *buf, 
              __attribute__((unused)) size_t count) { return 0; }
 80008f4:	2000      	movs	r0, #0
 80008f6:	4770      	bx	lr

080008f8 <fputc>:
FILE __stdout;
FILE __stderr;
int fputc(__attribute__((unused)) int ch, __attribute__((unused)) FILE *f)
{
  return 0;
}
 80008f8:	2000      	movs	r0, #0
 80008fa:	4770      	bx	lr

080008fc <_ttywrch>:
void _ttywrch(__attribute__((unused)) int ch) { }
 80008fc:	4770      	bx	lr
 80008fe:	bf00      	nop

08000900 <enet_read_phy_reg>:

///////////////////////////////////////////////////////////////////////////

uint16_t enet_read_phy_reg(const uint8_t reg_idx)
{
  while (ETH->MACMIIAR & ETH_MACMIIAR_MB) { } // ensure MII is idle
 8000900:	4909      	ldr	r1, [pc, #36]	; (8000928 <enet_read_phy_reg+0x28>)
 8000902:	690a      	ldr	r2, [r1, #16]
 8000904:	4b08      	ldr	r3, [pc, #32]	; (8000928 <enet_read_phy_reg+0x28>)
 8000906:	07d2      	lsls	r2, r2, #31
 8000908:	d4fb      	bmi.n	8000902 <enet_read_phy_reg+0x2>
  ETH->MACMIIAR = (ENET_PHY_ADDR << 11) |
                  ((reg_idx & 0x1f) << 6) |
 800090a:	f000 021f 	and.w	r2, r0, #31
 800090e:	0192      	lsls	r2, r2, #6
                  ETH_MACMIIAR_CR_Div102  | // clock divider
 8000910:	f442 6201 	orr.w	r2, r2, #2064	; 0x810
 8000914:	f042 0201 	orr.w	r2, r2, #1
///////////////////////////////////////////////////////////////////////////

uint16_t enet_read_phy_reg(const uint8_t reg_idx)
{
  while (ETH->MACMIIAR & ETH_MACMIIAR_MB) { } // ensure MII is idle
  ETH->MACMIIAR = (ENET_PHY_ADDR << 11) |
 8000918:	611a      	str	r2, [r3, #16]
                  ((reg_idx & 0x1f) << 6) |
                  ETH_MACMIIAR_CR_Div102  | // clock divider
                  ETH_MACMIIAR_MB;
  while (ETH->MACMIIAR & ETH_MACMIIAR_MB) { } // spin waiting for MII to finish
 800091a:	691a      	ldr	r2, [r3, #16]
 800091c:	4902      	ldr	r1, [pc, #8]	; (8000928 <enet_read_phy_reg+0x28>)
 800091e:	07d2      	lsls	r2, r2, #31
 8000920:	d4fb      	bmi.n	800091a <enet_read_phy_reg+0x1a>
  return ETH->MACMIIDR & 0xffff;
 8000922:	6948      	ldr	r0, [r1, #20]
}
 8000924:	b280      	uxth	r0, r0
 8000926:	4770      	bx	lr
 8000928:	40028000 	.word	0x40028000

0800092c <enet_write_phy_reg>:

void enet_write_phy_reg(const uint8_t reg_idx, const uint16_t reg_val)
{
 800092c:	b430      	push	{r4, r5}
  while (ETH->MACMIIAR & ETH_MACMIIAR_MB) { } // ensure MII is idle
 800092e:	4d15      	ldr	r5, [pc, #84]	; (8000984 <enet_write_phy_reg+0x58>)
 8000930:	692b      	ldr	r3, [r5, #16]
 8000932:	4c14      	ldr	r4, [pc, #80]	; (8000984 <enet_write_phy_reg+0x58>)
 8000934:	07da      	lsls	r2, r3, #31
 8000936:	d4fb      	bmi.n	8000930 <enet_write_phy_reg+0x4>
  ETH->MACMIIDR = reg_val; // set the outgoing data word
  ETH->MACMIIAR = (ENET_PHY_ADDR << 11)   |
                  ((reg_idx & 0x1f) << 6) |
 8000938:	f000 021f 	and.w	r2, r0, #31
 800093c:	0192      	lsls	r2, r2, #6
                  ETH_MACMIIAR_CR_Div102  | // MDC clock divider
                  ETH_MACMIIAR_MW         | // set the write bit
 800093e:	f442 6301 	orr.w	r3, r2, #2064	; 0x810
 8000942:	f043 0303 	orr.w	r3, r3, #3
}

void enet_write_phy_reg(const uint8_t reg_idx, const uint16_t reg_val)
{
  while (ETH->MACMIIAR & ETH_MACMIIAR_MB) { } // ensure MII is idle
  ETH->MACMIIDR = reg_val; // set the outgoing data word
 8000946:	6161      	str	r1, [r4, #20]
  ETH->MACMIIAR = (ENET_PHY_ADDR << 11)   |
                  ((reg_idx & 0x1f) << 6) |
                  ETH_MACMIIAR_CR_Div102  | // MDC clock divider
                  ETH_MACMIIAR_MW         | // set the write bit
                  ETH_MACMIIAR_MB; // start it up
  while (ETH->MACMIIAR & ETH_MACMIIAR_MB) { } // spin waiting for MII to finish
 8000948:	4625      	mov	r5, r4

void enet_write_phy_reg(const uint8_t reg_idx, const uint16_t reg_val)
{
  while (ETH->MACMIIAR & ETH_MACMIIAR_MB) { } // ensure MII is idle
  ETH->MACMIIDR = reg_val; // set the outgoing data word
  ETH->MACMIIAR = (ENET_PHY_ADDR << 11)   |
 800094a:	6123      	str	r3, [r4, #16]
                  ((reg_idx & 0x1f) << 6) |
                  ETH_MACMIIAR_CR_Div102  | // MDC clock divider
                  ETH_MACMIIAR_MW         | // set the write bit
                  ETH_MACMIIAR_MB; // start it up
  while (ETH->MACMIIAR & ETH_MACMIIAR_MB) { } // spin waiting for MII to finish
 800094c:	692b      	ldr	r3, [r5, #16]
 800094e:	07db      	lsls	r3, r3, #31
 8000950:	d4fc      	bmi.n	800094c <enet_write_phy_reg+0x20>

///////////////////////////////////////////////////////////////////////////

uint16_t enet_read_phy_reg(const uint8_t reg_idx)
{
  while (ETH->MACMIIAR & ETH_MACMIIAR_MB) { } // ensure MII is idle
 8000952:	4d0c      	ldr	r5, [pc, #48]	; (8000984 <enet_write_phy_reg+0x58>)
 8000954:	692c      	ldr	r4, [r5, #16]
 8000956:	4b0b      	ldr	r3, [pc, #44]	; (8000984 <enet_write_phy_reg+0x58>)
 8000958:	07e4      	lsls	r4, r4, #31
 800095a:	d4fb      	bmi.n	8000954 <enet_write_phy_reg+0x28>
  ETH->MACMIIAR = (ENET_PHY_ADDR << 11) |
                  ((reg_idx & 0x1f) << 6) |
                  ETH_MACMIIAR_CR_Div102  | // clock divider
 800095c:	f442 6401 	orr.w	r4, r2, #2064	; 0x810
 8000960:	f044 0401 	orr.w	r4, r4, #1
///////////////////////////////////////////////////////////////////////////

uint16_t enet_read_phy_reg(const uint8_t reg_idx)
{
  while (ETH->MACMIIAR & ETH_MACMIIAR_MB) { } // ensure MII is idle
  ETH->MACMIIAR = (ENET_PHY_ADDR << 11) |
 8000964:	611c      	str	r4, [r3, #16]
                  ((reg_idx & 0x1f) << 6) |
                  ETH_MACMIIAR_CR_Div102  | // clock divider
                  ETH_MACMIIAR_MB;
  while (ETH->MACMIIAR & ETH_MACMIIAR_MB) { } // spin waiting for MII to finish
 8000966:	691c      	ldr	r4, [r3, #16]
 8000968:	4d06      	ldr	r5, [pc, #24]	; (8000984 <enet_write_phy_reg+0x58>)
 800096a:	07e2      	lsls	r2, r4, #31
 800096c:	d4fb      	bmi.n	8000966 <enet_write_phy_reg+0x3a>
  return ETH->MACMIIDR & 0xffff;
 800096e:	696b      	ldr	r3, [r5, #20]
                  ETH_MACMIIAR_CR_Div102  | // MDC clock divider
                  ETH_MACMIIAR_MW         | // set the write bit
                  ETH_MACMIIAR_MB; // start it up
  while (ETH->MACMIIAR & ETH_MACMIIAR_MB) { } // spin waiting for MII to finish
  uint16_t readback_val = enet_read_phy_reg(reg_idx);
  if (readback_val != reg_val)
 8000970:	b29b      	uxth	r3, r3
 8000972:	4299      	cmp	r1, r3
 8000974:	d004      	beq.n	8000980 <enet_write_phy_reg+0x54>
  {
    printf("woah there. tried to write 0x%04x to reg %02d but it read back %04x\r\n",
 8000976:	4602      	mov	r2, r0
           reg_val, reg_idx, readback_val);
  }
}
 8000978:	bc30      	pop	{r4, r5}
                  ETH_MACMIIAR_MB; // start it up
  while (ETH->MACMIIAR & ETH_MACMIIAR_MB) { } // spin waiting for MII to finish
  uint16_t readback_val = enet_read_phy_reg(reg_idx);
  if (readback_val != reg_val)
  {
    printf("woah there. tried to write 0x%04x to reg %02d but it read back %04x\r\n",
 800097a:	4803      	ldr	r0, [pc, #12]	; (8000988 <enet_write_phy_reg+0x5c>)
 800097c:	f002 be86 	b.w	800368c <printf>
           reg_val, reg_idx, readback_val);
  }
}
 8000980:	bc30      	pop	{r4, r5}
 8000982:	4770      	bx	lr
 8000984:	40028000 	.word	0x40028000
 8000988:	0800a238 	.word	0x0800a238

0800098c <enet_init>:

void enet_init()
{
 800098c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  printf("enet_init()\r\n");
 8000990:	48a2      	ldr	r0, [pc, #648]	; (8000c1c <enet_init+0x290>)
  // set up the pins on port a
  RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN     |  // and all the i/o ports we
                  RCC_AHB1ENR_GPIOBEN     |  // will be using to talk to
                  RCC_AHB1ENR_GPIOCEN;       // the ethernet PHY

  GPIOA->MODER |= (2 << (PORTA_ETH_REFCLK * 2)) |
 8000992:	4ca3      	ldr	r4, [pc, #652]	; (8000c20 <enet_init+0x294>)
           reg_val, reg_idx, readback_val);
  }
}

void enet_init()
{
 8000994:	b08e      	sub	sp, #56	; 0x38
  printf("enet_init()\r\n");
 8000996:	f002 febf 	bl	8003718 <puts>
  // set up the pins on port a
  RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN     |  // and all the i/o ports we
 800099a:	4aa2      	ldr	r2, [pc, #648]	; (8000c24 <enet_init+0x298>)
  GPIOA->AFR[0] |= (11 << (PORTA_ETH_REFCLK * 4)) |
                   (11 << (PORTA_ETH_MDIO   * 4)) |
                   (11 << (PORTA_ETH_CRSDV  * 4));

  // set up the ethernet pins on port b
  GPIOB->MODER |= (2 << (PORTB_ETH_TXEN * 2)) |
 800099c:	4ba2      	ldr	r3, [pc, #648]	; (8000c28 <enet_init+0x29c>)

void enet_init()
{
  printf("enet_init()\r\n");
  // set up the pins on port a
  RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN     |  // and all the i/o ports we
 800099e:	6b11      	ldr	r1, [r2, #48]	; 0x30
                    (3 << (PORTB_ETH_TXD0 * 2)) |
                    (3 << (PORTB_ETH_TXD1 * 2)); // make the tx pins go fast
  GPIOB->MODER |= (1 << (PORTB_PHY_RESET * 2)); // reset = gpio output pin

  // set up the ethernet pins on port c
  GPIOC->MODER  |= ( 2 << (PORTC_ETH_MDC  * 2)) |
 80009a0:	48a2      	ldr	r0, [pc, #648]	; (8000c2c <enet_init+0x2a0>)

void enet_init()
{
  printf("enet_init()\r\n");
  // set up the pins on port a
  RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN     |  // and all the i/o ports we
 80009a2:	f041 0107 	orr.w	r1, r1, #7
 80009a6:	6311      	str	r1, [r2, #48]	; 0x30
                  RCC_AHB1ENR_GPIOBEN     |  // will be using to talk to
                  RCC_AHB1ENR_GPIOCEN;       // the ethernet PHY

  GPIOA->MODER |= (2 << (PORTA_ETH_REFCLK * 2)) |
 80009a8:	6821      	ldr	r1, [r4, #0]
 80009aa:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 80009ae:	f041 0128 	orr.w	r1, r1, #40	; 0x28
 80009b2:	6021      	str	r1, [r4, #0]
                  (2 << (PORTA_ETH_MDIO   * 2)) |
                  (2 << (PORTA_ETH_CRSDV  * 2)); // set these guys as AF pins
  GPIOA->AFR[0] |= (11 << (PORTA_ETH_REFCLK * 4)) |
 80009b4:	6a21      	ldr	r1, [r4, #32]
 80009b6:	f041 4130 	orr.w	r1, r1, #2952790016	; 0xb0000000
 80009ba:	f441 613b 	orr.w	r1, r1, #2992	; 0xbb0
 80009be:	6221      	str	r1, [r4, #32]
                   (11 << (PORTA_ETH_MDIO   * 4)) |
                   (11 << (PORTA_ETH_CRSDV  * 4));

  // set up the ethernet pins on port b
  GPIOB->MODER |= (2 << (PORTB_ETH_TXEN * 2)) |
 80009c0:	6819      	ldr	r1, [r3, #0]
 80009c2:	f041 6128 	orr.w	r1, r1, #176160768	; 0xa800000
 80009c6:	6019      	str	r1, [r3, #0]
                  (2 << (PORTB_ETH_TXD0 * 2)) |
                  (2 << (PORTB_ETH_TXD1 * 2));
  GPIOB->AFR[1] |= (11 << ((PORTB_ETH_TXEN - 8) * 4)) |
 80009c8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80009ca:	f441 013b 	orr.w	r1, r1, #12255232	; 0xbb0000
 80009ce:	f441 4130 	orr.w	r1, r1, #45056	; 0xb000
 80009d2:	6259      	str	r1, [r3, #36]	; 0x24
                   (11 << ((PORTB_ETH_TXD0 - 8) * 4)) |
                   (11 << ((PORTB_ETH_TXD1 - 8) * 4));
  GPIOB->OSPEEDR |= (3 << (PORTB_ETH_TXEN * 2)) |
 80009d4:	6899      	ldr	r1, [r3, #8]
 80009d6:	f041 617c 	orr.w	r1, r1, #264241152	; 0xfc00000
 80009da:	6099      	str	r1, [r3, #8]
                    (3 << (PORTB_ETH_TXD0 * 2)) |
                    (3 << (PORTB_ETH_TXD1 * 2)); // make the tx pins go fast
  GPIOB->MODER |= (1 << (PORTB_PHY_RESET * 2)); // reset = gpio output pin
 80009dc:	6819      	ldr	r1, [r3, #0]
 80009de:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 80009e2:	6019      	str	r1, [r3, #0]

  // set up the ethernet pins on port c
  GPIOC->MODER  |= ( 2 << (PORTC_ETH_MDC  * 2)) |
 80009e4:	6803      	ldr	r3, [r0, #0]
 80009e6:	f443 6320 	orr.w	r3, r3, #2560	; 0xa00
 80009ea:	f043 0308 	orr.w	r3, r3, #8
 80009ee:	6003      	str	r3, [r0, #0]
                   ( 2 << (PORTC_ETH_RXD0 * 2)) |
                   ( 2 << (PORTC_ETH_RXD1 * 2));
  GPIOC->AFR[0] |= (11 << (PORTC_ETH_MDC  * 4)) |
 80009f0:	6a03      	ldr	r3, [r0, #32]
 80009f2:	f443 033b 	orr.w	r3, r3, #12255232	; 0xbb0000
 80009f6:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80009fa:	6203      	str	r3, [r0, #32]
                   (11 << (PORTC_ETH_RXD0 * 4)) |
                   (11 << (PORTC_ETH_RXD1 * 4));

  RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN; // enable the sysconfig block
 80009fc:	6c53      	ldr	r3, [r2, #68]	; 0x44
 80009fe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a02:	6453      	str	r3, [r2, #68]	; 0x44
  RCC->AHB1RSTR |= RCC_AHB1RSTR_ETHMACRST;
 8000a04:	6913      	ldr	r3, [r2, #16]
  for (volatile int i = 0; i < 1000; i++) { } // wait for sysconfig to come up
 8000a06:	2100      	movs	r1, #0
  GPIOC->AFR[0] |= (11 << (PORTC_ETH_MDC  * 4)) |
                   (11 << (PORTC_ETH_RXD0 * 4)) |
                   (11 << (PORTC_ETH_RXD1 * 4));

  RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN; // enable the sysconfig block
  RCC->AHB1RSTR |= RCC_AHB1RSTR_ETHMACRST;
 8000a08:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000a0c:	6113      	str	r3, [r2, #16]
  for (volatile int i = 0; i < 1000; i++) { } // wait for sysconfig to come up
 8000a0e:	9101      	str	r1, [sp, #4]
 8000a10:	9b01      	ldr	r3, [sp, #4]
 8000a12:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000a16:	da06      	bge.n	8000a26 <enet_init+0x9a>
 8000a18:	9b01      	ldr	r3, [sp, #4]
 8000a1a:	3301      	adds	r3, #1
 8000a1c:	9301      	str	r3, [sp, #4]
 8000a1e:	9b01      	ldr	r3, [sp, #4]
 8000a20:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000a24:	dbf8      	blt.n	8000a18 <enet_init+0x8c>
  // hold the MAC in reset while we set it to RMII mode
  for (volatile int i = 0; i < 1000; i++) { } // wait for sysconfig to come up
 8000a26:	2300      	movs	r3, #0
 8000a28:	9302      	str	r3, [sp, #8]
 8000a2a:	9b02      	ldr	r3, [sp, #8]
 8000a2c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000a30:	da06      	bge.n	8000a40 <enet_init+0xb4>
 8000a32:	9b02      	ldr	r3, [sp, #8]
 8000a34:	3301      	adds	r3, #1
 8000a36:	9302      	str	r3, [sp, #8]
 8000a38:	9b02      	ldr	r3, [sp, #8]
 8000a3a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000a3e:	dbf8      	blt.n	8000a32 <enet_init+0xa6>
  SYSCFG->PMC |= SYSCFG_PMC_MII_RMII_SEL; // set the MAC in RMII mode
 8000a40:	497b      	ldr	r1, [pc, #492]	; (8000c30 <enet_init+0x2a4>)
  for (volatile int i = 0; i < 100000; i++) { } // wait for sysconfig to come up
 8000a42:	4a7c      	ldr	r2, [pc, #496]	; (8000c34 <enet_init+0x2a8>)
  RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN; // enable the sysconfig block
  RCC->AHB1RSTR |= RCC_AHB1RSTR_ETHMACRST;
  for (volatile int i = 0; i < 1000; i++) { } // wait for sysconfig to come up
  // hold the MAC in reset while we set it to RMII mode
  for (volatile int i = 0; i < 1000; i++) { } // wait for sysconfig to come up
  SYSCFG->PMC |= SYSCFG_PMC_MII_RMII_SEL; // set the MAC in RMII mode
 8000a44:	684b      	ldr	r3, [r1, #4]
  for (volatile int i = 0; i < 100000; i++) { } // wait for sysconfig to come up
 8000a46:	2000      	movs	r0, #0
  RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN; // enable the sysconfig block
  RCC->AHB1RSTR |= RCC_AHB1RSTR_ETHMACRST;
  for (volatile int i = 0; i < 1000; i++) { } // wait for sysconfig to come up
  // hold the MAC in reset while we set it to RMII mode
  for (volatile int i = 0; i < 1000; i++) { } // wait for sysconfig to come up
  SYSCFG->PMC |= SYSCFG_PMC_MII_RMII_SEL; // set the MAC in RMII mode
 8000a48:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000a4c:	604b      	str	r3, [r1, #4]
  for (volatile int i = 0; i < 100000; i++) { } // wait for sysconfig to come up
 8000a4e:	9003      	str	r0, [sp, #12]
 8000a50:	9b03      	ldr	r3, [sp, #12]
 8000a52:	4293      	cmp	r3, r2
 8000a54:	dc05      	bgt.n	8000a62 <enet_init+0xd6>
 8000a56:	9b03      	ldr	r3, [sp, #12]
 8000a58:	3301      	adds	r3, #1
 8000a5a:	9303      	str	r3, [sp, #12]
 8000a5c:	9b03      	ldr	r3, [sp, #12]
 8000a5e:	4293      	cmp	r3, r2
 8000a60:	ddf9      	ble.n	8000a56 <enet_init+0xca>
  RCC->AHB1ENR |= RCC_AHB1ENR_ETHMACRXEN  |
 8000a62:	4970      	ldr	r1, [pc, #448]	; (8000c24 <enet_init+0x298>)
                  RCC_AHB1ENR_ETHMACTXEN  |
                  RCC_AHB1ENR_ETHMACEN    ;  // turn on ur ethernet plz
  for (volatile int i = 0; i < 100000; i++) { } // wait
 8000a64:	4a73      	ldr	r2, [pc, #460]	; (8000c34 <enet_init+0x2a8>)
  for (volatile int i = 0; i < 1000; i++) { } // wait for sysconfig to come up
  // hold the MAC in reset while we set it to RMII mode
  for (volatile int i = 0; i < 1000; i++) { } // wait for sysconfig to come up
  SYSCFG->PMC |= SYSCFG_PMC_MII_RMII_SEL; // set the MAC in RMII mode
  for (volatile int i = 0; i < 100000; i++) { } // wait for sysconfig to come up
  RCC->AHB1ENR |= RCC_AHB1ENR_ETHMACRXEN  |
 8000a66:	6b0b      	ldr	r3, [r1, #48]	; 0x30
                  RCC_AHB1ENR_ETHMACTXEN  |
                  RCC_AHB1ENR_ETHMACEN    ;  // turn on ur ethernet plz
  for (volatile int i = 0; i < 100000; i++) { } // wait
 8000a68:	2000      	movs	r0, #0
  for (volatile int i = 0; i < 1000; i++) { } // wait for sysconfig to come up
  // hold the MAC in reset while we set it to RMII mode
  for (volatile int i = 0; i < 1000; i++) { } // wait for sysconfig to come up
  SYSCFG->PMC |= SYSCFG_PMC_MII_RMII_SEL; // set the MAC in RMII mode
  for (volatile int i = 0; i < 100000; i++) { } // wait for sysconfig to come up
  RCC->AHB1ENR |= RCC_AHB1ENR_ETHMACRXEN  |
 8000a6a:	f043 6360 	orr.w	r3, r3, #234881024	; 0xe000000
 8000a6e:	630b      	str	r3, [r1, #48]	; 0x30
                  RCC_AHB1ENR_ETHMACTXEN  |
                  RCC_AHB1ENR_ETHMACEN    ;  // turn on ur ethernet plz
  for (volatile int i = 0; i < 100000; i++) { } // wait
 8000a70:	9004      	str	r0, [sp, #16]
 8000a72:	9b04      	ldr	r3, [sp, #16]
 8000a74:	4293      	cmp	r3, r2
 8000a76:	dc05      	bgt.n	8000a84 <enet_init+0xf8>
 8000a78:	9b04      	ldr	r3, [sp, #16]
 8000a7a:	3301      	adds	r3, #1
 8000a7c:	9304      	str	r3, [sp, #16]
 8000a7e:	9b04      	ldr	r3, [sp, #16]
 8000a80:	4293      	cmp	r3, r2
 8000a82:	ddf9      	ble.n	8000a78 <enet_init+0xec>
  RCC->AHB1RSTR &= ~RCC_AHB1RSTR_ETHMACRST; // release MAC reset
 8000a84:	4967      	ldr	r1, [pc, #412]	; (8000c24 <enet_init+0x298>)
  for (volatile int i = 0; i < 100000; i++) { } // wait
 8000a86:	4a6b      	ldr	r2, [pc, #428]	; (8000c34 <enet_init+0x2a8>)
  for (volatile int i = 0; i < 100000; i++) { } // wait for sysconfig to come up
  RCC->AHB1ENR |= RCC_AHB1ENR_ETHMACRXEN  |
                  RCC_AHB1ENR_ETHMACTXEN  |
                  RCC_AHB1ENR_ETHMACEN    ;  // turn on ur ethernet plz
  for (volatile int i = 0; i < 100000; i++) { } // wait
  RCC->AHB1RSTR &= ~RCC_AHB1RSTR_ETHMACRST; // release MAC reset
 8000a88:	690b      	ldr	r3, [r1, #16]
  for (volatile int i = 0; i < 100000; i++) { } // wait
 8000a8a:	2000      	movs	r0, #0
  for (volatile int i = 0; i < 100000; i++) { } // wait for sysconfig to come up
  RCC->AHB1ENR |= RCC_AHB1ENR_ETHMACRXEN  |
                  RCC_AHB1ENR_ETHMACTXEN  |
                  RCC_AHB1ENR_ETHMACEN    ;  // turn on ur ethernet plz
  for (volatile int i = 0; i < 100000; i++) { } // wait
  RCC->AHB1RSTR &= ~RCC_AHB1RSTR_ETHMACRST; // release MAC reset
 8000a8c:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8000a90:	610b      	str	r3, [r1, #16]
  for (volatile int i = 0; i < 100000; i++) { } // wait
 8000a92:	9005      	str	r0, [sp, #20]
 8000a94:	9b05      	ldr	r3, [sp, #20]
 8000a96:	4293      	cmp	r3, r2
 8000a98:	dc05      	bgt.n	8000aa6 <enet_init+0x11a>
 8000a9a:	9b05      	ldr	r3, [sp, #20]
 8000a9c:	3301      	adds	r3, #1
 8000a9e:	9305      	str	r3, [sp, #20]
 8000aa0:	9b05      	ldr	r3, [sp, #20]
 8000aa2:	4293      	cmp	r3, r2
 8000aa4:	ddf9      	ble.n	8000a9a <enet_init+0x10e>
  RCC->AHB1RSTR |= RCC_AHB1RSTR_ETHMACRST;
 8000aa6:	495f      	ldr	r1, [pc, #380]	; (8000c24 <enet_init+0x298>)
  for (volatile int i = 0; i < 100000; i++) { } // wait
 8000aa8:	4a62      	ldr	r2, [pc, #392]	; (8000c34 <enet_init+0x2a8>)
                  RCC_AHB1ENR_ETHMACTXEN  |
                  RCC_AHB1ENR_ETHMACEN    ;  // turn on ur ethernet plz
  for (volatile int i = 0; i < 100000; i++) { } // wait
  RCC->AHB1RSTR &= ~RCC_AHB1RSTR_ETHMACRST; // release MAC reset
  for (volatile int i = 0; i < 100000; i++) { } // wait
  RCC->AHB1RSTR |= RCC_AHB1RSTR_ETHMACRST;
 8000aaa:	690b      	ldr	r3, [r1, #16]
  for (volatile int i = 0; i < 100000; i++) { } // wait
 8000aac:	2000      	movs	r0, #0
                  RCC_AHB1ENR_ETHMACTXEN  |
                  RCC_AHB1ENR_ETHMACEN    ;  // turn on ur ethernet plz
  for (volatile int i = 0; i < 100000; i++) { } // wait
  RCC->AHB1RSTR &= ~RCC_AHB1RSTR_ETHMACRST; // release MAC reset
  for (volatile int i = 0; i < 100000; i++) { } // wait
  RCC->AHB1RSTR |= RCC_AHB1RSTR_ETHMACRST;
 8000aae:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000ab2:	610b      	str	r3, [r1, #16]
  for (volatile int i = 0; i < 100000; i++) { } // wait
 8000ab4:	9006      	str	r0, [sp, #24]
 8000ab6:	9b06      	ldr	r3, [sp, #24]
 8000ab8:	4293      	cmp	r3, r2
 8000aba:	dc05      	bgt.n	8000ac8 <enet_init+0x13c>
 8000abc:	9b06      	ldr	r3, [sp, #24]
 8000abe:	3301      	adds	r3, #1
 8000ac0:	9306      	str	r3, [sp, #24]
 8000ac2:	9b06      	ldr	r3, [sp, #24]
 8000ac4:	4293      	cmp	r3, r2
 8000ac6:	ddf9      	ble.n	8000abc <enet_init+0x130>
  RCC->AHB1RSTR &= ~RCC_AHB1RSTR_ETHMACRST; // release MAC reset
 8000ac8:	4956      	ldr	r1, [pc, #344]	; (8000c24 <enet_init+0x298>)
  for (volatile int i = 0; i < 100000; i++) { } // wait for sysconfig ... (?)
 8000aca:	4a5a      	ldr	r2, [pc, #360]	; (8000c34 <enet_init+0x2a8>)
  for (volatile int i = 0; i < 100000; i++) { } // wait
  RCC->AHB1RSTR &= ~RCC_AHB1RSTR_ETHMACRST; // release MAC reset
  for (volatile int i = 0; i < 100000; i++) { } // wait
  RCC->AHB1RSTR |= RCC_AHB1RSTR_ETHMACRST;
  for (volatile int i = 0; i < 100000; i++) { } // wait
  RCC->AHB1RSTR &= ~RCC_AHB1RSTR_ETHMACRST; // release MAC reset
 8000acc:	690b      	ldr	r3, [r1, #16]
  for (volatile int i = 0; i < 100000; i++) { } // wait for sysconfig ... (?)
 8000ace:	2000      	movs	r0, #0
  for (volatile int i = 0; i < 100000; i++) { } // wait
  RCC->AHB1RSTR &= ~RCC_AHB1RSTR_ETHMACRST; // release MAC reset
  for (volatile int i = 0; i < 100000; i++) { } // wait
  RCC->AHB1RSTR |= RCC_AHB1RSTR_ETHMACRST;
  for (volatile int i = 0; i < 100000; i++) { } // wait
  RCC->AHB1RSTR &= ~RCC_AHB1RSTR_ETHMACRST; // release MAC reset
 8000ad0:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8000ad4:	610b      	str	r3, [r1, #16]
  for (volatile int i = 0; i < 100000; i++) { } // wait for sysconfig ... (?)
 8000ad6:	9007      	str	r0, [sp, #28]
 8000ad8:	9b07      	ldr	r3, [sp, #28]
 8000ada:	4293      	cmp	r3, r2
 8000adc:	dc05      	bgt.n	8000aea <enet_init+0x15e>
 8000ade:	9b07      	ldr	r3, [sp, #28]
 8000ae0:	3301      	adds	r3, #1
 8000ae2:	9307      	str	r3, [sp, #28]
 8000ae4:	9b07      	ldr	r3, [sp, #28]
 8000ae6:	4293      	cmp	r3, r2
 8000ae8:	ddf9      	ble.n	8000ade <enet_init+0x152>

  ETH->DMABMR |= ETH_DMABMR_SR;
 8000aea:	4953      	ldr	r1, [pc, #332]	; (8000c38 <enet_init+0x2ac>)
  for (volatile uint32_t i = 0; i < 100000; i++) { }
 8000aec:	4a51      	ldr	r2, [pc, #324]	; (8000c34 <enet_init+0x2a8>)
  RCC->AHB1RSTR |= RCC_AHB1RSTR_ETHMACRST;
  for (volatile int i = 0; i < 100000; i++) { } // wait
  RCC->AHB1RSTR &= ~RCC_AHB1RSTR_ETHMACRST; // release MAC reset
  for (volatile int i = 0; i < 100000; i++) { } // wait for sysconfig ... (?)

  ETH->DMABMR |= ETH_DMABMR_SR;
 8000aee:	680b      	ldr	r3, [r1, #0]
  for (volatile uint32_t i = 0; i < 100000; i++) { }
 8000af0:	2000      	movs	r0, #0
  RCC->AHB1RSTR |= RCC_AHB1RSTR_ETHMACRST;
  for (volatile int i = 0; i < 100000; i++) { } // wait
  RCC->AHB1RSTR &= ~RCC_AHB1RSTR_ETHMACRST; // release MAC reset
  for (volatile int i = 0; i < 100000; i++) { } // wait for sysconfig ... (?)

  ETH->DMABMR |= ETH_DMABMR_SR;
 8000af2:	f043 0301 	orr.w	r3, r3, #1
 8000af6:	600b      	str	r3, [r1, #0]
  for (volatile uint32_t i = 0; i < 100000; i++) { }
 8000af8:	9008      	str	r0, [sp, #32]
 8000afa:	9b08      	ldr	r3, [sp, #32]
 8000afc:	4293      	cmp	r3, r2
 8000afe:	d805      	bhi.n	8000b0c <enet_init+0x180>
 8000b00:	9b08      	ldr	r3, [sp, #32]
 8000b02:	3301      	adds	r3, #1
 8000b04:	9308      	str	r3, [sp, #32]
 8000b06:	9b08      	ldr	r3, [sp, #32]
 8000b08:	4293      	cmp	r3, r2
 8000b0a:	d9f9      	bls.n	8000b00 <enet_init+0x174>
  while (ETH->DMABMR & ETH_DMABMR_SR) { } // wait for it to reset
 8000b0c:	4a4a      	ldr	r2, [pc, #296]	; (8000c38 <enet_init+0x2ac>)
 8000b0e:	6813      	ldr	r3, [r2, #0]
 8000b10:	f013 0301 	ands.w	r3, r3, #1
 8000b14:	d1fb      	bne.n	8000b0e <enet_init+0x182>
  for (volatile uint32_t i = 0; i < 100000; i++) { }
 8000b16:	9309      	str	r3, [sp, #36]	; 0x24
 8000b18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8000b1a:	4a46      	ldr	r2, [pc, #280]	; (8000c34 <enet_init+0x2a8>)
 8000b1c:	4293      	cmp	r3, r2
 8000b1e:	d805      	bhi.n	8000b2c <enet_init+0x1a0>
 8000b20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8000b22:	3301      	adds	r3, #1
 8000b24:	9309      	str	r3, [sp, #36]	; 0x24
 8000b26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8000b28:	4293      	cmp	r3, r2
 8000b2a:	d9f9      	bls.n	8000b20 <enet_init+0x194>
  ETH->DMAOMR |= ETH_DMAOMR_FTF; // flush DMA
 8000b2c:	4843      	ldr	r0, [pc, #268]	; (8000c3c <enet_init+0x2b0>)
  while (ETH->DMAOMR & ETH_DMAOMR_FTF) { } // wait for it to flush
 8000b2e:	4944      	ldr	r1, [pc, #272]	; (8000c40 <enet_init+0x2b4>)

  ETH->DMABMR |= ETH_DMABMR_SR;
  for (volatile uint32_t i = 0; i < 100000; i++) { }
  while (ETH->DMABMR & ETH_DMABMR_SR) { } // wait for it to reset
  for (volatile uint32_t i = 0; i < 100000; i++) { }
  ETH->DMAOMR |= ETH_DMAOMR_FTF; // flush DMA
 8000b30:	f241 0218 	movw	r2, #4120	; 0x1018
 8000b34:	5883      	ldr	r3, [r0, r2]
 8000b36:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000b3a:	5083      	str	r3, [r0, r2]
  while (ETH->DMAOMR & ETH_DMAOMR_FTF) { } // wait for it to flush
 8000b3c:	680b      	ldr	r3, [r1, #0]
 8000b3e:	4a3f      	ldr	r2, [pc, #252]	; (8000c3c <enet_init+0x2b0>)
 8000b40:	f413 1380 	ands.w	r3, r3, #1048576	; 0x100000
 8000b44:	d1fa      	bne.n	8000b3c <enet_init+0x1b0>

  // now, configure the ethernet peripheral
  ETH->MACCR |= 0x02000000 | // CSTF = strip FCS. why isn't there a symbol ?
 8000b46:	6810      	ldr	r0, [r2, #0]
                ETH_MACCR_DM   | // full duplex
                ETH_MACCR_IPCO | // ipv4 checksum auto-generation for RX
                ETH_MACCR_APCS;  // automatically remove pad+CRC from frames
  ETH->MACFFR |= ETH_MACFFR_RA; // for now, don't try to filter in hardware
  // generate a decent reset pulse now
  GPIOB->BSRRL = 1 << PORTB_PHY_RESET;
 8000b48:	4c37      	ldr	r4, [pc, #220]	; (8000c28 <enet_init+0x29c>)
  for (volatile uint32_t i = 0; i < 100000; i++) { }
 8000b4a:	493a      	ldr	r1, [pc, #232]	; (8000c34 <enet_init+0x2a8>)
  for (volatile uint32_t i = 0; i < 100000; i++) { }
  ETH->DMAOMR |= ETH_DMAOMR_FTF; // flush DMA
  while (ETH->DMAOMR & ETH_DMAOMR_FTF) { } // wait for it to flush

  // now, configure the ethernet peripheral
  ETH->MACCR |= 0x02000000 | // CSTF = strip FCS. why isn't there a symbol ?
 8000b4c:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
 8000b50:	f440 4099 	orr.w	r0, r0, #19584	; 0x4c80
 8000b54:	6010      	str	r0, [r2, #0]
                ETH_MACCR_FES  | // enable 100 mbit mode
                ETH_MACCR_DM   | // full duplex
                ETH_MACCR_IPCO | // ipv4 checksum auto-generation for RX
                ETH_MACCR_APCS;  // automatically remove pad+CRC from frames
  ETH->MACFFR |= ETH_MACFFR_RA; // for now, don't try to filter in hardware
 8000b56:	6850      	ldr	r0, [r2, #4]
  // generate a decent reset pulse now
  GPIOB->BSRRL = 1 << PORTB_PHY_RESET;
 8000b58:	f44f 4580 	mov.w	r5, #16384	; 0x4000
  ETH->MACCR |= 0x02000000 | // CSTF = strip FCS. why isn't there a symbol ?
                ETH_MACCR_FES  | // enable 100 mbit mode
                ETH_MACCR_DM   | // full duplex
                ETH_MACCR_IPCO | // ipv4 checksum auto-generation for RX
                ETH_MACCR_APCS;  // automatically remove pad+CRC from frames
  ETH->MACFFR |= ETH_MACFFR_RA; // for now, don't try to filter in hardware
 8000b5c:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8000b60:	6050      	str	r0, [r2, #4]
  // generate a decent reset pulse now
  GPIOB->BSRRL = 1 << PORTB_PHY_RESET;
 8000b62:	8325      	strh	r5, [r4, #24]
  for (volatile uint32_t i = 0; i < 100000; i++) { }
 8000b64:	930a      	str	r3, [sp, #40]	; 0x28
 8000b66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8000b68:	428b      	cmp	r3, r1
 8000b6a:	bf98      	it	ls
 8000b6c:	460a      	movls	r2, r1
 8000b6e:	d805      	bhi.n	8000b7c <enet_init+0x1f0>
 8000b70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8000b72:	3301      	adds	r3, #1
 8000b74:	930a      	str	r3, [sp, #40]	; 0x28
 8000b76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8000b78:	4293      	cmp	r3, r2
 8000b7a:	d9f9      	bls.n	8000b70 <enet_init+0x1e4>
  GPIOB->BSRRH = 1 << PORTB_PHY_RESET; // assert reset (pull it low)
 8000b7c:	492a      	ldr	r1, [pc, #168]	; (8000c28 <enet_init+0x29c>)
  for (volatile uint32_t i = 0; i < 100000; i++) { } // let some time pass
 8000b7e:	4a2d      	ldr	r2, [pc, #180]	; (8000c34 <enet_init+0x2a8>)
 8000b80:	2300      	movs	r3, #0
                ETH_MACCR_APCS;  // automatically remove pad+CRC from frames
  ETH->MACFFR |= ETH_MACFFR_RA; // for now, don't try to filter in hardware
  // generate a decent reset pulse now
  GPIOB->BSRRL = 1 << PORTB_PHY_RESET;
  for (volatile uint32_t i = 0; i < 100000; i++) { }
  GPIOB->BSRRH = 1 << PORTB_PHY_RESET; // assert reset (pull it low)
 8000b82:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000b86:	8348      	strh	r0, [r1, #26]
  for (volatile uint32_t i = 0; i < 100000; i++) { } // let some time pass
 8000b88:	930b      	str	r3, [sp, #44]	; 0x2c
 8000b8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8000b8c:	4293      	cmp	r3, r2
 8000b8e:	d805      	bhi.n	8000b9c <enet_init+0x210>
 8000b90:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8000b92:	3301      	adds	r3, #1
 8000b94:	930b      	str	r3, [sp, #44]	; 0x2c
 8000b96:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8000b98:	4293      	cmp	r3, r2
 8000b9a:	d9f9      	bls.n	8000b90 <enet_init+0x204>
  GPIOB->BSRRL = 1 << PORTB_PHY_RESET; // de-assert reset (pull it high)
 8000b9c:	4922      	ldr	r1, [pc, #136]	; (8000c28 <enet_init+0x29c>)
  // todo: only need to wait until registers read back something other
  // than 0xffff . then we don't have to wait as long.
  for (volatile uint32_t i = 0; i < 1000000; i++) { } // let it initialize
 8000b9e:	4a29      	ldr	r2, [pc, #164]	; (8000c44 <enet_init+0x2b8>)
 8000ba0:	2300      	movs	r3, #0
  // generate a decent reset pulse now
  GPIOB->BSRRL = 1 << PORTB_PHY_RESET;
  for (volatile uint32_t i = 0; i < 100000; i++) { }
  GPIOB->BSRRH = 1 << PORTB_PHY_RESET; // assert reset (pull it low)
  for (volatile uint32_t i = 0; i < 100000; i++) { } // let some time pass
  GPIOB->BSRRL = 1 << PORTB_PHY_RESET; // de-assert reset (pull it high)
 8000ba2:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000ba6:	8308      	strh	r0, [r1, #24]
  // todo: only need to wait until registers read back something other
  // than 0xffff . then we don't have to wait as long.
  for (volatile uint32_t i = 0; i < 1000000; i++) { } // let it initialize
 8000ba8:	930c      	str	r3, [sp, #48]	; 0x30
 8000baa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000bac:	4293      	cmp	r3, r2
 8000bae:	d805      	bhi.n	8000bbc <enet_init+0x230>
 8000bb0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000bb2:	3301      	adds	r3, #1
 8000bb4:	930c      	str	r3, [sp, #48]	; 0x30
 8000bb6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000bb8:	4293      	cmp	r3, r2
 8000bba:	d9f9      	bls.n	8000bb0 <enet_init+0x224>
  printf("waiting for PHY to wake up...\r\n");
 8000bbc:	4822      	ldr	r0, [pc, #136]	; (8000c48 <enet_init+0x2bc>)
 8000bbe:	f002 fdab 	bl	8003718 <puts>

///////////////////////////////////////////////////////////////////////////

uint16_t enet_read_phy_reg(const uint8_t reg_idx)
{
  while (ETH->MACMIIAR & ETH_MACMIIAR_MB) { } // ensure MII is idle
 8000bc2:	4a1e      	ldr	r2, [pc, #120]	; (8000c3c <enet_init+0x2b0>)
  ETH->MACMIIAR = (ENET_PHY_ADDR << 11) |
 8000bc4:	f640 0511 	movw	r5, #2065	; 0x811

///////////////////////////////////////////////////////////////////////////

uint16_t enet_read_phy_reg(const uint8_t reg_idx)
{
  while (ETH->MACMIIAR & ETH_MACMIIAR_MB) { } // ensure MII is idle
 8000bc8:	4610      	mov	r0, r2
  GPIOB->BSRRL = 1 << PORTB_PHY_RESET; // de-assert reset (pull it high)
  // todo: only need to wait until registers read back something other
  // than 0xffff . then we don't have to wait as long.
  for (volatile uint32_t i = 0; i < 1000000; i++) { } // let it initialize
  printf("waiting for PHY to wake up...\r\n");
  while (enet_read_phy_reg(0) == 0xffff) { }
 8000bca:	f64f 74ff 	movw	r4, #65535	; 0xffff

///////////////////////////////////////////////////////////////////////////

uint16_t enet_read_phy_reg(const uint8_t reg_idx)
{
  while (ETH->MACMIIAR & ETH_MACMIIAR_MB) { } // ensure MII is idle
 8000bce:	6913      	ldr	r3, [r2, #16]
 8000bd0:	07d9      	lsls	r1, r3, #31
 8000bd2:	d4fc      	bmi.n	8000bce <enet_init+0x242>
  ETH->MACMIIAR = (ENET_PHY_ADDR << 11) |
 8000bd4:	6105      	str	r5, [r0, #16]
                  ((reg_idx & 0x1f) << 6) |
                  ETH_MACMIIAR_CR_Div102  | // clock divider
                  ETH_MACMIIAR_MB;
  while (ETH->MACMIIAR & ETH_MACMIIAR_MB) { } // spin waiting for MII to finish
 8000bd6:	6913      	ldr	r3, [r2, #16]
 8000bd8:	f013 0301 	ands.w	r3, r3, #1
 8000bdc:	d1fb      	bne.n	8000bd6 <enet_init+0x24a>
  return ETH->MACMIIDR & 0xffff;
 8000bde:	6941      	ldr	r1, [r0, #20]
  GPIOB->BSRRL = 1 << PORTB_PHY_RESET; // de-assert reset (pull it high)
  // todo: only need to wait until registers read back something other
  // than 0xffff . then we don't have to wait as long.
  for (volatile uint32_t i = 0; i < 1000000; i++) { } // let it initialize
  printf("waiting for PHY to wake up...\r\n");
  while (enet_read_phy_reg(0) == 0xffff) { }
 8000be0:	b289      	uxth	r1, r1
 8000be2:	42a1      	cmp	r1, r4
 8000be4:	d0f3      	beq.n	8000bce <enet_init+0x242>
  for (volatile uint32_t i = 0; i < 1000000; i++) { } // let it initialize
 8000be6:	930d      	str	r3, [sp, #52]	; 0x34
 8000be8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8000bea:	4a16      	ldr	r2, [pc, #88]	; (8000c44 <enet_init+0x2b8>)
 8000bec:	4293      	cmp	r3, r2
 8000bee:	d805      	bhi.n	8000bfc <enet_init+0x270>
 8000bf0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8000bf2:	3301      	adds	r3, #1
 8000bf4:	930d      	str	r3, [sp, #52]	; 0x34
 8000bf6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8000bf8:	4293      	cmp	r3, r2
 8000bfa:	d9f9      	bls.n	8000bf0 <enet_init+0x264>
  printf("done with PHY reset.\r\n");
 8000bfc:	4813      	ldr	r0, [pc, #76]	; (8000c4c <enet_init+0x2c0>)

///////////////////////////////////////////////////////////////////////////

uint16_t enet_read_phy_reg(const uint8_t reg_idx)
{
  while (ETH->MACMIIAR & ETH_MACMIIAR_MB) { } // ensure MII is idle
 8000bfe:	4d0f      	ldr	r5, [pc, #60]	; (8000c3c <enet_init+0x2b0>)
  // than 0xffff . then we don't have to wait as long.
  for (volatile uint32_t i = 0; i < 1000000; i++) { } // let it initialize
  printf("waiting for PHY to wake up...\r\n");
  while (enet_read_phy_reg(0) == 0xffff) { }
  for (volatile uint32_t i = 0; i < 1000000; i++) { } // let it initialize
  printf("done with PHY reset.\r\n");
 8000c00:	f002 fd8a 	bl	8003718 <puts>
  printf("setting software strap registers...\r\n");
 8000c04:	4812      	ldr	r0, [pc, #72]	; (8000c50 <enet_init+0x2c4>)
 8000c06:	f002 fd87 	bl	8003718 <puts>
  enet_write_phy_reg(0x09, 0x7821); // enable auto MDIX,
 8000c0a:	2009      	movs	r0, #9
 8000c0c:	f647 0121 	movw	r1, #30753	; 0x7821
 8000c10:	f7ff fe8c 	bl	800092c <enet_write_phy_reg>
                                    // set INT/PWDN to be interrupt output
                                    // enable auto-negotiation
  enet_write_phy_reg(0x09, 0xf821); // exit software-strap mode
 8000c14:	2009      	movs	r0, #9
 8000c16:	f64f 0121 	movw	r1, #63521	; 0xf821
 8000c1a:	e01b      	b.n	8000c54 <enet_init+0x2c8>
 8000c1c:	0800a280 	.word	0x0800a280
 8000c20:	40020000 	.word	0x40020000
 8000c24:	40023800 	.word	0x40023800
 8000c28:	40020400 	.word	0x40020400
 8000c2c:	40020800 	.word	0x40020800
 8000c30:	40013800 	.word	0x40013800
 8000c34:	0001869f 	.word	0x0001869f
 8000c38:	40029000 	.word	0x40029000
 8000c3c:	40028000 	.word	0x40028000
 8000c40:	40029018 	.word	0x40029018
 8000c44:	000f423f 	.word	0x000f423f
 8000c48:	0800a290 	.word	0x0800a290
 8000c4c:	0800a2b0 	.word	0x0800a2b0
 8000c50:	0800a2c8 	.word	0x0800a2c8
 8000c54:	f7ff fe6a 	bl	800092c <enet_write_phy_reg>
  enet_write_phy_reg(0x04, 0x0101); // only advertise 100-FD mode
 8000c58:	2004      	movs	r0, #4
 8000c5a:	f240 1101 	movw	r1, #257	; 0x101
 8000c5e:	f7ff fe65 	bl	800092c <enet_write_phy_reg>

///////////////////////////////////////////////////////////////////////////

uint16_t enet_read_phy_reg(const uint8_t reg_idx)
{
  while (ETH->MACMIIAR & ETH_MACMIIAR_MB) { } // ensure MII is idle
 8000c62:	462f      	mov	r7, r5
                                    // enable auto-negotiation
  enet_write_phy_reg(0x09, 0xf821); // exit software-strap mode
  enet_write_phy_reg(0x04, 0x0101); // only advertise 100-FD mode

  // cycle through and read a bunch of PHY registers to make sure it's alive
  for (int i = 0; i < 32; i++)
 8000c64:	2600      	movs	r6, #0

///////////////////////////////////////////////////////////////////////////

uint16_t enet_read_phy_reg(const uint8_t reg_idx)
{
  while (ETH->MACMIIAR & ETH_MACMIIAR_MB) { } // ensure MII is idle
 8000c66:	692b      	ldr	r3, [r5, #16]
 8000c68:	07db      	lsls	r3, r3, #31
 8000c6a:	d4fc      	bmi.n	8000c66 <enet_init+0x2da>
  ETH->MACMIIAR = (ENET_PHY_ADDR << 11) |
                  ((reg_idx & 0x1f) << 6) |
 8000c6c:	01b3      	lsls	r3, r6, #6
                  ETH_MACMIIAR_CR_Div102  | // clock divider
 8000c6e:	f443 6301 	orr.w	r3, r3, #2064	; 0x810
 8000c72:	f043 0301 	orr.w	r3, r3, #1
///////////////////////////////////////////////////////////////////////////

uint16_t enet_read_phy_reg(const uint8_t reg_idx)
{
  while (ETH->MACMIIAR & ETH_MACMIIAR_MB) { } // ensure MII is idle
  ETH->MACMIIAR = (ENET_PHY_ADDR << 11) |
 8000c76:	613b      	str	r3, [r7, #16]
                  ((reg_idx & 0x1f) << 6) |
                  ETH_MACMIIAR_CR_Div102  | // clock divider
                  ETH_MACMIIAR_MB;
  while (ETH->MACMIIAR & ETH_MACMIIAR_MB) { } // spin waiting for MII to finish
 8000c78:	692b      	ldr	r3, [r5, #16]
 8000c7a:	f013 0401 	ands.w	r4, r3, #1
 8000c7e:	d1fb      	bne.n	8000c78 <enet_init+0x2ec>
  return ETH->MACMIIDR & 0xffff;
 8000c80:	697a      	ldr	r2, [r7, #20]
  enet_write_phy_reg(0x09, 0xf821); // exit software-strap mode
  enet_write_phy_reg(0x04, 0x0101); // only advertise 100-FD mode

  // cycle through and read a bunch of PHY registers to make sure it's alive
  for (int i = 0; i < 32; i++)
    printf("PHY reg %02d = 0x%04x\r\n", i, enet_read_phy_reg(i));
 8000c82:	4842      	ldr	r0, [pc, #264]	; (8000d8c <enet_init+0x400>)
 8000c84:	4631      	mov	r1, r6
 8000c86:	b292      	uxth	r2, r2
                                    // enable auto-negotiation
  enet_write_phy_reg(0x09, 0xf821); // exit software-strap mode
  enet_write_phy_reg(0x04, 0x0101); // only advertise 100-FD mode

  // cycle through and read a bunch of PHY registers to make sure it's alive
  for (int i = 0; i < 32; i++)
 8000c88:	3601      	adds	r6, #1
    printf("PHY reg %02d = 0x%04x\r\n", i, enet_read_phy_reg(i));
 8000c8a:	f002 fcff 	bl	800368c <printf>
                                    // enable auto-negotiation
  enet_write_phy_reg(0x09, 0xf821); // exit software-strap mode
  enet_write_phy_reg(0x04, 0x0101); // only advertise 100-FD mode

  // cycle through and read a bunch of PHY registers to make sure it's alive
  for (int i = 0; i < 32; i++)
 8000c8e:	2e20      	cmp	r6, #32
 8000c90:	d1e9      	bne.n	8000c66 <enet_init+0x2da>

  ////////////////////////////////////////////////////////////////////////
  // set up ethernet TX descriptors
  for (int i = 0; i < ETH_DMA_NTXD; i++)
  {
    g_eth_dma_tx_desc[i].des0 = 0x00100000 | // set address-chained bit
 8000c92:	4a3f      	ldr	r2, [pc, #252]	; (8000d90 <enet_init+0x404>)
                                0x00c00000 ; // set insert-checksum bits
    g_eth_dma_tx_desc[i].des1 = 0;
    g_eth_dma_tx_desc[i].des2 = (uint32_t)&g_eth_dma_tx_buf[i][0]; // pointer to buf
 8000c94:	f8df e124 	ldr.w	lr, [pc, #292]	; 8000dbc <enet_init+0x430>

  ////////////////////////////////////////////////////////////////////////
  // set up ethernet TX descriptors
  for (int i = 0; i < ETH_DMA_NTXD; i++)
  {
    g_eth_dma_tx_desc[i].des0 = 0x00100000 | // set address-chained bit
 8000c98:	f44f 0550 	mov.w	r5, #13631488	; 0xd00000
 8000c9c:	6015      	str	r5, [r2, #0]
                                0x00c00000 ; // set insert-checksum bits
    g_eth_dma_tx_desc[i].des1 = 0;
    g_eth_dma_tx_desc[i].des2 = (uint32_t)&g_eth_dma_tx_buf[i][0]; // pointer to buf
 8000c9e:	4623      	mov	r3, r4
  // set up ethernet TX descriptors
  for (int i = 0; i < ETH_DMA_NTXD; i++)
  {
    g_eth_dma_tx_desc[i].des0 = 0x00100000 | // set address-chained bit
                                0x00c00000 ; // set insert-checksum bits
    g_eth_dma_tx_desc[i].des1 = 0;
 8000ca0:	6054      	str	r4, [r2, #4]
 8000ca2:	46a4      	mov	ip, r4
    g_eth_dma_tx_desc[i].des2 = (uint32_t)&g_eth_dma_tx_buf[i][0]; // pointer to buf
 8000ca4:	f8c2 e008 	str.w	lr, [r2, #8]
    if (i < ETH_DMA_NTXD-1)
      g_eth_dma_tx_desc[i].des3 = (uint32_t)&g_eth_dma_tx_desc[i+1]; // chain to next
 8000ca8:	1c58      	adds	r0, r3, #1
 8000caa:	0104      	lsls	r4, r0, #4
 8000cac:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 8000cb0:	f103 0708 	add.w	r7, r3, #8
 8000cb4:	1911      	adds	r1, r2, r4
 8000cb6:	eb0e 26c0 	add.w	r6, lr, r0, lsl #11
  {
    g_eth_dma_tx_desc[i].des0 = 0x00100000 | // set address-chained bit
                                0x00c00000 ; // set insert-checksum bits
    g_eth_dma_tx_desc[i].des1 = 0;
    g_eth_dma_tx_desc[i].des2 = (uint32_t)&g_eth_dma_tx_buf[i][0]; // pointer to buf
    if (i < ETH_DMA_NTXD-1)
 8000cba:	2803      	cmp	r0, #3
      g_eth_dma_tx_desc[i].des3 = (uint32_t)&g_eth_dma_tx_desc[i+1]; // chain to next
 8000cbc:	6079      	str	r1, [r7, #4]
 8000cbe:	4603      	mov	r3, r0

  ////////////////////////////////////////////////////////////////////////
  // set up ethernet TX descriptors
  for (int i = 0; i < ETH_DMA_NTXD; i++)
  {
    g_eth_dma_tx_desc[i].des0 = 0x00100000 | // set address-chained bit
 8000cc0:	5115      	str	r5, [r2, r4]
 8000cc2:	4f33      	ldr	r7, [pc, #204]	; (8000d90 <enet_init+0x404>)
                                0x00c00000 ; // set insert-checksum bits
    g_eth_dma_tx_desc[i].des1 = 0;
 8000cc4:	f8c1 c004 	str.w	ip, [r1, #4]
    g_eth_dma_tx_desc[i].des2 = (uint32_t)&g_eth_dma_tx_buf[i][0]; // pointer to buf
 8000cc8:	608e      	str	r6, [r1, #8]
    if (i < ETH_DMA_NTXD-1)
 8000cca:	d1ed      	bne.n	8000ca8 <enet_init+0x31c>
  }
  ////////////////////////////////////////////////////////////////////////
  // set up ethernet RX descriptors
  for (int i = 0; i < ETH_DMA_NRXD; i++)
  {
    g_eth_dma_rx_desc[i].des0 = 0x80000000; // set "own" bit = DMA has control
 8000ccc:	4a31      	ldr	r2, [pc, #196]	; (8000d94 <enet_init+0x408>)
    g_eth_dma_rx_desc[i].des1 = 0x00004000 | // set the RCH bit = chained addr2
                            ETH_NBUF; // buffer size in addr1
    g_eth_dma_rx_desc[i].des2 = (uint32_t)&g_eth_dma_rx_buf[i][0];
 8000cce:	4932      	ldr	r1, [pc, #200]	; (8000d98 <enet_init+0x40c>)
    g_eth_dma_tx_desc[i].des1 = 0;
    g_eth_dma_tx_desc[i].des2 = (uint32_t)&g_eth_dma_tx_buf[i][0]; // pointer to buf
    if (i < ETH_DMA_NTXD-1)
      g_eth_dma_tx_desc[i].des3 = (uint32_t)&g_eth_dma_tx_desc[i+1]; // chain to next
    else
      g_eth_dma_tx_desc[i].des3 = (uint32_t)&g_eth_dma_tx_desc[0]; // loop to first
 8000cd0:	63ff      	str	r7, [r7, #60]	; 0x3c
  }
  ////////////////////////////////////////////////////////////////////////
  // set up ethernet RX descriptors
  for (int i = 0; i < ETH_DMA_NRXD; i++)
  {
    g_eth_dma_rx_desc[i].des0 = 0x80000000; // set "own" bit = DMA has control
 8000cd2:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
    g_eth_dma_rx_desc[i].des1 = 0x00004000 | // set the RCH bit = chained addr2
 8000cd6:	f44f 4390 	mov.w	r3, #18432	; 0x4800
  }
  ////////////////////////////////////////////////////////////////////////
  // set up ethernet RX descriptors
  for (int i = 0; i < ETH_DMA_NRXD; i++)
  {
    g_eth_dma_rx_desc[i].des0 = 0x80000000; // set "own" bit = DMA has control
 8000cda:	6010      	str	r0, [r2, #0]
 8000cdc:	4680      	mov	r8, r0
    g_eth_dma_rx_desc[i].des1 = 0x00004000 | // set the RCH bit = chained addr2
 8000cde:	6053      	str	r3, [r2, #4]
 8000ce0:	469c      	mov	ip, r3
                            ETH_NBUF; // buffer size in addr1
    g_eth_dma_rx_desc[i].des2 = (uint32_t)&g_eth_dma_rx_buf[i][0];
 8000ce2:	6091      	str	r1, [r2, #8]
 8000ce4:	f102 0010 	add.w	r0, r2, #16
 8000ce8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8000cec:	2300      	movs	r3, #0
    if (i < ETH_DMA_NRXD-1)
      g_eth_dma_rx_desc[i].des3 = (uint32_t)&g_eth_dma_rx_desc[i+1];
 8000cee:	1c5e      	adds	r6, r3, #1
  }
  ////////////////////////////////////////////////////////////////////////
  // set up ethernet RX descriptors
  for (int i = 0; i < ETH_DMA_NRXD; i++)
  {
    g_eth_dma_rx_desc[i].des0 = 0x80000000; // set "own" bit = DMA has control
 8000cf0:	0135      	lsls	r5, r6, #4
    g_eth_dma_rx_desc[i].des1 = 0x00004000 | // set the RCH bit = chained addr2
                            ETH_NBUF; // buffer size in addr1
    g_eth_dma_rx_desc[i].des2 = (uint32_t)&g_eth_dma_rx_buf[i][0];
    if (i < ETH_DMA_NRXD-1)
      g_eth_dma_rx_desc[i].des3 = (uint32_t)&g_eth_dma_rx_desc[i+1];
 8000cf2:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 8000cf6:	f103 0e08 	add.w	lr, r3, #8
  }
  ////////////////////////////////////////////////////////////////////////
  // set up ethernet RX descriptors
  for (int i = 0; i < ETH_DMA_NRXD; i++)
  {
    g_eth_dma_rx_desc[i].des0 = 0x80000000; // set "own" bit = DMA has control
 8000cfa:	1954      	adds	r4, r2, r5
    g_eth_dma_rx_desc[i].des1 = 0x00004000 | // set the RCH bit = chained addr2
                            ETH_NBUF; // buffer size in addr1
    g_eth_dma_rx_desc[i].des2 = (uint32_t)&g_eth_dma_rx_buf[i][0];
    if (i < ETH_DMA_NRXD-1)
 8000cfc:	2e0f      	cmp	r6, #15
      g_eth_dma_rx_desc[i].des3 = (uint32_t)&g_eth_dma_rx_desc[i+1];
 8000cfe:	f8ce 0004 	str.w	r0, [lr, #4]
 8000d02:	4633      	mov	r3, r6
  }
  ////////////////////////////////////////////////////////////////////////
  // set up ethernet RX descriptors
  for (int i = 0; i < ETH_DMA_NRXD; i++)
  {
    g_eth_dma_rx_desc[i].des0 = 0x80000000; // set "own" bit = DMA has control
 8000d04:	f842 8005 	str.w	r8, [r2, r5]
    g_eth_dma_rx_desc[i].des1 = 0x00004000 | // set the RCH bit = chained addr2
                            ETH_NBUF; // buffer size in addr1
    g_eth_dma_rx_desc[i].des2 = (uint32_t)&g_eth_dma_rx_buf[i][0];
    if (i < ETH_DMA_NRXD-1)
      g_eth_dma_rx_desc[i].des3 = (uint32_t)&g_eth_dma_rx_desc[i+1];
 8000d08:	f8df e088 	ldr.w	lr, [pc, #136]	; 8000d94 <enet_init+0x408>
  ////////////////////////////////////////////////////////////////////////
  // set up ethernet RX descriptors
  for (int i = 0; i < ETH_DMA_NRXD; i++)
  {
    g_eth_dma_rx_desc[i].des0 = 0x80000000; // set "own" bit = DMA has control
    g_eth_dma_rx_desc[i].des1 = 0x00004000 | // set the RCH bit = chained addr2
 8000d0c:	f8c4 c004 	str.w	ip, [r4, #4]
 8000d10:	f100 0010 	add.w	r0, r0, #16
                            ETH_NBUF; // buffer size in addr1
    g_eth_dma_rx_desc[i].des2 = (uint32_t)&g_eth_dma_rx_buf[i][0];
 8000d14:	60a1      	str	r1, [r4, #8]
 8000d16:	f501 6100 	add.w	r1, r1, #2048	; 0x800
    if (i < ETH_DMA_NRXD-1)
 8000d1a:	d1e8      	bne.n	8000cee <enet_init+0x362>
      g_eth_dma_rx_desc[i].des3 = (uint32_t)&g_eth_dma_rx_desc[i+1];
    else
      g_eth_dma_rx_desc[i].des3 = (uint32_t)&g_eth_dma_rx_desc[0];
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	491f      	ldr	r1, [pc, #124]	; (8000d9c <enet_init+0x410>)
 8000d20:	4e1f      	ldr	r6, [pc, #124]	; (8000da0 <enet_init+0x414>)
 8000d22:	4d20      	ldr	r5, [pc, #128]	; (8000da4 <enet_init+0x418>)
 8000d24:	4c20      	ldr	r4, [pc, #128]	; (8000da8 <enet_init+0x41c>)
 8000d26:	4821      	ldr	r0, [pc, #132]	; (8000dac <enet_init+0x420>)
 8000d28:	f8ce e0fc 	str.w	lr, [lr, #252]	; 0xfc
  ///////////////////////////////////////////////////////////////////////
  // set up the RAM pool for reception
  for (int i = 0; i < ETH_RAM_RXPOOL_NPTR; i++)
  {
    g_eth_rxpool_start[i] = &g_eth_rxpool[0];
    g_eth_rxpool_len[i] = 0;
 8000d2c:	461a      	mov	r2, r3
 8000d2e:	f825 2013 	strh.w	r2, [r5, r3, lsl #1]
      g_eth_dma_rx_desc[i].des3 = (uint32_t)&g_eth_dma_rx_desc[0];
  }

  ///////////////////////////////////////////////////////////////////////
  // set up the RAM pool for reception
  for (int i = 0; i < ETH_RAM_RXPOOL_NPTR; i++)
 8000d32:	3301      	adds	r3, #1
 8000d34:	2b80      	cmp	r3, #128	; 0x80
  {
    g_eth_rxpool_start[i] = &g_eth_rxpool[0];
    g_eth_rxpool_len[i] = 0;
    g_eth_rxpool_ptrs_wpos = 0;
 8000d36:	8022      	strh	r2, [r4, #0]

  ///////////////////////////////////////////////////////////////////////
  // set up the RAM pool for reception
  for (int i = 0; i < ETH_RAM_RXPOOL_NPTR; i++)
  {
    g_eth_rxpool_start[i] = &g_eth_rxpool[0];
 8000d38:	f841 6f04 	str.w	r6, [r1, #4]!
    g_eth_rxpool_len[i] = 0;
    g_eth_rxpool_ptrs_wpos = 0;
    g_eth_rxpool_ptrs_rpos = 0;
 8000d3c:	8002      	strh	r2, [r0, #0]
      g_eth_dma_rx_desc[i].des3 = (uint32_t)&g_eth_dma_rx_desc[0];
  }

  ///////////////////////////////////////////////////////////////////////
  // set up the RAM pool for reception
  for (int i = 0; i < ETH_RAM_RXPOOL_NPTR; i++)
 8000d3e:	d1f6      	bne.n	8000d2e <enet_init+0x3a2>
    g_eth_rxpool_ptrs_rpos = 0;
  }

  ///////////////////////////////////////////////////////////////////////
  // finally, turn on the DMA machinery
  ETH->DMATDLAR = (uint32_t)&g_eth_dma_tx_desc[0]; // point TX DMA to first desc
 8000d40:	4b1b      	ldr	r3, [pc, #108]	; (8000db0 <enet_init+0x424>)
  /*
  ETH->DMABMR = ETH_DMABMR_AAB | ETH_DMABMR_USP |
                ETH_DMABMR_RDP_1Beat | ETH_DMABMR_RTPR_1_1 |
                ETH_DMABMR_PBL_1Beat | ETH_DMABMR_EDE;
  */
  ETH->DMAIER = ETH_DMAIER_NISE | ETH_DMAIER_RIE;
 8000d42:	4c1c      	ldr	r4, [pc, #112]	; (8000db4 <enet_init+0x428>)
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8000d44:	481c      	ldr	r0, [pc, #112]	; (8000db8 <enet_init+0x42c>)

  ///////////////////////////////////////////////////////////////////////
  // finally, turn on the DMA machinery
  ETH->DMATDLAR = (uint32_t)&g_eth_dma_tx_desc[0]; // point TX DMA to first desc
  ETH->DMARDLAR = (uint32_t)&g_eth_dma_rx_desc[0]; // point RX DMA to first desc
  ETH->DMAOMR = ETH_DMAOMR_TSF; // enable store-and-forward mode
 8000d46:	f241 0118 	movw	r1, #4120	; 0x1018
    g_eth_rxpool_ptrs_rpos = 0;
  }

  ///////////////////////////////////////////////////////////////////////
  // finally, turn on the DMA machinery
  ETH->DMATDLAR = (uint32_t)&g_eth_dma_tx_desc[0]; // point TX DMA to first desc
 8000d4a:	f241 0c10 	movw	ip, #4112	; 0x1010
  ETH->DMARDLAR = (uint32_t)&g_eth_dma_rx_desc[0]; // point RX DMA to first desc
 8000d4e:	f241 060c 	movw	r6, #4108	; 0x100c
  /*
  ETH->DMABMR = ETH_DMABMR_AAB | ETH_DMABMR_USP |
                ETH_DMABMR_RDP_1Beat | ETH_DMABMR_RTPR_1_1 |
                ETH_DMABMR_PBL_1Beat | ETH_DMABMR_EDE;
  */
  ETH->DMAIER = ETH_DMAIER_NISE | ETH_DMAIER_RIE;
 8000d52:	f241 021c 	movw	r2, #4124	; 0x101c

  ///////////////////////////////////////////////////////////////////////
  // finally, turn on the DMA machinery
  ETH->DMATDLAR = (uint32_t)&g_eth_dma_tx_desc[0]; // point TX DMA to first desc
  ETH->DMARDLAR = (uint32_t)&g_eth_dma_rx_desc[0]; // point RX DMA to first desc
  ETH->DMAOMR = ETH_DMAOMR_TSF; // enable store-and-forward mode
 8000d56:	f44f 1500 	mov.w	r5, #2097152	; 0x200000
    g_eth_rxpool_ptrs_rpos = 0;
  }

  ///////////////////////////////////////////////////////////////////////
  // finally, turn on the DMA machinery
  ETH->DMATDLAR = (uint32_t)&g_eth_dma_tx_desc[0]; // point TX DMA to first desc
 8000d5a:	f843 700c 	str.w	r7, [r3, ip]
  ETH->DMARDLAR = (uint32_t)&g_eth_dma_rx_desc[0]; // point RX DMA to first desc
 8000d5e:	f843 e006 	str.w	lr, [r3, r6]
  ETH->DMAOMR = ETH_DMAOMR_TSF; // enable store-and-forward mode
 8000d62:	505d      	str	r5, [r3, r1]
  /*
  ETH->DMABMR = ETH_DMABMR_AAB | ETH_DMABMR_USP |
                ETH_DMABMR_RDP_1Beat | ETH_DMABMR_RTPR_1_1 |
                ETH_DMABMR_PBL_1Beat | ETH_DMABMR_EDE;
  */
  ETH->DMAIER = ETH_DMAIER_NISE | ETH_DMAIER_RIE;
 8000d64:	509c      	str	r4, [r3, r2]
  ETH->MACCR |= ETH_MACCR_TE | // enable transmitter
 8000d66:	681a      	ldr	r2, [r3, #0]
 8000d68:	2530      	movs	r5, #48	; 0x30
 8000d6a:	f042 020c 	orr.w	r2, r2, #12
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8000d6e:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
 8000d72:	601a      	str	r2, [r3, #0]
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8000d74:	f880 533d 	strb.w	r5, [r0, #829]	; 0x33d
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8000d78:	6044      	str	r4, [r0, #4]
                ETH_MACCR_RE;  // enable receiver
  NVIC_SetPriority(ETH_IRQn, 3);
  NVIC_EnableIRQ(ETH_IRQn);
  ETH->DMAOMR |= ETH_DMAOMR_ST | ETH_DMAOMR_SR; // enable ethernet DMA tx/rx
 8000d7a:	585a      	ldr	r2, [r3, r1]
 8000d7c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000d80:	f042 0202 	orr.w	r2, r2, #2
 8000d84:	505a      	str	r2, [r3, r1]
}
 8000d86:	b00e      	add	sp, #56	; 0x38
 8000d88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000d8c:	0800a2f0 	.word	0x0800a2f0
 8000d90:	20008f4c 	.word	0x20008f4c
 8000d94:	20009294 	.word	0x20009294
 8000d98:	20000f4c 	.word	0x20000f4c
 8000d9c:	20009090 	.word	0x20009090
 8000da0:	20009394 	.word	0x20009394
 8000da4:	20008f90 	.word	0x20008f90
 8000da8:	20008f8c 	.word	0x20008f8c
 8000dac:	20008f8e 	.word	0x20008f8e
 8000db0:	40028000 	.word	0x40028000
 8000db4:	00010040 	.word	0x00010040
 8000db8:	e000e100 	.word	0xe000e100
 8000dbc:	2000d394 	.word	0x2000d394

08000dc0 <eth_vector>:

void eth_vector()
{
 8000dc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  volatile uint32_t dmasr = ETH->DMASR;
 8000dc4:	f241 0314 	movw	r3, #4116	; 0x1014
 8000dc8:	4a2d      	ldr	r2, [pc, #180]	; (8000e80 <eth_vector+0xc0>)
  NVIC_EnableIRQ(ETH_IRQn);
  ETH->DMAOMR |= ETH_DMAOMR_ST | ETH_DMAOMR_SR; // enable ethernet DMA tx/rx
}

void eth_vector()
{
 8000dca:	b083      	sub	sp, #12
  volatile uint32_t dmasr = ETH->DMASR;
 8000dcc:	58d1      	ldr	r1, [r2, r3]
 8000dce:	9101      	str	r1, [sp, #4]
  ETH->DMASR = dmasr; // clear pending bits in the status register
 8000dd0:	9901      	ldr	r1, [sp, #4]
 8000dd2:	50d1      	str	r1, [r2, r3]
  //printf("eth_vector()\r\n");
  if (dmasr & ETH_DMASR_RS)
 8000dd4:	9b01      	ldr	r3, [sp, #4]
 8000dd6:	065b      	lsls	r3, r3, #25
 8000dd8:	d549      	bpl.n	8000e6e <eth_vector+0xae>
  {
    // we received one or more frames. spin through and find them...
    while (!(g_eth_dma_rx_next_desc->des0 & 0x80000000))
 8000dda:	4f2a      	ldr	r7, [pc, #168]	; (8000e84 <eth_vector+0xc4>)
 8000ddc:	683d      	ldr	r5, [r7, #0]
 8000dde:	682b      	ldr	r3, [r5, #0]
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	db44      	blt.n	8000e6e <eth_vector+0xae>
 8000de4:	4e28      	ldr	r6, [pc, #160]	; (8000e88 <eth_vector+0xc8>)
 8000de6:	f8df b0a8 	ldr.w	fp, [pc, #168]	; 8000e90 <eth_vector+0xd0>
 8000dea:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 8000e94 <eth_vector+0xd4>
 8000dee:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 8000e98 <eth_vector+0xd8>
    {
      // todo: check all of the error status bits in des0...
      const uint16_t rxn = (g_eth_dma_rx_next_desc->des0 & 0x3fff0000) >> 16;
      // see if this packet will run off the end of the buffer. if so, wrap.
      if (g_eth_rxpool_wpos + rxn >= ETH_RAM_RXPOOL_LEN)
        g_eth_rxpool_wpos = 0;
 8000df2:	f04f 0800 	mov.w	r8, #0
  {
    // we received one or more frames. spin through and find them...
    while (!(g_eth_dma_rx_next_desc->des0 & 0x80000000))
    {
      // todo: check all of the error status bits in des0...
      const uint16_t rxn = (g_eth_dma_rx_next_desc->des0 & 0x3fff0000) >> 16;
 8000df6:	682c      	ldr	r4, [r5, #0]
      // see if this packet will run off the end of the buffer. if so, wrap.
      if (g_eth_rxpool_wpos + rxn >= ETH_RAM_RXPOOL_LEN)
 8000df8:	8833      	ldrh	r3, [r6, #0]
        g_eth_rxpool_wpos = 0;
      const uint16_t wp = g_eth_rxpool_ptrs_wpos;
      g_eth_rxpool_start[wp] = &g_eth_rxpool[g_eth_rxpool_wpos];
      g_eth_rxpool_len[wp] = rxn;
 8000dfa:	4924      	ldr	r1, [pc, #144]	; (8000e8c <eth_vector+0xcc>)
  {
    // we received one or more frames. spin through and find them...
    while (!(g_eth_dma_rx_next_desc->des0 & 0x80000000))
    {
      // todo: check all of the error status bits in des0...
      const uint16_t rxn = (g_eth_dma_rx_next_desc->des0 & 0x3fff0000) >> 16;
 8000dfc:	f3c4 440d 	ubfx	r4, r4, #16, #14
      // see if this packet will run off the end of the buffer. if so, wrap.
      if (g_eth_rxpool_wpos + rxn >= ETH_RAM_RXPOOL_LEN)
 8000e00:	fa14 f383 	uxtah	r3, r4, r3
 8000e04:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
        g_eth_rxpool_wpos = 0;
 8000e08:	bfa4      	itt	ge
 8000e0a:	4b1f      	ldrge	r3, [pc, #124]	; (8000e88 <eth_vector+0xc8>)
 8000e0c:	f8a3 8000 	strhge.w	r8, [r3]
      const uint16_t wp = g_eth_rxpool_ptrs_wpos;
 8000e10:	f8bb 3000 	ldrh.w	r3, [fp]
      g_eth_rxpool_start[wp] = &g_eth_rxpool[g_eth_rxpool_wpos];
 8000e14:	8830      	ldrh	r0, [r6, #0]
      // todo: check all of the error status bits in des0...
      const uint16_t rxn = (g_eth_dma_rx_next_desc->des0 & 0x3fff0000) >> 16;
      // see if this packet will run off the end of the buffer. if so, wrap.
      if (g_eth_rxpool_wpos + rxn >= ETH_RAM_RXPOOL_LEN)
        g_eth_rxpool_wpos = 0;
      const uint16_t wp = g_eth_rxpool_ptrs_wpos;
 8000e16:	b29b      	uxth	r3, r3
      g_eth_rxpool_start[wp] = &g_eth_rxpool[g_eth_rxpool_wpos];
      g_eth_rxpool_len[wp] = rxn;
      memcpy((uint8_t *)&g_eth_rxpool[g_eth_rxpool_wpos],
 8000e18:	4622      	mov	r2, r4
  {
    // we received one or more frames. spin through and find them...
    while (!(g_eth_dma_rx_next_desc->des0 & 0x80000000))
    {
      // todo: check all of the error status bits in des0...
      const uint16_t rxn = (g_eth_dma_rx_next_desc->des0 & 0x3fff0000) >> 16;
 8000e1a:	b2a4      	uxth	r4, r4
      // see if this packet will run off the end of the buffer. if so, wrap.
      if (g_eth_rxpool_wpos + rxn >= ETH_RAM_RXPOOL_LEN)
        g_eth_rxpool_wpos = 0;
      const uint16_t wp = g_eth_rxpool_ptrs_wpos;
      g_eth_rxpool_start[wp] = &g_eth_rxpool[g_eth_rxpool_wpos];
      g_eth_rxpool_len[wp] = rxn;
 8000e1c:	f821 4013 	strh.w	r4, [r1, r3, lsl #1]
      memcpy((uint8_t *)&g_eth_rxpool[g_eth_rxpool_wpos],
 8000e20:	f8b6 e000 	ldrh.w	lr, [r6]
             (const uint8_t *)g_eth_dma_rx_next_desc->des2,
 8000e24:	68a9      	ldr	r1, [r5, #8]
      const uint16_t rxn = (g_eth_dma_rx_next_desc->des0 & 0x3fff0000) >> 16;
      // see if this packet will run off the end of the buffer. if so, wrap.
      if (g_eth_rxpool_wpos + rxn >= ETH_RAM_RXPOOL_LEN)
        g_eth_rxpool_wpos = 0;
      const uint16_t wp = g_eth_rxpool_ptrs_wpos;
      g_eth_rxpool_start[wp] = &g_eth_rxpool[g_eth_rxpool_wpos];
 8000e26:	fa19 f080 	uxtah	r0, r9, r0
 8000e2a:	f84a 0023 	str.w	r0, [sl, r3, lsl #2]
      g_eth_rxpool_len[wp] = rxn;
      memcpy((uint8_t *)&g_eth_rxpool[g_eth_rxpool_wpos],
 8000e2e:	fa19 f08e 	uxtah	r0, r9, lr
 8000e32:	f002 fb33 	bl	800349c <memcpy>
             (const uint8_t *)g_eth_dma_rx_next_desc->des2,
             rxn);
      //printf("ethernet rx %d into rxpool ptr %d\r\n", rxn, wp);
      g_eth_rxpool_ptrs_wpos++;
 8000e36:	f8bb 3000 	ldrh.w	r3, [fp]
 8000e3a:	3301      	adds	r3, #1
 8000e3c:	b29b      	uxth	r3, r3
 8000e3e:	f8ab 3000 	strh.w	r3, [fp]
      if (g_eth_rxpool_ptrs_wpos >= ETH_RAM_RXPOOL_NPTR)
 8000e42:	f8bb 3000 	ldrh.w	r3, [fp]
 8000e46:	b29b      	uxth	r3, r3
 8000e48:	2b7f      	cmp	r3, #127	; 0x7f
        g_eth_rxpool_ptrs_wpos = 0;
 8000e4a:	bf84      	itt	hi
 8000e4c:	4b10      	ldrhi	r3, [pc, #64]	; (8000e90 <eth_vector+0xd0>)
 8000e4e:	f8a3 8000 	strhhi.w	r8, [r3]
      g_eth_rxpool_wpos += rxn;
 8000e52:	8833      	ldrh	r3, [r6, #0]
 8000e54:	fa14 f483 	uxtah	r4, r4, r3
 8000e58:	b2a4      	uxth	r4, r4
 8000e5a:	8034      	strh	r4, [r6, #0]
      uint8_t *p = (uint8_t *)g_eth_rx_next_desc->des2;
      for (int i = 0; i < rxn; i++)
        printf("%02d: 0x%02x\r\n", i, p[i]);
*/

      g_eth_dma_rx_next_desc->des0 |= 0x80000000; // give it back to the DMA
 8000e5c:	682b      	ldr	r3, [r5, #0]
 8000e5e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000e62:	602b      	str	r3, [r5, #0]
      // advance the rx pointer for next time
      g_eth_dma_rx_next_desc = (eth_dma_desc_t *)g_eth_dma_rx_next_desc->des3;
 8000e64:	68ed      	ldr	r5, [r5, #12]
 8000e66:	603d      	str	r5, [r7, #0]
  ETH->DMASR = dmasr; // clear pending bits in the status register
  //printf("eth_vector()\r\n");
  if (dmasr & ETH_DMASR_RS)
  {
    // we received one or more frames. spin through and find them...
    while (!(g_eth_dma_rx_next_desc->des0 & 0x80000000))
 8000e68:	682b      	ldr	r3, [r5, #0]
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	dac3      	bge.n	8000df6 <eth_vector+0x36>
      g_eth_dma_rx_next_desc->des0 |= 0x80000000; // give it back to the DMA
      // advance the rx pointer for next time
      g_eth_dma_rx_next_desc = (eth_dma_desc_t *)g_eth_dma_rx_next_desc->des3;
    }
  }
  dmasr = ETH->DMASR;
 8000e6e:	4a04      	ldr	r2, [pc, #16]	; (8000e80 <eth_vector+0xc0>)
 8000e70:	f241 0314 	movw	r3, #4116	; 0x1014
 8000e74:	58d3      	ldr	r3, [r2, r3]
 8000e76:	9301      	str	r3, [sp, #4]
  //printf("dmasr = 0x%08x\r\n", (int)dmasr);
}
 8000e78:	b003      	add	sp, #12
 8000e7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000e7e:	bf00      	nop
 8000e80:	40028000 	.word	0x40028000
 8000e84:	20000008 	.word	0x20000008
 8000e88:	20009090 	.word	0x20009090
 8000e8c:	20008f90 	.word	0x20008f90
 8000e90:	20008f8c 	.word	0x20008f8c
 8000e94:	20009094 	.word	0x20009094
 8000e98:	20009394 	.word	0x20009394

08000e9c <enet_get_link_status>:

///////////////////////////////////////////////////////////////////////////

uint16_t enet_read_phy_reg(const uint8_t reg_idx)
{
  while (ETH->MACMIIAR & ETH_MACMIIAR_MB) { } // ensure MII is idle
 8000e9c:	4914      	ldr	r1, [pc, #80]	; (8000ef0 <enet_get_link_status+0x54>)
 8000e9e:	690a      	ldr	r2, [r1, #16]
 8000ea0:	4b13      	ldr	r3, [pc, #76]	; (8000ef0 <enet_get_link_status+0x54>)
 8000ea2:	07d2      	lsls	r2, r2, #31
 8000ea4:	d4fb      	bmi.n	8000e9e <enet_get_link_status+0x2>
  ETH->MACMIIAR = (ENET_PHY_ADDR << 11) |
 8000ea6:	f640 0251 	movw	r2, #2129	; 0x851
 8000eaa:	611a      	str	r2, [r3, #16]
                  ((reg_idx & 0x1f) << 6) |
                  ETH_MACMIIAR_CR_Div102  | // clock divider
                  ETH_MACMIIAR_MB;
  while (ETH->MACMIIAR & ETH_MACMIIAR_MB) { } // spin waiting for MII to finish
 8000eac:	691a      	ldr	r2, [r3, #16]
 8000eae:	4910      	ldr	r1, [pc, #64]	; (8000ef0 <enet_get_link_status+0x54>)
 8000eb0:	07d0      	lsls	r0, r2, #31
 8000eb2:	d4fb      	bmi.n	8000eac <enet_get_link_status+0x10>
  dmasr = ETH->DMASR;
  //printf("dmasr = 0x%08x\r\n", (int)dmasr);
}

enet_link_status_t enet_get_link_status()
{
 8000eb4:	b510      	push	{r4, lr}
  ETH->MACMIIAR = (ENET_PHY_ADDR << 11) |
                  ((reg_idx & 0x1f) << 6) |
                  ETH_MACMIIAR_CR_Div102  | // clock divider
                  ETH_MACMIIAR_MB;
  while (ETH->MACMIIAR & ETH_MACMIIAR_MB) { } // spin waiting for MII to finish
  return ETH->MACMIIDR & 0xffff;
 8000eb6:	694c      	ldr	r4, [r1, #20]
 8000eb8:	b2a4      	uxth	r4, r4

enet_link_status_t enet_get_link_status()
{
  uint16_t status = enet_read_phy_reg(0x01);
  //printf("PHY status = 0x%02x\r\n", status);
  if (status & (1 << 4)) {
 8000eba:	06e2      	lsls	r2, r4, #27
    err_set(ERR_ETH_REMOTE_FAULT);
 8000ebc:	f04f 0002 	mov.w	r0, #2

enet_link_status_t enet_get_link_status()
{
  uint16_t status = enet_read_phy_reg(0x01);
  //printf("PHY status = 0x%02x\r\n", status);
  if (status & (1 << 4)) {
 8000ec0:	d50a      	bpl.n	8000ed8 <enet_get_link_status+0x3c>
    err_set(ERR_ETH_REMOTE_FAULT);
 8000ec2:	f002 faa7 	bl	8003414 <err_set>
  } else {
    err_unset(ERR_ETH_REMOTE_FAULT);
  }
  if (status & (1 << 5)) {
 8000ec6:	06a3      	lsls	r3, r4, #26
    err_unset(ERR_ETH_NEGOTIATING);
 8000ec8:	f04f 0003 	mov.w	r0, #3
  if (status & (1 << 4)) {
    err_set(ERR_ETH_REMOTE_FAULT);
  } else {
    err_unset(ERR_ETH_REMOTE_FAULT);
  }
  if (status & (1 << 5)) {
 8000ecc:	d50a      	bpl.n	8000ee4 <enet_get_link_status+0x48>
    err_unset(ERR_ETH_NEGOTIATING);
 8000ece:	f002 faa7 	bl	8003420 <err_unset>
    err_set(ERR_ETH_NEGOTIATING);
  }
  if (status & (1 << 2))
    return ENET_LINK_UP;
  return ENET_LINK_DOWN;
}
 8000ed2:	f3c4 0080 	ubfx	r0, r4, #2, #1
 8000ed6:	bd10      	pop	{r4, pc}
  uint16_t status = enet_read_phy_reg(0x01);
  //printf("PHY status = 0x%02x\r\n", status);
  if (status & (1 << 4)) {
    err_set(ERR_ETH_REMOTE_FAULT);
  } else {
    err_unset(ERR_ETH_REMOTE_FAULT);
 8000ed8:	f002 faa2 	bl	8003420 <err_unset>
  }
  if (status & (1 << 5)) {
 8000edc:	06a3      	lsls	r3, r4, #26
    err_unset(ERR_ETH_NEGOTIATING);
 8000ede:	f04f 0003 	mov.w	r0, #3
  if (status & (1 << 4)) {
    err_set(ERR_ETH_REMOTE_FAULT);
  } else {
    err_unset(ERR_ETH_REMOTE_FAULT);
  }
  if (status & (1 << 5)) {
 8000ee2:	d4f4      	bmi.n	8000ece <enet_get_link_status+0x32>
    err_unset(ERR_ETH_NEGOTIATING);
  } else {
    err_set(ERR_ETH_NEGOTIATING);
 8000ee4:	f002 fa96 	bl	8003414 <err_set>
  }
  if (status & (1 << 2))
    return ENET_LINK_UP;
  return ENET_LINK_DOWN;
}
 8000ee8:	f3c4 0080 	ubfx	r0, r4, #2, #1
 8000eec:	bd10      	pop	{r4, pc}
 8000eee:	bf00      	nop
 8000ef0:	40028000 	.word	0x40028000

08000ef4 <eth_htons>:
  //printf(" rmii status = 0x%04x\r\n", (unsigned)r);
}

// todo: find ways for this to be overridden on CPU's with built-ins for this
uint16_t eth_htons(const uint16_t x)
{
 8000ef4:	ba40      	rev16	r0, r0
  return ((x & 0xff) << 8) | ((x >> 8) & 0xff);
}
 8000ef6:	b280      	uxth	r0, r0
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop

08000efc <eth_htonl>:
{
  return ((x & 0x000000ff) << 24)  |
         ((x & 0x0000ff00) << 8)   |
         ((x & 0x00ff0000) >> 8)   |
         ((x & 0xff000000) >> 24);
}
 8000efc:	ba00      	rev	r0, r0
 8000efe:	4770      	bx	lr

08000f00 <enet_send_udp_ucast>:

void enet_send_udp_ucast(const uint8_t *dest_mac,
                         const uint32_t dest_ip, const uint16_t dest_port,
                         const uint32_t source_ip, const uint16_t source_port,
                         const uint8_t *payload, const uint16_t payload_len)
{
 8000f00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000f04:	b083      	sub	sp, #12
 8000f06:	4c4e      	ldr	r4, [pc, #312]	; (8001040 <enet_send_udp_ucast+0x140>)
 8000f08:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8000f0a:	9501      	str	r5, [sp, #4]
 8000f0c:	f8bd b030 	ldrh.w	fp, [sp, #48]	; 0x30
 8000f10:	f8bd 5038 	ldrh.w	r5, [sp, #56]	; 0x38
 8000f14:	f8df e134 	ldr.w	lr, [pc, #308]	; 800104c <enet_send_udp_ucast+0x14c>
 8000f18:	1e47      	subs	r7, r0, #1
 8000f1a:	4626      	mov	r6, r4
 8000f1c:	3005      	adds	r0, #5
  eth_udp_header_t *h = (eth_udp_header_t *)&g_eth_udpbuf[0];
  for (int i = 0; i < 6; i++)
  {
    h->ip.eth.dest_addr[i] = dest_mac[i];
 8000f1e:	f817 cf01 	ldrb.w	ip, [r7, #1]!
 8000f22:	f806 cb01 	strb.w	ip, [r6], #1
                         const uint32_t dest_ip, const uint16_t dest_port,
                         const uint32_t source_ip, const uint16_t source_port,
                         const uint8_t *payload, const uint16_t payload_len)
{
  eth_udp_header_t *h = (eth_udp_header_t *)&g_eth_udpbuf[0];
  for (int i = 0; i < 6; i++)
 8000f26:	4287      	cmp	r7, r0
  {
    h->ip.eth.dest_addr[i] = dest_mac[i];
    h->ip.eth.source_addr[i] = g_eth_src_mac[i];
 8000f28:	f81e cb01 	ldrb.w	ip, [lr], #1
 8000f2c:	f886 c005 	strb.w	ip, [r6, #5]
                         const uint32_t dest_ip, const uint16_t dest_port,
                         const uint32_t source_ip, const uint16_t source_port,
                         const uint8_t *payload, const uint16_t payload_len)
{
  eth_udp_header_t *h = (eth_udp_header_t *)&g_eth_udpbuf[0];
  for (int i = 0; i < 6; i++)
 8000f30:	d1f5      	bne.n	8000f1e <enet_send_udp_ucast+0x1e>
  {
    h->ip.eth.dest_addr[i] = dest_mac[i];
    h->ip.eth.source_addr[i] = g_eth_src_mac[i];
  }
  h->ip.eth.ethertype = eth_htons(ETH_ETHERTYPE_IP);
  h->ip.header_len = ETH_IP_HEADER_LEN;
 8000f32:	7ba6      	ldrb	r6, [r4, #14]
  h->ip.version = ETH_IP_VERSION; // ipv4
  h->ip.ecn = 0;
 8000f34:	7be7      	ldrb	r7, [r4, #15]
  h->ip.diff_serv = 0;
  h->ip.len = eth_htons(20 + 8 + payload_len);
  h->ip.id = 0;
 8000f36:	f8b4 c012 	ldrh.w	ip, [r4, #18]
  h->ip.flag_frag = eth_htons(ETH_IP_DONT_FRAGMENT);
  h->ip.ttl = 1; // not sure here...
  h->ip.proto = ETH_IP_PROTO_UDP;
  h->ip.checksum = 0; // will be filled by the ethernet TX machinery
 8000f3a:	f8b4 e018 	ldrh.w	lr, [r4, #24]
}

void eth_send_raw_packet(uint8_t *pkt, uint16_t pkt_len)
{
  //printf("eth tx %d\r\n", pkt_len);
  if (g_eth_dma_tx_next_desc->des0 & 0x80000000) // check the OWN bit
 8000f3e:	f8df 8110 	ldr.w	r8, [pc, #272]	; 8001050 <enet_send_udp_ucast+0x150>
  h->ip.source_addr = eth_htonl(source_ip); //); // todo: something else
  h->dest_port = eth_htons(dest_port);
  h->source_port = eth_htons(source_port); //1234;
  h->len = eth_htons(8 + payload_len);
  h->checksum = 0; // will be filled by the ethernet TX machinery
  memcpy(g_eth_udpbuf + sizeof(eth_udp_header_t), payload, payload_len);
 8000f42:	4840      	ldr	r0, [pc, #256]	; (8001044 <enet_send_udp_ucast+0x144>)
 8000f44:	ba1b      	rev	r3, r3
 8000f46:	fa91 fa81 	rev.w	sl, r1
  {
    h->ip.eth.dest_addr[i] = dest_mac[i];
    h->ip.eth.source_addr[i] = g_eth_src_mac[i];
  }
  h->ip.eth.ethertype = eth_htons(ETH_ETHERTYPE_IP);
  h->ip.header_len = ETH_IP_HEADER_LEN;
 8000f4a:	f04f 0905 	mov.w	r9, #5
  h->ip.source_addr = eth_htonl(source_ip); //); // todo: something else
  h->dest_port = eth_htons(dest_port);
  h->source_port = eth_htons(source_port); //1234;
  h->len = eth_htons(8 + payload_len);
  h->checksum = 0; // will be filled by the ethernet TX machinery
  memcpy(g_eth_udpbuf + sizeof(eth_udp_header_t), payload, payload_len);
 8000f4e:	9901      	ldr	r1, [sp, #4]
  h->ip.flag_frag = eth_htons(ETH_IP_DONT_FRAGMENT);
  h->ip.ttl = 1; // not sure here...
  h->ip.proto = ETH_IP_PROTO_UDP;
  h->ip.checksum = 0; // will be filled by the ethernet TX machinery
  h->ip.dest_addr = eth_htonl(dest_ip);
  h->ip.source_addr = eth_htonl(source_ip); //); // todo: something else
 8000f50:	f8c4 301a 	str.w	r3, [r4, #26]
  h->dest_port = eth_htons(dest_port);
  h->source_port = eth_htons(source_port); //1234;
  h->len = eth_htons(8 + payload_len);
 8000f54:	f105 0308 	add.w	r3, r5, #8
  {
    h->ip.eth.dest_addr[i] = dest_mac[i];
    h->ip.eth.source_addr[i] = g_eth_src_mac[i];
  }
  h->ip.eth.ethertype = eth_htons(ETH_ETHERTYPE_IP);
  h->ip.header_len = ETH_IP_HEADER_LEN;
 8000f58:	f369 0603 	bfi	r6, r9, #0, #4
 8000f5c:	ba5b      	rev16	r3, r3
  h->ip.version = ETH_IP_VERSION; // ipv4
  h->ip.ecn = 0;
  h->ip.diff_serv = 0;
 8000f5e:	f007 07fc 	and.w	r7, r7, #252	; 0xfc
    h->ip.eth.dest_addr[i] = dest_mac[i];
    h->ip.eth.source_addr[i] = g_eth_src_mac[i];
  }
  h->ip.eth.ethertype = eth_htons(ETH_ETHERTYPE_IP);
  h->ip.header_len = ETH_IP_HEADER_LEN;
  h->ip.version = ETH_IP_VERSION; // ipv4
 8000f62:	f04f 0904 	mov.w	r9, #4
 8000f66:	fa9b fb9b 	rev16.w	fp, fp
 8000f6a:	f369 1607 	bfi	r6, r9, #4, #4
  h->ip.ecn = 0;
  h->ip.diff_serv = 0;
 8000f6e:	f36f 0787 	bfc	r7, #2, #6
  h->ip.id = 0;
  h->ip.flag_frag = eth_htons(ETH_IP_DONT_FRAGMENT);
  h->ip.ttl = 1; // not sure here...
  h->ip.proto = ETH_IP_PROTO_UDP;
  h->ip.checksum = 0; // will be filled by the ethernet TX machinery
  h->ip.dest_addr = eth_htonl(dest_ip);
 8000f72:	f8c4 a01e 	str.w	sl, [r4, #30]
  h->ip.source_addr = eth_htonl(source_ip); //); // todo: something else
  h->dest_port = eth_htons(dest_port);
  h->source_port = eth_htons(source_port); //1234;
  h->len = eth_htons(8 + payload_len);
 8000f76:	84e3      	strh	r3, [r4, #38]	; 0x26
  h->ip.eth.ethertype = eth_htons(ETH_ETHERTYPE_IP);
  h->ip.header_len = ETH_IP_HEADER_LEN;
  h->ip.version = ETH_IP_VERSION; // ipv4
  h->ip.ecn = 0;
  h->ip.diff_serv = 0;
  h->ip.len = eth_htons(20 + 8 + payload_len);
 8000f78:	f105 0a1c 	add.w	sl, r5, #28
  for (int i = 0; i < 6; i++)
  {
    h->ip.eth.dest_addr[i] = dest_mac[i];
    h->ip.eth.source_addr[i] = g_eth_src_mac[i];
  }
  h->ip.eth.ethertype = eth_htons(ETH_ETHERTYPE_IP);
 8000f7c:	f04f 0308 	mov.w	r3, #8
 8000f80:	ba52      	rev16	r2, r2
  h->ip.header_len = ETH_IP_HEADER_LEN;
  h->ip.version = ETH_IP_VERSION; // ipv4
  h->ip.ecn = 0;
  h->ip.diff_serv = 0;
  h->ip.len = eth_htons(20 + 8 + payload_len);
  h->ip.id = 0;
 8000f82:	f36f 0c0f 	bfc	ip, #0, #16
  h->ip.flag_frag = eth_htons(ETH_IP_DONT_FRAGMENT);
  h->ip.ttl = 1; // not sure here...
  h->ip.proto = ETH_IP_PROTO_UDP;
  h->ip.checksum = 0; // will be filled by the ethernet TX machinery
 8000f86:	f36f 0e0f 	bfc	lr, #0, #16
  h->ip.dest_addr = eth_htonl(dest_ip);
  h->ip.source_addr = eth_htonl(source_ip); //); // todo: something else
  h->dest_port = eth_htons(dest_port);
  h->source_port = eth_htons(source_port); //1234;
 8000f8a:	f8a4 b022 	strh.w	fp, [r4, #34]	; 0x22
    h->ip.eth.dest_addr[i] = dest_mac[i];
    h->ip.eth.source_addr[i] = g_eth_src_mac[i];
  }
  h->ip.eth.ethertype = eth_htons(ETH_ETHERTYPE_IP);
  h->ip.header_len = ETH_IP_HEADER_LEN;
  h->ip.version = ETH_IP_VERSION; // ipv4
 8000f8e:	73a6      	strb	r6, [r4, #14]
  h->ip.ecn = 0;
  h->ip.diff_serv = 0;
 8000f90:	73e7      	strb	r7, [r4, #15]
  h->ip.len = eth_htons(20 + 8 + payload_len);
  h->ip.id = 0;
  h->ip.flag_frag = eth_htons(ETH_IP_DONT_FRAGMENT);
  h->ip.ttl = 1; // not sure here...
 8000f92:	2601      	movs	r6, #1
  h->ip.dest_addr = eth_htonl(dest_ip);
  h->ip.source_addr = eth_htonl(source_ip); //); // todo: something else
  h->dest_port = eth_htons(dest_port);
  h->source_port = eth_htons(source_port); //1234;
  h->len = eth_htons(8 + payload_len);
  h->checksum = 0; // will be filled by the ethernet TX machinery
 8000f94:	2700      	movs	r7, #0
  for (int i = 0; i < 6; i++)
  {
    h->ip.eth.dest_addr[i] = dest_mac[i];
    h->ip.eth.source_addr[i] = g_eth_src_mac[i];
  }
  h->ip.eth.ethertype = eth_htons(ETH_ETHERTYPE_IP);
 8000f96:	81a3      	strh	r3, [r4, #12]
 8000f98:	fa9a fa9a 	rev16.w	sl, sl
  h->ip.diff_serv = 0;
  h->ip.len = eth_htons(20 + 8 + payload_len);
  h->ip.id = 0;
  h->ip.flag_frag = eth_htons(ETH_IP_DONT_FRAGMENT);
  h->ip.ttl = 1; // not sure here...
  h->ip.proto = ETH_IP_PROTO_UDP;
 8000f9c:	f04f 0311 	mov.w	r3, #17
  h->ip.version = ETH_IP_VERSION; // ipv4
  h->ip.ecn = 0;
  h->ip.diff_serv = 0;
  h->ip.len = eth_htons(20 + 8 + payload_len);
  h->ip.id = 0;
  h->ip.flag_frag = eth_htons(ETH_IP_DONT_FRAGMENT);
 8000fa0:	f04f 0b40 	mov.w	fp, #64	; 0x40
  h->ip.ttl = 1; // not sure here...
  h->ip.proto = ETH_IP_PROTO_UDP;
  h->ip.checksum = 0; // will be filled by the ethernet TX machinery
  h->ip.dest_addr = eth_htonl(dest_ip);
  h->ip.source_addr = eth_htonl(source_ip); //); // todo: something else
  h->dest_port = eth_htons(dest_port);
 8000fa4:	84a2      	strh	r2, [r4, #36]	; 0x24
  h->ip.diff_serv = 0;
  h->ip.len = eth_htons(20 + 8 + payload_len);
  h->ip.id = 0;
  h->ip.flag_frag = eth_htons(ETH_IP_DONT_FRAGMENT);
  h->ip.ttl = 1; // not sure here...
  h->ip.proto = ETH_IP_PROTO_UDP;
 8000fa6:	75e3      	strb	r3, [r4, #23]
  h->ip.source_addr = eth_htonl(source_ip); //); // todo: something else
  h->dest_port = eth_htons(dest_port);
  h->source_port = eth_htons(source_port); //1234;
  h->len = eth_htons(8 + payload_len);
  h->checksum = 0; // will be filled by the ethernet TX machinery
  memcpy(g_eth_udpbuf + sizeof(eth_udp_header_t), payload, payload_len);
 8000fa8:	462a      	mov	r2, r5
  h->ip.header_len = ETH_IP_HEADER_LEN;
  h->ip.version = ETH_IP_VERSION; // ipv4
  h->ip.ecn = 0;
  h->ip.diff_serv = 0;
  h->ip.len = eth_htons(20 + 8 + payload_len);
  h->ip.id = 0;
 8000faa:	f8a4 c012 	strh.w	ip, [r4, #18]
  h->ip.flag_frag = eth_htons(ETH_IP_DONT_FRAGMENT);
  h->ip.ttl = 1; // not sure here...
  h->ip.proto = ETH_IP_PROTO_UDP;
  h->ip.checksum = 0; // will be filled by the ethernet TX machinery
 8000fae:	f8a4 e018 	strh.w	lr, [r4, #24]
  h->ip.eth.ethertype = eth_htons(ETH_ETHERTYPE_IP);
  h->ip.header_len = ETH_IP_HEADER_LEN;
  h->ip.version = ETH_IP_VERSION; // ipv4
  h->ip.ecn = 0;
  h->ip.diff_serv = 0;
  h->ip.len = eth_htons(20 + 8 + payload_len);
 8000fb2:	f8a4 a010 	strh.w	sl, [r4, #16]
  h->ip.id = 0;
  h->ip.flag_frag = eth_htons(ETH_IP_DONT_FRAGMENT);
 8000fb6:	f8a4 b014 	strh.w	fp, [r4, #20]
  h->ip.ttl = 1; // not sure here...
 8000fba:	75a6      	strb	r6, [r4, #22]
  h->ip.dest_addr = eth_htonl(dest_ip);
  h->ip.source_addr = eth_htonl(source_ip); //); // todo: something else
  h->dest_port = eth_htons(dest_port);
  h->source_port = eth_htons(source_port); //1234;
  h->len = eth_htons(8 + payload_len);
  h->checksum = 0; // will be filled by the ethernet TX machinery
 8000fbc:	8527      	strh	r7, [r4, #40]	; 0x28
  memcpy(g_eth_udpbuf + sizeof(eth_udp_header_t), payload, payload_len);
 8000fbe:	f002 fa6d 	bl	800349c <memcpy>
}

void eth_send_raw_packet(uint8_t *pkt, uint16_t pkt_len)
{
  //printf("eth tx %d\r\n", pkt_len);
  if (g_eth_dma_tx_next_desc->des0 & 0x80000000) // check the OWN bit
 8000fc2:	f8d8 3000 	ldr.w	r3, [r8]
 8000fc6:	681b      	ldr	r3, [r3, #0]
  h->dest_port = eth_htons(dest_port);
  h->source_port = eth_htons(source_port); //1234;
  h->len = eth_htons(8 + payload_len);
  h->checksum = 0; // will be filled by the ethernet TX machinery
  memcpy(g_eth_udpbuf + sizeof(eth_udp_header_t), payload, payload_len);
  eth_send_raw_packet(g_eth_udpbuf, sizeof(eth_udp_header_t) + payload_len);
 8000fc8:	352a      	adds	r5, #42	; 0x2a
}

void eth_send_raw_packet(uint8_t *pkt, uint16_t pkt_len)
{
  //printf("eth tx %d\r\n", pkt_len);
  if (g_eth_dma_tx_next_desc->des0 & 0x80000000) // check the OWN bit
 8000fca:	42bb      	cmp	r3, r7
  h->dest_port = eth_htons(dest_port);
  h->source_port = eth_htons(source_port); //1234;
  h->len = eth_htons(8 + payload_len);
  h->checksum = 0; // will be filled by the ethernet TX machinery
  memcpy(g_eth_udpbuf + sizeof(eth_udp_header_t), payload, payload_len);
  eth_send_raw_packet(g_eth_udpbuf, sizeof(eth_udp_header_t) + payload_len);
 8000fcc:	b2ad      	uxth	r5, r5
void eth_send_raw_packet(uint8_t *pkt, uint16_t pkt_len)
{
  //printf("eth tx %d\r\n", pkt_len);
  if (g_eth_dma_tx_next_desc->des0 & 0x80000000) // check the OWN bit
  {
    err_set(ERR_ETH_BUFFER_FULL);
 8000fce:	4630      	mov	r0, r6
}

void eth_send_raw_packet(uint8_t *pkt, uint16_t pkt_len)
{
  //printf("eth tx %d\r\n", pkt_len);
  if (g_eth_dma_tx_next_desc->des0 & 0x80000000) // check the OWN bit
 8000fd0:	db30      	blt.n	8001034 <enet_send_udp_ucast+0x134>
  {
    err_set(ERR_ETH_BUFFER_FULL);
    return; // if it's set, then we have run out of ringbuffer room. can't tx.
  }
  err_unset(ERR_ETH_BUFFER_FULL);
 8000fd2:	f002 fa25 	bl	8003420 <err_unset>
  /*
  printf("sending using TX descriptor %08x status 0x%08x\r\n",
         (unsigned)g_eth_tx_next_desc,
         (unsigned)g_eth_tx_next_desc->control);
 */
  uint8_t *buf = (uint8_t *)g_eth_dma_tx_next_desc->des2;
 8000fd6:	f8d8 4000 	ldr.w	r4, [r8]
  if (pkt_len > ETH_NBUF)
    pkt_len = ETH_NBUF; // let's not blow through our packet buffer
  memcpy(buf, pkt, pkt_len);
 8000fda:	4919      	ldr	r1, [pc, #100]	; (8001040 <enet_send_udp_ucast+0x140>)
  /*
  printf("sending using TX descriptor %08x status 0x%08x\r\n",
         (unsigned)g_eth_tx_next_desc,
         (unsigned)g_eth_tx_next_desc->control);
 */
  uint8_t *buf = (uint8_t *)g_eth_dma_tx_next_desc->des2;
 8000fdc:	68a0      	ldr	r0, [r4, #8]
  if (pkt_len > ETH_NBUF)
    pkt_len = ETH_NBUF; // let's not blow through our packet buffer
  memcpy(buf, pkt, pkt_len);
 8000fde:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 8000fe2:	bf28      	it	cs
 8000fe4:	f44f 6500 	movcs.w	r5, #2048	; 0x800
 8000fe8:	462a      	mov	r2, r5
 8000fea:	f002 fa57 	bl	800349c <memcpy>
  g_eth_dma_tx_next_desc->des1 = pkt_len;
 8000fee:	6065      	str	r5, [r4, #4]
  g_eth_dma_tx_next_desc->des0 |= 0x30000000; // LS+FS = single-buffer packet
 8000ff0:	6823      	ldr	r3, [r4, #0]
  g_eth_dma_tx_next_desc->des0 |= 0x80000000; // give ownership to ethernet DMA
  // see if DMA is stuck because it wasn't transmitting (which will almost
  // always be the case). if it's stuck, kick it into motion again
  if ((ETH->DMASR & ETH_DMASR_TPS) == ETH_DMASR_TPS_Suspended)
 8000ff2:	4a15      	ldr	r2, [pc, #84]	; (8001048 <enet_send_udp_ucast+0x148>)
  uint8_t *buf = (uint8_t *)g_eth_dma_tx_next_desc->des2;
  if (pkt_len > ETH_NBUF)
    pkt_len = ETH_NBUF; // let's not blow through our packet buffer
  memcpy(buf, pkt, pkt_len);
  g_eth_dma_tx_next_desc->des1 = pkt_len;
  g_eth_dma_tx_next_desc->des0 |= 0x30000000; // LS+FS = single-buffer packet
 8000ff4:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
 8000ff8:	6023      	str	r3, [r4, #0]
  g_eth_dma_tx_next_desc->des0 |= 0x80000000; // give ownership to ethernet DMA
 8000ffa:	6823      	ldr	r3, [r4, #0]
  // see if DMA is stuck because it wasn't transmitting (which will almost
  // always be the case). if it's stuck, kick it into motion again
  if ((ETH->DMASR & ETH_DMASR_TPS) == ETH_DMASR_TPS_Suspended)
 8000ffc:	f241 0114 	movw	r1, #4116	; 0x1014
  if (pkt_len > ETH_NBUF)
    pkt_len = ETH_NBUF; // let's not blow through our packet buffer
  memcpy(buf, pkt, pkt_len);
  g_eth_dma_tx_next_desc->des1 = pkt_len;
  g_eth_dma_tx_next_desc->des0 |= 0x30000000; // LS+FS = single-buffer packet
  g_eth_dma_tx_next_desc->des0 |= 0x80000000; // give ownership to ethernet DMA
 8001000:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001004:	6023      	str	r3, [r4, #0]
  // see if DMA is stuck because it wasn't transmitting (which will almost
  // always be the case). if it's stuck, kick it into motion again
  if ((ETH->DMASR & ETH_DMASR_TPS) == ETH_DMASR_TPS_Suspended)
 8001006:	5853      	ldr	r3, [r2, r1]
 8001008:	f403 03e0 	and.w	r3, r3, #7340032	; 0x700000
 800100c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8001010:	d005      	beq.n	800101e <enet_send_udp_ucast+0x11e>
  {
    ETH->DMASR = ETH_DMASR_TBUS; // clear the buffer-unavailable flag
    ETH->DMATPDR = 0; // transmit poll demand = kick it moving again
  }
  g_eth_dma_tx_next_desc = (eth_dma_desc_t *)g_eth_dma_tx_next_desc->des3;
 8001012:	68e3      	ldr	r3, [r4, #12]
 8001014:	f8c8 3000 	str.w	r3, [r8]
    0x08, 0xca, 0xfe, 0xbe, 0xef, 0x12, 0x34, 0x56,
    0x78, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
    0x7b, 0x94, 0x60, 0x0f };
  eth_send_raw_packet(raw_test_pkt, 68); //sizeof(reg_idx) + payload_len);
  */
}
 8001018:	b003      	add	sp, #12
 800101a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  // see if DMA is stuck because it wasn't transmitting (which will almost
  // always be the case). if it's stuck, kick it into motion again
  if ((ETH->DMASR & ETH_DMASR_TPS) == ETH_DMASR_TPS_Suspended)
  {
    ETH->DMASR = ETH_DMASR_TBUS; // clear the buffer-unavailable flag
    ETH->DMATPDR = 0; // transmit poll demand = kick it moving again
 800101e:	f241 0304 	movw	r3, #4100	; 0x1004
  g_eth_dma_tx_next_desc->des0 |= 0x80000000; // give ownership to ethernet DMA
  // see if DMA is stuck because it wasn't transmitting (which will almost
  // always be the case). if it's stuck, kick it into motion again
  if ((ETH->DMASR & ETH_DMASR_TPS) == ETH_DMASR_TPS_Suspended)
  {
    ETH->DMASR = ETH_DMASR_TBUS; // clear the buffer-unavailable flag
 8001022:	f842 9001 	str.w	r9, [r2, r1]
    ETH->DMATPDR = 0; // transmit poll demand = kick it moving again
 8001026:	50d7      	str	r7, [r2, r3]
  }
  g_eth_dma_tx_next_desc = (eth_dma_desc_t *)g_eth_dma_tx_next_desc->des3;
 8001028:	68e3      	ldr	r3, [r4, #12]
 800102a:	f8c8 3000 	str.w	r3, [r8]
    0x08, 0xca, 0xfe, 0xbe, 0xef, 0x12, 0x34, 0x56,
    0x78, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
    0x7b, 0x94, 0x60, 0x0f };
  eth_send_raw_packet(raw_test_pkt, 68); //sizeof(reg_idx) + payload_len);
  */
}
 800102e:	b003      	add	sp, #12
 8001030:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001034:	b003      	add	sp, #12
 8001036:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
void eth_send_raw_packet(uint8_t *pkt, uint16_t pkt_len)
{
  //printf("eth tx %d\r\n", pkt_len);
  if (g_eth_dma_tx_next_desc->des0 & 0x80000000) // check the OWN bit
  {
    err_set(ERR_ETH_BUFFER_FULL);
 800103a:	f002 b9eb 	b.w	8003414 <err_set>
 800103e:	bf00      	nop
 8001040:	20000970 	.word	0x20000970
 8001044:	2000099a 	.word	0x2000099a
 8001048:	40028000 	.word	0x40028000
 800104c:	0800a308 	.word	0x0800a308
 8001050:	20000004 	.word	0x20000004

08001054 <enet_send_udp_mcast>:
static uint8_t  g_eth_src_mac[6] = { 0xa4, 0xf3, 0xc1, 0x00, 0x01, 0x00 };
static uint32_t g_eth_src_ip = 0x0a636363; // todo... not this.

void enet_send_udp_mcast(const uint32_t mcast_ip, const uint16_t mcast_port,
                         const uint8_t *payload, const uint16_t payload_len)
{
 8001054:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001056:	b087      	sub	sp, #28
  uint8_t dest_mac[6] = { 0x01, 0x00, 0x5e,
                          (uint8_t)((mcast_ip & 0xff0000) >> 16),
                          (uint8_t)((mcast_ip & 0x00ff00) >>  8),
                          (uint8_t) (mcast_ip & 0x0000ff) };
  enet_send_udp_ucast(dest_mac, mcast_ip, mcast_port,
 8001058:	e88d 000e 	stmia.w	sp, {r1, r2, r3}

void enet_send_udp_mcast(const uint32_t mcast_ip, const uint16_t mcast_port,
                         const uint8_t *payload, const uint16_t payload_len)
{
  uint8_t dest_mac[6] = { 0x01, 0x00, 0x5e,
                          (uint8_t)((mcast_ip & 0xff0000) >> 16),
 800105c:	f3c0 4c07 	ubfx	ip, r0, #16, #8
                          (uint8_t)((mcast_ip & 0x00ff00) >>  8),
 8001060:	f3c0 2e07 	ubfx	lr, r0, #8, #8
static uint8_t  g_eth_src_mac[6] = { 0xa4, 0xf3, 0xc1, 0x00, 0x01, 0x00 };
static uint32_t g_eth_src_ip = 0x0a636363; // todo... not this.

void enet_send_udp_mcast(const uint32_t mcast_ip, const uint16_t mcast_port,
                         const uint8_t *payload, const uint16_t payload_len)
{
 8001064:	4604      	mov	r4, r0
  uint8_t dest_mac[6] = { 0x01, 0x00, 0x5e,
                          (uint8_t)((mcast_ip & 0xff0000) >> 16),
                          (uint8_t)((mcast_ip & 0x00ff00) >>  8),
                          (uint8_t) (mcast_ip & 0x0000ff) };
  enet_send_udp_ucast(dest_mac, mcast_ip, mcast_port,
 8001066:	460a      	mov	r2, r1
static uint32_t g_eth_src_ip = 0x0a636363; // todo... not this.

void enet_send_udp_mcast(const uint32_t mcast_ip, const uint16_t mcast_port,
                         const uint8_t *payload, const uint16_t payload_len)
{
  uint8_t dest_mac[6] = { 0x01, 0x00, 0x5e,
 8001068:	2701      	movs	r7, #1
                          (uint8_t)((mcast_ip & 0xff0000) >> 16),
                          (uint8_t)((mcast_ip & 0x00ff00) >>  8),
                          (uint8_t) (mcast_ip & 0x0000ff) };
  enet_send_udp_ucast(dest_mac, mcast_ip, mcast_port,
 800106a:	4601      	mov	r1, r0
static uint32_t g_eth_src_ip = 0x0a636363; // todo... not this.

void enet_send_udp_mcast(const uint32_t mcast_ip, const uint16_t mcast_port,
                         const uint8_t *payload, const uint16_t payload_len)
{
  uint8_t dest_mac[6] = { 0x01, 0x00, 0x5e,
 800106c:	2600      	movs	r6, #0
 800106e:	255e      	movs	r5, #94	; 0x5e
                          (uint8_t)((mcast_ip & 0xff0000) >> 16),
                          (uint8_t)((mcast_ip & 0x00ff00) >>  8),
                          (uint8_t) (mcast_ip & 0x0000ff) };
  enet_send_udp_ucast(dest_mac, mcast_ip, mcast_port,
 8001070:	a804      	add	r0, sp, #16
 8001072:	4b08      	ldr	r3, [pc, #32]	; (8001094 <enet_send_udp_mcast+0x40>)
                         const uint8_t *payload, const uint16_t payload_len)
{
  uint8_t dest_mac[6] = { 0x01, 0x00, 0x5e,
                          (uint8_t)((mcast_ip & 0xff0000) >> 16),
                          (uint8_t)((mcast_ip & 0x00ff00) >>  8),
                          (uint8_t) (mcast_ip & 0x0000ff) };
 8001074:	f88d 4015 	strb.w	r4, [sp, #21]

void enet_send_udp_mcast(const uint32_t mcast_ip, const uint16_t mcast_port,
                         const uint8_t *payload, const uint16_t payload_len)
{
  uint8_t dest_mac[6] = { 0x01, 0x00, 0x5e,
                          (uint8_t)((mcast_ip & 0xff0000) >> 16),
 8001078:	f88d c013 	strb.w	ip, [sp, #19]
                          (uint8_t)((mcast_ip & 0x00ff00) >>  8),
 800107c:	f88d e014 	strb.w	lr, [sp, #20]
static uint32_t g_eth_src_ip = 0x0a636363; // todo... not this.

void enet_send_udp_mcast(const uint32_t mcast_ip, const uint16_t mcast_port,
                         const uint8_t *payload, const uint16_t payload_len)
{
  uint8_t dest_mac[6] = { 0x01, 0x00, 0x5e,
 8001080:	f88d 7010 	strb.w	r7, [sp, #16]
 8001084:	f88d 6011 	strb.w	r6, [sp, #17]
 8001088:	f88d 5012 	strb.w	r5, [sp, #18]
                          (uint8_t)((mcast_ip & 0xff0000) >> 16),
                          (uint8_t)((mcast_ip & 0x00ff00) >>  8),
                          (uint8_t) (mcast_ip & 0x0000ff) };
  enet_send_udp_ucast(dest_mac, mcast_ip, mcast_port,
 800108c:	f7ff ff38 	bl	8000f00 <enet_send_udp_ucast>
                      g_eth_src_ip, mcast_port,
                      payload, payload_len);
}
 8001090:	b007      	add	sp, #28
 8001092:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001094:	0a636363 	.word	0x0a636363

08001098 <enet_process_rx_ring>:
  eth_send_raw_packet(raw_test_pkt, 68); //sizeof(reg_idx) + payload_len);
  */
}

uint_fast8_t enet_process_rx_ring()
{
 8001098:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800109c:	4e55      	ldr	r6, [pc, #340]	; (80011f4 <enet_process_rx_ring+0x15c>)
 800109e:	f8df 9164 	ldr.w	r9, [pc, #356]	; 8001204 <enet_process_rx_ring+0x16c>
  uint_fast8_t num_pkts_rx = 0;
  while (g_eth_rxpool_ptrs_wpos != g_eth_rxpool_ptrs_rpos)
  {
    const uint16_t rp = g_eth_rxpool_ptrs_rpos;
    const uint8_t *start = (const uint8_t *)g_eth_rxpool_start[rp];
 80010a2:	f8df a164 	ldr.w	sl, [pc, #356]	; 8001208 <enet_process_rx_ring+0x170>
  eth_send_raw_packet(raw_test_pkt, 68); //sizeof(reg_idx) + payload_len);
  */
}

uint_fast8_t enet_process_rx_ring()
{
 80010a6:	b083      	sub	sp, #12
  uint_fast8_t num_pkts_rx = 0;
  while (g_eth_rxpool_ptrs_wpos != g_eth_rxpool_ptrs_rpos)
 80010a8:	46b0      	mov	r8, r6
  */
}

uint_fast8_t enet_process_rx_ring()
{
  uint_fast8_t num_pkts_rx = 0;
 80010aa:	2700      	movs	r7, #0
  while (g_eth_rxpool_ptrs_wpos != g_eth_rxpool_ptrs_rpos)
 80010ac:	f8b9 2000 	ldrh.w	r2, [r9]
 80010b0:	8833      	ldrh	r3, [r6, #0]
 80010b2:	b292      	uxth	r2, r2
 80010b4:	b29b      	uxth	r3, r3
 80010b6:	429a      	cmp	r2, r3
 80010b8:	f000 8082 	beq.w	80011c0 <enet_process_rx_ring+0x128>
  {
    const uint16_t rp = g_eth_rxpool_ptrs_rpos;
 80010bc:	f8b8 3000 	ldrh.w	r3, [r8]
    const uint8_t *start = (const uint8_t *)g_eth_rxpool_start[rp];
    const uint16_t len = g_eth_rxpool_len[rp];
 80010c0:	4a4d      	ldr	r2, [pc, #308]	; (80011f8 <enet_process_rx_ring+0x160>)
 80010c2:	4c4e      	ldr	r4, [pc, #312]	; (80011fc <enet_process_rx_ring+0x164>)
uint_fast8_t enet_process_rx_ring()
{
  uint_fast8_t num_pkts_rx = 0;
  while (g_eth_rxpool_ptrs_wpos != g_eth_rxpool_ptrs_rpos)
  {
    const uint16_t rp = g_eth_rxpool_ptrs_rpos;
 80010c4:	b29b      	uxth	r3, r3
    //printf("eth rxpool wpos = %d rpos = %d start %d len %d\r\n",
    //       g_eth_rxpool_ptrs_wpos,
    //       rp, start - g_eth_rxpool, len);
    // see if it's addressed to us
    const eth_eth_header_t *e = (const eth_eth_header_t *)start;
    uint8_t unicast_match = 1, multicast_match = 1, broadcast_match = 1;
 80010c6:	2101      	movs	r1, #1
{
  uint_fast8_t num_pkts_rx = 0;
  while (g_eth_rxpool_ptrs_wpos != g_eth_rxpool_ptrs_rpos)
  {
    const uint16_t rp = g_eth_rxpool_ptrs_rpos;
    const uint8_t *start = (const uint8_t *)g_eth_rxpool_start[rp];
 80010c8:	f85a c023 	ldr.w	ip, [sl, r3, lsl #2]
    const uint16_t len = g_eth_rxpool_len[rp];
 80010cc:	f832 b013 	ldrh.w	fp, [r2, r3, lsl #1]
 80010d0:	f10c 0e05 	add.w	lr, ip, #5
 80010d4:	f10c 33ff 	add.w	r3, ip, #4294967295	; 0xffffffff
 80010d8:	fa1f fb8b 	uxth.w	fp, fp
    //printf("eth rxpool wpos = %d rpos = %d start %d len %d\r\n",
    //       g_eth_rxpool_ptrs_wpos,
    //       rp, start - g_eth_rxpool, len);
    // see if it's addressed to us
    const eth_eth_header_t *e = (const eth_eth_header_t *)start;
    uint8_t unicast_match = 1, multicast_match = 1, broadcast_match = 1;
 80010dc:	4608      	mov	r0, r1
           e->dest_addr[0], e->dest_addr[1], e->dest_addr[2],
           e->dest_addr[3], e->dest_addr[4], e->dest_addr[5]);
    */
    for (int i = 0; i < 6; i++)
    {
      if (e->dest_addr[i] != g_eth_src_mac[i])
 80010de:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 80010e2:	f814 5b01 	ldrb.w	r5, [r4], #1
        unicast_match = 0;
 80010e6:	42aa      	cmp	r2, r5
 80010e8:	bf18      	it	ne
 80010ea:	2000      	movne	r0, #0
      if (e->dest_addr[i] != 0xff)
        broadcast_match = 0;
 80010ec:	2aff      	cmp	r2, #255	; 0xff
 80010ee:	bf18      	it	ne
 80010f0:	2100      	movne	r1, #0
    /*
    printf("rx mac: %02x:%02x:%02x:%02x:%02x:%02x\r\n",
           e->dest_addr[0], e->dest_addr[1], e->dest_addr[2],
           e->dest_addr[3], e->dest_addr[4], e->dest_addr[5]);
    */
    for (int i = 0; i < 6; i++)
 80010f2:	4573      	cmp	r3, lr
 80010f4:	d1f3      	bne.n	80010de <enet_process_rx_ring+0x46>
      if (e->dest_addr[i] != g_eth_src_mac[i])
        unicast_match = 0;
      if (e->dest_addr[i] != 0xff)
        broadcast_match = 0;
    }
    if (e->dest_addr[0] != 0x01 ||
 80010f6:	f89c 2000 	ldrb.w	r2, [ip]
 80010fa:	2a01      	cmp	r2, #1
 80010fc:	d014      	beq.n	8001128 <enet_process_rx_ring+0x90>
        e->dest_addr[2] != 0x5e)
      multicast_match = 0;
    //printf("  ucast_match = %d, bcast_match = %d, mcast_match = %d\r\n",
    //       unicast_match, broadcast_match, multicast_match);
    //printf("dispatch @ %8u\r\n", (unsigned)SYSTIME);
    if (unicast_match || multicast_match || broadcast_match)
 80010fe:	b900      	cbnz	r0, 8001102 <enet_process_rx_ring+0x6a>
 8001100:	b141      	cbz	r1, 8001114 <enet_process_rx_ring+0x7c>

static bool eth_dispatch_eth(const uint8_t *data, const uint16_t len)
{
  // dispatch according to protocol
  const eth_eth_header_t *e = (const eth_eth_header_t *)data;
  switch (eth_htons(e->ethertype))
 8001102:	f8bc 300c 	ldrh.w	r3, [ip, #12]
 8001106:	ba5b      	rev16	r3, r3
 8001108:	b29b      	uxth	r3, r3
 800110a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800110e:	d01a      	beq.n	8001146 <enet_process_rx_ring+0xae>
      for (int i = 0; i < NUM_DMXL; i++)
        dmxl_set_control_mode(i, (dmxl_control_mode_t)payload[1+i]);
      delay_ms(1); // be sure they control mode messages get through
      return true;
    }
    else if (cmd == 2 && payload_len >= 9)
 8001110:	2300      	movs	r3, #0
      multicast_match = 0;
    //printf("  ucast_match = %d, bcast_match = %d, mcast_match = %d\r\n",
    //       unicast_match, broadcast_match, multicast_match);
    //printf("dispatch @ %8u\r\n", (unsigned)SYSTIME);
    if (unicast_match || multicast_match || broadcast_match)
      num_pkts_rx += eth_dispatch_eth(start, len) ? 1 : 0;
 8001112:	441f      	add	r7, r3
    if (++g_eth_rxpool_ptrs_rpos >= ETH_RAM_RXPOOL_NPTR)
 8001114:	8833      	ldrh	r3, [r6, #0]
 8001116:	3301      	adds	r3, #1
 8001118:	b29b      	uxth	r3, r3
 800111a:	2b7f      	cmp	r3, #127	; 0x7f
 800111c:	8033      	strh	r3, [r6, #0]
      g_eth_rxpool_ptrs_rpos = 0;
 800111e:	bf84      	itt	hi
 8001120:	2300      	movhi	r3, #0
 8001122:	f8a8 3000 	strhhi.w	r3, [r8]
 8001126:	e7c1      	b.n	80010ac <enet_process_rx_ring+0x14>
      if (e->dest_addr[i] != g_eth_src_mac[i])
        unicast_match = 0;
      if (e->dest_addr[i] != 0xff)
        broadcast_match = 0;
    }
    if (e->dest_addr[0] != 0x01 ||
 8001128:	f89c 3001 	ldrb.w	r3, [ip, #1]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d1e6      	bne.n	80010fe <enet_process_rx_ring+0x66>
        e->dest_addr[1] != 0x00 ||
 8001130:	f89c 3002 	ldrb.w	r3, [ip, #2]
 8001134:	2b5e      	cmp	r3, #94	; 0x5e
 8001136:	d1e2      	bne.n	80010fe <enet_process_rx_ring+0x66>

static bool eth_dispatch_eth(const uint8_t *data, const uint16_t len)
{
  // dispatch according to protocol
  const eth_eth_header_t *e = (const eth_eth_header_t *)data;
  switch (eth_htons(e->ethertype))
 8001138:	f8bc 300c 	ldrh.w	r3, [ip, #12]
 800113c:	ba5b      	rev16	r3, r3
 800113e:	b29b      	uxth	r3, r3
 8001140:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001144:	d1e4      	bne.n	8001110 <enet_process_rx_ring+0x78>
}

static bool eth_dispatch_ip(const uint8_t *data, const uint16_t len)
{
  const eth_ip_header_t *ip = (const eth_ip_header_t *)data;
  if (ip->version != 4) // we only handle ipv4 (for now...)
 8001146:	f89c 300e 	ldrb.w	r3, [ip, #14]
 800114a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800114e:	2b40      	cmp	r3, #64	; 0x40
 8001150:	d1de      	bne.n	8001110 <enet_process_rx_ring+0x78>
    return false;
  // if it's unicast, verify our IP address, otherwise ignore the packet
  if (ip->eth.dest_addr[0] == g_eth_src_mac[0])
 8001152:	2aa4      	cmp	r2, #164	; 0xa4
 8001154:	d038      	beq.n	80011c8 <enet_process_rx_ring+0x130>
    if (ip->source_addr != eth_htonl(g_eth_src_ip))
      return false;
  if (ip->proto == ETH_IP_PROTO_UDP)
 8001156:	f89c 3017 	ldrb.w	r3, [ip, #23]
 800115a:	2b11      	cmp	r3, #17
 800115c:	d1d8      	bne.n	8001110 <enet_process_rx_ring+0x78>

static bool eth_dispatch_udp(const uint8_t *data, const uint16_t len)
{
  const eth_udp_header_t *udp = (const eth_udp_header_t *)data;
  const uint16_t port = eth_htons(udp->dest_port);
  const uint16_t payload_len = eth_htons(udp->len) - 8;
 800115e:	f8bc 3026 	ldrh.w	r3, [ip, #38]	; 0x26
}

static bool eth_dispatch_udp(const uint8_t *data, const uint16_t len)
{
  const eth_udp_header_t *udp = (const eth_udp_header_t *)data;
  const uint16_t port = eth_htons(udp->dest_port);
 8001162:	f8bc 2024 	ldrh.w	r2, [ip, #36]	; 0x24
 8001166:	ba5b      	rev16	r3, r3
  const uint16_t payload_len = eth_htons(udp->len) - 8;
 8001168:	3b08      	subs	r3, #8
  const uint8_t *payload = data + sizeof(eth_udp_header_t);
  //printf("  udp len: %d\r\n", udp_payload_len);
  if (payload_len > len - sizeof(eth_udp_header_t))
 800116a:	f1ab 0b2a 	sub.w	fp, fp, #42	; 0x2a

static bool eth_dispatch_udp(const uint8_t *data, const uint16_t len)
{
  const eth_udp_header_t *udp = (const eth_udp_header_t *)data;
  const uint16_t port = eth_htons(udp->dest_port);
  const uint16_t payload_len = eth_htons(udp->len) - 8;
 800116e:	b29b      	uxth	r3, r3
 8001170:	ba52      	rev16	r2, r2
  const uint8_t *payload = data + sizeof(eth_udp_header_t);
  //printf("  udp len: %d\r\n", udp_payload_len);
  if (payload_len > len - sizeof(eth_udp_header_t))
 8001172:	455b      	cmp	r3, fp
 8001174:	b292      	uxth	r2, r2
 8001176:	d8cb      	bhi.n	8001110 <enet_process_rx_ring+0x78>
  for (int i = 0; i < payload_len; i++)
  {
    printf("  %02d: %02x\r\n", i, payload[i]);
  }
  */
  if (port == 11333 && payload_len > 0)
 8001178:	f642 4145 	movw	r1, #11333	; 0x2c45
 800117c:	428a      	cmp	r2, r1
 800117e:	d1c7      	bne.n	8001110 <enet_process_rx_ring+0x78>
 8001180:	2b00      	cmp	r3, #0
 8001182:	d0c6      	beq.n	8001112 <enet_process_rx_ring+0x7a>
  {
    const uint8_t cmd = payload[0];
 8001184:	f89c 202a 	ldrb.w	r2, [ip, #42]	; 0x2a
    //printf("  enet rx cmd = 0x%02x\r\n", cmd);
    if (cmd == 1 && payload_len >= 5)
 8001188:	2a01      	cmp	r2, #1
static bool eth_dispatch_udp(const uint8_t *data, const uint16_t len)
{
  const eth_udp_header_t *udp = (const eth_udp_header_t *)data;
  const uint16_t port = eth_htons(udp->dest_port);
  const uint16_t payload_len = eth_htons(udp->len) - 8;
  const uint8_t *payload = data + sizeof(eth_udp_header_t);
 800118a:	f10c 052a 	add.w	r5, ip, #42	; 0x2a
  */
  if (port == 11333 && payload_len > 0)
  {
    const uint8_t cmd = payload[0];
    //printf("  enet rx cmd = 0x%02x\r\n", cmd);
    if (cmd == 1 && payload_len >= 5)
 800118e:	d021      	beq.n	80011d4 <enet_process_rx_ring+0x13c>
      for (int i = 0; i < NUM_DMXL; i++)
        dmxl_set_control_mode(i, (dmxl_control_mode_t)payload[1+i]);
      delay_ms(1); // be sure they control mode messages get through
      return true;
    }
    else if (cmd == 2 && payload_len >= 9)
 8001190:	2a02      	cmp	r2, #2
 8001192:	d1bd      	bne.n	8001110 <enet_process_rx_ring+0x78>
 8001194:	2b08      	cmp	r3, #8
 8001196:	d9bb      	bls.n	8001110 <enet_process_rx_ring+0x78>
 8001198:	f10c 0008 	add.w	r0, ip, #8
 800119c:	4669      	mov	r1, sp
    {
      uint16_t targets[NUM_DMXL];
      for (int i = 0; i < NUM_DMXL; i++)
        targets[i] = (payload[1+2*i] << 8) | payload[2+2*i];
 800119e:	f89c 202b 	ldrb.w	r2, [ip, #43]	; 0x2b
 80011a2:	f89c 302c 	ldrb.w	r3, [ip, #44]	; 0x2c
 80011a6:	f10c 0c02 	add.w	ip, ip, #2
 80011aa:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
      return true;
    }
    else if (cmd == 2 && payload_len >= 9)
    {
      uint16_t targets[NUM_DMXL];
      for (int i = 0; i < NUM_DMXL; i++)
 80011ae:	4584      	cmp	ip, r0
        targets[i] = (payload[1+2*i] << 8) | payload[2+2*i];
 80011b0:	f821 3b02 	strh.w	r3, [r1], #2
      return true;
    }
    else if (cmd == 2 && payload_len >= 9)
    {
      uint16_t targets[NUM_DMXL];
      for (int i = 0; i < NUM_DMXL; i++)
 80011b4:	d1f3      	bne.n	800119e <enet_process_rx_ring+0x106>
      */
      /*
      for (int i = 0; i < NUM_DMXL; i++)
        dmxl_set_control_target(i, targets[i]);
      */
      dmxl_set_all_control_targets(targets);
 80011b6:	4668      	mov	r0, sp
 80011b8:	f000 fd32 	bl	8001c20 <dmxl_set_all_control_targets>
 80011bc:	2301      	movs	r3, #1
 80011be:	e7a8      	b.n	8001112 <enet_process_rx_ring+0x7a>
      num_pkts_rx += eth_dispatch_eth(start, len) ? 1 : 0;
    if (++g_eth_rxpool_ptrs_rpos >= ETH_RAM_RXPOOL_NPTR)
      g_eth_rxpool_ptrs_rpos = 0;
  }
  return num_pkts_rx;
}
 80011c0:	4638      	mov	r0, r7
 80011c2:	b003      	add	sp, #12
 80011c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  const eth_ip_header_t *ip = (const eth_ip_header_t *)data;
  if (ip->version != 4) // we only handle ipv4 (for now...)
    return false;
  // if it's unicast, verify our IP address, otherwise ignore the packet
  if (ip->eth.dest_addr[0] == g_eth_src_mac[0])
    if (ip->source_addr != eth_htonl(g_eth_src_ip))
 80011c8:	f8dc 301a 	ldr.w	r3, [ip, #26]
 80011cc:	4a0c      	ldr	r2, [pc, #48]	; (8001200 <enet_process_rx_ring+0x168>)
 80011ce:	4293      	cmp	r3, r2
 80011d0:	d19e      	bne.n	8001110 <enet_process_rx_ring+0x78>
 80011d2:	e7c0      	b.n	8001156 <enet_process_rx_ring+0xbe>
  */
  if (port == 11333 && payload_len > 0)
  {
    const uint8_t cmd = payload[0];
    //printf("  enet rx cmd = 0x%02x\r\n", cmd);
    if (cmd == 1 && payload_len >= 5)
 80011d4:	2b04      	cmp	r3, #4
 80011d6:	d99b      	bls.n	8001110 <enet_process_rx_ring+0x78>
 80011d8:	2400      	movs	r4, #0
      /*
      printf("    modes: %d %d %d %d\r\n",
             payload[1], payload[2], payload[3], payload[4]);
      */
      for (int i = 0; i < NUM_DMXL; i++)
        dmxl_set_control_mode(i, (dmxl_control_mode_t)payload[1+i]);
 80011da:	b2e0      	uxtb	r0, r4
 80011dc:	f815 1f01 	ldrb.w	r1, [r5, #1]!
 80011e0:	3401      	adds	r4, #1
 80011e2:	f000 fc8d 	bl	8001b00 <dmxl_set_control_mode>
    {
      /*
      printf("    modes: %d %d %d %d\r\n",
             payload[1], payload[2], payload[3], payload[4]);
      */
      for (int i = 0; i < NUM_DMXL; i++)
 80011e6:	2c04      	cmp	r4, #4
 80011e8:	d1f7      	bne.n	80011da <enet_process_rx_ring+0x142>
        dmxl_set_control_mode(i, (dmxl_control_mode_t)payload[1+i]);
      delay_ms(1); // be sure they control mode messages get through
 80011ea:	2001      	movs	r0, #1
 80011ec:	f002 f882 	bl	80032f4 <delay_ms>
 80011f0:	2301      	movs	r3, #1
 80011f2:	e78e      	b.n	8001112 <enet_process_rx_ring+0x7a>
 80011f4:	20008f8e 	.word	0x20008f8e
 80011f8:	20008f90 	.word	0x20008f90
 80011fc:	0800a308 	.word	0x0800a308
 8001200:	6363630a 	.word	0x6363630a
 8001204:	20008f8c 	.word	0x20008f8c
 8001208:	20009094 	.word	0x20009094

0800120c <enet_send_state>:

// todo: be smarter about multicast group choice
#define MCAST_IP 0xe000007c

void enet_send_state()
{
 800120c:	b510      	push	{r4, lr}
  volatile state_t tx_state = g_state; // make a local copy to ensure coherence
 800120e:	24ca      	movs	r4, #202	; 0xca

// todo: be smarter about multicast group choice
#define MCAST_IP 0xe000007c

void enet_send_state()
{
 8001210:	b0b4      	sub	sp, #208	; 0xd0
  volatile state_t tx_state = g_state; // make a local copy to ensure coherence
 8001212:	4622      	mov	r2, r4
 8001214:	a801      	add	r0, sp, #4
 8001216:	4906      	ldr	r1, [pc, #24]	; (8001230 <enet_send_state+0x24>)
 8001218:	f002 f940 	bl	800349c <memcpy>
  enet_send_udp_mcast(MCAST_IP, 11333,
 800121c:	aa01      	add	r2, sp, #4
 800121e:	4623      	mov	r3, r4
 8001220:	4804      	ldr	r0, [pc, #16]	; (8001234 <enet_send_state+0x28>)
 8001222:	f642 4145 	movw	r1, #11333	; 0x2c45
 8001226:	f7ff ff15 	bl	8001054 <enet_send_udp_mcast>
                      (uint8_t *)&tx_state, sizeof(tx_state));
}
 800122a:	b034      	add	sp, #208	; 0xd0
 800122c:	bd10      	pop	{r4, pc}
 800122e:	bf00      	nop
 8001230:	200105a0 	.word	0x200105a0
 8001234:	e000007c 	.word	0xe000007c

08001238 <systime_init>:
#include "stm32f4xx.h"

void systime_init()
{
  // TIM2 is a 32-bit counter. it just counts microseconds since power-up.
  RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8001238:	4a0f      	ldr	r2, [pc, #60]	; (8001278 <systime_init+0x40>)
 800123a:	6c13      	ldr	r3, [r2, #64]	; 0x40
#include "systime.h"
#include "stm32f4xx.h"

void systime_init()
{
 800123c:	b082      	sub	sp, #8
  // TIM2 is a 32-bit counter. it just counts microseconds since power-up.
  RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 800123e:	f043 0301 	orr.w	r3, r3, #1
  for (volatile int i = 0; i < 1000; i++) { } // let tim2 spin up
 8001242:	2100      	movs	r1, #0
#include "stm32f4xx.h"

void systime_init()
{
  // TIM2 is a 32-bit counter. it just counts microseconds since power-up.
  RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8001244:	6413      	str	r3, [r2, #64]	; 0x40
  for (volatile int i = 0; i < 1000; i++) { } // let tim2 spin up
 8001246:	9101      	str	r1, [sp, #4]
 8001248:	9b01      	ldr	r3, [sp, #4]
 800124a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800124e:	da06      	bge.n	800125e <systime_init+0x26>
 8001250:	9b01      	ldr	r3, [sp, #4]
 8001252:	3301      	adds	r3, #1
 8001254:	9301      	str	r3, [sp, #4]
 8001256:	9b01      	ldr	r3, [sp, #4]
 8001258:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800125c:	dbf8      	blt.n	8001250 <systime_init+0x18>
  TIM2->PSC = 168000000 / 2 / 1000000 - 1; // 83
 800125e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  TIM2->ARR = 0xffffffff; // count as long as possible
  TIM2->EGR = TIM_EGR_UG; // load the PSC register immediately
 8001262:	2201      	movs	r2, #1
void systime_init()
{
  // TIM2 is a 32-bit counter. it just counts microseconds since power-up.
  RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
  for (volatile int i = 0; i < 1000; i++) { } // let tim2 spin up
  TIM2->PSC = 168000000 / 2 / 1000000 - 1; // 83
 8001264:	2053      	movs	r0, #83	; 0x53
  TIM2->ARR = 0xffffffff; // count as long as possible
 8001266:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
void systime_init()
{
  // TIM2 is a 32-bit counter. it just counts microseconds since power-up.
  RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
  for (volatile int i = 0; i < 1000; i++) { } // let tim2 spin up
  TIM2->PSC = 168000000 / 2 / 1000000 - 1; // 83
 800126a:	8518      	strh	r0, [r3, #40]	; 0x28
  TIM2->ARR = 0xffffffff; // count as long as possible
 800126c:	62d9      	str	r1, [r3, #44]	; 0x2c
  TIM2->EGR = TIM_EGR_UG; // load the PSC register immediately
 800126e:	829a      	strh	r2, [r3, #20]
  TIM2->CR1 = TIM_CR1_CEN; // start counter
 8001270:	801a      	strh	r2, [r3, #0]
}
 8001272:	b002      	add	sp, #8
 8001274:	4770      	bx	lr
 8001276:	bf00      	nop
 8001278:	40023800 	.word	0x40023800

0800127c <dmxl_tx.part.1>:
      dmxl_set_usart_baud(i, 250000);
    }
  }
}

static void dmxl_tx(const uint8_t port_idx,
 800127c:	b5f0      	push	{r4, r5, r6, r7, lr}
                    const uint8_t *payload, const uint8_t payload_len)
{
  if (port_idx >= NUM_DMXL)
    return; // bogus port index
  dmxl_port_t *dp = &g_dmxl_ports[port_idx];
  USART_TypeDef *u = dp->uart;
 800127e:	4b21      	ldr	r3, [pc, #132]	; (8001304 <dmxl_tx.part.1+0x88>)
 8001280:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8001284:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
  u->CR1 &= ~USART_CR1_RE; // disable the receiver during transmit
  u->CR1 |=  USART_CR1_TE; // enable the transmitter
  uint8_t csum = 0;
  for (uint8_t i = 0; i < payload_len + 3; i++)
 8001288:	2700      	movs	r7, #0
                    const uint8_t *payload, const uint8_t payload_len)
{
  if (port_idx >= NUM_DMXL)
    return; // bogus port index
  dmxl_port_t *dp = &g_dmxl_ports[port_idx];
  USART_TypeDef *u = dp->uart;
 800128a:	68d8      	ldr	r0, [r3, #12]
  u->CR1 &= ~USART_CR1_RE; // disable the receiver during transmit
 800128c:	8983      	ldrh	r3, [r0, #12]
 800128e:	f023 0304 	bic.w	r3, r3, #4
 8001292:	041b      	lsls	r3, r3, #16
 8001294:	0c1b      	lsrs	r3, r3, #16
 8001296:	8183      	strh	r3, [r0, #12]
  u->CR1 |=  USART_CR1_TE; // enable the transmitter
 8001298:	8983      	ldrh	r3, [r0, #12]
 800129a:	b29b      	uxth	r3, r3
 800129c:	f043 0308 	orr.w	r3, r3, #8
  uint8_t csum = 0;
  for (uint8_t i = 0; i < payload_len + 3; i++)
 80012a0:	3202      	adds	r2, #2
  if (port_idx >= NUM_DMXL)
    return; // bogus port index
  dmxl_port_t *dp = &g_dmxl_ports[port_idx];
  USART_TypeDef *u = dp->uart;
  u->CR1 &= ~USART_CR1_RE; // disable the receiver during transmit
  u->CR1 |=  USART_CR1_TE; // enable the transmitter
 80012a2:	8183      	strh	r3, [r0, #12]
  uint8_t csum = 0;
  for (uint8_t i = 0; i < payload_len + 3; i++)
 80012a4:	463e      	mov	r6, r7
 80012a6:	463c      	mov	r4, r7
  {
    while (!(u->SR & USART_SR_TXE)) { } // wait for tx buffer to clear
    if (i <= 1)
      u->DR = 0xff; // preamble
 80012a8:	f04f 0eff 	mov.w	lr, #255	; 0xff
  u->CR1 &= ~USART_CR1_RE; // disable the receiver during transmit
  u->CR1 |=  USART_CR1_TE; // enable the transmitter
  uint8_t csum = 0;
  for (uint8_t i = 0; i < payload_len + 3; i++)
  {
    while (!(u->SR & USART_SR_TXE)) { } // wait for tx buffer to clear
 80012ac:	8803      	ldrh	r3, [r0, #0]
 80012ae:	061d      	lsls	r5, r3, #24
 80012b0:	d5fc      	bpl.n	80012ac <dmxl_tx.part.1+0x30>
    if (i <= 1)
 80012b2:	2c01      	cmp	r4, #1
      // send checksum
      u->DR = ~csum;
    }
    else
    {
      u->DR = payload[i-2]; // send payload byte
 80012b4:	f1a4 0502 	sub.w	r5, r4, #2
  u->CR1 |=  USART_CR1_TE; // enable the transmitter
  uint8_t csum = 0;
  for (uint8_t i = 0; i < payload_len + 3; i++)
  {
    while (!(u->SR & USART_SR_TXE)) { } // wait for tx buffer to clear
    if (i <= 1)
 80012b8:	d91a      	bls.n	80012f0 <dmxl_tx.part.1+0x74>
      u->DR = 0xff; // preamble
    else if (i == payload_len + 2)
 80012ba:	42b2      	cmp	r2, r6
 80012bc:	d01b      	beq.n	80012f6 <dmxl_tx.part.1+0x7a>
      // send checksum
      u->DR = ~csum;
    }
    else
    {
      u->DR = payload[i-2]; // send payload byte
 80012be:	5d4b      	ldrb	r3, [r1, r5]
 80012c0:	8083      	strh	r3, [r0, #4]
      csum += payload[i-2];
 80012c2:	5d4d      	ldrb	r5, [r1, r5]
 80012c4:	197b      	adds	r3, r7, r5
 80012c6:	b2df      	uxtb	r7, r3
  dmxl_port_t *dp = &g_dmxl_ports[port_idx];
  USART_TypeDef *u = dp->uart;
  u->CR1 &= ~USART_CR1_RE; // disable the receiver during transmit
  u->CR1 |=  USART_CR1_TE; // enable the transmitter
  uint8_t csum = 0;
  for (uint8_t i = 0; i < payload_len + 3; i++)
 80012c8:	3401      	adds	r4, #1
 80012ca:	b2e4      	uxtb	r4, r4
 80012cc:	4294      	cmp	r4, r2
 80012ce:	4626      	mov	r6, r4
 80012d0:	ddec      	ble.n	80012ac <dmxl_tx.part.1+0x30>
    {
      u->DR = payload[i-2]; // send payload byte
      csum += payload[i-2];
    }
  }
  while (!(u->SR & USART_SR_TC)) { } // wait for TX to finish
 80012d2:	8803      	ldrh	r3, [r0, #0]
 80012d4:	065b      	lsls	r3, r3, #25
 80012d6:	d5fc      	bpl.n	80012d2 <dmxl_tx.part.1+0x56>
  u->CR1 &= ~USART_CR1_TE; // disable the transmitter
 80012d8:	8983      	ldrh	r3, [r0, #12]
 80012da:	f023 0308 	bic.w	r3, r3, #8
 80012de:	041b      	lsls	r3, r3, #16
 80012e0:	0c1b      	lsrs	r3, r3, #16
 80012e2:	8183      	strh	r3, [r0, #12]
  u->CR1 |=  USART_CR1_RE; // re-enable the receiver
 80012e4:	8983      	ldrh	r3, [r0, #12]
 80012e6:	b29b      	uxth	r3, r3
 80012e8:	f043 0304 	orr.w	r3, r3, #4
 80012ec:	8183      	strh	r3, [r0, #12]
 80012ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
  uint8_t csum = 0;
  for (uint8_t i = 0; i < payload_len + 3; i++)
  {
    while (!(u->SR & USART_SR_TXE)) { } // wait for tx buffer to clear
    if (i <= 1)
      u->DR = 0xff; // preamble
 80012f0:	f8a0 e004 	strh.w	lr, [r0, #4]
 80012f4:	e7e8      	b.n	80012c8 <dmxl_tx.part.1+0x4c>
    else if (i == payload_len + 2)
    {
      // send checksum
      u->DR = ~csum;
 80012f6:	f487 437f 	eor.w	r3, r7, #65280	; 0xff00
 80012fa:	f083 03ff 	eor.w	r3, r3, #255	; 0xff
 80012fe:	8083      	strh	r3, [r0, #4]
 8001300:	e7e2      	b.n	80012c8 <dmxl_tx.part.1+0x4c>
 8001302:	bf00      	nop
 8001304:	2000000c 	.word	0x2000000c

08001308 <dmxl_write_data>:
}

static void dmxl_write_data(const uint8_t port_idx, const uint8_t dmxl_id,
                            const uint8_t data_len, const uint8_t start_addr,
                            const uint8_t *data)
{
 8001308:	b530      	push	{r4, r5, lr}
 800130a:	b0c1      	sub	sp, #260	; 0x104
  uint8_t pkt[255];
  pkt[0] = dmxl_id;
  pkt[1] = data_len + 3;
 800130c:	1cd5      	adds	r5, r2, #3
  pkt[2] = 3; // instruction: "write data"
 800130e:	2403      	movs	r4, #3
                            const uint8_t data_len, const uint8_t start_addr,
                            const uint8_t *data)
{
  uint8_t pkt[255];
  pkt[0] = dmxl_id;
  pkt[1] = data_len + 3;
 8001310:	f88d 5001 	strb.w	r5, [sp, #1]
static void dmxl_write_data(const uint8_t port_idx, const uint8_t dmxl_id,
                            const uint8_t data_len, const uint8_t start_addr,
                            const uint8_t *data)
{
  uint8_t pkt[255];
  pkt[0] = dmxl_id;
 8001314:	f88d 1000 	strb.w	r1, [sp]
  pkt[1] = data_len + 3;
  pkt[2] = 3; // instruction: "write data"
  pkt[3] = start_addr;
 8001318:	f88d 3003 	strb.w	r3, [sp, #3]
                            const uint8_t *data)
{
  uint8_t pkt[255];
  pkt[0] = dmxl_id;
  pkt[1] = data_len + 3;
  pkt[2] = 3; // instruction: "write data"
 800131c:	f88d 4002 	strb.w	r4, [sp, #2]
  pkt[3] = start_addr;
  for (int i = 0; i < data_len; i++)
 8001320:	b152      	cbz	r2, 8001338 <dmxl_write_data+0x30>
 8001322:	9b44      	ldr	r3, [sp, #272]	; 0x110
 8001324:	446d      	add	r5, sp
 8001326:	1e59      	subs	r1, r3, #1
 8001328:	f10d 0303 	add.w	r3, sp, #3
    pkt[4+i] = data[i];
 800132c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8001330:	f803 4f01 	strb.w	r4, [r3, #1]!
  uint8_t pkt[255];
  pkt[0] = dmxl_id;
  pkt[1] = data_len + 3;
  pkt[2] = 3; // instruction: "write data"
  pkt[3] = start_addr;
  for (int i = 0; i < data_len; i++)
 8001334:	42ab      	cmp	r3, r5
 8001336:	d1f9      	bne.n	800132c <dmxl_write_data+0x24>
}

static void dmxl_tx(const uint8_t port_idx,
                    const uint8_t *payload, const uint8_t payload_len)
{
  if (port_idx >= NUM_DMXL)
 8001338:	2803      	cmp	r0, #3
 800133a:	d804      	bhi.n	8001346 <dmxl_write_data+0x3e>
  pkt[1] = data_len + 3;
  pkt[2] = 3; // instruction: "write data"
  pkt[3] = start_addr;
  for (int i = 0; i < data_len; i++)
    pkt[4+i] = data[i];
  dmxl_tx(port_idx, pkt, data_len + 4);
 800133c:	3204      	adds	r2, #4
 800133e:	b2d2      	uxtb	r2, r2
 8001340:	4669      	mov	r1, sp
 8001342:	f7ff ff9b 	bl	800127c <dmxl_tx.part.1>
}
 8001346:	b041      	add	sp, #260	; 0x104
 8001348:	bd30      	pop	{r4, r5, pc}
 800134a:	bf00      	nop

0800134c <dmxl_read_data.constprop.3>:

static void dmxl_read_data(const uint8_t port_idx, const uint8_t dmxl_id,
 800134c:	b530      	push	{r4, r5, lr}
 800134e:	b0c1      	sub	sp, #260	; 0x104
                           const uint8_t data_len, const uint8_t start_addr)
{
  uint8_t pkt[255];
  pkt[0] = dmxl_id;
 8001350:	2501      	movs	r5, #1
  pkt[1] = 4; // this packet's "length" is 4
 8001352:	2404      	movs	r4, #4
  pkt[2] = 2; // instruction: "read data"
 8001354:	2302      	movs	r3, #2
}

static void dmxl_tx(const uint8_t port_idx,
                    const uint8_t *payload, const uint8_t payload_len)
{
  if (port_idx >= NUM_DMXL)
 8001356:	2803      	cmp	r0, #3
{
  uint8_t pkt[255];
  pkt[0] = dmxl_id;
  pkt[1] = 4; // this packet's "length" is 4
  pkt[2] = 2; // instruction: "read data"
  pkt[3] = start_addr;
 8001358:	f88d 2003 	strb.w	r2, [sp, #3]
  pkt[4] = data_len;
 800135c:	f88d 1004 	strb.w	r1, [sp, #4]

static void dmxl_read_data(const uint8_t port_idx, const uint8_t dmxl_id,
                           const uint8_t data_len, const uint8_t start_addr)
{
  uint8_t pkt[255];
  pkt[0] = dmxl_id;
 8001360:	f88d 5000 	strb.w	r5, [sp]
  pkt[1] = 4; // this packet's "length" is 4
 8001364:	f88d 4001 	strb.w	r4, [sp, #1]
  pkt[2] = 2; // instruction: "read data"
 8001368:	f88d 3002 	strb.w	r3, [sp, #2]
}

static void dmxl_tx(const uint8_t port_idx,
                    const uint8_t *payload, const uint8_t payload_len)
{
  if (port_idx >= NUM_DMXL)
 800136c:	d803      	bhi.n	8001376 <dmxl_read_data.constprop.3+0x2a>
 800136e:	4669      	mov	r1, sp
 8001370:	2205      	movs	r2, #5
 8001372:	f7ff ff83 	bl	800127c <dmxl_tx.part.1>
  pkt[1] = 4; // this packet's "length" is 4
  pkt[2] = 2; // instruction: "read data"
  pkt[3] = start_addr;
  pkt[4] = data_len;
  dmxl_tx(port_idx, pkt, 5);
}
 8001376:	b041      	add	sp, #260	; 0x104
 8001378:	bd30      	pop	{r4, r5, pc}
 800137a:	bf00      	nop

0800137c <usart3_vector>:
    g_dmxl_ring_wpos[dmxl_port] = 0;
}

void usart3_vector()
{
  volatile uint8_t __attribute__((unused)) sr = USART3->SR; // clear overruns
 800137c:	490b      	ldr	r1, [pc, #44]	; (80013ac <usart3_vector+0x30>)
// put in ramfunc sector ?
static inline void dmxl_push_byte(const uint8_t dmxl_port, const uint8_t byte)
{
  if (dmxl_port >= NUM_DMXL)
    return;
  g_dmxl_ring[dmxl_port][g_dmxl_ring_wpos[dmxl_port]] = byte;
 800137e:	4a0c      	ldr	r2, [pc, #48]	; (80013b0 <usart3_vector+0x34>)
    g_dmxl_ring_wpos[dmxl_port] = 0;
}

void usart3_vector()
{
  volatile uint8_t __attribute__((unused)) sr = USART3->SR; // clear overruns
 8001380:	880b      	ldrh	r3, [r1, #0]
// put in ramfunc sector ?
static inline void dmxl_push_byte(const uint8_t dmxl_port, const uint8_t byte)
{
  if (dmxl_port >= NUM_DMXL)
    return;
  g_dmxl_ring[dmxl_port][g_dmxl_ring_wpos[dmxl_port]] = byte;
 8001382:	480c      	ldr	r0, [pc, #48]	; (80013b4 <usart3_vector+0x38>)
  if (++g_dmxl_ring_wpos[dmxl_port] >= DMXL_RING_LEN)
    g_dmxl_ring_wpos[dmxl_port] = 0;
}

void usart3_vector()
{
 8001384:	b082      	sub	sp, #8
  volatile uint8_t __attribute__((unused)) sr = USART3->SR; // clear overruns
 8001386:	b2db      	uxtb	r3, r3
 8001388:	f88d 3007 	strb.w	r3, [sp, #7]
  dmxl_push_byte(0, USART3->DR);
 800138c:	8889      	ldrh	r1, [r1, #4]
// put in ramfunc sector ?
static inline void dmxl_push_byte(const uint8_t dmxl_port, const uint8_t byte)
{
  if (dmxl_port >= NUM_DMXL)
    return;
  g_dmxl_ring[dmxl_port][g_dmxl_ring_wpos[dmxl_port]] = byte;
 800138e:	8813      	ldrh	r3, [r2, #0]
 8001390:	b29b      	uxth	r3, r3
}

void usart3_vector()
{
  volatile uint8_t __attribute__((unused)) sr = USART3->SR; // clear overruns
  dmxl_push_byte(0, USART3->DR);
 8001392:	b2c9      	uxtb	r1, r1
// put in ramfunc sector ?
static inline void dmxl_push_byte(const uint8_t dmxl_port, const uint8_t byte)
{
  if (dmxl_port >= NUM_DMXL)
    return;
  g_dmxl_ring[dmxl_port][g_dmxl_ring_wpos[dmxl_port]] = byte;
 8001394:	54c1      	strb	r1, [r0, r3]
  if (++g_dmxl_ring_wpos[dmxl_port] >= DMXL_RING_LEN)
 8001396:	8813      	ldrh	r3, [r2, #0]
 8001398:	3301      	adds	r3, #1
 800139a:	b29b      	uxth	r3, r3
 800139c:	2bff      	cmp	r3, #255	; 0xff
 800139e:	8013      	strh	r3, [r2, #0]
    g_dmxl_ring_wpos[dmxl_port] = 0;
 80013a0:	bf84      	itt	hi
 80013a2:	2300      	movhi	r3, #0
 80013a4:	8013      	strhhi	r3, [r2, #0]

void usart3_vector()
{
  volatile uint8_t __attribute__((unused)) sr = USART3->SR; // clear overruns
  dmxl_push_byte(0, USART3->DR);
}
 80013a6:	b002      	add	sp, #8
 80013a8:	4770      	bx	lr
 80013aa:	bf00      	nop
 80013ac:	40004800 	.word	0x40004800
 80013b0:	2000f3c4 	.word	0x2000f3c4
 80013b4:	2000fbdc 	.word	0x2000fbdc

080013b8 <uart4_vector>:

void uart4_vector()
{
 80013b8:	b410      	push	{r4}
  volatile uint8_t __attribute__((unused)) sr = UART4->SR; // clear overruns
 80013ba:	480d      	ldr	r0, [pc, #52]	; (80013f0 <uart4_vector+0x38>)
// put in ramfunc sector ?
static inline void dmxl_push_byte(const uint8_t dmxl_port, const uint8_t byte)
{
  if (dmxl_port >= NUM_DMXL)
    return;
  g_dmxl_ring[dmxl_port][g_dmxl_ring_wpos[dmxl_port]] = byte;
 80013bc:	4a0d      	ldr	r2, [pc, #52]	; (80013f4 <uart4_vector+0x3c>)
  dmxl_push_byte(0, USART3->DR);
}

void uart4_vector()
{
  volatile uint8_t __attribute__((unused)) sr = UART4->SR; // clear overruns
 80013be:	8801      	ldrh	r1, [r0, #0]
// put in ramfunc sector ?
static inline void dmxl_push_byte(const uint8_t dmxl_port, const uint8_t byte)
{
  if (dmxl_port >= NUM_DMXL)
    return;
  g_dmxl_ring[dmxl_port][g_dmxl_ring_wpos[dmxl_port]] = byte;
 80013c0:	4c0d      	ldr	r4, [pc, #52]	; (80013f8 <uart4_vector+0x40>)
  volatile uint8_t __attribute__((unused)) sr = USART3->SR; // clear overruns
  dmxl_push_byte(0, USART3->DR);
}

void uart4_vector()
{
 80013c2:	b083      	sub	sp, #12
  volatile uint8_t __attribute__((unused)) sr = UART4->SR; // clear overruns
 80013c4:	b2c9      	uxtb	r1, r1
 80013c6:	f88d 1007 	strb.w	r1, [sp, #7]
  dmxl_push_byte(1, UART4->DR);
 80013ca:	8881      	ldrh	r1, [r0, #4]
// put in ramfunc sector ?
static inline void dmxl_push_byte(const uint8_t dmxl_port, const uint8_t byte)
{
  if (dmxl_port >= NUM_DMXL)
    return;
  g_dmxl_ring[dmxl_port][g_dmxl_ring_wpos[dmxl_port]] = byte;
 80013cc:	8853      	ldrh	r3, [r2, #2]
 80013ce:	fa14 f383 	uxtah	r3, r4, r3
}

void uart4_vector()
{
  volatile uint8_t __attribute__((unused)) sr = UART4->SR; // clear overruns
  dmxl_push_byte(1, UART4->DR);
 80013d2:	b2c9      	uxtb	r1, r1
// put in ramfunc sector ?
static inline void dmxl_push_byte(const uint8_t dmxl_port, const uint8_t byte)
{
  if (dmxl_port >= NUM_DMXL)
    return;
  g_dmxl_ring[dmxl_port][g_dmxl_ring_wpos[dmxl_port]] = byte;
 80013d4:	f883 1100 	strb.w	r1, [r3, #256]	; 0x100
  if (++g_dmxl_ring_wpos[dmxl_port] >= DMXL_RING_LEN)
 80013d8:	8853      	ldrh	r3, [r2, #2]
 80013da:	3301      	adds	r3, #1
 80013dc:	b29b      	uxth	r3, r3
 80013de:	2bff      	cmp	r3, #255	; 0xff
 80013e0:	8053      	strh	r3, [r2, #2]
    g_dmxl_ring_wpos[dmxl_port] = 0;
 80013e2:	bf84      	itt	hi
 80013e4:	2300      	movhi	r3, #0
 80013e6:	8053      	strhhi	r3, [r2, #2]

void uart4_vector()
{
  volatile uint8_t __attribute__((unused)) sr = UART4->SR; // clear overruns
  dmxl_push_byte(1, UART4->DR);
}
 80013e8:	b003      	add	sp, #12
 80013ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 80013ee:	4770      	bx	lr
 80013f0:	40004c00 	.word	0x40004c00
 80013f4:	2000f3c4 	.word	0x2000f3c4
 80013f8:	2000fbdc 	.word	0x2000fbdc

080013fc <uart5_vector>:

void uart5_vector()
{
 80013fc:	b410      	push	{r4}
  volatile uint8_t __attribute__((unused)) sr = UART5->SR; // clear overruns
 80013fe:	480d      	ldr	r0, [pc, #52]	; (8001434 <uart5_vector+0x38>)
// put in ramfunc sector ?
static inline void dmxl_push_byte(const uint8_t dmxl_port, const uint8_t byte)
{
  if (dmxl_port >= NUM_DMXL)
    return;
  g_dmxl_ring[dmxl_port][g_dmxl_ring_wpos[dmxl_port]] = byte;
 8001400:	4a0d      	ldr	r2, [pc, #52]	; (8001438 <uart5_vector+0x3c>)
  dmxl_push_byte(1, UART4->DR);
}

void uart5_vector()
{
  volatile uint8_t __attribute__((unused)) sr = UART5->SR; // clear overruns
 8001402:	8801      	ldrh	r1, [r0, #0]
// put in ramfunc sector ?
static inline void dmxl_push_byte(const uint8_t dmxl_port, const uint8_t byte)
{
  if (dmxl_port >= NUM_DMXL)
    return;
  g_dmxl_ring[dmxl_port][g_dmxl_ring_wpos[dmxl_port]] = byte;
 8001404:	4c0d      	ldr	r4, [pc, #52]	; (800143c <uart5_vector+0x40>)
  volatile uint8_t __attribute__((unused)) sr = UART4->SR; // clear overruns
  dmxl_push_byte(1, UART4->DR);
}

void uart5_vector()
{
 8001406:	b083      	sub	sp, #12
  volatile uint8_t __attribute__((unused)) sr = UART5->SR; // clear overruns
 8001408:	b2c9      	uxtb	r1, r1
 800140a:	f88d 1007 	strb.w	r1, [sp, #7]
  dmxl_push_byte(3, UART5->DR);
 800140e:	8881      	ldrh	r1, [r0, #4]
// put in ramfunc sector ?
static inline void dmxl_push_byte(const uint8_t dmxl_port, const uint8_t byte)
{
  if (dmxl_port >= NUM_DMXL)
    return;
  g_dmxl_ring[dmxl_port][g_dmxl_ring_wpos[dmxl_port]] = byte;
 8001410:	88d3      	ldrh	r3, [r2, #6]
 8001412:	fa14 f383 	uxtah	r3, r4, r3
}

void uart5_vector()
{
  volatile uint8_t __attribute__((unused)) sr = UART5->SR; // clear overruns
  dmxl_push_byte(3, UART5->DR);
 8001416:	b2c9      	uxtb	r1, r1
// put in ramfunc sector ?
static inline void dmxl_push_byte(const uint8_t dmxl_port, const uint8_t byte)
{
  if (dmxl_port >= NUM_DMXL)
    return;
  g_dmxl_ring[dmxl_port][g_dmxl_ring_wpos[dmxl_port]] = byte;
 8001418:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
  if (++g_dmxl_ring_wpos[dmxl_port] >= DMXL_RING_LEN)
 800141c:	88d3      	ldrh	r3, [r2, #6]
 800141e:	3301      	adds	r3, #1
 8001420:	b29b      	uxth	r3, r3
 8001422:	2bff      	cmp	r3, #255	; 0xff
 8001424:	80d3      	strh	r3, [r2, #6]
    g_dmxl_ring_wpos[dmxl_port] = 0;
 8001426:	bf84      	itt	hi
 8001428:	2300      	movhi	r3, #0
 800142a:	80d3      	strhhi	r3, [r2, #6]

void uart5_vector()
{
  volatile uint8_t __attribute__((unused)) sr = UART5->SR; // clear overruns
  dmxl_push_byte(3, UART5->DR);
}
 800142c:	b003      	add	sp, #12
 800142e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001432:	4770      	bx	lr
 8001434:	40005000 	.word	0x40005000
 8001438:	2000f3c4 	.word	0x2000f3c4
 800143c:	2000fbdc 	.word	0x2000fbdc

08001440 <usart6_vector>:

void usart6_vector()
{
 8001440:	b410      	push	{r4}
  volatile uint8_t __attribute__((unused)) sr = USART6->SR; // clear overruns
 8001442:	480d      	ldr	r0, [pc, #52]	; (8001478 <usart6_vector+0x38>)
// put in ramfunc sector ?
static inline void dmxl_push_byte(const uint8_t dmxl_port, const uint8_t byte)
{
  if (dmxl_port >= NUM_DMXL)
    return;
  g_dmxl_ring[dmxl_port][g_dmxl_ring_wpos[dmxl_port]] = byte;
 8001444:	4a0d      	ldr	r2, [pc, #52]	; (800147c <usart6_vector+0x3c>)
  dmxl_push_byte(3, UART5->DR);
}

void usart6_vector()
{
  volatile uint8_t __attribute__((unused)) sr = USART6->SR; // clear overruns
 8001446:	8801      	ldrh	r1, [r0, #0]
// put in ramfunc sector ?
static inline void dmxl_push_byte(const uint8_t dmxl_port, const uint8_t byte)
{
  if (dmxl_port >= NUM_DMXL)
    return;
  g_dmxl_ring[dmxl_port][g_dmxl_ring_wpos[dmxl_port]] = byte;
 8001448:	4c0d      	ldr	r4, [pc, #52]	; (8001480 <usart6_vector+0x40>)
  volatile uint8_t __attribute__((unused)) sr = UART5->SR; // clear overruns
  dmxl_push_byte(3, UART5->DR);
}

void usart6_vector()
{
 800144a:	b083      	sub	sp, #12
  volatile uint8_t __attribute__((unused)) sr = USART6->SR; // clear overruns
 800144c:	b2c9      	uxtb	r1, r1
 800144e:	f88d 1007 	strb.w	r1, [sp, #7]
  dmxl_push_byte(2, USART6->DR);
 8001452:	8881      	ldrh	r1, [r0, #4]
// put in ramfunc sector ?
static inline void dmxl_push_byte(const uint8_t dmxl_port, const uint8_t byte)
{
  if (dmxl_port >= NUM_DMXL)
    return;
  g_dmxl_ring[dmxl_port][g_dmxl_ring_wpos[dmxl_port]] = byte;
 8001454:	8893      	ldrh	r3, [r2, #4]
 8001456:	fa14 f383 	uxtah	r3, r4, r3
}

void usart6_vector()
{
  volatile uint8_t __attribute__((unused)) sr = USART6->SR; // clear overruns
  dmxl_push_byte(2, USART6->DR);
 800145a:	b2c9      	uxtb	r1, r1
// put in ramfunc sector ?
static inline void dmxl_push_byte(const uint8_t dmxl_port, const uint8_t byte)
{
  if (dmxl_port >= NUM_DMXL)
    return;
  g_dmxl_ring[dmxl_port][g_dmxl_ring_wpos[dmxl_port]] = byte;
 800145c:	f883 1200 	strb.w	r1, [r3, #512]	; 0x200
  if (++g_dmxl_ring_wpos[dmxl_port] >= DMXL_RING_LEN)
 8001460:	8893      	ldrh	r3, [r2, #4]
 8001462:	3301      	adds	r3, #1
 8001464:	b29b      	uxth	r3, r3
 8001466:	2bff      	cmp	r3, #255	; 0xff
 8001468:	8093      	strh	r3, [r2, #4]
    g_dmxl_ring_wpos[dmxl_port] = 0;
 800146a:	bf84      	itt	hi
 800146c:	2300      	movhi	r3, #0
 800146e:	8093      	strhhi	r3, [r2, #4]

void usart6_vector()
{
  volatile uint8_t __attribute__((unused)) sr = USART6->SR; // clear overruns
  dmxl_push_byte(2, USART6->DR);
}
 8001470:	b003      	add	sp, #12
 8001472:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001476:	4770      	bx	lr
 8001478:	40011400 	.word	0x40011400
 800147c:	2000f3c4 	.word	0x2000f3c4
 8001480:	2000fbdc 	.word	0x2000fbdc

08001484 <dmxl_set_usart_baud>:

void dmxl_set_usart_baud(const uint_fast8_t dmxl_idx, int baud)
{
  USART_TypeDef *u = g_dmxl_ports[dmxl_idx].uart;
 8001484:	4b14      	ldr	r3, [pc, #80]	; (80014d8 <dmxl_set_usart_baud+0x54>)
 8001486:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800148a:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
  if (baud == 57600)
 800148e:	f5b1 4f61 	cmp.w	r1, #57600	; 0xe100
  dmxl_push_byte(2, USART6->DR);
}

void dmxl_set_usart_baud(const uint_fast8_t dmxl_idx, int baud)
{
  USART_TypeDef *u = g_dmxl_ports[dmxl_idx].uart;
 8001492:	68db      	ldr	r3, [r3, #12]
  if (baud == 57600)
 8001494:	d00f      	beq.n	80014b6 <dmxl_set_usart_baud+0x32>
    if (u == USART6)
      u->BRR = (((uint16_t)91) << 4) | 2;
    else
      u->BRR = (((uint16_t)45) << 4) | 9;
  }
  else if (baud == 250000)
 8001496:	4811      	ldr	r0, [pc, #68]	; (80014dc <dmxl_set_usart_baud+0x58>)
 8001498:	4281      	cmp	r1, r0
 800149a:	d015      	beq.n	80014c8 <dmxl_set_usart_baud+0x44>
    if (u == USART6)
      u->BRR = (((uint16_t)21) << 4);
    else
      u->BRR = (((uint16_t)10) << 4) | 8;
  }
  else if (baud == 1000000)
 800149c:	4810      	ldr	r0, [pc, #64]	; (80014e0 <dmxl_set_usart_baud+0x5c>)
 800149e:	4281      	cmp	r1, r0
 80014a0:	d002      	beq.n	80014a8 <dmxl_set_usart_baud+0x24>
      u->BRR = (((uint16_t)5) << 4) |  4;
    else
      u->BRR = (((uint16_t)2) << 4) | 10;
  }
  else
    printf("ahhh unhandled baud rate: %d\r\n", baud);
 80014a2:	4810      	ldr	r0, [pc, #64]	; (80014e4 <dmxl_set_usart_baud+0x60>)
 80014a4:	f002 b8f2 	b.w	800368c <printf>
    else
      u->BRR = (((uint16_t)10) << 4) | 8;
  }
  else if (baud == 1000000)
  {
    if (u == USART6)
 80014a8:	4a0f      	ldr	r2, [pc, #60]	; (80014e8 <dmxl_set_usart_baud+0x64>)
 80014aa:	4293      	cmp	r3, r2
      u->BRR = (((uint16_t)5) << 4) |  4;
 80014ac:	bf0c      	ite	eq
 80014ae:	2254      	moveq	r2, #84	; 0x54
    else
      u->BRR = (((uint16_t)2) << 4) | 10;
 80014b0:	222a      	movne	r2, #42	; 0x2a
 80014b2:	811a      	strh	r2, [r3, #8]
 80014b4:	4770      	bx	lr
void dmxl_set_usart_baud(const uint_fast8_t dmxl_idx, int baud)
{
  USART_TypeDef *u = g_dmxl_ports[dmxl_idx].uart;
  if (baud == 57600)
  {
    if (u == USART6)
 80014b6:	4a0c      	ldr	r2, [pc, #48]	; (80014e8 <dmxl_set_usart_baud+0x64>)
 80014b8:	4293      	cmp	r3, r2
      u->BRR = (((uint16_t)91) << 4) | 2;
 80014ba:	bf0c      	ite	eq
 80014bc:	f240 52b2 	movweq	r2, #1458	; 0x5b2
    else
      u->BRR = (((uint16_t)45) << 4) | 9;
 80014c0:	f240 22d9 	movwne	r2, #729	; 0x2d9
 80014c4:	811a      	strh	r2, [r3, #8]
 80014c6:	4770      	bx	lr
  }
  else if (baud == 250000)
  {
    if (u == USART6)
 80014c8:	4a07      	ldr	r2, [pc, #28]	; (80014e8 <dmxl_set_usart_baud+0x64>)
 80014ca:	4293      	cmp	r3, r2
      u->BRR = (((uint16_t)21) << 4);
 80014cc:	bf0c      	ite	eq
 80014ce:	f44f 72a8 	moveq.w	r2, #336	; 0x150
    else
      u->BRR = (((uint16_t)10) << 4) | 8;
 80014d2:	22a8      	movne	r2, #168	; 0xa8
 80014d4:	811a      	strh	r2, [r3, #8]
 80014d6:	4770      	bx	lr
 80014d8:	2000000c 	.word	0x2000000c
 80014dc:	0003d090 	.word	0x0003d090
 80014e0:	000f4240 	.word	0x000f4240
 80014e4:	0800a310 	.word	0x0800a310
 80014e8:	40011400 	.word	0x40011400

080014ec <dmxl_init>:
  else
    printf("ahhh unhandled baud rate: %d\r\n", baud);
}

void dmxl_init()
{
 80014ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  printf("dmxl_init()\r\n");
 80014f0:	4861      	ldr	r0, [pc, #388]	; (8001678 <dmxl_init+0x18c>)
 80014f2:	4c62      	ldr	r4, [pc, #392]	; (800167c <dmxl_init+0x190>)
  else
    printf("ahhh unhandled baud rate: %d\r\n", baud);
}

void dmxl_init()
{
 80014f4:	b085      	sub	sp, #20
  printf("dmxl_init()\r\n");
 80014f6:	f002 f90f 	bl	8003718 <puts>
  RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN |
 80014fa:	4b61      	ldr	r3, [pc, #388]	; (8001680 <dmxl_init+0x194>)
 80014fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80014fe:	f042 020d 	orr.w	r2, r2, #13
 8001502:	631a      	str	r2, [r3, #48]	; 0x30
                  RCC_AHB1ENR_GPIOCEN |
                  RCC_AHB1ENR_GPIODEN;
  RCC->APB1ENR |= RCC_APB1ENR_USART3EN |
 8001504:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001506:	f442 12e0 	orr.w	r2, r2, #1835008	; 0x1c0000
 800150a:	641a      	str	r2, [r3, #64]	; 0x40
                  RCC_APB1ENR_UART4EN  |
                  RCC_APB1ENR_UART5EN;
  RCC->APB2ENR |= RCC_APB2ENR_USART6EN;
 800150c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800150e:	f042 0220 	orr.w	r2, r2, #32
 8001512:	645a      	str	r2, [r3, #68]	; 0x44

  for (int i = 0; i < NUM_DMXL; i++)
 8001514:	2500      	movs	r5, #0
 8001516:	f10d 070b 	add.w	r7, sp, #11
 800151a:	ae03      	add	r6, sp, #12
  {
    dmxl_port_t *dp = &g_dmxl_ports[i];
    dp->tx_gpio->MODER |= (uint32_t)2 << (dp->tx_pin * 2); // set as AF
 800151c:	f04f 0802 	mov.w	r8, #2
 8001520:	7922      	ldrb	r2, [r4, #4]
 8001522:	f854 cc04 	ldr.w	ip, [r4, #-4]
 8001526:	0052      	lsls	r2, r2, #1
 8001528:	f8dc 3000 	ldr.w	r3, [ip]
 800152c:	fa08 f202 	lsl.w	r2, r8, r2
 8001530:	4313      	orrs	r3, r2
 8001532:	f8cc 3000 	str.w	r3, [ip]
    dp->rx_gpio->MODER |= (uint32_t)2 << (dp->rx_pin * 2); // set as AF
 8001536:	f894 e005 	ldrb.w	lr, [r4, #5]
 800153a:	6822      	ldr	r2, [r4, #0]
 800153c:	fa0f f08e 	sxth.w	r0, lr
 8001540:	6813      	ldr	r3, [r2, #0]
 8001542:	0041      	lsls	r1, r0, #1
 8001544:	fa08 f101 	lsl.w	r1, r8, r1
 8001548:	430b      	orrs	r3, r1
 800154a:	6013      	str	r3, [r2, #0]

    if (dp->tx_pin >= 8)
 800154c:	7923      	ldrb	r3, [r4, #4]
      dp->tx_gpio->AFR[1] |= (uint32_t)dp->af << ((dp->tx_pin - 8) * 4);
 800154e:	f1a3 0108 	sub.w	r1, r3, #8
  {
    dmxl_port_t *dp = &g_dmxl_ports[i];
    dp->tx_gpio->MODER |= (uint32_t)2 << (dp->tx_pin * 2); // set as AF
    dp->rx_gpio->MODER |= (uint32_t)2 << (dp->rx_pin * 2); // set as AF

    if (dp->tx_pin >= 8)
 8001552:	2b07      	cmp	r3, #7
      dp->tx_gpio->AFR[1] |= (uint32_t)dp->af << ((dp->tx_pin - 8) * 4);
 8001554:	ea4f 0981 	mov.w	r9, r1, lsl #2
    else
      dp->tx_gpio->AFR[0] |= (uint32_t)dp->af << (dp->tx_pin * 4);
 8001558:	ea4f 0383 	mov.w	r3, r3, lsl #2
  {
    dmxl_port_t *dp = &g_dmxl_ports[i];
    dp->tx_gpio->MODER |= (uint32_t)2 << (dp->tx_pin * 2); // set as AF
    dp->rx_gpio->MODER |= (uint32_t)2 << (dp->rx_pin * 2); // set as AF

    if (dp->tx_pin >= 8)
 800155c:	d97f      	bls.n	800165e <dmxl_init+0x172>
      dp->tx_gpio->AFR[1] |= (uint32_t)dp->af << ((dp->tx_pin - 8) * 4);
 800155e:	79a1      	ldrb	r1, [r4, #6]
 8001560:	f8dc 3024 	ldr.w	r3, [ip, #36]	; 0x24
 8001564:	fa01 f909 	lsl.w	r9, r1, r9
 8001568:	ea49 0303 	orr.w	r3, r9, r3
 800156c:	f8cc 3024 	str.w	r3, [ip, #36]	; 0x24
    else
      dp->tx_gpio->AFR[0] |= (uint32_t)dp->af << (dp->tx_pin * 4);

    if (dp->rx_pin >= 8)
      dp->rx_gpio->AFR[1] |= (uint32_t)dp->af << ((dp->rx_pin - 8) * 4);
 8001570:	f1ae 0308 	sub.w	r3, lr, #8
 8001574:	009b      	lsls	r3, r3, #2
    if (dp->tx_pin >= 8)
      dp->tx_gpio->AFR[1] |= (uint32_t)dp->af << ((dp->tx_pin - 8) * 4);
    else
      dp->tx_gpio->AFR[0] |= (uint32_t)dp->af << (dp->tx_pin * 4);

    if (dp->rx_pin >= 8)
 8001576:	f1be 0f07 	cmp.w	lr, #7
      dp->rx_gpio->AFR[1] |= (uint32_t)dp->af << ((dp->rx_pin - 8) * 4);
 800157a:	fa01 fc03 	lsl.w	ip, r1, r3
    else
      dp->rx_gpio->AFR[0] |= (uint32_t)dp->af << (dp->rx_pin * 4);
 800157e:	ea4f 0080 	mov.w	r0, r0, lsl #2
    if (dp->tx_pin >= 8)
      dp->tx_gpio->AFR[1] |= (uint32_t)dp->af << ((dp->tx_pin - 8) * 4);
    else
      dp->tx_gpio->AFR[0] |= (uint32_t)dp->af << (dp->tx_pin * 4);

    if (dp->rx_pin >= 8)
 8001582:	d967      	bls.n	8001654 <dmxl_init+0x168>
      dp->rx_gpio->AFR[1] |= (uint32_t)dp->af << ((dp->rx_pin - 8) * 4);
 8001584:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8001586:	ea4c 0303 	orr.w	r3, ip, r3
 800158a:	6253      	str	r3, [r2, #36]	; 0x24
    else
      dp->rx_gpio->AFR[0] |= (uint32_t)dp->af << (dp->rx_pin * 4);

    USART_TypeDef *u = dp->uart;
 800158c:	f8d4 9008 	ldr.w	r9, [r4, #8]
    u->CR1 &= ~USART_CR1_UE; // make sure it's off while we configure it
    u->CR1 |=  USART_CR1_RE; // don't enable the transmitter yet

    dmxl_set_usart_baud(i, 250000);
 8001590:	493c      	ldr	r1, [pc, #240]	; (8001684 <dmxl_init+0x198>)
      dp->rx_gpio->AFR[1] |= (uint32_t)dp->af << ((dp->rx_pin - 8) * 4);
    else
      dp->rx_gpio->AFR[0] |= (uint32_t)dp->af << (dp->rx_pin * 4);

    USART_TypeDef *u = dp->uart;
    u->CR1 &= ~USART_CR1_UE; // make sure it's off while we configure it
 8001592:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8001596:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800159a:	041b      	lsls	r3, r3, #16
 800159c:	0c1b      	lsrs	r3, r3, #16
 800159e:	f8a9 300c 	strh.w	r3, [r9, #12]
    u->CR1 |=  USART_CR1_RE; // don't enable the transmitter yet
 80015a2:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80015a6:	b29b      	uxth	r3, r3
 80015a8:	f043 0304 	orr.w	r3, r3, #4
 80015ac:	f8a9 300c 	strh.w	r3, [r9, #12]

    dmxl_set_usart_baud(i, 250000);
 80015b0:	4628      	mov	r0, r5
 80015b2:	f7ff ff67 	bl	8001484 <dmxl_set_usart_baud>
    if (u == USART6) // running on APB2 = 84 MHz
      u->BRR = (((uint16_t)5) << 4) | 4; // 5.25 mantissa = 5, fraction =  4
    else // running on APB1 = 42 MHz
      u->BRR = (((uint16_t)2) << 4) | 10;// 2.625 mantissa = 2, fraction = 10
    */
    u->CR1 |=  USART_CR1_UE | USART_CR1_RXNEIE;
 80015b6:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80015ba:	b29b      	uxth	r3, r3
 80015bc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80015c0:	f043 0320 	orr.w	r3, r3, #32
 80015c4:	f8a9 300c 	strh.w	r3, [r9, #12]

    delay_us(10);
 80015c8:	200a      	movs	r0, #10
 80015ca:	f001 fe81 	bl	80032d0 <delay_us>
    dmxl_set_res_divider(i, DMXL_DEFAULT_ID, 4);
 80015ce:	fa5f f985 	uxtb.w	r9, r5
}

void dmxl_set_res_divider(const uint8_t port_idx, const uint8_t dmxl_id,
                          const uint8_t res_divider)
{
  dmxl_write_data(port_idx, dmxl_id, 1, 22, &res_divider);
 80015d2:	2101      	movs	r1, #1
 80015d4:	460a      	mov	r2, r1
 80015d6:	f04f 0e04 	mov.w	lr, #4
 80015da:	2316      	movs	r3, #22
 80015dc:	4648      	mov	r0, r9
 80015de:	9700      	str	r7, [sp, #0]
 80015e0:	f88d e00b 	strb.w	lr, [sp, #11]
 80015e4:	f7ff fe90 	bl	8001308 <dmxl_write_data>
    */
    u->CR1 |=  USART_CR1_UE | USART_CR1_RXNEIE;

    delay_us(10);
    dmxl_set_res_divider(i, DMXL_DEFAULT_ID, 4);
    delay_us(10);
 80015e8:	200a      	movs	r0, #10
 80015ea:	f001 fe71 	bl	80032d0 <delay_us>
  RCC->APB1ENR |= RCC_APB1ENR_USART3EN |
                  RCC_APB1ENR_UART4EN  |
                  RCC_APB1ENR_UART5EN;
  RCC->APB2ENR |= RCC_APB2ENR_USART6EN;

  for (int i = 0; i < NUM_DMXL; i++)
 80015ee:	3501      	adds	r5, #1

void dmxl_set_multiturn_offset(const uint8_t port_idx, const uint8_t dmxl_id,
                               const uint16_t offset)
{
  uint8_t d[2];
  d[0] = offset & 0xff;
 80015f0:	f04f 0cc8 	mov.w	ip, #200	; 0xc8
  d[1] = (offset >> 8) & 0xff;
 80015f4:	f04f 0e32 	mov.w	lr, #50	; 0x32
  dmxl_write_data(port_idx, dmxl_id, 2, 20, d);
 80015f8:	4648      	mov	r0, r9
 80015fa:	9600      	str	r6, [sp, #0]
 80015fc:	2101      	movs	r1, #1
 80015fe:	2202      	movs	r2, #2
 8001600:	2314      	movs	r3, #20

void dmxl_set_multiturn_offset(const uint8_t port_idx, const uint8_t dmxl_id,
                               const uint16_t offset)
{
  uint8_t d[2];
  d[0] = offset & 0xff;
 8001602:	f88d c00c 	strb.w	ip, [sp, #12]
  d[1] = (offset >> 8) & 0xff;
 8001606:	f88d e00d 	strb.w	lr, [sp, #13]
  dmxl_write_data(port_idx, dmxl_id, 2, 20, d);
 800160a:	f7ff fe7d 	bl	8001308 <dmxl_write_data>
  RCC->APB1ENR |= RCC_APB1ENR_USART3EN |
                  RCC_APB1ENR_UART4EN  |
                  RCC_APB1ENR_UART5EN;
  RCC->APB2ENR |= RCC_APB2ENR_USART6EN;

  for (int i = 0; i < NUM_DMXL; i++)
 800160e:	2d04      	cmp	r5, #4
 8001610:	f104 0418 	add.w	r4, r4, #24
 8001614:	d184      	bne.n	8001520 <dmxl_init+0x34>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8001616:	4b1c      	ldr	r3, [pc, #112]	; (8001688 <dmxl_init+0x19c>)
  NVIC_EnableIRQ(UART5_IRQn);
  NVIC_EnableIRQ(USART6_IRQn);

  //GPIOD->MODER |= (1 << (8*2)); // | (1 << 9);
  // turn on the 3.3v <-> 5v translator chip now
  GPIOA->MODER |= 1 << (PORTA_DMXL_BUF_EN * 2);
 8001618:	4a1c      	ldr	r2, [pc, #112]	; (800168c <dmxl_init+0x1a0>)
 800161a:	2120      	movs	r1, #32
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 800161c:	2080      	movs	r0, #128	; 0x80
 800161e:	f44f 1580 	mov.w	r5, #1048576	; 0x100000
 8001622:	f44f 1400 	mov.w	r4, #2097152	; 0x200000
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8001626:	f883 1327 	strb.w	r1, [r3, #807]	; 0x327
 800162a:	f883 1334 	strb.w	r1, [r3, #820]	; 0x334
 800162e:	f883 1335 	strb.w	r1, [r3, #821]	; 0x335
 8001632:	f883 1347 	strb.w	r1, [r3, #839]	; 0x347
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8001636:	6058      	str	r0, [r3, #4]
 8001638:	605d      	str	r5, [r3, #4]
 800163a:	605c      	str	r4, [r3, #4]
 800163c:	6098      	str	r0, [r3, #8]
 800163e:	6813      	ldr	r3, [r2, #0]
 8001640:	432b      	orrs	r3, r5
 8001642:	6013      	str	r3, [r2, #0]
  GPIOA->BSRRL |= 1 << PORTA_DMXL_BUF_EN;
 8001644:	8b13      	ldrh	r3, [r2, #24]
 8001646:	b29b      	uxth	r3, r3
 8001648:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800164c:	8313      	strh	r3, [r2, #24]
}
 800164e:	b005      	add	sp, #20
 8001650:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      dp->tx_gpio->AFR[0] |= (uint32_t)dp->af << (dp->tx_pin * 4);

    if (dp->rx_pin >= 8)
      dp->rx_gpio->AFR[1] |= (uint32_t)dp->af << ((dp->rx_pin - 8) * 4);
    else
      dp->rx_gpio->AFR[0] |= (uint32_t)dp->af << (dp->rx_pin * 4);
 8001654:	6a13      	ldr	r3, [r2, #32]
 8001656:	4081      	lsls	r1, r0
 8001658:	4319      	orrs	r1, r3
 800165a:	6211      	str	r1, [r2, #32]
 800165c:	e796      	b.n	800158c <dmxl_init+0xa0>
    dp->rx_gpio->MODER |= (uint32_t)2 << (dp->rx_pin * 2); // set as AF

    if (dp->tx_pin >= 8)
      dp->tx_gpio->AFR[1] |= (uint32_t)dp->af << ((dp->tx_pin - 8) * 4);
    else
      dp->tx_gpio->AFR[0] |= (uint32_t)dp->af << (dp->tx_pin * 4);
 800165e:	f854 9c04 	ldr.w	r9, [r4, #-4]
 8001662:	79a1      	ldrb	r1, [r4, #6]
 8001664:	f8d9 c020 	ldr.w	ip, [r9, #32]
 8001668:	fa01 f303 	lsl.w	r3, r1, r3
 800166c:	ea43 030c 	orr.w	r3, r3, ip
 8001670:	f8c9 3020 	str.w	r3, [r9, #32]
 8001674:	e77c      	b.n	8001570 <dmxl_init+0x84>
 8001676:	bf00      	nop
 8001678:	0800a330 	.word	0x0800a330
 800167c:	20000010 	.word	0x20000010
 8001680:	40023800 	.word	0x40023800
 8001684:	0003d090 	.word	0x0003d090
 8001688:	e000e100 	.word	0xe000e100
 800168c:	40020000 	.word	0x40020000

08001690 <dmxl_process_ring>:
  pkt[4] = data_len;
  dmxl_tx(port_idx, pkt, 5);
}

void dmxl_process_ring(const uint_fast8_t dmxl_id)
{
 8001690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
           */
          switch (port->comms_state)
          {
            case DMXL_CS_POLL_STATE:
              g_state.dynamixel_angles[i] =
                (((uint16_t)g_dmxl_rx_pkt[i][1]) << 8) |
 8001694:	4b73      	ldr	r3, [pc, #460]	; (8001864 <dmxl_process_ring+0x1d4>)
 8001696:	f8df b1e4 	ldr.w	fp, [pc, #484]	; 800187c <dmxl_process_ring+0x1ec>
 800169a:	f8df a1e4 	ldr.w	sl, [pc, #484]	; 8001880 <dmxl_process_ring+0x1f0>
void dmxl_process_ring(const uint_fast8_t dmxl_id)
{
  const uint_fast8_t i = dmxl_id; // save typing...
  while (g_dmxl_ring_rpos[i] != g_dmxl_ring_wpos[i])
  {
    const uint8_t b = g_dmxl_ring[i][g_dmxl_ring_rpos[i]];
 800169e:	ea4f 2800 	mov.w	r8, r0, lsl #8
           */
          switch (port->comms_state)
          {
            case DMXL_CS_POLL_STATE:
              g_state.dynamixel_angles[i] =
                (((uint16_t)g_dmxl_rx_pkt[i][1]) << 8) |
 80016a2:	eb03 0908 	add.w	r9, r3, r8
                (((uint16_t)g_dmxl_rx_pkt[i][3]) << 8) |
                (((uint16_t)g_dmxl_rx_pkt[i][2])     ) ;
              g_state.dynamixel_loads[i] =
                (((uint16_t)g_dmxl_rx_pkt[i][5]) << 8) |
                (((uint16_t)g_dmxl_rx_pkt[i][4])     ) ;
              g_state.dynamixel_voltages[i]     = g_dmxl_rx_pkt[i][6];
 80016a6:	4b70      	ldr	r3, [pc, #448]	; (8001868 <dmxl_process_ring+0x1d8>)
  pkt[4] = data_len;
  dmxl_tx(port_idx, pkt, 5);
}

void dmxl_process_ring(const uint_fast8_t dmxl_id)
{
 80016a8:	b083      	sub	sp, #12
                (((uint16_t)g_dmxl_rx_pkt[i][3]) << 8) |
                (((uint16_t)g_dmxl_rx_pkt[i][2])     ) ;
              g_state.dynamixel_loads[i] =
                (((uint16_t)g_dmxl_rx_pkt[i][5]) << 8) |
                (((uint16_t)g_dmxl_rx_pkt[i][4])     ) ;
              g_state.dynamixel_voltages[i]     = g_dmxl_rx_pkt[i][6];
 80016aa:	4403      	add	r3, r0
  pkt[4] = data_len;
  dmxl_tx(port_idx, pkt, 5);
}

void dmxl_process_ring(const uint_fast8_t dmxl_id)
{
 80016ac:	4606      	mov	r6, r0
                (((uint16_t)g_dmxl_rx_pkt[i][3]) << 8) |
                (((uint16_t)g_dmxl_rx_pkt[i][2])     ) ;
              g_state.dynamixel_loads[i] =
                (((uint16_t)g_dmxl_rx_pkt[i][5]) << 8) |
                (((uint16_t)g_dmxl_rx_pkt[i][4])     ) ;
              g_state.dynamixel_voltages[i]     = g_dmxl_rx_pkt[i][6];
 80016ae:	9301      	str	r3, [sp, #4]
}

void dmxl_process_ring(const uint_fast8_t dmxl_id)
{
  const uint_fast8_t i = dmxl_id; // save typing...
  while (g_dmxl_ring_rpos[i] != g_dmxl_ring_wpos[i])
 80016b0:	465f      	mov	r7, fp
 80016b2:	f83b 2016 	ldrh.w	r2, [fp, r6, lsl #1]
 80016b6:	f83a 3016 	ldrh.w	r3, [sl, r6, lsl #1]
 80016ba:	b292      	uxth	r2, r2
 80016bc:	b29b      	uxth	r3, r3
 80016be:	429a      	cmp	r2, r3
 80016c0:	f000 80bd 	beq.w	800183e <dmxl_process_ring+0x1ae>
  {
    const uint8_t b = g_dmxl_ring[i][g_dmxl_ring_rpos[i]];
 80016c4:	f837 3016 	ldrh.w	r3, [r7, r6, lsl #1]
 80016c8:	4a68      	ldr	r2, [pc, #416]	; (800186c <dmxl_process_ring+0x1dc>)
    //printf("dmxl %d received 0x%02x\r\n", i, b);
    if (++g_dmxl_ring_rpos[i] >= DMXL_RING_LEN)
      g_dmxl_ring_rpos[i] = 0; // wrap around
    dmxl_port_t *port = &g_dmxl_ports[i]; // save typing
    switch (port->parser_state)
 80016ca:	4d69      	ldr	r5, [pc, #420]	; (8001870 <dmxl_process_ring+0x1e0>)
void dmxl_process_ring(const uint_fast8_t dmxl_id)
{
  const uint_fast8_t i = dmxl_id; // save typing...
  while (g_dmxl_ring_rpos[i] != g_dmxl_ring_wpos[i])
  {
    const uint8_t b = g_dmxl_ring[i][g_dmxl_ring_rpos[i]];
 80016cc:	fa18 f383 	uxtah	r3, r8, r3
    //printf("dmxl %d received 0x%02x\r\n", i, b);
    if (++g_dmxl_ring_rpos[i] >= DMXL_RING_LEN)
      g_dmxl_ring_rpos[i] = 0; // wrap around
    dmxl_port_t *port = &g_dmxl_ports[i]; // save typing
    switch (port->parser_state)
 80016d0:	0074      	lsls	r4, r6, #1
void dmxl_process_ring(const uint_fast8_t dmxl_id)
{
  const uint_fast8_t i = dmxl_id; // save typing...
  while (g_dmxl_ring_rpos[i] != g_dmxl_ring_wpos[i])
  {
    const uint8_t b = g_dmxl_ring[i][g_dmxl_ring_rpos[i]];
 80016d2:	5cd2      	ldrb	r2, [r2, r3]
    //printf("dmxl %d received 0x%02x\r\n", i, b);
    if (++g_dmxl_ring_rpos[i] >= DMXL_RING_LEN)
 80016d4:	f837 3016 	ldrh.w	r3, [r7, r6, lsl #1]
 80016d8:	3301      	adds	r3, #1
 80016da:	b29b      	uxth	r3, r3
 80016dc:	2bff      	cmp	r3, #255	; 0xff
 80016de:	f827 3016 	strh.w	r3, [r7, r6, lsl #1]
      g_dmxl_ring_rpos[i] = 0; // wrap around
 80016e2:	bf84      	itt	hi
 80016e4:	2300      	movhi	r3, #0
 80016e6:	f827 3016 	strhhi.w	r3, [r7, r6, lsl #1]
    dmxl_port_t *port = &g_dmxl_ports[i]; // save typing
    switch (port->parser_state)
 80016ea:	19a3      	adds	r3, r4, r6
 80016ec:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
void dmxl_process_ring(const uint_fast8_t dmxl_id)
{
  const uint_fast8_t i = dmxl_id; // save typing...
  while (g_dmxl_ring_rpos[i] != g_dmxl_ring_wpos[i])
  {
    const uint8_t b = g_dmxl_ring[i][g_dmxl_ring_rpos[i]];
 80016f0:	b2d2      	uxtb	r2, r2
    //printf("dmxl %d received 0x%02x\r\n", i, b);
    if (++g_dmxl_ring_rpos[i] >= DMXL_RING_LEN)
      g_dmxl_ring_rpos[i] = 0; // wrap around
    dmxl_port_t *port = &g_dmxl_ports[i]; // save typing
    switch (port->parser_state)
 80016f2:	7c5b      	ldrb	r3, [r3, #17]
 80016f4:	2b06      	cmp	r3, #6
 80016f6:	f200 809b 	bhi.w	8001830 <dmxl_process_ring+0x1a0>
 80016fa:	e8df f003 	tbb	[pc, r3]
 80016fe:	7690      	.short	0x7690
 8001700:	47657e89 	.word	0x47657e89
 8001704:	04          	.byte	0x04
 8001705:	00          	.byte	0x00
        if (port->rx_pkt_writepos == port->rx_pkt_len - 1)
          port->parser_state = DMXL_PS_CHECKSUM;
        port->rx_pkt_writepos++;
        break;
      case DMXL_PS_CHECKSUM:
        if (((uint8_t)(~port->rx_checksum)) == b)
 8001706:	19a3      	adds	r3, r4, r6
 8001708:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 800170c:	7d19      	ldrb	r1, [r3, #20]
 800170e:	43c9      	mvns	r1, r1
 8001710:	b2c9      	uxtb	r1, r1
 8001712:	4291      	cmp	r1, r2
 8001714:	f040 8096 	bne.w	8001844 <dmxl_process_ring+0x1b4>
          /*
             printf("checksum passed. received %d bytes\r\n", port->rx_pkt_len);
             for (int j = 0; j < port->rx_pkt_len; j++)
             printf("  0x%02x\r\n", g_dmxl_rx_pkt[i][j]);
           */
          switch (port->comms_state)
 8001718:	7c1b      	ldrb	r3, [r3, #16]
 800171a:	2b02      	cmp	r3, #2
 800171c:	d12f      	bne.n	800177e <dmxl_process_ring+0xee>
          {
            case DMXL_CS_POLL_STATE:
              g_state.dynamixel_angles[i] =
 800171e:	4852      	ldr	r0, [pc, #328]	; (8001868 <dmxl_process_ring+0x1d8>)
                (((uint16_t)g_dmxl_rx_pkt[i][1]) << 8) |
 8001720:	f899 1001 	ldrb.w	r1, [r9, #1]
                (((uint16_t)g_dmxl_rx_pkt[i][0])     ) ;
 8001724:	f899 2000 	ldrb.w	r2, [r9]
             printf("  0x%02x\r\n", g_dmxl_rx_pkt[i][j]);
           */
          switch (port->comms_state)
          {
            case DMXL_CS_POLL_STATE:
              g_state.dynamixel_angles[i] =
 8001728:	f106 0354 	add.w	r3, r6, #84	; 0x54
 800172c:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8001730:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001734:	8859      	ldrh	r1, [r3, #2]
 8001736:	805a      	strh	r2, [r3, #2]
                (((uint16_t)g_dmxl_rx_pkt[i][1]) << 8) |
                (((uint16_t)g_dmxl_rx_pkt[i][0])     ) ;
              //printf("dmxl %d angle = %d\r\n", (int)i, (int)g_state.dynamixel_angles[i]);
              g_state.dynamixel_speeds[i] =
                (((uint16_t)g_dmxl_rx_pkt[i][3]) << 8) |
 8001738:	f899 1003 	ldrb.w	r1, [r9, #3]
                (((uint16_t)g_dmxl_rx_pkt[i][2])     ) ;
 800173c:	f899 2002 	ldrb.w	r2, [r9, #2]
            case DMXL_CS_POLL_STATE:
              g_state.dynamixel_angles[i] =
                (((uint16_t)g_dmxl_rx_pkt[i][1]) << 8) |
                (((uint16_t)g_dmxl_rx_pkt[i][0])     ) ;
              //printf("dmxl %d angle = %d\r\n", (int)i, (int)g_state.dynamixel_angles[i]);
              g_state.dynamixel_speeds[i] =
 8001740:	f106 0358 	add.w	r3, r6, #88	; 0x58
 8001744:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8001748:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800174c:	8859      	ldrh	r1, [r3, #2]
 800174e:	805a      	strh	r2, [r3, #2]
                (((uint16_t)g_dmxl_rx_pkt[i][3]) << 8) |
                (((uint16_t)g_dmxl_rx_pkt[i][2])     ) ;
              g_state.dynamixel_loads[i] =
                (((uint16_t)g_dmxl_rx_pkt[i][5]) << 8) |
 8001750:	f899 1005 	ldrb.w	r1, [r9, #5]
                (((uint16_t)g_dmxl_rx_pkt[i][4])     ) ;
 8001754:	f899 2004 	ldrb.w	r2, [r9, #4]
                (((uint16_t)g_dmxl_rx_pkt[i][0])     ) ;
              //printf("dmxl %d angle = %d\r\n", (int)i, (int)g_state.dynamixel_angles[i]);
              g_state.dynamixel_speeds[i] =
                (((uint16_t)g_dmxl_rx_pkt[i][3]) << 8) |
                (((uint16_t)g_dmxl_rx_pkt[i][2])     ) ;
              g_state.dynamixel_loads[i] =
 8001758:	f106 035c 	add.w	r3, r6, #92	; 0x5c
 800175c:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8001760:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001764:	8859      	ldrh	r1, [r3, #2]
 8001766:	805a      	strh	r2, [r3, #2]
                (((uint16_t)g_dmxl_rx_pkt[i][5]) << 8) |
                (((uint16_t)g_dmxl_rx_pkt[i][4])     ) ;
              g_state.dynamixel_voltages[i]     = g_dmxl_rx_pkt[i][6];
 8001768:	f899 3006 	ldrb.w	r3, [r9, #6]
 800176c:	9901      	ldr	r1, [sp, #4]
 800176e:	b2db      	uxtb	r3, r3
 8001770:	f881 30c2 	strb.w	r3, [r1, #194]	; 0xc2
              g_state.dynamixel_temperatures[i] = g_dmxl_rx_pkt[i][7];
 8001774:	f899 3007 	ldrb.w	r3, [r9, #7]
 8001778:	b2db      	uxtb	r3, r3
 800177a:	f881 30c6 	strb.w	r3, [r1, #198]	; 0xc6
          }
        }
        else
          printf("checksum failed: local 0x%02x != received 0x%02x\r\n",
              (uint8_t)~port->rx_checksum, b);
        port->parser_state = DMXL_PS_PREAMBLE_0;
 800177e:	4434      	add	r4, r6
 8001780:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8001784:	2300      	movs	r3, #0
 8001786:	746b      	strb	r3, [r5, #17]
        port->comms_state = DMXL_CS_IDLE;
 8001788:	742b      	strb	r3, [r5, #16]
        break;
 800178a:	e792      	b.n	80016b2 <dmxl_process_ring+0x22>
          port->parser_state = DMXL_PS_PARAMETER;
        else
          port->parser_state = DMXL_PS_CHECKSUM;
        break;
      case DMXL_PS_PARAMETER:
        port->rx_checksum += b;
 800178c:	19a3      	adds	r3, r4, r6
 800178e:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
        g_dmxl_rx_pkt[i][port->rx_pkt_writepos] = b;
        if (port->rx_pkt_writepos == port->rx_pkt_len - 1)
          port->parser_state = DMXL_PS_CHECKSUM;
        port->rx_pkt_writepos++;
 8001792:	4434      	add	r4, r6
          port->parser_state = DMXL_PS_PARAMETER;
        else
          port->parser_state = DMXL_PS_CHECKSUM;
        break;
      case DMXL_PS_PARAMETER:
        port->rx_checksum += b;
 8001794:	f893 e014 	ldrb.w	lr, [r3, #20]
        g_dmxl_rx_pkt[i][port->rx_pkt_writepos] = b;
 8001798:	7cd9      	ldrb	r1, [r3, #19]
        if (port->rx_pkt_writepos == port->rx_pkt_len - 1)
 800179a:	7c98      	ldrb	r0, [r3, #18]
          port->parser_state = DMXL_PS_PARAMETER;
        else
          port->parser_state = DMXL_PS_CHECKSUM;
        break;
      case DMXL_PS_PARAMETER:
        port->rx_checksum += b;
 800179c:	4496      	add	lr, r2
 800179e:	f883 e014 	strb.w	lr, [r3, #20]
        g_dmxl_rx_pkt[i][port->rx_pkt_writepos] = b;
        if (port->rx_pkt_writepos == port->rx_pkt_len - 1)
 80017a2:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
        else
          port->parser_state = DMXL_PS_CHECKSUM;
        break;
      case DMXL_PS_PARAMETER:
        port->rx_checksum += b;
        g_dmxl_rx_pkt[i][port->rx_pkt_writepos] = b;
 80017a6:	eb08 0e01 	add.w	lr, r8, r1
 80017aa:	482e      	ldr	r0, [pc, #184]	; (8001864 <dmxl_process_ring+0x1d4>)
        if (port->rx_pkt_writepos == port->rx_pkt_len - 1)
 80017ac:	4561      	cmp	r1, ip
          port->parser_state = DMXL_PS_PARAMETER;
        else
          port->parser_state = DMXL_PS_CHECKSUM;
        break;
      case DMXL_PS_PARAMETER:
        port->rx_checksum += b;
 80017ae:	f103 0310 	add.w	r3, r3, #16
        g_dmxl_rx_pkt[i][port->rx_pkt_writepos] = b;
        if (port->rx_pkt_writepos == port->rx_pkt_len - 1)
          port->parser_state = DMXL_PS_CHECKSUM;
        port->rx_pkt_writepos++;
 80017b2:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
        else
          port->parser_state = DMXL_PS_CHECKSUM;
        break;
      case DMXL_PS_PARAMETER:
        port->rx_checksum += b;
        g_dmxl_rx_pkt[i][port->rx_pkt_writepos] = b;
 80017b6:	f800 200e 	strb.w	r2, [r0, lr]
        if (port->rx_pkt_writepos == port->rx_pkt_len - 1)
          port->parser_state = DMXL_PS_CHECKSUM;
        port->rx_pkt_writepos++;
 80017ba:	f101 0101 	add.w	r1, r1, #1
        break;
      case DMXL_PS_PARAMETER:
        port->rx_checksum += b;
        g_dmxl_rx_pkt[i][port->rx_pkt_writepos] = b;
        if (port->rx_pkt_writepos == port->rx_pkt_len - 1)
          port->parser_state = DMXL_PS_CHECKSUM;
 80017be:	bf04      	itt	eq
 80017c0:	2206      	moveq	r2, #6
 80017c2:	705a      	strbeq	r2, [r3, #1]
        port->rx_pkt_writepos++;
 80017c4:	74e9      	strb	r1, [r5, #19]
        break;
 80017c6:	e774      	b.n	80016b2 <dmxl_process_ring+0x22>
        port->rx_checksum += b;
        port->parser_state = DMXL_PS_ERROR;
        break;
      case DMXL_PS_ERROR:
        g_state.dynamixel_error_status[i] = b; // save for global state
        port->rx_checksum += b;
 80017c8:	4434      	add	r4, r6
 80017ca:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80017ce:	3510      	adds	r5, #16
        port->rx_pkt_len = b - 2;
        port->rx_checksum += b;
        port->parser_state = DMXL_PS_ERROR;
        break;
      case DMXL_PS_ERROR:
        g_state.dynamixel_error_status[i] = b; // save for global state
 80017d0:	9c01      	ldr	r4, [sp, #4]
        port->rx_checksum += b;
 80017d2:	792b      	ldrb	r3, [r5, #4]
        port->rx_pkt_writepos = 0;
        if (port->rx_pkt_len)
 80017d4:	78a9      	ldrb	r1, [r5, #2]
        port->rx_pkt_len = b - 2;
        port->rx_checksum += b;
        port->parser_state = DMXL_PS_ERROR;
        break;
      case DMXL_PS_ERROR:
        g_state.dynamixel_error_status[i] = b; // save for global state
 80017d6:	f884 20a6 	strb.w	r2, [r4, #166]	; 0xa6
        port->rx_checksum += b;
        port->rx_pkt_writepos = 0;
 80017da:	2000      	movs	r0, #0
        port->rx_checksum += b;
        port->parser_state = DMXL_PS_ERROR;
        break;
      case DMXL_PS_ERROR:
        g_state.dynamixel_error_status[i] = b; // save for global state
        port->rx_checksum += b;
 80017dc:	441a      	add	r2, r3
 80017de:	712a      	strb	r2, [r5, #4]
        port->rx_pkt_writepos = 0;
 80017e0:	70e8      	strb	r0, [r5, #3]
        if (port->rx_pkt_len)
 80017e2:	b3c9      	cbz	r1, 8001858 <dmxl_process_ring+0x1c8>
          port->parser_state = DMXL_PS_PARAMETER;
 80017e4:	2305      	movs	r3, #5
 80017e6:	706b      	strb	r3, [r5, #1]
 80017e8:	e763      	b.n	80016b2 <dmxl_process_ring+0x22>
        if (b == 0xff)
          port->parser_state = DMXL_PS_PREAMBLE_1;
        break;
      case DMXL_PS_PREAMBLE_1:
        if (b == 0xff)
          port->parser_state = DMXL_PS_ID;
 80017ea:	4434      	add	r4, r6
      case DMXL_PS_PREAMBLE_0:
        if (b == 0xff)
          port->parser_state = DMXL_PS_PREAMBLE_1;
        break;
      case DMXL_PS_PREAMBLE_1:
        if (b == 0xff)
 80017ec:	2aff      	cmp	r2, #255	; 0xff
          port->parser_state = DMXL_PS_ID;
 80017ee:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
      case DMXL_PS_PREAMBLE_0:
        if (b == 0xff)
          port->parser_state = DMXL_PS_PREAMBLE_1;
        break;
      case DMXL_PS_PREAMBLE_1:
        if (b == 0xff)
 80017f2:	d034      	beq.n	800185e <dmxl_process_ring+0x1ce>
        port->parser_state = DMXL_PS_PREAMBLE_0;
        port->comms_state = DMXL_CS_IDLE;
        break;
      default:
        printf("woah there partner. unexpected dmxl rx state!\r\n");
        port->parser_state = DMXL_PS_PREAMBLE_0;
 80017f4:	2300      	movs	r3, #0
 80017f6:	746b      	strb	r3, [r5, #17]
        break;
 80017f8:	e75b      	b.n	80016b2 <dmxl_process_ring+0x22>
      case DMXL_PS_ID:
        port->rx_checksum = b;
        port->parser_state = DMXL_PS_LENGTH; // ignore ID (all the same)
        break;
      case DMXL_PS_LENGTH:
        port->rx_pkt_len = b - 2;
 80017fa:	4434      	add	r4, r6
 80017fc:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8001800:	1e91      	subs	r1, r2, #2
        port->rx_checksum += b;
 8001802:	7d2b      	ldrb	r3, [r5, #20]
      case DMXL_PS_ID:
        port->rx_checksum = b;
        port->parser_state = DMXL_PS_LENGTH; // ignore ID (all the same)
        break;
      case DMXL_PS_LENGTH:
        port->rx_pkt_len = b - 2;
 8001804:	74a9      	strb	r1, [r5, #18]
        port->rx_checksum += b;
 8001806:	441a      	add	r2, r3
        port->parser_state = DMXL_PS_ERROR;
 8001808:	2304      	movs	r3, #4
        port->rx_checksum = b;
        port->parser_state = DMXL_PS_LENGTH; // ignore ID (all the same)
        break;
      case DMXL_PS_LENGTH:
        port->rx_pkt_len = b - 2;
        port->rx_checksum += b;
 800180a:	752a      	strb	r2, [r5, #20]
        port->parser_state = DMXL_PS_ERROR;
 800180c:	746b      	strb	r3, [r5, #17]
        break;
 800180e:	e750      	b.n	80016b2 <dmxl_process_ring+0x22>
          port->parser_state = DMXL_PS_ID;
        else
          port->parser_state = DMXL_PS_PREAMBLE_0;
        break;
      case DMXL_PS_ID:
        port->rx_checksum = b;
 8001810:	4434      	add	r4, r6
 8001812:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
        port->parser_state = DMXL_PS_LENGTH; // ignore ID (all the same)
 8001816:	2303      	movs	r3, #3
          port->parser_state = DMXL_PS_ID;
        else
          port->parser_state = DMXL_PS_PREAMBLE_0;
        break;
      case DMXL_PS_ID:
        port->rx_checksum = b;
 8001818:	752a      	strb	r2, [r5, #20]
        port->parser_state = DMXL_PS_LENGTH; // ignore ID (all the same)
 800181a:	746b      	strb	r3, [r5, #17]
        break;
 800181c:	e749      	b.n	80016b2 <dmxl_process_ring+0x22>
      g_dmxl_ring_rpos[i] = 0; // wrap around
    dmxl_port_t *port = &g_dmxl_ports[i]; // save typing
    switch (port->parser_state)
    {
      case DMXL_PS_PREAMBLE_0:
        if (b == 0xff)
 800181e:	2aff      	cmp	r2, #255	; 0xff
 8001820:	f47f af47 	bne.w	80016b2 <dmxl_process_ring+0x22>
          port->parser_state = DMXL_PS_PREAMBLE_1;
 8001824:	4434      	add	r4, r6
 8001826:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800182a:	2301      	movs	r3, #1
 800182c:	746b      	strb	r3, [r5, #17]
 800182e:	e740      	b.n	80016b2 <dmxl_process_ring+0x22>
              (uint8_t)~port->rx_checksum, b);
        port->parser_state = DMXL_PS_PREAMBLE_0;
        port->comms_state = DMXL_CS_IDLE;
        break;
      default:
        printf("woah there partner. unexpected dmxl rx state!\r\n");
 8001830:	4810      	ldr	r0, [pc, #64]	; (8001874 <dmxl_process_ring+0x1e4>)
        port->parser_state = DMXL_PS_PREAMBLE_0;
 8001832:	4434      	add	r4, r6
              (uint8_t)~port->rx_checksum, b);
        port->parser_state = DMXL_PS_PREAMBLE_0;
        port->comms_state = DMXL_CS_IDLE;
        break;
      default:
        printf("woah there partner. unexpected dmxl rx state!\r\n");
 8001834:	f001 ff70 	bl	8003718 <puts>
        port->parser_state = DMXL_PS_PREAMBLE_0;
 8001838:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800183c:	e7da      	b.n	80017f4 <dmxl_process_ring+0x164>
        break;
    }
  }
}
 800183e:	b003      	add	sp, #12
 8001840:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          }
        }
        else
          printf("checksum failed: local 0x%02x != received 0x%02x\r\n",
              (uint8_t)~port->rx_checksum, b);
        port->parser_state = DMXL_PS_PREAMBLE_0;
 8001844:	4434      	add	r4, r6
 8001846:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
            default:
              break;
          }
        }
        else
          printf("checksum failed: local 0x%02x != received 0x%02x\r\n",
 800184a:	480b      	ldr	r0, [pc, #44]	; (8001878 <dmxl_process_ring+0x1e8>)
 800184c:	f001 ff1e 	bl	800368c <printf>
              (uint8_t)~port->rx_checksum, b);
        port->parser_state = DMXL_PS_PREAMBLE_0;
 8001850:	2300      	movs	r3, #0
 8001852:	746b      	strb	r3, [r5, #17]
        port->comms_state = DMXL_CS_IDLE;
 8001854:	742b      	strb	r3, [r5, #16]
 8001856:	e72c      	b.n	80016b2 <dmxl_process_ring+0x22>
        port->rx_checksum += b;
        port->rx_pkt_writepos = 0;
        if (port->rx_pkt_len)
          port->parser_state = DMXL_PS_PARAMETER;
        else
          port->parser_state = DMXL_PS_CHECKSUM;
 8001858:	2306      	movs	r3, #6
 800185a:	706b      	strb	r3, [r5, #1]
 800185c:	e729      	b.n	80016b2 <dmxl_process_ring+0x22>
        if (b == 0xff)
          port->parser_state = DMXL_PS_PREAMBLE_1;
        break;
      case DMXL_PS_PREAMBLE_1:
        if (b == 0xff)
          port->parser_state = DMXL_PS_ID;
 800185e:	2302      	movs	r3, #2
 8001860:	746b      	strb	r3, [r5, #17]
 8001862:	e726      	b.n	80016b2 <dmxl_process_ring+0x22>
 8001864:	2000f3d4 	.word	0x2000f3d4
 8001868:	200105a0 	.word	0x200105a0
 800186c:	2000fbdc 	.word	0x2000fbdc
 8001870:	2000000c 	.word	0x2000000c
 8001874:	0800a374 	.word	0x0800a374
 8001878:	0800a340 	.word	0x0800a340
 800187c:	2000f7d4 	.word	0x2000f7d4
 8001880:	2000f3c4 	.word	0x2000f3c4

08001884 <dmxl_set_status_return_levels>:
  GPIOA->MODER |= 1 << (PORTA_DMXL_BUF_EN * 2);
  GPIOA->BSRRL |= 1 << PORTA_DMXL_BUF_EN;
}

void dmxl_set_status_return_levels()
{
 8001884:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001888:	4c26      	ldr	r4, [pc, #152]	; (8001924 <dmxl_set_status_return_levels+0xa0>)
    while (SYSTIME - t_start < 10000)
    {
      dmxl_process_rings();
      if (g_dmxl_ports[i].comms_state != DMXL_CS_POLL_DEBRIS)
      {
        status_return_level = g_dmxl_rx_pkt[i][0];
 800188a:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 8001930 <dmxl_set_status_return_levels+0xac>
  GPIOA->MODER |= 1 << (PORTA_DMXL_BUF_EN * 2);
  GPIOA->BSRRL |= 1 << PORTA_DMXL_BUF_EN;
}

void dmxl_set_status_return_levels()
{
 800188e:	b085      	sub	sp, #20
  // see what the Status Return Level is. If it's not 1, set it to one
  for (int i = 0; i < NUM_DMXL; i++)
 8001890:	2700      	movs	r7, #0
  {
    g_dmxl_ports[i].comms_state = DMXL_CS_POLL_DEBRIS;
    dmxl_read_data(i, DMXL_DEFAULT_ID, 1, 0x10);
    volatile uint32_t t_start = SYSTIME;
 8001892:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
{
  // see what the Status Return Level is. If it's not 1, set it to one
  for (int i = 0; i < NUM_DMXL; i++)
  {
    g_dmxl_ports[i].comms_state = DMXL_CS_POLL_DEBRIS;
    dmxl_read_data(i, DMXL_DEFAULT_ID, 1, 0x10);
 8001896:	fa5f f887 	uxtb.w	r8, r7
void dmxl_set_status_return_levels()
{
  // see what the Status Return Level is. If it's not 1, set it to one
  for (int i = 0; i < NUM_DMXL; i++)
  {
    g_dmxl_ports[i].comms_state = DMXL_CS_POLL_DEBRIS;
 800189a:	2303      	movs	r3, #3
    dmxl_read_data(i, DMXL_DEFAULT_ID, 1, 0x10);
 800189c:	4640      	mov	r0, r8
 800189e:	2101      	movs	r1, #1
 80018a0:	2210      	movs	r2, #16
void dmxl_set_status_return_levels()
{
  // see what the Status Return Level is. If it's not 1, set it to one
  for (int i = 0; i < NUM_DMXL; i++)
  {
    g_dmxl_ports[i].comms_state = DMXL_CS_POLL_DEBRIS;
 80018a2:	7423      	strb	r3, [r4, #16]
    dmxl_read_data(i, DMXL_DEFAULT_ID, 1, 0x10);
 80018a4:	f7ff fd52 	bl	800134c <dmxl_read_data.constprop.3>
    volatile uint32_t t_start = SYSTIME;
 80018a8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80018aa:	9303      	str	r3, [sp, #12]
    uint8_t status_return_level = 0xff;
    while (SYSTIME - t_start < 10000)
 80018ac:	f242 760f 	movw	r6, #9999	; 0x270f
 80018b0:	e00d      	b.n	80018ce <dmxl_set_status_return_levels+0x4a>
}

void dmxl_process_rings()
{
  for (uint_fast8_t i = 0; i < NUM_DMXL; i++)
    dmxl_process_ring(i);
 80018b2:	f7ff feed 	bl	8001690 <dmxl_process_ring>
 80018b6:	2001      	movs	r0, #1
 80018b8:	f7ff feea 	bl	8001690 <dmxl_process_ring>
 80018bc:	2002      	movs	r0, #2
 80018be:	f7ff fee7 	bl	8001690 <dmxl_process_ring>
 80018c2:	2003      	movs	r0, #3
 80018c4:	f7ff fee4 	bl	8001690 <dmxl_process_ring>
    volatile uint32_t t_start = SYSTIME;
    uint8_t status_return_level = 0xff;
    while (SYSTIME - t_start < 10000)
    {
      dmxl_process_rings();
      if (g_dmxl_ports[i].comms_state != DMXL_CS_POLL_DEBRIS)
 80018c8:	7c23      	ldrb	r3, [r4, #16]
 80018ca:	2b03      	cmp	r3, #3
 80018cc:	d112      	bne.n	80018f4 <dmxl_set_status_return_levels+0x70>
  {
    g_dmxl_ports[i].comms_state = DMXL_CS_POLL_DEBRIS;
    dmxl_read_data(i, DMXL_DEFAULT_ID, 1, 0x10);
    volatile uint32_t t_start = SYSTIME;
    uint8_t status_return_level = 0xff;
    while (SYSTIME - t_start < 10000)
 80018ce:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80018d0:	9a03      	ldr	r2, [sp, #12]
 80018d2:	1a9b      	subs	r3, r3, r2
 80018d4:	42b3      	cmp	r3, r6
}

void dmxl_process_rings()
{
  for (uint_fast8_t i = 0; i < NUM_DMXL; i++)
    dmxl_process_ring(i);
 80018d6:	f04f 0000 	mov.w	r0, #0
  {
    g_dmxl_ports[i].comms_state = DMXL_CS_POLL_DEBRIS;
    dmxl_read_data(i, DMXL_DEFAULT_ID, 1, 0x10);
    volatile uint32_t t_start = SYSTIME;
    uint8_t status_return_level = 0xff;
    while (SYSTIME - t_start < 10000)
 80018da:	d9ea      	bls.n	80018b2 <dmxl_set_status_return_levels+0x2e>
        printf("dmxl %d status return level = %d\n", i, status_return_level);
        break;
      }
    }
    if (status_return_level == 0xff)
      printf("couldn't poll status return level for dmxl %d\r\n", i);
 80018dc:	4812      	ldr	r0, [pc, #72]	; (8001928 <dmxl_set_status_return_levels+0xa4>)
 80018de:	4639      	mov	r1, r7
 80018e0:	f001 fed4 	bl	800368c <printf>
}

void dmxl_set_status_return_levels()
{
  // see what the Status Return Level is. If it's not 1, set it to one
  for (int i = 0; i < NUM_DMXL; i++)
 80018e4:	3701      	adds	r7, #1
 80018e6:	2f04      	cmp	r7, #4
 80018e8:	f104 0418 	add.w	r4, r4, #24
 80018ec:	d1d3      	bne.n	8001896 <dmxl_set_status_return_levels+0x12>
      // set it to 2
      uint8_t level = 1; // only respond to READ
      dmxl_write_data(i, DMXL_DEFAULT_ID, 1, 0x10, &level);
    }
  }
}
 80018ee:	b005      	add	sp, #20
 80018f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    while (SYSTIME - t_start < 10000)
    {
      dmxl_process_rings();
      if (g_dmxl_ports[i].comms_state != DMXL_CS_POLL_DEBRIS)
      {
        status_return_level = g_dmxl_rx_pkt[i][0];
 80018f4:	023b      	lsls	r3, r7, #8
        printf("dmxl %d status return level = %d\n", i, status_return_level);
 80018f6:	480d      	ldr	r0, [pc, #52]	; (800192c <dmxl_set_status_return_levels+0xa8>)
    while (SYSTIME - t_start < 10000)
    {
      dmxl_process_rings();
      if (g_dmxl_ports[i].comms_state != DMXL_CS_POLL_DEBRIS)
      {
        status_return_level = g_dmxl_rx_pkt[i][0];
 80018f8:	f819 6003 	ldrb.w	r6, [r9, r3]
 80018fc:	b2f6      	uxtb	r6, r6
        printf("dmxl %d status return level = %d\n", i, status_return_level);
 80018fe:	4632      	mov	r2, r6
 8001900:	4639      	mov	r1, r7
 8001902:	f001 fec3 	bl	800368c <printf>
        break;
      }
    }
    if (status_return_level == 0xff)
 8001906:	2eff      	cmp	r6, #255	; 0xff
 8001908:	d0e8      	beq.n	80018dc <dmxl_set_status_return_levels+0x58>
      printf("couldn't poll status return level for dmxl %d\r\n", i);
    else if (status_return_level != 1)
 800190a:	2e01      	cmp	r6, #1
 800190c:	d0ea      	beq.n	80018e4 <dmxl_set_status_return_levels+0x60>
    {
      // set it to 2
      uint8_t level = 1; // only respond to READ
 800190e:	ab04      	add	r3, sp, #16
 8001910:	2101      	movs	r1, #1
 8001912:	f803 1d05 	strb.w	r1, [r3, #-5]!
      dmxl_write_data(i, DMXL_DEFAULT_ID, 1, 0x10, &level);
 8001916:	4640      	mov	r0, r8
 8001918:	9300      	str	r3, [sp, #0]
 800191a:	460a      	mov	r2, r1
 800191c:	2310      	movs	r3, #16
 800191e:	f7ff fcf3 	bl	8001308 <dmxl_write_data>
 8001922:	e7df      	b.n	80018e4 <dmxl_set_status_return_levels+0x60>
 8001924:	2000000c 	.word	0x2000000c
 8001928:	0800a3c8 	.word	0x0800a3c8
 800192c:	0800a3a4 	.word	0x0800a3a4
 8001930:	2000f3d4 	.word	0x2000f3d4

08001934 <dmxl_set_baud_rates>:
    }
  }
}

void dmxl_set_baud_rates()
{
 8001934:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001938:	4c31      	ldr	r4, [pc, #196]	; (8001a00 <dmxl_set_baud_rates+0xcc>)
 800193a:	b084      	sub	sp, #16
  for (int i = 0; i < NUM_DMXL; i++)
 800193c:	2700      	movs	r7, #0
  {
    dmxl_set_usart_baud(i, 250000);
    g_dmxl_ports[i].comms_state = DMXL_CS_PING;
    dmxl_send_ping(i, DMXL_DEFAULT_ID);
    volatile uint32_t t_start = SYSTIME;
 800193e:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000

void dmxl_set_baud_rates()
{
  for (int i = 0; i < NUM_DMXL; i++)
  {
    dmxl_set_usart_baud(i, 250000);
 8001942:	4638      	mov	r0, r7
 8001944:	492f      	ldr	r1, [pc, #188]	; (8001a04 <dmxl_set_baud_rates+0xd0>)
    g_dmxl_ports[i].comms_state = DMXL_CS_PING;
    dmxl_send_ping(i, DMXL_DEFAULT_ID);
 8001946:	fa5f f887 	uxtb.w	r8, r7

void dmxl_set_baud_rates()
{
  for (int i = 0; i < NUM_DMXL; i++)
  {
    dmxl_set_usart_baud(i, 250000);
 800194a:	f7ff fd9b 	bl	8001484 <dmxl_set_usart_baud>

uint8_t dmxl_send_ping(const uint8_t port_idx, const uint8_t dmxl_id)
{
  uint8_t pkt[3];
  pkt[0] = dmxl_id;
  pkt[1] = 2; // packet length
 800194e:	2602      	movs	r6, #2
}

uint8_t dmxl_send_ping(const uint8_t port_idx, const uint8_t dmxl_id)
{
  uint8_t pkt[3];
  pkt[0] = dmxl_id;
 8001950:	2301      	movs	r3, #1
void dmxl_set_baud_rates()
{
  for (int i = 0; i < NUM_DMXL; i++)
  {
    dmxl_set_usart_baud(i, 250000);
    g_dmxl_ports[i].comms_state = DMXL_CS_PING;
 8001952:	f04f 0e04 	mov.w	lr, #4
 8001956:	4640      	mov	r0, r8
 8001958:	a902      	add	r1, sp, #8
 800195a:	2203      	movs	r2, #3
}

uint8_t dmxl_send_ping(const uint8_t port_idx, const uint8_t dmxl_id)
{
  uint8_t pkt[3];
  pkt[0] = dmxl_id;
 800195c:	f88d 3008 	strb.w	r3, [sp, #8]
  pkt[1] = 2; // packet length
  pkt[2] = 1; // instruction: ping
 8001960:	f88d 300a 	strb.w	r3, [sp, #10]

uint8_t dmxl_send_ping(const uint8_t port_idx, const uint8_t dmxl_id)
{
  uint8_t pkt[3];
  pkt[0] = dmxl_id;
  pkt[1] = 2; // packet length
 8001964:	f88d 6009 	strb.w	r6, [sp, #9]
void dmxl_set_baud_rates()
{
  for (int i = 0; i < NUM_DMXL; i++)
  {
    dmxl_set_usart_baud(i, 250000);
    g_dmxl_ports[i].comms_state = DMXL_CS_PING;
 8001968:	f884 e010 	strb.w	lr, [r4, #16]
 800196c:	f7ff fc86 	bl	800127c <dmxl_tx.part.1>
    dmxl_send_ping(i, DMXL_DEFAULT_ID);
    volatile uint32_t t_start = SYSTIME;
 8001970:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8001972:	9303      	str	r3, [sp, #12]
    bool pong_received = false;
    while (SYSTIME - t_start < 10000 && !pong_received)
 8001974:	f242 760f 	movw	r6, #9999	; 0x270f
  {
    dmxl_set_usart_baud(i, 250000);
    g_dmxl_ports[i].comms_state = DMXL_CS_PING;
    dmxl_send_ping(i, DMXL_DEFAULT_ID);
    volatile uint32_t t_start = SYSTIME;
    bool pong_received = false;
 8001978:	2300      	movs	r3, #0
    while (SYSTIME - t_start < 10000 && !pong_received)
 800197a:	e010      	b.n	800199e <dmxl_set_baud_rates+0x6a>
 800197c:	2b00      	cmp	r3, #0
 800197e:	d139      	bne.n	80019f4 <dmxl_set_baud_rates+0xc0>
}

void dmxl_process_rings()
{
  for (uint_fast8_t i = 0; i < NUM_DMXL; i++)
    dmxl_process_ring(i);
 8001980:	f7ff fe86 	bl	8001690 <dmxl_process_ring>
 8001984:	2001      	movs	r0, #1
 8001986:	f7ff fe83 	bl	8001690 <dmxl_process_ring>
 800198a:	2002      	movs	r0, #2
 800198c:	f7ff fe80 	bl	8001690 <dmxl_process_ring>
 8001990:	2003      	movs	r0, #3
 8001992:	f7ff fe7d 	bl	8001690 <dmxl_process_ring>
    volatile uint32_t t_start = SYSTIME;
    bool pong_received = false;
    while (SYSTIME - t_start < 10000 && !pong_received)
    {
      dmxl_process_rings();
      if (g_dmxl_ports[i].comms_state != DMXL_CS_PING)
 8001996:	7c23      	ldrb	r3, [r4, #16]
 8001998:	3b04      	subs	r3, #4
 800199a:	bf18      	it	ne
 800199c:	2301      	movne	r3, #1
    dmxl_set_usart_baud(i, 250000);
    g_dmxl_ports[i].comms_state = DMXL_CS_PING;
    dmxl_send_ping(i, DMXL_DEFAULT_ID);
    volatile uint32_t t_start = SYSTIME;
    bool pong_received = false;
    while (SYSTIME - t_start < 10000 && !pong_received)
 800199e:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 80019a0:	9903      	ldr	r1, [sp, #12]
 80019a2:	1a52      	subs	r2, r2, r1
 80019a4:	42b2      	cmp	r2, r6
}

void dmxl_process_rings()
{
  for (uint_fast8_t i = 0; i < NUM_DMXL; i++)
    dmxl_process_ring(i);
 80019a6:	4618      	mov	r0, r3
    dmxl_set_usart_baud(i, 250000);
    g_dmxl_ports[i].comms_state = DMXL_CS_PING;
    dmxl_send_ping(i, DMXL_DEFAULT_ID);
    volatile uint32_t t_start = SYSTIME;
    bool pong_received = false;
    while (SYSTIME - t_start < 10000 && !pong_received)
 80019a8:	d9e8      	bls.n	800197c <dmxl_set_baud_rates+0x48>
    {
      dmxl_process_rings();
      if (g_dmxl_ports[i].comms_state != DMXL_CS_PING)
        pong_received = true;
    }
    if (pong_received)
 80019aa:	bb1b      	cbnz	r3, 80019f4 <dmxl_set_baud_rates+0xc0>
      printf("received rx @ 250 kbit from dmxl %d\r\n", i);
      continue; // hooray. it's already at the target baud rate
    }
    else
    {
      printf("no rx received from dmxl %d... trying 57600 baud...\r\n", i);
 80019ac:	4639      	mov	r1, r7
 80019ae:	4816      	ldr	r0, [pc, #88]	; (8001a08 <dmxl_set_baud_rates+0xd4>)
 80019b0:	f001 fe6c 	bl	800368c <printf>
      // this is the default out-of-the-box setup
      dmxl_set_usart_baud(i, 57600);
 80019b4:	4638      	mov	r0, r7
 80019b6:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 80019ba:	f7ff fd63 	bl	8001484 <dmxl_set_usart_baud>
      uint8_t baud_code = 7; // the dynamixel code for 250000 baud
      dmxl_write_data(i, DMXL_DEFAULT_ID, 1, 0x04, &baud_code);
 80019be:	2101      	movs	r1, #1
 80019c0:	ab02      	add	r3, sp, #8
 80019c2:	460a      	mov	r2, r1
 80019c4:	9300      	str	r3, [sp, #0]
 80019c6:	4640      	mov	r0, r8
 80019c8:	2304      	movs	r3, #4
    else
    {
      printf("no rx received from dmxl %d... trying 57600 baud...\r\n", i);
      // this is the default out-of-the-box setup
      dmxl_set_usart_baud(i, 57600);
      uint8_t baud_code = 7; // the dynamixel code for 250000 baud
 80019ca:	2607      	movs	r6, #7
 80019cc:	f88d 6008 	strb.w	r6, [sp, #8]
      dmxl_write_data(i, DMXL_DEFAULT_ID, 1, 0x04, &baud_code);
 80019d0:	f7ff fc9a 	bl	8001308 <dmxl_write_data>
      delay_ms(500);
 80019d4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80019d8:	f001 fc8c 	bl	80032f4 <delay_ms>
      dmxl_set_usart_baud(i, 250000);
 80019dc:	4638      	mov	r0, r7
 80019de:	4909      	ldr	r1, [pc, #36]	; (8001a04 <dmxl_set_baud_rates+0xd0>)
 80019e0:	f7ff fd50 	bl	8001484 <dmxl_set_usart_baud>
  }
}

void dmxl_set_baud_rates()
{
  for (int i = 0; i < NUM_DMXL; i++)
 80019e4:	3701      	adds	r7, #1
 80019e6:	2f04      	cmp	r7, #4
 80019e8:	f104 0418 	add.w	r4, r4, #24
 80019ec:	d1a9      	bne.n	8001942 <dmxl_set_baud_rates+0xe>
      dmxl_write_data(i, DMXL_DEFAULT_ID, 1, 0x04, &baud_code);
      delay_ms(500);
      dmxl_set_usart_baud(i, 250000);
    }
  }
}
 80019ee:	b004      	add	sp, #16
 80019f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (g_dmxl_ports[i].comms_state != DMXL_CS_PING)
        pong_received = true;
    }
    if (pong_received)
    {
      printf("received rx @ 250 kbit from dmxl %d\r\n", i);
 80019f4:	4639      	mov	r1, r7
 80019f6:	4805      	ldr	r0, [pc, #20]	; (8001a0c <dmxl_set_baud_rates+0xd8>)
 80019f8:	f001 fe48 	bl	800368c <printf>
      continue; // hooray. it's already at the target baud rate
 80019fc:	e7f2      	b.n	80019e4 <dmxl_set_baud_rates+0xb0>
 80019fe:	bf00      	nop
 8001a00:	2000000c 	.word	0x2000000c
 8001a04:	0003d090 	.word	0x0003d090
 8001a08:	0800a420 	.word	0x0800a420
 8001a0c:	0800a3f8 	.word	0x0800a3f8

08001a10 <dmxl_process_rings>:
    }
  }
}

void dmxl_process_rings()
{
 8001a10:	b508      	push	{r3, lr}
  for (uint_fast8_t i = 0; i < NUM_DMXL; i++)
    dmxl_process_ring(i);
 8001a12:	2000      	movs	r0, #0
 8001a14:	f7ff fe3c 	bl	8001690 <dmxl_process_ring>
 8001a18:	2001      	movs	r0, #1
 8001a1a:	f7ff fe39 	bl	8001690 <dmxl_process_ring>
 8001a1e:	2002      	movs	r0, #2
 8001a20:	f7ff fe36 	bl	8001690 <dmxl_process_ring>
 8001a24:	2003      	movs	r0, #3
}
 8001a26:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
}

void dmxl_process_rings()
{
  for (uint_fast8_t i = 0; i < NUM_DMXL; i++)
    dmxl_process_ring(i);
 8001a2a:	f7ff be31 	b.w	8001690 <dmxl_process_ring>
 8001a2e:	bf00      	nop

08001a30 <dmxl_set_led>:
}

// See Dynamixel addresses here: http://support.robotis.com/en/product/dynamixel/mx_series/mx-28.htm
void dmxl_set_led(const uint8_t port_idx, const uint8_t dmxl_id,
                  const uint8_t enable)
{
 8001a30:	b500      	push	{lr}
 8001a32:	b085      	sub	sp, #20
  uint8_t d = enable ? 1 : 0;
 8001a34:	3200      	adds	r2, #0
 8001a36:	ab04      	add	r3, sp, #16
 8001a38:	bf18      	it	ne
 8001a3a:	2201      	movne	r2, #1
 8001a3c:	f803 2d01 	strb.w	r2, [r3, #-1]!
  dmxl_write_data(port_idx, dmxl_id, 1, 25, &d); // 25 = LED address
 8001a40:	2201      	movs	r2, #1
 8001a42:	9300      	str	r3, [sp, #0]
 8001a44:	2319      	movs	r3, #25
 8001a46:	f7ff fc5f 	bl	8001308 <dmxl_write_data>
}
 8001a4a:	b005      	add	sp, #20
 8001a4c:	f85d fb04 	ldr.w	pc, [sp], #4

08001a50 <dmxl_set_torque_enable>:


void dmxl_set_torque_enable(const uint8_t port_idx, const uint8_t dmxl_id,
                            const uint8_t enable)
{
 8001a50:	b500      	push	{lr}
 8001a52:	b085      	sub	sp, #20
  uint8_t d = enable ? 1 : 0;
 8001a54:	3200      	adds	r2, #0
 8001a56:	ab04      	add	r3, sp, #16
 8001a58:	bf18      	it	ne
 8001a5a:	2201      	movne	r2, #1
 8001a5c:	f803 2d01 	strb.w	r2, [r3, #-1]!
  dmxl_write_data(port_idx, dmxl_id, 1, 24, &d);
 8001a60:	2201      	movs	r2, #1
 8001a62:	9300      	str	r3, [sp, #0]
 8001a64:	2318      	movs	r3, #24
 8001a66:	f7ff fc4f 	bl	8001308 <dmxl_write_data>
}
 8001a6a:	b005      	add	sp, #20
 8001a6c:	f85d fb04 	ldr.w	pc, [sp], #4

08001a70 <dmxl_set_angle_limits>:

void dmxl_set_angle_limits(const uint8_t port_idx, const uint8_t dmxl_id,
                           const uint16_t cw_limit, const uint16_t ccw_limit)
{
 8001a70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a72:	b085      	sub	sp, #20
 8001a74:	461c      	mov	r4, r3
  uint8_t d[4];
  d[0] = cw_limit & 0xff;
  d[1] = (cw_limit >> 8) & 0xff;
  d[2] = ccw_limit & 0xff;
  d[3] = (ccw_limit >> 8) & 0xff;
  dmxl_write_data(port_idx, dmxl_id, 4, 6, d);
 8001a76:	ab03      	add	r3, sp, #12
  dmxl_write_data(port_idx, dmxl_id, 1, 24, &d);
}

void dmxl_set_angle_limits(const uint8_t port_idx, const uint8_t dmxl_id,
                           const uint16_t cw_limit, const uint16_t ccw_limit)
{
 8001a78:	4615      	mov	r5, r2
  uint8_t d[4];
  d[0] = cw_limit & 0xff;
  d[1] = (cw_limit >> 8) & 0xff;
 8001a7a:	0a17      	lsrs	r7, r2, #8
  d[2] = ccw_limit & 0xff;
  d[3] = (ccw_limit >> 8) & 0xff;
  dmxl_write_data(port_idx, dmxl_id, 4, 6, d);
 8001a7c:	9300      	str	r3, [sp, #0]
{
  uint8_t d[4];
  d[0] = cw_limit & 0xff;
  d[1] = (cw_limit >> 8) & 0xff;
  d[2] = ccw_limit & 0xff;
  d[3] = (ccw_limit >> 8) & 0xff;
 8001a7e:	0a26      	lsrs	r6, r4, #8
  dmxl_write_data(port_idx, dmxl_id, 4, 6, d);
 8001a80:	2204      	movs	r2, #4
 8001a82:	2306      	movs	r3, #6

void dmxl_set_angle_limits(const uint8_t port_idx, const uint8_t dmxl_id,
                           const uint16_t cw_limit, const uint16_t ccw_limit)
{
  uint8_t d[4];
  d[0] = cw_limit & 0xff;
 8001a84:	f88d 500c 	strb.w	r5, [sp, #12]
  d[1] = (cw_limit >> 8) & 0xff;
 8001a88:	f88d 700d 	strb.w	r7, [sp, #13]
  d[2] = ccw_limit & 0xff;
 8001a8c:	f88d 400e 	strb.w	r4, [sp, #14]
  d[3] = (ccw_limit >> 8) & 0xff;
 8001a90:	f88d 600f 	strb.w	r6, [sp, #15]
  dmxl_write_data(port_idx, dmxl_id, 4, 6, d);
 8001a94:	f7ff fc38 	bl	8001308 <dmxl_write_data>
}
 8001a98:	b005      	add	sp, #20
 8001a9a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001a9c <dmxl_set_res_divider>:

void dmxl_set_res_divider(const uint8_t port_idx, const uint8_t dmxl_id,
                          const uint8_t res_divider)
{
 8001a9c:	b510      	push	{r4, lr}
 8001a9e:	b084      	sub	sp, #16
 8001aa0:	ac04      	add	r4, sp, #16
  dmxl_write_data(port_idx, dmxl_id, 1, 22, &res_divider);
 8001aa2:	2316      	movs	r3, #22
  dmxl_write_data(port_idx, dmxl_id, 4, 6, d);
}

void dmxl_set_res_divider(const uint8_t port_idx, const uint8_t dmxl_id,
                          const uint8_t res_divider)
{
 8001aa4:	f804 2d01 	strb.w	r2, [r4, #-1]!
  dmxl_write_data(port_idx, dmxl_id, 1, 22, &res_divider);
 8001aa8:	2201      	movs	r2, #1
 8001aaa:	9400      	str	r4, [sp, #0]
 8001aac:	f7ff fc2c 	bl	8001308 <dmxl_write_data>
}
 8001ab0:	b004      	add	sp, #16
 8001ab2:	bd10      	pop	{r4, pc}

08001ab4 <dmxl_set_multiturn_offset>:

void dmxl_set_multiturn_offset(const uint8_t port_idx, const uint8_t dmxl_id,
                               const uint16_t offset)
{
 8001ab4:	b530      	push	{r4, r5, lr}
 8001ab6:	b085      	sub	sp, #20
  uint8_t d[2];
  d[0] = offset & 0xff;
  d[1] = (offset >> 8) & 0xff;
  dmxl_write_data(port_idx, dmxl_id, 2, 20, d);
 8001ab8:	ab03      	add	r3, sp, #12
  dmxl_write_data(port_idx, dmxl_id, 1, 22, &res_divider);
}

void dmxl_set_multiturn_offset(const uint8_t port_idx, const uint8_t dmxl_id,
                               const uint16_t offset)
{
 8001aba:	4614      	mov	r4, r2
  uint8_t d[2];
  d[0] = offset & 0xff;
  d[1] = (offset >> 8) & 0xff;
 8001abc:	0a15      	lsrs	r5, r2, #8
  dmxl_write_data(port_idx, dmxl_id, 2, 20, d);
 8001abe:	9300      	str	r3, [sp, #0]
 8001ac0:	2202      	movs	r2, #2
 8001ac2:	2314      	movs	r3, #20

void dmxl_set_multiturn_offset(const uint8_t port_idx, const uint8_t dmxl_id,
                               const uint16_t offset)
{
  uint8_t d[2];
  d[0] = offset & 0xff;
 8001ac4:	f88d 400c 	strb.w	r4, [sp, #12]
  d[1] = (offset >> 8) & 0xff;
 8001ac8:	f88d 500d 	strb.w	r5, [sp, #13]
  dmxl_write_data(port_idx, dmxl_id, 2, 20, d);
 8001acc:	f7ff fc1c 	bl	8001308 <dmxl_write_data>
}
 8001ad0:	b005      	add	sp, #20
 8001ad2:	bd30      	pop	{r4, r5, pc}

08001ad4 <dmxl_set_speed_dir>:

void dmxl_set_speed_dir(const uint8_t port_idx, const uint8_t dmxl_id,
                        const uint16_t speed, const uint8_t dir)
{
 8001ad4:	b530      	push	{r4, r5, lr}
  uint8_t d[2];
  d[0] = speed & 0xff;
  d[1] = ((speed >> 8) & 0x03) | (dir ? 0x04 : 0);
 8001ad6:	2b00      	cmp	r3, #0
  dmxl_write_data(port_idx, dmxl_id, 2, 20, d);
}

void dmxl_set_speed_dir(const uint8_t port_idx, const uint8_t dmxl_id,
                        const uint16_t speed, const uint8_t dir)
{
 8001ad8:	b085      	sub	sp, #20
 8001ada:	4615      	mov	r5, r2
  uint8_t d[2];
  d[0] = speed & 0xff;
  d[1] = ((speed >> 8) & 0x03) | (dir ? 0x04 : 0);
 8001adc:	f3c2 2301 	ubfx	r3, r2, #8, #2
 8001ae0:	bf14      	ite	ne
 8001ae2:	2404      	movne	r4, #4
 8001ae4:	2400      	moveq	r4, #0
  dmxl_write_data(port_idx, dmxl_id, 2, 32, d);
 8001ae6:	aa03      	add	r2, sp, #12
void dmxl_set_speed_dir(const uint8_t port_idx, const uint8_t dmxl_id,
                        const uint16_t speed, const uint8_t dir)
{
  uint8_t d[2];
  d[0] = speed & 0xff;
  d[1] = ((speed >> 8) & 0x03) | (dir ? 0x04 : 0);
 8001ae8:	431c      	orrs	r4, r3
  dmxl_write_data(port_idx, dmxl_id, 2, 32, d);
 8001aea:	9200      	str	r2, [sp, #0]
 8001aec:	2320      	movs	r3, #32
 8001aee:	2202      	movs	r2, #2

void dmxl_set_speed_dir(const uint8_t port_idx, const uint8_t dmxl_id,
                        const uint16_t speed, const uint8_t dir)
{
  uint8_t d[2];
  d[0] = speed & 0xff;
 8001af0:	f88d 500c 	strb.w	r5, [sp, #12]
  d[1] = ((speed >> 8) & 0x03) | (dir ? 0x04 : 0);
 8001af4:	f88d 400d 	strb.w	r4, [sp, #13]
  dmxl_write_data(port_idx, dmxl_id, 2, 32, d);
 8001af8:	f7ff fc06 	bl	8001308 <dmxl_write_data>
}
 8001afc:	b005      	add	sp, #20
 8001afe:	bd30      	pop	{r4, r5, pc}

08001b00 <dmxl_set_control_mode>:

void dmxl_set_control_mode(const uint8_t port_idx,
                           const dmxl_control_mode_t control_mode)
{
 8001b00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  //printf("dmxl_set_control_mode %d %d\r\n", port_idx, (int)control_mode);
  if (port_idx >= NUM_DMXL)
 8001b04:	2803      	cmp	r0, #3
  dmxl_write_data(port_idx, dmxl_id, 2, 32, d);
}

void dmxl_set_control_mode(const uint8_t port_idx,
                           const dmxl_control_mode_t control_mode)
{
 8001b06:	b084      	sub	sp, #16
 8001b08:	4605      	mov	r5, r0
  //printf("dmxl_set_control_mode %d %d\r\n", port_idx, (int)control_mode);
  if (port_idx >= NUM_DMXL)
 8001b0a:	d806      	bhi.n	8001b1a <dmxl_set_control_mode+0x1a>
    return;
  if (control_mode == DMXL_CM_IDLE || control_mode == DMXL_CM_VELOCITY)
 8001b0c:	2901      	cmp	r1, #1
 8001b0e:	460c      	mov	r4, r1
 8001b10:	d94e      	bls.n	8001bb0 <dmxl_set_control_mode+0xb0>
  {
    dmxl_set_led(port_idx, DMXL_DEFAULT_ID, 0);
    delay_us(1);
    dmxl_set_torque_enable(port_idx, DMXL_DEFAULT_ID, 0);
  }
  else if (control_mode == DMXL_CM_POSITION)
 8001b12:	2902      	cmp	r1, #2
 8001b14:	d004      	beq.n	8001b20 <dmxl_set_control_mode+0x20>
      delay_us(1);
      dmxl_set_multiturn_offset(port_idx, DMXL_DEFAULT_ID, 13000);  // Places motor close enough to middle of 0-28672 range
      divider_is_sent[port_idx] = 1;
    }
  }
  dmxl_control_mode = control_mode;
 8001b16:	4b32      	ldr	r3, [pc, #200]	; (8001be0 <dmxl_set_control_mode+0xe0>)
 8001b18:	701c      	strb	r4, [r3, #0]
}
 8001b1a:	b004      	add	sp, #16
 8001b1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

// See Dynamixel addresses here: http://support.robotis.com/en/product/dynamixel/mx_series/mx-28.htm
void dmxl_set_led(const uint8_t port_idx, const uint8_t dmxl_id,
                  const uint8_t enable)
{
  uint8_t d = enable ? 1 : 0;
 8001b20:	af04      	add	r7, sp, #16
 8001b22:	2601      	movs	r6, #1
 8001b24:	f807 6d04 	strb.w	r6, [r7, #-4]!
  dmxl_write_data(port_idx, dmxl_id, 1, 25, &d); // 25 = LED address
 8001b28:	4631      	mov	r1, r6
 8001b2a:	4632      	mov	r2, r6
 8001b2c:	2319      	movs	r3, #25
 8001b2e:	9700      	str	r7, [sp, #0]
 8001b30:	f7ff fbea 	bl	8001308 <dmxl_write_data>
    dmxl_set_torque_enable(port_idx, DMXL_DEFAULT_ID, 0);
  }
  else if (control_mode == DMXL_CM_POSITION)
  {
    dmxl_set_led(port_idx, DMXL_DEFAULT_ID, 1);
    delay_us(1);
 8001b34:	4630      	mov	r0, r6
 8001b36:	f001 fbcb 	bl	80032d0 <delay_us>

void dmxl_set_torque_enable(const uint8_t port_idx, const uint8_t dmxl_id,
                            const uint8_t enable)
{
  uint8_t d = enable ? 1 : 0;
  dmxl_write_data(port_idx, dmxl_id, 1, 24, &d);
 8001b3a:	4631      	mov	r1, r6
 8001b3c:	4632      	mov	r2, r6
 8001b3e:	2318      	movs	r3, #24
 8001b40:	4628      	mov	r0, r5
 8001b42:	9700      	str	r7, [sp, #0]


void dmxl_set_torque_enable(const uint8_t port_idx, const uint8_t dmxl_id,
                            const uint8_t enable)
{
  uint8_t d = enable ? 1 : 0;
 8001b44:	f88d 600c 	strb.w	r6, [sp, #12]
  dmxl_write_data(port_idx, dmxl_id, 1, 24, &d);
 8001b48:	f7ff fbde 	bl	8001308 <dmxl_write_data>
  else if (control_mode == DMXL_CM_POSITION)
  {
    dmxl_set_led(port_idx, DMXL_DEFAULT_ID, 1);
    delay_us(1);
    dmxl_set_torque_enable(port_idx, DMXL_DEFAULT_ID, 1);
    delay_us(1);
 8001b4c:	4630      	mov	r0, r6
 8001b4e:	f001 fbbf 	bl	80032d0 <delay_us>
    dmxl_set_angle_limits(port_idx, DMXL_DEFAULT_ID, 4095, 4095);  // Enables multi-turn mode w/ position control
    // http://support.robotis.com/en/product/dynamixel/mx_series/mx-64.htm#Actuator_Address_0B1
    if (divider_is_sent[port_idx] == 0) {
 8001b52:	f8df 8090 	ldr.w	r8, [pc, #144]	; 8001be4 <dmxl_set_control_mode+0xe4>
  {
    dmxl_set_led(port_idx, DMXL_DEFAULT_ID, 1);
    delay_us(1);
    dmxl_set_torque_enable(port_idx, DMXL_DEFAULT_ID, 1);
    delay_us(1);
    dmxl_set_angle_limits(port_idx, DMXL_DEFAULT_ID, 4095, 4095);  // Enables multi-turn mode w/ position control
 8001b56:	f640 72ff 	movw	r2, #4095	; 0xfff
 8001b5a:	4613      	mov	r3, r2
 8001b5c:	4628      	mov	r0, r5
 8001b5e:	4631      	mov	r1, r6
 8001b60:	f7ff ff86 	bl	8001a70 <dmxl_set_angle_limits>
    // http://support.robotis.com/en/product/dynamixel/mx_series/mx-64.htm#Actuator_Address_0B1
    if (divider_is_sent[port_idx] == 0) {
 8001b64:	f818 3005 	ldrb.w	r3, [r8, r5]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d1d4      	bne.n	8001b16 <dmxl_set_control_mode+0x16>
      delay_us(1);
 8001b6c:	4630      	mov	r0, r6
 8001b6e:	f001 fbaf 	bl	80032d0 <delay_us>
 8001b72:	ab04      	add	r3, sp, #16
 8001b74:	2204      	movs	r2, #4
 8001b76:	f803 2d05 	strb.w	r2, [r3, #-5]!
}

void dmxl_set_res_divider(const uint8_t port_idx, const uint8_t dmxl_id,
                          const uint8_t res_divider)
{
  dmxl_write_data(port_idx, dmxl_id, 1, 22, &res_divider);
 8001b7a:	4631      	mov	r1, r6
 8001b7c:	4632      	mov	r2, r6
 8001b7e:	4628      	mov	r0, r5
 8001b80:	9300      	str	r3, [sp, #0]
 8001b82:	2316      	movs	r3, #22
 8001b84:	f7ff fbc0 	bl	8001308 <dmxl_write_data>
    dmxl_set_angle_limits(port_idx, DMXL_DEFAULT_ID, 4095, 4095);  // Enables multi-turn mode w/ position control
    // http://support.robotis.com/en/product/dynamixel/mx_series/mx-64.htm#Actuator_Address_0B1
    if (divider_is_sent[port_idx] == 0) {
      delay_us(1);
      dmxl_set_res_divider(port_idx, DMXL_DEFAULT_ID, 4);
      delay_us(1);
 8001b88:	4630      	mov	r0, r6
 8001b8a:	f001 fba1 	bl	80032d0 <delay_us>
                               const uint16_t offset)
{
  uint8_t d[2];
  d[0] = offset & 0xff;
  d[1] = (offset >> 8) & 0xff;
  dmxl_write_data(port_idx, dmxl_id, 2, 20, d);
 8001b8e:	9700      	str	r7, [sp, #0]

void dmxl_set_multiturn_offset(const uint8_t port_idx, const uint8_t dmxl_id,
                               const uint16_t offset)
{
  uint8_t d[2];
  d[0] = offset & 0xff;
 8001b90:	f04f 0ec8 	mov.w	lr, #200	; 0xc8
  d[1] = (offset >> 8) & 0xff;
 8001b94:	2732      	movs	r7, #50	; 0x32
  dmxl_write_data(port_idx, dmxl_id, 2, 20, d);
 8001b96:	4628      	mov	r0, r5
 8001b98:	4631      	mov	r1, r6
 8001b9a:	4622      	mov	r2, r4
 8001b9c:	2314      	movs	r3, #20

void dmxl_set_multiturn_offset(const uint8_t port_idx, const uint8_t dmxl_id,
                               const uint16_t offset)
{
  uint8_t d[2];
  d[0] = offset & 0xff;
 8001b9e:	f88d e00c 	strb.w	lr, [sp, #12]
  d[1] = (offset >> 8) & 0xff;
 8001ba2:	f88d 700d 	strb.w	r7, [sp, #13]
  dmxl_write_data(port_idx, dmxl_id, 2, 20, d);
 8001ba6:	f7ff fbaf 	bl	8001308 <dmxl_write_data>
    if (divider_is_sent[port_idx] == 0) {
      delay_us(1);
      dmxl_set_res_divider(port_idx, DMXL_DEFAULT_ID, 4);
      delay_us(1);
      dmxl_set_multiturn_offset(port_idx, DMXL_DEFAULT_ID, 13000);  // Places motor close enough to middle of 0-28672 range
      divider_is_sent[port_idx] = 1;
 8001baa:	f808 6005 	strb.w	r6, [r8, r5]
 8001bae:	e7b2      	b.n	8001b16 <dmxl_set_control_mode+0x16>

// See Dynamixel addresses here: http://support.robotis.com/en/product/dynamixel/mx_series/mx-28.htm
void dmxl_set_led(const uint8_t port_idx, const uint8_t dmxl_id,
                  const uint8_t enable)
{
  uint8_t d = enable ? 1 : 0;
 8001bb0:	ae04      	add	r6, sp, #16
 8001bb2:	2700      	movs	r7, #0
 8001bb4:	f806 7d04 	strb.w	r7, [r6, #-4]!
  dmxl_write_data(port_idx, dmxl_id, 1, 25, &d); // 25 = LED address
 8001bb8:	2101      	movs	r1, #1
 8001bba:	460a      	mov	r2, r1
 8001bbc:	2319      	movs	r3, #25
 8001bbe:	9600      	str	r6, [sp, #0]
 8001bc0:	f7ff fba2 	bl	8001308 <dmxl_write_data>
  if (port_idx >= NUM_DMXL)
    return;
  if (control_mode == DMXL_CM_IDLE || control_mode == DMXL_CM_VELOCITY)
  {
    dmxl_set_led(port_idx, DMXL_DEFAULT_ID, 0);
    delay_us(1);
 8001bc4:	2001      	movs	r0, #1
 8001bc6:	f001 fb83 	bl	80032d0 <delay_us>

void dmxl_set_torque_enable(const uint8_t port_idx, const uint8_t dmxl_id,
                            const uint8_t enable)
{
  uint8_t d = enable ? 1 : 0;
  dmxl_write_data(port_idx, dmxl_id, 1, 24, &d);
 8001bca:	2101      	movs	r1, #1
 8001bcc:	9600      	str	r6, [sp, #0]
 8001bce:	4628      	mov	r0, r5
 8001bd0:	460a      	mov	r2, r1
 8001bd2:	2318      	movs	r3, #24


void dmxl_set_torque_enable(const uint8_t port_idx, const uint8_t dmxl_id,
                            const uint8_t enable)
{
  uint8_t d = enable ? 1 : 0;
 8001bd4:	f88d 700c 	strb.w	r7, [sp, #12]
  dmxl_write_data(port_idx, dmxl_id, 1, 24, &d);
 8001bd8:	f7ff fb96 	bl	8001308 <dmxl_write_data>
 8001bdc:	e79b      	b.n	8001b16 <dmxl_set_control_mode+0x16>
 8001bde:	bf00      	nop
 8001be0:	2000ffdc 	.word	0x2000ffdc
 8001be4:	2000f3cc 	.word	0x2000f3cc

08001be8 <dmxl_set_control_target>:

void dmxl_set_control_target(const uint8_t port_idx,
                             const uint16_t target)
{
  //printf("dmxl_set_control_target %d %d\r\n", port_idx, (int)target);
  if (port_idx >= NUM_DMXL)
 8001be8:	2803      	cmp	r0, #3
 8001bea:	d815      	bhi.n	8001c18 <dmxl_set_control_target+0x30>
  dmxl_control_mode = control_mode;
}

void dmxl_set_control_target(const uint8_t port_idx,
                             const uint16_t target)
{
 8001bec:	b510      	push	{r4, lr}
    return;
  uint8_t d[2];
  d[0] = target & 0xff;
  d[1] = (target >> 8) & 0xff;
  uint8_t start_addr = 30;  // position control
  if (dmxl_control_mode == DMXL_CM_VELOCITY) {
 8001bee:	4b0b      	ldr	r3, [pc, #44]	; (8001c1c <dmxl_set_control_target+0x34>)
 8001bf0:	781b      	ldrb	r3, [r3, #0]
  dmxl_control_mode = control_mode;
}

void dmxl_set_control_target(const uint8_t port_idx,
                             const uint16_t target)
{
 8001bf2:	b084      	sub	sp, #16
    return;
  uint8_t d[2];
  d[0] = target & 0xff;
  d[1] = (target >> 8) & 0xff;
  uint8_t start_addr = 30;  // position control
  if (dmxl_control_mode == DMXL_CM_VELOCITY) {
 8001bf4:	2b01      	cmp	r3, #1
    start_addr = 32; // velocity control
  }
  dmxl_write_data(port_idx, DMXL_DEFAULT_ID, 2, start_addr, d);
 8001bf6:	aa03      	add	r2, sp, #12
{
  //printf("dmxl_set_control_target %d %d\r\n", port_idx, (int)target);
  if (port_idx >= NUM_DMXL)
    return;
  uint8_t d[2];
  d[0] = target & 0xff;
 8001bf8:	f88d 100c 	strb.w	r1, [sp, #12]
  d[1] = (target >> 8) & 0xff;
 8001bfc:	ea4f 2411 	mov.w	r4, r1, lsr #8
  uint8_t start_addr = 30;  // position control
  if (dmxl_control_mode == DMXL_CM_VELOCITY) {
    start_addr = 32; // velocity control
  }
  dmxl_write_data(port_idx, DMXL_DEFAULT_ID, 2, start_addr, d);
 8001c00:	9200      	str	r2, [sp, #0]
 8001c02:	bf14      	ite	ne
 8001c04:	231e      	movne	r3, #30
 8001c06:	2320      	moveq	r3, #32
 8001c08:	2101      	movs	r1, #1
 8001c0a:	2202      	movs	r2, #2
  //printf("dmxl_set_control_target %d %d\r\n", port_idx, (int)target);
  if (port_idx >= NUM_DMXL)
    return;
  uint8_t d[2];
  d[0] = target & 0xff;
  d[1] = (target >> 8) & 0xff;
 8001c0c:	f88d 400d 	strb.w	r4, [sp, #13]
  uint8_t start_addr = 30;  // position control
  if (dmxl_control_mode == DMXL_CM_VELOCITY) {
    start_addr = 32; // velocity control
  }
  dmxl_write_data(port_idx, DMXL_DEFAULT_ID, 2, start_addr, d);
 8001c10:	f7ff fb7a 	bl	8001308 <dmxl_write_data>
}
 8001c14:	b004      	add	sp, #16
 8001c16:	bd10      	pop	{r4, pc}
 8001c18:	4770      	bx	lr
 8001c1a:	bf00      	nop
 8001c1c:	2000ffdc 	.word	0x2000ffdc

08001c20 <dmxl_set_all_control_targets>:

void dmxl_set_all_control_targets(const uint16_t *targets)
{
 8001c20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001c24:	4d36      	ldr	r5, [pc, #216]	; (8001d00 <dmxl_set_all_control_targets+0xe0>)
 8001c26:	4937      	ldr	r1, [pc, #220]	; (8001d04 <dmxl_set_all_control_targets+0xe4>)
 8001c28:	1e87      	subs	r7, r0, #2
 8001c2a:	f100 0c06 	add.w	ip, r0, #6
 8001c2e:	462e      	mov	r6, r5
  for (int i = 0; i < NUM_DMXL; i++)
  {
    USART_TypeDef *u = g_dmxl_ports[i].uart;
    u->CR1 &= ~USART_CR1_RE; // disable the receiver during transmit
    u->CR1 |=  USART_CR1_TE; // enable the transmitter
    pkts[i][0] = 0xff;
 8001c30:	f04f 0eff 	mov.w	lr, #255	; 0xff
    pkts[i][1] = 0xff;
    pkts[i][2] = DMXL_DEFAULT_ID;
 8001c34:	f04f 0b01 	mov.w	fp, #1
    pkts[i][3] = 5; // write 2 bytes + 3 byte overhead
 8001c38:	f04f 0905 	mov.w	r9, #5
    pkts[i][4] = 3; // instruction: "write data"
 8001c3c:	f04f 0803 	mov.w	r8, #3
    } else {
      pkts[i][5] = 30; // start address: control target (position)
    }
    pkts[i][6] = targets[i] & 0xff; // LSB of control target
    pkts[i][7] = (targets[i] >> 8) & 0xff; // MSB of control target
    pkts[i][8] = 0; // checksum
 8001c40:	f04f 0a00 	mov.w	sl, #0
{
  // set all control targets simultaneously
  static uint8_t pkts[NUM_DMXL][12];
  for (int i = 0; i < NUM_DMXL; i++)
  {
    USART_TypeDef *u = g_dmxl_ports[i].uart;
 8001c44:	68f2      	ldr	r2, [r6, #12]
    u->CR1 &= ~USART_CR1_RE; // disable the receiver during transmit
 8001c46:	8993      	ldrh	r3, [r2, #12]
 8001c48:	f023 0304 	bic.w	r3, r3, #4
 8001c4c:	041b      	lsls	r3, r3, #16
 8001c4e:	0c1b      	lsrs	r3, r3, #16
 8001c50:	8193      	strh	r3, [r2, #12]
    u->CR1 |=  USART_CR1_TE; // enable the transmitter
 8001c52:	8993      	ldrh	r3, [r2, #12]
 8001c54:	b29b      	uxth	r3, r3
 8001c56:	f043 0308 	orr.w	r3, r3, #8
 8001c5a:	8193      	strh	r3, [r2, #12]
    pkts[i][0] = 0xff;
    pkts[i][1] = 0xff;
    pkts[i][2] = DMXL_DEFAULT_ID;
    pkts[i][3] = 5; // write 2 bytes + 3 byte overhead
    pkts[i][4] = 3; // instruction: "write data"
    if (dmxl_control_mode == DMXL_CM_VELOCITY) {
 8001c5c:	4b2a      	ldr	r3, [pc, #168]	; (8001d08 <dmxl_set_all_control_targets+0xe8>)
  for (int i = 0; i < NUM_DMXL; i++)
  {
    USART_TypeDef *u = g_dmxl_ports[i].uart;
    u->CR1 &= ~USART_CR1_RE; // disable the receiver during transmit
    u->CR1 |=  USART_CR1_TE; // enable the transmitter
    pkts[i][0] = 0xff;
 8001c5e:	f801 ec01 	strb.w	lr, [r1, #-1]
    pkts[i][1] = 0xff;
    pkts[i][2] = DMXL_DEFAULT_ID;
    pkts[i][3] = 5; // write 2 bytes + 3 byte overhead
    pkts[i][4] = 3; // instruction: "write data"
    if (dmxl_control_mode == DMXL_CM_VELOCITY) {
 8001c62:	781b      	ldrb	r3, [r3, #0]
  {
    USART_TypeDef *u = g_dmxl_ports[i].uart;
    u->CR1 &= ~USART_CR1_RE; // disable the receiver during transmit
    u->CR1 |=  USART_CR1_TE; // enable the transmitter
    pkts[i][0] = 0xff;
    pkts[i][1] = 0xff;
 8001c64:	f881 e000 	strb.w	lr, [r1]
    pkts[i][2] = DMXL_DEFAULT_ID;
    pkts[i][3] = 5; // write 2 bytes + 3 byte overhead
    pkts[i][4] = 3; // instruction: "write data"
    if (dmxl_control_mode == DMXL_CM_VELOCITY) {
      pkts[i][5] = 32; // start address: control target (velocity)
 8001c68:	2b01      	cmp	r3, #1
 8001c6a:	bf14      	ite	ne
 8001c6c:	231e      	movne	r3, #30
 8001c6e:	2320      	moveq	r3, #32
    USART_TypeDef *u = g_dmxl_ports[i].uart;
    u->CR1 &= ~USART_CR1_RE; // disable the receiver during transmit
    u->CR1 |=  USART_CR1_TE; // enable the transmitter
    pkts[i][0] = 0xff;
    pkts[i][1] = 0xff;
    pkts[i][2] = DMXL_DEFAULT_ID;
 8001c70:	f881 b001 	strb.w	fp, [r1, #1]
    pkts[i][3] = 5; // write 2 bytes + 3 byte overhead
 8001c74:	f881 9002 	strb.w	r9, [r1, #2]
    pkts[i][4] = 3; // instruction: "write data"
 8001c78:	f881 8003 	strb.w	r8, [r1, #3]
    if (dmxl_control_mode == DMXL_CM_VELOCITY) {
      pkts[i][5] = 32; // start address: control target (velocity)
 8001c7c:	710b      	strb	r3, [r1, #4]
    } else {
      pkts[i][5] = 30; // start address: control target (position)
    }
    pkts[i][6] = targets[i] & 0xff; // LSB of control target
 8001c7e:	f837 3f02 	ldrh.w	r3, [r7, #2]!
 8001c82:	714b      	strb	r3, [r1, #5]
    pkts[i][7] = (targets[i] >> 8) & 0xff; // MSB of control target
 8001c84:	0a1b      	lsrs	r3, r3, #8
 8001c86:	718b      	strb	r3, [r1, #6]
    pkts[i][8] = 0; // checksum
 8001c88:	f881 a007 	strb.w	sl, [r1, #7]
 8001c8c:	1d88      	adds	r0, r1, #6
 8001c8e:	460a      	mov	r2, r1
 8001c90:	2300      	movs	r3, #0
    for (int j = 2; j < 8; j++)
      pkts[i][8] += pkts[i][j];
 8001c92:	f812 4f01 	ldrb.w	r4, [r2, #1]!
 8001c96:	4423      	add	r3, r4
 8001c98:	b2db      	uxtb	r3, r3
      pkts[i][5] = 30; // start address: control target (position)
    }
    pkts[i][6] = targets[i] & 0xff; // LSB of control target
    pkts[i][7] = (targets[i] >> 8) & 0xff; // MSB of control target
    pkts[i][8] = 0; // checksum
    for (int j = 2; j < 8; j++)
 8001c9a:	4282      	cmp	r2, r0
      pkts[i][8] += pkts[i][j];
 8001c9c:	71cb      	strb	r3, [r1, #7]
      pkts[i][5] = 30; // start address: control target (position)
    }
    pkts[i][6] = targets[i] & 0xff; // LSB of control target
    pkts[i][7] = (targets[i] >> 8) & 0xff; // MSB of control target
    pkts[i][8] = 0; // checksum
    for (int j = 2; j < 8; j++)
 8001c9e:	d1f8      	bne.n	8001c92 <dmxl_set_all_control_targets+0x72>
      pkts[i][8] += pkts[i][j];
    pkts[i][8] = ~pkts[i][8]; // invert checksum
 8001ca0:	43db      	mvns	r3, r3

void dmxl_set_all_control_targets(const uint16_t *targets)
{
  // set all control targets simultaneously
  static uint8_t pkts[NUM_DMXL][12];
  for (int i = 0; i < NUM_DMXL; i++)
 8001ca2:	4567      	cmp	r7, ip
    pkts[i][6] = targets[i] & 0xff; // LSB of control target
    pkts[i][7] = (targets[i] >> 8) & 0xff; // MSB of control target
    pkts[i][8] = 0; // checksum
    for (int j = 2; j < 8; j++)
      pkts[i][8] += pkts[i][j];
    pkts[i][8] = ~pkts[i][8]; // invert checksum
 8001ca4:	71cb      	strb	r3, [r1, #7]
 8001ca6:	f106 0618 	add.w	r6, r6, #24
 8001caa:	f101 010c 	add.w	r1, r1, #12

void dmxl_set_all_control_targets(const uint16_t *targets)
{
  // set all control targets simultaneously
  static uint8_t pkts[NUM_DMXL][12];
  for (int i = 0; i < NUM_DMXL; i++)
 8001cae:	d1c9      	bne.n	8001c44 <dmxl_set_all_control_targets+0x24>
 8001cb0:	4c16      	ldr	r4, [pc, #88]	; (8001d0c <dmxl_set_all_control_targets+0xec>)
 8001cb2:	f104 0609 	add.w	r6, r4, #9
    } else {
      pkts[i][5] = 30; // start address: control target (position)
    }
    pkts[i][6] = targets[i] & 0xff; // LSB of control target
    pkts[i][7] = (targets[i] >> 8) & 0xff; // MSB of control target
    pkts[i][8] = 0; // checksum
 8001cb6:	4812      	ldr	r0, [pc, #72]	; (8001d00 <dmxl_set_all_control_targets+0xe0>)
 8001cb8:	2100      	movs	r1, #0
  }
  for (int j = 0; j < 9; j++)
  {
    for (int i = 0; i < NUM_DMXL; i++)
    {
      USART_TypeDef *u = g_dmxl_ports[i].uart;
 8001cba:	68c2      	ldr	r2, [r0, #12]
      while (!(u->SR & USART_SR_TXE)) { } // wait for tx buffer to clear
 8001cbc:	8813      	ldrh	r3, [r2, #0]
 8001cbe:	061f      	lsls	r7, r3, #24
 8001cc0:	d5fc      	bpl.n	8001cbc <dmxl_set_all_control_targets+0x9c>
      u->DR = pkts[i][j];
 8001cc2:	5c63      	ldrb	r3, [r4, r1]
 8001cc4:	8093      	strh	r3, [r2, #4]
 8001cc6:	310c      	adds	r1, #12
      pkts[i][8] += pkts[i][j];
    pkts[i][8] = ~pkts[i][8]; // invert checksum
  }
  for (int j = 0; j < 9; j++)
  {
    for (int i = 0; i < NUM_DMXL; i++)
 8001cc8:	2930      	cmp	r1, #48	; 0x30
 8001cca:	f100 0018 	add.w	r0, r0, #24
 8001cce:	d1f4      	bne.n	8001cba <dmxl_set_all_control_targets+0x9a>
 8001cd0:	3401      	adds	r4, #1
    pkts[i][8] = 0; // checksum
    for (int j = 2; j < 8; j++)
      pkts[i][8] += pkts[i][j];
    pkts[i][8] = ~pkts[i][8]; // invert checksum
  }
  for (int j = 0; j < 9; j++)
 8001cd2:	42b4      	cmp	r4, r6
 8001cd4:	d1ef      	bne.n	8001cb6 <dmxl_set_all_control_targets+0x96>
 8001cd6:	490e      	ldr	r1, [pc, #56]	; (8001d10 <dmxl_set_all_control_targets+0xf0>)
      u->DR = pkts[i][j];
    }
  }
  for (int i = 0; i < NUM_DMXL; i++)
  {
    USART_TypeDef *u = g_dmxl_ports[i].uart;
 8001cd8:	68ea      	ldr	r2, [r5, #12]
    while (!(u->SR & USART_SR_TC)) { } // wait for last TX to finish
 8001cda:	8813      	ldrh	r3, [r2, #0]
 8001cdc:	065b      	lsls	r3, r3, #25
 8001cde:	d5fc      	bpl.n	8001cda <dmxl_set_all_control_targets+0xba>
    u->CR1 &= ~USART_CR1_TE; // disable the transmitter
 8001ce0:	8993      	ldrh	r3, [r2, #12]
 8001ce2:	f023 0308 	bic.w	r3, r3, #8
 8001ce6:	041b      	lsls	r3, r3, #16
 8001ce8:	0c1b      	lsrs	r3, r3, #16
 8001cea:	8193      	strh	r3, [r2, #12]
    u->CR1 |=  USART_CR1_RE; // re-enable the receiver
 8001cec:	8993      	ldrh	r3, [r2, #12]
 8001cee:	3518      	adds	r5, #24
 8001cf0:	b29b      	uxth	r3, r3
 8001cf2:	f043 0304 	orr.w	r3, r3, #4
      USART_TypeDef *u = g_dmxl_ports[i].uart;
      while (!(u->SR & USART_SR_TXE)) { } // wait for tx buffer to clear
      u->DR = pkts[i][j];
    }
  }
  for (int i = 0; i < NUM_DMXL; i++)
 8001cf6:	428d      	cmp	r5, r1
  {
    USART_TypeDef *u = g_dmxl_ports[i].uart;
    while (!(u->SR & USART_SR_TC)) { } // wait for last TX to finish
    u->CR1 &= ~USART_CR1_TE; // disable the transmitter
    u->CR1 |=  USART_CR1_RE; // re-enable the receiver
 8001cf8:	8193      	strh	r3, [r2, #12]
      USART_TypeDef *u = g_dmxl_ports[i].uart;
      while (!(u->SR & USART_SR_TXE)) { } // wait for tx buffer to clear
      u->DR = pkts[i][j];
    }
  }
  for (int i = 0; i < NUM_DMXL; i++)
 8001cfa:	d1ed      	bne.n	8001cd8 <dmxl_set_all_control_targets+0xb8>
    USART_TypeDef *u = g_dmxl_ports[i].uart;
    while (!(u->SR & USART_SR_TC)) { } // wait for last TX to finish
    u->CR1 &= ~USART_CR1_TE; // disable the transmitter
    u->CR1 |=  USART_CR1_RE; // re-enable the receiver
  }
}
 8001cfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001d00:	2000000c 	.word	0x2000000c
 8001d04:	2000f395 	.word	0x2000f395
 8001d08:	2000ffdc 	.word	0x2000ffdc
 8001d0c:	2000f394 	.word	0x2000f394
 8001d10:	2000006c 	.word	0x2000006c

08001d14 <dmxl_poll>:

void dmxl_poll()
{
 8001d14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d16:	4e1f      	ldr	r6, [pc, #124]	; (8001d94 <dmxl_poll+0x80>)
 8001d18:	b083      	sub	sp, #12
  // spin through and poll all their angles, velocities, currents,
  // voltages, temperatures, etc.
  for (uint_fast8_t i = 0; i < NUM_DMXL; i++)
 8001d1a:	2400      	movs	r4, #0
    u->CR1 |=  USART_CR1_RE; // re-enable the receiver
  }
}

void dmxl_poll()
{
 8001d1c:	4635      	mov	r5, r6
  // spin through and poll all their angles, velocities, currents,
  // voltages, temperatures, etc.
  for (uint_fast8_t i = 0; i < NUM_DMXL; i++)
  {
    g_dmxl_ports[i].comms_state = DMXL_CS_POLL_STATE;
 8001d1e:	2702      	movs	r7, #2
    dmxl_read_data(i, DMXL_DEFAULT_ID, 8, 36);
 8001d20:	b2e0      	uxtb	r0, r4
{
  // spin through and poll all their angles, velocities, currents,
  // voltages, temperatures, etc.
  for (uint_fast8_t i = 0; i < NUM_DMXL; i++)
  {
    g_dmxl_ports[i].comms_state = DMXL_CS_POLL_STATE;
 8001d22:	742f      	strb	r7, [r5, #16]
    dmxl_read_data(i, DMXL_DEFAULT_ID, 8, 36);
 8001d24:	2108      	movs	r1, #8

void dmxl_poll()
{
  // spin through and poll all their angles, velocities, currents,
  // voltages, temperatures, etc.
  for (uint_fast8_t i = 0; i < NUM_DMXL; i++)
 8001d26:	3401      	adds	r4, #1
  {
    g_dmxl_ports[i].comms_state = DMXL_CS_POLL_STATE;
    dmxl_read_data(i, DMXL_DEFAULT_ID, 8, 36);
 8001d28:	2224      	movs	r2, #36	; 0x24
 8001d2a:	f7ff fb0f 	bl	800134c <dmxl_read_data.constprop.3>

void dmxl_poll()
{
  // spin through and poll all their angles, velocities, currents,
  // voltages, temperatures, etc.
  for (uint_fast8_t i = 0; i < NUM_DMXL; i++)
 8001d2e:	2c04      	cmp	r4, #4
 8001d30:	f105 0518 	add.w	r5, r5, #24
 8001d34:	d1f4      	bne.n	8001d20 <dmxl_poll+0xc>
  {
    g_dmxl_ports[i].comms_state = DMXL_CS_POLL_STATE;
    dmxl_read_data(i, DMXL_DEFAULT_ID, 8, 36);
  }
  volatile uint32_t t_start = SYSTIME;
 8001d36:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  while (SYSTIME - t_start < 10000)
 8001d3a:	461d      	mov	r5, r3
 8001d3c:	4f16      	ldr	r7, [pc, #88]	; (8001d98 <dmxl_poll+0x84>)
  for (uint_fast8_t i = 0; i < NUM_DMXL; i++)
  {
    g_dmxl_ports[i].comms_state = DMXL_CS_POLL_STATE;
    dmxl_read_data(i, DMXL_DEFAULT_ID, 8, 36);
  }
  volatile uint32_t t_start = SYSTIME;
 8001d3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d40:	9301      	str	r3, [sp, #4]
  while (SYSTIME - t_start < 10000)
 8001d42:	f242 740f 	movw	r4, #9999	; 0x270f
 8001d46:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8001d48:	9a01      	ldr	r2, [sp, #4]
 8001d4a:	1a9b      	subs	r3, r3, r2
 8001d4c:	42a3      	cmp	r3, r4
 8001d4e:	d816      	bhi.n	8001d7e <dmxl_poll+0x6a>
}

void dmxl_process_rings()
{
  for (uint_fast8_t i = 0; i < NUM_DMXL; i++)
    dmxl_process_ring(i);
 8001d50:	2000      	movs	r0, #0
 8001d52:	f7ff fc9d 	bl	8001690 <dmxl_process_ring>
 8001d56:	2001      	movs	r0, #1
 8001d58:	f7ff fc9a 	bl	8001690 <dmxl_process_ring>
 8001d5c:	2002      	movs	r0, #2
 8001d5e:	f7ff fc97 	bl	8001690 <dmxl_process_ring>
 8001d62:	2003      	movs	r0, #3
 8001d64:	f7ff fc94 	bl	8001690 <dmxl_process_ring>
 8001d68:	4b0c      	ldr	r3, [pc, #48]	; (8001d9c <dmxl_poll+0x88>)
 8001d6a:	2201      	movs	r2, #1
  {
    dmxl_process_rings();
    // also spin around the ethernet rings here? probably not.
    int all_done = 1;
    for (uint_fast8_t i = 0; i < NUM_DMXL; i++)
      if (g_dmxl_ports[i].comms_state == DMXL_CS_POLL_STATE)
 8001d6c:	7c19      	ldrb	r1, [r3, #16]
 8001d6e:	3318      	adds	r3, #24
        all_done = 0;
 8001d70:	2902      	cmp	r1, #2
 8001d72:	bf08      	it	eq
 8001d74:	2200      	moveq	r2, #0
  while (SYSTIME - t_start < 10000)
  {
    dmxl_process_rings();
    // also spin around the ethernet rings here? probably not.
    int all_done = 1;
    for (uint_fast8_t i = 0; i < NUM_DMXL; i++)
 8001d76:	42bb      	cmp	r3, r7
 8001d78:	d1f8      	bne.n	8001d6c <dmxl_poll+0x58>
      if (g_dmxl_ports[i].comms_state == DMXL_CS_POLL_STATE)
        all_done = 0;
    if (all_done)
 8001d7a:	2a00      	cmp	r2, #0
 8001d7c:	d0e3      	beq.n	8001d46 <dmxl_poll+0x32>
      break;
  }
  // set the comms state to "idle" even if we didn't hear back from it by now
  for (uint_fast8_t i = 0; i < NUM_DMXL; i++)
    g_dmxl_ports[i].comms_state = DMXL_CS_IDLE;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	7433      	strb	r3, [r6, #16]
 8001d82:	f886 3028 	strb.w	r3, [r6, #40]	; 0x28
 8001d86:	f886 3040 	strb.w	r3, [r6, #64]	; 0x40
 8001d8a:	f886 3058 	strb.w	r3, [r6, #88]	; 0x58
}
 8001d8e:	b003      	add	sp, #12
 8001d90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d92:	bf00      	nop
 8001d94:	2000000c 	.word	0x2000000c
 8001d98:	2000006c 	.word	0x2000006c
 8001d9c:	2000000c 	.word	0x2000000c

08001da0 <dmxl_poll_nonblocking_tick>:

void dmxl_poll_nonblocking_tick(const uint8_t dmxl_port)
{
  if (dmxl_port >= NUM_DMXL)
 8001da0:	2803      	cmp	r0, #3
  for (uint_fast8_t i = 0; i < NUM_DMXL; i++)
    g_dmxl_ports[i].comms_state = DMXL_CS_IDLE;
}

void dmxl_poll_nonblocking_tick(const uint8_t dmxl_port)
{
 8001da2:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001da6:	4603      	mov	r3, r0
  if (dmxl_port >= NUM_DMXL)
 8001da8:	d81e      	bhi.n	8001de8 <dmxl_poll_nonblocking_tick+0x48>
    return; // let's not corrupt memory.
  dmxl_async_poll_state_t *ps = &dmxl_poll_states[dmxl_port]; // save typing
  dmxl_port_t *dp = &g_dmxl_ports[dmxl_port];
  USART_TypeDef *u = dp->uart;
 8001daa:	4a5b      	ldr	r2, [pc, #364]	; (8001f18 <dmxl_poll_nonblocking_tick+0x178>)
  static uint8_t dmxl_txbuf[NUM_DMXL][256];
  static uint8_t dmxl_txbuf_readpos[NUM_DMXL] = {0};
  static uint32_t dmxl_rx_start_time[NUM_DMXL] = {0};
  switch (*ps)
 8001dac:	4d5b      	ldr	r5, [pc, #364]	; (8001f1c <dmxl_poll_nonblocking_tick+0x17c>)
{
  if (dmxl_port >= NUM_DMXL)
    return; // let's not corrupt memory.
  dmxl_async_poll_state_t *ps = &dmxl_poll_states[dmxl_port]; // save typing
  dmxl_port_t *dp = &g_dmxl_ports[dmxl_port];
  USART_TypeDef *u = dp->uart;
 8001dae:	eb00 0440 	add.w	r4, r0, r0, lsl #1
 8001db2:	eb02 04c4 	add.w	r4, r2, r4, lsl #3
  static uint8_t dmxl_txbuf[NUM_DMXL][256];
  static uint8_t dmxl_txbuf_readpos[NUM_DMXL] = {0};
  static uint32_t dmxl_rx_start_time[NUM_DMXL] = {0};
  switch (*ps)
 8001db6:	f855 2020 	ldr.w	r2, [r5, r0, lsl #2]
{
  if (dmxl_port >= NUM_DMXL)
    return; // let's not corrupt memory.
  dmxl_async_poll_state_t *ps = &dmxl_poll_states[dmxl_port]; // save typing
  dmxl_port_t *dp = &g_dmxl_ports[dmxl_port];
  USART_TypeDef *u = dp->uart;
 8001dba:	68e1      	ldr	r1, [r4, #12]
  static uint8_t dmxl_txbuf[NUM_DMXL][256];
  static uint8_t dmxl_txbuf_readpos[NUM_DMXL] = {0};
  static uint32_t dmxl_rx_start_time[NUM_DMXL] = {0};
  switch (*ps)
 8001dbc:	2a01      	cmp	r2, #1
 8001dbe:	d015      	beq.n	8001dec <dmxl_poll_nonblocking_tick+0x4c>
 8001dc0:	d351      	bcc.n	8001e66 <dmxl_poll_nonblocking_tick+0xc6>
 8001dc2:	2a02      	cmp	r2, #2
 8001dc4:	d034      	beq.n	8001e30 <dmxl_poll_nonblocking_tick+0x90>
 8001dc6:	3201      	adds	r2, #1
 8001dc8:	d10a      	bne.n	8001de0 <dmxl_poll_nonblocking_tick+0x40>
  {
    case DPS_DONE: // poll start
      dmxl_rx_start_time[dmxl_port] = SYSTIME;
 8001dca:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001dce:	4a54      	ldr	r2, [pc, #336]	; (8001f20 <dmxl_poll_nonblocking_tick+0x180>)
 8001dd0:	6a49      	ldr	r1, [r1, #36]	; 0x24
 8001dd2:	f842 1020 	str.w	r1, [r2, r0, lsl #2]
      *ps = DPS_WAIT; // give any outbound command some time to be processed
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	f845 2020 	str.w	r2, [r5, r0, lsl #2]
      break;
 8001ddc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        *ps = DPS_DONE; // hooray, we received a full state message
      if (SYSTIME - dmxl_rx_start_time[dmxl_port] > 10000) // wait at most 10ms
        *ps = DPS_DONE; // time to give up. gotta know when to fold em
      break;
    default:
      *ps = DPS_DONE; // shouldn't get here
 8001de0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001de4:	f845 2020 	str.w	r2, [r5, r0, lsl #2]
 8001de8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        dmxl_txbuf_readpos[dmxl_port] = 0;
        *ps = DPS_POLL_TX;
      }
      break;
    case DPS_POLL_TX:
      if (u->SR & USART_SR_TXE) // is there room in the TX buffer ?
 8001dec:	880a      	ldrh	r2, [r1, #0]
 8001dee:	0610      	lsls	r0, r2, #24
 8001df0:	d5fa      	bpl.n	8001de8 <dmxl_poll_nonblocking_tick+0x48>
      {
        if (dmxl_txbuf_readpos[dmxl_port] < 7)
 8001df2:	484c      	ldr	r0, [pc, #304]	; (8001f24 <dmxl_poll_nonblocking_tick+0x184>)
 8001df4:	5cc2      	ldrb	r2, [r0, r3]
 8001df6:	2a06      	cmp	r2, #6
 8001df8:	f240 8084 	bls.w	8001f04 <dmxl_poll_nonblocking_tick+0x164>
        {
          dmxl_txbuf_readpos[dmxl_port]++;
          u->DR = dmxl_txbuf[dmxl_port][dmxl_txbuf_readpos[dmxl_port]];
        }
        else if (u->SR & USART_SR_TC) // last byte must fully complete
 8001dfc:	880a      	ldrh	r2, [r1, #0]
 8001dfe:	0652      	lsls	r2, r2, #25
 8001e00:	d5f2      	bpl.n	8001de8 <dmxl_poll_nonblocking_tick+0x48>
        {
          u->CR1 &= ~USART_CR1_TE; // disable the transmitter
 8001e02:	898a      	ldrh	r2, [r1, #12]
          u->CR1 |=  USART_CR1_RE; // re-enable the transmitter
          dmxl_rx_start_time[dmxl_port] = SYSTIME;
 8001e04:	4846      	ldr	r0, [pc, #280]	; (8001f20 <dmxl_poll_nonblocking_tick+0x180>)
          dmxl_txbuf_readpos[dmxl_port]++;
          u->DR = dmxl_txbuf[dmxl_port][dmxl_txbuf_readpos[dmxl_port]];
        }
        else if (u->SR & USART_SR_TC) // last byte must fully complete
        {
          u->CR1 &= ~USART_CR1_TE; // disable the transmitter
 8001e06:	f022 0208 	bic.w	r2, r2, #8
 8001e0a:	0412      	lsls	r2, r2, #16
 8001e0c:	0c12      	lsrs	r2, r2, #16
 8001e0e:	818a      	strh	r2, [r1, #12]
          u->CR1 |=  USART_CR1_RE; // re-enable the transmitter
 8001e10:	898a      	ldrh	r2, [r1, #12]
 8001e12:	b292      	uxth	r2, r2
 8001e14:	f042 0204 	orr.w	r2, r2, #4
          dmxl_rx_start_time[dmxl_port] = SYSTIME;
 8001e18:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
          u->DR = dmxl_txbuf[dmxl_port][dmxl_txbuf_readpos[dmxl_port]];
        }
        else if (u->SR & USART_SR_TC) // last byte must fully complete
        {
          u->CR1 &= ~USART_CR1_TE; // disable the transmitter
          u->CR1 |=  USART_CR1_RE; // re-enable the transmitter
 8001e1c:	818a      	strh	r2, [r1, #12]
          dmxl_rx_start_time[dmxl_port] = SYSTIME;
 8001e1e:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8001e20:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
          g_dmxl_ports[dmxl_port].comms_state = DMXL_CS_POLL_STATE;
 8001e24:	2202      	movs	r2, #2
 8001e26:	7422      	strb	r2, [r4, #16]
          *ps = DPS_POLL_RX;
 8001e28:	f845 2023 	str.w	r2, [r5, r3, lsl #2]
 8001e2c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001e30:	4606      	mov	r6, r0
        }
      }
      break;
    case DPS_POLL_RX:
      dmxl_process_ring(dmxl_port);
 8001e32:	f7ff fc2d 	bl	8001690 <dmxl_process_ring>
      if (g_dmxl_ports[dmxl_port].comms_state != DMXL_CS_POLL_STATE)
 8001e36:	7c23      	ldrb	r3, [r4, #16]
 8001e38:	2b02      	cmp	r3, #2
        *ps = DPS_DONE; // hooray, we received a full state message
 8001e3a:	bf1c      	itt	ne
 8001e3c:	f04f 33ff 	movne.w	r3, #4294967295	; 0xffffffff
 8001e40:	f845 3026 	strne.w	r3, [r5, r6, lsl #2]
      if (SYSTIME - dmxl_rx_start_time[dmxl_port] > 10000) // wait at most 10ms
 8001e44:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001e48:	4b35      	ldr	r3, [pc, #212]	; (8001f20 <dmxl_poll_nonblocking_tick+0x180>)
 8001e4a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001e4c:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 8001e50:	f242 7310 	movw	r3, #10000	; 0x2710
 8001e54:	1a52      	subs	r2, r2, r1
 8001e56:	429a      	cmp	r2, r3
 8001e58:	d9c6      	bls.n	8001de8 <dmxl_poll_nonblocking_tick+0x48>
        *ps = DPS_DONE; // time to give up. gotta know when to fold em
 8001e5a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001e5e:	f845 3026 	str.w	r3, [r5, r6, lsl #2]
 8001e62:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    case DPS_DONE: // poll start
      dmxl_rx_start_time[dmxl_port] = SYSTIME;
      *ps = DPS_WAIT; // give any outbound command some time to be processed
      break;
    case DPS_WAIT:
      if (SYSTIME - dmxl_rx_start_time[dmxl_port] > 5000)
 8001e66:	482e      	ldr	r0, [pc, #184]	; (8001f20 <dmxl_poll_nonblocking_tick+0x180>)
 8001e68:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001e6c:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
 8001e70:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001e72:	f241 3088 	movw	r0, #5000	; 0x1388
 8001e76:	1b12      	subs	r2, r2, r4
 8001e78:	4282      	cmp	r2, r0
 8001e7a:	d9b5      	bls.n	8001de8 <dmxl_poll_nonblocking_tick+0x48>
      {
        u->CR1 &= ~USART_CR1_RE; // disable the receiver during transmit
 8001e7c:	898a      	ldrh	r2, [r1, #12]
        u->CR1 |=  USART_CR1_TE; // enable the transmitter
        dmxl_txbuf[dmxl_port][0] = 0xff; // header
 8001e7e:	f8df e0a8 	ldr.w	lr, [pc, #168]	; 8001f28 <dmxl_poll_nonblocking_tick+0x188>
      *ps = DPS_WAIT; // give any outbound command some time to be processed
      break;
    case DPS_WAIT:
      if (SYSTIME - dmxl_rx_start_time[dmxl_port] > 5000)
      {
        u->CR1 &= ~USART_CR1_RE; // disable the receiver during transmit
 8001e82:	f022 0204 	bic.w	r2, r2, #4
 8001e86:	0412      	lsls	r2, r2, #16
 8001e88:	0c12      	lsrs	r2, r2, #16
 8001e8a:	818a      	strh	r2, [r1, #12]
        u->CR1 |=  USART_CR1_TE; // enable the transmitter
 8001e8c:	898e      	ldrh	r6, [r1, #12]
        dmxl_txbuf[dmxl_port][0] = 0xff; // header
 8001e8e:	021f      	lsls	r7, r3, #8
      break;
    case DPS_WAIT:
      if (SYSTIME - dmxl_rx_start_time[dmxl_port] > 5000)
      {
        u->CR1 &= ~USART_CR1_RE; // disable the receiver during transmit
        u->CR1 |=  USART_CR1_TE; // enable the transmitter
 8001e90:	b2b6      	uxth	r6, r6
        dmxl_txbuf[dmxl_port][0] = 0xff; // header
 8001e92:	eb0e 0207 	add.w	r2, lr, r7
      break;
    case DPS_WAIT:
      if (SYSTIME - dmxl_rx_start_time[dmxl_port] > 5000)
      {
        u->CR1 &= ~USART_CR1_RE; // disable the receiver during transmit
        u->CR1 |=  USART_CR1_TE; // enable the transmitter
 8001e96:	f046 0608 	orr.w	r6, r6, #8
        dmxl_txbuf[dmxl_port][0] = 0xff; // header
        dmxl_txbuf[dmxl_port][1] = 0xff; // more header
        dmxl_txbuf[dmxl_port][2] = DMXL_DEFAULT_ID;
 8001e9a:	f04f 0b01 	mov.w	fp, #1
      break;
    case DPS_WAIT:
      if (SYSTIME - dmxl_rx_start_time[dmxl_port] > 5000)
      {
        u->CR1 &= ~USART_CR1_RE; // disable the receiver during transmit
        u->CR1 |=  USART_CR1_TE; // enable the transmitter
 8001e9e:	818e      	strh	r6, [r1, #12]
        dmxl_txbuf[dmxl_port][0] = 0xff; // header
 8001ea0:	24ff      	movs	r4, #255	; 0xff
        dmxl_txbuf[dmxl_port][1] = 0xff; // more header
        dmxl_txbuf[dmxl_port][2] = DMXL_DEFAULT_ID;
        dmxl_txbuf[dmxl_port][3] = 4;  // packet length = 4
 8001ea2:	f04f 0a04 	mov.w	sl, #4
        dmxl_txbuf[dmxl_port][4] = 2;  // instruction: "read data"
 8001ea6:	f04f 0902 	mov.w	r9, #2
        dmxl_txbuf[dmxl_port][5] = 36; // start address
 8001eaa:	f04f 0824 	mov.w	r8, #36	; 0x24
        dmxl_txbuf[dmxl_port][6] = 8;  // number of bytes to read
 8001eae:	f04f 0c08 	mov.w	ip, #8
 8001eb2:	eb07 000b 	add.w	r0, r7, fp
 8001eb6:	1dbe      	adds	r6, r7, #6
    case DPS_WAIT:
      if (SYSTIME - dmxl_rx_start_time[dmxl_port] > 5000)
      {
        u->CR1 &= ~USART_CR1_RE; // disable the receiver during transmit
        u->CR1 |=  USART_CR1_TE; // enable the transmitter
        dmxl_txbuf[dmxl_port][0] = 0xff; // header
 8001eb8:	f80e 4007 	strb.w	r4, [lr, r7]
 8001ebc:	4470      	add	r0, lr
        dmxl_txbuf[dmxl_port][1] = 0xff; // more header
 8001ebe:	7054      	strb	r4, [r2, #1]
        dmxl_txbuf[dmxl_port][2] = DMXL_DEFAULT_ID;
 8001ec0:	f882 b002 	strb.w	fp, [r2, #2]
        dmxl_txbuf[dmxl_port][3] = 4;  // packet length = 4
 8001ec4:	f882 a003 	strb.w	sl, [r2, #3]
        dmxl_txbuf[dmxl_port][4] = 2;  // instruction: "read data"
 8001ec8:	f882 9004 	strb.w	r9, [r2, #4]
        dmxl_txbuf[dmxl_port][5] = 36; // start address
 8001ecc:	f882 8005 	strb.w	r8, [r2, #5]
        dmxl_txbuf[dmxl_port][6] = 8;  // number of bytes to read
 8001ed0:	f882 c006 	strb.w	ip, [r2, #6]
 8001ed4:	4476      	add	r6, lr
        uint8_t csum = 0;
 8001ed6:	2200      	movs	r2, #0
        for (int i = 2; i < 7; i++)
          csum += dmxl_txbuf[dmxl_port][i];
 8001ed8:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 8001edc:	4422      	add	r2, r4
        dmxl_txbuf[dmxl_port][3] = 4;  // packet length = 4
        dmxl_txbuf[dmxl_port][4] = 2;  // instruction: "read data"
        dmxl_txbuf[dmxl_port][5] = 36; // start address
        dmxl_txbuf[dmxl_port][6] = 8;  // number of bytes to read
        uint8_t csum = 0;
        for (int i = 2; i < 7; i++)
 8001ede:	42b0      	cmp	r0, r6
          csum += dmxl_txbuf[dmxl_port][i];
 8001ee0:	b2d2      	uxtb	r2, r2
        dmxl_txbuf[dmxl_port][3] = 4;  // packet length = 4
        dmxl_txbuf[dmxl_port][4] = 2;  // instruction: "read data"
        dmxl_txbuf[dmxl_port][5] = 36; // start address
        dmxl_txbuf[dmxl_port][6] = 8;  // number of bytes to read
        uint8_t csum = 0;
        for (int i = 2; i < 7; i++)
 8001ee2:	d1f9      	bne.n	8001ed8 <dmxl_poll_nonblocking_tick+0x138>
          csum += dmxl_txbuf[dmxl_port][i];
        dmxl_txbuf[dmxl_port][7] = ~csum;
 8001ee4:	eb0e 0007 	add.w	r0, lr, r7
 8001ee8:	43d2      	mvns	r2, r2
 8001eea:	71c2      	strb	r2, [r0, #7]
        u->DR; // read any garbage on the RX register
        u->DR = dmxl_txbuf[dmxl_port][0]; // kick it off
 8001eec:	f81e 2007 	ldrb.w	r2, [lr, r7]
        dmxl_txbuf_readpos[dmxl_port] = 0;
 8001ef0:	480c      	ldr	r0, [pc, #48]	; (8001f24 <dmxl_poll_nonblocking_tick+0x184>)
        dmxl_txbuf[dmxl_port][6] = 8;  // number of bytes to read
        uint8_t csum = 0;
        for (int i = 2; i < 7; i++)
          csum += dmxl_txbuf[dmxl_port][i];
        dmxl_txbuf[dmxl_port][7] = ~csum;
        u->DR; // read any garbage on the RX register
 8001ef2:	888c      	ldrh	r4, [r1, #4]
        u->DR = dmxl_txbuf[dmxl_port][0]; // kick it off
 8001ef4:	808a      	strh	r2, [r1, #4]
        dmxl_txbuf_readpos[dmxl_port] = 0;
 8001ef6:	2100      	movs	r1, #0
 8001ef8:	54c1      	strb	r1, [r0, r3]
        *ps = DPS_POLL_TX;
 8001efa:	2201      	movs	r2, #1
 8001efc:	f845 2023 	str.w	r2, [r5, r3, lsl #2]
 8001f00:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    case DPS_POLL_TX:
      if (u->SR & USART_SR_TXE) // is there room in the TX buffer ?
      {
        if (dmxl_txbuf_readpos[dmxl_port] < 7)
        {
          dmxl_txbuf_readpos[dmxl_port]++;
 8001f04:	3201      	adds	r2, #1
 8001f06:	b2d2      	uxtb	r2, r2
          u->DR = dmxl_txbuf[dmxl_port][dmxl_txbuf_readpos[dmxl_port]];
 8001f08:	eb02 2403 	add.w	r4, r2, r3, lsl #8
 8001f0c:	4d06      	ldr	r5, [pc, #24]	; (8001f28 <dmxl_poll_nonblocking_tick+0x188>)
    case DPS_POLL_TX:
      if (u->SR & USART_SR_TXE) // is there room in the TX buffer ?
      {
        if (dmxl_txbuf_readpos[dmxl_port] < 7)
        {
          dmxl_txbuf_readpos[dmxl_port]++;
 8001f0e:	54c2      	strb	r2, [r0, r3]
          u->DR = dmxl_txbuf[dmxl_port][dmxl_txbuf_readpos[dmxl_port]];
 8001f10:	5d2b      	ldrb	r3, [r5, r4]
 8001f12:	808b      	strh	r3, [r1, #4]
 8001f14:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001f18:	2000000c 	.word	0x2000000c
 8001f1c:	2000006c 	.word	0x2000006c
 8001f20:	2000ffe0 	.word	0x2000ffe0
 8001f24:	2000f3d0 	.word	0x2000f3d0
 8001f28:	2000f7dc 	.word	0x2000f7dc

08001f2c <dmxl_all_available>:
      break;
  }
}

bool dmxl_all_available()
{
 8001f2c:	4b06      	ldr	r3, [pc, #24]	; (8001f48 <dmxl_all_available+0x1c>)
 8001f2e:	f103 0110 	add.w	r1, r3, #16
  for (int i = 0; i < NUM_DMXL; i++)
    if (dmxl_poll_states[i] != DPS_DONE)
 8001f32:	f853 2b04 	ldr.w	r2, [r3], #4
 8001f36:	3201      	adds	r2, #1
 8001f38:	d103      	bne.n	8001f42 <dmxl_all_available+0x16>
  }
}

bool dmxl_all_available()
{
  for (int i = 0; i < NUM_DMXL; i++)
 8001f3a:	428b      	cmp	r3, r1
 8001f3c:	d1f9      	bne.n	8001f32 <dmxl_all_available+0x6>
    if (dmxl_poll_states[i] != DPS_DONE)
      return false;
  return true;
 8001f3e:	2001      	movs	r0, #1
 8001f40:	4770      	bx	lr

bool dmxl_all_available()
{
  for (int i = 0; i < NUM_DMXL; i++)
    if (dmxl_poll_states[i] != DPS_DONE)
      return false;
 8001f42:	2000      	movs	r0, #0
  return true;
}
 8001f44:	4770      	bx	lr
 8001f46:	bf00      	nop
 8001f48:	2000006c 	.word	0x2000006c

08001f4c <fan_init>:

#define PORTD_FAN_EN 15

void fan_init()
{
  RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN;
 8001f4c:	4905      	ldr	r1, [pc, #20]	; (8001f64 <fan_init+0x18>)
  GPIOD->MODER |= 1 << (PORTD_FAN_EN * 2); // set as output pin
 8001f4e:	4a06      	ldr	r2, [pc, #24]	; (8001f68 <fan_init+0x1c>)

#define PORTD_FAN_EN 15

void fan_init()
{
  RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN;
 8001f50:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8001f52:	f043 0308 	orr.w	r3, r3, #8
 8001f56:	630b      	str	r3, [r1, #48]	; 0x30
  GPIOD->MODER |= 1 << (PORTD_FAN_EN * 2); // set as output pin
 8001f58:	6813      	ldr	r3, [r2, #0]
 8001f5a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001f5e:	6013      	str	r3, [r2, #0]
 8001f60:	4770      	bx	lr
 8001f62:	bf00      	nop
 8001f64:	40023800 	.word	0x40023800
 8001f68:	40020c00 	.word	0x40020c00

08001f6c <fan_on>:
}

void fan_on()
{
  GPIOD->BSRRL |= 1 << PORTD_FAN_EN;
 8001f6c:	4a04      	ldr	r2, [pc, #16]	; (8001f80 <fan_on+0x14>)
 8001f6e:	8b13      	ldrh	r3, [r2, #24]
 8001f70:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001f74:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001f78:	b29b      	uxth	r3, r3
 8001f7a:	8313      	strh	r3, [r2, #24]
 8001f7c:	4770      	bx	lr
 8001f7e:	bf00      	nop
 8001f80:	40020c00 	.word	0x40020c00

08001f84 <fan_off>:
}

void fan_off()
{
  GPIOD->BSRRH |= 1 << PORTD_FAN_EN;
 8001f84:	4a04      	ldr	r2, [pc, #16]	; (8001f98 <fan_off+0x14>)
 8001f86:	8b53      	ldrh	r3, [r2, #26]
 8001f88:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001f8c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001f90:	b29b      	uxth	r3, r3
 8001f92:	8353      	strh	r3, [r2, #26]
 8001f94:	4770      	bx	lr
 8001f96:	bf00      	nop
 8001f98:	40020c00 	.word	0x40020c00

08001f9c <tactile_bridge_spi_txrx.part.0>:
  const uint8_t reg_val = rxd[2];
  //printf("spi reg 0x%02x = 0x%02x\r\n", reg_idx, reg_val);
  return reg_val;
}

static void tactile_bridge_spi_txrx(const uint8_t bridge_idx,
 8001f9c:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (bridge_idx > 1)
    return;
  SPI_TypeDef *spi;
  GPIO_TypeDef *cs_gpio;
  uint32_t cs_pin_mask;
  if (bridge_idx == 0)
 8001f9e:	4d2e      	ldr	r5, [pc, #184]	; (8002058 <tactile_bridge_spi_txrx.part.0+0xbc>)
 8001fa0:	4c2e      	ldr	r4, [pc, #184]	; (800205c <tactile_bridge_spi_txrx.part.0+0xc0>)
 8001fa2:	f8df e0c0 	ldr.w	lr, [pc, #192]	; 8002064 <tactile_bridge_spi_txrx.part.0+0xc8>
 8001fa6:	4f2e      	ldr	r7, [pc, #184]	; (8002060 <tactile_bridge_spi_txrx.part.0+0xc4>)
 8001fa8:	2800      	cmp	r0, #0
 8001faa:	bf08      	it	eq
 8001fac:	462c      	moveq	r4, r5
  const uint8_t reg_val = rxd[2];
  //printf("spi reg 0x%02x = 0x%02x\r\n", reg_idx, reg_val);
  return reg_val;
}

static void tactile_bridge_spi_txrx(const uint8_t bridge_idx,
 8001fae:	b085      	sub	sp, #20
    cs_gpio = GPIOB;
    cs_pin_mask = 1 << PORTB_BRIDGE1_CS;
  }
  // assert CS
  cs_gpio->BSRRH = cs_pin_mask;
  for (volatile int i = 0; i < 10; i++) { } // la di dah...
 8001fb0:	f04f 0000 	mov.w	r0, #0
  if (bridge_idx > 1)
    return;
  SPI_TypeDef *spi;
  GPIO_TypeDef *cs_gpio;
  uint32_t cs_pin_mask;
  if (bridge_idx == 0)
 8001fb4:	bf0c      	ite	eq
 8001fb6:	2510      	moveq	r5, #16
 8001fb8:	f44f 7500 	movne.w	r5, #512	; 0x200
    spi = SPI2;
    cs_gpio = GPIOB;
    cs_pin_mask = 1 << PORTB_BRIDGE1_CS;
  }
  // assert CS
  cs_gpio->BSRRH = cs_pin_mask;
 8001fbc:	8365      	strh	r5, [r4, #26]
  for (volatile int i = 0; i < 10; i++) { } // la di dah...
 8001fbe:	9000      	str	r0, [sp, #0]
 8001fc0:	9e00      	ldr	r6, [sp, #0]
  if (bridge_idx > 1)
    return;
  SPI_TypeDef *spi;
  GPIO_TypeDef *cs_gpio;
  uint32_t cs_pin_mask;
  if (bridge_idx == 0)
 8001fc2:	bf0c      	ite	eq
 8001fc4:	4670      	moveq	r0, lr
 8001fc6:	4638      	movne	r0, r7
    cs_gpio = GPIOB;
    cs_pin_mask = 1 << PORTB_BRIDGE1_CS;
  }
  // assert CS
  cs_gpio->BSRRH = cs_pin_mask;
  for (volatile int i = 0; i < 10; i++) { } // la di dah...
 8001fc8:	2e09      	cmp	r6, #9
 8001fca:	dc05      	bgt.n	8001fd8 <tactile_bridge_spi_txrx.part.0+0x3c>
 8001fcc:	9e00      	ldr	r6, [sp, #0]
 8001fce:	3601      	adds	r6, #1
 8001fd0:	9600      	str	r6, [sp, #0]
 8001fd2:	9e00      	ldr	r6, [sp, #0]
 8001fd4:	2e09      	cmp	r6, #9
 8001fd6:	ddf9      	ble.n	8001fcc <tactile_bridge_spi_txrx.part.0+0x30>
  spi->DR; // clear rx buffer
 8001fd8:	8986      	ldrh	r6, [r0, #12]
  for (uint8_t i = 0; i < txrx_len; i++)
 8001fda:	b321      	cbz	r1, 8002026 <tactile_bridge_spi_txrx.part.0+0x8a>
 8001fdc:	1e4f      	subs	r7, r1, #1
 8001fde:	fa52 f787 	uxtab	r7, r2, r7
 8001fe2:	1e51      	subs	r1, r2, #1
 8001fe4:	461e      	mov	r6, r3
    while (spi->SR & SPI_SR_BSY) { }
    if (rxd)
      rxd[i] = spi->DR;
    else
      spi->DR;
    for (volatile int i = 0; i < 150; i++) { } // wait between SPI bytes
 8001fe6:	f04f 0e00 	mov.w	lr, #0
  cs_gpio->BSRRH = cs_pin_mask;
  for (volatile int i = 0; i < 10; i++) { } // la di dah...
  spi->DR; // clear rx buffer
  for (uint8_t i = 0; i < txrx_len; i++)
  {
    spi->DR = txd[i]; // read internal register command
 8001fea:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8001fee:	8182      	strh	r2, [r0, #12]
    while (!(spi->SR & SPI_SR_TXE)) { } // wait for buffer room
 8001ff0:	8902      	ldrh	r2, [r0, #8]
 8001ff2:	0792      	lsls	r2, r2, #30
 8001ff4:	d5fc      	bpl.n	8001ff0 <tactile_bridge_spi_txrx.part.0+0x54>
    while (!(spi->SR & SPI_SR_RXNE)) { }
 8001ff6:	8902      	ldrh	r2, [r0, #8]
 8001ff8:	07d2      	lsls	r2, r2, #31
 8001ffa:	d5fc      	bpl.n	8001ff6 <tactile_bridge_spi_txrx.part.0+0x5a>
    while (spi->SR & SPI_SR_BSY) { }
 8001ffc:	8902      	ldrh	r2, [r0, #8]
 8001ffe:	0612      	lsls	r2, r2, #24
 8002000:	d4fc      	bmi.n	8001ffc <tactile_bridge_spi_txrx.part.0+0x60>
    if (rxd)
      rxd[i] = spi->DR;
 8002002:	8982      	ldrh	r2, [r0, #12]
  {
    spi->DR = txd[i]; // read internal register command
    while (!(spi->SR & SPI_SR_TXE)) { } // wait for buffer room
    while (!(spi->SR & SPI_SR_RXNE)) { }
    while (spi->SR & SPI_SR_BSY) { }
    if (rxd)
 8002004:	b103      	cbz	r3, 8002008 <tactile_bridge_spi_txrx.part.0+0x6c>
      rxd[i] = spi->DR;
 8002006:	7032      	strb	r2, [r6, #0]
    else
      spi->DR;
    for (volatile int i = 0; i < 150; i++) { } // wait between SPI bytes
 8002008:	f8cd e004 	str.w	lr, [sp, #4]
 800200c:	9a01      	ldr	r2, [sp, #4]
 800200e:	2a95      	cmp	r2, #149	; 0x95
 8002010:	dc05      	bgt.n	800201e <tactile_bridge_spi_txrx.part.0+0x82>
 8002012:	9a01      	ldr	r2, [sp, #4]
 8002014:	3201      	adds	r2, #1
 8002016:	9201      	str	r2, [sp, #4]
 8002018:	9a01      	ldr	r2, [sp, #4]
 800201a:	2a95      	cmp	r2, #149	; 0x95
 800201c:	ddf9      	ble.n	8002012 <tactile_bridge_spi_txrx.part.0+0x76>
  }
  // assert CS
  cs_gpio->BSRRH = cs_pin_mask;
  for (volatile int i = 0; i < 10; i++) { } // la di dah...
  spi->DR; // clear rx buffer
  for (uint8_t i = 0; i < txrx_len; i++)
 800201e:	42b9      	cmp	r1, r7
 8002020:	f106 0601 	add.w	r6, r6, #1
 8002024:	d1e1      	bne.n	8001fea <tactile_bridge_spi_txrx.part.0+0x4e>
      rxd[i] = spi->DR;
    else
      spi->DR;
    for (volatile int i = 0; i < 150; i++) { } // wait between SPI bytes
  }
  for (volatile int i = 0; i < 10; i++) { } // la di dah...
 8002026:	2300      	movs	r3, #0
 8002028:	9302      	str	r3, [sp, #8]
 800202a:	9b02      	ldr	r3, [sp, #8]
 800202c:	2b09      	cmp	r3, #9
 800202e:	dc05      	bgt.n	800203c <tactile_bridge_spi_txrx.part.0+0xa0>
 8002030:	9b02      	ldr	r3, [sp, #8]
 8002032:	3301      	adds	r3, #1
 8002034:	9302      	str	r3, [sp, #8]
 8002036:	9b02      	ldr	r3, [sp, #8]
 8002038:	2b09      	cmp	r3, #9
 800203a:	ddf9      	ble.n	8002030 <tactile_bridge_spi_txrx.part.0+0x94>
  cs_gpio->BSRRL = cs_pin_mask;
  for (volatile int i = 0; i < 10; i++) { } // la di dah...
 800203c:	2300      	movs	r3, #0
    else
      spi->DR;
    for (volatile int i = 0; i < 150; i++) { } // wait between SPI bytes
  }
  for (volatile int i = 0; i < 10; i++) { } // la di dah...
  cs_gpio->BSRRL = cs_pin_mask;
 800203e:	8325      	strh	r5, [r4, #24]
  for (volatile int i = 0; i < 10; i++) { } // la di dah...
 8002040:	9303      	str	r3, [sp, #12]
 8002042:	9b03      	ldr	r3, [sp, #12]
 8002044:	2b09      	cmp	r3, #9
 8002046:	dc05      	bgt.n	8002054 <tactile_bridge_spi_txrx.part.0+0xb8>
 8002048:	9b03      	ldr	r3, [sp, #12]
 800204a:	3301      	adds	r3, #1
 800204c:	9303      	str	r3, [sp, #12]
 800204e:	9b03      	ldr	r3, [sp, #12]
 8002050:	2b09      	cmp	r3, #9
 8002052:	ddf9      	ble.n	8002048 <tactile_bridge_spi_txrx.part.0+0xac>
}
 8002054:	b005      	add	sp, #20
 8002056:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002058:	40020000 	.word	0x40020000
 800205c:	40020400 	.word	0x40020400
 8002060:	40003800 	.word	0x40003800
 8002064:	40013000 	.word	0x40013000

08002068 <tactile_bridge_read_reg>:
  tactile_bridge_spi_txrx(bridge_idx, 3, txd, NULL);
}

static uint8_t tactile_bridge_read_reg(const uint8_t bridge_idx,
                                       const uint8_t reg_idx)
{
 8002068:	b500      	push	{lr}
 800206a:	b083      	sub	sp, #12
  uint8_t rxd[3] = {0};
 800206c:	2300      	movs	r3, #0
  uint8_t txd[3] = {0x21, reg_idx, 0};
 800206e:	2221      	movs	r2, #33	; 0x21
static void tactile_bridge_spi_txrx(const uint8_t bridge_idx,
                                    const uint8_t txrx_len,
                                    const uint8_t *txd,
                                    uint8_t *rxd)
{
  if (bridge_idx > 1)
 8002070:	2801      	cmp	r0, #1

static uint8_t tactile_bridge_read_reg(const uint8_t bridge_idx,
                                       const uint8_t reg_idx)
{
  uint8_t rxd[3] = {0};
  uint8_t txd[3] = {0x21, reg_idx, 0};
 8002072:	f88d 1005 	strb.w	r1, [sp, #5]
}

static uint8_t tactile_bridge_read_reg(const uint8_t bridge_idx,
                                       const uint8_t reg_idx)
{
  uint8_t rxd[3] = {0};
 8002076:	f8ad 3000 	strh.w	r3, [sp]
 800207a:	f88d 3002 	strb.w	r3, [sp, #2]
  uint8_t txd[3] = {0x21, reg_idx, 0};
 800207e:	f88d 3006 	strb.w	r3, [sp, #6]
 8002082:	f88d 2004 	strb.w	r2, [sp, #4]
static void tactile_bridge_spi_txrx(const uint8_t bridge_idx,
                                    const uint8_t txrx_len,
                                    const uint8_t *txd,
                                    uint8_t *rxd)
{
  if (bridge_idx > 1)
 8002086:	d903      	bls.n	8002090 <tactile_bridge_read_reg+0x28>
 8002088:	4618      	mov	r0, r3
  uint8_t txd[3] = {0x21, reg_idx, 0};
  tactile_bridge_spi_txrx(bridge_idx, 3, txd, rxd);
  const uint8_t reg_val = rxd[2];
  //printf("spi reg 0x%02x = 0x%02x\r\n", reg_idx, reg_val);
  return reg_val;
}
 800208a:	b003      	add	sp, #12
 800208c:	f85d fb04 	ldr.w	pc, [sp], #4
 8002090:	2103      	movs	r1, #3
 8002092:	aa01      	add	r2, sp, #4
 8002094:	466b      	mov	r3, sp
 8002096:	f7ff ff81 	bl	8001f9c <tactile_bridge_spi_txrx.part.0>
 800209a:	f89d 0002 	ldrb.w	r0, [sp, #2]
 800209e:	b003      	add	sp, #12
 80020a0:	f85d fb04 	ldr.w	pc, [sp], #4

080020a4 <tactile_i2c_async_start.part.1>:

tactile_bridged_i2c_status_t
g_tactile_bridged_i2c_status[NUM_BRIDGED_I2C] =
{ TBPS_REQUEST_CS_LOW, TBPS_REQUEST_CS_LOW };

void tactile_i2c_async_start(const uint8_t port, const uint8_t address,
 80020a4:	b538      	push	{r3, r4, r5, lr}
 80020a6:	4604      	mov	r4, r0
                             uint8_t *data, const uint8_t data_len)
{
  if (port >= NUM_TACTILE_PORTS)
    return; // bogus

  g_tactile_i2c_async_address[port]  = address;
 80020a8:	4d21      	ldr	r5, [pc, #132]	; (8002130 <tactile_i2c_async_start.part.1+0x8c>)
  g_tactile_i2c_async_data_len[port] = data_len;
 80020aa:	4822      	ldr	r0, [pc, #136]	; (8002134 <tactile_i2c_async_start.part.1+0x90>)
                             uint8_t *data, const uint8_t data_len)
{
  if (port >= NUM_TACTILE_PORTS)
    return; // bogus

  g_tactile_i2c_async_address[port]  = address;
 80020ac:	5529      	strb	r1, [r5, r4]
  g_tactile_i2c_async_data_len[port] = data_len;
 80020ae:	5503      	strb	r3, [r0, r4]
  if (data)
    memcpy(g_tactile_i2c_async_data[port], data, data_len);
 80020b0:	4611      	mov	r1, r2
 80020b2:	4821      	ldr	r0, [pc, #132]	; (8002138 <tactile_i2c_async_start.part.1+0x94>)
  if (port >= NUM_TACTILE_PORTS)
    return; // bogus

  g_tactile_i2c_async_address[port]  = address;
  g_tactile_i2c_async_data_len[port] = data_len;
  if (data)
 80020b4:	2a00      	cmp	r2, #0
 80020b6:	d035      	beq.n	8002124 <tactile_i2c_async_start.part.1+0x80>
    memcpy(g_tactile_i2c_async_data[port], data, data_len);
 80020b8:	461a      	mov	r2, r3
 80020ba:	eb00 2004 	add.w	r0, r0, r4, lsl #8
 80020be:	f001 f9ed 	bl	800349c <memcpy>
  else
    memset(g_tactile_i2c_async_data[port], 0, data_len);
  g_tactile_i2c_async_data_txrx_idx[port] = 0;
 80020c2:	4a1e      	ldr	r2, [pc, #120]	; (800213c <tactile_i2c_async_start.part.1+0x98>)
 80020c4:	2300      	movs	r3, #0
/*
  if (port == 2)
    printf("i2c port %d addr 0x%02x len %d\r\n", port, address, data_len);
*/

  if (port == 0 || port == 1)
 80020c6:	2c01      	cmp	r4, #1
  g_tactile_i2c_async_data_len[port] = data_len;
  if (data)
    memcpy(g_tactile_i2c_async_data[port], data, data_len);
  else
    memset(g_tactile_i2c_async_data[port], 0, data_len);
  g_tactile_i2c_async_data_txrx_idx[port] = 0;
 80020c8:	5513      	strb	r3, [r2, r4]
/*
  if (port == 2)
    printf("i2c port %d addr 0x%02x len %d\r\n", port, address, data_len);
*/

  if (port == 0 || port == 1)
 80020ca:	d90a      	bls.n	80020e2 <tactile_i2c_async_start.part.1+0x3e>
      i2c = I2C3;
    i2c->CR1 |=  I2C_CR1_START;
    i2c->SR1 &= ~I2C_SR1_AF;
    g_tactile_internal_i2c_status[port] = TATS_START;
  }
  else if (port == 2 || port == 3) // use a bridge
 80020cc:	1ea2      	subs	r2, r4, #2
 80020ce:	b2d1      	uxtb	r1, r2
 80020d0:	2901      	cmp	r1, #1
 80020d2:	d91a      	bls.n	800210a <tactile_i2c_async_start.part.1+0x66>
    }
    // assert CS
    cs_gpio->BSRRH = cs_pin_mask;
    g_tactile_bridged_i2c_status[bridge] = TBPS_REQUEST_CS_LOW;
  }
  g_tactile_i2c_async_start_us[port] = SYSTIME;
 80020d4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80020d8:	4b19      	ldr	r3, [pc, #100]	; (8002140 <tactile_i2c_async_start.part.1+0x9c>)
 80020da:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80020dc:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 80020e0:	bd38      	pop	{r3, r4, r5, pc}
  {
    I2C_TypeDef *i2c;
    if (port == 0)
      i2c = I2C1;
    else
      i2c = I2C3;
 80020e2:	4a18      	ldr	r2, [pc, #96]	; (8002144 <tactile_i2c_async_start.part.1+0xa0>)
 80020e4:	4918      	ldr	r1, [pc, #96]	; (8002148 <tactile_i2c_async_start.part.1+0xa4>)
    i2c->CR1 |=  I2C_CR1_START;
    i2c->SR1 &= ~I2C_SR1_AF;
    g_tactile_internal_i2c_status[port] = TATS_START;
 80020e6:	4819      	ldr	r0, [pc, #100]	; (800214c <tactile_i2c_async_start.part.1+0xa8>)
  {
    I2C_TypeDef *i2c;
    if (port == 0)
      i2c = I2C1;
    else
      i2c = I2C3;
 80020e8:	429c      	cmp	r4, r3
 80020ea:	bf08      	it	eq
 80020ec:	4611      	moveq	r1, r2
    i2c->CR1 |=  I2C_CR1_START;
 80020ee:	880a      	ldrh	r2, [r1, #0]
 80020f0:	b292      	uxth	r2, r2
 80020f2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80020f6:	800a      	strh	r2, [r1, #0]
    i2c->SR1 &= ~I2C_SR1_AF;
 80020f8:	8a8a      	ldrh	r2, [r1, #20]
    g_tactile_internal_i2c_status[port] = TATS_START;
 80020fa:	f840 3024 	str.w	r3, [r0, r4, lsl #2]
    if (port == 0)
      i2c = I2C1;
    else
      i2c = I2C3;
    i2c->CR1 |=  I2C_CR1_START;
    i2c->SR1 &= ~I2C_SR1_AF;
 80020fe:	f422 6380 	bic.w	r3, r2, #1024	; 0x400
 8002102:	041b      	lsls	r3, r3, #16
 8002104:	0c1b      	lsrs	r3, r3, #16
 8002106:	828b      	strh	r3, [r1, #20]
 8002108:	e7e4      	b.n	80020d4 <tactile_i2c_async_start.part.1+0x30>
  else if (port == 2 || port == 3) // use a bridge
  {
    const uint_fast8_t bridge = port - 2;
    GPIO_TypeDef *cs_gpio = NULL;
    uint32_t cs_pin_mask = 0;
    if (bridge == 0)
 800210a:	4811      	ldr	r0, [pc, #68]	; (8002150 <tactile_i2c_async_start.part.1+0xac>)
 800210c:	4911      	ldr	r1, [pc, #68]	; (8002154 <tactile_i2c_async_start.part.1+0xb0>)
      cs_gpio = GPIOB;
      cs_pin_mask = 1 << PORTB_BRIDGE1_CS;
    }
    // assert CS
    cs_gpio->BSRRH = cs_pin_mask;
    g_tactile_bridged_i2c_status[bridge] = TBPS_REQUEST_CS_LOW;
 800210e:	4d12      	ldr	r5, [pc, #72]	; (8002158 <tactile_i2c_async_start.part.1+0xb4>)
  else if (port == 2 || port == 3) // use a bridge
  {
    const uint_fast8_t bridge = port - 2;
    GPIO_TypeDef *cs_gpio = NULL;
    uint32_t cs_pin_mask = 0;
    if (bridge == 0)
 8002110:	2a00      	cmp	r2, #0
 8002112:	bf16      	itet	ne
 8002114:	4601      	movne	r1, r0
 8002116:	2010      	moveq	r0, #16
 8002118:	f44f 7000 	movne.w	r0, #512	; 0x200
      cs_gpio = GPIOB;
      cs_pin_mask = 1 << PORTB_BRIDGE1_CS;
    }
    // assert CS
    cs_gpio->BSRRH = cs_pin_mask;
    g_tactile_bridged_i2c_status[bridge] = TBPS_REQUEST_CS_LOW;
 800211c:	f845 3022 	str.w	r3, [r5, r2, lsl #2]
    {
      cs_gpio = GPIOB;
      cs_pin_mask = 1 << PORTB_BRIDGE1_CS;
    }
    // assert CS
    cs_gpio->BSRRH = cs_pin_mask;
 8002120:	8348      	strh	r0, [r1, #26]
 8002122:	e7d7      	b.n	80020d4 <tactile_i2c_async_start.part.1+0x30>
  g_tactile_i2c_async_address[port]  = address;
  g_tactile_i2c_async_data_len[port] = data_len;
  if (data)
    memcpy(g_tactile_i2c_async_data[port], data, data_len);
  else
    memset(g_tactile_i2c_async_data[port], 0, data_len);
 8002124:	461a      	mov	r2, r3
 8002126:	eb00 2004 	add.w	r0, r0, r4, lsl #8
 800212a:	f001 fa51 	bl	80035d0 <memset>
 800212e:	e7c8      	b.n	80020c2 <tactile_i2c_async_start.part.1+0x1e>
 8002130:	20010448 	.word	0x20010448
 8002134:	2001045c 	.word	0x2001045c
 8002138:	2000fff0 	.word	0x2000fff0
 800213c:	20010434 	.word	0x20010434
 8002140:	2001044c 	.word	0x2001044c
 8002144:	40005400 	.word	0x40005400
 8002148:	40005c00 	.word	0x40005c00
 800214c:	20010400 	.word	0x20010400
 8002150:	40020400 	.word	0x40020400
 8002154:	40020000 	.word	0x40020000
 8002158:	20010418 	.word	0x20010418

0800215c <tactile_internal_i2c_async_tick.part.2>:
    g_tactile_bridged_i2c_status[bridge] = TBPS_REQUEST_CS_LOW;
  }
  g_tactile_i2c_async_start_us[port] = SYSTIME;
}

void tactile_internal_i2c_async_tick(const uint_fast8_t port)
 800215c:	b5f0      	push	{r4, r5, r6, r7, lr}
     if (port == 0 && ++tat_cnt % 50000 == 0)
     printf("i2c async tick port %d tats %d sr = 0x%08x\r\n",
     port, (int)*tats, (unsigned)i2c->SR1);
   */

  switch (*status)
 800215e:	4c61      	ldr	r4, [pc, #388]	; (80022e4 <tactile_internal_i2c_async_tick.part.2+0x188>)
  //static int tat_cnt = 0;
  I2C_TypeDef *i2c;
  if (port == 0)
    i2c = I2C1;
  else
    i2c = I2C3;
 8002160:	4961      	ldr	r1, [pc, #388]	; (80022e8 <tactile_internal_i2c_async_tick.part.2+0x18c>)
 8002162:	4b62      	ldr	r3, [pc, #392]	; (80022ec <tactile_internal_i2c_async_tick.part.2+0x190>)
     if (port == 0 && ++tat_cnt % 50000 == 0)
     printf("i2c async tick port %d tats %d sr = 0x%08x\r\n",
     port, (int)*tats, (unsigned)i2c->SR1);
   */

  switch (*status)
 8002164:	f854 2020 	ldr.w	r2, [r4, r0, lsl #2]
  //static int tat_cnt = 0;
  I2C_TypeDef *i2c;
  if (port == 0)
    i2c = I2C1;
  else
    i2c = I2C3;
 8002168:	2800      	cmp	r0, #0
 800216a:	bf08      	it	eq
 800216c:	460b      	moveq	r3, r1
     if (port == 0 && ++tat_cnt % 50000 == 0)
     printf("i2c async tick port %d tats %d sr = 0x%08x\r\n",
     port, (int)*tats, (unsigned)i2c->SR1);
   */

  switch (*status)
 800216e:	2a05      	cmp	r2, #5
 8002170:	f200 808f 	bhi.w	8002292 <tactile_internal_i2c_async_tick.part.2+0x136>
 8002174:	e8df f002 	tbb	[pc, r2]
 8002178:	64462016 	.word	0x64462016
 800217c:	0380      	.short	0x0380
        *status = TATS_STOP_WAIT; // wait a bit for the line to clear
        g_tactile_i2c_async_start_us[port] = SYSTIME;
      }
      break;
    case TATS_STOP_WAIT:
      if (SYSTIME - g_tactile_i2c_async_start_us[port] > 10)
 800217e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002182:	4a5b      	ldr	r2, [pc, #364]	; (80022f0 <tactile_internal_i2c_async_tick.part.2+0x194>)
 8002184:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002186:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
 800218a:	1a9b      	subs	r3, r3, r2
 800218c:	2b0a      	cmp	r3, #10
 800218e:	f240 8085 	bls.w	800229c <tactile_internal_i2c_async_tick.part.2+0x140>
      {
        if (g_tactile_i2c_async_address_fail[port])
 8002192:	4b58      	ldr	r3, [pc, #352]	; (80022f4 <tactile_internal_i2c_async_tick.part.2+0x198>)
 8002194:	5c1b      	ldrb	r3, [r3, r0]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d07b      	beq.n	8002292 <tactile_internal_i2c_async_tick.part.2+0x136>
          *status = TATS_DONE_FAIL;
 800219a:	f06f 0301 	mvn.w	r3, #1
 800219e:	f844 3020 	str.w	r3, [r4, r0, lsl #2]
 80021a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
   */

  switch (*status)
  {
    case TATS_START:
      if (i2c->SR1 & I2C_SR1_SB)
 80021a4:	8a9a      	ldrh	r2, [r3, #20]
 80021a6:	07d5      	lsls	r5, r2, #31
 80021a8:	d578      	bpl.n	800229c <tactile_internal_i2c_async_tick.part.2+0x140>
      {
        i2c->DR = g_tactile_i2c_async_address[port];
 80021aa:	4953      	ldr	r1, [pc, #332]	; (80022f8 <tactile_internal_i2c_async_tick.part.2+0x19c>)
        *status = TATS_ADDR;
 80021ac:	2201      	movs	r2, #1
  switch (*status)
  {
    case TATS_START:
      if (i2c->SR1 & I2C_SR1_SB)
      {
        i2c->DR = g_tactile_i2c_async_address[port];
 80021ae:	5c09      	ldrb	r1, [r1, r0]
 80021b0:	8219      	strh	r1, [r3, #16]
        *status = TATS_ADDR;
 80021b2:	f844 2020 	str.w	r2, [r4, r0, lsl #2]
 80021b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
      }
      break;
    case TATS_ADDR:
      if (i2c->SR1 & (I2C_SR1_ADDR | I2C_SR1_AF))
 80021b8:	8a9a      	ldrh	r2, [r3, #20]
 80021ba:	f422 727f 	bic.w	r2, r2, #1020	; 0x3fc
 80021be:	f022 0201 	bic.w	r2, r2, #1
 80021c2:	0552      	lsls	r2, r2, #21
 80021c4:	0d52      	lsrs	r2, r2, #21
 80021c6:	2a00      	cmp	r2, #0
 80021c8:	d068      	beq.n	800229c <tactile_internal_i2c_async_tick.part.2+0x140>
      {
        bool address_fail = (i2c->SR1 & I2C_SR1_AF) ? true : false;
        g_tactile_i2c_async_address_fail[port] = address_fail;
        int no_payload = (0 == g_tactile_i2c_async_data_len[port]);
 80021ca:	494c      	ldr	r1, [pc, #304]	; (80022fc <tactile_internal_i2c_async_tick.part.2+0x1a0>)
      }
      break;
    case TATS_ADDR:
      if (i2c->SR1 & (I2C_SR1_ADDR | I2C_SR1_AF))
      {
        bool address_fail = (i2c->SR1 & I2C_SR1_AF) ? true : false;
 80021cc:	8a9a      	ldrh	r2, [r3, #20]
        g_tactile_i2c_async_address_fail[port] = address_fail;
 80021ce:	4d49      	ldr	r5, [pc, #292]	; (80022f4 <tactile_internal_i2c_async_tick.part.2+0x198>)
        int no_payload = (0 == g_tactile_i2c_async_data_len[port]);
 80021d0:	5c09      	ldrb	r1, [r1, r0]
      }
      break;
    case TATS_ADDR:
      if (i2c->SR1 & (I2C_SR1_ADDR | I2C_SR1_AF))
      {
        bool address_fail = (i2c->SR1 & I2C_SR1_AF) ? true : false;
 80021d2:	f3c2 2280 	ubfx	r2, r2, #10, #1
        g_tactile_i2c_async_address_fail[port] = address_fail;
 80021d6:	542a      	strb	r2, [r5, r0]
        int no_payload = (0 == g_tactile_i2c_async_data_len[port]);
        if (no_payload)
 80021d8:	2900      	cmp	r1, #0
 80021da:	d060      	beq.n	800229e <tactile_internal_i2c_async_tick.part.2+0x142>
          i2c->CR1 |= I2C_CR1_STOP; // this seemed needed... not sure why now.
        i2c->SR2; // un-stretch clock by reading here (?)
 80021dc:	8b1d      	ldrh	r5, [r3, #24]
        if (!address_fail && !no_payload)
 80021de:	bb32      	cbnz	r2, 800222e <tactile_internal_i2c_async_tick.part.2+0xd2>
        {
          if (!(g_tactile_i2c_async_address[port] & 0x1))
 80021e0:	4d45      	ldr	r5, [pc, #276]	; (80022f8 <tactile_internal_i2c_async_tick.part.2+0x19c>)
 80021e2:	5c2d      	ldrb	r5, [r5, r0]
 80021e4:	f015 0501 	ands.w	r5, r5, #1
 80021e8:	d06c      	beq.n	80022c4 <tactile_internal_i2c_async_tick.part.2+0x168>
            *status = TATS_WRITE;
          }
          else
          {
            // it's a read transaction
            g_tactile_i2c_async_data_txrx_idx[port] = 0;
 80021ea:	4d45      	ldr	r5, [pc, #276]	; (8002300 <tactile_internal_i2c_async_tick.part.2+0x1a4>)
 80021ec:	542a      	strb	r2, [r5, r0]
            if (g_tactile_i2c_async_data_len[port] == 1)
 80021ee:	2901      	cmp	r1, #1
              i2c->CR1 &= ~I2C_CR1_ACK; // single-byte read
 80021f0:	881a      	ldrh	r2, [r3, #0]
          }
          else
          {
            // it's a read transaction
            g_tactile_i2c_async_data_txrx_idx[port] = 0;
            if (g_tactile_i2c_async_data_len[port] == 1)
 80021f2:	d071      	beq.n	80022d8 <tactile_internal_i2c_async_tick.part.2+0x17c>
              i2c->CR1 &= ~I2C_CR1_ACK; // single-byte read
            else
              i2c->CR1 |=  I2C_CR1_ACK; // multi-byte read. ack this one.
 80021f4:	b292      	uxth	r2, r2
 80021f6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80021fa:	801a      	strh	r2, [r3, #0]
            *status = TATS_READ;
 80021fc:	2303      	movs	r3, #3
 80021fe:	f844 3020 	str.w	r3, [r4, r0, lsl #2]
 8002202:	bdf0      	pop	{r4, r5, r6, r7, pc}
          *status = TATS_STOP;
        }
      }
      break;
    case TATS_WRITE:
      if (i2c->SR1 & (I2C_SR1_BTF | I2C_SR1_AF))
 8002204:	8a9a      	ldrh	r2, [r3, #20]
 8002206:	f422 727e 	bic.w	r2, r2, #1016	; 0x3f8
 800220a:	f022 0203 	bic.w	r2, r2, #3
 800220e:	0552      	lsls	r2, r2, #21
 8002210:	0d52      	lsrs	r2, r2, #21
 8002212:	2a00      	cmp	r2, #0
 8002214:	d042      	beq.n	800229c <tactile_internal_i2c_async_tick.part.2+0x140>
      {
        if (i2c->SR1 & I2C_SR1_AF)
 8002216:	8a9a      	ldrh	r2, [r3, #20]
 8002218:	0551      	lsls	r1, r2, #21
 800221a:	d408      	bmi.n	800222e <tactile_internal_i2c_async_tick.part.2+0xd2>
          i2c->CR1 |= I2C_CR1_STOP;
          *status = TATS_STOP;
        }
        else
        {
          g_tactile_i2c_async_data_txrx_idx[port]++;
 800221c:	4938      	ldr	r1, [pc, #224]	; (8002300 <tactile_internal_i2c_async_tick.part.2+0x1a4>)
          if (g_tactile_i2c_async_data_txrx_idx[port] >=
              g_tactile_i2c_async_data_len[port])
 800221e:	4d37      	ldr	r5, [pc, #220]	; (80022fc <tactile_internal_i2c_async_tick.part.2+0x1a0>)
          i2c->CR1 |= I2C_CR1_STOP;
          *status = TATS_STOP;
        }
        else
        {
          g_tactile_i2c_async_data_txrx_idx[port]++;
 8002220:	5c0a      	ldrb	r2, [r1, r0]
          if (g_tactile_i2c_async_data_txrx_idx[port] >=
 8002222:	5c2d      	ldrb	r5, [r5, r0]
          i2c->CR1 |= I2C_CR1_STOP;
          *status = TATS_STOP;
        }
        else
        {
          g_tactile_i2c_async_data_txrx_idx[port]++;
 8002224:	3201      	adds	r2, #1
 8002226:	b2d2      	uxtb	r2, r2
          if (g_tactile_i2c_async_data_txrx_idx[port] >=
 8002228:	4295      	cmp	r5, r2
          i2c->CR1 |= I2C_CR1_STOP;
          *status = TATS_STOP;
        }
        else
        {
          g_tactile_i2c_async_data_txrx_idx[port]++;
 800222a:	540a      	strb	r2, [r1, r0]
          if (g_tactile_i2c_async_data_txrx_idx[port] >=
 800222c:	d83e      	bhi.n	80022ac <tactile_internal_i2c_async_tick.part.2+0x150>
        g_tactile_i2c_async_data[port][txrx_idx] = i2c->DR;
        g_tactile_i2c_async_data_txrx_idx[port]++;
        if (g_tactile_i2c_async_data_txrx_idx[port] >=
            g_tactile_i2c_async_data_len[port])
        {
          i2c->CR1 |= I2C_CR1_STOP;
 800222e:	881a      	ldrh	r2, [r3, #0]
 8002230:	b292      	uxth	r2, r2
 8002232:	f442 7200 	orr.w	r2, r2, #512	; 0x200
          *status = TATS_STOP;
 8002236:	2104      	movs	r1, #4
        g_tactile_i2c_async_data[port][txrx_idx] = i2c->DR;
        g_tactile_i2c_async_data_txrx_idx[port]++;
        if (g_tactile_i2c_async_data_txrx_idx[port] >=
            g_tactile_i2c_async_data_len[port])
        {
          i2c->CR1 |= I2C_CR1_STOP;
 8002238:	801a      	strh	r2, [r3, #0]
          *status = TATS_STOP;
 800223a:	f844 1020 	str.w	r1, [r4, r0, lsl #2]
 800223e:	bdf0      	pop	{r4, r5, r6, r7, pc}
          }
        }
      }
      break;
    case TATS_READ:
      if (i2c->SR1 & I2C_SR1_RXNE)
 8002240:	8a9a      	ldrh	r2, [r3, #20]
 8002242:	0652      	lsls	r2, r2, #25
 8002244:	d52a      	bpl.n	800229c <tactile_internal_i2c_async_tick.part.2+0x140>
      {
        const uint8_t txrx_idx = g_tactile_i2c_async_data_txrx_idx[port];
 8002246:	4e2e      	ldr	r6, [pc, #184]	; (8002300 <tactile_internal_i2c_async_tick.part.2+0x1a4>)
        g_tactile_i2c_async_data[port][txrx_idx] = i2c->DR;
        g_tactile_i2c_async_data_txrx_idx[port]++;
        if (g_tactile_i2c_async_data_txrx_idx[port] >=
            g_tactile_i2c_async_data_len[port])
 8002248:	4a2c      	ldr	r2, [pc, #176]	; (80022fc <tactile_internal_i2c_async_tick.part.2+0x1a0>)
      }
      break;
    case TATS_READ:
      if (i2c->SR1 & I2C_SR1_RXNE)
      {
        const uint8_t txrx_idx = g_tactile_i2c_async_data_txrx_idx[port];
 800224a:	5c31      	ldrb	r1, [r6, r0]
        g_tactile_i2c_async_data[port][txrx_idx] = i2c->DR;
        g_tactile_i2c_async_data_txrx_idx[port]++;
        if (g_tactile_i2c_async_data_txrx_idx[port] >=
            g_tactile_i2c_async_data_len[port])
 800224c:	5c15      	ldrb	r5, [r2, r0]
      break;
    case TATS_READ:
      if (i2c->SR1 & I2C_SR1_RXNE)
      {
        const uint8_t txrx_idx = g_tactile_i2c_async_data_txrx_idx[port];
        g_tactile_i2c_async_data[port][txrx_idx] = i2c->DR;
 800224e:	4f2d      	ldr	r7, [pc, #180]	; (8002304 <tactile_internal_i2c_async_tick.part.2+0x1a8>)
 8002250:	f8b3 e010 	ldrh.w	lr, [r3, #16]
        g_tactile_i2c_async_data_txrx_idx[port]++;
 8002254:	1c4a      	adds	r2, r1, #1
 8002256:	b2d2      	uxtb	r2, r2
      break;
    case TATS_READ:
      if (i2c->SR1 & I2C_SR1_RXNE)
      {
        const uint8_t txrx_idx = g_tactile_i2c_async_data_txrx_idx[port];
        g_tactile_i2c_async_data[port][txrx_idx] = i2c->DR;
 8002258:	eb01 2100 	add.w	r1, r1, r0, lsl #8
        g_tactile_i2c_async_data_txrx_idx[port]++;
        if (g_tactile_i2c_async_data_txrx_idx[port] >=
 800225c:	42aa      	cmp	r2, r5
    case TATS_READ:
      if (i2c->SR1 & I2C_SR1_RXNE)
      {
        const uint8_t txrx_idx = g_tactile_i2c_async_data_txrx_idx[port];
        g_tactile_i2c_async_data[port][txrx_idx] = i2c->DR;
        g_tactile_i2c_async_data_txrx_idx[port]++;
 800225e:	5432      	strb	r2, [r6, r0]
      break;
    case TATS_READ:
      if (i2c->SR1 & I2C_SR1_RXNE)
      {
        const uint8_t txrx_idx = g_tactile_i2c_async_data_txrx_idx[port];
        g_tactile_i2c_async_data[port][txrx_idx] = i2c->DR;
 8002260:	f807 e001 	strb.w	lr, [r7, r1]
        g_tactile_i2c_async_data_txrx_idx[port]++;
        if (g_tactile_i2c_async_data_txrx_idx[port] >=
 8002264:	d2e3      	bcs.n	800222e <tactile_internal_i2c_async_tick.part.2+0xd2>
          i2c->CR1 |= I2C_CR1_STOP;
          *status = TATS_STOP;
        }
        else
        {
          if (g_tactile_i2c_async_data_len[port] - 1 ==
 8002266:	3d01      	subs	r5, #1
 8002268:	4295      	cmp	r5, r2
              g_tactile_i2c_async_data_txrx_idx[port])
            i2c->CR1 &= ~I2C_CR1_ACK; // last read
 800226a:	881a      	ldrh	r2, [r3, #0]
          i2c->CR1 |= I2C_CR1_STOP;
          *status = TATS_STOP;
        }
        else
        {
          if (g_tactile_i2c_async_data_len[port] - 1 ==
 800226c:	d024      	beq.n	80022b8 <tactile_internal_i2c_async_tick.part.2+0x15c>
              g_tactile_i2c_async_data_txrx_idx[port])
            i2c->CR1 &= ~I2C_CR1_ACK; // last read
          else
            i2c->CR1 |=  I2C_CR1_ACK; // more reads to come. ack it.
 800226e:	b292      	uxth	r2, r2
 8002270:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002274:	801a      	strh	r2, [r3, #0]
 8002276:	bdf0      	pop	{r4, r5, r6, r7, pc}
        }
      }
      break;
    case TATS_STOP:
      if (!(i2c->SR2 & I2C_SR2_BUSY))
 8002278:	8b1b      	ldrh	r3, [r3, #24]
 800227a:	079b      	lsls	r3, r3, #30
 800227c:	d40e      	bmi.n	800229c <tactile_internal_i2c_async_tick.part.2+0x140>
      {
        *status = TATS_STOP_WAIT; // wait a bit for the line to clear
        g_tactile_i2c_async_start_us[port] = SYSTIME;
 800227e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002282:	4b1b      	ldr	r3, [pc, #108]	; (80022f0 <tactile_internal_i2c_async_tick.part.2+0x194>)
 8002284:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002286:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
      }
      break;
    case TATS_STOP:
      if (!(i2c->SR2 & I2C_SR2_BUSY))
      {
        *status = TATS_STOP_WAIT; // wait a bit for the line to clear
 800228a:	2305      	movs	r3, #5
 800228c:	f844 3020 	str.w	r3, [r4, r0, lsl #2]
 8002290:	bdf0      	pop	{r4, r5, r6, r7, pc}
        else
          *status = TATS_DONE_SUCCESS;
      }
      break;
    default:
      *status = TATS_DONE_SUCCESS;
 8002292:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002296:	f844 3020 	str.w	r3, [r4, r0, lsl #2]
 800229a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800229c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      {
        bool address_fail = (i2c->SR1 & I2C_SR1_AF) ? true : false;
        g_tactile_i2c_async_address_fail[port] = address_fail;
        int no_payload = (0 == g_tactile_i2c_async_data_len[port]);
        if (no_payload)
          i2c->CR1 |= I2C_CR1_STOP; // this seemed needed... not sure why now.
 800229e:	881a      	ldrh	r2, [r3, #0]
 80022a0:	b292      	uxth	r2, r2
 80022a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80022a6:	801a      	strh	r2, [r3, #0]
        i2c->SR2; // un-stretch clock by reading here (?)
 80022a8:	8b1a      	ldrh	r2, [r3, #24]
 80022aa:	e7c0      	b.n	800222e <tactile_internal_i2c_async_tick.part.2+0xd2>
            *status = TATS_STOP;
          }
          else
          {
            const uint8_t txrx_idx = g_tactile_i2c_async_data_txrx_idx[port];
            i2c->DR = g_tactile_i2c_async_data[port][txrx_idx];
 80022ac:	eb02 2000 	add.w	r0, r2, r0, lsl #8
 80022b0:	4a14      	ldr	r2, [pc, #80]	; (8002304 <tactile_internal_i2c_async_tick.part.2+0x1a8>)
 80022b2:	5c12      	ldrb	r2, [r2, r0]
 80022b4:	821a      	strh	r2, [r3, #16]
 80022b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
        }
        else
        {
          if (g_tactile_i2c_async_data_len[port] - 1 ==
              g_tactile_i2c_async_data_txrx_idx[port])
            i2c->CR1 &= ~I2C_CR1_ACK; // last read
 80022b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80022bc:	0412      	lsls	r2, r2, #16
 80022be:	0c12      	lsrs	r2, r2, #16
 80022c0:	801a      	strh	r2, [r3, #0]
 80022c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if (!address_fail && !no_payload)
        {
          if (!(g_tactile_i2c_async_address[port] & 0x1))
          {
            // it's a write transaction
            g_tactile_i2c_async_data_txrx_idx[port] = 0;
 80022c4:	490e      	ldr	r1, [pc, #56]	; (8002300 <tactile_internal_i2c_async_tick.part.2+0x1a4>)
            i2c->DR = g_tactile_i2c_async_data[port][0];
 80022c6:	4f0f      	ldr	r7, [pc, #60]	; (8002304 <tactile_internal_i2c_async_tick.part.2+0x1a8>)
        if (!address_fail && !no_payload)
        {
          if (!(g_tactile_i2c_async_address[port] & 0x1))
          {
            // it's a write transaction
            g_tactile_i2c_async_data_txrx_idx[port] = 0;
 80022c8:	540d      	strb	r5, [r1, r0]
            i2c->DR = g_tactile_i2c_async_data[port][0];
 80022ca:	0206      	lsls	r6, r0, #8
            *status = TATS_WRITE;
 80022cc:	2202      	movs	r2, #2
        {
          if (!(g_tactile_i2c_async_address[port] & 0x1))
          {
            // it's a write transaction
            g_tactile_i2c_async_data_txrx_idx[port] = 0;
            i2c->DR = g_tactile_i2c_async_data[port][0];
 80022ce:	5dbe      	ldrb	r6, [r7, r6]
 80022d0:	821e      	strh	r6, [r3, #16]
            *status = TATS_WRITE;
 80022d2:	f844 2020 	str.w	r2, [r4, r0, lsl #2]
 80022d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
          else
          {
            // it's a read transaction
            g_tactile_i2c_async_data_txrx_idx[port] = 0;
            if (g_tactile_i2c_async_data_len[port] == 1)
              i2c->CR1 &= ~I2C_CR1_ACK; // single-byte read
 80022d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80022dc:	0412      	lsls	r2, r2, #16
 80022de:	0c12      	lsrs	r2, r2, #16
 80022e0:	801a      	strh	r2, [r3, #0]
 80022e2:	e78b      	b.n	80021fc <tactile_internal_i2c_async_tick.part.2+0xa0>
 80022e4:	20010400 	.word	0x20010400
 80022e8:	40005400 	.word	0x40005400
 80022ec:	40005c00 	.word	0x40005c00
 80022f0:	2001044c 	.word	0x2001044c
 80022f4:	20010430 	.word	0x20010430
 80022f8:	20010448 	.word	0x20010448
 80022fc:	2001045c 	.word	0x2001045c
 8002300:	20010434 	.word	0x20010434
 8002304:	2000fff0 	.word	0x2000fff0

08002308 <tactile_i2c_async_start>:
{ TBPS_REQUEST_CS_LOW, TBPS_REQUEST_CS_LOW };

void tactile_i2c_async_start(const uint8_t port, const uint8_t address,
                             uint8_t *data, const uint8_t data_len)
{
  if (port >= NUM_TACTILE_PORTS)
 8002308:	2803      	cmp	r0, #3
 800230a:	d801      	bhi.n	8002310 <tactile_i2c_async_start+0x8>
 800230c:	f7ff beca 	b.w	80020a4 <tactile_i2c_async_start.part.1>
 8002310:	4770      	bx	lr
 8002312:	bf00      	nop

08002314 <tactile_internal_i2c_async_tick>:
  g_tactile_i2c_async_start_us[port] = SYSTIME;
}

void tactile_internal_i2c_async_tick(const uint_fast8_t port)
{
  if (port >= NUM_INTERNAL_I2C)
 8002314:	2801      	cmp	r0, #1
 8002316:	d900      	bls.n	800231a <tactile_internal_i2c_async_tick+0x6>
 8002318:	4770      	bx	lr
 800231a:	f7ff bf1f 	b.w	800215c <tactile_internal_i2c_async_tick.part.2>
 800231e:	bf00      	nop

08002320 <tactile_bridged_i2c_async_tick>:
  }
}

void tactile_bridged_i2c_async_tick(const uint_fast8_t tactile_port)
{
  if (tactile_port != 2 && tactile_port != 3)
 8002320:	1e83      	subs	r3, r0, #2
 8002322:	2b01      	cmp	r3, #1
 8002324:	d900      	bls.n	8002328 <tactile_bridged_i2c_async_tick+0x8>
 8002326:	4770      	bx	lr
      break;
  }
}

void tactile_bridged_i2c_async_tick(const uint_fast8_t tactile_port)
{
 8002328:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    spi = SPI2;
    cs_gpio = GPIOB;
    cs_pin_mask = 1 << PORTB_BRIDGE1_CS;
  }

  switch (*status)
 800232c:	4f92      	ldr	r7, [pc, #584]	; (8002578 <tactile_bridged_i2c_async_tick+0x258>)
  }
  else // bridge == 1
  {
    spi = SPI2;
    cs_gpio = GPIOB;
    cs_pin_mask = 1 << PORTB_BRIDGE1_CS;
 800232e:	4993      	ldr	r1, [pc, #588]	; (800257c <tactile_bridged_i2c_async_tick+0x25c>)
 8002330:	4d93      	ldr	r5, [pc, #588]	; (8002580 <tactile_bridged_i2c_async_tick+0x260>)
  }

  switch (*status)
 8002332:	f857 6023 	ldr.w	r6, [r7, r3, lsl #2]
  }
  else // bridge == 1
  {
    spi = SPI2;
    cs_gpio = GPIOB;
    cs_pin_mask = 1 << PORTB_BRIDGE1_CS;
 8002336:	4c93      	ldr	r4, [pc, #588]	; (8002584 <tactile_bridged_i2c_async_tick+0x264>)
 8002338:	4a93      	ldr	r2, [pc, #588]	; (8002588 <tactile_bridged_i2c_async_tick+0x268>)
 800233a:	2b00      	cmp	r3, #0
 800233c:	bf08      	it	eq
 800233e:	460a      	moveq	r2, r1
      break;
  }
}

void tactile_bridged_i2c_async_tick(const uint_fast8_t tactile_port)
{
 8002340:	b083      	sub	sp, #12
  }
  else // bridge == 1
  {
    spi = SPI2;
    cs_gpio = GPIOB;
    cs_pin_mask = 1 << PORTB_BRIDGE1_CS;
 8002342:	bf06      	itte	eq
 8002344:	462c      	moveq	r4, r5
 8002346:	2110      	moveq	r1, #16
 8002348:	f44f 7100 	movne.w	r1, #512	; 0x200
  }

  switch (*status)
 800234c:	2e08      	cmp	r6, #8
 800234e:	d813      	bhi.n	8002378 <tactile_bridged_i2c_async_tick+0x58>
 8002350:	e8df f016 	tbh	[pc, r6, lsl #1]
 8002354:	002e0019 	.word	0x002e0019
 8002358:	00540041 	.word	0x00540041
 800235c:	00e2007f 	.word	0x00e2007f
 8002360:	00b4009d 	.word	0x00b4009d
 8002364:	0009      	.short	0x0009
          spi->DR = 0x0;
        g_tactile_i2c_async_start_us[tactile_port] = SYSTIME;
      }
      break;
    case TBPS_READ_TXRX_WAIT:
      if (SYSTIME - g_tactile_i2c_async_start_us[tactile_port] > 30)
 8002366:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800236a:	4988      	ldr	r1, [pc, #544]	; (800258c <tactile_bridged_i2c_async_tick+0x26c>)
 800236c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800236e:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8002372:	1a52      	subs	r2, r2, r1
 8002374:	2a1e      	cmp	r2, #30
 8002376:	d903      	bls.n	8002380 <tactile_bridged_i2c_async_tick+0x60>
        *status = TBPS_DONE_SUCCESS;
      break;
    default:
      *status = TBPS_DONE_SUCCESS; // spin here after it's done
 8002378:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800237c:	f847 2023 	str.w	r2, [r7, r3, lsl #2]
      break;
  }
}
 8002380:	b003      	add	sp, #12
 8002382:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  }

  switch (*status)
  {
    case TBPS_REQUEST_CS_LOW:
      if (SYSTIME - g_tactile_i2c_async_start_us[tactile_port] > 4)
 8002386:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
 800238a:	4c80      	ldr	r4, [pc, #512]	; (800258c <tactile_bridged_i2c_async_tick+0x26c>)
 800238c:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800238e:	f854 6020 	ldr.w	r6, [r4, r0, lsl #2]
 8002392:	1b89      	subs	r1, r1, r6
 8002394:	2904      	cmp	r1, #4
 8002396:	d9f3      	bls.n	8002380 <tactile_bridged_i2c_async_tick+0x60>
      {
        spi->DR = g_tactile_i2c_async_address[tactile_port] & 0x1; // send CMD
 8002398:	497d      	ldr	r1, [pc, #500]	; (8002590 <tactile_bridged_i2c_async_tick+0x270>)
 800239a:	5c09      	ldrb	r1, [r1, r0]
 800239c:	f001 0101 	and.w	r1, r1, #1
 80023a0:	8191      	strh	r1, [r2, #12]
        *status = TBPS_REQUEST_TX_CMD;
        g_tactile_i2c_async_start_us[tactile_port] = SYSTIME;
 80023a2:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 80023a4:	f844 2020 	str.w	r2, [r4, r0, lsl #2]
  {
    case TBPS_REQUEST_CS_LOW:
      if (SYSTIME - g_tactile_i2c_async_start_us[tactile_port] > 4)
      {
        spi->DR = g_tactile_i2c_async_address[tactile_port] & 0x1; // send CMD
        *status = TBPS_REQUEST_TX_CMD;
 80023a8:	2201      	movs	r2, #1
 80023aa:	f847 2023 	str.w	r2, [r7, r3, lsl #2]
 80023ae:	e7e7      	b.n	8002380 <tactile_bridged_i2c_async_tick+0x60>
        g_tactile_i2c_async_start_us[tactile_port] = SYSTIME;
      }
      break;
    case TBPS_REQUEST_TX_CMD:
      if (SYSTIME - g_tactile_i2c_async_start_us[tactile_port] > 15)
 80023b0:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
 80023b4:	4c75      	ldr	r4, [pc, #468]	; (800258c <tactile_bridged_i2c_async_tick+0x26c>)
 80023b6:	6a69      	ldr	r1, [r5, #36]	; 0x24
 80023b8:	f854 6020 	ldr.w	r6, [r4, r0, lsl #2]
 80023bc:	1b89      	subs	r1, r1, r6
 80023be:	290f      	cmp	r1, #15
 80023c0:	d9de      	bls.n	8002380 <tactile_bridged_i2c_async_tick+0x60>
      {
        spi->DR = g_tactile_i2c_async_data_len[tactile_port];
 80023c2:	4974      	ldr	r1, [pc, #464]	; (8002594 <tactile_bridged_i2c_async_tick+0x274>)
 80023c4:	5c09      	ldrb	r1, [r1, r0]
 80023c6:	8191      	strh	r1, [r2, #12]
        *status = TBPS_REQUEST_TX_LEN;
        g_tactile_i2c_async_start_us[tactile_port] = SYSTIME;
 80023c8:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 80023ca:	f844 2020 	str.w	r2, [r4, r0, lsl #2]
      break;
    case TBPS_REQUEST_TX_CMD:
      if (SYSTIME - g_tactile_i2c_async_start_us[tactile_port] > 15)
      {
        spi->DR = g_tactile_i2c_async_data_len[tactile_port];
        *status = TBPS_REQUEST_TX_LEN;
 80023ce:	2202      	movs	r2, #2
 80023d0:	f847 2023 	str.w	r2, [r7, r3, lsl #2]
 80023d4:	e7d4      	b.n	8002380 <tactile_bridged_i2c_async_tick+0x60>
        g_tactile_i2c_async_start_us[tactile_port] = SYSTIME;
      }
      break;
    case TBPS_REQUEST_TX_LEN:
      if (SYSTIME - g_tactile_i2c_async_start_us[tactile_port] > 15)
 80023d6:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
 80023da:	4c6c      	ldr	r4, [pc, #432]	; (800258c <tactile_bridged_i2c_async_tick+0x26c>)
 80023dc:	6a69      	ldr	r1, [r5, #36]	; 0x24
 80023de:	f854 6020 	ldr.w	r6, [r4, r0, lsl #2]
 80023e2:	1b89      	subs	r1, r1, r6
 80023e4:	290f      	cmp	r1, #15
 80023e6:	d9cb      	bls.n	8002380 <tactile_bridged_i2c_async_tick+0x60>
      {
        spi->DR = g_tactile_i2c_async_address[tactile_port]; // send addr
 80023e8:	4969      	ldr	r1, [pc, #420]	; (8002590 <tactile_bridged_i2c_async_tick+0x270>)
 80023ea:	5c09      	ldrb	r1, [r1, r0]
 80023ec:	8191      	strh	r1, [r2, #12]
        *status = TBPS_REQUEST_TX_ADDR;
        g_tactile_i2c_async_start_us[tactile_port] = SYSTIME;
 80023ee:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 80023f0:	f844 2020 	str.w	r2, [r4, r0, lsl #2]
      break;
    case TBPS_REQUEST_TX_LEN:
      if (SYSTIME - g_tactile_i2c_async_start_us[tactile_port] > 15)
      {
        spi->DR = g_tactile_i2c_async_address[tactile_port]; // send addr
        *status = TBPS_REQUEST_TX_ADDR;
 80023f4:	2203      	movs	r2, #3
 80023f6:	f847 2023 	str.w	r2, [r7, r3, lsl #2]
 80023fa:	e7c1      	b.n	8002380 <tactile_bridged_i2c_async_tick+0x60>
        g_tactile_i2c_async_start_us[tactile_port] = SYSTIME;
      }
      break;
    case TBPS_REQUEST_TX_ADDR:
      if (SYSTIME - g_tactile_i2c_async_start_us[tactile_port] > 15)
 80023fc:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
 8002400:	4d62      	ldr	r5, [pc, #392]	; (800258c <tactile_bridged_i2c_async_tick+0x26c>)
 8002402:	6a76      	ldr	r6, [r6, #36]	; 0x24
 8002404:	f855 e020 	ldr.w	lr, [r5, r0, lsl #2]
 8002408:	ebce 0606 	rsb	r6, lr, r6
 800240c:	2e0f      	cmp	r6, #15
 800240e:	d9b7      	bls.n	8002380 <tactile_bridged_i2c_async_tick+0x60>
      {
        if ((g_tactile_i2c_async_address[tactile_port] & 0x1) || // it's a read
 8002410:	4e5f      	ldr	r6, [pc, #380]	; (8002590 <tactile_bridged_i2c_async_tick+0x270>)
 8002412:	5c36      	ldrb	r6, [r6, r0]
 8002414:	f016 0601 	ands.w	r6, r6, #1
 8002418:	f040 80a1 	bne.w	800255e <tactile_bridged_i2c_async_tick+0x23e>
            g_tactile_i2c_async_data_len[tactile_port] == 0)     // or, no data
 800241c:	f8df e174 	ldr.w	lr, [pc, #372]	; 8002594 <tactile_bridged_i2c_async_tick+0x274>
      }
      break;
    case TBPS_REQUEST_TX_ADDR:
      if (SYSTIME - g_tactile_i2c_async_start_us[tactile_port] > 15)
      {
        if ((g_tactile_i2c_async_address[tactile_port] & 0x1) || // it's a read
 8002420:	f81e e000 	ldrb.w	lr, [lr, r0]
 8002424:	f1be 0f00 	cmp.w	lr, #0
 8002428:	f000 8099 	beq.w	800255e <tactile_bridged_i2c_async_tick+0x23e>
        }
        else
        {
          *status = TBPS_TX_DATA;
          g_tactile_i2c_async_data_txrx_idx[tactile_port] = 0;
          spi->DR = g_tactile_i2c_async_data[tactile_port][0];
 800242c:	f8df c168 	ldr.w	ip, [pc, #360]	; 8002598 <tactile_bridged_i2c_async_tick+0x278>
          *status = TBPS_WAIT_FOR_COMPLETION;
        }
        else
        {
          *status = TBPS_TX_DATA;
          g_tactile_i2c_async_data_txrx_idx[tactile_port] = 0;
 8002430:	f8df e168 	ldr.w	lr, [pc, #360]	; 800259c <tactile_bridged_i2c_async_tick+0x27c>
          spi->DR = g_tactile_i2c_async_data[tactile_port][0];
 8002434:	0201      	lsls	r1, r0, #8
          cs_gpio->BSRRL = cs_pin_mask; // de-assert CS
          *status = TBPS_WAIT_FOR_COMPLETION;
        }
        else
        {
          *status = TBPS_TX_DATA;
 8002436:	2404      	movs	r4, #4
          g_tactile_i2c_async_data_txrx_idx[tactile_port] = 0;
          spi->DR = g_tactile_i2c_async_data[tactile_port][0];
 8002438:	f81c 1001 	ldrb.w	r1, [ip, r1]
          *status = TBPS_WAIT_FOR_COMPLETION;
        }
        else
        {
          *status = TBPS_TX_DATA;
          g_tactile_i2c_async_data_txrx_idx[tactile_port] = 0;
 800243c:	f80e 6000 	strb.w	r6, [lr, r0]
          cs_gpio->BSRRL = cs_pin_mask; // de-assert CS
          *status = TBPS_WAIT_FOR_COMPLETION;
        }
        else
        {
          *status = TBPS_TX_DATA;
 8002440:	f847 4023 	str.w	r4, [r7, r3, lsl #2]
          g_tactile_i2c_async_data_txrx_idx[tactile_port] = 0;
          spi->DR = g_tactile_i2c_async_data[tactile_port][0];
 8002444:	8191      	strh	r1, [r2, #12]
          cs_gpio->BSRRL = cs_pin_mask; // de-assert CS
          *status = TBPS_READ_TXRX_WAIT;
        }
        else
          spi->DR = 0x0;
        g_tactile_i2c_async_start_us[tactile_port] = SYSTIME;
 8002446:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800244a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800244c:	f845 3020 	str.w	r3, [r5, r0, lsl #2]
 8002450:	e796      	b.n	8002380 <tactile_bridged_i2c_async_tick+0x60>
        }
        g_tactile_i2c_async_start_us[tactile_port] = SYSTIME;
      }
      break;
    case TBPS_TX_DATA:
      if (SYSTIME - g_tactile_i2c_async_start_us[tactile_port] > 15)
 8002452:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
 8002456:	4d4d      	ldr	r5, [pc, #308]	; (800258c <tactile_bridged_i2c_async_tick+0x26c>)
 8002458:	6a76      	ldr	r6, [r6, #36]	; 0x24
 800245a:	f855 e020 	ldr.w	lr, [r5, r0, lsl #2]
 800245e:	ebce 0606 	rsb	r6, lr, r6
 8002462:	2e0f      	cmp	r6, #15
 8002464:	d98c      	bls.n	8002380 <tactile_bridged_i2c_async_tick+0x60>
      {
        if (g_tactile_i2c_async_data_txrx_idx[tactile_port] + 1 ==
 8002466:	f8df e134 	ldr.w	lr, [pc, #308]	; 800259c <tactile_bridged_i2c_async_tick+0x27c>
            g_tactile_i2c_async_data_len[tactile_port])
 800246a:	f8df c128 	ldr.w	ip, [pc, #296]	; 8002594 <tactile_bridged_i2c_async_tick+0x274>
      }
      break;
    case TBPS_TX_DATA:
      if (SYSTIME - g_tactile_i2c_async_start_us[tactile_port] > 15)
      {
        if (g_tactile_i2c_async_data_txrx_idx[tactile_port] + 1 ==
 800246e:	f81e 6000 	ldrb.w	r6, [lr, r0]
 8002472:	f81c c000 	ldrb.w	ip, [ip, r0]
 8002476:	3601      	adds	r6, #1
 8002478:	4566      	cmp	r6, ip
 800247a:	d070      	beq.n	800255e <tactile_bridged_i2c_async_tick+0x23e>
          cs_gpio->BSRRL = cs_pin_mask; // de-assert CS
          *status = TBPS_WAIT_FOR_COMPLETION;
        }
        else
        {
          g_tactile_i2c_async_data_txrx_idx[tactile_port]++;
 800247c:	b2f6      	uxtb	r6, r6
          spi->DR = g_tactile_i2c_async_data[tactile_port][
 800247e:	eb06 2300 	add.w	r3, r6, r0, lsl #8
 8002482:	4945      	ldr	r1, [pc, #276]	; (8002598 <tactile_bridged_i2c_async_tick+0x278>)
          cs_gpio->BSRRL = cs_pin_mask; // de-assert CS
          *status = TBPS_WAIT_FOR_COMPLETION;
        }
        else
        {
          g_tactile_i2c_async_data_txrx_idx[tactile_port]++;
 8002484:	f80e 6000 	strb.w	r6, [lr, r0]
          spi->DR = g_tactile_i2c_async_data[tactile_port][
 8002488:	5ccb      	ldrb	r3, [r1, r3]
 800248a:	8193      	strh	r3, [r2, #12]
 800248c:	e7db      	b.n	8002446 <tactile_bridged_i2c_async_tick+0x126>
            *status = TBPS_DONE_SUCCESS; // faster if we don't check...
        }
      }
      break;
    case TBPS_READ_CS_LOW:
      if (SYSTIME - g_tactile_i2c_async_start_us[tactile_port] > 4)
 800248e:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
 8002492:	4c3e      	ldr	r4, [pc, #248]	; (800258c <tactile_bridged_i2c_async_tick+0x26c>)
 8002494:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8002496:	f854 6020 	ldr.w	r6, [r4, r0, lsl #2]
 800249a:	1b89      	subs	r1, r1, r6
 800249c:	2904      	cmp	r1, #4
 800249e:	f67f af6f 	bls.w	8002380 <tactile_bridged_i2c_async_tick+0x60>
      {
        spi->DR = 0x06; // read buffer command
 80024a2:	2106      	movs	r1, #6
 80024a4:	8191      	strh	r1, [r2, #12]
        spi->DR;
 80024a6:	8992      	ldrh	r2, [r2, #12]
        g_tactile_i2c_async_start_us[tactile_port] = SYSTIME;
        *status = TBPS_READ_TXRX;
        g_tactile_i2c_async_data_txrx_idx[tactile_port] = 0;
 80024a8:	493c      	ldr	r1, [pc, #240]	; (800259c <tactile_bridged_i2c_async_tick+0x27c>)
    case TBPS_READ_CS_LOW:
      if (SYSTIME - g_tactile_i2c_async_start_us[tactile_port] > 4)
      {
        spi->DR = 0x06; // read buffer command
        spi->DR;
        g_tactile_i2c_async_start_us[tactile_port] = SYSTIME;
 80024aa:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 80024ac:	f844 2020 	str.w	r2, [r4, r0, lsl #2]
        *status = TBPS_READ_TXRX;
        g_tactile_i2c_async_data_txrx_idx[tactile_port] = 0;
 80024b0:	2400      	movs	r4, #0
      if (SYSTIME - g_tactile_i2c_async_start_us[tactile_port] > 4)
      {
        spi->DR = 0x06; // read buffer command
        spi->DR;
        g_tactile_i2c_async_start_us[tactile_port] = SYSTIME;
        *status = TBPS_READ_TXRX;
 80024b2:	2207      	movs	r2, #7
        g_tactile_i2c_async_data_txrx_idx[tactile_port] = 0;
 80024b4:	540c      	strb	r4, [r1, r0]
      if (SYSTIME - g_tactile_i2c_async_start_us[tactile_port] > 4)
      {
        spi->DR = 0x06; // read buffer command
        spi->DR;
        g_tactile_i2c_async_start_us[tactile_port] = SYSTIME;
        *status = TBPS_READ_TXRX;
 80024b6:	f847 2023 	str.w	r2, [r7, r3, lsl #2]
 80024ba:	e761      	b.n	8002380 <tactile_bridged_i2c_async_tick+0x60>
        g_tactile_i2c_async_data_txrx_idx[tactile_port] = 0;
      }
      break;
    case TBPS_READ_TXRX:
      if (SYSTIME - g_tactile_i2c_async_start_us[tactile_port] > 15)
 80024bc:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
 80024c0:	4d32      	ldr	r5, [pc, #200]	; (800258c <tactile_bridged_i2c_async_tick+0x26c>)
 80024c2:	6a76      	ldr	r6, [r6, #36]	; 0x24
 80024c4:	f855 e020 	ldr.w	lr, [r5, r0, lsl #2]
 80024c8:	ebce 0606 	rsb	r6, lr, r6
 80024cc:	2e0f      	cmp	r6, #15
 80024ce:	f67f af57 	bls.w	8002380 <tactile_bridged_i2c_async_tick+0x60>
      {
        volatile uint8_t dr = (uint8_t)spi->DR;
        if (g_tactile_i2c_async_data_txrx_idx[tactile_port] > 0)
 80024d2:	f8df c0c8 	ldr.w	ip, [pc, #200]	; 800259c <tactile_bridged_i2c_async_tick+0x27c>
      }
      break;
    case TBPS_READ_TXRX:
      if (SYSTIME - g_tactile_i2c_async_start_us[tactile_port] > 15)
      {
        volatile uint8_t dr = (uint8_t)spi->DR;
 80024d6:	f8b2 e00c 	ldrh.w	lr, [r2, #12]
        if (g_tactile_i2c_async_data_txrx_idx[tactile_port] > 0)
 80024da:	f81c 6000 	ldrb.w	r6, [ip, r0]
      }
      break;
    case TBPS_READ_TXRX:
      if (SYSTIME - g_tactile_i2c_async_start_us[tactile_port] > 15)
      {
        volatile uint8_t dr = (uint8_t)spi->DR;
 80024de:	fa5f fe8e 	uxtb.w	lr, lr
 80024e2:	f88d e007 	strb.w	lr, [sp, #7]
        if (g_tactile_i2c_async_data_txrx_idx[tactile_port] > 0)
 80024e6:	b146      	cbz	r6, 80024fa <tactile_bridged_i2c_async_tick+0x1da>
        {
          g_tactile_i2c_async_data[tactile_port][
            g_tactile_i2c_async_data_txrx_idx[tactile_port]-1] = dr;
 80024e8:	f8df e0ac 	ldr.w	lr, [pc, #172]	; 8002598 <tactile_bridged_i2c_async_tick+0x278>
 80024ec:	f89d 8007 	ldrb.w	r8, [sp, #7]
 80024f0:	eb0e 2e00 	add.w	lr, lr, r0, lsl #8
 80024f4:	44b6      	add	lr, r6
 80024f6:	f80e 8c01 	strb.w	r8, [lr, #-1]
        }
        g_tactile_i2c_async_data_txrx_idx[tactile_port]++;
        if (g_tactile_i2c_async_data_txrx_idx[tactile_port] ==
            g_tactile_i2c_async_data_len[tactile_port] + 1)
 80024fa:	f8df e098 	ldr.w	lr, [pc, #152]	; 8002594 <tactile_bridged_i2c_async_tick+0x274>
 80024fe:	f81e e000 	ldrb.w	lr, [lr, r0]
        if (g_tactile_i2c_async_data_txrx_idx[tactile_port] > 0)
        {
          g_tactile_i2c_async_data[tactile_port][
            g_tactile_i2c_async_data_txrx_idx[tactile_port]-1] = dr;
        }
        g_tactile_i2c_async_data_txrx_idx[tactile_port]++;
 8002502:	3601      	adds	r6, #1
 8002504:	b2f6      	uxtb	r6, r6
        if (g_tactile_i2c_async_data_txrx_idx[tactile_port] ==
            g_tactile_i2c_async_data_len[tactile_port] + 1)
 8002506:	f10e 0e01 	add.w	lr, lr, #1
        {
          g_tactile_i2c_async_data[tactile_port][
            g_tactile_i2c_async_data_txrx_idx[tactile_port]-1] = dr;
        }
        g_tactile_i2c_async_data_txrx_idx[tactile_port]++;
        if (g_tactile_i2c_async_data_txrx_idx[tactile_port] ==
 800250a:	4576      	cmp	r6, lr
        if (g_tactile_i2c_async_data_txrx_idx[tactile_port] > 0)
        {
          g_tactile_i2c_async_data[tactile_port][
            g_tactile_i2c_async_data_txrx_idx[tactile_port]-1] = dr;
        }
        g_tactile_i2c_async_data_txrx_idx[tactile_port]++;
 800250c:	f80c 6000 	strb.w	r6, [ip, r0]
        if (g_tactile_i2c_async_data_txrx_idx[tactile_port] ==
 8002510:	d02b      	beq.n	800256a <tactile_bridged_i2c_async_tick+0x24a>
        {
          cs_gpio->BSRRL = cs_pin_mask; // de-assert CS
          *status = TBPS_READ_TXRX_WAIT;
        }
        else
          spi->DR = 0x0;
 8002512:	2300      	movs	r3, #0
 8002514:	8193      	strh	r3, [r2, #12]
 8002516:	e796      	b.n	8002446 <tactile_bridged_i2c_async_tick+0x126>
      }
      break;
    case TBPS_WAIT_FOR_COMPLETION:
      {
        const uint32_t us_to_wait = 180 + 110 *
                                    g_tactile_i2c_async_data_len[tactile_port];
 8002518:	4d1e      	ldr	r5, [pc, #120]	; (8002594 <tactile_bridged_i2c_async_tick+0x274>)
        if (SYSTIME - g_tactile_i2c_async_start_us[tactile_port] > us_to_wait)
 800251a:	f8df e070 	ldr.w	lr, [pc, #112]	; 800258c <tactile_bridged_i2c_async_tick+0x26c>
      }
      break;
    case TBPS_WAIT_FOR_COMPLETION:
      {
        const uint32_t us_to_wait = 180 + 110 *
                                    g_tactile_i2c_async_data_len[tactile_port];
 800251e:	f815 8000 	ldrb.w	r8, [r5, r0]
        if (SYSTIME - g_tactile_i2c_async_start_us[tactile_port] > us_to_wait)
 8002522:	f04f 4c80 	mov.w	ip, #1073741824	; 0x40000000
        g_tactile_i2c_async_start_us[tactile_port] = SYSTIME;
      }
      break;
    case TBPS_WAIT_FOR_COMPLETION:
      {
        const uint32_t us_to_wait = 180 + 110 *
 8002526:	266e      	movs	r6, #110	; 0x6e
                                    g_tactile_i2c_async_data_len[tactile_port];
        if (SYSTIME - g_tactile_i2c_async_start_us[tactile_port] > us_to_wait)
 8002528:	f8dc 2024 	ldr.w	r2, [ip, #36]	; 0x24
 800252c:	f85e 9020 	ldr.w	r9, [lr, r0, lsl #2]
        g_tactile_i2c_async_start_us[tactile_port] = SYSTIME;
      }
      break;
    case TBPS_WAIT_FOR_COMPLETION:
      {
        const uint32_t us_to_wait = 180 + 110 *
 8002530:	25b4      	movs	r5, #180	; 0xb4
                                    g_tactile_i2c_async_data_len[tactile_port];
        if (SYSTIME - g_tactile_i2c_async_start_us[tactile_port] > us_to_wait)
 8002532:	ebc9 0202 	rsb	r2, r9, r2
        g_tactile_i2c_async_start_us[tactile_port] = SYSTIME;
      }
      break;
    case TBPS_WAIT_FOR_COMPLETION:
      {
        const uint32_t us_to_wait = 180 + 110 *
 8002536:	fb16 5508 	smlabb	r5, r6, r8, r5
                                    g_tactile_i2c_async_data_len[tactile_port];
        if (SYSTIME - g_tactile_i2c_async_start_us[tactile_port] > us_to_wait)
 800253a:	4295      	cmp	r5, r2
 800253c:	f4bf af20 	bcs.w	8002380 <tactile_bridged_i2c_async_tick+0x60>
        {
          if (g_tactile_i2c_async_address[tactile_port] & 0x1)
 8002540:	4a13      	ldr	r2, [pc, #76]	; (8002590 <tactile_bridged_i2c_async_tick+0x270>)
 8002542:	5c12      	ldrb	r2, [r2, r0]
 8002544:	07d2      	lsls	r2, r2, #31
 8002546:	f57f af17 	bpl.w	8002378 <tactile_bridged_i2c_async_tick+0x58>
          {
            // it's a read. we need to harvest the data now.
            *status = TBPS_READ_CS_LOW;
            cs_gpio->BSRRH = cs_pin_mask;
 800254a:	b289      	uxth	r1, r1
 800254c:	8361      	strh	r1, [r4, #26]
            g_tactile_i2c_async_start_us[tactile_port] = SYSTIME;
 800254e:	f8dc 2024 	ldr.w	r2, [ip, #36]	; 0x24
 8002552:	f84e 2020 	str.w	r2, [lr, r0, lsl #2]
        if (SYSTIME - g_tactile_i2c_async_start_us[tactile_port] > us_to_wait)
        {
          if (g_tactile_i2c_async_address[tactile_port] & 0x1)
          {
            // it's a read. we need to harvest the data now.
            *status = TBPS_READ_CS_LOW;
 8002556:	2206      	movs	r2, #6
 8002558:	f847 2023 	str.w	r2, [r7, r3, lsl #2]
 800255c:	e710      	b.n	8002380 <tactile_bridged_i2c_async_tick+0x60>
      if (SYSTIME - g_tactile_i2c_async_start_us[tactile_port] > 15)
      {
        if (g_tactile_i2c_async_data_txrx_idx[tactile_port] + 1 ==
            g_tactile_i2c_async_data_len[tactile_port])
        {
          cs_gpio->BSRRL = cs_pin_mask; // de-assert CS
 800255e:	b289      	uxth	r1, r1
          *status = TBPS_WAIT_FOR_COMPLETION;
 8002560:	2205      	movs	r2, #5
      if (SYSTIME - g_tactile_i2c_async_start_us[tactile_port] > 15)
      {
        if (g_tactile_i2c_async_data_txrx_idx[tactile_port] + 1 ==
            g_tactile_i2c_async_data_len[tactile_port])
        {
          cs_gpio->BSRRL = cs_pin_mask; // de-assert CS
 8002562:	8321      	strh	r1, [r4, #24]
          *status = TBPS_WAIT_FOR_COMPLETION;
 8002564:	f847 2023 	str.w	r2, [r7, r3, lsl #2]
 8002568:	e76d      	b.n	8002446 <tactile_bridged_i2c_async_tick+0x126>
        }
        g_tactile_i2c_async_data_txrx_idx[tactile_port]++;
        if (g_tactile_i2c_async_data_txrx_idx[tactile_port] ==
            g_tactile_i2c_async_data_len[tactile_port] + 1)
        {
          cs_gpio->BSRRL = cs_pin_mask; // de-assert CS
 800256a:	b289      	uxth	r1, r1
          *status = TBPS_READ_TXRX_WAIT;
 800256c:	2208      	movs	r2, #8
        }
        g_tactile_i2c_async_data_txrx_idx[tactile_port]++;
        if (g_tactile_i2c_async_data_txrx_idx[tactile_port] ==
            g_tactile_i2c_async_data_len[tactile_port] + 1)
        {
          cs_gpio->BSRRL = cs_pin_mask; // de-assert CS
 800256e:	8321      	strh	r1, [r4, #24]
          *status = TBPS_READ_TXRX_WAIT;
 8002570:	f847 2023 	str.w	r2, [r7, r3, lsl #2]
 8002574:	e767      	b.n	8002446 <tactile_bridged_i2c_async_tick+0x126>
 8002576:	bf00      	nop
 8002578:	20010418 	.word	0x20010418
 800257c:	40013000 	.word	0x40013000
 8002580:	40020000 	.word	0x40020000
 8002584:	40020400 	.word	0x40020400
 8002588:	40003800 	.word	0x40003800
 800258c:	2001044c 	.word	0x2001044c
 8002590:	20010448 	.word	0x20010448
 8002594:	2001045c 	.word	0x2001045c
 8002598:	2000fff0 	.word	0x2000fff0
 800259c:	20010434 	.word	0x20010434

080025a0 <tactile_i2c_async_tick>:
  }
}

void tactile_i2c_async_tick(const uint_fast8_t port)
{
  if (port >= NUM_TACTILE_PORTS)
 80025a0:	2803      	cmp	r0, #3
 80025a2:	d803      	bhi.n	80025ac <tactile_i2c_async_tick+0xc>
    return; // let's not corrupt memory.
  if (port == 0 || port == 1) // on-chip i2c transceiver
 80025a4:	2801      	cmp	r0, #1
 80025a6:	d902      	bls.n	80025ae <tactile_i2c_async_tick+0xe>
    tactile_internal_i2c_async_tick(port);
  else
    tactile_bridged_i2c_async_tick(port);
 80025a8:	f7ff beba 	b.w	8002320 <tactile_bridged_i2c_async_tick>
 80025ac:	4770      	bx	lr
 80025ae:	f7ff bdd5 	b.w	800215c <tactile_internal_i2c_async_tick.part.2>
 80025b2:	bf00      	nop

080025b4 <tactile_bridge_reset>:
  */
  printf("done with tactile_init()\r\n");
}

void tactile_bridge_reset()
{
 80025b4:	b500      	push	{lr}
  // the two SPI-I2C bridges have their RESETs tied to a common MCU pin,
  // so this function will reset both of them
  printf("tactile_bridge_reset()\r\n");
 80025b6:	4814      	ldr	r0, [pc, #80]	; (8002608 <tactile_bridge_reset+0x54>)
  */
  printf("done with tactile_init()\r\n");
}

void tactile_bridge_reset()
{
 80025b8:	b083      	sub	sp, #12
  // the two SPI-I2C bridges have their RESETs tied to a common MCU pin,
  // so this function will reset both of them
  printf("tactile_bridge_reset()\r\n");
 80025ba:	f001 f8ad 	bl	8003718 <puts>
  GPIOC->BSRRH = 1 << PORTC_I2C_BRIDGE_RESET;
 80025be:	4a13      	ldr	r2, [pc, #76]	; (800260c <tactile_bridge_reset+0x58>)
  for (volatile int i = 0; i < 10000; i++) { } // assert RESET
 80025c0:	2300      	movs	r3, #0
void tactile_bridge_reset()
{
  // the two SPI-I2C bridges have their RESETs tied to a common MCU pin,
  // so this function will reset both of them
  printf("tactile_bridge_reset()\r\n");
  GPIOC->BSRRH = 1 << PORTC_I2C_BRIDGE_RESET;
 80025c2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80025c6:	8351      	strh	r1, [r2, #26]
  for (volatile int i = 0; i < 10000; i++) { } // assert RESET
 80025c8:	9300      	str	r3, [sp, #0]
 80025ca:	9b00      	ldr	r3, [sp, #0]
 80025cc:	f242 720f 	movw	r2, #9999	; 0x270f
 80025d0:	4293      	cmp	r3, r2
 80025d2:	dc05      	bgt.n	80025e0 <tactile_bridge_reset+0x2c>
 80025d4:	9b00      	ldr	r3, [sp, #0]
 80025d6:	3301      	adds	r3, #1
 80025d8:	9300      	str	r3, [sp, #0]
 80025da:	9b00      	ldr	r3, [sp, #0]
 80025dc:	4293      	cmp	r3, r2
 80025de:	ddf9      	ble.n	80025d4 <tactile_bridge_reset+0x20>
  GPIOC->BSRRL = 1 << PORTC_I2C_BRIDGE_RESET;
 80025e0:	4a0a      	ldr	r2, [pc, #40]	; (800260c <tactile_bridge_reset+0x58>)
  for (volatile int i = 0; i < 10000; i++) { } // then let them boot up
 80025e2:	2300      	movs	r3, #0
  // the two SPI-I2C bridges have their RESETs tied to a common MCU pin,
  // so this function will reset both of them
  printf("tactile_bridge_reset()\r\n");
  GPIOC->BSRRH = 1 << PORTC_I2C_BRIDGE_RESET;
  for (volatile int i = 0; i < 10000; i++) { } // assert RESET
  GPIOC->BSRRL = 1 << PORTC_I2C_BRIDGE_RESET;
 80025e4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80025e8:	8311      	strh	r1, [r2, #24]
  for (volatile int i = 0; i < 10000; i++) { } // then let them boot up
 80025ea:	9301      	str	r3, [sp, #4]
 80025ec:	9b01      	ldr	r3, [sp, #4]
 80025ee:	f242 720f 	movw	r2, #9999	; 0x270f
 80025f2:	4293      	cmp	r3, r2
 80025f4:	dc05      	bgt.n	8002602 <tactile_bridge_reset+0x4e>
 80025f6:	9b01      	ldr	r3, [sp, #4]
 80025f8:	3301      	adds	r3, #1
 80025fa:	9301      	str	r3, [sp, #4]
 80025fc:	9b01      	ldr	r3, [sp, #4]
 80025fe:	4293      	cmp	r3, r2
 8002600:	ddf9      	ble.n	80025f6 <tactile_bridge_reset+0x42>
}
 8002602:	b003      	add	sp, #12
 8002604:	f85d fb04 	ldr.w	pc, [sp], #4
 8002608:	0800a470 	.word	0x0800a470
 800260c:	40020800 	.word	0x40020800

08002610 <tactile_init>:
}

//////////////////////////////////////////////////////////////////////////////

void tactile_init()
{
 8002610:	b5f0      	push	{r4, r5, r6, r7, lr}
  printf("tactile_init()\r\n");
 8002612:	4871      	ldr	r0, [pc, #452]	; (80027d8 <tactile_init+0x1c8>)
}

//////////////////////////////////////////////////////////////////////////////

void tactile_init()
{
 8002614:	b083      	sub	sp, #12
  printf("tactile_init()\r\n");
 8002616:	f001 f87f 	bl	8003718 <puts>
  RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN |
 800261a:	4b70      	ldr	r3, [pc, #448]	; (80027dc <tactile_init+0x1cc>)
  RCC->APB1ENR |= RCC_APB1ENR_I2C1EN |
                  RCC_APB1ENR_I2C3EN |
                  RCC_APB1ENR_SPI2EN;
  RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;

  pin_set_alternate_function(GPIOB, PORTB_I2C1_SCL, 4);
 800261c:	4870      	ldr	r0, [pc, #448]	; (80027e0 <tactile_init+0x1d0>)
//////////////////////////////////////////////////////////////////////////////

void tactile_init()
{
  printf("tactile_init()\r\n");
  RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN |
 800261e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002620:	f042 020f 	orr.w	r2, r2, #15
 8002624:	631a      	str	r2, [r3, #48]	; 0x30
                  RCC_AHB1ENR_GPIOBEN |
                  RCC_AHB1ENR_GPIOCEN |
                  RCC_AHB1ENR_GPIODEN;
  RCC->APB1ENR |= RCC_APB1ENR_I2C1EN |
 8002626:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002628:	f442 0220 	orr.w	r2, r2, #10485760	; 0xa00000
 800262c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002630:	641a      	str	r2, [r3, #64]	; 0x40
                  RCC_APB1ENR_I2C3EN |
                  RCC_APB1ENR_SPI2EN;
  RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
 8002632:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002634:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002638:	645a      	str	r2, [r3, #68]	; 0x44

  pin_set_alternate_function(GPIOB, PORTB_I2C1_SCL, 4);
 800263a:	2106      	movs	r1, #6
 800263c:	2204      	movs	r2, #4
 800263e:	f000 fc3f 	bl	8002ec0 <pin_set_alternate_function>
  pin_set_alternate_function(GPIOB, PORTB_I2C1_SDA, 4);
 8002642:	4867      	ldr	r0, [pc, #412]	; (80027e0 <tactile_init+0x1d0>)
 8002644:	2107      	movs	r1, #7
 8002646:	2204      	movs	r2, #4
 8002648:	f000 fc3a 	bl	8002ec0 <pin_set_alternate_function>
  pin_set_output_type(GPIOB, PORTB_I2C1_SCL, PIN_OUTPUT_TYPE_OPEN_DRAIN);
 800264c:	4864      	ldr	r0, [pc, #400]	; (80027e0 <tactile_init+0x1d0>)
 800264e:	2106      	movs	r1, #6
 8002650:	2201      	movs	r2, #1
 8002652:	f000 fc27 	bl	8002ea4 <pin_set_output_type>
  pin_set_output_type(GPIOB, PORTB_I2C1_SDA, PIN_OUTPUT_TYPE_OPEN_DRAIN);
 8002656:	4862      	ldr	r0, [pc, #392]	; (80027e0 <tactile_init+0x1d0>)
 8002658:	2107      	movs	r1, #7
 800265a:	2201      	movs	r2, #1
 800265c:	f000 fc22 	bl	8002ea4 <pin_set_output_type>

  pin_set_alternate_function(GPIOA, PORTA_I2C3_SCL, 4);
 8002660:	4860      	ldr	r0, [pc, #384]	; (80027e4 <tactile_init+0x1d4>)
 8002662:	2108      	movs	r1, #8
 8002664:	2204      	movs	r2, #4
 8002666:	f000 fc2b 	bl	8002ec0 <pin_set_alternate_function>
  pin_set_alternate_function(GPIOC, PORTC_I2C3_SDA, 4);
 800266a:	485f      	ldr	r0, [pc, #380]	; (80027e8 <tactile_init+0x1d8>)
 800266c:	2109      	movs	r1, #9
 800266e:	2204      	movs	r2, #4
 8002670:	f000 fc26 	bl	8002ec0 <pin_set_alternate_function>
  pin_set_output_type(GPIOA, PORTA_I2C3_SCL, PIN_OUTPUT_TYPE_OPEN_DRAIN);
 8002674:	485b      	ldr	r0, [pc, #364]	; (80027e4 <tactile_init+0x1d4>)
 8002676:	2108      	movs	r1, #8
 8002678:	2201      	movs	r2, #1
 800267a:	f000 fc13 	bl	8002ea4 <pin_set_output_type>
  pin_set_output_type(GPIOC, PORTC_I2C3_SDA, PIN_OUTPUT_TYPE_OPEN_DRAIN);
 800267e:	485a      	ldr	r0, [pc, #360]	; (80027e8 <tactile_init+0x1d8>)
 8002680:	2109      	movs	r1, #9
 8002682:	2201      	movs	r2, #1
 8002684:	f000 fc0e 	bl	8002ea4 <pin_set_output_type>

  //I2C1->CCR |= I2C_CCR_FS | // set fast mode
  //             35; // 42 MHz / (3 * 400 kHz) == 35
  //I2C1->TRISE = 42 * 300 / 1000 + 1; // not sure here.
  I2C1->CR2   |= APB_MHZ;
 8002688:	4a58      	ldr	r2, [pc, #352]	; (80027ec <tactile_init+0x1dc>)
  I2C1->CCR   |= I2C_CCR;
  I2C1->TRISE &= ~0x3f;
  I2C1->TRISE |= I2C_TRISE;
  I2C1->CR1   |= I2C_CR1_PE;

  I2C3->CR2   |= APB_MHZ;
 800268a:	4b59      	ldr	r3, [pc, #356]	; (80027f0 <tactile_init+0x1e0>)
  pin_set_output_type(GPIOC, PORTC_I2C3_SDA, PIN_OUTPUT_TYPE_OPEN_DRAIN);

  //I2C1->CCR |= I2C_CCR_FS | // set fast mode
  //             35; // 42 MHz / (3 * 400 kHz) == 35
  //I2C1->TRISE = 42 * 300 / 1000 + 1; // not sure here.
  I2C1->CR2   |= APB_MHZ;
 800268c:	8891      	ldrh	r1, [r2, #4]
  I2C3->TRISE &= ~0x3f;
  I2C3->TRISE |= I2C_TRISE;
  I2C3->CR1   |= I2C_CR1_PE;

  // now, set up the spi-to-i2c bridges
  pin_set_output(GPIOC, PORTC_I2C_BRIDGE_RESET);
 800268e:	4856      	ldr	r0, [pc, #344]	; (80027e8 <tactile_init+0x1d8>)
  pin_set_output_type(GPIOC, PORTC_I2C3_SDA, PIN_OUTPUT_TYPE_OPEN_DRAIN);

  //I2C1->CCR |= I2C_CCR_FS | // set fast mode
  //             35; // 42 MHz / (3 * 400 kHz) == 35
  //I2C1->TRISE = 42 * 300 / 1000 + 1; // not sure here.
  I2C1->CR2   |= APB_MHZ;
 8002690:	b289      	uxth	r1, r1
 8002692:	f041 012a 	orr.w	r1, r1, #42	; 0x2a
 8002696:	8091      	strh	r1, [r2, #4]
  I2C1->CCR   |= I2C_CCR;
 8002698:	8b91      	ldrh	r1, [r2, #28]
 800269a:	b289      	uxth	r1, r1
 800269c:	f041 01d2 	orr.w	r1, r1, #210	; 0xd2
 80026a0:	8391      	strh	r1, [r2, #28]
  I2C1->TRISE &= ~0x3f;
 80026a2:	8c11      	ldrh	r1, [r2, #32]
 80026a4:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 80026a8:	0409      	lsls	r1, r1, #16
 80026aa:	0c09      	lsrs	r1, r1, #16
 80026ac:	8411      	strh	r1, [r2, #32]
  I2C1->TRISE |= I2C_TRISE;
 80026ae:	8c11      	ldrh	r1, [r2, #32]
 80026b0:	b289      	uxth	r1, r1
 80026b2:	f041 0109 	orr.w	r1, r1, #9
 80026b6:	8411      	strh	r1, [r2, #32]
  I2C1->CR1   |= I2C_CR1_PE;
 80026b8:	8811      	ldrh	r1, [r2, #0]
 80026ba:	b289      	uxth	r1, r1
 80026bc:	f041 0101 	orr.w	r1, r1, #1
 80026c0:	8011      	strh	r1, [r2, #0]

  I2C3->CR2   |= APB_MHZ;
 80026c2:	889a      	ldrh	r2, [r3, #4]
 80026c4:	b292      	uxth	r2, r2
 80026c6:	f042 022a 	orr.w	r2, r2, #42	; 0x2a
 80026ca:	809a      	strh	r2, [r3, #4]
  I2C3->CCR   |= I2C_CCR;
 80026cc:	8b9a      	ldrh	r2, [r3, #28]
 80026ce:	b292      	uxth	r2, r2
 80026d0:	f042 02d2 	orr.w	r2, r2, #210	; 0xd2
 80026d4:	839a      	strh	r2, [r3, #28]
  I2C3->TRISE &= ~0x3f;
 80026d6:	8c1a      	ldrh	r2, [r3, #32]
 80026d8:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80026dc:	0412      	lsls	r2, r2, #16
 80026de:	0c12      	lsrs	r2, r2, #16
 80026e0:	841a      	strh	r2, [r3, #32]
  I2C3->TRISE |= I2C_TRISE;
 80026e2:	8c1a      	ldrh	r2, [r3, #32]
 80026e4:	b292      	uxth	r2, r2
 80026e6:	f042 0209 	orr.w	r2, r2, #9
 80026ea:	841a      	strh	r2, [r3, #32]
  I2C3->CR1   |= I2C_CR1_PE;
 80026ec:	881a      	ldrh	r2, [r3, #0]
 80026ee:	b292      	uxth	r2, r2
 80026f0:	f042 0201 	orr.w	r2, r2, #1
 80026f4:	801a      	strh	r2, [r3, #0]

  // now, set up the spi-to-i2c bridges
  pin_set_output(GPIOC, PORTC_I2C_BRIDGE_RESET);
 80026f6:	210e      	movs	r1, #14
 80026f8:	f000 fc10 	bl	8002f1c <pin_set_output>
  pin_set_output(GPIOA, PORTA_BRIDGE0_CS);
 80026fc:	4839      	ldr	r0, [pc, #228]	; (80027e4 <tactile_init+0x1d4>)
 80026fe:	2104      	movs	r1, #4
 8002700:	f000 fc0c 	bl	8002f1c <pin_set_output>
  pin_set_output(GPIOB, PORTB_BRIDGE1_CS);
 8002704:	4836      	ldr	r0, [pc, #216]	; (80027e0 <tactile_init+0x1d0>)
 8002706:	2109      	movs	r1, #9
 8002708:	f000 fc08 	bl	8002f1c <pin_set_output>
  pin_set_output_level(GPIOA, PORTA_BRIDGE0_CS, 1);
 800270c:	4835      	ldr	r0, [pc, #212]	; (80027e4 <tactile_init+0x1d4>)
 800270e:	2104      	movs	r1, #4
 8002710:	2201      	movs	r2, #1
 8002712:	f000 fc13 	bl	8002f3c <pin_set_output_level>
  pin_set_output_level(GPIOA, PORTB_BRIDGE1_CS, 1);
 8002716:	4833      	ldr	r0, [pc, #204]	; (80027e4 <tactile_init+0x1d4>)
 8002718:	2109      	movs	r1, #9
 800271a:	2201      	movs	r2, #1
 800271c:	f000 fc0e 	bl	8002f3c <pin_set_output_level>

  pin_set_alternate_function(GPIOA, PORTA_BRIDGE0_MISO, 5);
 8002720:	4830      	ldr	r0, [pc, #192]	; (80027e4 <tactile_init+0x1d4>)
 8002722:	2106      	movs	r1, #6
 8002724:	2205      	movs	r2, #5
 8002726:	f000 fbcb 	bl	8002ec0 <pin_set_alternate_function>
  pin_set_alternate_function(GPIOB, PORTB_BRIDGE0_MOSI, 5);
 800272a:	2105      	movs	r1, #5
 800272c:	460a      	mov	r2, r1
 800272e:	482c      	ldr	r0, [pc, #176]	; (80027e0 <tactile_init+0x1d0>)
 8002730:	f000 fbc6 	bl	8002ec0 <pin_set_alternate_function>
  pin_set_alternate_function(GPIOA, PORTA_BRIDGE0_SCLK, 5);
 8002734:	2105      	movs	r1, #5
 8002736:	460a      	mov	r2, r1
 8002738:	482a      	ldr	r0, [pc, #168]	; (80027e4 <tactile_init+0x1d4>)
 800273a:	f000 fbc1 	bl	8002ec0 <pin_set_alternate_function>
  pin_set_alternate_function(GPIOC, PORTC_BRIDGE1_MISO, 5);
 800273e:	482a      	ldr	r0, [pc, #168]	; (80027e8 <tactile_init+0x1d8>)
 8002740:	2102      	movs	r1, #2
 8002742:	2205      	movs	r2, #5
 8002744:	f000 fbbc 	bl	8002ec0 <pin_set_alternate_function>
  pin_set_alternate_function(GPIOC, PORTC_BRIDGE1_MOSI, 5);
 8002748:	4827      	ldr	r0, [pc, #156]	; (80027e8 <tactile_init+0x1d8>)
 800274a:	2103      	movs	r1, #3
 800274c:	2205      	movs	r2, #5
 800274e:	f000 fbb7 	bl	8002ec0 <pin_set_alternate_function>
  pin_set_alternate_function(GPIOD, PORTD_BRIDGE1_SCLK, 5);
 8002752:	4828      	ldr	r0, [pc, #160]	; (80027f4 <tactile_init+0x1e4>)
 8002754:	2103      	movs	r1, #3
 8002756:	2205      	movs	r2, #5
 8002758:	f000 fbb2 	bl	8002ec0 <pin_set_alternate_function>

  // spi1 is running from a 84 MHz pclk. set it up with
  // sclk = pclk/64 to stay within datasheet limits.
  SPI1->CR1 = SPI_CR1_BR_2 |
 800275c:	4926      	ldr	r1, [pc, #152]	; (80027f8 <tactile_init+0x1e8>)
              SPI_CR1_SSM  |
              SPI_CR1_SSI  |
              SPI_CR1_SPE;

  // bit rate = 42 mhz / 32 = 1.313 MHz
  SPI2->CR1 = SPI_CR1_BR_2 |
 800275e:	4b27      	ldr	r3, [pc, #156]	; (80027fc <tactile_init+0x1ec>)
  pin_set_alternate_function(GPIOC, PORTC_BRIDGE1_MOSI, 5);
  pin_set_alternate_function(GPIOD, PORTD_BRIDGE1_SCLK, 5);

  // spi1 is running from a 84 MHz pclk. set it up with
  // sclk = pclk/64 to stay within datasheet limits.
  SPI1->CR1 = SPI_CR1_BR_2 |
 8002760:	f240 306f 	movw	r0, #879	; 0x36f
              SPI_CR1_SSM  |
              SPI_CR1_SSI  |
              SPI_CR1_SPE;

  // bit rate = 42 mhz / 32 = 1.313 MHz
  SPI2->CR1 = SPI_CR1_BR_2 |
 8002764:	f240 3267 	movw	r2, #871	; 0x367
  pin_set_alternate_function(GPIOC, PORTC_BRIDGE1_MOSI, 5);
  pin_set_alternate_function(GPIOD, PORTD_BRIDGE1_SCLK, 5);

  // spi1 is running from a 84 MHz pclk. set it up with
  // sclk = pclk/64 to stay within datasheet limits.
  SPI1->CR1 = SPI_CR1_BR_2 |
 8002768:	8008      	strh	r0, [r1, #0]
              SPI_CR1_SSM  |
              SPI_CR1_SSI  |
              SPI_CR1_SPE;

  // bit rate = 42 mhz / 32 = 1.313 MHz
  SPI2->CR1 = SPI_CR1_BR_2 |
 800276a:	801a      	strh	r2, [r3, #0]
              SPI_CR1_CPHA |
              SPI_CR1_SSM  |
              SPI_CR1_SSI  |
              SPI_CR1_SPE;

  tactile_bridge_reset();
 800276c:	f7ff ff22 	bl	80025b4 <tactile_bridge_reset>
  for (int i = 0; i < 2; i++)
 8002770:	2500      	movs	r5, #0
 8002772:	b2ee      	uxtb	r6, r5
}

//////////////////////////////////////////////////////////////////////////////

void tactile_init()
{
 8002774:	2400      	movs	r4, #0

  tactile_bridge_reset();
  for (int i = 0; i < 2; i++)
    for (int j = 0; j < 6; j++)
      printf("tactile bridge %d reg %d: 0x%02x\r\n",
             i, j, tactile_bridge_read_reg(i, j));
 8002776:	b2e1      	uxtb	r1, r4
 8002778:	4630      	mov	r0, r6
 800277a:	f7ff fc75 	bl	8002068 <tactile_bridge_read_reg>
              SPI_CR1_SPE;

  tactile_bridge_reset();
  for (int i = 0; i < 2; i++)
    for (int j = 0; j < 6; j++)
      printf("tactile bridge %d reg %d: 0x%02x\r\n",
 800277e:	4622      	mov	r2, r4
             i, j, tactile_bridge_read_reg(i, j));
 8002780:	4603      	mov	r3, r0
              SPI_CR1_SPE;

  tactile_bridge_reset();
  for (int i = 0; i < 2; i++)
    for (int j = 0; j < 6; j++)
      printf("tactile bridge %d reg %d: 0x%02x\r\n",
 8002782:	4629      	mov	r1, r5
 8002784:	481e      	ldr	r0, [pc, #120]	; (8002800 <tactile_init+0x1f0>)
              SPI_CR1_SSI  |
              SPI_CR1_SPE;

  tactile_bridge_reset();
  for (int i = 0; i < 2; i++)
    for (int j = 0; j < 6; j++)
 8002786:	3401      	adds	r4, #1
      printf("tactile bridge %d reg %d: 0x%02x\r\n",
 8002788:	f000 ff80 	bl	800368c <printf>
              SPI_CR1_SSI  |
              SPI_CR1_SPE;

  tactile_bridge_reset();
  for (int i = 0; i < 2; i++)
    for (int j = 0; j < 6; j++)
 800278c:	2c06      	cmp	r4, #6
 800278e:	d1f2      	bne.n	8002776 <tactile_init+0x166>
              SPI_CR1_SSM  |
              SPI_CR1_SSI  |
              SPI_CR1_SPE;

  tactile_bridge_reset();
  for (int i = 0; i < 2; i++)
 8002790:	b90d      	cbnz	r5, 8002796 <tactile_init+0x186>
 8002792:	2501      	movs	r5, #1
 8002794:	e7ed      	b.n	8002772 <tactile_init+0x162>
 8002796:	2000      	movs	r0, #0
 8002798:	aa01      	add	r2, sp, #4
 800279a:	4603      	mov	r3, r0

static void tactile_bridge_write_reg(const uint8_t bridge_idx,
                                     const uint8_t reg_idx,
                                     const uint8_t reg_val)
{
  uint8_t txd[3] = {0x20, reg_idx, reg_val};
 800279c:	2720      	movs	r7, #32
 800279e:	2602      	movs	r6, #2
 80027a0:	2405      	movs	r4, #5
 80027a2:	2103      	movs	r1, #3
 80027a4:	f88d 7004 	strb.w	r7, [sp, #4]
 80027a8:	f88d 6005 	strb.w	r6, [sp, #5]
 80027ac:	f88d 4006 	strb.w	r4, [sp, #6]
 80027b0:	f7ff fbf4 	bl	8001f9c <tactile_bridge_spi_txrx.part.0>
 80027b4:	aa01      	add	r2, sp, #4
 80027b6:	4628      	mov	r0, r5
 80027b8:	2103      	movs	r1, #3
 80027ba:	2300      	movs	r3, #0
 80027bc:	f88d 7004 	strb.w	r7, [sp, #4]
 80027c0:	f88d 6005 	strb.w	r6, [sp, #5]
 80027c4:	f88d 4006 	strb.w	r4, [sp, #6]
 80027c8:	f7ff fbe8 	bl	8001f9c <tactile_bridge_spi_txrx.part.0>
             result == I2C_SUCCESS ? "SUCCESS" : "FAIL",
             port, sensor, mcu_addr);
    }
  }
  */
  printf("done with tactile_init()\r\n");
 80027cc:	480d      	ldr	r0, [pc, #52]	; (8002804 <tactile_init+0x1f4>)
 80027ce:	f000 ffa3 	bl	8003718 <puts>
}
 80027d2:	b003      	add	sp, #12
 80027d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80027d6:	bf00      	nop
 80027d8:	0800a488 	.word	0x0800a488
 80027dc:	40023800 	.word	0x40023800
 80027e0:	40020400 	.word	0x40020400
 80027e4:	40020000 	.word	0x40020000
 80027e8:	40020800 	.word	0x40020800
 80027ec:	40005400 	.word	0x40005400
 80027f0:	40005c00 	.word	0x40005c00
 80027f4:	40020c00 	.word	0x40020c00
 80027f8:	40013000 	.word	0x40013000
 80027fc:	40003800 	.word	0x40003800
 8002800:	0800a498 	.word	0x0800a498
 8002804:	0800a4bc 	.word	0x0800a4bc

08002808 <tactile_bridge_wait_for_completion>:

tactile_i2c_result_t
tactile_bridge_wait_for_completion
  (const uint_fast8_t bridge_idx,
   const uint32_t wait_time)
{
 8002808:	b570      	push	{r4, r5, r6, lr}
 800280a:	b082      	sub	sp, #8
  for (volatile int i = 0; i < wait_time; i++) { } // la di dah...
 800280c:	2300      	movs	r3, #0
 800280e:	9300      	str	r3, [sp, #0]
 8002810:	9b00      	ldr	r3, [sp, #0]
 8002812:	4299      	cmp	r1, r3
 8002814:	d905      	bls.n	8002822 <tactile_bridge_wait_for_completion+0x1a>
 8002816:	9b00      	ldr	r3, [sp, #0]
 8002818:	3301      	adds	r3, #1
 800281a:	9300      	str	r3, [sp, #0]
 800281c:	9b00      	ldr	r3, [sp, #0]
 800281e:	428b      	cmp	r3, r1
 8002820:	d3f9      	bcc.n	8002816 <tactile_bridge_wait_for_completion+0xe>
 8002822:	b2c5      	uxtb	r5, r0

tactile_i2c_result_t
tactile_bridge_wait_for_completion
  (const uint_fast8_t bridge_idx,
   const uint32_t wait_time)
{
 8002824:	f240 34e9 	movw	r4, #1001	; 0x3e9
  for (volatile int i = 0; i < wait_time; i++) { } // la di dah...
  uint8_t bridge_state = 0xf3;
  int wait_count = 0;
  while (bridge_state == 0xf3)
  {
    for (volatile int i = 0; i < 1000; i++) { } // la di dah...
 8002828:	2600      	movs	r6, #0
 800282a:	9601      	str	r6, [sp, #4]
 800282c:	9b01      	ldr	r3, [sp, #4]
 800282e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002832:	da06      	bge.n	8002842 <tactile_bridge_wait_for_completion+0x3a>
 8002834:	9b01      	ldr	r3, [sp, #4]
 8002836:	3301      	adds	r3, #1
 8002838:	9301      	str	r3, [sp, #4]
 800283a:	9b01      	ldr	r3, [sp, #4]
 800283c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002840:	dbf8      	blt.n	8002834 <tactile_bridge_wait_for_completion+0x2c>
    bridge_state = tactile_bridge_read_reg(bridge_idx, 0x4);
 8002842:	4628      	mov	r0, r5
 8002844:	2104      	movs	r1, #4
 8002846:	f7ff fc0f 	bl	8002068 <tactile_bridge_read_reg>
    if (++wait_count > 1000)
 800284a:	3c01      	subs	r4, #1
 800284c:	d008      	beq.n	8002860 <tactile_bridge_wait_for_completion+0x58>
   const uint32_t wait_time)
{
  for (volatile int i = 0; i < wait_time; i++) { } // la di dah...
  uint8_t bridge_state = 0xf3;
  int wait_count = 0;
  while (bridge_state == 0xf3)
 800284e:	28f3      	cmp	r0, #243	; 0xf3
 8002850:	d0eb      	beq.n	800282a <tactile_bridge_wait_for_completion+0x22>
    bridge_state = tactile_bridge_read_reg(bridge_idx, 0x4);
    if (++wait_count > 1000)
    {
      // a SPI-I2C bridge locked up. try to reset them.
      tactile_bridge_reset();
      return I2C_FAIL;
 8002852:	f1a0 00f0 	sub.w	r0, r0, #240	; 0xf0
 8002856:	fab0 f080 	clz	r0, r0
 800285a:	0940      	lsrs	r0, r0, #5
  }
  if (bridge_state == 0xf0)
    return I2C_SUCCESS;
  else
    return I2C_FAIL;
}
 800285c:	b002      	add	sp, #8
 800285e:	bd70      	pop	{r4, r5, r6, pc}
    for (volatile int i = 0; i < 1000; i++) { } // la di dah...
    bridge_state = tactile_bridge_read_reg(bridge_idx, 0x4);
    if (++wait_count > 1000)
    {
      // a SPI-I2C bridge locked up. try to reset them.
      tactile_bridge_reset();
 8002860:	f7ff fea8 	bl	80025b4 <tactile_bridge_reset>
      return I2C_FAIL;
 8002864:	4620      	mov	r0, r4
  }
  if (bridge_state == 0xf0)
    return I2C_SUCCESS;
  else
    return I2C_FAIL;
}
 8002866:	b002      	add	sp, #8
 8002868:	bd70      	pop	{r4, r5, r6, pc}
 800286a:	bf00      	nop

0800286c <tactile_i2c>:

tactile_i2c_result_t tactile_i2c(uint8_t port,
                                 uint8_t address,
                                 uint8_t *data,
                                 uint8_t data_len)
{
 800286c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if (port == 0 || port == 1) // these ports are MCU on-chip I2C interfaces
 8002870:	2801      	cmp	r0, #1

tactile_i2c_result_t tactile_i2c(uint8_t port,
                                 uint8_t address,
                                 uint8_t *data,
                                 uint8_t data_len)
{
 8002872:	b0c3      	sub	sp, #268	; 0x10c
 8002874:	468e      	mov	lr, r1
 8002876:	af00      	add	r7, sp, #0
 8002878:	4614      	mov	r4, r2
 800287a:	461d      	mov	r5, r3
  if (port == 0 || port == 1) // these ports are MCU on-chip I2C interfaces
 800287c:	d93b      	bls.n	80028f6 <tactile_i2c+0x8a>
    i2c->CR1 |= I2C_CR1_STOP;
    while (i2c->SR2 & I2C_SR2_BUSY) { }
    for (volatile int i = 0; i < 3000; i++) { } // wait a bit
    return address_fail ? I2C_FAIL : I2C_SUCCESS;
  }
  else if (port == 2 || port == 3) // these ports are via SPI-I2C bridge chips
 800287e:	1e82      	subs	r2, r0, #2
 8002880:	b2d6      	uxtb	r6, r2
 8002882:	2e01      	cmp	r6, #1
 8002884:	d905      	bls.n	8002892 <tactile_i2c+0x26>
      return tactile_bridge_i2c_read(bridge_idx, address, data_len, data);
    else
      return tactile_bridge_i2c_write(bridge_idx, address, data_len, data);
  }
  else
    return I2C_FAIL;
 8002886:	2000      	movs	r0, #0
}
 8002888:	f507 7786 	add.w	r7, r7, #268	; 0x10c
 800288c:	46bd      	mov	sp, r7
 800288e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return address_fail ? I2C_FAIL : I2C_SUCCESS;
  }
  else if (port == 2 || port == 3) // these ports are via SPI-I2C bridge chips
  {
    const uint8_t bridge_idx = port - 2;
    if (address & 0x1) // is it a read transaction?
 8002892:	f011 0301 	ands.w	r3, r1, #1
 8002896:	f040 808f 	bne.w	80029b8 <tactile_i2c+0x14c>
{
  uint8_t trimmed_tx_len = tx_len;
  if (trimmed_tx_len > 250)
    trimmed_tx_len = 250;
  uint8_t msg[256];
  msg[0] = 0x00; // write i2c command
 800289a:	f107 0208 	add.w	r2, r7, #8
 800289e:	2dfa      	cmp	r5, #250	; 0xfa
 80028a0:	46ac      	mov	ip, r5
 80028a2:	bf28      	it	cs
 80028a4:	f04f 0cfa 	movcs.w	ip, #250	; 0xfa
 80028a8:	7013      	strb	r3, [r2, #0]
  msg[1] = trimmed_tx_len;
  msg[2] = i2c_addr; // will always perform a write... ignores the LSB
 80028aa:	7091      	strb	r1, [r2, #2]
  uint8_t trimmed_tx_len = tx_len;
  if (trimmed_tx_len > 250)
    trimmed_tx_len = 250;
  uint8_t msg[256];
  msg[0] = 0x00; // write i2c command
  msg[1] = trimmed_tx_len;
 80028ac:	f882 c001 	strb.w	ip, [r2, #1]
  msg[2] = i2c_addr; // will always perform a write... ignores the LSB

  for (int i = 0; i < trimmed_tx_len; i++)
 80028b0:	f1bc 0f00 	cmp.w	ip, #0
 80028b4:	d00c      	beq.n	80028d0 <tactile_i2c+0x64>
 80028b6:	f10c 0302 	add.w	r3, ip, #2
 80028ba:	1e61      	subs	r1, r4, #1
 80028bc:	461c      	mov	r4, r3
 80028be:	4414      	add	r4, r2
 80028c0:	f107 030a 	add.w	r3, r7, #10
    msg[i+3] = txd[i];
 80028c4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80028c8:	f803 0f01 	strb.w	r0, [r3, #1]!
  uint8_t msg[256];
  msg[0] = 0x00; // write i2c command
  msg[1] = trimmed_tx_len;
  msg[2] = i2c_addr; // will always perform a write... ignores the LSB

  for (int i = 0; i < trimmed_tx_len; i++)
 80028cc:	42a3      	cmp	r3, r4
 80028ce:	d1f9      	bne.n	80028c4 <tactile_i2c+0x58>
    msg[i+3] = txd[i];
  tactile_bridge_spi_txrx(bridge_idx, trimmed_tx_len + 3, msg, NULL);
 80028d0:	f10c 0103 	add.w	r1, ip, #3
 80028d4:	4630      	mov	r0, r6
 80028d6:	2300      	movs	r3, #0
 80028d8:	b2c9      	uxtb	r1, r1
 80028da:	f7ff fb5f 	bl	8001f9c <tactile_bridge_spi_txrx.part.0>
  return tactile_bridge_wait_for_completion(bridge_idx, tx_len*3000);
 80028de:	f640 31b8 	movw	r1, #3000	; 0xbb8
 80028e2:	4630      	mov	r0, r6
 80028e4:	fb01 f105 	mul.w	r1, r1, r5
 80028e8:	f7ff ff8e 	bl	8002808 <tactile_bridge_wait_for_completion>
    else
      return tactile_bridge_i2c_write(bridge_idx, address, data_len, data);
  }
  else
    return I2C_FAIL;
}
 80028ec:	f507 7786 	add.w	r7, r7, #268	; 0x10c
 80028f0:	46bd      	mov	sp, r7
 80028f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    */
    I2C_TypeDef *i2c;
    if (port == 0)
      i2c = I2C1;
    else
      i2c = I2C3;
 80028f6:	4b6e      	ldr	r3, [pc, #440]	; (8002ab0 <tactile_i2c+0x244>)
 80028f8:	4a6e      	ldr	r2, [pc, #440]	; (8002ab4 <tactile_i2c+0x248>)
 80028fa:	2800      	cmp	r0, #0
 80028fc:	bf18      	it	ne
 80028fe:	461a      	movne	r2, r3
    i2c->CR1 |=  I2C_CR1_START;
 8002900:	8813      	ldrh	r3, [r2, #0]
 8002902:	b29b      	uxth	r3, r3
 8002904:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002908:	8013      	strh	r3, [r2, #0]
    i2c->SR1 &= ~I2C_SR1_AF;
 800290a:	8a93      	ldrh	r3, [r2, #20]
 800290c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002910:	041b      	lsls	r3, r3, #16
 8002912:	0c1b      	lsrs	r3, r3, #16
 8002914:	8293      	strh	r3, [r2, #20]
    while (!(i2c->SR1 & I2C_SR1_SB)) { }
 8002916:	8a93      	ldrh	r3, [r2, #20]
 8002918:	07de      	lsls	r6, r3, #31
 800291a:	d5fc      	bpl.n	8002916 <tactile_i2c+0xaa>
    i2c->DR = address;
 800291c:	fa1f f38e 	uxth.w	r3, lr
 8002920:	8213      	strh	r3, [r2, #16]
    while (!(i2c->SR1 & (I2C_SR1_ADDR | I2C_SR1_AF))) { }
 8002922:	8a93      	ldrh	r3, [r2, #20]
 8002924:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002928:	f023 0301 	bic.w	r3, r3, #1
 800292c:	055b      	lsls	r3, r3, #21
 800292e:	0d5b      	lsrs	r3, r3, #21
 8002930:	2b00      	cmp	r3, #0
 8002932:	d0f6      	beq.n	8002922 <tactile_i2c+0xb6>
    int address_fail = (i2c->SR1 & I2C_SR1_AF) ? 1 : 0;
 8002934:	8a90      	ldrh	r0, [r2, #20]
 8002936:	f3c0 2080 	ubfx	r0, r0, #10, #1
    if (!data_len)
 800293a:	bb1d      	cbnz	r5, 8002984 <tactile_i2c+0x118>
      i2c->CR1 |= I2C_CR1_STOP;
 800293c:	8813      	ldrh	r3, [r2, #0]
 800293e:	b29b      	uxth	r3, r3
 8002940:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002944:	8013      	strh	r3, [r2, #0]
    i2c->SR2; // un-stretch clock by reading here (?)
 8002946:	8b13      	ldrh	r3, [r2, #24]
          while (!(i2c->SR1 & I2C_SR1_RXNE)) { } // wait for it...
          data[i] = i2c->DR;
        }
      }
    }
    i2c->CR1 |= I2C_CR1_STOP;
 8002948:	8813      	ldrh	r3, [r2, #0]
 800294a:	b29b      	uxth	r3, r3
 800294c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002950:	8013      	strh	r3, [r2, #0]
    while (i2c->SR2 & I2C_SR2_BUSY) { }
 8002952:	8b13      	ldrh	r3, [r2, #24]
 8002954:	f003 0302 	and.w	r3, r3, #2
 8002958:	b29b      	uxth	r3, r3
 800295a:	2b00      	cmp	r3, #0
 800295c:	d1f9      	bne.n	8002952 <tactile_i2c+0xe6>
    for (volatile int i = 0; i < 3000; i++) { } // wait a bit
 800295e:	607b      	str	r3, [r7, #4]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8002966:	4293      	cmp	r3, r2
 8002968:	dc05      	bgt.n	8002976 <tactile_i2c+0x10a>
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	3301      	adds	r3, #1
 800296e:	607b      	str	r3, [r7, #4]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	4293      	cmp	r3, r2
 8002974:	ddf9      	ble.n	800296a <tactile_i2c+0xfe>
    return address_fail ? I2C_FAIL : I2C_SUCCESS;
 8002976:	f080 0001 	eor.w	r0, r0, #1
    else
      return tactile_bridge_i2c_write(bridge_idx, address, data_len, data);
  }
  else
    return I2C_FAIL;
}
 800297a:	f507 7786 	add.w	r7, r7, #268	; 0x10c
 800297e:	46bd      	mov	sp, r7
 8002980:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    i2c->DR = address;
    while (!(i2c->SR1 & (I2C_SR1_ADDR | I2C_SR1_AF))) { }
    int address_fail = (i2c->SR1 & I2C_SR1_AF) ? 1 : 0;
    if (!data_len)
      i2c->CR1 |= I2C_CR1_STOP;
    i2c->SR2; // un-stretch clock by reading here (?)
 8002984:	8b13      	ldrh	r3, [r2, #24]
    if (!address_fail && data_len)
 8002986:	2800      	cmp	r0, #0
 8002988:	d1de      	bne.n	8002948 <tactile_i2c+0xdc>
    {
      if (!(address & 0x1))
 800298a:	f01e 0f01 	tst.w	lr, #1
 800298e:	d06e      	beq.n	8002a6e <tactile_i2c+0x202>
 8002990:	1e61      	subs	r1, r4, #1
      else
      {
        // it's a read transaction
        //if (!data_len)
        //  i2c->CR1 &= ~I2C_CR1_ACK;
        for (int i = 0; i < data_len; i++)
 8002992:	4606      	mov	r6, r0
 8002994:	1e6c      	subs	r4, r5, #1
        {
          if (i != data_len - 1)
 8002996:	42a6      	cmp	r6, r4
            i2c->CR1 |= I2C_CR1_ACK;
 8002998:	8813      	ldrh	r3, [r2, #0]
        // it's a read transaction
        //if (!data_len)
        //  i2c->CR1 &= ~I2C_CR1_ACK;
        for (int i = 0; i < data_len; i++)
        {
          if (i != data_len - 1)
 800299a:	d07d      	beq.n	8002a98 <tactile_i2c+0x22c>
            i2c->CR1 |= I2C_CR1_ACK;
 800299c:	b29b      	uxth	r3, r3
 800299e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80029a2:	8013      	strh	r3, [r2, #0]
          else
            i2c->CR1 &= ~I2C_CR1_ACK;
          while (!(i2c->SR1 & I2C_SR1_RXNE)) { } // wait for it...
 80029a4:	8a93      	ldrh	r3, [r2, #20]
 80029a6:	065b      	lsls	r3, r3, #25
 80029a8:	d5fc      	bpl.n	80029a4 <tactile_i2c+0x138>
      else
      {
        // it's a read transaction
        //if (!data_len)
        //  i2c->CR1 &= ~I2C_CR1_ACK;
        for (int i = 0; i < data_len; i++)
 80029aa:	3601      	adds	r6, #1
          if (i != data_len - 1)
            i2c->CR1 |= I2C_CR1_ACK;
          else
            i2c->CR1 &= ~I2C_CR1_ACK;
          while (!(i2c->SR1 & I2C_SR1_RXNE)) { } // wait for it...
          data[i] = i2c->DR;
 80029ac:	8a13      	ldrh	r3, [r2, #16]
 80029ae:	f801 3f01 	strb.w	r3, [r1, #1]!
      else
      {
        // it's a read transaction
        //if (!data_len)
        //  i2c->CR1 &= ~I2C_CR1_ACK;
        for (int i = 0; i < data_len; i++)
 80029b2:	42ae      	cmp	r6, r5
 80029b4:	d1ef      	bne.n	8002996 <tactile_i2c+0x12a>
 80029b6:	e7c7      	b.n	8002948 <tactile_i2c+0xdc>
   const uint8_t i2c_addr,
   const uint8_t rx_len,
   uint8_t *rxd)
{
  uint8_t msg[3];
  msg[0] = 0x01; // read i2c command
 80029b8:	f04f 0c01 	mov.w	ip, #1
 80029bc:	1d3a      	adds	r2, r7, #4
 80029be:	4630      	mov	r0, r6
 80029c0:	2103      	movs	r1, #3
 80029c2:	2300      	movs	r3, #0
  msg[1] = rx_len;
  msg[2] = i2c_addr; // will always performa a read... ignores the LSB
 80029c4:	f887 e006 	strb.w	lr, [r7, #6]
   const uint8_t i2c_addr,
   const uint8_t rx_len,
   uint8_t *rxd)
{
  uint8_t msg[3];
  msg[0] = 0x01; // read i2c command
 80029c8:	f887 c004 	strb.w	ip, [r7, #4]
  msg[1] = rx_len;
 80029cc:	717d      	strb	r5, [r7, #5]
 80029ce:	f7ff fae5 	bl	8001f9c <tactile_bridge_spi_txrx.part.0>
  msg[2] = i2c_addr; // will always performa a read... ignores the LSB
  tactile_bridge_spi_txrx(bridge_idx, 3, msg, NULL);
  if (tactile_bridge_wait_for_completion(bridge_idx, rx_len*2300) == I2C_FAIL)
 80029d2:	f640 01fc 	movw	r1, #2300	; 0x8fc
 80029d6:	fb01 f105 	mul.w	r1, r1, r5
 80029da:	4630      	mov	r0, r6
 80029dc:	f7ff ff14 	bl	8002808 <tactile_bridge_wait_for_completion>
 80029e0:	46e8      	mov	r8, sp
 80029e2:	b928      	cbnz	r0, 80029f0 <tactile_i2c+0x184>
 80029e4:	46c5      	mov	sp, r8
    else
      return tactile_bridge_i2c_write(bridge_idx, address, data_len, data);
  }
  else
    return I2C_FAIL;
}
 80029e6:	f507 7786 	add.w	r7, r7, #268	; 0x10c
 80029ea:	46bd      	mov	sp, r7
 80029ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  msg[1] = rx_len;
  msg[2] = i2c_addr; // will always performa a read... ignores the LSB
  tactile_bridge_spi_txrx(bridge_idx, 3, msg, NULL);
  if (tactile_bridge_wait_for_completion(bridge_idx, rx_len*2300) == I2C_FAIL)
    return I2C_FAIL;
  uint8_t read_msg[rx_len+1], rx_msg[rx_len+1];
 80029f0:	f105 0308 	add.w	r3, r5, #8
 80029f4:	f023 0307 	bic.w	r3, r3, #7
 80029f8:	ebad 0d03 	sub.w	sp, sp, r3
 80029fc:	466a      	mov	r2, sp
  read_msg[0] = 0x06; // read buffer command
 80029fe:	2106      	movs	r1, #6
  msg[1] = rx_len;
  msg[2] = i2c_addr; // will always performa a read... ignores the LSB
  tactile_bridge_spi_txrx(bridge_idx, 3, msg, NULL);
  if (tactile_bridge_wait_for_completion(bridge_idx, rx_len*2300) == I2C_FAIL)
    return I2C_FAIL;
  uint8_t read_msg[rx_len+1], rx_msg[rx_len+1];
 8002a00:	ebad 0d03 	sub.w	sp, sp, r3
  read_msg[0] = 0x06; // read buffer command
 8002a04:	7011      	strb	r1, [r2, #0]
  msg[1] = rx_len;
  msg[2] = i2c_addr; // will always performa a read... ignores the LSB
  tactile_bridge_spi_txrx(bridge_idx, 3, msg, NULL);
  if (tactile_bridge_wait_for_completion(bridge_idx, rx_len*2300) == I2C_FAIL)
    return I2C_FAIL;
  uint8_t read_msg[rx_len+1], rx_msg[rx_len+1];
 8002a06:	46e9      	mov	r9, sp
 8002a08:	1c69      	adds	r1, r5, #1
  read_msg[0] = 0x06; // read buffer command
  for (int i = 1; i < rx_len+1; i++)
 8002a0a:	2d00      	cmp	r5, #0
 8002a0c:	d04a      	beq.n	8002aa4 <tactile_i2c+0x238>
 8002a0e:	4613      	mov	r3, r2
 8002a10:	eb02 0e05 	add.w	lr, r2, r5
    read_msg[i] = 0;
 8002a14:	2000      	movs	r0, #0
 8002a16:	f803 0f01 	strb.w	r0, [r3, #1]!
  tactile_bridge_spi_txrx(bridge_idx, 3, msg, NULL);
  if (tactile_bridge_wait_for_completion(bridge_idx, rx_len*2300) == I2C_FAIL)
    return I2C_FAIL;
  uint8_t read_msg[rx_len+1], rx_msg[rx_len+1];
  read_msg[0] = 0x06; // read buffer command
  for (int i = 1; i < rx_len+1; i++)
 8002a1a:	4573      	cmp	r3, lr
 8002a1c:	d1fb      	bne.n	8002a16 <tactile_i2c+0x1aa>
 8002a1e:	b2c9      	uxtb	r1, r1
 8002a20:	464b      	mov	r3, r9
 8002a22:	4630      	mov	r0, r6
 8002a24:	f7ff faba 	bl	8001f9c <tactile_bridge_spi_txrx.part.0>
 8002a28:	4425      	add	r5, r4
 8002a2a:	4621      	mov	r1, r4
 8002a2c:	464b      	mov	r3, r9
    read_msg[i] = 0;
  tactile_bridge_spi_txrx(bridge_idx, rx_len+1, read_msg, rx_msg);
  for (int i = 1; i < rx_len+1; i++)
    rxd[i-1] = rx_msg[i];
 8002a2e:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 8002a32:	f801 2b01 	strb.w	r2, [r1], #1
  uint8_t read_msg[rx_len+1], rx_msg[rx_len+1];
  read_msg[0] = 0x06; // read buffer command
  for (int i = 1; i < rx_len+1; i++)
    read_msg[i] = 0;
  tactile_bridge_spi_txrx(bridge_idx, rx_len+1, read_msg, rx_msg);
  for (int i = 1; i < rx_len+1; i++)
 8002a36:	42a9      	cmp	r1, r5
 8002a38:	d1f9      	bne.n	8002a2e <tactile_i2c+0x1c2>
    rxd[i-1] = rx_msg[i];
  for (volatile int i = 0; i < 1000; i++) { } // la di dah...
 8002a3a:	f107 0208 	add.w	r2, r7, #8
 8002a3e:	2300      	movs	r3, #0
 8002a40:	6013      	str	r3, [r2, #0]
 8002a42:	6813      	ldr	r3, [r2, #0]
 8002a44:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002a48:	da06      	bge.n	8002a58 <tactile_i2c+0x1ec>
 8002a4a:	6813      	ldr	r3, [r2, #0]
 8002a4c:	3301      	adds	r3, #1
 8002a4e:	6013      	str	r3, [r2, #0]
 8002a50:	6813      	ldr	r3, [r2, #0]
 8002a52:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002a56:	dbf8      	blt.n	8002a4a <tactile_i2c+0x1de>
  uint8_t bridge_state = tactile_bridge_read_reg(bridge_idx, 0x4);
 8002a58:	4630      	mov	r0, r6
 8002a5a:	2104      	movs	r1, #4
 8002a5c:	f7ff fb04 	bl	8002068 <tactile_bridge_read_reg>
  return (bridge_state == 0xf0 ? I2C_SUCCESS : I2C_FAIL);
 8002a60:	f1a0 00f0 	sub.w	r0, r0, #240	; 0xf0
 8002a64:	46c5      	mov	sp, r8
 8002a66:	fab0 f080 	clz	r0, r0
 8002a6a:	0940      	lsrs	r0, r0, #5
 8002a6c:	e7bb      	b.n	80029e6 <tactile_i2c+0x17a>
 8002a6e:	4621      	mov	r1, r4
 8002a70:	4425      	add	r5, r4
      if (!(address & 0x1))
      {
        // it's a write transaction
        for (int i = 0; i < data_len; i++)
        {
          i2c->DR = data[i];
 8002a72:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002a76:	8213      	strh	r3, [r2, #16]
          while (!(i2c->SR1 & (I2C_SR1_BTF | I2C_SR1_AF))) { }
 8002a78:	8a93      	ldrh	r3, [r2, #20]
 8002a7a:	f423 737e 	bic.w	r3, r3, #1016	; 0x3f8
 8002a7e:	f023 0303 	bic.w	r3, r3, #3
 8002a82:	055b      	lsls	r3, r3, #21
 8002a84:	0d5b      	lsrs	r3, r3, #21
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d0f6      	beq.n	8002a78 <tactile_i2c+0x20c>
          if (i2c->SR1 & I2C_SR1_AF)
 8002a8a:	8a93      	ldrh	r3, [r2, #20]
 8002a8c:	055c      	lsls	r4, r3, #21
 8002a8e:	f53f af5b 	bmi.w	8002948 <tactile_i2c+0xdc>
    if (!address_fail && data_len)
    {
      if (!(address & 0x1))
      {
        // it's a write transaction
        for (int i = 0; i < data_len; i++)
 8002a92:	42a9      	cmp	r1, r5
 8002a94:	d1ed      	bne.n	8002a72 <tactile_i2c+0x206>
 8002a96:	e757      	b.n	8002948 <tactile_i2c+0xdc>
        for (int i = 0; i < data_len; i++)
        {
          if (i != data_len - 1)
            i2c->CR1 |= I2C_CR1_ACK;
          else
            i2c->CR1 &= ~I2C_CR1_ACK;
 8002a98:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002a9c:	041b      	lsls	r3, r3, #16
 8002a9e:	0c1b      	lsrs	r3, r3, #16
 8002aa0:	8013      	strh	r3, [r2, #0]
 8002aa2:	e77f      	b.n	80029a4 <tactile_i2c+0x138>
 8002aa4:	b2c9      	uxtb	r1, r1
 8002aa6:	4630      	mov	r0, r6
 8002aa8:	466b      	mov	r3, sp
 8002aaa:	f7ff fa77 	bl	8001f9c <tactile_bridge_spi_txrx.part.0>
 8002aae:	e7c4      	b.n	8002a3a <tactile_i2c+0x1ce>
 8002ab0:	40005c00 	.word	0x40005c00
 8002ab4:	40005400 	.word	0x40005400

08002ab8 <tactile_poll>:
  else
    return I2C_FAIL;
}

void tactile_poll(const uint_fast8_t port)
{
 8002ab8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if (port >= NUM_TACTILE_PORTS)
 8002abc:	2803      	cmp	r0, #3
  else
    return I2C_FAIL;
}

void tactile_poll(const uint_fast8_t port)
{
 8002abe:	b085      	sub	sp, #20
 8002ac0:	4604      	mov	r4, r0
  if (port >= NUM_TACTILE_PORTS)
 8002ac2:	d902      	bls.n	8002aca <tactile_poll+0x12>
    // de-activate this sensor
    if (tactile_i2c(port, sensor_addr | I2C_READ, msg, 1) != I2C_SUCCESS)
        continue;
  }
  //printf("\r\n");
}
 8002ac4:	b005      	add	sp, #20
 8002ac6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
{
  if (port >= NUM_TACTILE_PORTS)
    return;

  // tell the MCU we want to broadcast to everybody
  if (tactile_i2c(port, BCAST_ENABLE_ADDR, NULL, 0) != I2C_SUCCESS)
 8002aca:	2200      	movs	r2, #0
 8002acc:	b2c5      	uxtb	r5, r0
 8002ace:	4628      	mov	r0, r5
 8002ad0:	4613      	mov	r3, r2
 8002ad2:	210c      	movs	r1, #12
 8002ad4:	f7ff feca 	bl	800286c <tactile_i2c>
 8002ad8:	2801      	cmp	r0, #1
 8002ada:	d1f3      	bne.n	8002ac4 <tactile_poll+0xc>
    return;
  // tell everybody we want them to start their sampling process
  uint8_t msg[4] = { 0x12, 0x01, 0x00, 0x00};
 8002adc:	4b3d      	ldr	r3, [pc, #244]	; (8002bd4 <tactile_poll+0x11c>)
 8002ade:	6818      	ldr	r0, [r3, #0]
 8002ae0:	9002      	str	r0, [sp, #8]
  if (tactile_i2c(port, BAROM_ADDR, msg, 2) != I2C_SUCCESS)
 8002ae2:	aa02      	add	r2, sp, #8
 8002ae4:	4628      	mov	r0, r5
 8002ae6:	21c0      	movs	r1, #192	; 0xc0
 8002ae8:	2302      	movs	r3, #2
 8002aea:	f7ff febf 	bl	800286c <tactile_i2c>
 8002aee:	2801      	cmp	r0, #1
 8002af0:	d1e8      	bne.n	8002ac4 <tactile_poll+0xc>
    return;
  // disable everybody by reading one byte...
  if (tactile_i2c(port, BCAST_DISABLE_ADDR, msg, 1) != I2C_SUCCESS)
 8002af2:	4603      	mov	r3, r0
 8002af4:	210d      	movs	r1, #13
 8002af6:	4628      	mov	r0, r5
 8002af8:	aa02      	add	r2, sp, #8
 8002afa:	f7ff feb7 	bl	800286c <tactile_i2c>
 8002afe:	2801      	cmp	r0, #1
 8002b00:	d1e0      	bne.n	8002ac4 <tactile_poll+0xc>
    return;

  for (volatile uint32_t i = 0; i < 10000; i++) { } // kill some time... SO BAD
 8002b02:	2300      	movs	r3, #0
 8002b04:	9303      	str	r3, [sp, #12]
 8002b06:	9b03      	ldr	r3, [sp, #12]
 8002b08:	f242 720f 	movw	r2, #9999	; 0x270f
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d805      	bhi.n	8002b1c <tactile_poll+0x64>
 8002b10:	9b03      	ldr	r3, [sp, #12]
 8002b12:	3301      	adds	r3, #1
 8002b14:	9303      	str	r3, [sp, #12]
 8002b16:	9b03      	ldr	r3, [sp, #12]
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d9f9      	bls.n	8002b10 <tactile_poll+0x58>

  for (uint_fast8_t sensor_idx = 0;
       sensor_idx < g_tactile_sensors_per_port[port];
 8002b1c:	4b2e      	ldr	r3, [pc, #184]	; (8002bd8 <tactile_poll+0x120>)
 8002b1e:	f813 8004 	ldrb.w	r8, [r3, r4]
  if (tactile_i2c(port, BCAST_DISABLE_ADDR, msg, 1) != I2C_SUCCESS)
    return;

  for (volatile uint32_t i = 0; i < 10000; i++) { } // kill some time... SO BAD

  for (uint_fast8_t sensor_idx = 0;
 8002b22:	f1b8 0f00 	cmp.w	r8, #0
 8002b26:	d0cd      	beq.n	8002ac4 <tactile_poll+0xc>
    const uint16_t pressure = ((uint16_t)msg[0] << 2) | (msg[1] >> 6);
    const uint16_t temperature = ((uint16_t)msg[2] << 2) | (msg[3] >> 6);
    //printf("port %d sensor 0x%02x pressure %06d  temperature %06d\r\n",
    //       port, sensor_addr, pressure, temperature);

    const uint_fast8_t state_sensor_idx = port * SENSORS_PER_FINGER +
 8002b28:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
  {
    uint8_t sensor_addr; // look up the sensor address
    if (port < NUM_FINGERS)
      sensor_addr = g_tactile_finger_addrs[sensor_idx];
    else
      sensor_addr = g_tactile_palm_addrs[sensor_idx];
 8002b2c:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 8002bdc <tactile_poll+0x124>
       sensor_idx < g_tactile_sensors_per_port[port];
       sensor_idx++)
  {
    uint8_t sensor_addr; // look up the sensor address
    if (port < NUM_FINGERS)
      sensor_addr = g_tactile_finger_addrs[sensor_idx];
 8002b30:	f8df 90ac 	ldr.w	r9, [pc, #172]	; 8002be0 <tactile_poll+0x128>
    //printf("port %d sensor 0x%02x pressure %06d  temperature %06d\r\n",
    //       port, sensor_addr, pressure, temperature);

    const uint_fast8_t state_sensor_idx = port * SENSORS_PER_FINGER +
                                          sensor_idx;
    g_state.tactile_pressures   [state_sensor_idx] = pressure;
 8002b34:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 8002be4 <tactile_poll+0x12c>
    const uint16_t pressure = ((uint16_t)msg[0] << 2) | (msg[1] >> 6);
    const uint16_t temperature = ((uint16_t)msg[2] << 2) | (msg[3] >> 6);
    //printf("port %d sensor 0x%02x pressure %06d  temperature %06d\r\n",
    //       port, sensor_addr, pressure, temperature);

    const uint_fast8_t state_sensor_idx = port * SENSORS_PER_FINGER +
 8002b38:	9301      	str	r3, [sp, #4]
 8002b3a:	2600      	movs	r6, #0
 8002b3c:	e002      	b.n	8002b44 <tactile_poll+0x8c>

  for (volatile uint32_t i = 0; i < 10000; i++) { } // kill some time... SO BAD

  for (uint_fast8_t sensor_idx = 0;
       sensor_idx < g_tactile_sensors_per_port[port];
       sensor_idx++)
 8002b3e:	3601      	adds	r6, #1
  if (tactile_i2c(port, BCAST_DISABLE_ADDR, msg, 1) != I2C_SUCCESS)
    return;

  for (volatile uint32_t i = 0; i < 10000; i++) { } // kill some time... SO BAD

  for (uint_fast8_t sensor_idx = 0;
 8002b40:	4546      	cmp	r6, r8
 8002b42:	d0bf      	beq.n	8002ac4 <tactile_poll+0xc>
       sensor_idx < g_tactile_sensors_per_port[port];
       sensor_idx++)
  {
    uint8_t sensor_addr; // look up the sensor address
    if (port < NUM_FINGERS)
 8002b44:	2c03      	cmp	r4, #3
      sensor_addr = g_tactile_finger_addrs[sensor_idx];
 8002b46:	bf14      	ite	ne
 8002b48:	f816 7009 	ldrbne.w	r7, [r6, r9]
    else
      sensor_addr = g_tactile_palm_addrs[sensor_idx];
 8002b4c:	f816 700a 	ldrbeq.w	r7, [r6, sl]
    // activate this sensor
    if (tactile_i2c(port, sensor_addr, NULL, 0) != I2C_SUCCESS)
 8002b50:	2200      	movs	r2, #0
 8002b52:	4613      	mov	r3, r2
 8002b54:	4628      	mov	r0, r5
 8002b56:	4639      	mov	r1, r7
 8002b58:	f7ff fe88 	bl	800286c <tactile_i2c>
 8002b5c:	2801      	cmp	r0, #1
 8002b5e:	d1ee      	bne.n	8002b3e <tactile_poll+0x86>
      continue;
    msg[0] = 0;
    // tell it we want to read the data
    if (tactile_i2c(port, BAROM_ADDR, msg, 1) != I2C_SUCCESS)
 8002b60:	4603      	mov	r3, r0
    else
      sensor_addr = g_tactile_palm_addrs[sensor_idx];
    // activate this sensor
    if (tactile_i2c(port, sensor_addr, NULL, 0) != I2C_SUCCESS)
      continue;
    msg[0] = 0;
 8002b62:	f04f 0e00 	mov.w	lr, #0
    // tell it we want to read the data
    if (tactile_i2c(port, BAROM_ADDR, msg, 1) != I2C_SUCCESS)
 8002b66:	4628      	mov	r0, r5
 8002b68:	21c0      	movs	r1, #192	; 0xc0
 8002b6a:	aa02      	add	r2, sp, #8
    else
      sensor_addr = g_tactile_palm_addrs[sensor_idx];
    // activate this sensor
    if (tactile_i2c(port, sensor_addr, NULL, 0) != I2C_SUCCESS)
      continue;
    msg[0] = 0;
 8002b6c:	f88d e008 	strb.w	lr, [sp, #8]
    // tell it we want to read the data
    if (tactile_i2c(port, BAROM_ADDR, msg, 1) != I2C_SUCCESS)
 8002b70:	f7ff fe7c 	bl	800286c <tactile_i2c>
 8002b74:	2801      	cmp	r0, #1
 8002b76:	d1e2      	bne.n	8002b3e <tactile_poll+0x86>
      continue;
    // now, actually read the data
    if (tactile_i2c(port, BAROM_ADDR | I2C_READ, msg, 4) != I2C_SUCCESS)
 8002b78:	2304      	movs	r3, #4
 8002b7a:	4628      	mov	r0, r5
 8002b7c:	21c1      	movs	r1, #193	; 0xc1
 8002b7e:	aa02      	add	r2, sp, #8
 8002b80:	f7ff fe74 	bl	800286c <tactile_i2c>
 8002b84:	2801      	cmp	r0, #1
 8002b86:	4603      	mov	r3, r0
 8002b88:	d1d9      	bne.n	8002b3e <tactile_poll+0x86>
      continue;
    //printf("port %d mcu %d sensor %d rx 4 bytes: 0x%02x  0x%02x  0x%02x  0x%02x\r\n",
    //       port, mcu, sensor, msg[0], msg[1], msg[2], msg[3]);
    const uint16_t pressure = ((uint16_t)msg[0] << 2) | (msg[1] >> 6);
 8002b8a:	f89d 0009 	ldrb.w	r0, [sp, #9]
 8002b8e:	9901      	ldr	r1, [sp, #4]
 8002b90:	f89d e008 	ldrb.w	lr, [sp, #8]
    const uint16_t temperature = ((uint16_t)msg[2] << 2) | (msg[3] >> 6);
 8002b94:	f89d 200b 	ldrb.w	r2, [sp, #11]
 8002b98:	1871      	adds	r1, r6, r1
    // now, actually read the data
    if (tactile_i2c(port, BAROM_ADDR | I2C_READ, msg, 4) != I2C_SUCCESS)
      continue;
    //printf("port %d mcu %d sensor %d rx 4 bytes: 0x%02x  0x%02x  0x%02x  0x%02x\r\n",
    //       port, mcu, sensor, msg[0], msg[1], msg[2], msg[3]);
    const uint16_t pressure = ((uint16_t)msg[0] << 2) | (msg[1] >> 6);
 8002b9a:	0980      	lsrs	r0, r0, #6
 8002b9c:	ea40 008e 	orr.w	r0, r0, lr, lsl #2
    //printf("port %d sensor 0x%02x pressure %06d  temperature %06d\r\n",
    //       port, sensor_addr, pressure, temperature);

    const uint_fast8_t state_sensor_idx = port * SENSORS_PER_FINGER +
                                          sensor_idx;
    g_state.tactile_pressures   [state_sensor_idx] = pressure;
 8002ba0:	f101 0e04 	add.w	lr, r1, #4
    g_state.tactile_temperatures[state_sensor_idx] = temperature;
 8002ba4:	3128      	adds	r1, #40	; 0x28
    //printf("port %d sensor 0x%02x pressure %06d  temperature %06d\r\n",
    //       port, sensor_addr, pressure, temperature);

    const uint_fast8_t state_sensor_idx = port * SENSORS_PER_FINGER +
                                          sensor_idx;
    g_state.tactile_pressures   [state_sensor_idx] = pressure;
 8002ba6:	f83b c01e 	ldrh.w	ip, [fp, lr, lsl #1]
 8002baa:	f82b 001e 	strh.w	r0, [fp, lr, lsl #1]
    if (tactile_i2c(port, BAROM_ADDR | I2C_READ, msg, 4) != I2C_SUCCESS)
      continue;
    //printf("port %d mcu %d sensor %d rx 4 bytes: 0x%02x  0x%02x  0x%02x  0x%02x\r\n",
    //       port, mcu, sensor, msg[0], msg[1], msg[2], msg[3]);
    const uint16_t pressure = ((uint16_t)msg[0] << 2) | (msg[1] >> 6);
    const uint16_t temperature = ((uint16_t)msg[2] << 2) | (msg[3] >> 6);
 8002bae:	f89d 000a 	ldrb.w	r0, [sp, #10]
    //       port, sensor_addr, pressure, temperature);

    const uint_fast8_t state_sensor_idx = port * SENSORS_PER_FINGER +
                                          sensor_idx;
    g_state.tactile_pressures   [state_sensor_idx] = pressure;
    g_state.tactile_temperatures[state_sensor_idx] = temperature;
 8002bb2:	eb0b 0e41 	add.w	lr, fp, r1, lsl #1
    if (tactile_i2c(port, BAROM_ADDR | I2C_READ, msg, 4) != I2C_SUCCESS)
      continue;
    //printf("port %d mcu %d sensor %d rx 4 bytes: 0x%02x  0x%02x  0x%02x  0x%02x\r\n",
    //       port, mcu, sensor, msg[0], msg[1], msg[2], msg[3]);
    const uint16_t pressure = ((uint16_t)msg[0] << 2) | (msg[1] >> 6);
    const uint16_t temperature = ((uint16_t)msg[2] << 2) | (msg[3] >> 6);
 8002bb6:	0992      	lsrs	r2, r2, #6
                                          sensor_idx;
    g_state.tactile_pressures   [state_sensor_idx] = pressure;
    g_state.tactile_temperatures[state_sensor_idx] = temperature;

    // de-activate this sensor
    if (tactile_i2c(port, sensor_addr | I2C_READ, msg, 1) != I2C_SUCCESS)
 8002bb8:	f047 0101 	orr.w	r1, r7, #1
    if (tactile_i2c(port, BAROM_ADDR | I2C_READ, msg, 4) != I2C_SUCCESS)
      continue;
    //printf("port %d mcu %d sensor %d rx 4 bytes: 0x%02x  0x%02x  0x%02x  0x%02x\r\n",
    //       port, mcu, sensor, msg[0], msg[1], msg[2], msg[3]);
    const uint16_t pressure = ((uint16_t)msg[0] << 2) | (msg[1] >> 6);
    const uint16_t temperature = ((uint16_t)msg[2] << 2) | (msg[3] >> 6);
 8002bbc:	ea42 0780 	orr.w	r7, r2, r0, lsl #2
    //       port, sensor_addr, pressure, temperature);

    const uint_fast8_t state_sensor_idx = port * SENSORS_PER_FINGER +
                                          sensor_idx;
    g_state.tactile_pressures   [state_sensor_idx] = pressure;
    g_state.tactile_temperatures[state_sensor_idx] = temperature;
 8002bc0:	f8be c004 	ldrh.w	ip, [lr, #4]
 8002bc4:	f8ae 7004 	strh.w	r7, [lr, #4]

    // de-activate this sensor
    if (tactile_i2c(port, sensor_addr | I2C_READ, msg, 1) != I2C_SUCCESS)
 8002bc8:	4628      	mov	r0, r5
 8002bca:	aa02      	add	r2, sp, #8
 8002bcc:	f7ff fe4e 	bl	800286c <tactile_i2c>
 8002bd0:	e7b5      	b.n	8002b3e <tactile_poll+0x86>
 8002bd2:	bf00      	nop
 8002bd4:	0800a458 	.word	0x0800a458
 8002bd8:	0800a460 	.word	0x0800a460
 8002bdc:	0800a464 	.word	0x0800a464
 8002be0:	0800a4d8 	.word	0x0800a4d8
 8002be4:	200105a0 	.word	0x200105a0

08002be8 <tactile_poll_nonblocking_tick>:
  uint8_t bridge_state = tactile_bridge_read_reg(bridge_idx, 0x4);
  return (bridge_state == 0xf0 ? I2C_SUCCESS : I2C_FAIL);
}

void tactile_poll_nonblocking_tick(const uint8_t tactile_port)
{
 8002be8:	b5f0      	push	{r4, r5, r6, r7, lr}
  static uint_fast8_t errCount[NUM_TACTILE_PORTS] = {0};
  const uint_fast8_t tp = tactile_port; // save typing
  if (tp >= NUM_TACTILE_PORTS)
 8002bea:	2803      	cmp	r0, #3
  uint8_t bridge_state = tactile_bridge_read_reg(bridge_idx, 0x4);
  return (bridge_state == 0xf0 ? I2C_SUCCESS : I2C_FAIL);
}

void tactile_poll_nonblocking_tick(const uint8_t tactile_port)
{
 8002bec:	b083      	sub	sp, #12
 8002bee:	4604      	mov	r4, r0
  static uint_fast8_t errCount[NUM_TACTILE_PORTS] = {0};
  const uint_fast8_t tp = tactile_port; // save typing
  if (tp >= NUM_TACTILE_PORTS)
 8002bf0:	d805      	bhi.n	8002bfe <tactile_poll_nonblocking_tick+0x16>
    return; // let's not corrupt memory.
  tactile_async_poll_state_t *tps = &tactile_poll_states[tp]; // save typing
  static uint_fast8_t active_sensor_idx[NUM_TACTILE_PORTS] = {0};
  int *i2c_status = NULL;
  if (tactile_port == 0 || tactile_port == 1)
 8002bf2:	2801      	cmp	r0, #1
 8002bf4:	d905      	bls.n	8002c02 <tactile_poll_nonblocking_tick+0x1a>
    i2c_status = (int *)&g_tactile_internal_i2c_status[tactile_port];
  else if (tactile_port == 2 || tactile_port == 3)
 8002bf6:	1e83      	subs	r3, r0, #2
 8002bf8:	b2da      	uxtb	r2, r3
 8002bfa:	2a01      	cmp	r2, #1
 8002bfc:	d93b      	bls.n	8002c76 <tactile_poll_nonblocking_tick+0x8e>
      break;
    default:
      *tps = TPS_DONE;
      break;
  }
}
 8002bfe:	b003      	add	sp, #12
 8002c00:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return; // let's not corrupt memory.
  tactile_async_poll_state_t *tps = &tactile_poll_states[tp]; // save typing
  static uint_fast8_t active_sensor_idx[NUM_TACTILE_PORTS] = {0};
  int *i2c_status = NULL;
  if (tactile_port == 0 || tactile_port == 1)
    i2c_status = (int *)&g_tactile_internal_i2c_status[tactile_port];
 8002c02:	4b9d      	ldr	r3, [pc, #628]	; (8002e78 <tactile_poll_nonblocking_tick+0x290>)
 8002c04:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
 8002c08:	eb03 0580 	add.w	r5, r3, r0, lsl #2
  else if (tactile_port == 2 || tactile_port == 3)
    i2c_status = (int *)&g_tactile_bridged_i2c_status[tactile_port-2];
  else
    return; // shouldn't get here... but if somehow we do, it's time to bail

  if (*i2c_status == TACTILE_I2C_SUCCESS) {
 8002c0c:	1c51      	adds	r1, r2, #1
 8002c0e:	d07d      	beq.n	8002d0c <tactile_poll_nonblocking_tick+0x124>
    errCount[tactile_port] = 0;
    err_unset(ERR_TAC_0_PROBLEM + tactile_port);
  } else if (*i2c_status == TACTILE_I2C_FAIL) {
 8002c10:	3202      	adds	r2, #2
 8002c12:	d049      	beq.n	8002ca8 <tactile_poll_nonblocking_tick+0xc0>
  //const tactile_async_txrx_status *tats = &g_tactile_async_txrx_status[tp];
  const uint8_t sensor_count = (tp < NUM_FINGERS ?
                                SENSORS_PER_FINGER :
                                NUM_PALM_SENSORS);
  static uint32_t state_start_time_us[NUM_TACTILE_PORTS] = {0};
  switch (*tps)
 8002c14:	4e99      	ldr	r6, [pc, #612]	; (8002e7c <tactile_poll_nonblocking_tick+0x294>)
 8002c16:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
      errCount[tactile_port]++;
    }
  }

  //const tactile_async_txrx_status *tats = &g_tactile_async_txrx_status[tp];
  const uint8_t sensor_count = (tp < NUM_FINGERS ?
 8002c1a:	2c03      	cmp	r4, #3
 8002c1c:	bf14      	ite	ne
 8002c1e:	2709      	movne	r7, #9
 8002c20:	270b      	moveq	r7, #11
                                SENSORS_PER_FINGER :
                                NUM_PALM_SENSORS);
  static uint32_t state_start_time_us[NUM_TACTILE_PORTS] = {0};
  switch (*tps)
 8002c22:	2b05      	cmp	r3, #5
 8002c24:	f000 80c4 	beq.w	8002db0 <tactile_poll_nonblocking_tick+0x1c8>
 8002c28:	d82b      	bhi.n	8002c82 <tactile_poll_nonblocking_tick+0x9a>
 8002c2a:	2b02      	cmp	r3, #2
 8002c2c:	f000 80ad 	beq.w	8002d8a <tactile_poll_nonblocking_tick+0x1a2>
 8002c30:	d976      	bls.n	8002d20 <tactile_poll_nonblocking_tick+0x138>
 8002c32:	2b03      	cmp	r3, #3
 8002c34:	d05b      	beq.n	8002cee <tactile_poll_nonblocking_tick+0x106>
 8002c36:	2b04      	cmp	r3, #4
 8002c38:	d163      	bne.n	8002d02 <tactile_poll_nonblocking_tick+0x11a>
        *tps = TPS_DONE;
      }
      break;
    case TPS_SENSOR_SAMPLING:
      // wait 3 ms
      if (SYSTIME - state_start_time_us[tp] > 3000) {
 8002c3a:	4a91      	ldr	r2, [pc, #580]	; (8002e80 <tactile_poll_nonblocking_tick+0x298>)
 8002c3c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002c40:	f852 1024 	ldr.w	r1, [r2, r4, lsl #2]
 8002c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c46:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002c4a:	1a5b      	subs	r3, r3, r1
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d9d6      	bls.n	8002bfe <tactile_poll_nonblocking_tick+0x16>
        active_sensor_idx[tp] = 0;
 8002c50:	4a8c      	ldr	r2, [pc, #560]	; (8002e84 <tactile_poll_nonblocking_tick+0x29c>)
 8002c52:	2300      	movs	r3, #0
static uint_fast8_t tactile_sensor_addr(const uint_fast8_t tactile_port,
                                        const uint_fast8_t sensor_idx)
{
  if (tactile_port >= NUM_TACTILE_PORTS)
    return 0; // bogus
  if (tactile_port < NUM_FINGERS)
 8002c54:	2c03      	cmp	r4, #3
      }
      break;
    case TPS_SENSOR_SAMPLING:
      // wait 3 ms
      if (SYSTIME - state_start_time_us[tp] > 3000) {
        active_sensor_idx[tp] = 0;
 8002c56:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
static uint_fast8_t tactile_sensor_addr(const uint_fast8_t tactile_port,
                                        const uint_fast8_t sensor_idx)
{
  if (tactile_port >= NUM_TACTILE_PORTS)
    return 0; // bogus
  if (tactile_port < NUM_FINGERS)
 8002c5a:	f000 80c5 	beq.w	8002de8 <tactile_poll_nonblocking_tick+0x200>
    case TPS_SENSOR_SAMPLING:
      // wait 3 ms
      if (SYSTIME - state_start_time_us[tp] > 3000) {
        active_sensor_idx[tp] = 0;
        const uint8_t sensor_addr = tactile_sensor_addr(tp, 0);
        *tps = TPS_SELECT_SENSOR;
 8002c5e:	f04f 0205 	mov.w	r2, #5
 8002c62:	f846 2024 	str.w	r2, [r6, r4, lsl #2]
{ TBPS_REQUEST_CS_LOW, TBPS_REQUEST_CS_LOW };

void tactile_i2c_async_start(const uint8_t port, const uint8_t address,
                             uint8_t *data, const uint8_t data_len)
{
  if (port >= NUM_TACTILE_PORTS)
 8002c66:	d8ca      	bhi.n	8002bfe <tactile_poll_nonblocking_tick+0x16>
 8002c68:	4619      	mov	r1, r3
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	4620      	mov	r0, r4
 8002c6e:	4613      	mov	r3, r2
 8002c70:	f7ff fa18 	bl	80020a4 <tactile_i2c_async_start.part.1>
 8002c74:	e7c3      	b.n	8002bfe <tactile_poll_nonblocking_tick+0x16>
  static uint_fast8_t active_sensor_idx[NUM_TACTILE_PORTS] = {0};
  int *i2c_status = NULL;
  if (tactile_port == 0 || tactile_port == 1)
    i2c_status = (int *)&g_tactile_internal_i2c_status[tactile_port];
  else if (tactile_port == 2 || tactile_port == 3)
    i2c_status = (int *)&g_tactile_bridged_i2c_status[tactile_port-2];
 8002c76:	4d84      	ldr	r5, [pc, #528]	; (8002e88 <tactile_poll_nonblocking_tick+0x2a0>)
 8002c78:	f855 2023 	ldr.w	r2, [r5, r3, lsl #2]
 8002c7c:	eb05 0583 	add.w	r5, r5, r3, lsl #2
 8002c80:	e7c4      	b.n	8002c0c <tactile_poll_nonblocking_tick+0x24>
  //const tactile_async_txrx_status *tats = &g_tactile_async_txrx_status[tp];
  const uint8_t sensor_count = (tp < NUM_FINGERS ?
                                SENSORS_PER_FINGER :
                                NUM_PALM_SENSORS);
  static uint32_t state_start_time_us[NUM_TACTILE_PORTS] = {0};
  switch (*tps)
 8002c82:	2b07      	cmp	r3, #7
 8002c84:	d064      	beq.n	8002d50 <tactile_poll_nonblocking_tick+0x168>
 8002c86:	d36d      	bcc.n	8002d64 <tactile_poll_nonblocking_tick+0x17c>
 8002c88:	2b08      	cmp	r3, #8
 8002c8a:	d017      	beq.n	8002cbc <tactile_poll_nonblocking_tick+0xd4>
 8002c8c:	3301      	adds	r3, #1
 8002c8e:	d138      	bne.n	8002d02 <tactile_poll_nonblocking_tick+0x11a>
  {
    case TPS_DONE: // initial state. kick things off.
      *tps = TPS_BCAST_ENABLE;
 8002c90:	2301      	movs	r3, #1
{ TBPS_REQUEST_CS_LOW, TBPS_REQUEST_CS_LOW };

void tactile_i2c_async_start(const uint8_t port, const uint8_t address,
                             uint8_t *data, const uint8_t data_len)
{
  if (port >= NUM_TACTILE_PORTS)
 8002c92:	2c03      	cmp	r4, #3
                                NUM_PALM_SENSORS);
  static uint32_t state_start_time_us[NUM_TACTILE_PORTS] = {0};
  switch (*tps)
  {
    case TPS_DONE: // initial state. kick things off.
      *tps = TPS_BCAST_ENABLE;
 8002c94:	f846 3024 	str.w	r3, [r6, r4, lsl #2]
{ TBPS_REQUEST_CS_LOW, TBPS_REQUEST_CS_LOW };

void tactile_i2c_async_start(const uint8_t port, const uint8_t address,
                             uint8_t *data, const uint8_t data_len)
{
  if (port >= NUM_TACTILE_PORTS)
 8002c98:	d8b1      	bhi.n	8002bfe <tactile_poll_nonblocking_tick+0x16>
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	4620      	mov	r0, r4
 8002c9e:	4613      	mov	r3, r2
 8002ca0:	210c      	movs	r1, #12
 8002ca2:	f7ff f9ff 	bl	80020a4 <tactile_i2c_async_start.part.1>
 8002ca6:	e7aa      	b.n	8002bfe <tactile_poll_nonblocking_tick+0x16>

  if (*i2c_status == TACTILE_I2C_SUCCESS) {
    errCount[tactile_port] = 0;
    err_unset(ERR_TAC_0_PROBLEM + tactile_port);
  } else if (*i2c_status == TACTILE_I2C_FAIL) {
    if (errCount[tactile_port] > 100) {
 8002ca8:	4a78      	ldr	r2, [pc, #480]	; (8002e8c <tactile_poll_nonblocking_tick+0x2a4>)
 8002caa:	f852 3024 	ldr.w	r3, [r2, r4, lsl #2]
 8002cae:	2b64      	cmp	r3, #100	; 0x64
 8002cb0:	f200 8094 	bhi.w	8002ddc <tactile_poll_nonblocking_tick+0x1f4>
      err_set(ERR_TAC_0_PROBLEM + tactile_port);
    } else {
      errCount[tactile_port]++;
 8002cb4:	3301      	adds	r3, #1
 8002cb6:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8002cba:	e7ab      	b.n	8002c14 <tactile_poll_nonblocking_tick+0x2c>
          tactile_i2c_async_start(tp, sensor_addr, NULL, 0);
        }
      }
      break;
    case TPS_DESELECT_SENSOR:
      tactile_i2c_async_tick(tp);
 8002cbc:	4620      	mov	r0, r4
 8002cbe:	f7ff fc6f 	bl	80025a0 <tactile_i2c_async_tick>
      if (*i2c_status == TACTILE_I2C_SUCCESS ||
 8002cc2:	682b      	ldr	r3, [r5, #0]
 8002cc4:	3302      	adds	r3, #2
 8002cc6:	2b01      	cmp	r3, #1
 8002cc8:	d899      	bhi.n	8002bfe <tactile_poll_nonblocking_tick+0x16>
          *i2c_status == TACTILE_I2C_FAIL) {
        active_sensor_idx[tp]++;
 8002cca:	4a6e      	ldr	r2, [pc, #440]	; (8002e84 <tactile_poll_nonblocking_tick+0x29c>)
 8002ccc:	f852 3024 	ldr.w	r3, [r2, r4, lsl #2]
 8002cd0:	3301      	adds	r3, #1
        if (active_sensor_idx[tp] >= sensor_count) {
 8002cd2:	42bb      	cmp	r3, r7
      break;
    case TPS_DESELECT_SENSOR:
      tactile_i2c_async_tick(tp);
      if (*i2c_status == TACTILE_I2C_SUCCESS ||
          *i2c_status == TACTILE_I2C_FAIL) {
        active_sensor_idx[tp]++;
 8002cd4:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
        if (active_sensor_idx[tp] >= sensor_count) {
 8002cd8:	d213      	bcs.n	8002d02 <tactile_poll_nonblocking_tick+0x11a>
          *tps = TPS_DONE;
        } else {
          *tps = TPS_SELECT_SENSOR;
 8002cda:	2205      	movs	r2, #5
static uint_fast8_t tactile_sensor_addr(const uint_fast8_t tactile_port,
                                        const uint_fast8_t sensor_idx)
{
  if (tactile_port >= NUM_TACTILE_PORTS)
    return 0; // bogus
  if (tactile_port < NUM_FINGERS)
 8002cdc:	2c03      	cmp	r4, #3
          *i2c_status == TACTILE_I2C_FAIL) {
        active_sensor_idx[tp]++;
        if (active_sensor_idx[tp] >= sensor_count) {
          *tps = TPS_DONE;
        } else {
          *tps = TPS_SELECT_SENSOR;
 8002cde:	f846 2024 	str.w	r2, [r6, r4, lsl #2]
static uint_fast8_t tactile_sensor_addr(const uint_fast8_t tactile_port,
                                        const uint_fast8_t sensor_idx)
{
  if (tactile_port >= NUM_TACTILE_PORTS)
    return 0; // bogus
  if (tactile_port < NUM_FINGERS)
 8002ce2:	f000 80c6 	beq.w	8002e72 <tactile_poll_nonblocking_tick+0x28a>
    return g_tactile_finger_addrs[sensor_idx];
 8002ce6:	4a6a      	ldr	r2, [pc, #424]	; (8002e90 <tactile_poll_nonblocking_tick+0x2a8>)
 8002ce8:	5cd1      	ldrb	r1, [r2, r3]
{ TBPS_REQUEST_CS_LOW, TBPS_REQUEST_CS_LOW };

void tactile_i2c_async_start(const uint8_t port, const uint8_t address,
                             uint8_t *data, const uint8_t data_len)
{
  if (port >= NUM_TACTILE_PORTS)
 8002cea:	d888      	bhi.n	8002bfe <tactile_poll_nonblocking_tick+0x16>
 8002cec:	e7bd      	b.n	8002c6a <tactile_poll_nonblocking_tick+0x82>
      } else if (*i2c_status == TACTILE_I2C_FAIL) {
        *tps = TPS_DONE;
      }
      break;
    case TPS_BCAST_DISABLE:
      tactile_i2c_async_tick(tp);
 8002cee:	4620      	mov	r0, r4
 8002cf0:	f7ff fc56 	bl	80025a0 <tactile_i2c_async_tick>
      if (*i2c_status == TACTILE_I2C_SUCCESS) {
 8002cf4:	682b      	ldr	r3, [r5, #0]
 8002cf6:	1c5d      	adds	r5, r3, #1
 8002cf8:	f000 80b1 	beq.w	8002e5e <tactile_poll_nonblocking_tick+0x276>
    case TPS_TX_READ_DATA_CMD:
      tactile_i2c_async_tick(tp);
      if (*i2c_status == TACTILE_I2C_SUCCESS) {
        *tps = TPS_READ_DATA;
        tactile_i2c_async_start(tp, BAROM_ADDR | I2C_READ, NULL, 4);
      } else if (*i2c_status == TACTILE_I2C_FAIL) {
 8002cfc:	3302      	adds	r3, #2
 8002cfe:	f47f af7e 	bne.w	8002bfe <tactile_poll_nonblocking_tick+0x16>
          tactile_i2c_async_start(tp, sensor_addr, NULL, 0);
        }
      }
      break;
    default:
      *tps = TPS_DONE;
 8002d02:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002d06:	f846 3024 	str.w	r3, [r6, r4, lsl #2]
      break;
 8002d0a:	e778      	b.n	8002bfe <tactile_poll_nonblocking_tick+0x16>
    i2c_status = (int *)&g_tactile_bridged_i2c_status[tactile_port-2];
  else
    return; // shouldn't get here... but if somehow we do, it's time to bail

  if (*i2c_status == TACTILE_I2C_SUCCESS) {
    errCount[tactile_port] = 0;
 8002d0c:	4b5f      	ldr	r3, [pc, #380]	; (8002e8c <tactile_poll_nonblocking_tick+0x2a4>)
    err_unset(ERR_TAC_0_PROBLEM + tactile_port);
 8002d0e:	f104 0008 	add.w	r0, r4, #8
    i2c_status = (int *)&g_tactile_bridged_i2c_status[tactile_port-2];
  else
    return; // shouldn't get here... but if somehow we do, it's time to bail

  if (*i2c_status == TACTILE_I2C_SUCCESS) {
    errCount[tactile_port] = 0;
 8002d12:	2200      	movs	r2, #0
    err_unset(ERR_TAC_0_PROBLEM + tactile_port);
 8002d14:	b2c0      	uxtb	r0, r0
    i2c_status = (int *)&g_tactile_bridged_i2c_status[tactile_port-2];
  else
    return; // shouldn't get here... but if somehow we do, it's time to bail

  if (*i2c_status == TACTILE_I2C_SUCCESS) {
    errCount[tactile_port] = 0;
 8002d16:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
    err_unset(ERR_TAC_0_PROBLEM + tactile_port);
 8002d1a:	f000 fb81 	bl	8003420 <err_unset>
 8002d1e:	e779      	b.n	8002c14 <tactile_poll_nonblocking_tick+0x2c>
  //const tactile_async_txrx_status *tats = &g_tactile_async_txrx_status[tp];
  const uint8_t sensor_count = (tp < NUM_FINGERS ?
                                SENSORS_PER_FINGER :
                                NUM_PALM_SENSORS);
  static uint32_t state_start_time_us[NUM_TACTILE_PORTS] = {0};
  switch (*tps)
 8002d20:	2b01      	cmp	r3, #1
 8002d22:	d1ee      	bne.n	8002d02 <tactile_poll_nonblocking_tick+0x11a>
    case TPS_DONE: // initial state. kick things off.
      *tps = TPS_BCAST_ENABLE;
      tactile_i2c_async_start(tp, BCAST_ENABLE_ADDR, NULL, 0);
      break;
    case TPS_BCAST_ENABLE:
      tactile_i2c_async_tick(tp);
 8002d24:	4620      	mov	r0, r4
 8002d26:	f7ff fc3b 	bl	80025a0 <tactile_i2c_async_tick>
      if (*i2c_status == TACTILE_I2C_SUCCESS) {
 8002d2a:	682b      	ldr	r3, [r5, #0]
 8002d2c:	1c5a      	adds	r2, r3, #1
 8002d2e:	d1e5      	bne.n	8002cfc <tactile_poll_nonblocking_tick+0x114>
        //*tps = TPS_DONE;
        uint8_t msg[2] = { 0x12, 0x01 };
 8002d30:	4a58      	ldr	r2, [pc, #352]	; (8002e94 <tactile_poll_nonblocking_tick+0x2ac>)
        *tps = TPS_BCAST_START_SAMPLING;
 8002d32:	2302      	movs	r3, #2
      break;
    case TPS_BCAST_ENABLE:
      tactile_i2c_async_tick(tp);
      if (*i2c_status == TACTILE_I2C_SUCCESS) {
        //*tps = TPS_DONE;
        uint8_t msg[2] = { 0x12, 0x01 };
 8002d34:	8812      	ldrh	r2, [r2, #0]
 8002d36:	f8ad 2004 	strh.w	r2, [sp, #4]
{ TBPS_REQUEST_CS_LOW, TBPS_REQUEST_CS_LOW };

void tactile_i2c_async_start(const uint8_t port, const uint8_t address,
                             uint8_t *data, const uint8_t data_len)
{
  if (port >= NUM_TACTILE_PORTS)
 8002d3a:	2c03      	cmp	r4, #3
    case TPS_BCAST_ENABLE:
      tactile_i2c_async_tick(tp);
      if (*i2c_status == TACTILE_I2C_SUCCESS) {
        //*tps = TPS_DONE;
        uint8_t msg[2] = { 0x12, 0x01 };
        *tps = TPS_BCAST_START_SAMPLING;
 8002d3c:	f846 3024 	str.w	r3, [r6, r4, lsl #2]
{ TBPS_REQUEST_CS_LOW, TBPS_REQUEST_CS_LOW };

void tactile_i2c_async_start(const uint8_t port, const uint8_t address,
                             uint8_t *data, const uint8_t data_len)
{
  if (port >= NUM_TACTILE_PORTS)
 8002d40:	f63f af5d 	bhi.w	8002bfe <tactile_poll_nonblocking_tick+0x16>
 8002d44:	4620      	mov	r0, r4
 8002d46:	aa01      	add	r2, sp, #4
 8002d48:	21c0      	movs	r1, #192	; 0xc0
 8002d4a:	f7ff f9ab 	bl	80020a4 <tactile_i2c_async_start.part.1>
 8002d4e:	e756      	b.n	8002bfe <tactile_poll_nonblocking_tick+0x16>
      } else if (*i2c_status == TACTILE_I2C_FAIL) {
        *tps = TPS_DONE;
      }
      break;
    case TPS_READ_DATA:
      tactile_i2c_async_tick(tp);
 8002d50:	4620      	mov	r0, r4
 8002d52:	f7ff fc25 	bl	80025a0 <tactile_i2c_async_tick>
      if (*i2c_status == TACTILE_I2C_SUCCESS) {
 8002d56:	682b      	ldr	r3, [r5, #0]
 8002d58:	1c5a      	adds	r2, r3, #1
 8002d5a:	d049      	beq.n	8002df0 <tactile_poll_nonblocking_tick+0x208>
        g_state.tactile_temperatures[state_sensor_idx] = temperature;
        //printf("port %d sensor 0x%02x pressure %06d  temperature %06d\r\n",
        //       tp, sensor_addr, pressure, temperature);
        *tps = TPS_DESELECT_SENSOR;
        tactile_i2c_async_start(tp, sensor_addr | I2C_READ, NULL, 1);
      } else if (*i2c_status == TACTILE_I2C_FAIL) {
 8002d5c:	3302      	adds	r3, #2
 8002d5e:	f47f af4e 	bne.w	8002bfe <tactile_poll_nonblocking_tick+0x16>
 8002d62:	e7b2      	b.n	8002cca <tactile_poll_nonblocking_tick+0xe2>
      } else if (*i2c_status == TACTILE_I2C_FAIL) {
        *tps = TPS_DONE;
      }
      break;
    case TPS_TX_READ_DATA_CMD:
      tactile_i2c_async_tick(tp);
 8002d64:	4620      	mov	r0, r4
 8002d66:	f7ff fc1b 	bl	80025a0 <tactile_i2c_async_tick>
      if (*i2c_status == TACTILE_I2C_SUCCESS) {
 8002d6a:	682b      	ldr	r3, [r5, #0]
 8002d6c:	1c59      	adds	r1, r3, #1
 8002d6e:	d1c5      	bne.n	8002cfc <tactile_poll_nonblocking_tick+0x114>
        *tps = TPS_READ_DATA;
 8002d70:	2307      	movs	r3, #7
{ TBPS_REQUEST_CS_LOW, TBPS_REQUEST_CS_LOW };

void tactile_i2c_async_start(const uint8_t port, const uint8_t address,
                             uint8_t *data, const uint8_t data_len)
{
  if (port >= NUM_TACTILE_PORTS)
 8002d72:	2c03      	cmp	r4, #3
      }
      break;
    case TPS_TX_READ_DATA_CMD:
      tactile_i2c_async_tick(tp);
      if (*i2c_status == TACTILE_I2C_SUCCESS) {
        *tps = TPS_READ_DATA;
 8002d74:	f846 3024 	str.w	r3, [r6, r4, lsl #2]
{ TBPS_REQUEST_CS_LOW, TBPS_REQUEST_CS_LOW };

void tactile_i2c_async_start(const uint8_t port, const uint8_t address,
                             uint8_t *data, const uint8_t data_len)
{
  if (port >= NUM_TACTILE_PORTS)
 8002d78:	f63f af41 	bhi.w	8002bfe <tactile_poll_nonblocking_tick+0x16>
 8002d7c:	4620      	mov	r0, r4
 8002d7e:	21c1      	movs	r1, #193	; 0xc1
 8002d80:	2200      	movs	r2, #0
 8002d82:	2304      	movs	r3, #4
 8002d84:	f7ff f98e 	bl	80020a4 <tactile_i2c_async_start.part.1>
 8002d88:	e739      	b.n	8002bfe <tactile_poll_nonblocking_tick+0x16>
      } else if (*i2c_status == TACTILE_I2C_FAIL) {
        *tps = TPS_DONE;
      }
      break;
    case TPS_BCAST_START_SAMPLING:
      tactile_i2c_async_tick(tp);
 8002d8a:	4620      	mov	r0, r4
 8002d8c:	f7ff fc08 	bl	80025a0 <tactile_i2c_async_tick>
      if (*i2c_status == TACTILE_I2C_SUCCESS) {
 8002d90:	682b      	ldr	r3, [r5, #0]
 8002d92:	1c5f      	adds	r7, r3, #1
 8002d94:	d1b2      	bne.n	8002cfc <tactile_poll_nonblocking_tick+0x114>
        *tps = TPS_BCAST_DISABLE;
 8002d96:	2303      	movs	r3, #3
{ TBPS_REQUEST_CS_LOW, TBPS_REQUEST_CS_LOW };

void tactile_i2c_async_start(const uint8_t port, const uint8_t address,
                             uint8_t *data, const uint8_t data_len)
{
  if (port >= NUM_TACTILE_PORTS)
 8002d98:	429c      	cmp	r4, r3
      }
      break;
    case TPS_BCAST_START_SAMPLING:
      tactile_i2c_async_tick(tp);
      if (*i2c_status == TACTILE_I2C_SUCCESS) {
        *tps = TPS_BCAST_DISABLE;
 8002d9a:	f846 3024 	str.w	r3, [r6, r4, lsl #2]
{ TBPS_REQUEST_CS_LOW, TBPS_REQUEST_CS_LOW };

void tactile_i2c_async_start(const uint8_t port, const uint8_t address,
                             uint8_t *data, const uint8_t data_len)
{
  if (port >= NUM_TACTILE_PORTS)
 8002d9e:	f63f af2e 	bhi.w	8002bfe <tactile_poll_nonblocking_tick+0x16>
 8002da2:	4620      	mov	r0, r4
 8002da4:	210d      	movs	r1, #13
 8002da6:	2200      	movs	r2, #0
 8002da8:	2301      	movs	r3, #1
 8002daa:	f7ff f97b 	bl	80020a4 <tactile_i2c_async_start.part.1>
 8002dae:	e726      	b.n	8002bfe <tactile_poll_nonblocking_tick+0x16>
        *tps = TPS_SELECT_SENSOR;
        tactile_i2c_async_start(tp, sensor_addr, NULL, 0);
      }
      break;
    case TPS_SELECT_SENSOR:
      tactile_i2c_async_tick(tp);
 8002db0:	4620      	mov	r0, r4
 8002db2:	f7ff fbf5 	bl	80025a0 <tactile_i2c_async_tick>
      if (*i2c_status == TACTILE_I2C_SUCCESS) {
 8002db6:	682b      	ldr	r3, [r5, #0]
 8002db8:	1c58      	adds	r0, r3, #1
 8002dba:	d19f      	bne.n	8002cfc <tactile_poll_nonblocking_tick+0x114>
        uint8_t msg = 0;
 8002dbc:	2200      	movs	r2, #0
        *tps = TPS_TX_READ_DATA_CMD;
 8002dbe:	2306      	movs	r3, #6
{ TBPS_REQUEST_CS_LOW, TBPS_REQUEST_CS_LOW };

void tactile_i2c_async_start(const uint8_t port, const uint8_t address,
                             uint8_t *data, const uint8_t data_len)
{
  if (port >= NUM_TACTILE_PORTS)
 8002dc0:	2c03      	cmp	r4, #3
      }
      break;
    case TPS_SELECT_SENSOR:
      tactile_i2c_async_tick(tp);
      if (*i2c_status == TACTILE_I2C_SUCCESS) {
        uint8_t msg = 0;
 8002dc2:	f88d 2004 	strb.w	r2, [sp, #4]
        *tps = TPS_TX_READ_DATA_CMD;
 8002dc6:	f846 3024 	str.w	r3, [r6, r4, lsl #2]
{ TBPS_REQUEST_CS_LOW, TBPS_REQUEST_CS_LOW };

void tactile_i2c_async_start(const uint8_t port, const uint8_t address,
                             uint8_t *data, const uint8_t data_len)
{
  if (port >= NUM_TACTILE_PORTS)
 8002dca:	f63f af18 	bhi.w	8002bfe <tactile_poll_nonblocking_tick+0x16>
 8002dce:	4620      	mov	r0, r4
 8002dd0:	21c0      	movs	r1, #192	; 0xc0
 8002dd2:	aa01      	add	r2, sp, #4
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	f7ff f965 	bl	80020a4 <tactile_i2c_async_start.part.1>
 8002dda:	e710      	b.n	8002bfe <tactile_poll_nonblocking_tick+0x16>
  if (*i2c_status == TACTILE_I2C_SUCCESS) {
    errCount[tactile_port] = 0;
    err_unset(ERR_TAC_0_PROBLEM + tactile_port);
  } else if (*i2c_status == TACTILE_I2C_FAIL) {
    if (errCount[tactile_port] > 100) {
      err_set(ERR_TAC_0_PROBLEM + tactile_port);
 8002ddc:	f104 0008 	add.w	r0, r4, #8
 8002de0:	b2c0      	uxtb	r0, r0
 8002de2:	f000 fb17 	bl	8003414 <err_set>
 8002de6:	e715      	b.n	8002c14 <tactile_poll_nonblocking_tick+0x2c>
    case TPS_SENSOR_SAMPLING:
      // wait 3 ms
      if (SYSTIME - state_start_time_us[tp] > 3000) {
        active_sensor_idx[tp] = 0;
        const uint8_t sensor_addr = tactile_sensor_addr(tp, 0);
        *tps = TPS_SELECT_SENSOR;
 8002de8:	2305      	movs	r3, #5
 8002dea:	60f3      	str	r3, [r6, #12]
 8002dec:	2160      	movs	r1, #96	; 0x60
 8002dee:	e73c      	b.n	8002c6a <tactile_poll_nonblocking_tick+0x82>
      }
      break;
    case TPS_READ_DATA:
      tactile_i2c_async_tick(tp);
      if (*i2c_status == TACTILE_I2C_SUCCESS) {
        uint8_t sensor_addr = tactile_sensor_addr(tp, active_sensor_idx[tp]);
 8002df0:	4b24      	ldr	r3, [pc, #144]	; (8002e84 <tactile_poll_nonblocking_tick+0x29c>)
        const uint8_t *p = g_tactile_i2c_async_data[tp];
 8002df2:	4829      	ldr	r0, [pc, #164]	; (8002e98 <tactile_poll_nonblocking_tick+0x2b0>)
      }
      break;
    case TPS_READ_DATA:
      tactile_i2c_async_tick(tp);
      if (*i2c_status == TACTILE_I2C_SUCCESS) {
        uint8_t sensor_addr = tactile_sensor_addr(tp, active_sensor_idx[tp]);
 8002df4:	f853 2024 	ldr.w	r2, [r3, r4, lsl #2]
static uint_fast8_t tactile_sensor_addr(const uint_fast8_t tactile_port,
                                        const uint_fast8_t sensor_idx)
{
  if (tactile_port >= NUM_TACTILE_PORTS)
    return 0; // bogus
  if (tactile_port < NUM_FINGERS)
 8002df8:	2c03      	cmp	r4, #3
    return g_tactile_finger_addrs[sensor_idx];
 8002dfa:	bf14      	ite	ne
 8002dfc:	4b24      	ldrne	r3, [pc, #144]	; (8002e90 <tactile_poll_nonblocking_tick+0x2a8>)
  else
    return g_tactile_palm_addrs[sensor_idx];
 8002dfe:	4b27      	ldreq	r3, [pc, #156]	; (8002e9c <tactile_poll_nonblocking_tick+0x2b4>)
 8002e00:	5c99      	ldrb	r1, [r3, r2]
      break;
    case TPS_READ_DATA:
      tactile_i2c_async_tick(tp);
      if (*i2c_status == TACTILE_I2C_SUCCESS) {
        uint8_t sensor_addr = tactile_sensor_addr(tp, active_sensor_idx[tp]);
        const uint8_t *p = g_tactile_i2c_async_data[tp];
 8002e02:	0223      	lsls	r3, r4, #8
 8002e04:	eb00 0e03 	add.w	lr, r0, r3
        // Addition deals with small wraps
        const uint16_t pressure = 510 - (p[0]<200 ? ((uint16_t)p[0] + 255) : ((uint16_t)p[0]));
 8002e08:	5cc3      	ldrb	r3, [r0, r3]
        const uint16_t temperature = ((uint16_t)p[2] << 2) | (p[3] >> 6);
 8002e0a:	f89e 5003 	ldrb.w	r5, [lr, #3]
 8002e0e:	f89e e002 	ldrb.w	lr, [lr, #2]
      tactile_i2c_async_tick(tp);
      if (*i2c_status == TACTILE_I2C_SUCCESS) {
        uint8_t sensor_addr = tactile_sensor_addr(tp, active_sensor_idx[tp]);
        const uint8_t *p = g_tactile_i2c_async_data[tp];
        // Addition deals with small wraps
        const uint16_t pressure = 510 - (p[0]<200 ? ((uint16_t)p[0] + 255) : ((uint16_t)p[0]));
 8002e12:	2bc7      	cmp	r3, #199	; 0xc7
 8002e14:	bf94      	ite	ls
 8002e16:	f1c3 03ff 	rsbls	r3, r3, #255	; 0xff
 8002e1a:	f5c3 73ff 	rsbhi	r3, r3, #510	; 0x1fe
 8002e1e:	b298      	uxth	r0, r3
        const uint16_t temperature = ((uint16_t)p[2] << 2) | (p[3] >> 6);
        const uint_fast8_t state_sensor_idx = tp * SENSORS_PER_FINGER +
 8002e20:	2309      	movs	r3, #9
 8002e22:	fb13 2204 	smlabb	r2, r3, r4, r2
                                              active_sensor_idx[tp];
        g_state.tactile_pressures   [state_sensor_idx] = pressure;
 8002e26:	1d17      	adds	r7, r2, #4
 8002e28:	4b1d      	ldr	r3, [pc, #116]	; (8002ea0 <tactile_poll_nonblocking_tick+0x2b8>)
        g_state.tactile_temperatures[state_sensor_idx] = temperature;
 8002e2a:	3228      	adds	r2, #40	; 0x28
        // Addition deals with small wraps
        const uint16_t pressure = 510 - (p[0]<200 ? ((uint16_t)p[0] + 255) : ((uint16_t)p[0]));
        const uint16_t temperature = ((uint16_t)p[2] << 2) | (p[3] >> 6);
        const uint_fast8_t state_sensor_idx = tp * SENSORS_PER_FINGER +
                                              active_sensor_idx[tp];
        g_state.tactile_pressures   [state_sensor_idx] = pressure;
 8002e2c:	f833 c017 	ldrh.w	ip, [r3, r7, lsl #1]
 8002e30:	f823 0017 	strh.w	r0, [r3, r7, lsl #1]
        g_state.tactile_temperatures[state_sensor_idx] = temperature;
 8002e34:	eb03 0342 	add.w	r3, r3, r2, lsl #1
      if (*i2c_status == TACTILE_I2C_SUCCESS) {
        uint8_t sensor_addr = tactile_sensor_addr(tp, active_sensor_idx[tp]);
        const uint8_t *p = g_tactile_i2c_async_data[tp];
        // Addition deals with small wraps
        const uint16_t pressure = 510 - (p[0]<200 ? ((uint16_t)p[0] + 255) : ((uint16_t)p[0]));
        const uint16_t temperature = ((uint16_t)p[2] << 2) | (p[3] >> 6);
 8002e38:	09aa      	lsrs	r2, r5, #6
 8002e3a:	ea42 028e 	orr.w	r2, r2, lr, lsl #2
                                              active_sensor_idx[tp];
        g_state.tactile_pressures   [state_sensor_idx] = pressure;
        g_state.tactile_temperatures[state_sensor_idx] = temperature;
        //printf("port %d sensor 0x%02x pressure %06d  temperature %06d\r\n",
        //       tp, sensor_addr, pressure, temperature);
        *tps = TPS_DESELECT_SENSOR;
 8002e3e:	2008      	movs	r0, #8
{ TBPS_REQUEST_CS_LOW, TBPS_REQUEST_CS_LOW };

void tactile_i2c_async_start(const uint8_t port, const uint8_t address,
                             uint8_t *data, const uint8_t data_len)
{
  if (port >= NUM_TACTILE_PORTS)
 8002e40:	2c03      	cmp	r4, #3
        const uint16_t pressure = 510 - (p[0]<200 ? ((uint16_t)p[0] + 255) : ((uint16_t)p[0]));
        const uint16_t temperature = ((uint16_t)p[2] << 2) | (p[3] >> 6);
        const uint_fast8_t state_sensor_idx = tp * SENSORS_PER_FINGER +
                                              active_sensor_idx[tp];
        g_state.tactile_pressures   [state_sensor_idx] = pressure;
        g_state.tactile_temperatures[state_sensor_idx] = temperature;
 8002e42:	889d      	ldrh	r5, [r3, #4]
        //printf("port %d sensor 0x%02x pressure %06d  temperature %06d\r\n",
        //       tp, sensor_addr, pressure, temperature);
        *tps = TPS_DESELECT_SENSOR;
 8002e44:	f846 0024 	str.w	r0, [r6, r4, lsl #2]
        const uint16_t pressure = 510 - (p[0]<200 ? ((uint16_t)p[0] + 255) : ((uint16_t)p[0]));
        const uint16_t temperature = ((uint16_t)p[2] << 2) | (p[3] >> 6);
        const uint_fast8_t state_sensor_idx = tp * SENSORS_PER_FINGER +
                                              active_sensor_idx[tp];
        g_state.tactile_pressures   [state_sensor_idx] = pressure;
        g_state.tactile_temperatures[state_sensor_idx] = temperature;
 8002e48:	809a      	strh	r2, [r3, #4]
{ TBPS_REQUEST_CS_LOW, TBPS_REQUEST_CS_LOW };

void tactile_i2c_async_start(const uint8_t port, const uint8_t address,
                             uint8_t *data, const uint8_t data_len)
{
  if (port >= NUM_TACTILE_PORTS)
 8002e4a:	f63f aed8 	bhi.w	8002bfe <tactile_poll_nonblocking_tick+0x16>
 8002e4e:	4620      	mov	r0, r4
 8002e50:	f041 0101 	orr.w	r1, r1, #1
 8002e54:	2200      	movs	r2, #0
 8002e56:	2301      	movs	r3, #1
 8002e58:	f7ff f924 	bl	80020a4 <tactile_i2c_async_start.part.1>
 8002e5c:	e6cf      	b.n	8002bfe <tactile_poll_nonblocking_tick+0x16>
      break;
    case TPS_BCAST_DISABLE:
      tactile_i2c_async_tick(tp);
      if (*i2c_status == TACTILE_I2C_SUCCESS) {
        *tps = TPS_SENSOR_SAMPLING;
        state_start_time_us[tp] = SYSTIME;
 8002e5e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002e62:	4b07      	ldr	r3, [pc, #28]	; (8002e80 <tactile_poll_nonblocking_tick+0x298>)
 8002e64:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002e66:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
      }
      break;
    case TPS_BCAST_DISABLE:
      tactile_i2c_async_tick(tp);
      if (*i2c_status == TACTILE_I2C_SUCCESS) {
        *tps = TPS_SENSOR_SAMPLING;
 8002e6a:	2304      	movs	r3, #4
 8002e6c:	f846 3024 	str.w	r3, [r6, r4, lsl #2]
 8002e70:	e6c5      	b.n	8002bfe <tactile_poll_nonblocking_tick+0x16>
  if (tactile_port >= NUM_TACTILE_PORTS)
    return 0; // bogus
  if (tactile_port < NUM_FINGERS)
    return g_tactile_finger_addrs[sensor_idx];
  else
    return g_tactile_palm_addrs[sensor_idx];
 8002e72:	4a0a      	ldr	r2, [pc, #40]	; (8002e9c <tactile_poll_nonblocking_tick+0x2b4>)
 8002e74:	5cd1      	ldrb	r1, [r2, r3]
 8002e76:	e6f8      	b.n	8002c6a <tactile_poll_nonblocking_tick+0x82>
 8002e78:	20010400 	.word	0x20010400
 8002e7c:	20010438 	.word	0x20010438
 8002e80:	200103f0 	.word	0x200103f0
 8002e84:	20010408 	.word	0x20010408
 8002e88:	20010418 	.word	0x20010418
 8002e8c:	20010420 	.word	0x20010420
 8002e90:	0800a4d8 	.word	0x0800a4d8
 8002e94:	0800a45c 	.word	0x0800a45c
 8002e98:	2000fff0 	.word	0x2000fff0
 8002e9c:	0800a464 	.word	0x0800a464
 8002ea0:	200105a0 	.word	0x200105a0

08002ea4 <pin_set_output_type>:

void pin_set_output_type(GPIO_TypeDef *gpio, 
                         const uint8_t pin_idx,
                         const uint8_t output_type)
{
  if (output_type == PIN_OUTPUT_TYPE_OPEN_DRAIN)
 8002ea4:	2a01      	cmp	r2, #1
 8002ea6:	d006      	beq.n	8002eb6 <pin_set_output_type+0x12>
    gpio->OTYPER |= (1 << pin_idx);
  }
  else
  {
    //printf("setting pin %d to push-pull\r\n", pin_idx);
    gpio->OTYPER &= ~(1 << pin_idx);
 8002ea8:	6842      	ldr	r2, [r0, #4]
 8002eaa:	2301      	movs	r3, #1
 8002eac:	408b      	lsls	r3, r1
 8002eae:	ea22 0303 	bic.w	r3, r2, r3
 8002eb2:	6043      	str	r3, [r0, #4]
 8002eb4:	4770      	bx	lr
                         const uint8_t output_type)
{
  if (output_type == PIN_OUTPUT_TYPE_OPEN_DRAIN)
  {
    //printf("setting pin %d to open-drain\r\n", pin_idx);
    gpio->OTYPER |= (1 << pin_idx);
 8002eb6:	6843      	ldr	r3, [r0, #4]
 8002eb8:	408a      	lsls	r2, r1
 8002eba:	431a      	orrs	r2, r3
 8002ebc:	6042      	str	r2, [r0, #4]
 8002ebe:	4770      	bx	lr

08002ec0 <pin_set_alternate_function>:

void pin_set_alternate_function(GPIO_TypeDef *gpio,
                                const uint8_t pin_idx,
                                const uint8_t function_idx)
{
  if (pin_idx > 15 || function_idx > 15)
 8002ec0:	290f      	cmp	r1, #15
 8002ec2:	d822      	bhi.n	8002f0a <pin_set_alternate_function+0x4a>
 8002ec4:	2a0f      	cmp	r2, #15
 8002ec6:	d820      	bhi.n	8002f0a <pin_set_alternate_function+0x4a>
    return; // adios amigo
  volatile uint32_t *af_reg = (pin_idx < 8) ? &gpio->AFR[0] : &gpio->AFR[1];
 8002ec8:	2907      	cmp	r1, #7
}

void pin_set_alternate_function(GPIO_TypeDef *gpio,
                                const uint8_t pin_idx,
                                const uint8_t function_idx)
{
 8002eca:	b470      	push	{r4, r5, r6}
  if (pin_idx > 15 || function_idx > 15)
    return; // adios amigo
  volatile uint32_t *af_reg = (pin_idx < 8) ? &gpio->AFR[0] : &gpio->AFR[1];
 8002ecc:	d91e      	bls.n	8002f0c <pin_set_alternate_function+0x4c>
  const uint8_t reg_ofs = (pin_idx < 8) ? (pin_idx * 4) : ((pin_idx-8) * 4);
 8002ece:	f1a1 0308 	sub.w	r3, r1, #8
                                const uint8_t pin_idx,
                                const uint8_t function_idx)
{
  if (pin_idx > 15 || function_idx > 15)
    return; // adios amigo
  volatile uint32_t *af_reg = (pin_idx < 8) ? &gpio->AFR[0] : &gpio->AFR[1];
 8002ed2:	6a44      	ldr	r4, [r0, #36]	; 0x24
  const uint8_t reg_ofs = (pin_idx < 8) ? (pin_idx * 4) : ((pin_idx-8) * 4);
 8002ed4:	009b      	lsls	r3, r3, #2
 8002ed6:	b2db      	uxtb	r3, r3
                                const uint8_t pin_idx,
                                const uint8_t function_idx)
{
  if (pin_idx > 15 || function_idx > 15)
    return; // adios amigo
  volatile uint32_t *af_reg = (pin_idx < 8) ? &gpio->AFR[0] : &gpio->AFR[1];
 8002ed8:	4625      	mov	r5, r4
 8002eda:	f100 0624 	add.w	r6, r0, #36	; 0x24
  const uint8_t reg_ofs = (pin_idx < 8) ? (pin_idx * 4) : ((pin_idx-8) * 4);
  *af_reg &= ~(0xf << reg_ofs); // zero out whatever was there before
 8002ede:	240f      	movs	r4, #15
 8002ee0:	409c      	lsls	r4, r3
 8002ee2:	ea25 0404 	bic.w	r4, r5, r4
 8002ee6:	6034      	str	r4, [r6, #0]
  *af_reg |= function_idx << reg_ofs; // set the alternate function register
 8002ee8:	6834      	ldr	r4, [r6, #0]
 8002eea:	409a      	lsls	r2, r3
 8002eec:	4322      	orrs	r2, r4
 8002eee:	6032      	str	r2, [r6, #0]
  gpio->MODER &= ~(3 << (pin_idx * 2)); // zero out whatever was there before
 8002ef0:	6802      	ldr	r2, [r0, #0]
 8002ef2:	0049      	lsls	r1, r1, #1
 8002ef4:	2303      	movs	r3, #3
 8002ef6:	408b      	lsls	r3, r1
 8002ef8:	ea22 0303 	bic.w	r3, r2, r3
 8002efc:	6003      	str	r3, [r0, #0]
  gpio->MODER |= 2 << (pin_idx * 2); // put the GPIO in alternate-function mode
}
 8002efe:	bc70      	pop	{r4, r5, r6}
  volatile uint32_t *af_reg = (pin_idx < 8) ? &gpio->AFR[0] : &gpio->AFR[1];
  const uint8_t reg_ofs = (pin_idx < 8) ? (pin_idx * 4) : ((pin_idx-8) * 4);
  *af_reg &= ~(0xf << reg_ofs); // zero out whatever was there before
  *af_reg |= function_idx << reg_ofs; // set the alternate function register
  gpio->MODER &= ~(3 << (pin_idx * 2)); // zero out whatever was there before
  gpio->MODER |= 2 << (pin_idx * 2); // put the GPIO in alternate-function mode
 8002f00:	6802      	ldr	r2, [r0, #0]
 8002f02:	2302      	movs	r3, #2
 8002f04:	408b      	lsls	r3, r1
 8002f06:	4313      	orrs	r3, r2
 8002f08:	6003      	str	r3, [r0, #0]
}
 8002f0a:	4770      	bx	lr
                                const uint8_t pin_idx,
                                const uint8_t function_idx)
{
  if (pin_idx > 15 || function_idx > 15)
    return; // adios amigo
  volatile uint32_t *af_reg = (pin_idx < 8) ? &gpio->AFR[0] : &gpio->AFR[1];
 8002f0c:	6a04      	ldr	r4, [r0, #32]
  const uint8_t reg_ofs = (pin_idx < 8) ? (pin_idx * 4) : ((pin_idx-8) * 4);
 8002f0e:	008b      	lsls	r3, r1, #2
                                const uint8_t pin_idx,
                                const uint8_t function_idx)
{
  if (pin_idx > 15 || function_idx > 15)
    return; // adios amigo
  volatile uint32_t *af_reg = (pin_idx < 8) ? &gpio->AFR[0] : &gpio->AFR[1];
 8002f10:	4625      	mov	r5, r4
  const uint8_t reg_ofs = (pin_idx < 8) ? (pin_idx * 4) : ((pin_idx-8) * 4);
 8002f12:	b2db      	uxtb	r3, r3
                                const uint8_t pin_idx,
                                const uint8_t function_idx)
{
  if (pin_idx > 15 || function_idx > 15)
    return; // adios amigo
  volatile uint32_t *af_reg = (pin_idx < 8) ? &gpio->AFR[0] : &gpio->AFR[1];
 8002f14:	f100 0620 	add.w	r6, r0, #32
 8002f18:	e7e1      	b.n	8002ede <pin_set_alternate_function+0x1e>
 8002f1a:	bf00      	nop

08002f1c <pin_set_output>:
  gpio->MODER |= 2 << (pin_idx * 2); // put the GPIO in alternate-function mode
}

void pin_set_output(GPIO_TypeDef *gpio, const uint8_t pin_idx)
{
  if (pin_idx > 15)
 8002f1c:	290f      	cmp	r1, #15
 8002f1e:	d80b      	bhi.n	8002f38 <pin_set_output+0x1c>
    return; // adios amigo
  gpio->MODER &= ~(3 << (pin_idx * 2));
 8002f20:	6802      	ldr	r2, [r0, #0]
 8002f22:	0049      	lsls	r1, r1, #1
 8002f24:	2303      	movs	r3, #3
 8002f26:	408b      	lsls	r3, r1
 8002f28:	ea22 0303 	bic.w	r3, r2, r3
 8002f2c:	6003      	str	r3, [r0, #0]
  gpio->MODER |= 1 << (pin_idx * 2);
 8002f2e:	6802      	ldr	r2, [r0, #0]
 8002f30:	2301      	movs	r3, #1
 8002f32:	408b      	lsls	r3, r1
 8002f34:	4313      	orrs	r3, r2
 8002f36:	6003      	str	r3, [r0, #0]
 8002f38:	4770      	bx	lr
 8002f3a:	bf00      	nop

08002f3c <pin_set_output_level>:

void pin_set_output_level(GPIO_TypeDef *gpio, 
                          const uint8_t pin_idx, 
                          const uint8_t pin_level)
{
  if (pin_idx > 15)
 8002f3c:	290f      	cmp	r1, #15
 8002f3e:	d804      	bhi.n	8002f4a <pin_set_output_level+0xe>
    return;
  if (pin_level)
    gpio->BSRRL = 1 << pin_idx;
 8002f40:	2301      	movs	r3, #1
 8002f42:	408b      	lsls	r3, r1
 8002f44:	b29b      	uxth	r3, r3
                          const uint8_t pin_idx, 
                          const uint8_t pin_level)
{
  if (pin_idx > 15)
    return;
  if (pin_level)
 8002f46:	b90a      	cbnz	r2, 8002f4c <pin_set_output_level+0x10>
    gpio->BSRRL = 1 << pin_idx;
  else
    gpio->BSRRH = 1 << pin_idx;
 8002f48:	8343      	strh	r3, [r0, #26]
 8002f4a:	4770      	bx	lr
                          const uint8_t pin_level)
{
  if (pin_idx > 15)
    return;
  if (pin_level)
    gpio->BSRRL = 1 << pin_idx;
 8002f4c:	8303      	strh	r3, [r0, #24]
 8002f4e:	4770      	bx	lr

08002f50 <enc_poll>:

/*
 * Blocking call to get encoder data for all 3 encoders
 */
void enc_poll()
{
 8002f50:	b4f0      	push	{r4, r5, r6, r7}
  GPIOE->BSRRH = 1 << PORTE_ENC_CS; // assert (pull down) CS
 8002f52:	4a1e      	ldr	r2, [pc, #120]	; (8002fcc <enc_poll+0x7c>)

/*
 * Blocking call to get encoder data for all 3 encoders
 */
void enc_poll()
{
 8002f54:	b082      	sub	sp, #8
  GPIOE->BSRRH = 1 << PORTE_ENC_CS; // assert (pull down) CS
  for (volatile int i = 0; i < 10; i++) { } // needs at least 350 ns
 8002f56:	2300      	movs	r3, #0
/*
 * Blocking call to get encoder data for all 3 encoders
 */
void enc_poll()
{
  GPIOE->BSRRH = 1 << PORTE_ENC_CS; // assert (pull down) CS
 8002f58:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002f5c:	8351      	strh	r1, [r2, #26]
  for (volatile int i = 0; i < 10; i++) { } // needs at least 350 ns
 8002f5e:	9300      	str	r3, [sp, #0]
 8002f60:	9b00      	ldr	r3, [sp, #0]
 8002f62:	2b09      	cmp	r3, #9
 8002f64:	dc05      	bgt.n	8002f72 <enc_poll+0x22>
 8002f66:	9b00      	ldr	r3, [sp, #0]
 8002f68:	3301      	adds	r3, #1
 8002f6a:	9300      	str	r3, [sp, #0]
 8002f6c:	9b00      	ldr	r3, [sp, #0]
 8002f6e:	2b09      	cmp	r3, #9
 8002f70:	ddf9      	ble.n	8002f66 <enc_poll+0x16>
  SPI4->DR; // clear the rx data register in case it has some garbage
 8002f72:	4b17      	ldr	r3, [pc, #92]	; (8002fd0 <enc_poll+0x80>)
 8002f74:	4c17      	ldr	r4, [pc, #92]	; (8002fd4 <enc_poll+0x84>)
 8002f76:	899a      	ldrh	r2, [r3, #12]
  for (int i = 0; i < NUM_ENC; i++)
  {
    SPI4->DR = 0xffff;
    while (!(SPI4->SR & SPI_SR_TXE)) { } // Wait for transmit buffer empty
 8002f78:	461e      	mov	r6, r3
 */
void enc_poll()
{
  GPIOE->BSRRH = 1 << PORTE_ENC_CS; // assert (pull down) CS
  for (volatile int i = 0; i < 10; i++) { } // needs at least 350 ns
  SPI4->DR; // clear the rx data register in case it has some garbage
 8002f7a:	2102      	movs	r1, #2
  for (int i = 0; i < NUM_ENC; i++)
  {
    SPI4->DR = 0xffff;
 8002f7c:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8002f80:	819d      	strh	r5, [r3, #12]
    while (!(SPI4->SR & SPI_SR_TXE)) { } // Wait for transmit buffer empty
 8002f82:	891a      	ldrh	r2, [r3, #8]
 8002f84:	0792      	lsls	r2, r2, #30
 8002f86:	d5fc      	bpl.n	8002f82 <enc_poll+0x32>
    while (!(SPI4->SR & SPI_SR_RXNE)) { } // Wait for recieve buffer not empty
 8002f88:	891a      	ldrh	r2, [r3, #8]
 8002f8a:	07d7      	lsls	r7, r2, #31
 8002f8c:	d5fc      	bpl.n	8002f88 <enc_poll+0x38>
    g_state.encoders[NUM_ENC-1-i] = SPI4->DR & 0x3fff;  // Idx goes 2, 1, 0
 8002f8e:	89b2      	ldrh	r2, [r6, #12]
 8002f90:	f101 0050 	add.w	r0, r1, #80	; 0x50
 8002f94:	f3c2 020d 	ubfx	r2, r2, #0, #14
 8002f98:	3901      	subs	r1, #1
 8002f9a:	f834 7010 	ldrh.w	r7, [r4, r0, lsl #1]
 8002f9e:	f824 2010 	strh.w	r2, [r4, r0, lsl #1]
void enc_poll()
{
  GPIOE->BSRRH = 1 << PORTE_ENC_CS; // assert (pull down) CS
  for (volatile int i = 0; i < 10; i++) { } // needs at least 350 ns
  SPI4->DR; // clear the rx data register in case it has some garbage
  for (int i = 0; i < NUM_ENC; i++)
 8002fa2:	1c48      	adds	r0, r1, #1
  {
    SPI4->DR = 0xffff;
    while (!(SPI4->SR & SPI_SR_TXE)) { } // Wait for transmit buffer empty
    while (!(SPI4->SR & SPI_SR_RXNE)) { } // Wait for recieve buffer not empty
    g_state.encoders[NUM_ENC-1-i] = SPI4->DR & 0x3fff;  // Idx goes 2, 1, 0
 8002fa4:	f04f 0200 	mov.w	r2, #0
void enc_poll()
{
  GPIOE->BSRRH = 1 << PORTE_ENC_CS; // assert (pull down) CS
  for (volatile int i = 0; i < 10; i++) { } // needs at least 350 ns
  SPI4->DR; // clear the rx data register in case it has some garbage
  for (int i = 0; i < NUM_ENC; i++)
 8002fa8:	d1ea      	bne.n	8002f80 <enc_poll+0x30>
    SPI4->DR = 0xffff;
    while (!(SPI4->SR & SPI_SR_TXE)) { } // Wait for transmit buffer empty
    while (!(SPI4->SR & SPI_SR_RXNE)) { } // Wait for recieve buffer not empty
    g_state.encoders[NUM_ENC-1-i] = SPI4->DR & 0x3fff;  // Idx goes 2, 1, 0
  }
  for (volatile int i = 0; i < 1; i++) { } // needs at least 50 ns
 8002faa:	9201      	str	r2, [sp, #4]
 8002fac:	9b01      	ldr	r3, [sp, #4]
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	dc05      	bgt.n	8002fbe <enc_poll+0x6e>
 8002fb2:	9b01      	ldr	r3, [sp, #4]
 8002fb4:	3301      	adds	r3, #1
 8002fb6:	9301      	str	r3, [sp, #4]
 8002fb8:	9b01      	ldr	r3, [sp, #4]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	ddf9      	ble.n	8002fb2 <enc_poll+0x62>
  GPIOE->BSRRL = 1 << PORTE_ENC_CS; // de-assert (pull up) CS
 8002fbe:	4b03      	ldr	r3, [pc, #12]	; (8002fcc <enc_poll+0x7c>)
 8002fc0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002fc4:	831a      	strh	r2, [r3, #24]
  printf("       enc: %06d  %06d  %06d\r\n",
         g_state.encoders[0],
         g_state.encoders[1],
         g_state.encoders[2]);
  */
}
 8002fc6:	b002      	add	sp, #8
 8002fc8:	bcf0      	pop	{r4, r5, r6, r7}
 8002fca:	4770      	bx	lr
 8002fcc:	40021000 	.word	0x40021000
 8002fd0:	40013400 	.word	0x40013400
 8002fd4:	200105a0 	.word	0x200105a0

08002fd8 <enc_init>:
static const uint8_t LIGHT_LED_THRESHOLD = 100;

enc_async_poll_state_t enc_poll_state = { EPS_DONE };

void enc_init()
{
 8002fd8:	b510      	push	{r4, lr}
  printf("enc_init()\r\n");
 8002fda:	4815      	ldr	r0, [pc, #84]	; (8003030 <enc_init+0x58>)
  RCC->APB2ENR |= RCC_APB2ENR_SPI4EN; // turn on SPI4

  pin_set_output(GPIOE, PORTE_ENC_CS);
 8002fdc:	4c15      	ldr	r4, [pc, #84]	; (8003034 <enc_init+0x5c>)

enc_async_poll_state_t enc_poll_state = { EPS_DONE };

void enc_init()
{
  printf("enc_init()\r\n");
 8002fde:	f000 fb9b 	bl	8003718 <puts>
  RCC->APB2ENR |= RCC_APB2ENR_SPI4EN; // turn on SPI4
 8002fe2:	4a15      	ldr	r2, [pc, #84]	; (8003038 <enc_init+0x60>)
 8002fe4:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8002fe6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002fea:	6453      	str	r3, [r2, #68]	; 0x44

  pin_set_output(GPIOE, PORTE_ENC_CS);
 8002fec:	4620      	mov	r0, r4
 8002fee:	210b      	movs	r1, #11
 8002ff0:	f7ff ff94 	bl	8002f1c <pin_set_output>
  pin_set_output_level(GPIOE, PORTE_ENC_CS, 1);
 8002ff4:	4620      	mov	r0, r4
 8002ff6:	210b      	movs	r1, #11
 8002ff8:	2201      	movs	r2, #1
 8002ffa:	f7ff ff9f 	bl	8002f3c <pin_set_output_level>
  pin_set_alternate_function(GPIOE, PORTE_ENC_SCLK, 5);
 8002ffe:	4620      	mov	r0, r4
 8003000:	210c      	movs	r1, #12
 8003002:	2205      	movs	r2, #5
 8003004:	f7ff ff5c 	bl	8002ec0 <pin_set_alternate_function>
  pin_set_alternate_function(GPIOE, PORTE_ENC_MISO, 5);
 8003008:	4620      	mov	r0, r4
 800300a:	210d      	movs	r1, #13
 800300c:	2205      	movs	r2, #5
 800300e:	f7ff ff57 	bl	8002ec0 <pin_set_alternate_function>
  pin_set_alternate_function(GPIOE, PORTE_ENC_MOSI, 5);
 8003012:	4620      	mov	r0, r4
 8003014:	210e      	movs	r1, #14
 8003016:	2205      	movs	r2, #5
 8003018:	f7ff ff52 	bl	8002ec0 <pin_set_alternate_function>

  // spi4 is running from a 84 MHz pclk. set it up with
  // sclk = pclk/128 to be super slow for now.
  SPI4->CR1 = SPI_CR1_DFF  | // 16-bit mode
 800301c:	4b07      	ldr	r3, [pc, #28]	; (800303c <enc_init+0x64>)
 800301e:	f640 3275 	movw	r2, #2933	; 0xb75
 8003022:	801a      	strh	r2, [r3, #0]
              SPI_CR1_CPHA | // cpha=1, cpol=0 for AS5048A
              SPI_CR1_SSM  | // software slave-select mode
              SPI_CR1_SSI  |
              SPI_CR1_SPE;

  enc_poll(); // first one will be garbage
 8003024:	f7ff ff94 	bl	8002f50 <enc_poll>
  enc_poll(); // and the second one
}
 8003028:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
              SPI_CR1_SSM  | // software slave-select mode
              SPI_CR1_SSI  |
              SPI_CR1_SPE;

  enc_poll(); // first one will be garbage
  enc_poll(); // and the second one
 800302c:	f7ff bf90 	b.w	8002f50 <enc_poll>
 8003030:	0800a4e4 	.word	0x0800a4e4
 8003034:	40021000 	.word	0x40021000
 8003038:	40023800 	.word	0x40023800
 800303c:	40013400 	.word	0x40013400

08003040 <enc_poll_nonblocking_tick>:
  */
}


void enc_poll_nonblocking_tick(const uint8_t bogus __attribute__((unused)))
{
 8003040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  static uint_fast8_t enc_poll_state_word_idx = 0;
  static uint32_t enc_poll_state_start_time_us = 0;
  static uint8_t all_the_same = TRUE;
  static uint8_t all_the_same_count = 0;
  static uint8_t same_count[3] = {0};
  switch(enc_poll_state)
 8003042:	4c58      	ldr	r4, [pc, #352]	; (80031a4 <enc_poll_nonblocking_tick+0x164>)
 8003044:	6823      	ldr	r3, [r4, #0]
 8003046:	2b01      	cmp	r3, #1
 8003048:	d05a      	beq.n	8003100 <enc_poll_nonblocking_tick+0xc0>
 800304a:	d344      	bcc.n	80030d6 <enc_poll_nonblocking_tick+0x96>
 800304c:	2b02      	cmp	r3, #2
 800304e:	d00d      	beq.n	800306c <enc_poll_nonblocking_tick+0x2c>
 8003050:	3301      	adds	r3, #1
 8003052:	d13c      	bne.n	80030ce <enc_poll_nonblocking_tick+0x8e>
  {
    case EPS_DONE: // this is the start state
      GPIOE->BSRRH = 1 << PORTE_ENC_CS; // assert (pull down) CS
 8003054:	4954      	ldr	r1, [pc, #336]	; (80031a8 <enc_poll_nonblocking_tick+0x168>)
      enc_poll_state_start_time_us = SYSTIME;
 8003056:	4b55      	ldr	r3, [pc, #340]	; (80031ac <enc_poll_nonblocking_tick+0x16c>)
  static uint8_t all_the_same_count = 0;
  static uint8_t same_count[3] = {0};
  switch(enc_poll_state)
  {
    case EPS_DONE: // this is the start state
      GPIOE->BSRRH = 1 << PORTE_ENC_CS; // assert (pull down) CS
 8003058:	f44f 6000 	mov.w	r0, #2048	; 0x800
      enc_poll_state_start_time_us = SYSTIME;
 800305c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  static uint8_t all_the_same_count = 0;
  static uint8_t same_count[3] = {0};
  switch(enc_poll_state)
  {
    case EPS_DONE: // this is the start state
      GPIOE->BSRRH = 1 << PORTE_ENC_CS; // assert (pull down) CS
 8003060:	8348      	strh	r0, [r1, #26]
      enc_poll_state_start_time_us = SYSTIME;
 8003062:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003064:	601a      	str	r2, [r3, #0]
      enc_poll_state = EPS_CS_ASSERTED;
 8003066:	2300      	movs	r3, #0
 8003068:	6023      	str	r3, [r4, #0]
      break;
 800306a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          SPI4->DR = 0xffff;
        }
      }
      break;
    case EPS_SPI_TXRX_DONE:
      if (SYSTIME - enc_poll_state_start_time_us > 2)
 800306c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003070:	4a4e      	ldr	r2, [pc, #312]	; (80031ac <enc_poll_nonblocking_tick+0x16c>)
 8003072:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003074:	6812      	ldr	r2, [r2, #0]
 8003076:	1a9b      	subs	r3, r3, r2
 8003078:	2b02      	cmp	r3, #2
 800307a:	d92b      	bls.n	80030d4 <enc_poll_nonblocking_tick+0x94>
      {
        if (all_the_same) {
 800307c:	4b4c      	ldr	r3, [pc, #304]	; (80031b0 <enc_poll_nonblocking_tick+0x170>)
          if (all_the_same_count < LIGHT_LED_THRESHOLD) {
 800307e:	4a4d      	ldr	r2, [pc, #308]	; (80031b4 <enc_poll_nonblocking_tick+0x174>)
      }
      break;
    case EPS_SPI_TXRX_DONE:
      if (SYSTIME - enc_poll_state_start_time_us > 2)
      {
        if (all_the_same) {
 8003080:	781b      	ldrb	r3, [r3, #0]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d06b      	beq.n	800315e <enc_poll_nonblocking_tick+0x11e>
          if (all_the_same_count < LIGHT_LED_THRESHOLD) {
 8003086:	7813      	ldrb	r3, [r2, #0]
 8003088:	2b63      	cmp	r3, #99	; 0x63
 800308a:	d97b      	bls.n	8003184 <enc_poll_nonblocking_tick+0x144>
          }
        } else {
          all_the_same_count = 0;
        }
        if (all_the_same_count >= LIGHT_LED_THRESHOLD) {
          err_set(ERR_ENC_ALL_STUCK);
 800308c:	2004      	movs	r0, #4
 800308e:	f000 f9c1 	bl	8003414 <err_set>
        } else {
          err_unset(ERR_ENC_ALL_STUCK);
        }

        if (same_count[0] >= LIGHT_LED_THRESHOLD) {
 8003092:	4d49      	ldr	r5, [pc, #292]	; (80031b8 <enc_poll_nonblocking_tick+0x178>)
 8003094:	782b      	ldrb	r3, [r5, #0]
 8003096:	2b63      	cmp	r3, #99	; 0x63
          err_set(ERR_ENC_1_STUCK);
 8003098:	f04f 0005 	mov.w	r0, #5
          err_set(ERR_ENC_ALL_STUCK);
        } else {
          err_unset(ERR_ENC_ALL_STUCK);
        }

        if (same_count[0] >= LIGHT_LED_THRESHOLD) {
 800309c:	d96a      	bls.n	8003174 <enc_poll_nonblocking_tick+0x134>
          err_set(ERR_ENC_1_STUCK);
 800309e:	f000 f9b9 	bl	8003414 <err_set>
        } else {
          err_unset(ERR_ENC_1_STUCK);
        }
        if (same_count[1] >= LIGHT_LED_THRESHOLD) {
 80030a2:	786b      	ldrb	r3, [r5, #1]
 80030a4:	2b63      	cmp	r3, #99	; 0x63
          err_set(ERR_ENC_2_STUCK);
 80030a6:	f04f 0006 	mov.w	r0, #6
        if (same_count[0] >= LIGHT_LED_THRESHOLD) {
          err_set(ERR_ENC_1_STUCK);
        } else {
          err_unset(ERR_ENC_1_STUCK);
        }
        if (same_count[1] >= LIGHT_LED_THRESHOLD) {
 80030aa:	d960      	bls.n	800316e <enc_poll_nonblocking_tick+0x12e>
          err_set(ERR_ENC_2_STUCK);
 80030ac:	f000 f9b2 	bl	8003414 <err_set>
        } else {
          err_unset(ERR_ENC_2_STUCK);
        }
        if (same_count[2] >= LIGHT_LED_THRESHOLD) {
 80030b0:	78ab      	ldrb	r3, [r5, #2]
 80030b2:	2b63      	cmp	r3, #99	; 0x63
          err_set(ERR_ENC_3_STUCK);
 80030b4:	f04f 0007 	mov.w	r0, #7
        if (same_count[1] >= LIGHT_LED_THRESHOLD) {
          err_set(ERR_ENC_2_STUCK);
        } else {
          err_unset(ERR_ENC_2_STUCK);
        }
        if (same_count[2] >= LIGHT_LED_THRESHOLD) {
 80030b8:	d956      	bls.n	8003168 <enc_poll_nonblocking_tick+0x128>
          err_set(ERR_ENC_3_STUCK);
 80030ba:	f000 f9ab 	bl	8003414 <err_set>
        } else {
          err_unset(ERR_ENC_3_STUCK);
        }


        GPIOE->BSRRL = 1 << PORTE_ENC_CS; // de-assert (pull up) CS
 80030be:	4a3a      	ldr	r2, [pc, #232]	; (80031a8 <enc_poll_nonblocking_tick+0x168>)
 80030c0:	f44f 6100 	mov.w	r1, #2048	; 0x800
        enc_poll_state = EPS_DONE;
 80030c4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
        } else {
          err_unset(ERR_ENC_3_STUCK);
        }


        GPIOE->BSRRL = 1 << PORTE_ENC_CS; // de-assert (pull up) CS
 80030c8:	8311      	strh	r1, [r2, #24]
        enc_poll_state = EPS_DONE;
 80030ca:	6023      	str	r3, [r4, #0]
 80030cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      }
      break;
    default:
      enc_poll_state = EPS_DONE; // shouldn't get here
 80030ce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80030d2:	6023      	str	r3, [r4, #0]
 80030d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      GPIOE->BSRRH = 1 << PORTE_ENC_CS; // assert (pull down) CS
      enc_poll_state_start_time_us = SYSTIME;
      enc_poll_state = EPS_CS_ASSERTED;
      break;
    case EPS_CS_ASSERTED:
      if (SYSTIME - enc_poll_state_start_time_us > 2)
 80030d6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80030da:	4a34      	ldr	r2, [pc, #208]	; (80031ac <enc_poll_nonblocking_tick+0x16c>)
 80030dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030de:	6812      	ldr	r2, [r2, #0]
 80030e0:	1a9b      	subs	r3, r3, r2
 80030e2:	2b02      	cmp	r3, #2
 80030e4:	d9f6      	bls.n	80030d4 <enc_poll_nonblocking_tick+0x94>
      {
        all_the_same = TRUE;
 80030e6:	4932      	ldr	r1, [pc, #200]	; (80031b0 <enc_poll_nonblocking_tick+0x170>)
        SPI4->DR; // clear the rx data register in case it has some garbage
 80030e8:	4a34      	ldr	r2, [pc, #208]	; (80031bc <enc_poll_nonblocking_tick+0x17c>)
        enc_poll_state_word_idx = 0;
 80030ea:	4835      	ldr	r0, [pc, #212]	; (80031c0 <enc_poll_nonblocking_tick+0x180>)
      enc_poll_state = EPS_CS_ASSERTED;
      break;
    case EPS_CS_ASSERTED:
      if (SYSTIME - enc_poll_state_start_time_us > 2)
      {
        all_the_same = TRUE;
 80030ec:	2301      	movs	r3, #1
 80030ee:	700b      	strb	r3, [r1, #0]
        SPI4->DR; // clear the rx data register in case it has some garbage
        enc_poll_state_word_idx = 0;
 80030f0:	2500      	movs	r5, #0
        SPI4->DR = 0xffff;
 80030f2:	f64f 71ff 	movw	r1, #65535	; 0xffff
      break;
    case EPS_CS_ASSERTED:
      if (SYSTIME - enc_poll_state_start_time_us > 2)
      {
        all_the_same = TRUE;
        SPI4->DR; // clear the rx data register in case it has some garbage
 80030f6:	8996      	ldrh	r6, [r2, #12]
        enc_poll_state_word_idx = 0;
 80030f8:	6005      	str	r5, [r0, #0]
        SPI4->DR = 0xffff;
 80030fa:	8191      	strh	r1, [r2, #12]
        enc_poll_state = EPS_SPI_TXRX;
 80030fc:	6023      	str	r3, [r4, #0]
 80030fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      }
      break;
    case EPS_SPI_TXRX:
      if ((SPI4->SR & SPI_SR_TXE) && (SPI4->SR & SPI_SR_RXNE))
 8003100:	4b2e      	ldr	r3, [pc, #184]	; (80031bc <enc_poll_nonblocking_tick+0x17c>)
 8003102:	891a      	ldrh	r2, [r3, #8]
 8003104:	0791      	lsls	r1, r2, #30
 8003106:	d5e5      	bpl.n	80030d4 <enc_poll_nonblocking_tick+0x94>
 8003108:	891a      	ldrh	r2, [r3, #8]
 800310a:	07d2      	lsls	r2, r2, #31
 800310c:	d5e2      	bpl.n	80030d4 <enc_poll_nonblocking_tick+0x94>
      {
        uint16_t readValue =  SPI4->DR & 0x3fff;

        if (readValue == g_state.encoders[NUM_ENC-1-enc_poll_state_word_idx]) {
 800310e:	4f2c      	ldr	r7, [pc, #176]	; (80031c0 <enc_poll_nonblocking_tick+0x180>)
 8003110:	482c      	ldr	r0, [pc, #176]	; (80031c4 <enc_poll_nonblocking_tick+0x184>)
 8003112:	683a      	ldr	r2, [r7, #0]
      }
      break;
    case EPS_SPI_TXRX:
      if ((SPI4->SR & SPI_SR_TXE) && (SPI4->SR & SPI_SR_RXNE))
      {
        uint16_t readValue =  SPI4->DR & 0x3fff;
 8003114:	8999      	ldrh	r1, [r3, #12]

        if (readValue == g_state.encoders[NUM_ENC-1-enc_poll_state_word_idx]) {
 8003116:	f1c2 0602 	rsb	r6, r2, #2
 800311a:	f106 0550 	add.w	r5, r6, #80	; 0x50
      }
      break;
    case EPS_SPI_TXRX:
      if ((SPI4->SR & SPI_SR_TXE) && (SPI4->SR & SPI_SR_RXNE))
      {
        uint16_t readValue =  SPI4->DR & 0x3fff;
 800311e:	f3c1 010d 	ubfx	r1, r1, #0, #14

        if (readValue == g_state.encoders[NUM_ENC-1-enc_poll_state_word_idx]) {
 8003122:	f830 3015 	ldrh.w	r3, [r0, r5, lsl #1]
 8003126:	b29b      	uxth	r3, r3
 8003128:	428b      	cmp	r3, r1
 800312a:	d032      	beq.n	8003192 <enc_poll_nonblocking_tick+0x152>
          same_count[NUM_ENC-1-enc_poll_state_word_idx]++;
        } else {
          same_count[NUM_ENC-1-enc_poll_state_word_idx] = 0;
 800312c:	f8df c088 	ldr.w	ip, [pc, #136]	; 80031b8 <enc_poll_nonblocking_tick+0x178>
          all_the_same = FALSE;
 8003130:	f8df e07c 	ldr.w	lr, [pc, #124]	; 80031b0 <enc_poll_nonblocking_tick+0x170>
        uint16_t readValue =  SPI4->DR & 0x3fff;

        if (readValue == g_state.encoders[NUM_ENC-1-enc_poll_state_word_idx]) {
          same_count[NUM_ENC-1-enc_poll_state_word_idx]++;
        } else {
          same_count[NUM_ENC-1-enc_poll_state_word_idx] = 0;
 8003134:	2300      	movs	r3, #0
 8003136:	f80c 3006 	strb.w	r3, [ip, r6]
          all_the_same = FALSE;
 800313a:	f88e 3000 	strb.w	r3, [lr]
        }

        g_state.encoders[NUM_ENC-1-(enc_poll_state_word_idx++)] = readValue;
 800313e:	1c53      	adds	r3, r2, #1
        if (enc_poll_state_word_idx >= NUM_ENC)
 8003140:	2b02      	cmp	r3, #2
        } else {
          same_count[NUM_ENC-1-enc_poll_state_word_idx] = 0;
          all_the_same = FALSE;
        }

        g_state.encoders[NUM_ENC-1-(enc_poll_state_word_idx++)] = readValue;
 8003142:	f830 2015 	ldrh.w	r2, [r0, r5, lsl #1]
 8003146:	603b      	str	r3, [r7, #0]
 8003148:	f820 1015 	strh.w	r1, [r0, r5, lsl #1]
        if (enc_poll_state_word_idx >= NUM_ENC)
 800314c:	d915      	bls.n	800317a <enc_poll_nonblocking_tick+0x13a>
        {
          enc_poll_state = EPS_SPI_TXRX_DONE;
 800314e:	2302      	movs	r3, #2
          enc_poll_state_start_time_us = SYSTIME;
 8003150:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
        }

        g_state.encoders[NUM_ENC-1-(enc_poll_state_word_idx++)] = readValue;
        if (enc_poll_state_word_idx >= NUM_ENC)
        {
          enc_poll_state = EPS_SPI_TXRX_DONE;
 8003154:	6023      	str	r3, [r4, #0]
          enc_poll_state_start_time_us = SYSTIME;
 8003156:	4b15      	ldr	r3, [pc, #84]	; (80031ac <enc_poll_nonblocking_tick+0x16c>)
 8003158:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800315a:	601a      	str	r2, [r3, #0]
 800315c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (all_the_same) {
          if (all_the_same_count < LIGHT_LED_THRESHOLD) {
            all_the_same_count++;
          }
        } else {
          all_the_same_count = 0;
 800315e:	7013      	strb	r3, [r2, #0]
        }
        if (all_the_same_count >= LIGHT_LED_THRESHOLD) {
          err_set(ERR_ENC_ALL_STUCK);
        } else {
          err_unset(ERR_ENC_ALL_STUCK);
 8003160:	2004      	movs	r0, #4
 8003162:	f000 f95d 	bl	8003420 <err_unset>
 8003166:	e794      	b.n	8003092 <enc_poll_nonblocking_tick+0x52>
          err_unset(ERR_ENC_2_STUCK);
        }
        if (same_count[2] >= LIGHT_LED_THRESHOLD) {
          err_set(ERR_ENC_3_STUCK);
        } else {
          err_unset(ERR_ENC_3_STUCK);
 8003168:	f000 f95a 	bl	8003420 <err_unset>
 800316c:	e7a7      	b.n	80030be <enc_poll_nonblocking_tick+0x7e>
          err_unset(ERR_ENC_1_STUCK);
        }
        if (same_count[1] >= LIGHT_LED_THRESHOLD) {
          err_set(ERR_ENC_2_STUCK);
        } else {
          err_unset(ERR_ENC_2_STUCK);
 800316e:	f000 f957 	bl	8003420 <err_unset>
 8003172:	e79d      	b.n	80030b0 <enc_poll_nonblocking_tick+0x70>
        }

        if (same_count[0] >= LIGHT_LED_THRESHOLD) {
          err_set(ERR_ENC_1_STUCK);
        } else {
          err_unset(ERR_ENC_1_STUCK);
 8003174:	f000 f954 	bl	8003420 <err_unset>
 8003178:	e793      	b.n	80030a2 <enc_poll_nonblocking_tick+0x62>
        {
          enc_poll_state = EPS_SPI_TXRX_DONE;
          enc_poll_state_start_time_us = SYSTIME;
        }
        else {
          SPI4->DR = 0xffff;
 800317a:	4b10      	ldr	r3, [pc, #64]	; (80031bc <enc_poll_nonblocking_tick+0x17c>)
 800317c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003180:	819a      	strh	r2, [r3, #12]
 8003182:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    case EPS_SPI_TXRX_DONE:
      if (SYSTIME - enc_poll_state_start_time_us > 2)
      {
        if (all_the_same) {
          if (all_the_same_count < LIGHT_LED_THRESHOLD) {
            all_the_same_count++;
 8003184:	3301      	adds	r3, #1
 8003186:	b2db      	uxtb	r3, r3
          }
        } else {
          all_the_same_count = 0;
        }
        if (all_the_same_count >= LIGHT_LED_THRESHOLD) {
 8003188:	2b64      	cmp	r3, #100	; 0x64
    case EPS_SPI_TXRX_DONE:
      if (SYSTIME - enc_poll_state_start_time_us > 2)
      {
        if (all_the_same) {
          if (all_the_same_count < LIGHT_LED_THRESHOLD) {
            all_the_same_count++;
 800318a:	7013      	strb	r3, [r2, #0]
          }
        } else {
          all_the_same_count = 0;
        }
        if (all_the_same_count >= LIGHT_LED_THRESHOLD) {
 800318c:	f43f af7e 	beq.w	800308c <enc_poll_nonblocking_tick+0x4c>
 8003190:	e7e6      	b.n	8003160 <enc_poll_nonblocking_tick+0x120>
      if ((SPI4->SR & SPI_SR_TXE) && (SPI4->SR & SPI_SR_RXNE))
      {
        uint16_t readValue =  SPI4->DR & 0x3fff;

        if (readValue == g_state.encoders[NUM_ENC-1-enc_poll_state_word_idx]) {
          same_count[NUM_ENC-1-enc_poll_state_word_idx]++;
 8003192:	f8df e024 	ldr.w	lr, [pc, #36]	; 80031b8 <enc_poll_nonblocking_tick+0x178>
 8003196:	f81e 3006 	ldrb.w	r3, [lr, r6]
 800319a:	3301      	adds	r3, #1
 800319c:	f80e 3006 	strb.w	r3, [lr, r6]
 80031a0:	e7cd      	b.n	800313e <enc_poll_nonblocking_tick+0xfe>
 80031a2:	bf00      	nop
 80031a4:	2000007c 	.word	0x2000007c
 80031a8:	40021000 	.word	0x40021000
 80031ac:	2001046c 	.word	0x2001046c
 80031b0:	20000080 	.word	0x20000080
 80031b4:	20010464 	.word	0x20010464
 80031b8:	20010468 	.word	0x20010468
 80031bc:	40013400 	.word	0x40013400
 80031c0:	20010460 	.word	0x20010460
 80031c4:	200105a0 	.word	0x200105a0

080031c8 <state_init>:

volatile state_t g_state;

void state_init()
{
  g_state.header[0] = 0x01; // version number of this state format
 80031c8:	4915      	ldr	r1, [pc, #84]	; (8003220 <state_init+0x58>)
  g_state.header[1] = 0x00; // pad 3 bytes so we get 32 bit alignment next
 80031ca:	2200      	movs	r2, #0

volatile state_t g_state;

void state_init()
{
  g_state.header[0] = 0x01; // version number of this state format
 80031cc:	2301      	movs	r3, #1
#include "state.h"

volatile state_t g_state;

void state_init()
{
 80031ce:	b430      	push	{r4, r5}
  g_state.header[0] = 0x01; // version number of this state format
 80031d0:	700b      	strb	r3, [r1, #0]
  g_state.header[1] = 0x00; // pad 3 bytes so we get 32 bit alignment next
 80031d2:	704a      	strb	r2, [r1, #1]
  g_state.header[2] = 0x00; // ditto
 80031d4:	708a      	strb	r2, [r1, #2]
  g_state.header[3] = 0x00; // ditto
 80031d6:	70ca      	strb	r2, [r1, #3]
  g_state.systime = 0;
 80031d8:	6848      	ldr	r0, [r1, #4]
 80031da:	604a      	str	r2, [r1, #4]
  for (uint_fast8_t i = 0; i < NUM_SENSORS; i++)
 80031dc:	4613      	mov	r3, r2
    g_state.tactile_pressures[i] = g_state.tactile_temperatures[i] = 0;
 80031de:	4614      	mov	r4, r2
 80031e0:	f103 0228 	add.w	r2, r3, #40	; 0x28
 80031e4:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 80031e8:	1d18      	adds	r0, r3, #4
  g_state.header[0] = 0x01; // version number of this state format
  g_state.header[1] = 0x00; // pad 3 bytes so we get 32 bit alignment next
  g_state.header[2] = 0x00; // ditto
  g_state.header[3] = 0x00; // ditto
  g_state.systime = 0;
  for (uint_fast8_t i = 0; i < NUM_SENSORS; i++)
 80031ea:	3301      	adds	r3, #1
    g_state.tactile_pressures[i] = g_state.tactile_temperatures[i] = 0;
 80031ec:	8895      	ldrh	r5, [r2, #4]
 80031ee:	8094      	strh	r4, [r2, #4]
  g_state.header[0] = 0x01; // version number of this state format
  g_state.header[1] = 0x00; // pad 3 bytes so we get 32 bit alignment next
  g_state.header[2] = 0x00; // ditto
  g_state.header[3] = 0x00; // ditto
  g_state.systime = 0;
  for (uint_fast8_t i = 0; i < NUM_SENSORS; i++)
 80031f0:	2b26      	cmp	r3, #38	; 0x26
    g_state.tactile_pressures[i] = g_state.tactile_temperatures[i] = 0;
 80031f2:	f831 2010 	ldrh.w	r2, [r1, r0, lsl #1]
 80031f6:	f821 4010 	strh.w	r4, [r1, r0, lsl #1]
 80031fa:	4a09      	ldr	r2, [pc, #36]	; (8003220 <state_init+0x58>)
 80031fc:	f04f 0000 	mov.w	r0, #0
  g_state.header[0] = 0x01; // version number of this state format
  g_state.header[1] = 0x00; // pad 3 bytes so we get 32 bit alignment next
  g_state.header[2] = 0x00; // ditto
  g_state.header[3] = 0x00; // ditto
  g_state.systime = 0;
  for (uint_fast8_t i = 0; i < NUM_SENSORS; i++)
 8003200:	d1ee      	bne.n	80031e0 <state_init+0x18>
    g_state.tactile_pressures[i] = g_state.tactile_temperatures[i] = 0;
  for (uint_fast8_t i = 0; i < NUM_ENC; i++)
    g_state.encoders[i] = 0;
 8003202:	f8b2 30a0 	ldrh.w	r3, [r2, #160]	; 0xa0
 8003206:	f8a2 00a0 	strh.w	r0, [r2, #160]	; 0xa0
 800320a:	f8b2 30a2 	ldrh.w	r3, [r2, #162]	; 0xa2
 800320e:	f8a2 00a2 	strh.w	r0, [r2, #162]	; 0xa2
 8003212:	f8b2 30a4 	ldrh.w	r3, [r2, #164]	; 0xa4
 8003216:	f8a2 00a4 	strh.w	r0, [r2, #164]	; 0xa4
}
 800321a:	bc30      	pop	{r4, r5}
 800321c:	4770      	bx	lr
 800321e:	bf00      	nop
 8003220:	200105a0 	.word	0x200105a0

08003224 <async_poll_init>:
  { dmxl_poll_nonblocking_tick   , 3, (int *)(&dmxl_poll_states[3])    },
  { enc_poll_nonblocking_tick    , 0, (int *)(&enc_poll_state)         }
};

void async_poll_init()
{
 8003224:	4770      	bx	lr
 8003226:	bf00      	nop

08003228 <async_poll_tick>:
}

async_poll_tick_result_t async_poll_tick()
{
 8003228:	b570      	push	{r4, r5, r6, lr}
  if (async_poll_complete)
 800322a:	4e0d      	ldr	r6, [pc, #52]	; (8003260 <async_poll_tick+0x38>)
 800322c:	6833      	ldr	r3, [r6, #0]
 800322e:	b10b      	cbz	r3, 8003234 <async_poll_tick+0xc>
    return APT_COMPLETE;
 8003230:	2002      	movs	r0, #2
  {
    async_poll_complete = 1;
    return APT_JUST_FINISHED;
  }
  return APT_BUSY;
}
 8003232:	bd70      	pop	{r4, r5, r6, pc}
 8003234:	4c0b      	ldr	r4, [pc, #44]	; (8003264 <async_poll_tick+0x3c>)
{
}

async_poll_tick_result_t async_poll_tick()
{
  if (async_poll_complete)
 8003236:	2001      	movs	r0, #1
 8003238:	f104 056c 	add.w	r5, r4, #108	; 0x6c
    return APT_COMPLETE;
  bool all_done = true;
  for (uint_fast8_t i = 0; i < ASYNC_POLL_NUM_PORTS; i++)
  {
    if (*(poll_targets[i].poll_state) == (int)ASYNC_POLL_DONE)
 800323c:	6823      	ldr	r3, [r4, #0]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	3301      	adds	r3, #1
 8003242:	d005      	beq.n	8003250 <async_poll_tick+0x28>
      continue;
    all_done = false;
    poll_targets[i].fptr(poll_targets[i].arg);
 8003244:	f814 0c04 	ldrb.w	r0, [r4, #-4]
 8003248:	f854 3c08 	ldr.w	r3, [r4, #-8]
 800324c:	4798      	blx	r3
  bool all_done = true;
  for (uint_fast8_t i = 0; i < ASYNC_POLL_NUM_PORTS; i++)
  {
    if (*(poll_targets[i].poll_state) == (int)ASYNC_POLL_DONE)
      continue;
    all_done = false;
 800324e:	2000      	movs	r0, #0
 8003250:	340c      	adds	r4, #12
async_poll_tick_result_t async_poll_tick()
{
  if (async_poll_complete)
    return APT_COMPLETE;
  bool all_done = true;
  for (uint_fast8_t i = 0; i < ASYNC_POLL_NUM_PORTS; i++)
 8003252:	42ac      	cmp	r4, r5
 8003254:	d1f2      	bne.n	800323c <async_poll_tick+0x14>
    if (*(poll_targets[i].poll_state) == (int)ASYNC_POLL_DONE)
      continue;
    all_done = false;
    poll_targets[i].fptr(poll_targets[i].arg);
  }
  if (all_done)
 8003256:	2800      	cmp	r0, #0
 8003258:	d0eb      	beq.n	8003232 <async_poll_tick+0xa>
  {
    async_poll_complete = 1;
 800325a:	2001      	movs	r0, #1
 800325c:	6030      	str	r0, [r6, #0]
    return APT_JUST_FINISHED;
 800325e:	bd70      	pop	{r4, r5, r6, pc}
 8003260:	20010470 	.word	0x20010470
 8003264:	0800a4f8 	.word	0x0800a4f8

08003268 <async_poll_start>:
  }
  return APT_BUSY;
}

void async_poll_start()
{
 8003268:	b570      	push	{r4, r5, r6, lr}
 800326a:	4c0c      	ldr	r4, [pc, #48]	; (800329c <async_poll_start+0x34>)
  for (uint_fast8_t i = 0; i < ASYNC_POLL_NUM_PORTS; i++)
  {
    // force them all to the DONE state, in case somebody was stuck,
    // so their state machines get the DONE -> IDLE transition on the next tick
    *poll_targets[i].poll_state = ASYNC_POLL_DONE;
 800326c:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8003270:	f104 056c 	add.w	r5, r4, #108	; 0x6c
 8003274:	6822      	ldr	r2, [r4, #0]
    poll_targets[i].fptr(poll_targets[i].arg); // get it started
 8003276:	f854 3c08 	ldr.w	r3, [r4, #-8]
{
  for (uint_fast8_t i = 0; i < ASYNC_POLL_NUM_PORTS; i++)
  {
    // force them all to the DONE state, in case somebody was stuck,
    // so their state machines get the DONE -> IDLE transition on the next tick
    *poll_targets[i].poll_state = ASYNC_POLL_DONE;
 800327a:	6016      	str	r6, [r2, #0]
    poll_targets[i].fptr(poll_targets[i].arg); // get it started
 800327c:	f814 0c04 	ldrb.w	r0, [r4, #-4]
 8003280:	340c      	adds	r4, #12
 8003282:	4798      	blx	r3
  return APT_BUSY;
}

void async_poll_start()
{
  for (uint_fast8_t i = 0; i < ASYNC_POLL_NUM_PORTS; i++)
 8003284:	42ac      	cmp	r4, r5
 8003286:	d1f5      	bne.n	8003274 <async_poll_start+0xc>
    // so their state machines get the DONE -> IDLE transition on the next tick
    *poll_targets[i].poll_state = ASYNC_POLL_DONE;
    poll_targets[i].fptr(poll_targets[i].arg); // get it started
  }
  async_poll_complete = 0;
  async_poll_start_time_us = SYSTIME;
 8003288:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    // force them all to the DONE state, in case somebody was stuck,
    // so their state machines get the DONE -> IDLE transition on the next tick
    *poll_targets[i].poll_state = ASYNC_POLL_DONE;
    poll_targets[i].fptr(poll_targets[i].arg); // get it started
  }
  async_poll_complete = 0;
 800328c:	4904      	ldr	r1, [pc, #16]	; (80032a0 <async_poll_start+0x38>)
  async_poll_start_time_us = SYSTIME;
 800328e:	4b05      	ldr	r3, [pc, #20]	; (80032a4 <async_poll_start+0x3c>)
 8003290:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003292:	601a      	str	r2, [r3, #0]
    // force them all to the DONE state, in case somebody was stuck,
    // so their state machines get the DONE -> IDLE transition on the next tick
    *poll_targets[i].poll_state = ASYNC_POLL_DONE;
    poll_targets[i].fptr(poll_targets[i].arg); // get it started
  }
  async_poll_complete = 0;
 8003294:	2000      	movs	r0, #0
 8003296:	6008      	str	r0, [r1, #0]
  async_poll_start_time_us = SYSTIME;
 8003298:	bd70      	pop	{r4, r5, r6, pc}
 800329a:	bf00      	nop
 800329c:	0800a4f8 	.word	0x0800a4f8
 80032a0:	20010470 	.word	0x20010470
 80032a4:	20010474 	.word	0x20010474

080032a8 <delay_ns>:
#include <stdint.h>

// TODO: tune this better on an oscilloscope

void delay_ns(uint32_t ns)
{
 80032a8:	b082      	sub	sp, #8
  for (volatile uint32_t i = 0; i < ns/10; i++) { }
 80032aa:	4b08      	ldr	r3, [pc, #32]	; (80032cc <delay_ns+0x24>)
 80032ac:	2200      	movs	r2, #0
 80032ae:	9201      	str	r2, [sp, #4]
 80032b0:	fba3 3000 	umull	r3, r0, r3, r0
 80032b4:	9b01      	ldr	r3, [sp, #4]
 80032b6:	08c0      	lsrs	r0, r0, #3
 80032b8:	4298      	cmp	r0, r3
 80032ba:	d905      	bls.n	80032c8 <delay_ns+0x20>
 80032bc:	9b01      	ldr	r3, [sp, #4]
 80032be:	3301      	adds	r3, #1
 80032c0:	9301      	str	r3, [sp, #4]
 80032c2:	9b01      	ldr	r3, [sp, #4]
 80032c4:	4283      	cmp	r3, r0
 80032c6:	d3f9      	bcc.n	80032bc <delay_ns+0x14>
}
 80032c8:	b002      	add	sp, #8
 80032ca:	4770      	bx	lr
 80032cc:	cccccccd 	.word	0xcccccccd

080032d0 <delay_us>:

void delay_us(uint32_t us)
{
 80032d0:	b082      	sub	sp, #8
  for (volatile int i = 0; i < us*10; i++) { }
 80032d2:	2300      	movs	r3, #0
 80032d4:	9301      	str	r3, [sp, #4]
 80032d6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80032da:	9b01      	ldr	r3, [sp, #4]
 80032dc:	0040      	lsls	r0, r0, #1
 80032de:	4283      	cmp	r3, r0
 80032e0:	d205      	bcs.n	80032ee <delay_us+0x1e>
 80032e2:	9b01      	ldr	r3, [sp, #4]
 80032e4:	3301      	adds	r3, #1
 80032e6:	9301      	str	r3, [sp, #4]
 80032e8:	9b01      	ldr	r3, [sp, #4]
 80032ea:	4283      	cmp	r3, r0
 80032ec:	d3f9      	bcc.n	80032e2 <delay_us+0x12>
}
 80032ee:	b002      	add	sp, #8
 80032f0:	4770      	bx	lr
 80032f2:	bf00      	nop

080032f4 <delay_ms>:

void delay_ms(uint32_t ms)
{
 80032f4:	b082      	sub	sp, #8
  for (volatile int i = 0; i < ms; i++)
 80032f6:	2100      	movs	r1, #0
 80032f8:	9100      	str	r1, [sp, #0]
 80032fa:	9b00      	ldr	r3, [sp, #0]
 80032fc:	4298      	cmp	r0, r3
 80032fe:	d911      	bls.n	8003324 <delay_ms+0x30>
  for (volatile uint32_t i = 0; i < ns/10; i++) { }
}

void delay_us(uint32_t us)
{
  for (volatile int i = 0; i < us*10; i++) { }
 8003300:	f242 720f 	movw	r2, #9999	; 0x270f
 8003304:	9101      	str	r1, [sp, #4]
 8003306:	9b01      	ldr	r3, [sp, #4]
 8003308:	4293      	cmp	r3, r2
 800330a:	d805      	bhi.n	8003318 <delay_ms+0x24>
 800330c:	9b01      	ldr	r3, [sp, #4]
 800330e:	3301      	adds	r3, #1
 8003310:	9301      	str	r3, [sp, #4]
 8003312:	9b01      	ldr	r3, [sp, #4]
 8003314:	4293      	cmp	r3, r2
 8003316:	d9f9      	bls.n	800330c <delay_ms+0x18>
}

void delay_ms(uint32_t ms)
{
  for (volatile int i = 0; i < ms; i++)
 8003318:	9b00      	ldr	r3, [sp, #0]
 800331a:	3301      	adds	r3, #1
 800331c:	9300      	str	r3, [sp, #0]
 800331e:	9b00      	ldr	r3, [sp, #0]
 8003320:	4283      	cmp	r3, r0
 8003322:	d3ef      	bcc.n	8003304 <delay_ms+0x10>
    delay_us(1000);
}
 8003324:	b002      	add	sp, #8
 8003326:	4770      	bx	lr

08003328 <setLEDs>:
static uint8_t errDetected[ERR_NUMBER] = {0};


// Displays the appropriate LED pattern for a given error at a point in its
// sequence
void setLEDs(uint8_t errorIndex, uint8_t flashIndex) {
 8003328:	b538      	push	{r3, r4, r5, lr}
  uint8_t pattern = errSequence[errorIndex][flashIndex];
 800332a:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800332e:	4b09      	ldr	r3, [pc, #36]	; (8003354 <setLEDs+0x2c>)
 8003330:	5c5d      	ldrb	r5, [r3, r1]
  for (int i = 0; i < NUM_LEDs; i++) {
 8003332:	2400      	movs	r4, #0
    if (pattern & (1 << i)) {
 8003334:	fa45 f304 	asr.w	r3, r5, r4
 8003338:	f013 0f01 	tst.w	r3, #1
      leds_on(i);
 800333c:	b2e0      	uxtb	r0, r4
// Displays the appropriate LED pattern for a given error at a point in its
// sequence
void setLEDs(uint8_t errorIndex, uint8_t flashIndex) {
  uint8_t pattern = errSequence[errorIndex][flashIndex];
  for (int i = 0; i < NUM_LEDs; i++) {
    if (pattern & (1 << i)) {
 800333e:	d005      	beq.n	800334c <setLEDs+0x24>
      leds_on(i);
 8003340:	f7fd f9e6 	bl	8000710 <leds_on>

// Displays the appropriate LED pattern for a given error at a point in its
// sequence
void setLEDs(uint8_t errorIndex, uint8_t flashIndex) {
  uint8_t pattern = errSequence[errorIndex][flashIndex];
  for (int i = 0; i < NUM_LEDs; i++) {
 8003344:	3401      	adds	r4, #1
 8003346:	2c04      	cmp	r4, #4
 8003348:	d1f4      	bne.n	8003334 <setLEDs+0xc>
      leds_on(i);
    } else {
      leds_off(i);
    }
  }
}
 800334a:	bd38      	pop	{r3, r4, r5, pc}
  uint8_t pattern = errSequence[errorIndex][flashIndex];
  for (int i = 0; i < NUM_LEDs; i++) {
    if (pattern & (1 << i)) {
      leds_on(i);
    } else {
      leds_off(i);
 800334c:	b2e0      	uxtb	r0, r4
 800334e:	f7fd fa03 	bl	8000758 <leds_off>
 8003352:	e7f7      	b.n	8003344 <setLEDs+0x1c>
 8003354:	0800a55c 	.word	0x0800a55c

08003358 <err_service>:
  // The time (in uS) when the current flash started.
  static uint32_t flashStartTime = 0;


  // We should continue with our current display
  if (displaying) {
 8003358:	4a27      	ldr	r2, [pc, #156]	; (80033f8 <err_service+0xa0>)
 800335a:	7811      	ldrb	r1, [r2, #0]
}

// This displays the error codes one by one. Each dispay is made up of four
// "flashes" of LED patterns over the first second of the display with no LEDs
// in the second second of the display
void err_service() {
 800335c:	b430      	push	{r4, r5}
  // The time (in uS) when the current flash started.
  static uint32_t flashStartTime = 0;


  // We should continue with our current display
  if (displaying) {
 800335e:	b329      	cbz	r1, 80033ac <err_service+0x54>
    if (SYSTIME - flashStartTime < FLASH_INTERVAL_US) {
 8003360:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8003364:	4825      	ldr	r0, [pc, #148]	; (80033fc <err_service+0xa4>)
 8003366:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8003368:	6805      	ldr	r5, [r0, #0]
 800336a:	4c25      	ldr	r4, [pc, #148]	; (8003400 <err_service+0xa8>)
 800336c:	1b5b      	subs	r3, r3, r5
 800336e:	42a3      	cmp	r3, r4
 8003370:	d91a      	bls.n	80033a8 <err_service+0x50>
      return;
    }

    flashStartTime = SYSTIME;
    flashIndex++;
 8003372:	4b24      	ldr	r3, [pc, #144]	; (8003404 <err_service+0xac>)
  if (displaying) {
    if (SYSTIME - flashStartTime < FLASH_INTERVAL_US) {
      return;
    }

    flashStartTime = SYSTIME;
 8003374:	6a4c      	ldr	r4, [r1, #36]	; 0x24
    flashIndex++;
 8003376:	7819      	ldrb	r1, [r3, #0]
  if (displaying) {
    if (SYSTIME - flashStartTime < FLASH_INTERVAL_US) {
      return;
    }

    flashStartTime = SYSTIME;
 8003378:	6004      	str	r4, [r0, #0]
    flashIndex++;
 800337a:	3101      	adds	r1, #1
 800337c:	b2c9      	uxtb	r1, r1
    if (flashIndex < NUM_FLASHES) {
 800337e:	2907      	cmp	r1, #7
    if (SYSTIME - flashStartTime < FLASH_INTERVAL_US) {
      return;
    }

    flashStartTime = SYSTIME;
    flashIndex++;
 8003380:	7019      	strb	r1, [r3, #0]
    if (flashIndex < NUM_FLASHES) {
 8003382:	d933      	bls.n	80033ec <err_service+0x94>
      setLEDs(errorIndex, flashIndex);
      return;
    }

    // If all are stuck we don't need to then display each individual stuck encoder
    if (errorIndex == ERR_ENC_ALL_STUCK) {
 8003384:	4820      	ldr	r0, [pc, #128]	; (8003408 <err_service+0xb0>)
 8003386:	7803      	ldrb	r3, [r0, #0]
 8003388:	2b04      	cmp	r3, #4
 800338a:	d02d      	beq.n	80033e8 <err_service+0x90>
      errorIndex += 4;
    } else {
      errorIndex++;
 800338c:	3301      	adds	r3, #1
 800338e:	491f      	ldr	r1, [pc, #124]	; (800340c <err_service+0xb4>)
 8003390:	b2db      	uxtb	r3, r3
 8003392:	fba1 4103 	umull	r4, r1, r1, r3
 8003396:	08c9      	lsrs	r1, r1, #3
 8003398:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 800339c:	eba3 0381 	sub.w	r3, r3, r1, lsl #2
 80033a0:	b2db      	uxtb	r3, r3
    }
    errorIndex %= ERR_NUMBER;
    displaying = false;
 80033a2:	2100      	movs	r1, #0
    if (errorIndex == ERR_ENC_ALL_STUCK) {
      errorIndex += 4;
    } else {
      errorIndex++;
    }
    errorIndex %= ERR_NUMBER;
 80033a4:	7003      	strb	r3, [r0, #0]
    displaying = false;
 80033a6:	7011      	strb	r1, [r2, #0]

  // Otherwise keep cycling and looking for an error
  errorIndex++;
  errorIndex %= ERR_NUMBER;
  return;
}
 80033a8:	bc30      	pop	{r4, r5}
 80033aa:	4770      	bx	lr
    displaying = false;
    return;
  }

  // If we've found a new error start displaying it
  if (errDetected[errorIndex]) {
 80033ac:	4c16      	ldr	r4, [pc, #88]	; (8003408 <err_service+0xb0>)
 80033ae:	4b18      	ldr	r3, [pc, #96]	; (8003410 <err_service+0xb8>)
 80033b0:	7820      	ldrb	r0, [r4, #0]
 80033b2:	5c1b      	ldrb	r3, [r3, r0]
 80033b4:	b963      	cbnz	r3, 80033d0 <err_service+0x78>
    setLEDs(errorIndex, flashIndex);
    return;
  }

  // Otherwise keep cycling and looking for an error
  errorIndex++;
 80033b6:	3001      	adds	r0, #1
  errorIndex %= ERR_NUMBER;
 80033b8:	4b14      	ldr	r3, [pc, #80]	; (800340c <err_service+0xb4>)
 80033ba:	b2c0      	uxtb	r0, r0
 80033bc:	fba3 2300 	umull	r2, r3, r3, r0
 80033c0:	08db      	lsrs	r3, r3, #3
 80033c2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80033c6:	eba0 0083 	sub.w	r0, r0, r3, lsl #2
 80033ca:	7020      	strb	r0, [r4, #0]
  return;
}
 80033cc:	bc30      	pop	{r4, r5}
 80033ce:	4770      	bx	lr
  }

  // If we've found a new error start displaying it
  if (errDetected[errorIndex]) {
    displaying = true;
    flashIndex = 0;
 80033d0:	4c0c      	ldr	r4, [pc, #48]	; (8003404 <err_service+0xac>)
    flashStartTime = SYSTIME;
 80033d2:	4b0a      	ldr	r3, [pc, #40]	; (80033fc <err_service+0xa4>)
  }

  // If we've found a new error start displaying it
  if (errDetected[errorIndex]) {
    displaying = true;
    flashIndex = 0;
 80033d4:	7021      	strb	r1, [r4, #0]
    flashStartTime = SYSTIME;
 80033d6:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
    return;
  }

  // If we've found a new error start displaying it
  if (errDetected[errorIndex]) {
    displaying = true;
 80033da:	2501      	movs	r5, #1
 80033dc:	7015      	strb	r5, [r2, #0]
    flashIndex = 0;
    flashStartTime = SYSTIME;
 80033de:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80033e0:	601a      	str	r2, [r3, #0]

  // Otherwise keep cycling and looking for an error
  errorIndex++;
  errorIndex %= ERR_NUMBER;
  return;
}
 80033e2:	bc30      	pop	{r4, r5}
  // If we've found a new error start displaying it
  if (errDetected[errorIndex]) {
    displaying = true;
    flashIndex = 0;
    flashStartTime = SYSTIME;
    setLEDs(errorIndex, flashIndex);
 80033e4:	f7ff bfa0 	b.w	8003328 <setLEDs>
 80033e8:	2308      	movs	r3, #8
 80033ea:	e7da      	b.n	80033a2 <err_service+0x4a>
    }

    flashStartTime = SYSTIME;
    flashIndex++;
    if (flashIndex < NUM_FLASHES) {
      setLEDs(errorIndex, flashIndex);
 80033ec:	4b06      	ldr	r3, [pc, #24]	; (8003408 <err_service+0xb0>)

  // Otherwise keep cycling and looking for an error
  errorIndex++;
  errorIndex %= ERR_NUMBER;
  return;
}
 80033ee:	bc30      	pop	{r4, r5}
    }

    flashStartTime = SYSTIME;
    flashIndex++;
    if (flashIndex < NUM_FLASHES) {
      setLEDs(errorIndex, flashIndex);
 80033f0:	7818      	ldrb	r0, [r3, #0]
 80033f2:	f7ff bf99 	b.w	8003328 <setLEDs>
 80033f6:	bf00      	nop
 80033f8:	2001048c 	.word	0x2001048c
 80033fc:	20010478 	.word	0x20010478
 8003400:	0003d08f 	.word	0x0003d08f
 8003404:	2001048d 	.word	0x2001048d
 8003408:	2001047c 	.word	0x2001047c
 800340c:	aaaaaaab 	.word	0xaaaaaaab
 8003410:	20010480 	.word	0x20010480

08003414 <err_set>:
  errorIndex %= ERR_NUMBER;
  return;
}

void err_set(error_type_t err) {
  errDetected[err] = 1;
 8003414:	4b01      	ldr	r3, [pc, #4]	; (800341c <err_set+0x8>)
 8003416:	2201      	movs	r2, #1
 8003418:	541a      	strb	r2, [r3, r0]
 800341a:	4770      	bx	lr
 800341c:	20010480 	.word	0x20010480

08003420 <err_unset>:
}

void err_unset(error_type_t err) {
  errDetected[err] = 0;
 8003420:	4b01      	ldr	r3, [pc, #4]	; (8003428 <err_unset+0x8>)
 8003422:	2200      	movs	r2, #0
 8003424:	541a      	strb	r2, [r3, r0]
 8003426:	4770      	bx	lr
 8003428:	20010480 	.word	0x20010480

0800342c <exit>:
 800342c:	b508      	push	{r3, lr}
 800342e:	2100      	movs	r1, #0
 8003430:	4604      	mov	r4, r0
 8003432:	f001 fc6f 	bl	8004d14 <__call_exitprocs>
 8003436:	4b04      	ldr	r3, [pc, #16]	; (8003448 <exit+0x1c>)
 8003438:	6818      	ldr	r0, [r3, #0]
 800343a:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800343c:	b103      	cbz	r3, 8003440 <exit+0x14>
 800343e:	4798      	blx	r3
 8003440:	4620      	mov	r0, r4
 8003442:	f7fd fa3d 	bl	80008c0 <_exit>
 8003446:	bf00      	nop
 8003448:	0800a5c0 	.word	0x0800a5c0

0800344c <__libc_init_array>:
 800344c:	b570      	push	{r4, r5, r6, lr}
 800344e:	4e0f      	ldr	r6, [pc, #60]	; (800348c <__libc_init_array+0x40>)
 8003450:	4d0f      	ldr	r5, [pc, #60]	; (8003490 <__libc_init_array+0x44>)
 8003452:	1b76      	subs	r6, r6, r5
 8003454:	10b6      	asrs	r6, r6, #2
 8003456:	bf18      	it	ne
 8003458:	2400      	movne	r4, #0
 800345a:	d005      	beq.n	8003468 <__libc_init_array+0x1c>
 800345c:	3401      	adds	r4, #1
 800345e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003462:	4798      	blx	r3
 8003464:	42a6      	cmp	r6, r4
 8003466:	d1f9      	bne.n	800345c <__libc_init_array+0x10>
 8003468:	4e0a      	ldr	r6, [pc, #40]	; (8003494 <__libc_init_array+0x48>)
 800346a:	4d0b      	ldr	r5, [pc, #44]	; (8003498 <__libc_init_array+0x4c>)
 800346c:	1b76      	subs	r6, r6, r5
 800346e:	f007 f98f 	bl	800a790 <_init>
 8003472:	10b6      	asrs	r6, r6, #2
 8003474:	bf18      	it	ne
 8003476:	2400      	movne	r4, #0
 8003478:	d006      	beq.n	8003488 <__libc_init_array+0x3c>
 800347a:	3401      	adds	r4, #1
 800347c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003480:	4798      	blx	r3
 8003482:	42a6      	cmp	r6, r4
 8003484:	d1f9      	bne.n	800347a <__libc_init_array+0x2e>
 8003486:	bd70      	pop	{r4, r5, r6, pc}
 8003488:	bd70      	pop	{r4, r5, r6, pc}
 800348a:	bf00      	nop
 800348c:	0800a79c 	.word	0x0800a79c
 8003490:	0800a79c 	.word	0x0800a79c
 8003494:	0800a7a4 	.word	0x0800a7a4
 8003498:	0800a79c 	.word	0x0800a79c

0800349c <memcpy>:
 800349c:	4684      	mov	ip, r0
 800349e:	ea41 0300 	orr.w	r3, r1, r0
 80034a2:	f013 0303 	ands.w	r3, r3, #3
 80034a6:	d16d      	bne.n	8003584 <memcpy+0xe8>
 80034a8:	3a40      	subs	r2, #64	; 0x40
 80034aa:	d341      	bcc.n	8003530 <memcpy+0x94>
 80034ac:	f851 3b04 	ldr.w	r3, [r1], #4
 80034b0:	f840 3b04 	str.w	r3, [r0], #4
 80034b4:	f851 3b04 	ldr.w	r3, [r1], #4
 80034b8:	f840 3b04 	str.w	r3, [r0], #4
 80034bc:	f851 3b04 	ldr.w	r3, [r1], #4
 80034c0:	f840 3b04 	str.w	r3, [r0], #4
 80034c4:	f851 3b04 	ldr.w	r3, [r1], #4
 80034c8:	f840 3b04 	str.w	r3, [r0], #4
 80034cc:	f851 3b04 	ldr.w	r3, [r1], #4
 80034d0:	f840 3b04 	str.w	r3, [r0], #4
 80034d4:	f851 3b04 	ldr.w	r3, [r1], #4
 80034d8:	f840 3b04 	str.w	r3, [r0], #4
 80034dc:	f851 3b04 	ldr.w	r3, [r1], #4
 80034e0:	f840 3b04 	str.w	r3, [r0], #4
 80034e4:	f851 3b04 	ldr.w	r3, [r1], #4
 80034e8:	f840 3b04 	str.w	r3, [r0], #4
 80034ec:	f851 3b04 	ldr.w	r3, [r1], #4
 80034f0:	f840 3b04 	str.w	r3, [r0], #4
 80034f4:	f851 3b04 	ldr.w	r3, [r1], #4
 80034f8:	f840 3b04 	str.w	r3, [r0], #4
 80034fc:	f851 3b04 	ldr.w	r3, [r1], #4
 8003500:	f840 3b04 	str.w	r3, [r0], #4
 8003504:	f851 3b04 	ldr.w	r3, [r1], #4
 8003508:	f840 3b04 	str.w	r3, [r0], #4
 800350c:	f851 3b04 	ldr.w	r3, [r1], #4
 8003510:	f840 3b04 	str.w	r3, [r0], #4
 8003514:	f851 3b04 	ldr.w	r3, [r1], #4
 8003518:	f840 3b04 	str.w	r3, [r0], #4
 800351c:	f851 3b04 	ldr.w	r3, [r1], #4
 8003520:	f840 3b04 	str.w	r3, [r0], #4
 8003524:	f851 3b04 	ldr.w	r3, [r1], #4
 8003528:	f840 3b04 	str.w	r3, [r0], #4
 800352c:	3a40      	subs	r2, #64	; 0x40
 800352e:	d2bd      	bcs.n	80034ac <memcpy+0x10>
 8003530:	3230      	adds	r2, #48	; 0x30
 8003532:	d311      	bcc.n	8003558 <memcpy+0xbc>
 8003534:	f851 3b04 	ldr.w	r3, [r1], #4
 8003538:	f840 3b04 	str.w	r3, [r0], #4
 800353c:	f851 3b04 	ldr.w	r3, [r1], #4
 8003540:	f840 3b04 	str.w	r3, [r0], #4
 8003544:	f851 3b04 	ldr.w	r3, [r1], #4
 8003548:	f840 3b04 	str.w	r3, [r0], #4
 800354c:	f851 3b04 	ldr.w	r3, [r1], #4
 8003550:	f840 3b04 	str.w	r3, [r0], #4
 8003554:	3a10      	subs	r2, #16
 8003556:	d2ed      	bcs.n	8003534 <memcpy+0x98>
 8003558:	320c      	adds	r2, #12
 800355a:	d305      	bcc.n	8003568 <memcpy+0xcc>
 800355c:	f851 3b04 	ldr.w	r3, [r1], #4
 8003560:	f840 3b04 	str.w	r3, [r0], #4
 8003564:	3a04      	subs	r2, #4
 8003566:	d2f9      	bcs.n	800355c <memcpy+0xc0>
 8003568:	3204      	adds	r2, #4
 800356a:	d008      	beq.n	800357e <memcpy+0xe2>
 800356c:	07d2      	lsls	r2, r2, #31
 800356e:	bf1c      	itt	ne
 8003570:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8003574:	f800 3b01 	strbne.w	r3, [r0], #1
 8003578:	d301      	bcc.n	800357e <memcpy+0xe2>
 800357a:	880b      	ldrh	r3, [r1, #0]
 800357c:	8003      	strh	r3, [r0, #0]
 800357e:	4660      	mov	r0, ip
 8003580:	4770      	bx	lr
 8003582:	bf00      	nop
 8003584:	2a08      	cmp	r2, #8
 8003586:	d313      	bcc.n	80035b0 <memcpy+0x114>
 8003588:	078b      	lsls	r3, r1, #30
 800358a:	d08d      	beq.n	80034a8 <memcpy+0xc>
 800358c:	f010 0303 	ands.w	r3, r0, #3
 8003590:	d08a      	beq.n	80034a8 <memcpy+0xc>
 8003592:	f1c3 0304 	rsb	r3, r3, #4
 8003596:	1ad2      	subs	r2, r2, r3
 8003598:	07db      	lsls	r3, r3, #31
 800359a:	bf1c      	itt	ne
 800359c:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80035a0:	f800 3b01 	strbne.w	r3, [r0], #1
 80035a4:	d380      	bcc.n	80034a8 <memcpy+0xc>
 80035a6:	f831 3b02 	ldrh.w	r3, [r1], #2
 80035aa:	f820 3b02 	strh.w	r3, [r0], #2
 80035ae:	e77b      	b.n	80034a8 <memcpy+0xc>
 80035b0:	3a04      	subs	r2, #4
 80035b2:	d3d9      	bcc.n	8003568 <memcpy+0xcc>
 80035b4:	3a01      	subs	r2, #1
 80035b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80035ba:	f800 3b01 	strb.w	r3, [r0], #1
 80035be:	d2f9      	bcs.n	80035b4 <memcpy+0x118>
 80035c0:	780b      	ldrb	r3, [r1, #0]
 80035c2:	7003      	strb	r3, [r0, #0]
 80035c4:	784b      	ldrb	r3, [r1, #1]
 80035c6:	7043      	strb	r3, [r0, #1]
 80035c8:	788b      	ldrb	r3, [r1, #2]
 80035ca:	7083      	strb	r3, [r0, #2]
 80035cc:	4660      	mov	r0, ip
 80035ce:	4770      	bx	lr

080035d0 <memset>:
 80035d0:	b470      	push	{r4, r5, r6}
 80035d2:	0784      	lsls	r4, r0, #30
 80035d4:	d046      	beq.n	8003664 <memset+0x94>
 80035d6:	1e54      	subs	r4, r2, #1
 80035d8:	2a00      	cmp	r2, #0
 80035da:	d041      	beq.n	8003660 <memset+0x90>
 80035dc:	b2cd      	uxtb	r5, r1
 80035de:	4603      	mov	r3, r0
 80035e0:	e002      	b.n	80035e8 <memset+0x18>
 80035e2:	1e62      	subs	r2, r4, #1
 80035e4:	b3e4      	cbz	r4, 8003660 <memset+0x90>
 80035e6:	4614      	mov	r4, r2
 80035e8:	f803 5b01 	strb.w	r5, [r3], #1
 80035ec:	079a      	lsls	r2, r3, #30
 80035ee:	d1f8      	bne.n	80035e2 <memset+0x12>
 80035f0:	2c03      	cmp	r4, #3
 80035f2:	d92e      	bls.n	8003652 <memset+0x82>
 80035f4:	b2cd      	uxtb	r5, r1
 80035f6:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 80035fa:	2c0f      	cmp	r4, #15
 80035fc:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8003600:	d919      	bls.n	8003636 <memset+0x66>
 8003602:	f103 0210 	add.w	r2, r3, #16
 8003606:	4626      	mov	r6, r4
 8003608:	3e10      	subs	r6, #16
 800360a:	2e0f      	cmp	r6, #15
 800360c:	f842 5c10 	str.w	r5, [r2, #-16]
 8003610:	f842 5c0c 	str.w	r5, [r2, #-12]
 8003614:	f842 5c08 	str.w	r5, [r2, #-8]
 8003618:	f842 5c04 	str.w	r5, [r2, #-4]
 800361c:	f102 0210 	add.w	r2, r2, #16
 8003620:	d8f2      	bhi.n	8003608 <memset+0x38>
 8003622:	f1a4 0210 	sub.w	r2, r4, #16
 8003626:	f022 020f 	bic.w	r2, r2, #15
 800362a:	f004 040f 	and.w	r4, r4, #15
 800362e:	3210      	adds	r2, #16
 8003630:	2c03      	cmp	r4, #3
 8003632:	4413      	add	r3, r2
 8003634:	d90d      	bls.n	8003652 <memset+0x82>
 8003636:	461e      	mov	r6, r3
 8003638:	4622      	mov	r2, r4
 800363a:	3a04      	subs	r2, #4
 800363c:	2a03      	cmp	r2, #3
 800363e:	f846 5b04 	str.w	r5, [r6], #4
 8003642:	d8fa      	bhi.n	800363a <memset+0x6a>
 8003644:	1f22      	subs	r2, r4, #4
 8003646:	f022 0203 	bic.w	r2, r2, #3
 800364a:	3204      	adds	r2, #4
 800364c:	4413      	add	r3, r2
 800364e:	f004 0403 	and.w	r4, r4, #3
 8003652:	b12c      	cbz	r4, 8003660 <memset+0x90>
 8003654:	b2c9      	uxtb	r1, r1
 8003656:	441c      	add	r4, r3
 8003658:	f803 1b01 	strb.w	r1, [r3], #1
 800365c:	42a3      	cmp	r3, r4
 800365e:	d1fb      	bne.n	8003658 <memset+0x88>
 8003660:	bc70      	pop	{r4, r5, r6}
 8003662:	4770      	bx	lr
 8003664:	4614      	mov	r4, r2
 8003666:	4603      	mov	r3, r0
 8003668:	e7c2      	b.n	80035f0 <memset+0x20>
 800366a:	bf00      	nop

0800366c <_printf_r>:
 800366c:	b40e      	push	{r1, r2, r3}
 800366e:	b500      	push	{lr}
 8003670:	b082      	sub	sp, #8
 8003672:	ab03      	add	r3, sp, #12
 8003674:	6881      	ldr	r1, [r0, #8]
 8003676:	f853 2b04 	ldr.w	r2, [r3], #4
 800367a:	9301      	str	r3, [sp, #4]
 800367c:	f000 f884 	bl	8003788 <_vfprintf_r>
 8003680:	b002      	add	sp, #8
 8003682:	f85d eb04 	ldr.w	lr, [sp], #4
 8003686:	b003      	add	sp, #12
 8003688:	4770      	bx	lr
 800368a:	bf00      	nop

0800368c <printf>:
 800368c:	b40f      	push	{r0, r1, r2, r3}
 800368e:	b500      	push	{lr}
 8003690:	4907      	ldr	r1, [pc, #28]	; (80036b0 <printf+0x24>)
 8003692:	b083      	sub	sp, #12
 8003694:	ab04      	add	r3, sp, #16
 8003696:	6808      	ldr	r0, [r1, #0]
 8003698:	f853 2b04 	ldr.w	r2, [r3], #4
 800369c:	6881      	ldr	r1, [r0, #8]
 800369e:	9301      	str	r3, [sp, #4]
 80036a0:	f000 f872 	bl	8003788 <_vfprintf_r>
 80036a4:	b003      	add	sp, #12
 80036a6:	f85d eb04 	ldr.w	lr, [sp], #4
 80036aa:	b004      	add	sp, #16
 80036ac:	4770      	bx	lr
 80036ae:	bf00      	nop
 80036b0:	200004b0 	.word	0x200004b0

080036b4 <_puts_r>:
 80036b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80036b6:	4605      	mov	r5, r0
 80036b8:	b089      	sub	sp, #36	; 0x24
 80036ba:	4608      	mov	r0, r1
 80036bc:	460c      	mov	r4, r1
 80036be:	f000 f833 	bl	8003728 <strlen>
 80036c2:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80036c4:	4f13      	ldr	r7, [pc, #76]	; (8003714 <_puts_r+0x60>)
 80036c6:	9404      	str	r4, [sp, #16]
 80036c8:	2601      	movs	r6, #1
 80036ca:	1c44      	adds	r4, r0, #1
 80036cc:	a904      	add	r1, sp, #16
 80036ce:	2202      	movs	r2, #2
 80036d0:	9403      	str	r4, [sp, #12]
 80036d2:	9005      	str	r0, [sp, #20]
 80036d4:	68ac      	ldr	r4, [r5, #8]
 80036d6:	9706      	str	r7, [sp, #24]
 80036d8:	9607      	str	r6, [sp, #28]
 80036da:	9101      	str	r1, [sp, #4]
 80036dc:	9202      	str	r2, [sp, #8]
 80036de:	b1ab      	cbz	r3, 800370c <_puts_r+0x58>
 80036e0:	89a3      	ldrh	r3, [r4, #12]
 80036e2:	049a      	lsls	r2, r3, #18
 80036e4:	d406      	bmi.n	80036f4 <_puts_r+0x40>
 80036e6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80036e8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80036ec:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80036f0:	81a3      	strh	r3, [r4, #12]
 80036f2:	6662      	str	r2, [r4, #100]	; 0x64
 80036f4:	4628      	mov	r0, r5
 80036f6:	4621      	mov	r1, r4
 80036f8:	aa01      	add	r2, sp, #4
 80036fa:	f002 fe7b 	bl	80063f4 <__sfvwrite_r>
 80036fe:	2800      	cmp	r0, #0
 8003700:	bf14      	ite	ne
 8003702:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8003706:	200a      	moveq	r0, #10
 8003708:	b009      	add	sp, #36	; 0x24
 800370a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800370c:	4628      	mov	r0, r5
 800370e:	f002 fd13 	bl	8006138 <__sinit>
 8003712:	e7e5      	b.n	80036e0 <_puts_r+0x2c>
 8003714:	0800a454 	.word	0x0800a454

08003718 <puts>:
 8003718:	4b02      	ldr	r3, [pc, #8]	; (8003724 <puts+0xc>)
 800371a:	4601      	mov	r1, r0
 800371c:	6818      	ldr	r0, [r3, #0]
 800371e:	f7ff bfc9 	b.w	80036b4 <_puts_r>
 8003722:	bf00      	nop
 8003724:	200004b0 	.word	0x200004b0

08003728 <strlen>:
 8003728:	f020 0103 	bic.w	r1, r0, #3
 800372c:	f010 0003 	ands.w	r0, r0, #3
 8003730:	f1c0 0000 	rsb	r0, r0, #0
 8003734:	f851 3b04 	ldr.w	r3, [r1], #4
 8003738:	f100 0c04 	add.w	ip, r0, #4
 800373c:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8003740:	f06f 0200 	mvn.w	r2, #0
 8003744:	bf1c      	itt	ne
 8003746:	fa22 f20c 	lsrne.w	r2, r2, ip
 800374a:	4313      	orrne	r3, r2
 800374c:	f04f 0c01 	mov.w	ip, #1
 8003750:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 8003754:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 8003758:	eba3 020c 	sub.w	r2, r3, ip
 800375c:	ea22 0203 	bic.w	r2, r2, r3
 8003760:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 8003764:	bf04      	itt	eq
 8003766:	f851 3b04 	ldreq.w	r3, [r1], #4
 800376a:	3004      	addeq	r0, #4
 800376c:	d0f4      	beq.n	8003758 <strlen+0x30>
 800376e:	f1c2 0100 	rsb	r1, r2, #0
 8003772:	ea02 0201 	and.w	r2, r2, r1
 8003776:	fab2 f282 	clz	r2, r2
 800377a:	f1c2 021f 	rsb	r2, r2, #31
 800377e:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
 8003782:	4770      	bx	lr
 8003784:	0000      	movs	r0, r0
	...

08003788 <_vfprintf_r>:
 8003788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800378c:	b0bd      	sub	sp, #244	; 0xf4
 800378e:	461c      	mov	r4, r3
 8003790:	4689      	mov	r9, r1
 8003792:	9204      	str	r2, [sp, #16]
 8003794:	4607      	mov	r7, r0
 8003796:	f003 f83b 	bl	8006810 <_localeconv_r>
 800379a:	6803      	ldr	r3, [r0, #0]
 800379c:	9311      	str	r3, [sp, #68]	; 0x44
 800379e:	4618      	mov	r0, r3
 80037a0:	f7ff ffc2 	bl	8003728 <strlen>
 80037a4:	9408      	str	r4, [sp, #32]
 80037a6:	9012      	str	r0, [sp, #72]	; 0x48
 80037a8:	b11f      	cbz	r7, 80037b2 <_vfprintf_r+0x2a>
 80037aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	f000 80f3 	beq.w	8003998 <_vfprintf_r+0x210>
 80037b2:	f8b9 200c 	ldrh.w	r2, [r9, #12]
 80037b6:	b293      	uxth	r3, r2
 80037b8:	049e      	lsls	r6, r3, #18
 80037ba:	d40a      	bmi.n	80037d2 <_vfprintf_r+0x4a>
 80037bc:	f8d9 1064 	ldr.w	r1, [r9, #100]	; 0x64
 80037c0:	f442 5300 	orr.w	r3, r2, #8192	; 0x2000
 80037c4:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
 80037c8:	f8a9 300c 	strh.w	r3, [r9, #12]
 80037cc:	f8c9 1064 	str.w	r1, [r9, #100]	; 0x64
 80037d0:	b29b      	uxth	r3, r3
 80037d2:	071d      	lsls	r5, r3, #28
 80037d4:	f140 80aa 	bpl.w	800392c <_vfprintf_r+0x1a4>
 80037d8:	f8d9 2010 	ldr.w	r2, [r9, #16]
 80037dc:	2a00      	cmp	r2, #0
 80037de:	f000 80a5 	beq.w	800392c <_vfprintf_r+0x1a4>
 80037e2:	f003 031a 	and.w	r3, r3, #26
 80037e6:	2b0a      	cmp	r3, #10
 80037e8:	f000 80ac 	beq.w	8003944 <_vfprintf_r+0x1bc>
 80037ec:	ed9f 7b6e 	vldr	d7, [pc, #440]	; 80039a8 <_vfprintf_r+0x220>
 80037f0:	2300      	movs	r3, #0
 80037f2:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 80037f6:	930d      	str	r3, [sp, #52]	; 0x34
 80037f8:	9321      	str	r3, [sp, #132]	; 0x84
 80037fa:	9320      	str	r3, [sp, #128]	; 0x80
 80037fc:	9310      	str	r3, [sp, #64]	; 0x40
 80037fe:	9313      	str	r3, [sp, #76]	; 0x4c
 8003800:	9305      	str	r3, [sp, #20]
 8003802:	ab2c      	add	r3, sp, #176	; 0xb0
 8003804:	931f      	str	r3, [sp, #124]	; 0x7c
 8003806:	461c      	mov	r4, r3
 8003808:	46b8      	mov	r8, r7
 800380a:	9d04      	ldr	r5, [sp, #16]
 800380c:	782b      	ldrb	r3, [r5, #0]
 800380e:	2b00      	cmp	r3, #0
 8003810:	f000 80c6 	beq.w	80039a0 <_vfprintf_r+0x218>
 8003814:	2b25      	cmp	r3, #37	; 0x25
 8003816:	d102      	bne.n	800381e <_vfprintf_r+0x96>
 8003818:	e0c2      	b.n	80039a0 <_vfprintf_r+0x218>
 800381a:	2b25      	cmp	r3, #37	; 0x25
 800381c:	d003      	beq.n	8003826 <_vfprintf_r+0x9e>
 800381e:	f815 3f01 	ldrb.w	r3, [r5, #1]!
 8003822:	2b00      	cmp	r3, #0
 8003824:	d1f9      	bne.n	800381a <_vfprintf_r+0x92>
 8003826:	9b04      	ldr	r3, [sp, #16]
 8003828:	1aee      	subs	r6, r5, r3
 800382a:	b17e      	cbz	r6, 800384c <_vfprintf_r+0xc4>
 800382c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800382e:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003830:	9904      	ldr	r1, [sp, #16]
 8003832:	6021      	str	r1, [r4, #0]
 8003834:	3301      	adds	r3, #1
 8003836:	4432      	add	r2, r6
 8003838:	2b07      	cmp	r3, #7
 800383a:	6066      	str	r6, [r4, #4]
 800383c:	9221      	str	r2, [sp, #132]	; 0x84
 800383e:	9320      	str	r3, [sp, #128]	; 0x80
 8003840:	f300 8093 	bgt.w	800396a <_vfprintf_r+0x1e2>
 8003844:	3408      	adds	r4, #8
 8003846:	9b05      	ldr	r3, [sp, #20]
 8003848:	4433      	add	r3, r6
 800384a:	9305      	str	r3, [sp, #20]
 800384c:	782b      	ldrb	r3, [r5, #0]
 800384e:	2b00      	cmp	r3, #0
 8003850:	f000 8093 	beq.w	800397a <_vfprintf_r+0x1f2>
 8003854:	2300      	movs	r3, #0
 8003856:	1c69      	adds	r1, r5, #1
 8003858:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800385c:	786d      	ldrb	r5, [r5, #1]
 800385e:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8003862:	461a      	mov	r2, r3
 8003864:	9306      	str	r3, [sp, #24]
 8003866:	9302      	str	r3, [sp, #8]
 8003868:	4656      	mov	r6, sl
 800386a:	1c4b      	adds	r3, r1, #1
 800386c:	f1a5 0120 	sub.w	r1, r5, #32
 8003870:	2958      	cmp	r1, #88	; 0x58
 8003872:	f200 83cd 	bhi.w	8004010 <_vfprintf_r+0x888>
 8003876:	e8df f011 	tbh	[pc, r1, lsl #1]
 800387a:	025c      	.short	0x025c
 800387c:	03cb03cb 	.word	0x03cb03cb
 8003880:	03cb0302 	.word	0x03cb0302
 8003884:	03cb03cb 	.word	0x03cb03cb
 8003888:	03cb03cb 	.word	0x03cb03cb
 800388c:	030903cb 	.word	0x030903cb
 8003890:	03cb02d2 	.word	0x03cb02d2
 8003894:	035301f8 	.word	0x035301f8
 8003898:	02d603cb 	.word	0x02d603cb
 800389c:	02dd02dd 	.word	0x02dd02dd
 80038a0:	02dd02dd 	.word	0x02dd02dd
 80038a4:	02dd02dd 	.word	0x02dd02dd
 80038a8:	02dd02dd 	.word	0x02dd02dd
 80038ac:	03cb02dd 	.word	0x03cb02dd
 80038b0:	03cb03cb 	.word	0x03cb03cb
 80038b4:	03cb03cb 	.word	0x03cb03cb
 80038b8:	03cb03cb 	.word	0x03cb03cb
 80038bc:	03cb03cb 	.word	0x03cb03cb
 80038c0:	027103cb 	.word	0x027103cb
 80038c4:	03cb0293 	.word	0x03cb0293
 80038c8:	03cb0293 	.word	0x03cb0293
 80038cc:	03cb03cb 	.word	0x03cb03cb
 80038d0:	02cb03cb 	.word	0x02cb03cb
 80038d4:	03cb03cb 	.word	0x03cb03cb
 80038d8:	03cb036e 	.word	0x03cb036e
 80038dc:	03cb03cb 	.word	0x03cb03cb
 80038e0:	03cb03cb 	.word	0x03cb03cb
 80038e4:	03cb03b5 	.word	0x03cb03b5
 80038e8:	038b03cb 	.word	0x038b03cb
 80038ec:	03cb03cb 	.word	0x03cb03cb
 80038f0:	03cb03cb 	.word	0x03cb03cb
 80038f4:	03cb03cb 	.word	0x03cb03cb
 80038f8:	03cb03cb 	.word	0x03cb03cb
 80038fc:	03cb03cb 	.word	0x03cb03cb
 8003900:	031703a0 	.word	0x031703a0
 8003904:	02930293 	.word	0x02930293
 8003908:	03300293 	.word	0x03300293
 800390c:	03cb0317 	.word	0x03cb0317
 8003910:	033703cb 	.word	0x033703cb
 8003914:	034103cb 	.word	0x034103cb
 8003918:	02ec01ff 	.word	0x02ec01ff
 800391c:	03cb0263 	.word	0x03cb0263
 8003920:	03cb0211 	.word	0x03cb0211
 8003924:	03cb009b 	.word	0x03cb009b
 8003928:	023603cb 	.word	0x023603cb
 800392c:	4638      	mov	r0, r7
 800392e:	4649      	mov	r1, r9
 8003930:	f001 f984 	bl	8004c3c <__swsetup_r>
 8003934:	b9a0      	cbnz	r0, 8003960 <_vfprintf_r+0x1d8>
 8003936:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800393a:	f003 031a 	and.w	r3, r3, #26
 800393e:	2b0a      	cmp	r3, #10
 8003940:	f47f af54 	bne.w	80037ec <_vfprintf_r+0x64>
 8003944:	f9b9 300e 	ldrsh.w	r3, [r9, #14]
 8003948:	2b00      	cmp	r3, #0
 800394a:	f6ff af4f 	blt.w	80037ec <_vfprintf_r+0x64>
 800394e:	4638      	mov	r0, r7
 8003950:	4649      	mov	r1, r9
 8003952:	9a04      	ldr	r2, [sp, #16]
 8003954:	4623      	mov	r3, r4
 8003956:	f001 f935 	bl	8004bc4 <__sbprintf>
 800395a:	b03d      	add	sp, #244	; 0xf4
 800395c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003960:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003964:	b03d      	add	sp, #244	; 0xf4
 8003966:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800396a:	4640      	mov	r0, r8
 800396c:	4649      	mov	r1, r9
 800396e:	aa1f      	add	r2, sp, #124	; 0x7c
 8003970:	f004 fbb0 	bl	80080d4 <__sprint_r>
 8003974:	b940      	cbnz	r0, 8003988 <_vfprintf_r+0x200>
 8003976:	ac2c      	add	r4, sp, #176	; 0xb0
 8003978:	e765      	b.n	8003846 <_vfprintf_r+0xbe>
 800397a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800397c:	b123      	cbz	r3, 8003988 <_vfprintf_r+0x200>
 800397e:	4640      	mov	r0, r8
 8003980:	4649      	mov	r1, r9
 8003982:	aa1f      	add	r2, sp, #124	; 0x7c
 8003984:	f004 fba6 	bl	80080d4 <__sprint_r>
 8003988:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800398c:	065a      	lsls	r2, r3, #25
 800398e:	d4e7      	bmi.n	8003960 <_vfprintf_r+0x1d8>
 8003990:	9805      	ldr	r0, [sp, #20]
 8003992:	b03d      	add	sp, #244	; 0xf4
 8003994:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003998:	4638      	mov	r0, r7
 800399a:	f002 fbcd 	bl	8006138 <__sinit>
 800399e:	e708      	b.n	80037b2 <_vfprintf_r+0x2a>
 80039a0:	9d04      	ldr	r5, [sp, #16]
 80039a2:	e753      	b.n	800384c <_vfprintf_r+0xc4>
 80039a4:	f3af 8000 	nop.w
	...
 80039b0:	9304      	str	r3, [sp, #16]
 80039b2:	9b02      	ldr	r3, [sp, #8]
 80039b4:	46b2      	mov	sl, r6
 80039b6:	069e      	lsls	r6, r3, #26
 80039b8:	f140 831e 	bpl.w	8003ff8 <_vfprintf_r+0x870>
 80039bc:	9f08      	ldr	r7, [sp, #32]
 80039be:	3707      	adds	r7, #7
 80039c0:	f027 0307 	bic.w	r3, r7, #7
 80039c4:	f103 0208 	add.w	r2, r3, #8
 80039c8:	e9d3 6700 	ldrd	r6, r7, [r3]
 80039cc:	9208      	str	r2, [sp, #32]
 80039ce:	2301      	movs	r3, #1
 80039d0:	f04f 0c00 	mov.w	ip, #0
 80039d4:	f88d c05f 	strb.w	ip, [sp, #95]	; 0x5f
 80039d8:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 80039dc:	f1ba 0f00 	cmp.w	sl, #0
 80039e0:	db03      	blt.n	80039ea <_vfprintf_r+0x262>
 80039e2:	9a02      	ldr	r2, [sp, #8]
 80039e4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80039e8:	9202      	str	r2, [sp, #8]
 80039ea:	ea56 0207 	orrs.w	r2, r6, r7
 80039ee:	f040 831f 	bne.w	8004030 <_vfprintf_r+0x8a8>
 80039f2:	f1ba 0f00 	cmp.w	sl, #0
 80039f6:	f000 841c 	beq.w	8004232 <_vfprintf_r+0xaaa>
 80039fa:	2b01      	cmp	r3, #1
 80039fc:	f000 8320 	beq.w	8004040 <_vfprintf_r+0x8b8>
 8003a00:	2b02      	cmp	r3, #2
 8003a02:	f000 8452 	beq.w	80042aa <_vfprintf_r+0xb22>
 8003a06:	a92c      	add	r1, sp, #176	; 0xb0
 8003a08:	08f2      	lsrs	r2, r6, #3
 8003a0a:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8003a0e:	08f8      	lsrs	r0, r7, #3
 8003a10:	f006 0307 	and.w	r3, r6, #7
 8003a14:	4607      	mov	r7, r0
 8003a16:	4616      	mov	r6, r2
 8003a18:	3330      	adds	r3, #48	; 0x30
 8003a1a:	ea56 0207 	orrs.w	r2, r6, r7
 8003a1e:	f801 3d01 	strb.w	r3, [r1, #-1]!
 8003a22:	d1f1      	bne.n	8003a08 <_vfprintf_r+0x280>
 8003a24:	9a02      	ldr	r2, [sp, #8]
 8003a26:	910a      	str	r1, [sp, #40]	; 0x28
 8003a28:	07d0      	lsls	r0, r2, #31
 8003a2a:	f100 84f9 	bmi.w	8004420 <_vfprintf_r+0xc98>
 8003a2e:	ab2c      	add	r3, sp, #176	; 0xb0
 8003a30:	1a5b      	subs	r3, r3, r1
 8003a32:	9307      	str	r3, [sp, #28]
 8003a34:	9a07      	ldr	r2, [sp, #28]
 8003a36:	4592      	cmp	sl, r2
 8003a38:	4653      	mov	r3, sl
 8003a3a:	bfb8      	it	lt
 8003a3c:	4613      	movlt	r3, r2
 8003a3e:	9303      	str	r3, [sp, #12]
 8003a40:	2300      	movs	r3, #0
 8003a42:	930c      	str	r3, [sp, #48]	; 0x30
 8003a44:	f1bc 0f00 	cmp.w	ip, #0
 8003a48:	d002      	beq.n	8003a50 <_vfprintf_r+0x2c8>
 8003a4a:	9b03      	ldr	r3, [sp, #12]
 8003a4c:	3301      	adds	r3, #1
 8003a4e:	9303      	str	r3, [sp, #12]
 8003a50:	9b02      	ldr	r3, [sp, #8]
 8003a52:	f013 0302 	ands.w	r3, r3, #2
 8003a56:	9309      	str	r3, [sp, #36]	; 0x24
 8003a58:	d002      	beq.n	8003a60 <_vfprintf_r+0x2d8>
 8003a5a:	9b03      	ldr	r3, [sp, #12]
 8003a5c:	3302      	adds	r3, #2
 8003a5e:	9303      	str	r3, [sp, #12]
 8003a60:	9b02      	ldr	r3, [sp, #8]
 8003a62:	f013 0684 	ands.w	r6, r3, #132	; 0x84
 8003a66:	f040 82e0 	bne.w	800402a <_vfprintf_r+0x8a2>
 8003a6a:	9b06      	ldr	r3, [sp, #24]
 8003a6c:	9a03      	ldr	r2, [sp, #12]
 8003a6e:	ebc2 0a03 	rsb	sl, r2, r3
 8003a72:	f1ba 0f00 	cmp.w	sl, #0
 8003a76:	f340 82d8 	ble.w	800402a <_vfprintf_r+0x8a2>
 8003a7a:	f1ba 0f10 	cmp.w	sl, #16
 8003a7e:	9921      	ldr	r1, [sp, #132]	; 0x84
 8003a80:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003a82:	4fb3      	ldr	r7, [pc, #716]	; (8003d50 <_vfprintf_r+0x5c8>)
 8003a84:	bfc8      	it	gt
 8003a86:	f04f 0b10 	movgt.w	fp, #16
 8003a8a:	dc07      	bgt.n	8003a9c <_vfprintf_r+0x314>
 8003a8c:	e01e      	b.n	8003acc <_vfprintf_r+0x344>
 8003a8e:	f1aa 0a10 	sub.w	sl, sl, #16
 8003a92:	f1ba 0f10 	cmp.w	sl, #16
 8003a96:	f104 0408 	add.w	r4, r4, #8
 8003a9a:	dd17      	ble.n	8003acc <_vfprintf_r+0x344>
 8003a9c:	3201      	adds	r2, #1
 8003a9e:	3110      	adds	r1, #16
 8003aa0:	2a07      	cmp	r2, #7
 8003aa2:	9121      	str	r1, [sp, #132]	; 0x84
 8003aa4:	9220      	str	r2, [sp, #128]	; 0x80
 8003aa6:	e884 0880 	stmia.w	r4, {r7, fp}
 8003aaa:	ddf0      	ble.n	8003a8e <_vfprintf_r+0x306>
 8003aac:	4640      	mov	r0, r8
 8003aae:	4649      	mov	r1, r9
 8003ab0:	aa1f      	add	r2, sp, #124	; 0x7c
 8003ab2:	f004 fb0f 	bl	80080d4 <__sprint_r>
 8003ab6:	2800      	cmp	r0, #0
 8003ab8:	f47f af66 	bne.w	8003988 <_vfprintf_r+0x200>
 8003abc:	f1aa 0a10 	sub.w	sl, sl, #16
 8003ac0:	f1ba 0f10 	cmp.w	sl, #16
 8003ac4:	9921      	ldr	r1, [sp, #132]	; 0x84
 8003ac6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003ac8:	ac2c      	add	r4, sp, #176	; 0xb0
 8003aca:	dce7      	bgt.n	8003a9c <_vfprintf_r+0x314>
 8003acc:	3201      	adds	r2, #1
 8003ace:	eb0a 0b01 	add.w	fp, sl, r1
 8003ad2:	2a07      	cmp	r2, #7
 8003ad4:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 8003ad8:	9220      	str	r2, [sp, #128]	; 0x80
 8003ada:	e884 0480 	stmia.w	r4, {r7, sl}
 8003ade:	f300 844a 	bgt.w	8004376 <_vfprintf_r+0xbee>
 8003ae2:	f89d c05f 	ldrb.w	ip, [sp, #95]	; 0x5f
 8003ae6:	3408      	adds	r4, #8
 8003ae8:	f1bc 0f00 	cmp.w	ip, #0
 8003aec:	d00f      	beq.n	8003b0e <_vfprintf_r+0x386>
 8003aee:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003af0:	3301      	adds	r3, #1
 8003af2:	f10b 0b01 	add.w	fp, fp, #1
 8003af6:	f10d 015f 	add.w	r1, sp, #95	; 0x5f
 8003afa:	2201      	movs	r2, #1
 8003afc:	2b07      	cmp	r3, #7
 8003afe:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 8003b02:	9320      	str	r3, [sp, #128]	; 0x80
 8003b04:	e884 0006 	stmia.w	r4, {r1, r2}
 8003b08:	f300 83b1 	bgt.w	800426e <_vfprintf_r+0xae6>
 8003b0c:	3408      	adds	r4, #8
 8003b0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003b10:	b173      	cbz	r3, 8003b30 <_vfprintf_r+0x3a8>
 8003b12:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003b14:	3301      	adds	r3, #1
 8003b16:	f10b 0b02 	add.w	fp, fp, #2
 8003b1a:	a918      	add	r1, sp, #96	; 0x60
 8003b1c:	2202      	movs	r2, #2
 8003b1e:	2b07      	cmp	r3, #7
 8003b20:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 8003b24:	9320      	str	r3, [sp, #128]	; 0x80
 8003b26:	e884 0006 	stmia.w	r4, {r1, r2}
 8003b2a:	f300 83ac 	bgt.w	8004286 <_vfprintf_r+0xafe>
 8003b2e:	3408      	adds	r4, #8
 8003b30:	2e80      	cmp	r6, #128	; 0x80
 8003b32:	f000 82f0 	beq.w	8004116 <_vfprintf_r+0x98e>
 8003b36:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003b38:	9a07      	ldr	r2, [sp, #28]
 8003b3a:	ebc2 0a03 	rsb	sl, r2, r3
 8003b3e:	f1ba 0f00 	cmp.w	sl, #0
 8003b42:	dd32      	ble.n	8003baa <_vfprintf_r+0x422>
 8003b44:	f1ba 0f10 	cmp.w	sl, #16
 8003b48:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003b4a:	4f82      	ldr	r7, [pc, #520]	; (8003d54 <_vfprintf_r+0x5cc>)
 8003b4c:	dd22      	ble.n	8003b94 <_vfprintf_r+0x40c>
 8003b4e:	2610      	movs	r6, #16
 8003b50:	465b      	mov	r3, fp
 8003b52:	e006      	b.n	8003b62 <_vfprintf_r+0x3da>
 8003b54:	f1aa 0a10 	sub.w	sl, sl, #16
 8003b58:	f1ba 0f10 	cmp.w	sl, #16
 8003b5c:	f104 0408 	add.w	r4, r4, #8
 8003b60:	dd17      	ble.n	8003b92 <_vfprintf_r+0x40a>
 8003b62:	3201      	adds	r2, #1
 8003b64:	3310      	adds	r3, #16
 8003b66:	2a07      	cmp	r2, #7
 8003b68:	9321      	str	r3, [sp, #132]	; 0x84
 8003b6a:	9220      	str	r2, [sp, #128]	; 0x80
 8003b6c:	6027      	str	r7, [r4, #0]
 8003b6e:	6066      	str	r6, [r4, #4]
 8003b70:	ddf0      	ble.n	8003b54 <_vfprintf_r+0x3cc>
 8003b72:	4640      	mov	r0, r8
 8003b74:	4649      	mov	r1, r9
 8003b76:	aa1f      	add	r2, sp, #124	; 0x7c
 8003b78:	f004 faac 	bl	80080d4 <__sprint_r>
 8003b7c:	2800      	cmp	r0, #0
 8003b7e:	f47f af03 	bne.w	8003988 <_vfprintf_r+0x200>
 8003b82:	f1aa 0a10 	sub.w	sl, sl, #16
 8003b86:	f1ba 0f10 	cmp.w	sl, #16
 8003b8a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003b8c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003b8e:	ac2c      	add	r4, sp, #176	; 0xb0
 8003b90:	dce7      	bgt.n	8003b62 <_vfprintf_r+0x3da>
 8003b92:	469b      	mov	fp, r3
 8003b94:	3201      	adds	r2, #1
 8003b96:	44d3      	add	fp, sl
 8003b98:	2a07      	cmp	r2, #7
 8003b9a:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 8003b9e:	9220      	str	r2, [sp, #128]	; 0x80
 8003ba0:	e884 0480 	stmia.w	r4, {r7, sl}
 8003ba4:	f300 8357 	bgt.w	8004256 <_vfprintf_r+0xace>
 8003ba8:	3408      	adds	r4, #8
 8003baa:	9b02      	ldr	r3, [sp, #8]
 8003bac:	05db      	lsls	r3, r3, #23
 8003bae:	f100 825b 	bmi.w	8004068 <_vfprintf_r+0x8e0>
 8003bb2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003bb4:	9907      	ldr	r1, [sp, #28]
 8003bb6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003bb8:	6022      	str	r2, [r4, #0]
 8003bba:	3301      	adds	r3, #1
 8003bbc:	448b      	add	fp, r1
 8003bbe:	2b07      	cmp	r3, #7
 8003bc0:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 8003bc4:	6061      	str	r1, [r4, #4]
 8003bc6:	9320      	str	r3, [sp, #128]	; 0x80
 8003bc8:	f300 831d 	bgt.w	8004206 <_vfprintf_r+0xa7e>
 8003bcc:	3408      	adds	r4, #8
 8003bce:	9b02      	ldr	r3, [sp, #8]
 8003bd0:	0759      	lsls	r1, r3, #29
 8003bd2:	d53a      	bpl.n	8003c4a <_vfprintf_r+0x4c2>
 8003bd4:	9b06      	ldr	r3, [sp, #24]
 8003bd6:	9a03      	ldr	r2, [sp, #12]
 8003bd8:	1a9d      	subs	r5, r3, r2
 8003bda:	2d00      	cmp	r5, #0
 8003bdc:	dd35      	ble.n	8003c4a <_vfprintf_r+0x4c2>
 8003bde:	2d10      	cmp	r5, #16
 8003be0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003be2:	4f5b      	ldr	r7, [pc, #364]	; (8003d50 <_vfprintf_r+0x5c8>)
 8003be4:	dd1e      	ble.n	8003c24 <_vfprintf_r+0x49c>
 8003be6:	2610      	movs	r6, #16
 8003be8:	465a      	mov	r2, fp
 8003bea:	e004      	b.n	8003bf6 <_vfprintf_r+0x46e>
 8003bec:	3d10      	subs	r5, #16
 8003bee:	2d10      	cmp	r5, #16
 8003bf0:	f104 0408 	add.w	r4, r4, #8
 8003bf4:	dd15      	ble.n	8003c22 <_vfprintf_r+0x49a>
 8003bf6:	3301      	adds	r3, #1
 8003bf8:	3210      	adds	r2, #16
 8003bfa:	2b07      	cmp	r3, #7
 8003bfc:	9221      	str	r2, [sp, #132]	; 0x84
 8003bfe:	9320      	str	r3, [sp, #128]	; 0x80
 8003c00:	6027      	str	r7, [r4, #0]
 8003c02:	6066      	str	r6, [r4, #4]
 8003c04:	ddf2      	ble.n	8003bec <_vfprintf_r+0x464>
 8003c06:	4640      	mov	r0, r8
 8003c08:	4649      	mov	r1, r9
 8003c0a:	aa1f      	add	r2, sp, #124	; 0x7c
 8003c0c:	f004 fa62 	bl	80080d4 <__sprint_r>
 8003c10:	2800      	cmp	r0, #0
 8003c12:	f47f aeb9 	bne.w	8003988 <_vfprintf_r+0x200>
 8003c16:	3d10      	subs	r5, #16
 8003c18:	2d10      	cmp	r5, #16
 8003c1a:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003c1c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003c1e:	ac2c      	add	r4, sp, #176	; 0xb0
 8003c20:	dce9      	bgt.n	8003bf6 <_vfprintf_r+0x46e>
 8003c22:	4693      	mov	fp, r2
 8003c24:	3301      	adds	r3, #1
 8003c26:	44ab      	add	fp, r5
 8003c28:	2b07      	cmp	r3, #7
 8003c2a:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 8003c2e:	9320      	str	r3, [sp, #128]	; 0x80
 8003c30:	6027      	str	r7, [r4, #0]
 8003c32:	6065      	str	r5, [r4, #4]
 8003c34:	dd09      	ble.n	8003c4a <_vfprintf_r+0x4c2>
 8003c36:	4640      	mov	r0, r8
 8003c38:	4649      	mov	r1, r9
 8003c3a:	aa1f      	add	r2, sp, #124	; 0x7c
 8003c3c:	f004 fa4a 	bl	80080d4 <__sprint_r>
 8003c40:	2800      	cmp	r0, #0
 8003c42:	f47f aea1 	bne.w	8003988 <_vfprintf_r+0x200>
 8003c46:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 8003c4a:	9b05      	ldr	r3, [sp, #20]
 8003c4c:	9a03      	ldr	r2, [sp, #12]
 8003c4e:	9906      	ldr	r1, [sp, #24]
 8003c50:	428a      	cmp	r2, r1
 8003c52:	bfac      	ite	ge
 8003c54:	189b      	addge	r3, r3, r2
 8003c56:	185b      	addlt	r3, r3, r1
 8003c58:	9305      	str	r3, [sp, #20]
 8003c5a:	f1bb 0f00 	cmp.w	fp, #0
 8003c5e:	f040 82de 	bne.w	800421e <_vfprintf_r+0xa96>
 8003c62:	2300      	movs	r3, #0
 8003c64:	9320      	str	r3, [sp, #128]	; 0x80
 8003c66:	ac2c      	add	r4, sp, #176	; 0xb0
 8003c68:	e5cf      	b.n	800380a <_vfprintf_r+0x82>
 8003c6a:	4619      	mov	r1, r3
 8003c6c:	9802      	ldr	r0, [sp, #8]
 8003c6e:	781d      	ldrb	r5, [r3, #0]
 8003c70:	f040 0004 	orr.w	r0, r0, #4
 8003c74:	9002      	str	r0, [sp, #8]
 8003c76:	e5f8      	b.n	800386a <_vfprintf_r+0xe2>
 8003c78:	9304      	str	r3, [sp, #16]
 8003c7a:	9b02      	ldr	r3, [sp, #8]
 8003c7c:	f013 0320 	ands.w	r3, r3, #32
 8003c80:	46b2      	mov	sl, r6
 8003c82:	f000 8173 	beq.w	8003f6c <_vfprintf_r+0x7e4>
 8003c86:	9f08      	ldr	r7, [sp, #32]
 8003c88:	3707      	adds	r7, #7
 8003c8a:	f027 0307 	bic.w	r3, r7, #7
 8003c8e:	f103 0208 	add.w	r2, r3, #8
 8003c92:	e9d3 6700 	ldrd	r6, r7, [r3]
 8003c96:	9208      	str	r2, [sp, #32]
 8003c98:	2300      	movs	r3, #0
 8003c9a:	e699      	b.n	80039d0 <_vfprintf_r+0x248>
 8003c9c:	9a08      	ldr	r2, [sp, #32]
 8003c9e:	9304      	str	r3, [sp, #16]
 8003ca0:	6813      	ldr	r3, [r2, #0]
 8003ca2:	930a      	str	r3, [sp, #40]	; 0x28
 8003ca4:	f04f 0b00 	mov.w	fp, #0
 8003ca8:	f88d b05f 	strb.w	fp, [sp, #95]	; 0x5f
 8003cac:	1d17      	adds	r7, r2, #4
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	f000 865e 	beq.w	8004970 <_vfprintf_r+0x11e8>
 8003cb4:	2e00      	cmp	r6, #0
 8003cb6:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003cb8:	f2c0 8612 	blt.w	80048e0 <_vfprintf_r+0x1158>
 8003cbc:	4659      	mov	r1, fp
 8003cbe:	4632      	mov	r2, r6
 8003cc0:	f003 f8b8 	bl	8006e34 <memchr>
 8003cc4:	2800      	cmp	r0, #0
 8003cc6:	f000 868f 	beq.w	80049e8 <_vfprintf_r+0x1260>
 8003cca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003ccc:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8003cd0:	1ac3      	subs	r3, r0, r3
 8003cd2:	9307      	str	r3, [sp, #28]
 8003cd4:	9708      	str	r7, [sp, #32]
 8003cd6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8003cda:	9303      	str	r3, [sp, #12]
 8003cdc:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 8003ce0:	f89d c05f 	ldrb.w	ip, [sp, #95]	; 0x5f
 8003ce4:	e6ae      	b.n	8003a44 <_vfprintf_r+0x2bc>
 8003ce6:	9304      	str	r3, [sp, #16]
 8003ce8:	4b1b      	ldr	r3, [pc, #108]	; (8003d58 <_vfprintf_r+0x5d0>)
 8003cea:	9310      	str	r3, [sp, #64]	; 0x40
 8003cec:	9b02      	ldr	r3, [sp, #8]
 8003cee:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8003cf2:	0699      	lsls	r1, r3, #26
 8003cf4:	46b2      	mov	sl, r6
 8003cf6:	f140 8155 	bpl.w	8003fa4 <_vfprintf_r+0x81c>
 8003cfa:	9f08      	ldr	r7, [sp, #32]
 8003cfc:	3707      	adds	r7, #7
 8003cfe:	f027 0307 	bic.w	r3, r7, #7
 8003d02:	e9d3 6700 	ldrd	r6, r7, [r3]
 8003d06:	f103 0208 	add.w	r2, r3, #8
 8003d0a:	9208      	str	r2, [sp, #32]
 8003d0c:	9b02      	ldr	r3, [sp, #8]
 8003d0e:	07db      	lsls	r3, r3, #31
 8003d10:	f140 82e4 	bpl.w	80042dc <_vfprintf_r+0xb54>
 8003d14:	ea56 0307 	orrs.w	r3, r6, r7
 8003d18:	f000 82e0 	beq.w	80042dc <_vfprintf_r+0xb54>
 8003d1c:	9a02      	ldr	r2, [sp, #8]
 8003d1e:	f88d 5061 	strb.w	r5, [sp, #97]	; 0x61
 8003d22:	2330      	movs	r3, #48	; 0x30
 8003d24:	f042 0202 	orr.w	r2, r2, #2
 8003d28:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8003d2c:	9202      	str	r2, [sp, #8]
 8003d2e:	2302      	movs	r3, #2
 8003d30:	e64e      	b.n	80039d0 <_vfprintf_r+0x248>
 8003d32:	781d      	ldrb	r5, [r3, #0]
 8003d34:	4619      	mov	r1, r3
 8003d36:	2a00      	cmp	r2, #0
 8003d38:	f47f ad97 	bne.w	800386a <_vfprintf_r+0xe2>
 8003d3c:	2220      	movs	r2, #32
 8003d3e:	e594      	b.n	800386a <_vfprintf_r+0xe2>
 8003d40:	9902      	ldr	r1, [sp, #8]
 8003d42:	f041 0120 	orr.w	r1, r1, #32
 8003d46:	9102      	str	r1, [sp, #8]
 8003d48:	781d      	ldrb	r5, [r3, #0]
 8003d4a:	4619      	mov	r1, r3
 8003d4c:	e58d      	b.n	800386a <_vfprintf_r+0xe2>
 8003d4e:	bf00      	nop
 8003d50:	0800a618 	.word	0x0800a618
 8003d54:	0800a5c4 	.word	0x0800a5c4
 8003d58:	0800a5f8 	.word	0x0800a5f8
 8003d5c:	9304      	str	r3, [sp, #16]
 8003d5e:	9b02      	ldr	r3, [sp, #8]
 8003d60:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8003d64:	f043 0310 	orr.w	r3, r3, #16
 8003d68:	9302      	str	r3, [sp, #8]
 8003d6a:	9b02      	ldr	r3, [sp, #8]
 8003d6c:	0698      	lsls	r0, r3, #26
 8003d6e:	46b2      	mov	sl, r6
 8003d70:	f140 80a2 	bpl.w	8003eb8 <_vfprintf_r+0x730>
 8003d74:	9f08      	ldr	r7, [sp, #32]
 8003d76:	3707      	adds	r7, #7
 8003d78:	f027 0707 	bic.w	r7, r7, #7
 8003d7c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003d80:	f107 0108 	add.w	r1, r7, #8
 8003d84:	9108      	str	r1, [sp, #32]
 8003d86:	4616      	mov	r6, r2
 8003d88:	461f      	mov	r7, r3
 8003d8a:	2a00      	cmp	r2, #0
 8003d8c:	f173 0300 	sbcs.w	r3, r3, #0
 8003d90:	f2c0 841c 	blt.w	80045cc <_vfprintf_r+0xe44>
 8003d94:	f89d c05f 	ldrb.w	ip, [sp, #95]	; 0x5f
 8003d98:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	e61d      	b.n	80039dc <_vfprintf_r+0x254>
 8003da0:	9304      	str	r3, [sp, #16]
 8003da2:	9b02      	ldr	r3, [sp, #8]
 8003da4:	9f08      	ldr	r7, [sp, #32]
 8003da6:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8003daa:	071b      	lsls	r3, r3, #28
 8003dac:	46b2      	mov	sl, r6
 8003dae:	46b3      	mov	fp, r6
 8003db0:	f107 0707 	add.w	r7, r7, #7
 8003db4:	f140 849b 	bpl.w	80046ee <_vfprintf_r+0xf66>
 8003db8:	f027 0307 	bic.w	r3, r7, #7
 8003dbc:	ed93 7b00 	vldr	d7, [r3]
 8003dc0:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8003dc4:	f103 0208 	add.w	r2, r3, #8
 8003dc8:	9208      	str	r2, [sp, #32]
 8003dca:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 8003dce:	f003 ff45 	bl	8007c5c <__fpclassifyd>
 8003dd2:	2801      	cmp	r0, #1
 8003dd4:	f040 8408 	bne.w	80045e8 <_vfprintf_r+0xe60>
 8003dd8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8003ddc:	2200      	movs	r2, #0
 8003dde:	2300      	movs	r3, #0
 8003de0:	f005 fee6 	bl	8009bb0 <__aeabi_dcmplt>
 8003de4:	2800      	cmp	r0, #0
 8003de6:	f040 85ec 	bne.w	80049c2 <_vfprintf_r+0x123a>
 8003dea:	f89d c05f 	ldrb.w	ip, [sp, #95]	; 0x5f
 8003dee:	9e02      	ldr	r6, [sp, #8]
 8003df0:	4a99      	ldr	r2, [pc, #612]	; (8004058 <_vfprintf_r+0x8d0>)
 8003df2:	4b9a      	ldr	r3, [pc, #616]	; (800405c <_vfprintf_r+0x8d4>)
 8003df4:	2103      	movs	r1, #3
 8003df6:	2000      	movs	r0, #0
 8003df8:	f026 0680 	bic.w	r6, r6, #128	; 0x80
 8003dfc:	2d47      	cmp	r5, #71	; 0x47
 8003dfe:	bfd8      	it	le
 8003e00:	461a      	movle	r2, r3
 8003e02:	9103      	str	r1, [sp, #12]
 8003e04:	900b      	str	r0, [sp, #44]	; 0x2c
 8003e06:	9602      	str	r6, [sp, #8]
 8003e08:	920a      	str	r2, [sp, #40]	; 0x28
 8003e0a:	9107      	str	r1, [sp, #28]
 8003e0c:	900c      	str	r0, [sp, #48]	; 0x30
 8003e0e:	e619      	b.n	8003a44 <_vfprintf_r+0x2bc>
 8003e10:	9902      	ldr	r1, [sp, #8]
 8003e12:	f041 0108 	orr.w	r1, r1, #8
 8003e16:	9102      	str	r1, [sp, #8]
 8003e18:	781d      	ldrb	r5, [r3, #0]
 8003e1a:	4619      	mov	r1, r3
 8003e1c:	e525      	b.n	800386a <_vfprintf_r+0xe2>
 8003e1e:	781d      	ldrb	r5, [r3, #0]
 8003e20:	4619      	mov	r1, r3
 8003e22:	222b      	movs	r2, #43	; 0x2b
 8003e24:	e521      	b.n	800386a <_vfprintf_r+0xe2>
 8003e26:	9902      	ldr	r1, [sp, #8]
 8003e28:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 8003e2c:	9102      	str	r1, [sp, #8]
 8003e2e:	781d      	ldrb	r5, [r3, #0]
 8003e30:	4619      	mov	r1, r3
 8003e32:	e51a      	b.n	800386a <_vfprintf_r+0xe2>
 8003e34:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
 8003e38:	2100      	movs	r1, #0
 8003e3a:	f813 5b01 	ldrb.w	r5, [r3], #1
 8003e3e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8003e42:	eb00 0141 	add.w	r1, r0, r1, lsl #1
 8003e46:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
 8003e4a:	2809      	cmp	r0, #9
 8003e4c:	d9f5      	bls.n	8003e3a <_vfprintf_r+0x6b2>
 8003e4e:	9106      	str	r1, [sp, #24]
 8003e50:	e50c      	b.n	800386c <_vfprintf_r+0xe4>
 8003e52:	9908      	ldr	r1, [sp, #32]
 8003e54:	9304      	str	r3, [sp, #16]
 8003e56:	2330      	movs	r3, #48	; 0x30
 8003e58:	9a02      	ldr	r2, [sp, #8]
 8003e5a:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8003e5e:	460b      	mov	r3, r1
 8003e60:	3304      	adds	r3, #4
 8003e62:	2578      	movs	r5, #120	; 0x78
 8003e64:	f042 0202 	orr.w	r2, r2, #2
 8003e68:	9308      	str	r3, [sp, #32]
 8003e6a:	4b7d      	ldr	r3, [pc, #500]	; (8004060 <_vfprintf_r+0x8d8>)
 8003e6c:	9310      	str	r3, [sp, #64]	; 0x40
 8003e6e:	46b2      	mov	sl, r6
 8003e70:	9202      	str	r2, [sp, #8]
 8003e72:	680e      	ldr	r6, [r1, #0]
 8003e74:	f88d 5061 	strb.w	r5, [sp, #97]	; 0x61
 8003e78:	2700      	movs	r7, #0
 8003e7a:	2302      	movs	r3, #2
 8003e7c:	e5a8      	b.n	80039d0 <_vfprintf_r+0x248>
 8003e7e:	9902      	ldr	r1, [sp, #8]
 8003e80:	f041 0101 	orr.w	r1, r1, #1
 8003e84:	9102      	str	r1, [sp, #8]
 8003e86:	781d      	ldrb	r5, [r3, #0]
 8003e88:	4619      	mov	r1, r3
 8003e8a:	e4ee      	b.n	800386a <_vfprintf_r+0xe2>
 8003e8c:	9d08      	ldr	r5, [sp, #32]
 8003e8e:	6829      	ldr	r1, [r5, #0]
 8003e90:	9106      	str	r1, [sp, #24]
 8003e92:	4608      	mov	r0, r1
 8003e94:	2800      	cmp	r0, #0
 8003e96:	4629      	mov	r1, r5
 8003e98:	f101 0104 	add.w	r1, r1, #4
 8003e9c:	f2c0 84ee 	blt.w	800487c <_vfprintf_r+0x10f4>
 8003ea0:	9108      	str	r1, [sp, #32]
 8003ea2:	781d      	ldrb	r5, [r3, #0]
 8003ea4:	4619      	mov	r1, r3
 8003ea6:	e4e0      	b.n	800386a <_vfprintf_r+0xe2>
 8003ea8:	9304      	str	r3, [sp, #16]
 8003eaa:	9b02      	ldr	r3, [sp, #8]
 8003eac:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8003eb0:	0698      	lsls	r0, r3, #26
 8003eb2:	46b2      	mov	sl, r6
 8003eb4:	f53f af5e 	bmi.w	8003d74 <_vfprintf_r+0x5ec>
 8003eb8:	9b02      	ldr	r3, [sp, #8]
 8003eba:	06d9      	lsls	r1, r3, #27
 8003ebc:	f100 829b 	bmi.w	80043f6 <_vfprintf_r+0xc6e>
 8003ec0:	9b02      	ldr	r3, [sp, #8]
 8003ec2:	065a      	lsls	r2, r3, #25
 8003ec4:	f140 8297 	bpl.w	80043f6 <_vfprintf_r+0xc6e>
 8003ec8:	9908      	ldr	r1, [sp, #32]
 8003eca:	f9b1 6000 	ldrsh.w	r6, [r1]
 8003ece:	3104      	adds	r1, #4
 8003ed0:	17f7      	asrs	r7, r6, #31
 8003ed2:	4632      	mov	r2, r6
 8003ed4:	463b      	mov	r3, r7
 8003ed6:	9108      	str	r1, [sp, #32]
 8003ed8:	e757      	b.n	8003d8a <_vfprintf_r+0x602>
 8003eda:	9902      	ldr	r1, [sp, #8]
 8003edc:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8003ee0:	9102      	str	r1, [sp, #8]
 8003ee2:	781d      	ldrb	r5, [r3, #0]
 8003ee4:	4619      	mov	r1, r3
 8003ee6:	e4c0      	b.n	800386a <_vfprintf_r+0xe2>
 8003ee8:	781d      	ldrb	r5, [r3, #0]
 8003eea:	9902      	ldr	r1, [sp, #8]
 8003eec:	2d6c      	cmp	r5, #108	; 0x6c
 8003eee:	f000 84be 	beq.w	800486e <_vfprintf_r+0x10e6>
 8003ef2:	f041 0110 	orr.w	r1, r1, #16
 8003ef6:	9102      	str	r1, [sp, #8]
 8003ef8:	4619      	mov	r1, r3
 8003efa:	e4b6      	b.n	800386a <_vfprintf_r+0xe2>
 8003efc:	9304      	str	r3, [sp, #16]
 8003efe:	9b02      	ldr	r3, [sp, #8]
 8003f00:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8003f04:	069a      	lsls	r2, r3, #26
 8003f06:	f140 83fd 	bpl.w	8004704 <_vfprintf_r+0xf7c>
 8003f0a:	9a08      	ldr	r2, [sp, #32]
 8003f0c:	9905      	ldr	r1, [sp, #20]
 8003f0e:	6813      	ldr	r3, [r2, #0]
 8003f10:	17cf      	asrs	r7, r1, #31
 8003f12:	4608      	mov	r0, r1
 8003f14:	3204      	adds	r2, #4
 8003f16:	4639      	mov	r1, r7
 8003f18:	9208      	str	r2, [sp, #32]
 8003f1a:	e9c3 0100 	strd	r0, r1, [r3]
 8003f1e:	e474      	b.n	800380a <_vfprintf_r+0x82>
 8003f20:	781d      	ldrb	r5, [r3, #0]
 8003f22:	2d2a      	cmp	r5, #42	; 0x2a
 8003f24:	f103 0101 	add.w	r1, r3, #1
 8003f28:	f000 862a 	beq.w	8004b80 <_vfprintf_r+0x13f8>
 8003f2c:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
 8003f30:	2809      	cmp	r0, #9
 8003f32:	460b      	mov	r3, r1
 8003f34:	f04f 0600 	mov.w	r6, #0
 8003f38:	f63f ac98 	bhi.w	800386c <_vfprintf_r+0xe4>
 8003f3c:	f813 5b01 	ldrb.w	r5, [r3], #1
 8003f40:	eb06 0686 	add.w	r6, r6, r6, lsl #2
 8003f44:	eb00 0646 	add.w	r6, r0, r6, lsl #1
 8003f48:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
 8003f4c:	2809      	cmp	r0, #9
 8003f4e:	d9f5      	bls.n	8003f3c <_vfprintf_r+0x7b4>
 8003f50:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
 8003f54:	e48a      	b.n	800386c <_vfprintf_r+0xe4>
 8003f56:	9304      	str	r3, [sp, #16]
 8003f58:	9b02      	ldr	r3, [sp, #8]
 8003f5a:	f043 0310 	orr.w	r3, r3, #16
 8003f5e:	9302      	str	r3, [sp, #8]
 8003f60:	9b02      	ldr	r3, [sp, #8]
 8003f62:	f013 0320 	ands.w	r3, r3, #32
 8003f66:	46b2      	mov	sl, r6
 8003f68:	f47f ae8d 	bne.w	8003c86 <_vfprintf_r+0x4fe>
 8003f6c:	9a02      	ldr	r2, [sp, #8]
 8003f6e:	f012 0210 	ands.w	r2, r2, #16
 8003f72:	f040 8238 	bne.w	80043e6 <_vfprintf_r+0xc5e>
 8003f76:	9b02      	ldr	r3, [sp, #8]
 8003f78:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8003f7c:	f000 8233 	beq.w	80043e6 <_vfprintf_r+0xc5e>
 8003f80:	9908      	ldr	r1, [sp, #32]
 8003f82:	4613      	mov	r3, r2
 8003f84:	460a      	mov	r2, r1
 8003f86:	3204      	adds	r2, #4
 8003f88:	880e      	ldrh	r6, [r1, #0]
 8003f8a:	9208      	str	r2, [sp, #32]
 8003f8c:	2700      	movs	r7, #0
 8003f8e:	e51f      	b.n	80039d0 <_vfprintf_r+0x248>
 8003f90:	9304      	str	r3, [sp, #16]
 8003f92:	4b34      	ldr	r3, [pc, #208]	; (8004064 <_vfprintf_r+0x8dc>)
 8003f94:	9310      	str	r3, [sp, #64]	; 0x40
 8003f96:	9b02      	ldr	r3, [sp, #8]
 8003f98:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8003f9c:	0699      	lsls	r1, r3, #26
 8003f9e:	46b2      	mov	sl, r6
 8003fa0:	f53f aeab 	bmi.w	8003cfa <_vfprintf_r+0x572>
 8003fa4:	9b02      	ldr	r3, [sp, #8]
 8003fa6:	06da      	lsls	r2, r3, #27
 8003fa8:	f140 83d1 	bpl.w	800474e <_vfprintf_r+0xfc6>
 8003fac:	9a08      	ldr	r2, [sp, #32]
 8003fae:	4613      	mov	r3, r2
 8003fb0:	3304      	adds	r3, #4
 8003fb2:	6816      	ldr	r6, [r2, #0]
 8003fb4:	9308      	str	r3, [sp, #32]
 8003fb6:	2700      	movs	r7, #0
 8003fb8:	e6a8      	b.n	8003d0c <_vfprintf_r+0x584>
 8003fba:	9908      	ldr	r1, [sp, #32]
 8003fbc:	9304      	str	r3, [sp, #16]
 8003fbe:	680a      	ldr	r2, [r1, #0]
 8003fc0:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	3104      	adds	r1, #4
 8003fca:	469c      	mov	ip, r3
 8003fcc:	9203      	str	r2, [sp, #12]
 8003fce:	9108      	str	r1, [sp, #32]
 8003fd0:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8003fd4:	ab22      	add	r3, sp, #136	; 0x88
 8003fd6:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
 8003fda:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
 8003fde:	9207      	str	r2, [sp, #28]
 8003fe0:	930a      	str	r3, [sp, #40]	; 0x28
 8003fe2:	e535      	b.n	8003a50 <_vfprintf_r+0x2c8>
 8003fe4:	9304      	str	r3, [sp, #16]
 8003fe6:	9b02      	ldr	r3, [sp, #8]
 8003fe8:	f043 0310 	orr.w	r3, r3, #16
 8003fec:	9302      	str	r3, [sp, #8]
 8003fee:	9b02      	ldr	r3, [sp, #8]
 8003ff0:	46b2      	mov	sl, r6
 8003ff2:	069e      	lsls	r6, r3, #26
 8003ff4:	f53f ace2 	bmi.w	80039bc <_vfprintf_r+0x234>
 8003ff8:	9b02      	ldr	r3, [sp, #8]
 8003ffa:	06d8      	lsls	r0, r3, #27
 8003ffc:	f140 8399 	bpl.w	8004732 <_vfprintf_r+0xfaa>
 8004000:	9a08      	ldr	r2, [sp, #32]
 8004002:	4613      	mov	r3, r2
 8004004:	3204      	adds	r2, #4
 8004006:	681e      	ldr	r6, [r3, #0]
 8004008:	9208      	str	r2, [sp, #32]
 800400a:	2301      	movs	r3, #1
 800400c:	2700      	movs	r7, #0
 800400e:	e4df      	b.n	80039d0 <_vfprintf_r+0x248>
 8004010:	9304      	str	r3, [sp, #16]
 8004012:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8004016:	2d00      	cmp	r5, #0
 8004018:	f43f acaf 	beq.w	800397a <_vfprintf_r+0x1f2>
 800401c:	2300      	movs	r3, #0
 800401e:	2201      	movs	r2, #1
 8004020:	469c      	mov	ip, r3
 8004022:	9203      	str	r2, [sp, #12]
 8004024:	f88d 5088 	strb.w	r5, [sp, #136]	; 0x88
 8004028:	e7d2      	b.n	8003fd0 <_vfprintf_r+0x848>
 800402a:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 800402e:	e55b      	b.n	8003ae8 <_vfprintf_r+0x360>
 8004030:	2b01      	cmp	r3, #1
 8004032:	f47f ace5 	bne.w	8003a00 <_vfprintf_r+0x278>
 8004036:	2f00      	cmp	r7, #0
 8004038:	bf08      	it	eq
 800403a:	2e0a      	cmpeq	r6, #10
 800403c:	f080 81ff 	bcs.w	800443e <_vfprintf_r+0xcb6>
 8004040:	f10d 0bf0 	add.w	fp, sp, #240	; 0xf0
 8004044:	3630      	adds	r6, #48	; 0x30
 8004046:	f80b 6d41 	strb.w	r6, [fp, #-65]!
 800404a:	ab2c      	add	r3, sp, #176	; 0xb0
 800404c:	ebcb 0303 	rsb	r3, fp, r3
 8004050:	9307      	str	r3, [sp, #28]
 8004052:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8004056:	e4ed      	b.n	8003a34 <_vfprintf_r+0x2ac>
 8004058:	0800a5d8 	.word	0x0800a5d8
 800405c:	0800a5d4 	.word	0x0800a5d4
 8004060:	0800a5f8 	.word	0x0800a5f8
 8004064:	0800a5e4 	.word	0x0800a5e4
 8004068:	2d65      	cmp	r5, #101	; 0x65
 800406a:	f340 808a 	ble.w	8004182 <_vfprintf_r+0x9fa>
 800406e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8004072:	2200      	movs	r2, #0
 8004074:	2300      	movs	r3, #0
 8004076:	f005 fd91 	bl	8009b9c <__aeabi_dcmpeq>
 800407a:	2800      	cmp	r0, #0
 800407c:	f000 8131 	beq.w	80042e2 <_vfprintf_r+0xb5a>
 8004080:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004082:	4aae      	ldr	r2, [pc, #696]	; (800433c <_vfprintf_r+0xbb4>)
 8004084:	6022      	str	r2, [r4, #0]
 8004086:	3301      	adds	r3, #1
 8004088:	f10b 0b01 	add.w	fp, fp, #1
 800408c:	2201      	movs	r2, #1
 800408e:	2b07      	cmp	r3, #7
 8004090:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 8004094:	9320      	str	r3, [sp, #128]	; 0x80
 8004096:	6062      	str	r2, [r4, #4]
 8004098:	f300 8372 	bgt.w	8004780 <_vfprintf_r+0xff8>
 800409c:	3408      	adds	r4, #8
 800409e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80040a0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80040a2:	4293      	cmp	r3, r2
 80040a4:	db03      	blt.n	80040ae <_vfprintf_r+0x926>
 80040a6:	9b02      	ldr	r3, [sp, #8]
 80040a8:	07df      	lsls	r7, r3, #31
 80040aa:	f57f ad90 	bpl.w	8003bce <_vfprintf_r+0x446>
 80040ae:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80040b0:	9912      	ldr	r1, [sp, #72]	; 0x48
 80040b2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80040b4:	6022      	str	r2, [r4, #0]
 80040b6:	3301      	adds	r3, #1
 80040b8:	448b      	add	fp, r1
 80040ba:	2b07      	cmp	r3, #7
 80040bc:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 80040c0:	6061      	str	r1, [r4, #4]
 80040c2:	9320      	str	r3, [sp, #128]	; 0x80
 80040c4:	f300 83e1 	bgt.w	800488a <_vfprintf_r+0x1102>
 80040c8:	3408      	adds	r4, #8
 80040ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80040cc:	1e5d      	subs	r5, r3, #1
 80040ce:	2d00      	cmp	r5, #0
 80040d0:	f77f ad7d 	ble.w	8003bce <_vfprintf_r+0x446>
 80040d4:	2d10      	cmp	r5, #16
 80040d6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80040d8:	4f99      	ldr	r7, [pc, #612]	; (8004340 <_vfprintf_r+0xbb8>)
 80040da:	f340 8196 	ble.w	800440a <_vfprintf_r+0xc82>
 80040de:	2610      	movs	r6, #16
 80040e0:	465a      	mov	r2, fp
 80040e2:	e004      	b.n	80040ee <_vfprintf_r+0x966>
 80040e4:	3408      	adds	r4, #8
 80040e6:	3d10      	subs	r5, #16
 80040e8:	2d10      	cmp	r5, #16
 80040ea:	f340 818d 	ble.w	8004408 <_vfprintf_r+0xc80>
 80040ee:	3301      	adds	r3, #1
 80040f0:	3210      	adds	r2, #16
 80040f2:	2b07      	cmp	r3, #7
 80040f4:	9221      	str	r2, [sp, #132]	; 0x84
 80040f6:	9320      	str	r3, [sp, #128]	; 0x80
 80040f8:	6027      	str	r7, [r4, #0]
 80040fa:	6066      	str	r6, [r4, #4]
 80040fc:	ddf2      	ble.n	80040e4 <_vfprintf_r+0x95c>
 80040fe:	4640      	mov	r0, r8
 8004100:	4649      	mov	r1, r9
 8004102:	aa1f      	add	r2, sp, #124	; 0x7c
 8004104:	f003 ffe6 	bl	80080d4 <__sprint_r>
 8004108:	2800      	cmp	r0, #0
 800410a:	f47f ac3d 	bne.w	8003988 <_vfprintf_r+0x200>
 800410e:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004110:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004112:	ac2c      	add	r4, sp, #176	; 0xb0
 8004114:	e7e7      	b.n	80040e6 <_vfprintf_r+0x95e>
 8004116:	9b06      	ldr	r3, [sp, #24]
 8004118:	9a03      	ldr	r2, [sp, #12]
 800411a:	1a9e      	subs	r6, r3, r2
 800411c:	2e00      	cmp	r6, #0
 800411e:	f77f ad0a 	ble.w	8003b36 <_vfprintf_r+0x3ae>
 8004122:	2e10      	cmp	r6, #16
 8004124:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004126:	4f86      	ldr	r7, [pc, #536]	; (8004340 <_vfprintf_r+0xbb8>)
 8004128:	dd1f      	ble.n	800416a <_vfprintf_r+0x9e2>
 800412a:	f04f 0a10 	mov.w	sl, #16
 800412e:	465b      	mov	r3, fp
 8004130:	e004      	b.n	800413c <_vfprintf_r+0x9b4>
 8004132:	3e10      	subs	r6, #16
 8004134:	2e10      	cmp	r6, #16
 8004136:	f104 0408 	add.w	r4, r4, #8
 800413a:	dd15      	ble.n	8004168 <_vfprintf_r+0x9e0>
 800413c:	3201      	adds	r2, #1
 800413e:	3310      	adds	r3, #16
 8004140:	2a07      	cmp	r2, #7
 8004142:	9321      	str	r3, [sp, #132]	; 0x84
 8004144:	9220      	str	r2, [sp, #128]	; 0x80
 8004146:	e884 0480 	stmia.w	r4, {r7, sl}
 800414a:	ddf2      	ble.n	8004132 <_vfprintf_r+0x9aa>
 800414c:	4640      	mov	r0, r8
 800414e:	4649      	mov	r1, r9
 8004150:	aa1f      	add	r2, sp, #124	; 0x7c
 8004152:	f003 ffbf 	bl	80080d4 <__sprint_r>
 8004156:	2800      	cmp	r0, #0
 8004158:	f47f ac16 	bne.w	8003988 <_vfprintf_r+0x200>
 800415c:	3e10      	subs	r6, #16
 800415e:	2e10      	cmp	r6, #16
 8004160:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004162:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004164:	ac2c      	add	r4, sp, #176	; 0xb0
 8004166:	dce9      	bgt.n	800413c <_vfprintf_r+0x9b4>
 8004168:	469b      	mov	fp, r3
 800416a:	3201      	adds	r2, #1
 800416c:	44b3      	add	fp, r6
 800416e:	2a07      	cmp	r2, #7
 8004170:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 8004174:	9220      	str	r2, [sp, #128]	; 0x80
 8004176:	6027      	str	r7, [r4, #0]
 8004178:	6066      	str	r6, [r4, #4]
 800417a:	f300 821a 	bgt.w	80045b2 <_vfprintf_r+0xe2a>
 800417e:	3408      	adds	r4, #8
 8004180:	e4d9      	b.n	8003b36 <_vfprintf_r+0x3ae>
 8004182:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004184:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8004186:	2b01      	cmp	r3, #1
 8004188:	f340 81d5 	ble.w	8004536 <_vfprintf_r+0xdae>
 800418c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800418e:	6023      	str	r3, [r4, #0]
 8004190:	3501      	adds	r5, #1
 8004192:	f10b 0601 	add.w	r6, fp, #1
 8004196:	2301      	movs	r3, #1
 8004198:	2d07      	cmp	r5, #7
 800419a:	9621      	str	r6, [sp, #132]	; 0x84
 800419c:	9520      	str	r5, [sp, #128]	; 0x80
 800419e:	6063      	str	r3, [r4, #4]
 80041a0:	f300 81e5 	bgt.w	800456e <_vfprintf_r+0xde6>
 80041a4:	3408      	adds	r4, #8
 80041a6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80041a8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80041aa:	6023      	str	r3, [r4, #0]
 80041ac:	3501      	adds	r5, #1
 80041ae:	4416      	add	r6, r2
 80041b0:	2d07      	cmp	r5, #7
 80041b2:	9621      	str	r6, [sp, #132]	; 0x84
 80041b4:	9520      	str	r5, [sp, #128]	; 0x80
 80041b6:	6062      	str	r2, [r4, #4]
 80041b8:	f300 81ef 	bgt.w	800459a <_vfprintf_r+0xe12>
 80041bc:	3408      	adds	r4, #8
 80041be:	2300      	movs	r3, #0
 80041c0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80041c4:	2200      	movs	r2, #0
 80041c6:	f005 fce9 	bl	8009b9c <__aeabi_dcmpeq>
 80041ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80041cc:	2800      	cmp	r0, #0
 80041ce:	f040 80e1 	bne.w	8004394 <_vfprintf_r+0xc0c>
 80041d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80041d4:	3b01      	subs	r3, #1
 80041d6:	3501      	adds	r5, #1
 80041d8:	3201      	adds	r2, #1
 80041da:	441e      	add	r6, r3
 80041dc:	2d07      	cmp	r5, #7
 80041de:	9520      	str	r5, [sp, #128]	; 0x80
 80041e0:	9621      	str	r6, [sp, #132]	; 0x84
 80041e2:	6022      	str	r2, [r4, #0]
 80041e4:	6063      	str	r3, [r4, #4]
 80041e6:	f300 81b6 	bgt.w	8004556 <_vfprintf_r+0xdce>
 80041ea:	3408      	adds	r4, #8
 80041ec:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80041ee:	6062      	str	r2, [r4, #4]
 80041f0:	3501      	adds	r5, #1
 80041f2:	eb06 0b02 	add.w	fp, r6, r2
 80041f6:	ab1b      	add	r3, sp, #108	; 0x6c
 80041f8:	2d07      	cmp	r5, #7
 80041fa:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 80041fe:	9520      	str	r5, [sp, #128]	; 0x80
 8004200:	6023      	str	r3, [r4, #0]
 8004202:	f77f ace3 	ble.w	8003bcc <_vfprintf_r+0x444>
 8004206:	4640      	mov	r0, r8
 8004208:	4649      	mov	r1, r9
 800420a:	aa1f      	add	r2, sp, #124	; 0x7c
 800420c:	f003 ff62 	bl	80080d4 <__sprint_r>
 8004210:	2800      	cmp	r0, #0
 8004212:	f47f abb9 	bne.w	8003988 <_vfprintf_r+0x200>
 8004216:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 800421a:	ac2c      	add	r4, sp, #176	; 0xb0
 800421c:	e4d7      	b.n	8003bce <_vfprintf_r+0x446>
 800421e:	4640      	mov	r0, r8
 8004220:	4649      	mov	r1, r9
 8004222:	aa1f      	add	r2, sp, #124	; 0x7c
 8004224:	f003 ff56 	bl	80080d4 <__sprint_r>
 8004228:	2800      	cmp	r0, #0
 800422a:	f43f ad1a 	beq.w	8003c62 <_vfprintf_r+0x4da>
 800422e:	f7ff bbab 	b.w	8003988 <_vfprintf_r+0x200>
 8004232:	2b00      	cmp	r3, #0
 8004234:	d133      	bne.n	800429e <_vfprintf_r+0xb16>
 8004236:	9b02      	ldr	r3, [sp, #8]
 8004238:	07da      	lsls	r2, r3, #31
 800423a:	d530      	bpl.n	800429e <_vfprintf_r+0xb16>
 800423c:	f10d 0bf0 	add.w	fp, sp, #240	; 0xf0
 8004240:	2330      	movs	r3, #48	; 0x30
 8004242:	f80b 3d41 	strb.w	r3, [fp, #-65]!
 8004246:	ab2c      	add	r3, sp, #176	; 0xb0
 8004248:	ebcb 0303 	rsb	r3, fp, r3
 800424c:	9307      	str	r3, [sp, #28]
 800424e:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8004252:	f7ff bbef 	b.w	8003a34 <_vfprintf_r+0x2ac>
 8004256:	4640      	mov	r0, r8
 8004258:	4649      	mov	r1, r9
 800425a:	aa1f      	add	r2, sp, #124	; 0x7c
 800425c:	f003 ff3a 	bl	80080d4 <__sprint_r>
 8004260:	2800      	cmp	r0, #0
 8004262:	f47f ab91 	bne.w	8003988 <_vfprintf_r+0x200>
 8004266:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 800426a:	ac2c      	add	r4, sp, #176	; 0xb0
 800426c:	e49d      	b.n	8003baa <_vfprintf_r+0x422>
 800426e:	4640      	mov	r0, r8
 8004270:	4649      	mov	r1, r9
 8004272:	aa1f      	add	r2, sp, #124	; 0x7c
 8004274:	f003 ff2e 	bl	80080d4 <__sprint_r>
 8004278:	2800      	cmp	r0, #0
 800427a:	f47f ab85 	bne.w	8003988 <_vfprintf_r+0x200>
 800427e:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 8004282:	ac2c      	add	r4, sp, #176	; 0xb0
 8004284:	e443      	b.n	8003b0e <_vfprintf_r+0x386>
 8004286:	4640      	mov	r0, r8
 8004288:	4649      	mov	r1, r9
 800428a:	aa1f      	add	r2, sp, #124	; 0x7c
 800428c:	f003 ff22 	bl	80080d4 <__sprint_r>
 8004290:	2800      	cmp	r0, #0
 8004292:	f47f ab79 	bne.w	8003988 <_vfprintf_r+0x200>
 8004296:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 800429a:	ac2c      	add	r4, sp, #176	; 0xb0
 800429c:	e448      	b.n	8003b30 <_vfprintf_r+0x3a8>
 800429e:	ab2c      	add	r3, sp, #176	; 0xb0
 80042a0:	f8cd a01c 	str.w	sl, [sp, #28]
 80042a4:	930a      	str	r3, [sp, #40]	; 0x28
 80042a6:	f7ff bbc5 	b.w	8003a34 <_vfprintf_r+0x2ac>
 80042aa:	9810      	ldr	r0, [sp, #64]	; 0x40
 80042ac:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
 80042b0:	0933      	lsrs	r3, r6, #4
 80042b2:	f006 010f 	and.w	r1, r6, #15
 80042b6:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 80042ba:	093a      	lsrs	r2, r7, #4
 80042bc:	461e      	mov	r6, r3
 80042be:	4617      	mov	r7, r2
 80042c0:	5c43      	ldrb	r3, [r0, r1]
 80042c2:	f80b 3d01 	strb.w	r3, [fp, #-1]!
 80042c6:	ea56 0307 	orrs.w	r3, r6, r7
 80042ca:	d1f1      	bne.n	80042b0 <_vfprintf_r+0xb28>
 80042cc:	465a      	mov	r2, fp
 80042ce:	ab2c      	add	r3, sp, #176	; 0xb0
 80042d0:	1a9b      	subs	r3, r3, r2
 80042d2:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 80042d6:	9307      	str	r3, [sp, #28]
 80042d8:	f7ff bbac 	b.w	8003a34 <_vfprintf_r+0x2ac>
 80042dc:	2302      	movs	r3, #2
 80042de:	f7ff bb77 	b.w	80039d0 <_vfprintf_r+0x248>
 80042e2:	9d19      	ldr	r5, [sp, #100]	; 0x64
 80042e4:	2d00      	cmp	r5, #0
 80042e6:	f340 8257 	ble.w	8004798 <_vfprintf_r+0x1010>
 80042ea:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80042ec:	990c      	ldr	r1, [sp, #48]	; 0x30
 80042ee:	428a      	cmp	r2, r1
 80042f0:	4613      	mov	r3, r2
 80042f2:	bfa8      	it	ge
 80042f4:	460b      	movge	r3, r1
 80042f6:	461d      	mov	r5, r3
 80042f8:	990a      	ldr	r1, [sp, #40]	; 0x28
 80042fa:	2d00      	cmp	r5, #0
 80042fc:	eb01 0a02 	add.w	sl, r1, r2
 8004300:	dd0b      	ble.n	800431a <_vfprintf_r+0xb92>
 8004302:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004304:	6021      	str	r1, [r4, #0]
 8004306:	3301      	adds	r3, #1
 8004308:	44ab      	add	fp, r5
 800430a:	2b07      	cmp	r3, #7
 800430c:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 8004310:	6065      	str	r5, [r4, #4]
 8004312:	9320      	str	r3, [sp, #128]	; 0x80
 8004314:	f300 8309 	bgt.w	800492a <_vfprintf_r+0x11a2>
 8004318:	3408      	adds	r4, #8
 800431a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800431c:	2d00      	cmp	r5, #0
 800431e:	bfa8      	it	ge
 8004320:	1b5b      	subge	r3, r3, r5
 8004322:	2b00      	cmp	r3, #0
 8004324:	461d      	mov	r5, r3
 8004326:	f340 80b0 	ble.w	800448a <_vfprintf_r+0xd02>
 800432a:	2d10      	cmp	r5, #16
 800432c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800432e:	4f04      	ldr	r7, [pc, #16]	; (8004340 <_vfprintf_r+0xbb8>)
 8004330:	f340 821a 	ble.w	8004768 <_vfprintf_r+0xfe0>
 8004334:	2610      	movs	r6, #16
 8004336:	465a      	mov	r2, fp
 8004338:	e009      	b.n	800434e <_vfprintf_r+0xbc6>
 800433a:	bf00      	nop
 800433c:	0800a614 	.word	0x0800a614
 8004340:	0800a5c4 	.word	0x0800a5c4
 8004344:	3408      	adds	r4, #8
 8004346:	3d10      	subs	r5, #16
 8004348:	2d10      	cmp	r5, #16
 800434a:	f340 820c 	ble.w	8004766 <_vfprintf_r+0xfde>
 800434e:	3301      	adds	r3, #1
 8004350:	3210      	adds	r2, #16
 8004352:	2b07      	cmp	r3, #7
 8004354:	9221      	str	r2, [sp, #132]	; 0x84
 8004356:	9320      	str	r3, [sp, #128]	; 0x80
 8004358:	6027      	str	r7, [r4, #0]
 800435a:	6066      	str	r6, [r4, #4]
 800435c:	ddf2      	ble.n	8004344 <_vfprintf_r+0xbbc>
 800435e:	4640      	mov	r0, r8
 8004360:	4649      	mov	r1, r9
 8004362:	aa1f      	add	r2, sp, #124	; 0x7c
 8004364:	f003 feb6 	bl	80080d4 <__sprint_r>
 8004368:	2800      	cmp	r0, #0
 800436a:	f47f ab0d 	bne.w	8003988 <_vfprintf_r+0x200>
 800436e:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004370:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004372:	ac2c      	add	r4, sp, #176	; 0xb0
 8004374:	e7e7      	b.n	8004346 <_vfprintf_r+0xbbe>
 8004376:	4640      	mov	r0, r8
 8004378:	4649      	mov	r1, r9
 800437a:	aa1f      	add	r2, sp, #124	; 0x7c
 800437c:	f003 feaa 	bl	80080d4 <__sprint_r>
 8004380:	2800      	cmp	r0, #0
 8004382:	f47f ab01 	bne.w	8003988 <_vfprintf_r+0x200>
 8004386:	f89d c05f 	ldrb.w	ip, [sp, #95]	; 0x5f
 800438a:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 800438e:	ac2c      	add	r4, sp, #176	; 0xb0
 8004390:	f7ff bbaa 	b.w	8003ae8 <_vfprintf_r+0x360>
 8004394:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 8004398:	f1ba 0f00 	cmp.w	sl, #0
 800439c:	f77f af26 	ble.w	80041ec <_vfprintf_r+0xa64>
 80043a0:	f1ba 0f10 	cmp.w	sl, #16
 80043a4:	4f8f      	ldr	r7, [pc, #572]	; (80045e4 <_vfprintf_r+0xe5c>)
 80043a6:	bfc8      	it	gt
 80043a8:	f04f 0b10 	movgt.w	fp, #16
 80043ac:	dc07      	bgt.n	80043be <_vfprintf_r+0xc36>
 80043ae:	e0ea      	b.n	8004586 <_vfprintf_r+0xdfe>
 80043b0:	3408      	adds	r4, #8
 80043b2:	f1aa 0a10 	sub.w	sl, sl, #16
 80043b6:	f1ba 0f10 	cmp.w	sl, #16
 80043ba:	f340 80e4 	ble.w	8004586 <_vfprintf_r+0xdfe>
 80043be:	3501      	adds	r5, #1
 80043c0:	3610      	adds	r6, #16
 80043c2:	2d07      	cmp	r5, #7
 80043c4:	9621      	str	r6, [sp, #132]	; 0x84
 80043c6:	9520      	str	r5, [sp, #128]	; 0x80
 80043c8:	e884 0880 	stmia.w	r4, {r7, fp}
 80043cc:	ddf0      	ble.n	80043b0 <_vfprintf_r+0xc28>
 80043ce:	4640      	mov	r0, r8
 80043d0:	4649      	mov	r1, r9
 80043d2:	aa1f      	add	r2, sp, #124	; 0x7c
 80043d4:	f003 fe7e 	bl	80080d4 <__sprint_r>
 80043d8:	2800      	cmp	r0, #0
 80043da:	f47f aad5 	bne.w	8003988 <_vfprintf_r+0x200>
 80043de:	9e21      	ldr	r6, [sp, #132]	; 0x84
 80043e0:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80043e2:	ac2c      	add	r4, sp, #176	; 0xb0
 80043e4:	e7e5      	b.n	80043b2 <_vfprintf_r+0xc2a>
 80043e6:	9908      	ldr	r1, [sp, #32]
 80043e8:	460a      	mov	r2, r1
 80043ea:	3204      	adds	r2, #4
 80043ec:	680e      	ldr	r6, [r1, #0]
 80043ee:	9208      	str	r2, [sp, #32]
 80043f0:	2700      	movs	r7, #0
 80043f2:	f7ff baed 	b.w	80039d0 <_vfprintf_r+0x248>
 80043f6:	9a08      	ldr	r2, [sp, #32]
 80043f8:	6816      	ldr	r6, [r2, #0]
 80043fa:	4613      	mov	r3, r2
 80043fc:	3304      	adds	r3, #4
 80043fe:	17f7      	asrs	r7, r6, #31
 8004400:	9308      	str	r3, [sp, #32]
 8004402:	4632      	mov	r2, r6
 8004404:	463b      	mov	r3, r7
 8004406:	e4c0      	b.n	8003d8a <_vfprintf_r+0x602>
 8004408:	4693      	mov	fp, r2
 800440a:	3301      	adds	r3, #1
 800440c:	44ab      	add	fp, r5
 800440e:	2b07      	cmp	r3, #7
 8004410:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 8004414:	9320      	str	r3, [sp, #128]	; 0x80
 8004416:	6027      	str	r7, [r4, #0]
 8004418:	6065      	str	r5, [r4, #4]
 800441a:	f77f abd7 	ble.w	8003bcc <_vfprintf_r+0x444>
 800441e:	e6f2      	b.n	8004206 <_vfprintf_r+0xa7e>
 8004420:	2b30      	cmp	r3, #48	; 0x30
 8004422:	f000 823e 	beq.w	80048a2 <_vfprintf_r+0x111a>
 8004426:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004428:	3b01      	subs	r3, #1
 800442a:	461a      	mov	r2, r3
 800442c:	a82c      	add	r0, sp, #176	; 0xb0
 800442e:	930a      	str	r3, [sp, #40]	; 0x28
 8004430:	1a82      	subs	r2, r0, r2
 8004432:	2330      	movs	r3, #48	; 0x30
 8004434:	9207      	str	r2, [sp, #28]
 8004436:	f801 3c01 	strb.w	r3, [r1, #-1]
 800443a:	f7ff bafb 	b.w	8003a34 <_vfprintf_r+0x2ac>
 800443e:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
 8004442:	f8cd c00c 	str.w	ip, [sp, #12]
 8004446:	4630      	mov	r0, r6
 8004448:	4639      	mov	r1, r7
 800444a:	220a      	movs	r2, #10
 800444c:	2300      	movs	r3, #0
 800444e:	f005 fbff 	bl	8009c50 <__aeabi_uldivmod>
 8004452:	3230      	adds	r2, #48	; 0x30
 8004454:	4630      	mov	r0, r6
 8004456:	4639      	mov	r1, r7
 8004458:	f80b 2d01 	strb.w	r2, [fp, #-1]!
 800445c:	2300      	movs	r3, #0
 800445e:	220a      	movs	r2, #10
 8004460:	f005 fbf6 	bl	8009c50 <__aeabi_uldivmod>
 8004464:	4606      	mov	r6, r0
 8004466:	460f      	mov	r7, r1
 8004468:	ea56 0307 	orrs.w	r3, r6, r7
 800446c:	d1eb      	bne.n	8004446 <_vfprintf_r+0xcbe>
 800446e:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8004472:	e72b      	b.n	80042cc <_vfprintf_r+0xb44>
 8004474:	4640      	mov	r0, r8
 8004476:	4649      	mov	r1, r9
 8004478:	aa1f      	add	r2, sp, #124	; 0x7c
 800447a:	f003 fe2b 	bl	80080d4 <__sprint_r>
 800447e:	2800      	cmp	r0, #0
 8004480:	f47f aa82 	bne.w	8003988 <_vfprintf_r+0x200>
 8004484:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 8004488:	ac2c      	add	r4, sp, #176	; 0xb0
 800448a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800448c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800448e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004490:	440a      	add	r2, r1
 8004492:	4616      	mov	r6, r2
 8004494:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004496:	4293      	cmp	r3, r2
 8004498:	db3e      	blt.n	8004518 <_vfprintf_r+0xd90>
 800449a:	9a02      	ldr	r2, [sp, #8]
 800449c:	07d5      	lsls	r5, r2, #31
 800449e:	d43b      	bmi.n	8004518 <_vfprintf_r+0xd90>
 80044a0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80044a2:	ebc6 050a 	rsb	r5, r6, sl
 80044a6:	1ad3      	subs	r3, r2, r3
 80044a8:	429d      	cmp	r5, r3
 80044aa:	bfa8      	it	ge
 80044ac:	461d      	movge	r5, r3
 80044ae:	2d00      	cmp	r5, #0
 80044b0:	462f      	mov	r7, r5
 80044b2:	dd0b      	ble.n	80044cc <_vfprintf_r+0xd44>
 80044b4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80044b6:	6026      	str	r6, [r4, #0]
 80044b8:	3201      	adds	r2, #1
 80044ba:	44ab      	add	fp, r5
 80044bc:	2a07      	cmp	r2, #7
 80044be:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 80044c2:	6065      	str	r5, [r4, #4]
 80044c4:	9220      	str	r2, [sp, #128]	; 0x80
 80044c6:	f300 8266 	bgt.w	8004996 <_vfprintf_r+0x120e>
 80044ca:	3408      	adds	r4, #8
 80044cc:	2f00      	cmp	r7, #0
 80044ce:	bfac      	ite	ge
 80044d0:	1bdd      	subge	r5, r3, r7
 80044d2:	461d      	movlt	r5, r3
 80044d4:	2d00      	cmp	r5, #0
 80044d6:	f77f ab7a 	ble.w	8003bce <_vfprintf_r+0x446>
 80044da:	2d10      	cmp	r5, #16
 80044dc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80044de:	4f41      	ldr	r7, [pc, #260]	; (80045e4 <_vfprintf_r+0xe5c>)
 80044e0:	dd93      	ble.n	800440a <_vfprintf_r+0xc82>
 80044e2:	2610      	movs	r6, #16
 80044e4:	465a      	mov	r2, fp
 80044e6:	e003      	b.n	80044f0 <_vfprintf_r+0xd68>
 80044e8:	3408      	adds	r4, #8
 80044ea:	3d10      	subs	r5, #16
 80044ec:	2d10      	cmp	r5, #16
 80044ee:	dd8b      	ble.n	8004408 <_vfprintf_r+0xc80>
 80044f0:	3301      	adds	r3, #1
 80044f2:	3210      	adds	r2, #16
 80044f4:	2b07      	cmp	r3, #7
 80044f6:	9221      	str	r2, [sp, #132]	; 0x84
 80044f8:	9320      	str	r3, [sp, #128]	; 0x80
 80044fa:	6027      	str	r7, [r4, #0]
 80044fc:	6066      	str	r6, [r4, #4]
 80044fe:	ddf3      	ble.n	80044e8 <_vfprintf_r+0xd60>
 8004500:	4640      	mov	r0, r8
 8004502:	4649      	mov	r1, r9
 8004504:	aa1f      	add	r2, sp, #124	; 0x7c
 8004506:	f003 fde5 	bl	80080d4 <__sprint_r>
 800450a:	2800      	cmp	r0, #0
 800450c:	f47f aa3c 	bne.w	8003988 <_vfprintf_r+0x200>
 8004510:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004512:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004514:	ac2c      	add	r4, sp, #176	; 0xb0
 8004516:	e7e8      	b.n	80044ea <_vfprintf_r+0xd62>
 8004518:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800451a:	9812      	ldr	r0, [sp, #72]	; 0x48
 800451c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800451e:	6021      	str	r1, [r4, #0]
 8004520:	3201      	adds	r2, #1
 8004522:	4483      	add	fp, r0
 8004524:	2a07      	cmp	r2, #7
 8004526:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 800452a:	6060      	str	r0, [r4, #4]
 800452c:	9220      	str	r2, [sp, #128]	; 0x80
 800452e:	f300 8208 	bgt.w	8004942 <_vfprintf_r+0x11ba>
 8004532:	3408      	adds	r4, #8
 8004534:	e7b4      	b.n	80044a0 <_vfprintf_r+0xd18>
 8004536:	9b02      	ldr	r3, [sp, #8]
 8004538:	07d8      	lsls	r0, r3, #31
 800453a:	f53f ae27 	bmi.w	800418c <_vfprintf_r+0xa04>
 800453e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004540:	6023      	str	r3, [r4, #0]
 8004542:	3501      	adds	r5, #1
 8004544:	f10b 0601 	add.w	r6, fp, #1
 8004548:	2301      	movs	r3, #1
 800454a:	2d07      	cmp	r5, #7
 800454c:	9621      	str	r6, [sp, #132]	; 0x84
 800454e:	9520      	str	r5, [sp, #128]	; 0x80
 8004550:	6063      	str	r3, [r4, #4]
 8004552:	f77f ae4a 	ble.w	80041ea <_vfprintf_r+0xa62>
 8004556:	4640      	mov	r0, r8
 8004558:	4649      	mov	r1, r9
 800455a:	aa1f      	add	r2, sp, #124	; 0x7c
 800455c:	f003 fdba 	bl	80080d4 <__sprint_r>
 8004560:	2800      	cmp	r0, #0
 8004562:	f47f aa11 	bne.w	8003988 <_vfprintf_r+0x200>
 8004566:	9e21      	ldr	r6, [sp, #132]	; 0x84
 8004568:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800456a:	ac2c      	add	r4, sp, #176	; 0xb0
 800456c:	e63e      	b.n	80041ec <_vfprintf_r+0xa64>
 800456e:	4640      	mov	r0, r8
 8004570:	4649      	mov	r1, r9
 8004572:	aa1f      	add	r2, sp, #124	; 0x7c
 8004574:	f003 fdae 	bl	80080d4 <__sprint_r>
 8004578:	2800      	cmp	r0, #0
 800457a:	f47f aa05 	bne.w	8003988 <_vfprintf_r+0x200>
 800457e:	9e21      	ldr	r6, [sp, #132]	; 0x84
 8004580:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8004582:	ac2c      	add	r4, sp, #176	; 0xb0
 8004584:	e60f      	b.n	80041a6 <_vfprintf_r+0xa1e>
 8004586:	3501      	adds	r5, #1
 8004588:	4456      	add	r6, sl
 800458a:	2d07      	cmp	r5, #7
 800458c:	9621      	str	r6, [sp, #132]	; 0x84
 800458e:	9520      	str	r5, [sp, #128]	; 0x80
 8004590:	e884 0480 	stmia.w	r4, {r7, sl}
 8004594:	f77f ae29 	ble.w	80041ea <_vfprintf_r+0xa62>
 8004598:	e7dd      	b.n	8004556 <_vfprintf_r+0xdce>
 800459a:	4640      	mov	r0, r8
 800459c:	4649      	mov	r1, r9
 800459e:	aa1f      	add	r2, sp, #124	; 0x7c
 80045a0:	f003 fd98 	bl	80080d4 <__sprint_r>
 80045a4:	2800      	cmp	r0, #0
 80045a6:	f47f a9ef 	bne.w	8003988 <_vfprintf_r+0x200>
 80045aa:	9e21      	ldr	r6, [sp, #132]	; 0x84
 80045ac:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80045ae:	ac2c      	add	r4, sp, #176	; 0xb0
 80045b0:	e605      	b.n	80041be <_vfprintf_r+0xa36>
 80045b2:	4640      	mov	r0, r8
 80045b4:	4649      	mov	r1, r9
 80045b6:	aa1f      	add	r2, sp, #124	; 0x7c
 80045b8:	f003 fd8c 	bl	80080d4 <__sprint_r>
 80045bc:	2800      	cmp	r0, #0
 80045be:	f47f a9e3 	bne.w	8003988 <_vfprintf_r+0x200>
 80045c2:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 80045c6:	ac2c      	add	r4, sp, #176	; 0xb0
 80045c8:	f7ff bab5 	b.w	8003b36 <_vfprintf_r+0x3ae>
 80045cc:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
 80045d0:	4276      	negs	r6, r6
 80045d2:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 80045d6:	f88d c05f 	strb.w	ip, [sp, #95]	; 0x5f
 80045da:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 80045de:	2301      	movs	r3, #1
 80045e0:	f7ff b9fc 	b.w	80039dc <_vfprintf_r+0x254>
 80045e4:	0800a5c4 	.word	0x0800a5c4
 80045e8:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 80045ec:	f003 fb36 	bl	8007c5c <__fpclassifyd>
 80045f0:	2800      	cmp	r0, #0
 80045f2:	f000 8116 	beq.w	8004822 <_vfprintf_r+0x109a>
 80045f6:	f025 0320 	bic.w	r3, r5, #32
 80045fa:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 80045fe:	9303      	str	r3, [sp, #12]
 8004600:	f000 8260 	beq.w	8004ac4 <_vfprintf_r+0x133c>
 8004604:	2b47      	cmp	r3, #71	; 0x47
 8004606:	d105      	bne.n	8004614 <_vfprintf_r+0xe8c>
 8004608:	f1ba 0f00 	cmp.w	sl, #0
 800460c:	bf14      	ite	ne
 800460e:	46d3      	movne	fp, sl
 8004610:	f04f 0b01 	moveq.w	fp, #1
 8004614:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004616:	9a02      	ldr	r2, [sp, #8]
 8004618:	2b00      	cmp	r3, #0
 800461a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800461e:	9209      	str	r2, [sp, #36]	; 0x24
 8004620:	f2c0 8260 	blt.w	8004ae4 <_vfprintf_r+0x135c>
 8004624:	ed9d 7b0e 	vldr	d7, [sp, #56]	; 0x38
 8004628:	ed8d 7b14 	vstr	d7, [sp, #80]	; 0x50
 800462c:	f04f 0a00 	mov.w	sl, #0
 8004630:	2d66      	cmp	r5, #102	; 0x66
 8004632:	f000 815e 	beq.w	80048f2 <_vfprintf_r+0x116a>
 8004636:	2d46      	cmp	r5, #70	; 0x46
 8004638:	f000 815b 	beq.w	80048f2 <_vfprintf_r+0x116a>
 800463c:	9b03      	ldr	r3, [sp, #12]
 800463e:	2b45      	cmp	r3, #69	; 0x45
 8004640:	bf0c      	ite	eq
 8004642:	f10b 0701 	addeq.w	r7, fp, #1
 8004646:	465f      	movne	r7, fp
 8004648:	aa1a      	add	r2, sp, #104	; 0x68
 800464a:	ab1d      	add	r3, sp, #116	; 0x74
 800464c:	e88d 000c 	stmia.w	sp, {r2, r3}
 8004650:	4640      	mov	r0, r8
 8004652:	ed9d 0b14 	vldr	d0, [sp, #80]	; 0x50
 8004656:	2102      	movs	r1, #2
 8004658:	463a      	mov	r2, r7
 800465a:	ab19      	add	r3, sp, #100	; 0x64
 800465c:	f000 fc60 	bl	8004f20 <_dtoa_r>
 8004660:	2d67      	cmp	r5, #103	; 0x67
 8004662:	900a      	str	r0, [sp, #40]	; 0x28
 8004664:	d002      	beq.n	800466c <_vfprintf_r+0xee4>
 8004666:	2d47      	cmp	r5, #71	; 0x47
 8004668:	f040 8151 	bne.w	800490e <_vfprintf_r+0x1186>
 800466c:	9b02      	ldr	r3, [sp, #8]
 800466e:	07db      	lsls	r3, r3, #31
 8004670:	f140 8241 	bpl.w	8004af6 <_vfprintf_r+0x136e>
 8004674:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004676:	19de      	adds	r6, r3, r7
 8004678:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 800467c:	2200      	movs	r2, #0
 800467e:	2300      	movs	r3, #0
 8004680:	f005 fa8c 	bl	8009b9c <__aeabi_dcmpeq>
 8004684:	2800      	cmp	r0, #0
 8004686:	f040 81ad 	bne.w	80049e4 <_vfprintf_r+0x125c>
 800468a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800468c:	429e      	cmp	r6, r3
 800468e:	d906      	bls.n	800469e <_vfprintf_r+0xf16>
 8004690:	2130      	movs	r1, #48	; 0x30
 8004692:	1c5a      	adds	r2, r3, #1
 8004694:	921d      	str	r2, [sp, #116]	; 0x74
 8004696:	7019      	strb	r1, [r3, #0]
 8004698:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800469a:	429e      	cmp	r6, r3
 800469c:	d8f9      	bhi.n	8004692 <_vfprintf_r+0xf0a>
 800469e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80046a0:	1a9b      	subs	r3, r3, r2
 80046a2:	930d      	str	r3, [sp, #52]	; 0x34
 80046a4:	9b03      	ldr	r3, [sp, #12]
 80046a6:	2b47      	cmp	r3, #71	; 0x47
 80046a8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80046aa:	f000 8183 	beq.w	80049b4 <_vfprintf_r+0x122c>
 80046ae:	2d65      	cmp	r5, #101	; 0x65
 80046b0:	f340 81a6 	ble.w	8004a00 <_vfprintf_r+0x1278>
 80046b4:	2d66      	cmp	r5, #102	; 0x66
 80046b6:	930c      	str	r3, [sp, #48]	; 0x30
 80046b8:	f000 821f 	beq.w	8004afa <_vfprintf_r+0x1372>
 80046bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80046be:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80046c0:	4293      	cmp	r3, r2
 80046c2:	f300 8202 	bgt.w	8004aca <_vfprintf_r+0x1342>
 80046c6:	9b02      	ldr	r3, [sp, #8]
 80046c8:	07d9      	lsls	r1, r3, #31
 80046ca:	f100 8239 	bmi.w	8004b40 <_vfprintf_r+0x13b8>
 80046ce:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80046d2:	9207      	str	r2, [sp, #28]
 80046d4:	f1ba 0f00 	cmp.w	sl, #0
 80046d8:	f040 8179 	bne.w	80049ce <_vfprintf_r+0x1246>
 80046dc:	9303      	str	r3, [sp, #12]
 80046de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80046e0:	9302      	str	r3, [sp, #8]
 80046e2:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 80046e6:	f89d c05f 	ldrb.w	ip, [sp, #95]	; 0x5f
 80046ea:	f7ff b9ab 	b.w	8003a44 <_vfprintf_r+0x2bc>
 80046ee:	f027 0707 	bic.w	r7, r7, #7
 80046f2:	ed97 7b00 	vldr	d7, [r7]
 80046f6:	f107 0308 	add.w	r3, r7, #8
 80046fa:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 80046fe:	9308      	str	r3, [sp, #32]
 8004700:	f7ff bb63 	b.w	8003dca <_vfprintf_r+0x642>
 8004704:	9b02      	ldr	r3, [sp, #8]
 8004706:	06db      	lsls	r3, r3, #27
 8004708:	d40b      	bmi.n	8004722 <_vfprintf_r+0xf9a>
 800470a:	9b02      	ldr	r3, [sp, #8]
 800470c:	065f      	lsls	r7, r3, #25
 800470e:	d508      	bpl.n	8004722 <_vfprintf_r+0xf9a>
 8004710:	9a08      	ldr	r2, [sp, #32]
 8004712:	6813      	ldr	r3, [r2, #0]
 8004714:	3204      	adds	r2, #4
 8004716:	9208      	str	r2, [sp, #32]
 8004718:	f8bd 2014 	ldrh.w	r2, [sp, #20]
 800471c:	801a      	strh	r2, [r3, #0]
 800471e:	f7ff b874 	b.w	800380a <_vfprintf_r+0x82>
 8004722:	9a08      	ldr	r2, [sp, #32]
 8004724:	6813      	ldr	r3, [r2, #0]
 8004726:	3204      	adds	r2, #4
 8004728:	9208      	str	r2, [sp, #32]
 800472a:	9a05      	ldr	r2, [sp, #20]
 800472c:	601a      	str	r2, [r3, #0]
 800472e:	f7ff b86c 	b.w	800380a <_vfprintf_r+0x82>
 8004732:	9b02      	ldr	r3, [sp, #8]
 8004734:	9a08      	ldr	r2, [sp, #32]
 8004736:	f013 0f40 	tst.w	r3, #64	; 0x40
 800473a:	4613      	mov	r3, r2
 800473c:	f43f ac62 	beq.w	8004004 <_vfprintf_r+0x87c>
 8004740:	8816      	ldrh	r6, [r2, #0]
 8004742:	3204      	adds	r2, #4
 8004744:	2700      	movs	r7, #0
 8004746:	2301      	movs	r3, #1
 8004748:	9208      	str	r2, [sp, #32]
 800474a:	f7ff b941 	b.w	80039d0 <_vfprintf_r+0x248>
 800474e:	9b02      	ldr	r3, [sp, #8]
 8004750:	9a08      	ldr	r2, [sp, #32]
 8004752:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004756:	4613      	mov	r3, r2
 8004758:	d076      	beq.n	8004848 <_vfprintf_r+0x10c0>
 800475a:	3304      	adds	r3, #4
 800475c:	8816      	ldrh	r6, [r2, #0]
 800475e:	9308      	str	r3, [sp, #32]
 8004760:	2700      	movs	r7, #0
 8004762:	f7ff bad3 	b.w	8003d0c <_vfprintf_r+0x584>
 8004766:	4693      	mov	fp, r2
 8004768:	3301      	adds	r3, #1
 800476a:	44ab      	add	fp, r5
 800476c:	2b07      	cmp	r3, #7
 800476e:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 8004772:	9320      	str	r3, [sp, #128]	; 0x80
 8004774:	6027      	str	r7, [r4, #0]
 8004776:	6065      	str	r5, [r4, #4]
 8004778:	f73f ae7c 	bgt.w	8004474 <_vfprintf_r+0xcec>
 800477c:	3408      	adds	r4, #8
 800477e:	e684      	b.n	800448a <_vfprintf_r+0xd02>
 8004780:	4640      	mov	r0, r8
 8004782:	4649      	mov	r1, r9
 8004784:	aa1f      	add	r2, sp, #124	; 0x7c
 8004786:	f003 fca5 	bl	80080d4 <__sprint_r>
 800478a:	2800      	cmp	r0, #0
 800478c:	f47f a8fc 	bne.w	8003988 <_vfprintf_r+0x200>
 8004790:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 8004794:	ac2c      	add	r4, sp, #176	; 0xb0
 8004796:	e482      	b.n	800409e <_vfprintf_r+0x916>
 8004798:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800479a:	4ab0      	ldr	r2, [pc, #704]	; (8004a5c <_vfprintf_r+0x12d4>)
 800479c:	6022      	str	r2, [r4, #0]
 800479e:	3301      	adds	r3, #1
 80047a0:	f10b 0b01 	add.w	fp, fp, #1
 80047a4:	2201      	movs	r2, #1
 80047a6:	2b07      	cmp	r3, #7
 80047a8:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 80047ac:	9320      	str	r3, [sp, #128]	; 0x80
 80047ae:	6062      	str	r2, [r4, #4]
 80047b0:	dc50      	bgt.n	8004854 <_vfprintf_r+0x10cc>
 80047b2:	3408      	adds	r4, #8
 80047b4:	b92d      	cbnz	r5, 80047c2 <_vfprintf_r+0x103a>
 80047b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80047b8:	b91b      	cbnz	r3, 80047c2 <_vfprintf_r+0x103a>
 80047ba:	9b02      	ldr	r3, [sp, #8]
 80047bc:	07de      	lsls	r6, r3, #31
 80047be:	f57f aa06 	bpl.w	8003bce <_vfprintf_r+0x446>
 80047c2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80047c4:	9912      	ldr	r1, [sp, #72]	; 0x48
 80047c6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80047c8:	6022      	str	r2, [r4, #0]
 80047ca:	3301      	adds	r3, #1
 80047cc:	eb0b 0201 	add.w	r2, fp, r1
 80047d0:	2b07      	cmp	r3, #7
 80047d2:	9221      	str	r2, [sp, #132]	; 0x84
 80047d4:	6061      	str	r1, [r4, #4]
 80047d6:	9320      	str	r3, [sp, #128]	; 0x80
 80047d8:	f300 8167 	bgt.w	8004aaa <_vfprintf_r+0x1322>
 80047dc:	3408      	adds	r4, #8
 80047de:	426d      	negs	r5, r5
 80047e0:	2d00      	cmp	r5, #0
 80047e2:	dd6f      	ble.n	80048c4 <_vfprintf_r+0x113c>
 80047e4:	2d10      	cmp	r5, #16
 80047e6:	4f9e      	ldr	r7, [pc, #632]	; (8004a60 <_vfprintf_r+0x12d8>)
 80047e8:	bfc8      	it	gt
 80047ea:	2610      	movgt	r6, #16
 80047ec:	dc05      	bgt.n	80047fa <_vfprintf_r+0x1072>
 80047ee:	e0b5      	b.n	800495c <_vfprintf_r+0x11d4>
 80047f0:	3408      	adds	r4, #8
 80047f2:	3d10      	subs	r5, #16
 80047f4:	2d10      	cmp	r5, #16
 80047f6:	f340 80b1 	ble.w	800495c <_vfprintf_r+0x11d4>
 80047fa:	3301      	adds	r3, #1
 80047fc:	3210      	adds	r2, #16
 80047fe:	2b07      	cmp	r3, #7
 8004800:	9221      	str	r2, [sp, #132]	; 0x84
 8004802:	9320      	str	r3, [sp, #128]	; 0x80
 8004804:	6027      	str	r7, [r4, #0]
 8004806:	6066      	str	r6, [r4, #4]
 8004808:	ddf2      	ble.n	80047f0 <_vfprintf_r+0x1068>
 800480a:	4640      	mov	r0, r8
 800480c:	4649      	mov	r1, r9
 800480e:	aa1f      	add	r2, sp, #124	; 0x7c
 8004810:	f003 fc60 	bl	80080d4 <__sprint_r>
 8004814:	2800      	cmp	r0, #0
 8004816:	f47f a8b7 	bne.w	8003988 <_vfprintf_r+0x200>
 800481a:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800481c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800481e:	ac2c      	add	r4, sp, #176	; 0xb0
 8004820:	e7e7      	b.n	80047f2 <_vfprintf_r+0x106a>
 8004822:	9e02      	ldr	r6, [sp, #8]
 8004824:	4a8f      	ldr	r2, [pc, #572]	; (8004a64 <_vfprintf_r+0x12dc>)
 8004826:	4b90      	ldr	r3, [pc, #576]	; (8004a68 <_vfprintf_r+0x12e0>)
 8004828:	f89d c05f 	ldrb.w	ip, [sp, #95]	; 0x5f
 800482c:	900b      	str	r0, [sp, #44]	; 0x2c
 800482e:	2103      	movs	r1, #3
 8004830:	f026 0680 	bic.w	r6, r6, #128	; 0x80
 8004834:	2d47      	cmp	r5, #71	; 0x47
 8004836:	bfd8      	it	le
 8004838:	461a      	movle	r2, r3
 800483a:	9103      	str	r1, [sp, #12]
 800483c:	9602      	str	r6, [sp, #8]
 800483e:	900c      	str	r0, [sp, #48]	; 0x30
 8004840:	920a      	str	r2, [sp, #40]	; 0x28
 8004842:	9107      	str	r1, [sp, #28]
 8004844:	f7ff b8fe 	b.w	8003a44 <_vfprintf_r+0x2bc>
 8004848:	3304      	adds	r3, #4
 800484a:	6816      	ldr	r6, [r2, #0]
 800484c:	9308      	str	r3, [sp, #32]
 800484e:	2700      	movs	r7, #0
 8004850:	f7ff ba5c 	b.w	8003d0c <_vfprintf_r+0x584>
 8004854:	4640      	mov	r0, r8
 8004856:	4649      	mov	r1, r9
 8004858:	aa1f      	add	r2, sp, #124	; 0x7c
 800485a:	f003 fc3b 	bl	80080d4 <__sprint_r>
 800485e:	2800      	cmp	r0, #0
 8004860:	f47f a892 	bne.w	8003988 <_vfprintf_r+0x200>
 8004864:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8004866:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 800486a:	ac2c      	add	r4, sp, #176	; 0xb0
 800486c:	e7a2      	b.n	80047b4 <_vfprintf_r+0x102c>
 800486e:	f041 0120 	orr.w	r1, r1, #32
 8004872:	9102      	str	r1, [sp, #8]
 8004874:	785d      	ldrb	r5, [r3, #1]
 8004876:	1c59      	adds	r1, r3, #1
 8004878:	f7fe bff7 	b.w	800386a <_vfprintf_r+0xe2>
 800487c:	9806      	ldr	r0, [sp, #24]
 800487e:	9108      	str	r1, [sp, #32]
 8004880:	4240      	negs	r0, r0
 8004882:	9006      	str	r0, [sp, #24]
 8004884:	4619      	mov	r1, r3
 8004886:	f7ff b9f1 	b.w	8003c6c <_vfprintf_r+0x4e4>
 800488a:	4640      	mov	r0, r8
 800488c:	4649      	mov	r1, r9
 800488e:	aa1f      	add	r2, sp, #124	; 0x7c
 8004890:	f003 fc20 	bl	80080d4 <__sprint_r>
 8004894:	2800      	cmp	r0, #0
 8004896:	f47f a877 	bne.w	8003988 <_vfprintf_r+0x200>
 800489a:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 800489e:	ac2c      	add	r4, sp, #176	; 0xb0
 80048a0:	e413      	b.n	80040ca <_vfprintf_r+0x942>
 80048a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80048a4:	ab2c      	add	r3, sp, #176	; 0xb0
 80048a6:	1a9b      	subs	r3, r3, r2
 80048a8:	9307      	str	r3, [sp, #28]
 80048aa:	f7ff b8c3 	b.w	8003a34 <_vfprintf_r+0x2ac>
 80048ae:	4640      	mov	r0, r8
 80048b0:	4649      	mov	r1, r9
 80048b2:	aa1f      	add	r2, sp, #124	; 0x7c
 80048b4:	f003 fc0e 	bl	80080d4 <__sprint_r>
 80048b8:	2800      	cmp	r0, #0
 80048ba:	f47f a865 	bne.w	8003988 <_vfprintf_r+0x200>
 80048be:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80048c0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80048c2:	ac2c      	add	r4, sp, #176	; 0xb0
 80048c4:	980d      	ldr	r0, [sp, #52]	; 0x34
 80048c6:	6060      	str	r0, [r4, #4]
 80048c8:	3301      	adds	r3, #1
 80048ca:	eb02 0b00 	add.w	fp, r2, r0
 80048ce:	2b07      	cmp	r3, #7
 80048d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80048d2:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 80048d6:	9320      	str	r3, [sp, #128]	; 0x80
 80048d8:	6022      	str	r2, [r4, #0]
 80048da:	f77f a977 	ble.w	8003bcc <_vfprintf_r+0x444>
 80048de:	e492      	b.n	8004206 <_vfprintf_r+0xa7e>
 80048e0:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80048e4:	f7fe ff20 	bl	8003728 <strlen>
 80048e8:	9708      	str	r7, [sp, #32]
 80048ea:	9007      	str	r0, [sp, #28]
 80048ec:	4603      	mov	r3, r0
 80048ee:	f7ff b9f2 	b.w	8003cd6 <_vfprintf_r+0x54e>
 80048f2:	aa1a      	add	r2, sp, #104	; 0x68
 80048f4:	ab1d      	add	r3, sp, #116	; 0x74
 80048f6:	e88d 000c 	stmia.w	sp, {r2, r3}
 80048fa:	4640      	mov	r0, r8
 80048fc:	ed9d 0b14 	vldr	d0, [sp, #80]	; 0x50
 8004900:	2103      	movs	r1, #3
 8004902:	465a      	mov	r2, fp
 8004904:	ab19      	add	r3, sp, #100	; 0x64
 8004906:	f000 fb0b 	bl	8004f20 <_dtoa_r>
 800490a:	465f      	mov	r7, fp
 800490c:	900a      	str	r0, [sp, #40]	; 0x28
 800490e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004910:	19de      	adds	r6, r3, r7
 8004912:	9b03      	ldr	r3, [sp, #12]
 8004914:	2b46      	cmp	r3, #70	; 0x46
 8004916:	f47f aeaf 	bne.w	8004678 <_vfprintf_r+0xef0>
 800491a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800491c:	781b      	ldrb	r3, [r3, #0]
 800491e:	2b30      	cmp	r3, #48	; 0x30
 8004920:	f000 8100 	beq.w	8004b24 <_vfprintf_r+0x139c>
 8004924:	9f19      	ldr	r7, [sp, #100]	; 0x64
 8004926:	443e      	add	r6, r7
 8004928:	e6a6      	b.n	8004678 <_vfprintf_r+0xef0>
 800492a:	4640      	mov	r0, r8
 800492c:	4649      	mov	r1, r9
 800492e:	aa1f      	add	r2, sp, #124	; 0x7c
 8004930:	f003 fbd0 	bl	80080d4 <__sprint_r>
 8004934:	2800      	cmp	r0, #0
 8004936:	f47f a827 	bne.w	8003988 <_vfprintf_r+0x200>
 800493a:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 800493e:	ac2c      	add	r4, sp, #176	; 0xb0
 8004940:	e4eb      	b.n	800431a <_vfprintf_r+0xb92>
 8004942:	4640      	mov	r0, r8
 8004944:	4649      	mov	r1, r9
 8004946:	aa1f      	add	r2, sp, #124	; 0x7c
 8004948:	f003 fbc4 	bl	80080d4 <__sprint_r>
 800494c:	2800      	cmp	r0, #0
 800494e:	f47f a81b 	bne.w	8003988 <_vfprintf_r+0x200>
 8004952:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004954:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 8004958:	ac2c      	add	r4, sp, #176	; 0xb0
 800495a:	e5a1      	b.n	80044a0 <_vfprintf_r+0xd18>
 800495c:	3301      	adds	r3, #1
 800495e:	442a      	add	r2, r5
 8004960:	2b07      	cmp	r3, #7
 8004962:	9221      	str	r2, [sp, #132]	; 0x84
 8004964:	9320      	str	r3, [sp, #128]	; 0x80
 8004966:	6027      	str	r7, [r4, #0]
 8004968:	6065      	str	r5, [r4, #4]
 800496a:	dca0      	bgt.n	80048ae <_vfprintf_r+0x1126>
 800496c:	3408      	adds	r4, #8
 800496e:	e7a9      	b.n	80048c4 <_vfprintf_r+0x113c>
 8004970:	2e06      	cmp	r6, #6
 8004972:	4633      	mov	r3, r6
 8004974:	bf28      	it	cs
 8004976:	2306      	movcs	r3, #6
 8004978:	9307      	str	r3, [sp, #28]
 800497a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800497e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
 8004982:	9303      	str	r3, [sp, #12]
 8004984:	4b39      	ldr	r3, [pc, #228]	; (8004a6c <_vfprintf_r+0x12e4>)
 8004986:	9708      	str	r7, [sp, #32]
 8004988:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
 800498c:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
 8004990:	930a      	str	r3, [sp, #40]	; 0x28
 8004992:	f7ff b857 	b.w	8003a44 <_vfprintf_r+0x2bc>
 8004996:	4640      	mov	r0, r8
 8004998:	4649      	mov	r1, r9
 800499a:	aa1f      	add	r2, sp, #124	; 0x7c
 800499c:	f003 fb9a 	bl	80080d4 <__sprint_r>
 80049a0:	2800      	cmp	r0, #0
 80049a2:	f47e aff1 	bne.w	8003988 <_vfprintf_r+0x200>
 80049a6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80049a8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80049aa:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 80049ae:	1ad3      	subs	r3, r2, r3
 80049b0:	ac2c      	add	r4, sp, #176	; 0xb0
 80049b2:	e58b      	b.n	80044cc <_vfprintf_r+0xd44>
 80049b4:	1cdf      	adds	r7, r3, #3
 80049b6:	db22      	blt.n	80049fe <_vfprintf_r+0x1276>
 80049b8:	459b      	cmp	fp, r3
 80049ba:	db20      	blt.n	80049fe <_vfprintf_r+0x1276>
 80049bc:	930c      	str	r3, [sp, #48]	; 0x30
 80049be:	2567      	movs	r5, #103	; 0x67
 80049c0:	e67c      	b.n	80046bc <_vfprintf_r+0xf34>
 80049c2:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
 80049c6:	f88d c05f 	strb.w	ip, [sp, #95]	; 0x5f
 80049ca:	f7ff ba10 	b.w	8003dee <_vfprintf_r+0x666>
 80049ce:	9303      	str	r3, [sp, #12]
 80049d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80049d2:	9302      	str	r3, [sp, #8]
 80049d4:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
 80049d8:	2300      	movs	r3, #0
 80049da:	f88d c05f 	strb.w	ip, [sp, #95]	; 0x5f
 80049de:	930b      	str	r3, [sp, #44]	; 0x2c
 80049e0:	f7ff b833 	b.w	8003a4a <_vfprintf_r+0x2c2>
 80049e4:	4633      	mov	r3, r6
 80049e6:	e65a      	b.n	800469e <_vfprintf_r+0xf16>
 80049e8:	ea26 73e6 	bic.w	r3, r6, r6, asr #31
 80049ec:	900b      	str	r0, [sp, #44]	; 0x2c
 80049ee:	9708      	str	r7, [sp, #32]
 80049f0:	900c      	str	r0, [sp, #48]	; 0x30
 80049f2:	f89d c05f 	ldrb.w	ip, [sp, #95]	; 0x5f
 80049f6:	9303      	str	r3, [sp, #12]
 80049f8:	9607      	str	r6, [sp, #28]
 80049fa:	f7ff b823 	b.w	8003a44 <_vfprintf_r+0x2bc>
 80049fe:	3d02      	subs	r5, #2
 8004a00:	3b01      	subs	r3, #1
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	9319      	str	r3, [sp, #100]	; 0x64
 8004a06:	bfba      	itte	lt
 8004a08:	425b      	neglt	r3, r3
 8004a0a:	222d      	movlt	r2, #45	; 0x2d
 8004a0c:	222b      	movge	r2, #43	; 0x2b
 8004a0e:	2b09      	cmp	r3, #9
 8004a10:	f88d 506c 	strb.w	r5, [sp, #108]	; 0x6c
 8004a14:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 8004a18:	f340 8098 	ble.w	8004b4c <_vfprintf_r+0x13c4>
 8004a1c:	f10d 067b 	add.w	r6, sp, #123	; 0x7b
 8004a20:	4630      	mov	r0, r6
 8004a22:	4a13      	ldr	r2, [pc, #76]	; (8004a70 <_vfprintf_r+0x12e8>)
 8004a24:	fb82 2103 	smull	r2, r1, r2, r3
 8004a28:	17da      	asrs	r2, r3, #31
 8004a2a:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
 8004a2e:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 8004a32:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
 8004a36:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8004a3a:	2a09      	cmp	r2, #9
 8004a3c:	4613      	mov	r3, r2
 8004a3e:	f800 1d01 	strb.w	r1, [r0, #-1]!
 8004a42:	dcee      	bgt.n	8004a22 <_vfprintf_r+0x129a>
 8004a44:	4602      	mov	r2, r0
 8004a46:	3330      	adds	r3, #48	; 0x30
 8004a48:	b2d9      	uxtb	r1, r3
 8004a4a:	f802 1d01 	strb.w	r1, [r2, #-1]!
 8004a4e:	4296      	cmp	r6, r2
 8004a50:	f240 80a9 	bls.w	8004ba6 <_vfprintf_r+0x141e>
 8004a54:	f10d 026e 	add.w	r2, sp, #110	; 0x6e
 8004a58:	4603      	mov	r3, r0
 8004a5a:	e00d      	b.n	8004a78 <_vfprintf_r+0x12f0>
 8004a5c:	0800a614 	.word	0x0800a614
 8004a60:	0800a5c4 	.word	0x0800a5c4
 8004a64:	0800a5e0 	.word	0x0800a5e0
 8004a68:	0800a5dc 	.word	0x0800a5dc
 8004a6c:	0800a60c 	.word	0x0800a60c
 8004a70:	66666667 	.word	0x66666667
 8004a74:	f813 1b01 	ldrb.w	r1, [r3], #1
 8004a78:	f802 1b01 	strb.w	r1, [r2], #1
 8004a7c:	42b3      	cmp	r3, r6
 8004a7e:	d1f9      	bne.n	8004a74 <_vfprintf_r+0x12ec>
 8004a80:	ab1f      	add	r3, sp, #124	; 0x7c
 8004a82:	1a1b      	subs	r3, r3, r0
 8004a84:	f10d 026e 	add.w	r2, sp, #110	; 0x6e
 8004a88:	4413      	add	r3, r2
 8004a8a:	aa1b      	add	r2, sp, #108	; 0x6c
 8004a8c:	1a9b      	subs	r3, r3, r2
 8004a8e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004a90:	9313      	str	r3, [sp, #76]	; 0x4c
 8004a92:	2a01      	cmp	r2, #1
 8004a94:	4413      	add	r3, r2
 8004a96:	9307      	str	r3, [sp, #28]
 8004a98:	dd69      	ble.n	8004b6e <_vfprintf_r+0x13e6>
 8004a9a:	9b07      	ldr	r3, [sp, #28]
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	3301      	adds	r3, #1
 8004aa0:	9307      	str	r3, [sp, #28]
 8004aa2:	920c      	str	r2, [sp, #48]	; 0x30
 8004aa4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8004aa8:	e614      	b.n	80046d4 <_vfprintf_r+0xf4c>
 8004aaa:	4640      	mov	r0, r8
 8004aac:	4649      	mov	r1, r9
 8004aae:	aa1f      	add	r2, sp, #124	; 0x7c
 8004ab0:	f003 fb10 	bl	80080d4 <__sprint_r>
 8004ab4:	2800      	cmp	r0, #0
 8004ab6:	f47e af67 	bne.w	8003988 <_vfprintf_r+0x200>
 8004aba:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8004abc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004abe:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004ac0:	ac2c      	add	r4, sp, #176	; 0xb0
 8004ac2:	e68c      	b.n	80047de <_vfprintf_r+0x1056>
 8004ac4:	f04f 0b06 	mov.w	fp, #6
 8004ac8:	e5a4      	b.n	8004614 <_vfprintf_r+0xe8c>
 8004aca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	bfd8      	it	le
 8004ad0:	f1c3 0602 	rsble	r6, r3, #2
 8004ad4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004ad6:	bfc8      	it	gt
 8004ad8:	2601      	movgt	r6, #1
 8004ada:	18f3      	adds	r3, r6, r3
 8004adc:	9307      	str	r3, [sp, #28]
 8004ade:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8004ae2:	e5f7      	b.n	80046d4 <_vfprintf_r+0xf4c>
 8004ae4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8004ae8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004aec:	9014      	str	r0, [sp, #80]	; 0x50
 8004aee:	9315      	str	r3, [sp, #84]	; 0x54
 8004af0:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
 8004af4:	e59c      	b.n	8004630 <_vfprintf_r+0xea8>
 8004af6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004af8:	e5d1      	b.n	800469e <_vfprintf_r+0xf16>
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	dd2e      	ble.n	8004b5c <_vfprintf_r+0x13d4>
 8004afe:	f1bb 0f00 	cmp.w	fp, #0
 8004b02:	d107      	bne.n	8004b14 <_vfprintf_r+0x138c>
 8004b04:	9b02      	ldr	r3, [sp, #8]
 8004b06:	07de      	lsls	r6, r3, #31
 8004b08:	d404      	bmi.n	8004b14 <_vfprintf_r+0x138c>
 8004b0a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004b0c:	9207      	str	r2, [sp, #28]
 8004b0e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8004b12:	e5df      	b.n	80046d4 <_vfprintf_r+0xf4c>
 8004b14:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004b16:	f10b 0601 	add.w	r6, fp, #1
 8004b1a:	4433      	add	r3, r6
 8004b1c:	9307      	str	r3, [sp, #28]
 8004b1e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8004b22:	e5d7      	b.n	80046d4 <_vfprintf_r+0xf4c>
 8004b24:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 8004b28:	2200      	movs	r2, #0
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	f005 f836 	bl	8009b9c <__aeabi_dcmpeq>
 8004b30:	2800      	cmp	r0, #0
 8004b32:	f47f aef7 	bne.w	8004924 <_vfprintf_r+0x119c>
 8004b36:	f1c7 0701 	rsb	r7, r7, #1
 8004b3a:	9719      	str	r7, [sp, #100]	; 0x64
 8004b3c:	443e      	add	r6, r7
 8004b3e:	e59b      	b.n	8004678 <_vfprintf_r+0xef0>
 8004b40:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004b42:	3301      	adds	r3, #1
 8004b44:	9307      	str	r3, [sp, #28]
 8004b46:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8004b4a:	e5c3      	b.n	80046d4 <_vfprintf_r+0xf4c>
 8004b4c:	3330      	adds	r3, #48	; 0x30
 8004b4e:	2230      	movs	r2, #48	; 0x30
 8004b50:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 8004b54:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 8004b58:	ab1c      	add	r3, sp, #112	; 0x70
 8004b5a:	e796      	b.n	8004a8a <_vfprintf_r+0x1302>
 8004b5c:	f1bb 0f00 	cmp.w	fp, #0
 8004b60:	d11b      	bne.n	8004b9a <_vfprintf_r+0x1412>
 8004b62:	9b02      	ldr	r3, [sp, #8]
 8004b64:	07d8      	lsls	r0, r3, #31
 8004b66:	d418      	bmi.n	8004b9a <_vfprintf_r+0x1412>
 8004b68:	2301      	movs	r3, #1
 8004b6a:	9307      	str	r3, [sp, #28]
 8004b6c:	e5b2      	b.n	80046d4 <_vfprintf_r+0xf4c>
 8004b6e:	9b02      	ldr	r3, [sp, #8]
 8004b70:	f013 0301 	ands.w	r3, r3, #1
 8004b74:	d191      	bne.n	8004a9a <_vfprintf_r+0x1312>
 8004b76:	930c      	str	r3, [sp, #48]	; 0x30
 8004b78:	9b07      	ldr	r3, [sp, #28]
 8004b7a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8004b7e:	e5a9      	b.n	80046d4 <_vfprintf_r+0xf4c>
 8004b80:	9d08      	ldr	r5, [sp, #32]
 8004b82:	682e      	ldr	r6, [r5, #0]
 8004b84:	4628      	mov	r0, r5
 8004b86:	3004      	adds	r0, #4
 8004b88:	2e00      	cmp	r6, #0
 8004b8a:	785d      	ldrb	r5, [r3, #1]
 8004b8c:	9008      	str	r0, [sp, #32]
 8004b8e:	f6be ae6c 	bge.w	800386a <_vfprintf_r+0xe2>
 8004b92:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8004b96:	f7fe be68 	b.w	800386a <_vfprintf_r+0xe2>
 8004b9a:	f10b 0302 	add.w	r3, fp, #2
 8004b9e:	9307      	str	r3, [sp, #28]
 8004ba0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8004ba4:	e596      	b.n	80046d4 <_vfprintf_r+0xf4c>
 8004ba6:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 8004baa:	e76e      	b.n	8004a8a <_vfprintf_r+0x1302>

08004bac <vfprintf>:
 8004bac:	b430      	push	{r4, r5}
 8004bae:	4c04      	ldr	r4, [pc, #16]	; (8004bc0 <vfprintf+0x14>)
 8004bb0:	460d      	mov	r5, r1
 8004bb2:	4613      	mov	r3, r2
 8004bb4:	4601      	mov	r1, r0
 8004bb6:	462a      	mov	r2, r5
 8004bb8:	6820      	ldr	r0, [r4, #0]
 8004bba:	bc30      	pop	{r4, r5}
 8004bbc:	f7fe bde4 	b.w	8003788 <_vfprintf_r>
 8004bc0:	200004b0 	.word	0x200004b0

08004bc4 <__sbprintf>:
 8004bc4:	e92d 42f0 	stmdb	sp!, {r4, r5, r6, r7, r9, lr}
 8004bc8:	460c      	mov	r4, r1
 8004bca:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
 8004bce:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
 8004bd2:	69e7      	ldr	r7, [r4, #28]
 8004bd4:	6e49      	ldr	r1, [r1, #100]	; 0x64
 8004bd6:	f8b4 900e 	ldrh.w	r9, [r4, #14]
 8004bda:	9119      	str	r1, [sp, #100]	; 0x64
 8004bdc:	ad1a      	add	r5, sp, #104	; 0x68
 8004bde:	f44f 6680 	mov.w	r6, #1024	; 0x400
 8004be2:	f02e 0e02 	bic.w	lr, lr, #2
 8004be6:	f04f 0c00 	mov.w	ip, #0
 8004bea:	9707      	str	r7, [sp, #28]
 8004bec:	4669      	mov	r1, sp
 8004bee:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8004bf0:	9500      	str	r5, [sp, #0]
 8004bf2:	9504      	str	r5, [sp, #16]
 8004bf4:	9602      	str	r6, [sp, #8]
 8004bf6:	9605      	str	r6, [sp, #20]
 8004bf8:	f8ad e00c 	strh.w	lr, [sp, #12]
 8004bfc:	f8ad 900e 	strh.w	r9, [sp, #14]
 8004c00:	9709      	str	r7, [sp, #36]	; 0x24
 8004c02:	f8cd c018 	str.w	ip, [sp, #24]
 8004c06:	4606      	mov	r6, r0
 8004c08:	f7fe fdbe 	bl	8003788 <_vfprintf_r>
 8004c0c:	1e05      	subs	r5, r0, #0
 8004c0e:	db07      	blt.n	8004c20 <__sbprintf+0x5c>
 8004c10:	4630      	mov	r0, r6
 8004c12:	4669      	mov	r1, sp
 8004c14:	f001 f980 	bl	8005f18 <_fflush_r>
 8004c18:	2800      	cmp	r0, #0
 8004c1a:	bf18      	it	ne
 8004c1c:	f04f 35ff 	movne.w	r5, #4294967295	; 0xffffffff
 8004c20:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8004c24:	065b      	lsls	r3, r3, #25
 8004c26:	d503      	bpl.n	8004c30 <__sbprintf+0x6c>
 8004c28:	89a3      	ldrh	r3, [r4, #12]
 8004c2a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004c2e:	81a3      	strh	r3, [r4, #12]
 8004c30:	4628      	mov	r0, r5
 8004c32:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
 8004c36:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}
 8004c3a:	bf00      	nop

08004c3c <__swsetup_r>:
 8004c3c:	b538      	push	{r3, r4, r5, lr}
 8004c3e:	4b2f      	ldr	r3, [pc, #188]	; (8004cfc <__swsetup_r+0xc0>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	4605      	mov	r5, r0
 8004c44:	460c      	mov	r4, r1
 8004c46:	b113      	cbz	r3, 8004c4e <__swsetup_r+0x12>
 8004c48:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004c4a:	2a00      	cmp	r2, #0
 8004c4c:	d036      	beq.n	8004cbc <__swsetup_r+0x80>
 8004c4e:	89a2      	ldrh	r2, [r4, #12]
 8004c50:	b293      	uxth	r3, r2
 8004c52:	0718      	lsls	r0, r3, #28
 8004c54:	d50c      	bpl.n	8004c70 <__swsetup_r+0x34>
 8004c56:	6920      	ldr	r0, [r4, #16]
 8004c58:	b1a8      	cbz	r0, 8004c86 <__swsetup_r+0x4a>
 8004c5a:	f013 0201 	ands.w	r2, r3, #1
 8004c5e:	d01e      	beq.n	8004c9e <__swsetup_r+0x62>
 8004c60:	6963      	ldr	r3, [r4, #20]
 8004c62:	2200      	movs	r2, #0
 8004c64:	425b      	negs	r3, r3
 8004c66:	61a3      	str	r3, [r4, #24]
 8004c68:	60a2      	str	r2, [r4, #8]
 8004c6a:	b1f0      	cbz	r0, 8004caa <__swsetup_r+0x6e>
 8004c6c:	2000      	movs	r0, #0
 8004c6e:	bd38      	pop	{r3, r4, r5, pc}
 8004c70:	06d9      	lsls	r1, r3, #27
 8004c72:	d53b      	bpl.n	8004cec <__swsetup_r+0xb0>
 8004c74:	0758      	lsls	r0, r3, #29
 8004c76:	d425      	bmi.n	8004cc4 <__swsetup_r+0x88>
 8004c78:	6920      	ldr	r0, [r4, #16]
 8004c7a:	f042 0308 	orr.w	r3, r2, #8
 8004c7e:	81a3      	strh	r3, [r4, #12]
 8004c80:	b29b      	uxth	r3, r3
 8004c82:	2800      	cmp	r0, #0
 8004c84:	d1e9      	bne.n	8004c5a <__swsetup_r+0x1e>
 8004c86:	f403 7220 	and.w	r2, r3, #640	; 0x280
 8004c8a:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8004c8e:	d0e4      	beq.n	8004c5a <__swsetup_r+0x1e>
 8004c90:	4628      	mov	r0, r5
 8004c92:	4621      	mov	r1, r4
 8004c94:	f001 fdcc 	bl	8006830 <__smakebuf_r>
 8004c98:	89a3      	ldrh	r3, [r4, #12]
 8004c9a:	6920      	ldr	r0, [r4, #16]
 8004c9c:	e7dd      	b.n	8004c5a <__swsetup_r+0x1e>
 8004c9e:	0799      	lsls	r1, r3, #30
 8004ca0:	bf58      	it	pl
 8004ca2:	6962      	ldrpl	r2, [r4, #20]
 8004ca4:	60a2      	str	r2, [r4, #8]
 8004ca6:	2800      	cmp	r0, #0
 8004ca8:	d1e0      	bne.n	8004c6c <__swsetup_r+0x30>
 8004caa:	89a3      	ldrh	r3, [r4, #12]
 8004cac:	061a      	lsls	r2, r3, #24
 8004cae:	d5de      	bpl.n	8004c6e <__swsetup_r+0x32>
 8004cb0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004cb4:	81a3      	strh	r3, [r4, #12]
 8004cb6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004cba:	bd38      	pop	{r3, r4, r5, pc}
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	f001 fa3b 	bl	8006138 <__sinit>
 8004cc2:	e7c4      	b.n	8004c4e <__swsetup_r+0x12>
 8004cc4:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8004cc6:	b149      	cbz	r1, 8004cdc <__swsetup_r+0xa0>
 8004cc8:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8004ccc:	4299      	cmp	r1, r3
 8004cce:	d003      	beq.n	8004cd8 <__swsetup_r+0x9c>
 8004cd0:	4628      	mov	r0, r5
 8004cd2:	f001 fab7 	bl	8006244 <_free_r>
 8004cd6:	89a2      	ldrh	r2, [r4, #12]
 8004cd8:	2300      	movs	r3, #0
 8004cda:	6323      	str	r3, [r4, #48]	; 0x30
 8004cdc:	f022 0224 	bic.w	r2, r2, #36	; 0x24
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	6920      	ldr	r0, [r4, #16]
 8004ce4:	6063      	str	r3, [r4, #4]
 8004ce6:	b292      	uxth	r2, r2
 8004ce8:	6020      	str	r0, [r4, #0]
 8004cea:	e7c6      	b.n	8004c7a <__swsetup_r+0x3e>
 8004cec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004cf0:	2309      	movs	r3, #9
 8004cf2:	602b      	str	r3, [r5, #0]
 8004cf4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004cf8:	81a2      	strh	r2, [r4, #12]
 8004cfa:	bd38      	pop	{r3, r4, r5, pc}
 8004cfc:	200004b0 	.word	0x200004b0

08004d00 <register_fini>:
 8004d00:	4b02      	ldr	r3, [pc, #8]	; (8004d0c <register_fini+0xc>)
 8004d02:	b113      	cbz	r3, 8004d0a <register_fini+0xa>
 8004d04:	4802      	ldr	r0, [pc, #8]	; (8004d10 <register_fini+0x10>)
 8004d06:	f000 b86f 	b.w	8004de8 <atexit>
 8004d0a:	4770      	bx	lr
 8004d0c:	00000000 	.word	0x00000000
 8004d10:	0800617d 	.word	0x0800617d

08004d14 <__call_exitprocs>:
 8004d14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d18:	4b31      	ldr	r3, [pc, #196]	; (8004de0 <__call_exitprocs+0xcc>)
 8004d1a:	b083      	sub	sp, #12
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	9300      	str	r3, [sp, #0]
 8004d20:	f503 73a4 	add.w	r3, r3, #328	; 0x148
 8004d24:	4681      	mov	r9, r0
 8004d26:	460e      	mov	r6, r1
 8004d28:	9301      	str	r3, [sp, #4]
 8004d2a:	9b00      	ldr	r3, [sp, #0]
 8004d2c:	f8d3 7148 	ldr.w	r7, [r3, #328]	; 0x148
 8004d30:	b327      	cbz	r7, 8004d7c <__call_exitprocs+0x68>
 8004d32:	f8dd a004 	ldr.w	sl, [sp, #4]
 8004d36:	687c      	ldr	r4, [r7, #4]
 8004d38:	1e65      	subs	r5, r4, #1
 8004d3a:	d40e      	bmi.n	8004d5a <__call_exitprocs+0x46>
 8004d3c:	3401      	adds	r4, #1
 8004d3e:	eb07 0484 	add.w	r4, r7, r4, lsl #2
 8004d42:	f04f 0800 	mov.w	r8, #0
 8004d46:	b1e6      	cbz	r6, 8004d82 <__call_exitprocs+0x6e>
 8004d48:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8004d4c:	42b3      	cmp	r3, r6
 8004d4e:	d018      	beq.n	8004d82 <__call_exitprocs+0x6e>
 8004d50:	3d01      	subs	r5, #1
 8004d52:	1c6b      	adds	r3, r5, #1
 8004d54:	f1a4 0404 	sub.w	r4, r4, #4
 8004d58:	d1f5      	bne.n	8004d46 <__call_exitprocs+0x32>
 8004d5a:	4b22      	ldr	r3, [pc, #136]	; (8004de4 <__call_exitprocs+0xd0>)
 8004d5c:	b173      	cbz	r3, 8004d7c <__call_exitprocs+0x68>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d136      	bne.n	8004dd2 <__call_exitprocs+0xbe>
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d034      	beq.n	8004dd4 <__call_exitprocs+0xc0>
 8004d6a:	4638      	mov	r0, r7
 8004d6c:	f8ca 3000 	str.w	r3, [sl]
 8004d70:	f3af 8000 	nop.w
 8004d74:	f8da 7000 	ldr.w	r7, [sl]
 8004d78:	2f00      	cmp	r7, #0
 8004d7a:	d1dc      	bne.n	8004d36 <__call_exitprocs+0x22>
 8004d7c:	b003      	add	sp, #12
 8004d7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6822      	ldr	r2, [r4, #0]
 8004d86:	3b01      	subs	r3, #1
 8004d88:	42ab      	cmp	r3, r5
 8004d8a:	bf0c      	ite	eq
 8004d8c:	607d      	streq	r5, [r7, #4]
 8004d8e:	f8c4 8000 	strne.w	r8, [r4]
 8004d92:	2a00      	cmp	r2, #0
 8004d94:	d0dc      	beq.n	8004d50 <__call_exitprocs+0x3c>
 8004d96:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8004d9a:	f8d7 b004 	ldr.w	fp, [r7, #4]
 8004d9e:	2101      	movs	r1, #1
 8004da0:	40a9      	lsls	r1, r5
 8004da2:	4219      	tst	r1, r3
 8004da4:	d108      	bne.n	8004db8 <__call_exitprocs+0xa4>
 8004da6:	4790      	blx	r2
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	455b      	cmp	r3, fp
 8004dac:	d1bd      	bne.n	8004d2a <__call_exitprocs+0x16>
 8004dae:	f8da 3000 	ldr.w	r3, [sl]
 8004db2:	42bb      	cmp	r3, r7
 8004db4:	d0cc      	beq.n	8004d50 <__call_exitprocs+0x3c>
 8004db6:	e7b8      	b.n	8004d2a <__call_exitprocs+0x16>
 8004db8:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8004dbc:	4219      	tst	r1, r3
 8004dbe:	d104      	bne.n	8004dca <__call_exitprocs+0xb6>
 8004dc0:	4648      	mov	r0, r9
 8004dc2:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8004dc6:	4790      	blx	r2
 8004dc8:	e7ee      	b.n	8004da8 <__call_exitprocs+0x94>
 8004dca:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8004dce:	4790      	blx	r2
 8004dd0:	e7ea      	b.n	8004da8 <__call_exitprocs+0x94>
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	46ba      	mov	sl, r7
 8004dd6:	461f      	mov	r7, r3
 8004dd8:	2f00      	cmp	r7, #0
 8004dda:	d1ac      	bne.n	8004d36 <__call_exitprocs+0x22>
 8004ddc:	e7ce      	b.n	8004d7c <__call_exitprocs+0x68>
 8004dde:	bf00      	nop
 8004de0:	0800a5c0 	.word	0x0800a5c0
 8004de4:	00000000 	.word	0x00000000

08004de8 <atexit>:
 8004de8:	4601      	mov	r1, r0
 8004dea:	2000      	movs	r0, #0
 8004dec:	4602      	mov	r2, r0
 8004dee:	4603      	mov	r3, r0
 8004df0:	f003 bfe0 	b.w	8008db4 <__register_exitproc>

08004df4 <quorem>:
 8004df4:	6902      	ldr	r2, [r0, #16]
 8004df6:	690b      	ldr	r3, [r1, #16]
 8004df8:	4293      	cmp	r3, r2
 8004dfa:	f300 808f 	bgt.w	8004f1c <quorem+0x128>
 8004dfe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e02:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8004e06:	f101 0714 	add.w	r7, r1, #20
 8004e0a:	f100 0b14 	add.w	fp, r0, #20
 8004e0e:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
 8004e12:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
 8004e16:	ea4f 0488 	mov.w	r4, r8, lsl #2
 8004e1a:	b083      	sub	sp, #12
 8004e1c:	3201      	adds	r2, #1
 8004e1e:	fbb3 f9f2 	udiv	r9, r3, r2
 8004e22:	eb0b 0304 	add.w	r3, fp, r4
 8004e26:	9400      	str	r4, [sp, #0]
 8004e28:	eb07 0a04 	add.w	sl, r7, r4
 8004e2c:	9301      	str	r3, [sp, #4]
 8004e2e:	f1b9 0f00 	cmp.w	r9, #0
 8004e32:	d03b      	beq.n	8004eac <quorem+0xb8>
 8004e34:	2600      	movs	r6, #0
 8004e36:	4632      	mov	r2, r6
 8004e38:	46bc      	mov	ip, r7
 8004e3a:	46de      	mov	lr, fp
 8004e3c:	4634      	mov	r4, r6
 8004e3e:	f85c 6b04 	ldr.w	r6, [ip], #4
 8004e42:	f8de 5000 	ldr.w	r5, [lr]
 8004e46:	b2b3      	uxth	r3, r6
 8004e48:	0c36      	lsrs	r6, r6, #16
 8004e4a:	fb03 4409 	mla	r4, r3, r9, r4
 8004e4e:	fb06 f609 	mul.w	r6, r6, r9
 8004e52:	eb06 4614 	add.w	r6, r6, r4, lsr #16
 8004e56:	b2a3      	uxth	r3, r4
 8004e58:	1ad3      	subs	r3, r2, r3
 8004e5a:	b2b4      	uxth	r4, r6
 8004e5c:	fa13 f385 	uxtah	r3, r3, r5
 8004e60:	ebc4 4415 	rsb	r4, r4, r5, lsr #16
 8004e64:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8004e68:	b29b      	uxth	r3, r3
 8004e6a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8004e6e:	45e2      	cmp	sl, ip
 8004e70:	ea4f 4224 	mov.w	r2, r4, asr #16
 8004e74:	f84e 3b04 	str.w	r3, [lr], #4
 8004e78:	ea4f 4416 	mov.w	r4, r6, lsr #16
 8004e7c:	d2df      	bcs.n	8004e3e <quorem+0x4a>
 8004e7e:	9b00      	ldr	r3, [sp, #0]
 8004e80:	f85b 3003 	ldr.w	r3, [fp, r3]
 8004e84:	b993      	cbnz	r3, 8004eac <quorem+0xb8>
 8004e86:	9c01      	ldr	r4, [sp, #4]
 8004e88:	1f23      	subs	r3, r4, #4
 8004e8a:	459b      	cmp	fp, r3
 8004e8c:	d20c      	bcs.n	8004ea8 <quorem+0xb4>
 8004e8e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8004e92:	b94b      	cbnz	r3, 8004ea8 <quorem+0xb4>
 8004e94:	f1a4 0308 	sub.w	r3, r4, #8
 8004e98:	e002      	b.n	8004ea0 <quorem+0xac>
 8004e9a:	681a      	ldr	r2, [r3, #0]
 8004e9c:	3b04      	subs	r3, #4
 8004e9e:	b91a      	cbnz	r2, 8004ea8 <quorem+0xb4>
 8004ea0:	459b      	cmp	fp, r3
 8004ea2:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8004ea6:	d3f8      	bcc.n	8004e9a <quorem+0xa6>
 8004ea8:	f8c0 8010 	str.w	r8, [r0, #16]
 8004eac:	4604      	mov	r4, r0
 8004eae:	f002 fac9 	bl	8007444 <__mcmp>
 8004eb2:	2800      	cmp	r0, #0
 8004eb4:	db2e      	blt.n	8004f14 <quorem+0x120>
 8004eb6:	f109 0901 	add.w	r9, r9, #1
 8004eba:	465d      	mov	r5, fp
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	f857 1b04 	ldr.w	r1, [r7], #4
 8004ec2:	6828      	ldr	r0, [r5, #0]
 8004ec4:	b28a      	uxth	r2, r1
 8004ec6:	1a9a      	subs	r2, r3, r2
 8004ec8:	0c09      	lsrs	r1, r1, #16
 8004eca:	fa12 f280 	uxtah	r2, r2, r0
 8004ece:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
 8004ed2:	eb03 4322 	add.w	r3, r3, r2, asr #16
 8004ed6:	b291      	uxth	r1, r2
 8004ed8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8004edc:	45ba      	cmp	sl, r7
 8004ede:	f845 1b04 	str.w	r1, [r5], #4
 8004ee2:	ea4f 4323 	mov.w	r3, r3, asr #16
 8004ee6:	d2ea      	bcs.n	8004ebe <quorem+0xca>
 8004ee8:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
 8004eec:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
 8004ef0:	b982      	cbnz	r2, 8004f14 <quorem+0x120>
 8004ef2:	1f1a      	subs	r2, r3, #4
 8004ef4:	4593      	cmp	fp, r2
 8004ef6:	d20b      	bcs.n	8004f10 <quorem+0x11c>
 8004ef8:	f853 2c04 	ldr.w	r2, [r3, #-4]
 8004efc:	b942      	cbnz	r2, 8004f10 <quorem+0x11c>
 8004efe:	3b08      	subs	r3, #8
 8004f00:	e002      	b.n	8004f08 <quorem+0x114>
 8004f02:	681a      	ldr	r2, [r3, #0]
 8004f04:	3b04      	subs	r3, #4
 8004f06:	b91a      	cbnz	r2, 8004f10 <quorem+0x11c>
 8004f08:	459b      	cmp	fp, r3
 8004f0a:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8004f0e:	d3f8      	bcc.n	8004f02 <quorem+0x10e>
 8004f10:	f8c4 8010 	str.w	r8, [r4, #16]
 8004f14:	4648      	mov	r0, r9
 8004f16:	b003      	add	sp, #12
 8004f18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f1c:	2000      	movs	r0, #0
 8004f1e:	4770      	bx	lr

08004f20 <_dtoa_r>:
 8004f20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f24:	b099      	sub	sp, #100	; 0x64
 8004f26:	4604      	mov	r4, r0
 8004f28:	9103      	str	r1, [sp, #12]
 8004f2a:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8004f2c:	9d22      	ldr	r5, [sp, #136]	; 0x88
 8004f2e:	9304      	str	r3, [sp, #16]
 8004f30:	4692      	mov	sl, r2
 8004f32:	ed8d 0b00 	vstr	d0, [sp]
 8004f36:	b141      	cbz	r1, 8004f4a <_dtoa_r+0x2a>
 8004f38:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004f3a:	604a      	str	r2, [r1, #4]
 8004f3c:	2301      	movs	r3, #1
 8004f3e:	4093      	lsls	r3, r2
 8004f40:	608b      	str	r3, [r1, #8]
 8004f42:	f002 f84f 	bl	8006fe4 <_Bfree>
 8004f46:	2300      	movs	r3, #0
 8004f48:	6423      	str	r3, [r4, #64]	; 0x40
 8004f4a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	4699      	mov	r9, r3
 8004f52:	db36      	blt.n	8004fc2 <_dtoa_r+0xa2>
 8004f54:	2300      	movs	r3, #0
 8004f56:	602b      	str	r3, [r5, #0]
 8004f58:	4ba5      	ldr	r3, [pc, #660]	; (80051f0 <_dtoa_r+0x2d0>)
 8004f5a:	461a      	mov	r2, r3
 8004f5c:	ea09 0303 	and.w	r3, r9, r3
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d017      	beq.n	8004f94 <_dtoa_r+0x74>
 8004f64:	e9dd 6700 	ldrd	r6, r7, [sp]
 8004f68:	2200      	movs	r2, #0
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	4630      	mov	r0, r6
 8004f6e:	4639      	mov	r1, r7
 8004f70:	f004 fe14 	bl	8009b9c <__aeabi_dcmpeq>
 8004f74:	4680      	mov	r8, r0
 8004f76:	2800      	cmp	r0, #0
 8004f78:	d02b      	beq.n	8004fd2 <_dtoa_r+0xb2>
 8004f7a:	9a04      	ldr	r2, [sp, #16]
 8004f7c:	2301      	movs	r3, #1
 8004f7e:	6013      	str	r3, [r2, #0]
 8004f80:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	f000 80cc 	beq.w	8005120 <_dtoa_r+0x200>
 8004f88:	489a      	ldr	r0, [pc, #616]	; (80051f4 <_dtoa_r+0x2d4>)
 8004f8a:	6018      	str	r0, [r3, #0]
 8004f8c:	3801      	subs	r0, #1
 8004f8e:	b019      	add	sp, #100	; 0x64
 8004f90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f94:	9a04      	ldr	r2, [sp, #16]
 8004f96:	f242 730f 	movw	r3, #9999	; 0x270f
 8004f9a:	6013      	str	r3, [r2, #0]
 8004f9c:	9b00      	ldr	r3, [sp, #0]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	f000 80a7 	beq.w	80050f2 <_dtoa_r+0x1d2>
 8004fa4:	4894      	ldr	r0, [pc, #592]	; (80051f8 <_dtoa_r+0x2d8>)
 8004fa6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d0f0      	beq.n	8004f8e <_dtoa_r+0x6e>
 8004fac:	78c3      	ldrb	r3, [r0, #3]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	f000 80b8 	beq.w	8005124 <_dtoa_r+0x204>
 8004fb4:	f100 0308 	add.w	r3, r0, #8
 8004fb8:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8004fba:	6013      	str	r3, [r2, #0]
 8004fbc:	b019      	add	sp, #100	; 0x64
 8004fbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004fc2:	9a01      	ldr	r2, [sp, #4]
 8004fc4:	2301      	movs	r3, #1
 8004fc6:	f022 4900 	bic.w	r9, r2, #2147483648	; 0x80000000
 8004fca:	602b      	str	r3, [r5, #0]
 8004fcc:	f8cd 9004 	str.w	r9, [sp, #4]
 8004fd0:	e7c2      	b.n	8004f58 <_dtoa_r+0x38>
 8004fd2:	4620      	mov	r0, r4
 8004fd4:	ec47 6b10 	vmov	d0, r6, r7
 8004fd8:	a917      	add	r1, sp, #92	; 0x5c
 8004fda:	aa16      	add	r2, sp, #88	; 0x58
 8004fdc:	f002 fb4a 	bl	8007674 <__d2b>
 8004fe0:	ea5f 5519 	movs.w	r5, r9, lsr #20
 8004fe4:	4683      	mov	fp, r0
 8004fe6:	f040 808d 	bne.w	8005104 <_dtoa_r+0x1e4>
 8004fea:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8004fee:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 8004ff0:	f46f 6382 	mvn.w	r3, #1040	; 0x410
 8004ff4:	4445      	add	r5, r8
 8004ff6:	429d      	cmp	r5, r3
 8004ff8:	f2c0 829e 	blt.w	8005538 <_dtoa_r+0x618>
 8004ffc:	4a7f      	ldr	r2, [pc, #508]	; (80051fc <_dtoa_r+0x2dc>)
 8004ffe:	1b52      	subs	r2, r2, r5
 8005000:	fa09 f902 	lsl.w	r9, r9, r2
 8005004:	9a00      	ldr	r2, [sp, #0]
 8005006:	f205 4312 	addw	r3, r5, #1042	; 0x412
 800500a:	fa22 f003 	lsr.w	r0, r2, r3
 800500e:	ea49 0000 	orr.w	r0, r9, r0
 8005012:	f004 fae5 	bl	80095e0 <__aeabi_ui2d>
 8005016:	2301      	movs	r3, #1
 8005018:	3d01      	subs	r5, #1
 800501a:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800501e:	930f      	str	r3, [sp, #60]	; 0x3c
 8005020:	2200      	movs	r2, #0
 8005022:	4b77      	ldr	r3, [pc, #476]	; (8005200 <_dtoa_r+0x2e0>)
 8005024:	f004 f99e 	bl	8009364 <__aeabi_dsub>
 8005028:	a36b      	add	r3, pc, #428	; (adr r3, 80051d8 <_dtoa_r+0x2b8>)
 800502a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800502e:	f004 fb4d 	bl	80096cc <__aeabi_dmul>
 8005032:	a36b      	add	r3, pc, #428	; (adr r3, 80051e0 <_dtoa_r+0x2c0>)
 8005034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005038:	f004 f996 	bl	8009368 <__adddf3>
 800503c:	4606      	mov	r6, r0
 800503e:	4628      	mov	r0, r5
 8005040:	460f      	mov	r7, r1
 8005042:	f004 fadd 	bl	8009600 <__aeabi_i2d>
 8005046:	a368      	add	r3, pc, #416	; (adr r3, 80051e8 <_dtoa_r+0x2c8>)
 8005048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800504c:	f004 fb3e 	bl	80096cc <__aeabi_dmul>
 8005050:	4602      	mov	r2, r0
 8005052:	460b      	mov	r3, r1
 8005054:	4630      	mov	r0, r6
 8005056:	4639      	mov	r1, r7
 8005058:	f004 f986 	bl	8009368 <__adddf3>
 800505c:	4606      	mov	r6, r0
 800505e:	460f      	mov	r7, r1
 8005060:	f004 fdce 	bl	8009c00 <__aeabi_d2iz>
 8005064:	4639      	mov	r1, r7
 8005066:	9005      	str	r0, [sp, #20]
 8005068:	2200      	movs	r2, #0
 800506a:	4630      	mov	r0, r6
 800506c:	2300      	movs	r3, #0
 800506e:	f004 fd9f 	bl	8009bb0 <__aeabi_dcmplt>
 8005072:	2800      	cmp	r0, #0
 8005074:	f040 81ab 	bne.w	80053ce <_dtoa_r+0x4ae>
 8005078:	9b05      	ldr	r3, [sp, #20]
 800507a:	2b16      	cmp	r3, #22
 800507c:	f200 81a4 	bhi.w	80053c8 <_dtoa_r+0x4a8>
 8005080:	9a05      	ldr	r2, [sp, #20]
 8005082:	4b60      	ldr	r3, [pc, #384]	; (8005204 <_dtoa_r+0x2e4>)
 8005084:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005088:	e9d3 0100 	ldrd	r0, r1, [r3]
 800508c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005090:	f004 fdac 	bl	8009bec <__aeabi_dcmpgt>
 8005094:	2800      	cmp	r0, #0
 8005096:	f000 8255 	beq.w	8005544 <_dtoa_r+0x624>
 800509a:	9b05      	ldr	r3, [sp, #20]
 800509c:	3b01      	subs	r3, #1
 800509e:	9305      	str	r3, [sp, #20]
 80050a0:	2300      	movs	r3, #0
 80050a2:	930d      	str	r3, [sp, #52]	; 0x34
 80050a4:	ebc5 0508 	rsb	r5, r5, r8
 80050a8:	1e6b      	subs	r3, r5, #1
 80050aa:	9306      	str	r3, [sp, #24]
 80050ac:	f100 81a6 	bmi.w	80053fc <_dtoa_r+0x4dc>
 80050b0:	2300      	movs	r3, #0
 80050b2:	9307      	str	r3, [sp, #28]
 80050b4:	9b05      	ldr	r3, [sp, #20]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	f2c0 8197 	blt.w	80053ea <_dtoa_r+0x4ca>
 80050bc:	9a06      	ldr	r2, [sp, #24]
 80050be:	930c      	str	r3, [sp, #48]	; 0x30
 80050c0:	4611      	mov	r1, r2
 80050c2:	4419      	add	r1, r3
 80050c4:	2300      	movs	r3, #0
 80050c6:	9106      	str	r1, [sp, #24]
 80050c8:	930a      	str	r3, [sp, #40]	; 0x28
 80050ca:	9b03      	ldr	r3, [sp, #12]
 80050cc:	2b09      	cmp	r3, #9
 80050ce:	d82b      	bhi.n	8005128 <_dtoa_r+0x208>
 80050d0:	2b05      	cmp	r3, #5
 80050d2:	f340 8673 	ble.w	8005dbc <_dtoa_r+0xe9c>
 80050d6:	3b04      	subs	r3, #4
 80050d8:	9303      	str	r3, [sp, #12]
 80050da:	2700      	movs	r7, #0
 80050dc:	9b03      	ldr	r3, [sp, #12]
 80050de:	3b02      	subs	r3, #2
 80050e0:	2b03      	cmp	r3, #3
 80050e2:	f200 8651 	bhi.w	8005d88 <_dtoa_r+0xe68>
 80050e6:	e8df f013 	tbh	[pc, r3, lsl #1]
 80050ea:	03d1      	.short	0x03d1
 80050ec:	02b603c4 	.word	0x02b603c4
 80050f0:	0666      	.short	0x0666
 80050f2:	4b41      	ldr	r3, [pc, #260]	; (80051f8 <_dtoa_r+0x2d8>)
 80050f4:	4a44      	ldr	r2, [pc, #272]	; (8005208 <_dtoa_r+0x2e8>)
 80050f6:	f3c9 0013 	ubfx	r0, r9, #0, #20
 80050fa:	2800      	cmp	r0, #0
 80050fc:	bf14      	ite	ne
 80050fe:	4618      	movne	r0, r3
 8005100:	4610      	moveq	r0, r2
 8005102:	e750      	b.n	8004fa6 <_dtoa_r+0x86>
 8005104:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005108:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800510c:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
 8005110:	4630      	mov	r0, r6
 8005112:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005116:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800511a:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800511e:	e77f      	b.n	8005020 <_dtoa_r+0x100>
 8005120:	483a      	ldr	r0, [pc, #232]	; (800520c <_dtoa_r+0x2ec>)
 8005122:	e734      	b.n	8004f8e <_dtoa_r+0x6e>
 8005124:	1cc3      	adds	r3, r0, #3
 8005126:	e747      	b.n	8004fb8 <_dtoa_r+0x98>
 8005128:	2100      	movs	r1, #0
 800512a:	6461      	str	r1, [r4, #68]	; 0x44
 800512c:	4620      	mov	r0, r4
 800512e:	468a      	mov	sl, r1
 8005130:	9103      	str	r1, [sp, #12]
 8005132:	f001 ff31 	bl	8006f98 <_Balloc>
 8005136:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800513a:	9308      	str	r3, [sp, #32]
 800513c:	930e      	str	r3, [sp, #56]	; 0x38
 800513e:	2301      	movs	r3, #1
 8005140:	9009      	str	r0, [sp, #36]	; 0x24
 8005142:	6420      	str	r0, [r4, #64]	; 0x40
 8005144:	930b      	str	r3, [sp, #44]	; 0x2c
 8005146:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005148:	2b00      	cmp	r3, #0
 800514a:	f2c0 80d3 	blt.w	80052f4 <_dtoa_r+0x3d4>
 800514e:	9a05      	ldr	r2, [sp, #20]
 8005150:	2a0e      	cmp	r2, #14
 8005152:	f300 80cf 	bgt.w	80052f4 <_dtoa_r+0x3d4>
 8005156:	4b2b      	ldr	r3, [pc, #172]	; (8005204 <_dtoa_r+0x2e4>)
 8005158:	f1ba 0f00 	cmp.w	sl, #0
 800515c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005160:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005164:	f2c0 8395 	blt.w	8005892 <_dtoa_r+0x972>
 8005168:	e9dd 6700 	ldrd	r6, r7, [sp]
 800516c:	4642      	mov	r2, r8
 800516e:	464b      	mov	r3, r9
 8005170:	4630      	mov	r0, r6
 8005172:	4639      	mov	r1, r7
 8005174:	f004 fbd4 	bl	8009920 <__aeabi_ddiv>
 8005178:	f004 fd42 	bl	8009c00 <__aeabi_d2iz>
 800517c:	4682      	mov	sl, r0
 800517e:	f004 fa3f 	bl	8009600 <__aeabi_i2d>
 8005182:	4642      	mov	r2, r8
 8005184:	464b      	mov	r3, r9
 8005186:	f004 faa1 	bl	80096cc <__aeabi_dmul>
 800518a:	460b      	mov	r3, r1
 800518c:	4602      	mov	r2, r0
 800518e:	4639      	mov	r1, r7
 8005190:	4630      	mov	r0, r6
 8005192:	f004 f8e7 	bl	8009364 <__aeabi_dsub>
 8005196:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005198:	f10a 0330 	add.w	r3, sl, #48	; 0x30
 800519c:	702b      	strb	r3, [r5, #0]
 800519e:	9b08      	ldr	r3, [sp, #32]
 80051a0:	2b01      	cmp	r3, #1
 80051a2:	4606      	mov	r6, r0
 80051a4:	460f      	mov	r7, r1
 80051a6:	f105 0501 	add.w	r5, r5, #1
 80051aa:	d063      	beq.n	8005274 <_dtoa_r+0x354>
 80051ac:	2200      	movs	r2, #0
 80051ae:	4b18      	ldr	r3, [pc, #96]	; (8005210 <_dtoa_r+0x2f0>)
 80051b0:	f004 fa8c 	bl	80096cc <__aeabi_dmul>
 80051b4:	2200      	movs	r2, #0
 80051b6:	2300      	movs	r3, #0
 80051b8:	4606      	mov	r6, r0
 80051ba:	460f      	mov	r7, r1
 80051bc:	f004 fcee 	bl	8009b9c <__aeabi_dcmpeq>
 80051c0:	2800      	cmp	r0, #0
 80051c2:	f040 8084 	bne.w	80052ce <_dtoa_r+0x3ae>
 80051c6:	f8cd b000 	str.w	fp, [sp]
 80051ca:	9403      	str	r4, [sp, #12]
 80051cc:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 80051d0:	9c08      	ldr	r4, [sp, #32]
 80051d2:	e02a      	b.n	800522a <_dtoa_r+0x30a>
 80051d4:	f3af 8000 	nop.w
 80051d8:	636f4361 	.word	0x636f4361
 80051dc:	3fd287a7 	.word	0x3fd287a7
 80051e0:	8b60c8b3 	.word	0x8b60c8b3
 80051e4:	3fc68a28 	.word	0x3fc68a28
 80051e8:	509f79fb 	.word	0x509f79fb
 80051ec:	3fd34413 	.word	0x3fd34413
 80051f0:	7ff00000 	.word	0x7ff00000
 80051f4:	0800a615 	.word	0x0800a615
 80051f8:	0800a634 	.word	0x0800a634
 80051fc:	fffffc0e 	.word	0xfffffc0e
 8005200:	3ff80000 	.word	0x3ff80000
 8005204:	0800a648 	.word	0x0800a648
 8005208:	0800a628 	.word	0x0800a628
 800520c:	0800a614 	.word	0x0800a614
 8005210:	40240000 	.word	0x40240000
 8005214:	f004 fa5a 	bl	80096cc <__aeabi_dmul>
 8005218:	2200      	movs	r2, #0
 800521a:	2300      	movs	r3, #0
 800521c:	4606      	mov	r6, r0
 800521e:	460f      	mov	r7, r1
 8005220:	f004 fcbc 	bl	8009b9c <__aeabi_dcmpeq>
 8005224:	2800      	cmp	r0, #0
 8005226:	f040 83e4 	bne.w	80059f2 <_dtoa_r+0xad2>
 800522a:	4642      	mov	r2, r8
 800522c:	464b      	mov	r3, r9
 800522e:	4630      	mov	r0, r6
 8005230:	4639      	mov	r1, r7
 8005232:	f004 fb75 	bl	8009920 <__aeabi_ddiv>
 8005236:	f004 fce3 	bl	8009c00 <__aeabi_d2iz>
 800523a:	4682      	mov	sl, r0
 800523c:	f004 f9e0 	bl	8009600 <__aeabi_i2d>
 8005240:	4642      	mov	r2, r8
 8005242:	464b      	mov	r3, r9
 8005244:	f004 fa42 	bl	80096cc <__aeabi_dmul>
 8005248:	4602      	mov	r2, r0
 800524a:	460b      	mov	r3, r1
 800524c:	4630      	mov	r0, r6
 800524e:	4639      	mov	r1, r7
 8005250:	f004 f888 	bl	8009364 <__aeabi_dsub>
 8005254:	f10a 0e30 	add.w	lr, sl, #48	; 0x30
 8005258:	f805 eb01 	strb.w	lr, [r5], #1
 800525c:	ebcb 0e05 	rsb	lr, fp, r5
 8005260:	4574      	cmp	r4, lr
 8005262:	4606      	mov	r6, r0
 8005264:	460f      	mov	r7, r1
 8005266:	f04f 0200 	mov.w	r2, #0
 800526a:	4bb7      	ldr	r3, [pc, #732]	; (8005548 <_dtoa_r+0x628>)
 800526c:	d1d2      	bne.n	8005214 <_dtoa_r+0x2f4>
 800526e:	f8dd b000 	ldr.w	fp, [sp]
 8005272:	9c03      	ldr	r4, [sp, #12]
 8005274:	4632      	mov	r2, r6
 8005276:	463b      	mov	r3, r7
 8005278:	4630      	mov	r0, r6
 800527a:	4639      	mov	r1, r7
 800527c:	f004 f874 	bl	8009368 <__adddf3>
 8005280:	4606      	mov	r6, r0
 8005282:	460f      	mov	r7, r1
 8005284:	4640      	mov	r0, r8
 8005286:	4649      	mov	r1, r9
 8005288:	4632      	mov	r2, r6
 800528a:	463b      	mov	r3, r7
 800528c:	f004 fc90 	bl	8009bb0 <__aeabi_dcmplt>
 8005290:	b948      	cbnz	r0, 80052a6 <_dtoa_r+0x386>
 8005292:	4640      	mov	r0, r8
 8005294:	4649      	mov	r1, r9
 8005296:	4632      	mov	r2, r6
 8005298:	463b      	mov	r3, r7
 800529a:	f004 fc7f 	bl	8009b9c <__aeabi_dcmpeq>
 800529e:	b1b0      	cbz	r0, 80052ce <_dtoa_r+0x3ae>
 80052a0:	f01a 0f01 	tst.w	sl, #1
 80052a4:	d013      	beq.n	80052ce <_dtoa_r+0x3ae>
 80052a6:	f815 8c01 	ldrb.w	r8, [r5, #-1]
 80052aa:	9909      	ldr	r1, [sp, #36]	; 0x24
 80052ac:	1e6b      	subs	r3, r5, #1
 80052ae:	e004      	b.n	80052ba <_dtoa_r+0x39a>
 80052b0:	428b      	cmp	r3, r1
 80052b2:	f000 8448 	beq.w	8005b46 <_dtoa_r+0xc26>
 80052b6:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
 80052ba:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80052be:	f103 0501 	add.w	r5, r3, #1
 80052c2:	461a      	mov	r2, r3
 80052c4:	d0f4      	beq.n	80052b0 <_dtoa_r+0x390>
 80052c6:	f108 0301 	add.w	r3, r8, #1
 80052ca:	b2db      	uxtb	r3, r3
 80052cc:	7013      	strb	r3, [r2, #0]
 80052ce:	4620      	mov	r0, r4
 80052d0:	4659      	mov	r1, fp
 80052d2:	f001 fe87 	bl	8006fe4 <_Bfree>
 80052d6:	2200      	movs	r2, #0
 80052d8:	9b05      	ldr	r3, [sp, #20]
 80052da:	702a      	strb	r2, [r5, #0]
 80052dc:	9a04      	ldr	r2, [sp, #16]
 80052de:	3301      	adds	r3, #1
 80052e0:	6013      	str	r3, [r2, #0]
 80052e2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	f000 834b 	beq.w	8005980 <_dtoa_r+0xa60>
 80052ea:	9809      	ldr	r0, [sp, #36]	; 0x24
 80052ec:	601d      	str	r5, [r3, #0]
 80052ee:	b019      	add	sp, #100	; 0x64
 80052f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052f4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80052f6:	2a00      	cmp	r2, #0
 80052f8:	f000 8085 	beq.w	8005406 <_dtoa_r+0x4e6>
 80052fc:	9a03      	ldr	r2, [sp, #12]
 80052fe:	2a01      	cmp	r2, #1
 8005300:	f340 830a 	ble.w	8005918 <_dtoa_r+0x9f8>
 8005304:	9b08      	ldr	r3, [sp, #32]
 8005306:	1e5f      	subs	r7, r3, #1
 8005308:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800530a:	42bb      	cmp	r3, r7
 800530c:	f2c0 83a6 	blt.w	8005a5c <_dtoa_r+0xb3c>
 8005310:	1bdf      	subs	r7, r3, r7
 8005312:	9b08      	ldr	r3, [sp, #32]
 8005314:	2b00      	cmp	r3, #0
 8005316:	f2c0 84a4 	blt.w	8005c62 <_dtoa_r+0xd42>
 800531a:	9d07      	ldr	r5, [sp, #28]
 800531c:	9b08      	ldr	r3, [sp, #32]
 800531e:	9a07      	ldr	r2, [sp, #28]
 8005320:	441a      	add	r2, r3
 8005322:	9207      	str	r2, [sp, #28]
 8005324:	9a06      	ldr	r2, [sp, #24]
 8005326:	4620      	mov	r0, r4
 8005328:	441a      	add	r2, r3
 800532a:	2101      	movs	r1, #1
 800532c:	9206      	str	r2, [sp, #24]
 800532e:	f001 ff3f 	bl	80071b0 <__i2b>
 8005332:	4606      	mov	r6, r0
 8005334:	b165      	cbz	r5, 8005350 <_dtoa_r+0x430>
 8005336:	9906      	ldr	r1, [sp, #24]
 8005338:	2900      	cmp	r1, #0
 800533a:	460b      	mov	r3, r1
 800533c:	dd08      	ble.n	8005350 <_dtoa_r+0x430>
 800533e:	42a9      	cmp	r1, r5
 8005340:	9a07      	ldr	r2, [sp, #28]
 8005342:	bfa8      	it	ge
 8005344:	462b      	movge	r3, r5
 8005346:	1ad2      	subs	r2, r2, r3
 8005348:	1aed      	subs	r5, r5, r3
 800534a:	1acb      	subs	r3, r1, r3
 800534c:	9207      	str	r2, [sp, #28]
 800534e:	9306      	str	r3, [sp, #24]
 8005350:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005352:	2b00      	cmp	r3, #0
 8005354:	dd1a      	ble.n	800538c <_dtoa_r+0x46c>
 8005356:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005358:	2b00      	cmp	r3, #0
 800535a:	f000 8378 	beq.w	8005a4e <_dtoa_r+0xb2e>
 800535e:	2f00      	cmp	r7, #0
 8005360:	dd10      	ble.n	8005384 <_dtoa_r+0x464>
 8005362:	4631      	mov	r1, r6
 8005364:	463a      	mov	r2, r7
 8005366:	4620      	mov	r0, r4
 8005368:	f001 ffc6 	bl	80072f8 <__pow5mult>
 800536c:	4606      	mov	r6, r0
 800536e:	465a      	mov	r2, fp
 8005370:	4631      	mov	r1, r6
 8005372:	4620      	mov	r0, r4
 8005374:	f001 ff26 	bl	80071c4 <__multiply>
 8005378:	4659      	mov	r1, fp
 800537a:	4680      	mov	r8, r0
 800537c:	4620      	mov	r0, r4
 800537e:	f001 fe31 	bl	8006fe4 <_Bfree>
 8005382:	46c3      	mov	fp, r8
 8005384:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005386:	1bda      	subs	r2, r3, r7
 8005388:	f040 82a5 	bne.w	80058d6 <_dtoa_r+0x9b6>
 800538c:	4620      	mov	r0, r4
 800538e:	2101      	movs	r1, #1
 8005390:	f001 ff0e 	bl	80071b0 <__i2b>
 8005394:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005396:	2b00      	cmp	r3, #0
 8005398:	4680      	mov	r8, r0
 800539a:	dd38      	ble.n	800540e <_dtoa_r+0x4ee>
 800539c:	4601      	mov	r1, r0
 800539e:	461a      	mov	r2, r3
 80053a0:	4620      	mov	r0, r4
 80053a2:	f001 ffa9 	bl	80072f8 <__pow5mult>
 80053a6:	9b03      	ldr	r3, [sp, #12]
 80053a8:	2b01      	cmp	r3, #1
 80053aa:	4680      	mov	r8, r0
 80053ac:	f340 8299 	ble.w	80058e2 <_dtoa_r+0x9c2>
 80053b0:	f04f 0900 	mov.w	r9, #0
 80053b4:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80053b8:	eb08 0383 	add.w	r3, r8, r3, lsl #2
 80053bc:	6918      	ldr	r0, [r3, #16]
 80053be:	f001 fea9 	bl	8007114 <__hi0bits>
 80053c2:	f1c0 0020 	rsb	r0, r0, #32
 80053c6:	e02c      	b.n	8005422 <_dtoa_r+0x502>
 80053c8:	2301      	movs	r3, #1
 80053ca:	930d      	str	r3, [sp, #52]	; 0x34
 80053cc:	e66a      	b.n	80050a4 <_dtoa_r+0x184>
 80053ce:	9805      	ldr	r0, [sp, #20]
 80053d0:	f004 f916 	bl	8009600 <__aeabi_i2d>
 80053d4:	4632      	mov	r2, r6
 80053d6:	463b      	mov	r3, r7
 80053d8:	f004 fbe0 	bl	8009b9c <__aeabi_dcmpeq>
 80053dc:	2800      	cmp	r0, #0
 80053de:	f47f ae4b 	bne.w	8005078 <_dtoa_r+0x158>
 80053e2:	9b05      	ldr	r3, [sp, #20]
 80053e4:	3b01      	subs	r3, #1
 80053e6:	9305      	str	r3, [sp, #20]
 80053e8:	e646      	b.n	8005078 <_dtoa_r+0x158>
 80053ea:	9a07      	ldr	r2, [sp, #28]
 80053ec:	9b05      	ldr	r3, [sp, #20]
 80053ee:	1ad2      	subs	r2, r2, r3
 80053f0:	425b      	negs	r3, r3
 80053f2:	930a      	str	r3, [sp, #40]	; 0x28
 80053f4:	2300      	movs	r3, #0
 80053f6:	9207      	str	r2, [sp, #28]
 80053f8:	930c      	str	r3, [sp, #48]	; 0x30
 80053fa:	e666      	b.n	80050ca <_dtoa_r+0x1aa>
 80053fc:	425b      	negs	r3, r3
 80053fe:	9307      	str	r3, [sp, #28]
 8005400:	2300      	movs	r3, #0
 8005402:	9306      	str	r3, [sp, #24]
 8005404:	e656      	b.n	80050b4 <_dtoa_r+0x194>
 8005406:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8005408:	9d07      	ldr	r5, [sp, #28]
 800540a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800540c:	e792      	b.n	8005334 <_dtoa_r+0x414>
 800540e:	9b03      	ldr	r3, [sp, #12]
 8005410:	2b01      	cmp	r3, #1
 8005412:	f340 82b8 	ble.w	8005986 <_dtoa_r+0xa66>
 8005416:	f04f 0900 	mov.w	r9, #0
 800541a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800541c:	2b00      	cmp	r3, #0
 800541e:	d1c9      	bne.n	80053b4 <_dtoa_r+0x494>
 8005420:	2001      	movs	r0, #1
 8005422:	9b06      	ldr	r3, [sp, #24]
 8005424:	4418      	add	r0, r3
 8005426:	f010 001f 	ands.w	r0, r0, #31
 800542a:	f000 8083 	beq.w	8005534 <_dtoa_r+0x614>
 800542e:	f1c0 0320 	rsb	r3, r0, #32
 8005432:	2b04      	cmp	r3, #4
 8005434:	f340 84b9 	ble.w	8005daa <_dtoa_r+0xe8a>
 8005438:	f1c0 001c 	rsb	r0, r0, #28
 800543c:	9b07      	ldr	r3, [sp, #28]
 800543e:	4403      	add	r3, r0
 8005440:	9307      	str	r3, [sp, #28]
 8005442:	9b06      	ldr	r3, [sp, #24]
 8005444:	4403      	add	r3, r0
 8005446:	4405      	add	r5, r0
 8005448:	9306      	str	r3, [sp, #24]
 800544a:	9b07      	ldr	r3, [sp, #28]
 800544c:	2b00      	cmp	r3, #0
 800544e:	dd05      	ble.n	800545c <_dtoa_r+0x53c>
 8005450:	4659      	mov	r1, fp
 8005452:	461a      	mov	r2, r3
 8005454:	4620      	mov	r0, r4
 8005456:	f001 ff9f 	bl	8007398 <__lshift>
 800545a:	4683      	mov	fp, r0
 800545c:	9b06      	ldr	r3, [sp, #24]
 800545e:	2b00      	cmp	r3, #0
 8005460:	dd05      	ble.n	800546e <_dtoa_r+0x54e>
 8005462:	4641      	mov	r1, r8
 8005464:	461a      	mov	r2, r3
 8005466:	4620      	mov	r0, r4
 8005468:	f001 ff96 	bl	8007398 <__lshift>
 800546c:	4680      	mov	r8, r0
 800546e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005470:	2b00      	cmp	r3, #0
 8005472:	f040 826a 	bne.w	800594a <_dtoa_r+0xa2a>
 8005476:	9b08      	ldr	r3, [sp, #32]
 8005478:	2b00      	cmp	r3, #0
 800547a:	f340 8297 	ble.w	80059ac <_dtoa_r+0xa8c>
 800547e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005480:	2b00      	cmp	r3, #0
 8005482:	d171      	bne.n	8005568 <_dtoa_r+0x648>
 8005484:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8005488:	9f08      	ldr	r7, [sp, #32]
 800548a:	464d      	mov	r5, r9
 800548c:	e002      	b.n	8005494 <_dtoa_r+0x574>
 800548e:	f001 fdb3 	bl	8006ff8 <__multadd>
 8005492:	4683      	mov	fp, r0
 8005494:	4641      	mov	r1, r8
 8005496:	4658      	mov	r0, fp
 8005498:	f7ff fcac 	bl	8004df4 <quorem>
 800549c:	f100 0c30 	add.w	ip, r0, #48	; 0x30
 80054a0:	f805 cb01 	strb.w	ip, [r5], #1
 80054a4:	ebc9 0305 	rsb	r3, r9, r5
 80054a8:	42bb      	cmp	r3, r7
 80054aa:	4620      	mov	r0, r4
 80054ac:	4659      	mov	r1, fp
 80054ae:	f04f 020a 	mov.w	r2, #10
 80054b2:	f04f 0300 	mov.w	r3, #0
 80054b6:	dbea      	blt.n	800548e <_dtoa_r+0x56e>
 80054b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054ba:	9a08      	ldr	r2, [sp, #32]
 80054bc:	2a01      	cmp	r2, #1
 80054be:	bfac      	ite	ge
 80054c0:	189b      	addge	r3, r3, r2
 80054c2:	3301      	addlt	r3, #1
 80054c4:	461d      	mov	r5, r3
 80054c6:	f04f 0a00 	mov.w	sl, #0
 80054ca:	4659      	mov	r1, fp
 80054cc:	2201      	movs	r2, #1
 80054ce:	4620      	mov	r0, r4
 80054d0:	f8cd c000 	str.w	ip, [sp]
 80054d4:	f001 ff60 	bl	8007398 <__lshift>
 80054d8:	4641      	mov	r1, r8
 80054da:	4683      	mov	fp, r0
 80054dc:	f001 ffb2 	bl	8007444 <__mcmp>
 80054e0:	2800      	cmp	r0, #0
 80054e2:	f8dd c000 	ldr.w	ip, [sp]
 80054e6:	f340 82ef 	ble.w	8005ac8 <_dtoa_r+0xba8>
 80054ea:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80054ee:	9909      	ldr	r1, [sp, #36]	; 0x24
 80054f0:	1e6b      	subs	r3, r5, #1
 80054f2:	e004      	b.n	80054fe <_dtoa_r+0x5de>
 80054f4:	428b      	cmp	r3, r1
 80054f6:	f000 8275 	beq.w	80059e4 <_dtoa_r+0xac4>
 80054fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80054fe:	2a39      	cmp	r2, #57	; 0x39
 8005500:	f103 0501 	add.w	r5, r3, #1
 8005504:	d0f6      	beq.n	80054f4 <_dtoa_r+0x5d4>
 8005506:	3201      	adds	r2, #1
 8005508:	701a      	strb	r2, [r3, #0]
 800550a:	4641      	mov	r1, r8
 800550c:	4620      	mov	r0, r4
 800550e:	f001 fd69 	bl	8006fe4 <_Bfree>
 8005512:	2e00      	cmp	r6, #0
 8005514:	f43f aedb 	beq.w	80052ce <_dtoa_r+0x3ae>
 8005518:	f1ba 0f00 	cmp.w	sl, #0
 800551c:	d005      	beq.n	800552a <_dtoa_r+0x60a>
 800551e:	45b2      	cmp	sl, r6
 8005520:	d003      	beq.n	800552a <_dtoa_r+0x60a>
 8005522:	4651      	mov	r1, sl
 8005524:	4620      	mov	r0, r4
 8005526:	f001 fd5d 	bl	8006fe4 <_Bfree>
 800552a:	4631      	mov	r1, r6
 800552c:	4620      	mov	r0, r4
 800552e:	f001 fd59 	bl	8006fe4 <_Bfree>
 8005532:	e6cc      	b.n	80052ce <_dtoa_r+0x3ae>
 8005534:	201c      	movs	r0, #28
 8005536:	e781      	b.n	800543c <_dtoa_r+0x51c>
 8005538:	4b04      	ldr	r3, [pc, #16]	; (800554c <_dtoa_r+0x62c>)
 800553a:	9a00      	ldr	r2, [sp, #0]
 800553c:	1b5b      	subs	r3, r3, r5
 800553e:	fa02 f003 	lsl.w	r0, r2, r3
 8005542:	e566      	b.n	8005012 <_dtoa_r+0xf2>
 8005544:	900d      	str	r0, [sp, #52]	; 0x34
 8005546:	e5ad      	b.n	80050a4 <_dtoa_r+0x184>
 8005548:	40240000 	.word	0x40240000
 800554c:	fffffbee 	.word	0xfffffbee
 8005550:	4631      	mov	r1, r6
 8005552:	2300      	movs	r3, #0
 8005554:	4620      	mov	r0, r4
 8005556:	220a      	movs	r2, #10
 8005558:	f001 fd4e 	bl	8006ff8 <__multadd>
 800555c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800555e:	2b00      	cmp	r3, #0
 8005560:	4606      	mov	r6, r0
 8005562:	f340 840b 	ble.w	8005d7c <_dtoa_r+0xe5c>
 8005566:	9308      	str	r3, [sp, #32]
 8005568:	2d00      	cmp	r5, #0
 800556a:	dd05      	ble.n	8005578 <_dtoa_r+0x658>
 800556c:	4631      	mov	r1, r6
 800556e:	462a      	mov	r2, r5
 8005570:	4620      	mov	r0, r4
 8005572:	f001 ff11 	bl	8007398 <__lshift>
 8005576:	4606      	mov	r6, r0
 8005578:	f1b9 0f00 	cmp.w	r9, #0
 800557c:	f040 82ed 	bne.w	8005b5a <_dtoa_r+0xc3a>
 8005580:	46b1      	mov	r9, r6
 8005582:	9b08      	ldr	r3, [sp, #32]
 8005584:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005586:	3b01      	subs	r3, #1
 8005588:	18d3      	adds	r3, r2, r3
 800558a:	9308      	str	r3, [sp, #32]
 800558c:	9b00      	ldr	r3, [sp, #0]
 800558e:	f003 0301 	and.w	r3, r3, #1
 8005592:	930a      	str	r3, [sp, #40]	; 0x28
 8005594:	4617      	mov	r7, r2
 8005596:	4641      	mov	r1, r8
 8005598:	4658      	mov	r0, fp
 800559a:	f7ff fc2b 	bl	8004df4 <quorem>
 800559e:	4631      	mov	r1, r6
 80055a0:	4605      	mov	r5, r0
 80055a2:	4658      	mov	r0, fp
 80055a4:	f001 ff4e 	bl	8007444 <__mcmp>
 80055a8:	464a      	mov	r2, r9
 80055aa:	4682      	mov	sl, r0
 80055ac:	4641      	mov	r1, r8
 80055ae:	4620      	mov	r0, r4
 80055b0:	f001 ff6c 	bl	800748c <__mdiff>
 80055b4:	68c2      	ldr	r2, [r0, #12]
 80055b6:	4603      	mov	r3, r0
 80055b8:	f105 0c30 	add.w	ip, r5, #48	; 0x30
 80055bc:	2a00      	cmp	r2, #0
 80055be:	f040 81ba 	bne.w	8005936 <_dtoa_r+0xa16>
 80055c2:	4619      	mov	r1, r3
 80055c4:	4658      	mov	r0, fp
 80055c6:	f8cd c01c 	str.w	ip, [sp, #28]
 80055ca:	9306      	str	r3, [sp, #24]
 80055cc:	f001 ff3a 	bl	8007444 <__mcmp>
 80055d0:	9b06      	ldr	r3, [sp, #24]
 80055d2:	9000      	str	r0, [sp, #0]
 80055d4:	4619      	mov	r1, r3
 80055d6:	4620      	mov	r0, r4
 80055d8:	f001 fd04 	bl	8006fe4 <_Bfree>
 80055dc:	9a00      	ldr	r2, [sp, #0]
 80055de:	f8dd c01c 	ldr.w	ip, [sp, #28]
 80055e2:	b92a      	cbnz	r2, 80055f0 <_dtoa_r+0x6d0>
 80055e4:	9b03      	ldr	r3, [sp, #12]
 80055e6:	b91b      	cbnz	r3, 80055f0 <_dtoa_r+0x6d0>
 80055e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	f000 83aa 	beq.w	8005d44 <_dtoa_r+0xe24>
 80055f0:	f1ba 0f00 	cmp.w	sl, #0
 80055f4:	f2c0 824a 	blt.w	8005a8c <_dtoa_r+0xb6c>
 80055f8:	d105      	bne.n	8005606 <_dtoa_r+0x6e6>
 80055fa:	9b03      	ldr	r3, [sp, #12]
 80055fc:	b91b      	cbnz	r3, 8005606 <_dtoa_r+0x6e6>
 80055fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005600:	2b00      	cmp	r3, #0
 8005602:	f000 8243 	beq.w	8005a8c <_dtoa_r+0xb6c>
 8005606:	2a00      	cmp	r2, #0
 8005608:	f300 82bb 	bgt.w	8005b82 <_dtoa_r+0xc62>
 800560c:	9b08      	ldr	r3, [sp, #32]
 800560e:	f887 c000 	strb.w	ip, [r7]
 8005612:	f107 0a01 	add.w	sl, r7, #1
 8005616:	429f      	cmp	r7, r3
 8005618:	4655      	mov	r5, sl
 800561a:	f000 82be 	beq.w	8005b9a <_dtoa_r+0xc7a>
 800561e:	4659      	mov	r1, fp
 8005620:	220a      	movs	r2, #10
 8005622:	2300      	movs	r3, #0
 8005624:	4620      	mov	r0, r4
 8005626:	f001 fce7 	bl	8006ff8 <__multadd>
 800562a:	454e      	cmp	r6, r9
 800562c:	4683      	mov	fp, r0
 800562e:	4631      	mov	r1, r6
 8005630:	4620      	mov	r0, r4
 8005632:	f04f 020a 	mov.w	r2, #10
 8005636:	f04f 0300 	mov.w	r3, #0
 800563a:	f000 8176 	beq.w	800592a <_dtoa_r+0xa0a>
 800563e:	f001 fcdb 	bl	8006ff8 <__multadd>
 8005642:	4649      	mov	r1, r9
 8005644:	4606      	mov	r6, r0
 8005646:	220a      	movs	r2, #10
 8005648:	4620      	mov	r0, r4
 800564a:	2300      	movs	r3, #0
 800564c:	f001 fcd4 	bl	8006ff8 <__multadd>
 8005650:	4657      	mov	r7, sl
 8005652:	4681      	mov	r9, r0
 8005654:	e79f      	b.n	8005596 <_dtoa_r+0x676>
 8005656:	2301      	movs	r3, #1
 8005658:	930b      	str	r3, [sp, #44]	; 0x2c
 800565a:	f1ba 0f00 	cmp.w	sl, #0
 800565e:	f340 820c 	ble.w	8005a7a <_dtoa_r+0xb5a>
 8005662:	4656      	mov	r6, sl
 8005664:	4655      	mov	r5, sl
 8005666:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800566a:	f8cd a020 	str.w	sl, [sp, #32]
 800566e:	2100      	movs	r1, #0
 8005670:	2e17      	cmp	r6, #23
 8005672:	6461      	str	r1, [r4, #68]	; 0x44
 8005674:	d90a      	bls.n	800568c <_dtoa_r+0x76c>
 8005676:	2201      	movs	r2, #1
 8005678:	2304      	movs	r3, #4
 800567a:	005b      	lsls	r3, r3, #1
 800567c:	f103 0014 	add.w	r0, r3, #20
 8005680:	4286      	cmp	r6, r0
 8005682:	4611      	mov	r1, r2
 8005684:	f102 0201 	add.w	r2, r2, #1
 8005688:	d2f7      	bcs.n	800567a <_dtoa_r+0x75a>
 800568a:	6461      	str	r1, [r4, #68]	; 0x44
 800568c:	4620      	mov	r0, r4
 800568e:	f001 fc83 	bl	8006f98 <_Balloc>
 8005692:	2d0e      	cmp	r5, #14
 8005694:	9009      	str	r0, [sp, #36]	; 0x24
 8005696:	6420      	str	r0, [r4, #64]	; 0x40
 8005698:	f63f ad55 	bhi.w	8005146 <_dtoa_r+0x226>
 800569c:	2f00      	cmp	r7, #0
 800569e:	f43f ad52 	beq.w	8005146 <_dtoa_r+0x226>
 80056a2:	ed9d 7b00 	vldr	d7, [sp]
 80056a6:	9905      	ldr	r1, [sp, #20]
 80056a8:	2900      	cmp	r1, #0
 80056aa:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80056ae:	f340 8223 	ble.w	8005af8 <_dtoa_r+0xbd8>
 80056b2:	4bb7      	ldr	r3, [pc, #732]	; (8005990 <_dtoa_r+0xa70>)
 80056b4:	f001 020f 	and.w	r2, r1, #15
 80056b8:	110d      	asrs	r5, r1, #4
 80056ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80056be:	06e9      	lsls	r1, r5, #27
 80056c0:	e9d3 6700 	ldrd	r6, r7, [r3]
 80056c4:	f140 81d2 	bpl.w	8005a6c <_dtoa_r+0xb4c>
 80056c8:	4bb2      	ldr	r3, [pc, #712]	; (8005994 <_dtoa_r+0xa74>)
 80056ca:	ec51 0b17 	vmov	r0, r1, d7
 80056ce:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80056d2:	f004 f925 	bl	8009920 <__aeabi_ddiv>
 80056d6:	e9cd 0100 	strd	r0, r1, [sp]
 80056da:	f005 050f 	and.w	r5, r5, #15
 80056de:	f04f 0803 	mov.w	r8, #3
 80056e2:	b18d      	cbz	r5, 8005708 <_dtoa_r+0x7e8>
 80056e4:	f8df 92ac 	ldr.w	r9, [pc, #684]	; 8005994 <_dtoa_r+0xa74>
 80056e8:	4630      	mov	r0, r6
 80056ea:	4639      	mov	r1, r7
 80056ec:	07ea      	lsls	r2, r5, #31
 80056ee:	d505      	bpl.n	80056fc <_dtoa_r+0x7dc>
 80056f0:	e9d9 2300 	ldrd	r2, r3, [r9]
 80056f4:	f003 ffea 	bl	80096cc <__aeabi_dmul>
 80056f8:	f108 0801 	add.w	r8, r8, #1
 80056fc:	106d      	asrs	r5, r5, #1
 80056fe:	f109 0908 	add.w	r9, r9, #8
 8005702:	d1f3      	bne.n	80056ec <_dtoa_r+0x7cc>
 8005704:	4606      	mov	r6, r0
 8005706:	460f      	mov	r7, r1
 8005708:	e9dd 0100 	ldrd	r0, r1, [sp]
 800570c:	4632      	mov	r2, r6
 800570e:	463b      	mov	r3, r7
 8005710:	f004 f906 	bl	8009920 <__aeabi_ddiv>
 8005714:	e9cd 0100 	strd	r0, r1, [sp]
 8005718:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800571a:	b143      	cbz	r3, 800572e <_dtoa_r+0x80e>
 800571c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005720:	2200      	movs	r2, #0
 8005722:	4b9d      	ldr	r3, [pc, #628]	; (8005998 <_dtoa_r+0xa78>)
 8005724:	f004 fa44 	bl	8009bb0 <__aeabi_dcmplt>
 8005728:	2800      	cmp	r0, #0
 800572a:	f040 82ae 	bne.w	8005c8a <_dtoa_r+0xd6a>
 800572e:	4640      	mov	r0, r8
 8005730:	f003 ff66 	bl	8009600 <__aeabi_i2d>
 8005734:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005738:	f003 ffc8 	bl	80096cc <__aeabi_dmul>
 800573c:	4b97      	ldr	r3, [pc, #604]	; (800599c <_dtoa_r+0xa7c>)
 800573e:	2200      	movs	r2, #0
 8005740:	f003 fe12 	bl	8009368 <__adddf3>
 8005744:	9b08      	ldr	r3, [sp, #32]
 8005746:	4606      	mov	r6, r0
 8005748:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
 800574c:	2b00      	cmp	r3, #0
 800574e:	f000 8162 	beq.w	8005a16 <_dtoa_r+0xaf6>
 8005752:	9b05      	ldr	r3, [sp, #20]
 8005754:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005758:	9314      	str	r3, [sp, #80]	; 0x50
 800575a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800575c:	2b00      	cmp	r3, #0
 800575e:	f000 8223 	beq.w	8005ba8 <_dtoa_r+0xc88>
 8005762:	4b8b      	ldr	r3, [pc, #556]	; (8005990 <_dtoa_r+0xa70>)
 8005764:	498e      	ldr	r1, [pc, #568]	; (80059a0 <_dtoa_r+0xa80>)
 8005766:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800576a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800576e:	2000      	movs	r0, #0
 8005770:	f004 f8d6 	bl	8009920 <__aeabi_ddiv>
 8005774:	4632      	mov	r2, r6
 8005776:	463b      	mov	r3, r7
 8005778:	f003 fdf4 	bl	8009364 <__aeabi_dsub>
 800577c:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005780:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 8005784:	4639      	mov	r1, r7
 8005786:	4630      	mov	r0, r6
 8005788:	f004 fa3a 	bl	8009c00 <__aeabi_d2iz>
 800578c:	4605      	mov	r5, r0
 800578e:	f003 ff37 	bl	8009600 <__aeabi_i2d>
 8005792:	3530      	adds	r5, #48	; 0x30
 8005794:	4602      	mov	r2, r0
 8005796:	460b      	mov	r3, r1
 8005798:	4630      	mov	r0, r6
 800579a:	4639      	mov	r1, r7
 800579c:	f003 fde2 	bl	8009364 <__aeabi_dsub>
 80057a0:	fa5f f885 	uxtb.w	r8, r5
 80057a4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80057a6:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80057aa:	f885 8000 	strb.w	r8, [r5]
 80057ae:	4606      	mov	r6, r0
 80057b0:	460f      	mov	r7, r1
 80057b2:	3501      	adds	r5, #1
 80057b4:	f004 f9fc 	bl	8009bb0 <__aeabi_dcmplt>
 80057b8:	2800      	cmp	r0, #0
 80057ba:	f040 82a7 	bne.w	8005d0c <_dtoa_r+0xdec>
 80057be:	4632      	mov	r2, r6
 80057c0:	463b      	mov	r3, r7
 80057c2:	2000      	movs	r0, #0
 80057c4:	4974      	ldr	r1, [pc, #464]	; (8005998 <_dtoa_r+0xa78>)
 80057c6:	f003 fdcd 	bl	8009364 <__aeabi_dsub>
 80057ca:	4602      	mov	r2, r0
 80057cc:	460b      	mov	r3, r1
 80057ce:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 80057d2:	f004 fa0b 	bl	8009bec <__aeabi_dcmpgt>
 80057d6:	2800      	cmp	r0, #0
 80057d8:	f040 82ad 	bne.w	8005d36 <_dtoa_r+0xe16>
 80057dc:	f1b9 0f01 	cmp.w	r9, #1
 80057e0:	f340 8184 	ble.w	8005aec <_dtoa_r+0xbcc>
 80057e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80057e6:	f8cd b000 	str.w	fp, [sp]
 80057ea:	f8cd a054 	str.w	sl, [sp, #84]	; 0x54
 80057ee:	4499      	add	r9, r3
 80057f0:	46a0      	mov	r8, r4
 80057f2:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
 80057f6:	e00d      	b.n	8005814 <_dtoa_r+0x8f4>
 80057f8:	2000      	movs	r0, #0
 80057fa:	4967      	ldr	r1, [pc, #412]	; (8005998 <_dtoa_r+0xa78>)
 80057fc:	f003 fdb2 	bl	8009364 <__aeabi_dsub>
 8005800:	4652      	mov	r2, sl
 8005802:	465b      	mov	r3, fp
 8005804:	f004 f9d4 	bl	8009bb0 <__aeabi_dcmplt>
 8005808:	2800      	cmp	r0, #0
 800580a:	f040 828f 	bne.w	8005d2c <_dtoa_r+0xe0c>
 800580e:	454d      	cmp	r5, r9
 8005810:	f000 8167 	beq.w	8005ae2 <_dtoa_r+0xbc2>
 8005814:	4650      	mov	r0, sl
 8005816:	4659      	mov	r1, fp
 8005818:	2200      	movs	r2, #0
 800581a:	4b62      	ldr	r3, [pc, #392]	; (80059a4 <_dtoa_r+0xa84>)
 800581c:	f003 ff56 	bl	80096cc <__aeabi_dmul>
 8005820:	2200      	movs	r2, #0
 8005822:	4b60      	ldr	r3, [pc, #384]	; (80059a4 <_dtoa_r+0xa84>)
 8005824:	4682      	mov	sl, r0
 8005826:	468b      	mov	fp, r1
 8005828:	4630      	mov	r0, r6
 800582a:	4639      	mov	r1, r7
 800582c:	f003 ff4e 	bl	80096cc <__aeabi_dmul>
 8005830:	460f      	mov	r7, r1
 8005832:	4606      	mov	r6, r0
 8005834:	f004 f9e4 	bl	8009c00 <__aeabi_d2iz>
 8005838:	4604      	mov	r4, r0
 800583a:	f003 fee1 	bl	8009600 <__aeabi_i2d>
 800583e:	4602      	mov	r2, r0
 8005840:	460b      	mov	r3, r1
 8005842:	4630      	mov	r0, r6
 8005844:	4639      	mov	r1, r7
 8005846:	f003 fd8d 	bl	8009364 <__aeabi_dsub>
 800584a:	3430      	adds	r4, #48	; 0x30
 800584c:	b2e4      	uxtb	r4, r4
 800584e:	4652      	mov	r2, sl
 8005850:	465b      	mov	r3, fp
 8005852:	f805 4b01 	strb.w	r4, [r5], #1
 8005856:	4606      	mov	r6, r0
 8005858:	460f      	mov	r7, r1
 800585a:	f004 f9a9 	bl	8009bb0 <__aeabi_dcmplt>
 800585e:	4632      	mov	r2, r6
 8005860:	463b      	mov	r3, r7
 8005862:	2800      	cmp	r0, #0
 8005864:	d0c8      	beq.n	80057f8 <_dtoa_r+0x8d8>
 8005866:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005868:	f8dd b000 	ldr.w	fp, [sp]
 800586c:	9305      	str	r3, [sp, #20]
 800586e:	4644      	mov	r4, r8
 8005870:	e52d      	b.n	80052ce <_dtoa_r+0x3ae>
 8005872:	2300      	movs	r3, #0
 8005874:	930b      	str	r3, [sp, #44]	; 0x2c
 8005876:	9b05      	ldr	r3, [sp, #20]
 8005878:	4453      	add	r3, sl
 800587a:	930e      	str	r3, [sp, #56]	; 0x38
 800587c:	3301      	adds	r3, #1
 800587e:	2b00      	cmp	r3, #0
 8005880:	9308      	str	r3, [sp, #32]
 8005882:	f340 8101 	ble.w	8005a88 <_dtoa_r+0xb68>
 8005886:	9d08      	ldr	r5, [sp, #32]
 8005888:	462e      	mov	r6, r5
 800588a:	e6f0      	b.n	800566e <_dtoa_r+0x74e>
 800588c:	2300      	movs	r3, #0
 800588e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005890:	e6e3      	b.n	800565a <_dtoa_r+0x73a>
 8005892:	9b08      	ldr	r3, [sp, #32]
 8005894:	2b00      	cmp	r3, #0
 8005896:	f73f ac67 	bgt.w	8005168 <_dtoa_r+0x248>
 800589a:	f040 80d4 	bne.w	8005a46 <_dtoa_r+0xb26>
 800589e:	4640      	mov	r0, r8
 80058a0:	2200      	movs	r2, #0
 80058a2:	4b41      	ldr	r3, [pc, #260]	; (80059a8 <_dtoa_r+0xa88>)
 80058a4:	4649      	mov	r1, r9
 80058a6:	f003 ff11 	bl	80096cc <__aeabi_dmul>
 80058aa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80058ae:	f004 f993 	bl	8009bd8 <__aeabi_dcmpge>
 80058b2:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80058b6:	4646      	mov	r6, r8
 80058b8:	2800      	cmp	r0, #0
 80058ba:	f000 808b 	beq.w	80059d4 <_dtoa_r+0xab4>
 80058be:	ea6f 030a 	mvn.w	r3, sl
 80058c2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80058c4:	9305      	str	r3, [sp, #20]
 80058c6:	4641      	mov	r1, r8
 80058c8:	4620      	mov	r0, r4
 80058ca:	f001 fb8b 	bl	8006fe4 <_Bfree>
 80058ce:	2e00      	cmp	r6, #0
 80058d0:	f47f ae2b 	bne.w	800552a <_dtoa_r+0x60a>
 80058d4:	e4fb      	b.n	80052ce <_dtoa_r+0x3ae>
 80058d6:	4659      	mov	r1, fp
 80058d8:	4620      	mov	r0, r4
 80058da:	f001 fd0d 	bl	80072f8 <__pow5mult>
 80058de:	4683      	mov	fp, r0
 80058e0:	e554      	b.n	800538c <_dtoa_r+0x46c>
 80058e2:	9b00      	ldr	r3, [sp, #0]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	f47f ad63 	bne.w	80053b0 <_dtoa_r+0x490>
 80058ea:	9b01      	ldr	r3, [sp, #4]
 80058ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	f47f ad90 	bne.w	8005416 <_dtoa_r+0x4f6>
 80058f6:	9b01      	ldr	r3, [sp, #4]
 80058f8:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
 80058fc:	0d3f      	lsrs	r7, r7, #20
 80058fe:	053f      	lsls	r7, r7, #20
 8005900:	2f00      	cmp	r7, #0
 8005902:	f000 821c 	beq.w	8005d3e <_dtoa_r+0xe1e>
 8005906:	9b07      	ldr	r3, [sp, #28]
 8005908:	3301      	adds	r3, #1
 800590a:	9307      	str	r3, [sp, #28]
 800590c:	9b06      	ldr	r3, [sp, #24]
 800590e:	3301      	adds	r3, #1
 8005910:	9306      	str	r3, [sp, #24]
 8005912:	f04f 0901 	mov.w	r9, #1
 8005916:	e580      	b.n	800541a <_dtoa_r+0x4fa>
 8005918:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800591a:	2a00      	cmp	r2, #0
 800591c:	f000 81a7 	beq.w	8005c6e <_dtoa_r+0xd4e>
 8005920:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005924:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8005926:	9d07      	ldr	r5, [sp, #28]
 8005928:	e4f9      	b.n	800531e <_dtoa_r+0x3fe>
 800592a:	f001 fb65 	bl	8006ff8 <__multadd>
 800592e:	4657      	mov	r7, sl
 8005930:	4606      	mov	r6, r0
 8005932:	4681      	mov	r9, r0
 8005934:	e62f      	b.n	8005596 <_dtoa_r+0x676>
 8005936:	4601      	mov	r1, r0
 8005938:	4620      	mov	r0, r4
 800593a:	f8cd c000 	str.w	ip, [sp]
 800593e:	f001 fb51 	bl	8006fe4 <_Bfree>
 8005942:	2201      	movs	r2, #1
 8005944:	f8dd c000 	ldr.w	ip, [sp]
 8005948:	e652      	b.n	80055f0 <_dtoa_r+0x6d0>
 800594a:	4658      	mov	r0, fp
 800594c:	4641      	mov	r1, r8
 800594e:	f001 fd79 	bl	8007444 <__mcmp>
 8005952:	2800      	cmp	r0, #0
 8005954:	f6bf ad8f 	bge.w	8005476 <_dtoa_r+0x556>
 8005958:	9f05      	ldr	r7, [sp, #20]
 800595a:	4659      	mov	r1, fp
 800595c:	2300      	movs	r3, #0
 800595e:	4620      	mov	r0, r4
 8005960:	220a      	movs	r2, #10
 8005962:	3f01      	subs	r7, #1
 8005964:	9705      	str	r7, [sp, #20]
 8005966:	f001 fb47 	bl	8006ff8 <__multadd>
 800596a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800596c:	4683      	mov	fp, r0
 800596e:	2b00      	cmp	r3, #0
 8005970:	f47f adee 	bne.w	8005550 <_dtoa_r+0x630>
 8005974:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005976:	2b00      	cmp	r3, #0
 8005978:	f340 81f5 	ble.w	8005d66 <_dtoa_r+0xe46>
 800597c:	9308      	str	r3, [sp, #32]
 800597e:	e581      	b.n	8005484 <_dtoa_r+0x564>
 8005980:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005982:	f7ff bb04 	b.w	8004f8e <_dtoa_r+0x6e>
 8005986:	9b00      	ldr	r3, [sp, #0]
 8005988:	2b00      	cmp	r3, #0
 800598a:	f47f ad44 	bne.w	8005416 <_dtoa_r+0x4f6>
 800598e:	e7ac      	b.n	80058ea <_dtoa_r+0x9ca>
 8005990:	0800a648 	.word	0x0800a648
 8005994:	0800a720 	.word	0x0800a720
 8005998:	3ff00000 	.word	0x3ff00000
 800599c:	401c0000 	.word	0x401c0000
 80059a0:	3fe00000 	.word	0x3fe00000
 80059a4:	40240000 	.word	0x40240000
 80059a8:	40140000 	.word	0x40140000
 80059ac:	9b03      	ldr	r3, [sp, #12]
 80059ae:	2b02      	cmp	r3, #2
 80059b0:	f77f ad65 	ble.w	800547e <_dtoa_r+0x55e>
 80059b4:	9b08      	ldr	r3, [sp, #32]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d181      	bne.n	80058be <_dtoa_r+0x99e>
 80059ba:	4641      	mov	r1, r8
 80059bc:	2205      	movs	r2, #5
 80059be:	4620      	mov	r0, r4
 80059c0:	f001 fb1a 	bl	8006ff8 <__multadd>
 80059c4:	4680      	mov	r8, r0
 80059c6:	4641      	mov	r1, r8
 80059c8:	4658      	mov	r0, fp
 80059ca:	f001 fd3b 	bl	8007444 <__mcmp>
 80059ce:	2800      	cmp	r0, #0
 80059d0:	f77f af75 	ble.w	80058be <_dtoa_r+0x99e>
 80059d4:	9a05      	ldr	r2, [sp, #20]
 80059d6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80059d8:	2331      	movs	r3, #49	; 0x31
 80059da:	3201      	adds	r2, #1
 80059dc:	9205      	str	r2, [sp, #20]
 80059de:	700b      	strb	r3, [r1, #0]
 80059e0:	1c4d      	adds	r5, r1, #1
 80059e2:	e770      	b.n	80058c6 <_dtoa_r+0x9a6>
 80059e4:	9a05      	ldr	r2, [sp, #20]
 80059e6:	3201      	adds	r2, #1
 80059e8:	9205      	str	r2, [sp, #20]
 80059ea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80059ec:	2331      	movs	r3, #49	; 0x31
 80059ee:	7013      	strb	r3, [r2, #0]
 80059f0:	e58b      	b.n	800550a <_dtoa_r+0x5ea>
 80059f2:	f8dd b000 	ldr.w	fp, [sp]
 80059f6:	9c03      	ldr	r4, [sp, #12]
 80059f8:	e469      	b.n	80052ce <_dtoa_r+0x3ae>
 80059fa:	4640      	mov	r0, r8
 80059fc:	f003 fe00 	bl	8009600 <__aeabi_i2d>
 8005a00:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a04:	f003 fe62 	bl	80096cc <__aeabi_dmul>
 8005a08:	2200      	movs	r2, #0
 8005a0a:	4bc2      	ldr	r3, [pc, #776]	; (8005d14 <_dtoa_r+0xdf4>)
 8005a0c:	f003 fcac 	bl	8009368 <__adddf3>
 8005a10:	4606      	mov	r6, r0
 8005a12:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
 8005a16:	2200      	movs	r2, #0
 8005a18:	4bbf      	ldr	r3, [pc, #764]	; (8005d18 <_dtoa_r+0xdf8>)
 8005a1a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005a1e:	f003 fca1 	bl	8009364 <__aeabi_dsub>
 8005a22:	4632      	mov	r2, r6
 8005a24:	463b      	mov	r3, r7
 8005a26:	4680      	mov	r8, r0
 8005a28:	4689      	mov	r9, r1
 8005a2a:	f004 f8df 	bl	8009bec <__aeabi_dcmpgt>
 8005a2e:	2800      	cmp	r0, #0
 8005a30:	f040 80b6 	bne.w	8005ba0 <_dtoa_r+0xc80>
 8005a34:	4632      	mov	r2, r6
 8005a36:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8005a3a:	4640      	mov	r0, r8
 8005a3c:	4649      	mov	r1, r9
 8005a3e:	f004 f8b7 	bl	8009bb0 <__aeabi_dcmplt>
 8005a42:	2800      	cmp	r0, #0
 8005a44:	d052      	beq.n	8005aec <_dtoa_r+0xbcc>
 8005a46:	f04f 0800 	mov.w	r8, #0
 8005a4a:	4646      	mov	r6, r8
 8005a4c:	e737      	b.n	80058be <_dtoa_r+0x99e>
 8005a4e:	4659      	mov	r1, fp
 8005a50:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005a52:	4620      	mov	r0, r4
 8005a54:	f001 fc50 	bl	80072f8 <__pow5mult>
 8005a58:	4683      	mov	fp, r0
 8005a5a:	e497      	b.n	800538c <_dtoa_r+0x46c>
 8005a5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a5e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005a60:	970a      	str	r7, [sp, #40]	; 0x28
 8005a62:	1afb      	subs	r3, r7, r3
 8005a64:	441a      	add	r2, r3
 8005a66:	920c      	str	r2, [sp, #48]	; 0x30
 8005a68:	2700      	movs	r7, #0
 8005a6a:	e452      	b.n	8005312 <_dtoa_r+0x3f2>
 8005a6c:	ed9d 7b10 	vldr	d7, [sp, #64]	; 0x40
 8005a70:	f04f 0802 	mov.w	r8, #2
 8005a74:	ed8d 7b00 	vstr	d7, [sp]
 8005a78:	e633      	b.n	80056e2 <_dtoa_r+0x7c2>
 8005a7a:	2501      	movs	r5, #1
 8005a7c:	950e      	str	r5, [sp, #56]	; 0x38
 8005a7e:	9508      	str	r5, [sp, #32]
 8005a80:	46aa      	mov	sl, r5
 8005a82:	2100      	movs	r1, #0
 8005a84:	6461      	str	r1, [r4, #68]	; 0x44
 8005a86:	e601      	b.n	800568c <_dtoa_r+0x76c>
 8005a88:	461d      	mov	r5, r3
 8005a8a:	e7fa      	b.n	8005a82 <_dtoa_r+0xb62>
 8005a8c:	2a00      	cmp	r2, #0
 8005a8e:	dd15      	ble.n	8005abc <_dtoa_r+0xb9c>
 8005a90:	4659      	mov	r1, fp
 8005a92:	2201      	movs	r2, #1
 8005a94:	4620      	mov	r0, r4
 8005a96:	f8cd c000 	str.w	ip, [sp]
 8005a9a:	f001 fc7d 	bl	8007398 <__lshift>
 8005a9e:	4641      	mov	r1, r8
 8005aa0:	4683      	mov	fp, r0
 8005aa2:	f001 fccf 	bl	8007444 <__mcmp>
 8005aa6:	2800      	cmp	r0, #0
 8005aa8:	f8dd c000 	ldr.w	ip, [sp]
 8005aac:	f340 8154 	ble.w	8005d58 <_dtoa_r+0xe38>
 8005ab0:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 8005ab4:	f000 8111 	beq.w	8005cda <_dtoa_r+0xdba>
 8005ab8:	f10c 0c01 	add.w	ip, ip, #1
 8005abc:	46b2      	mov	sl, r6
 8005abe:	f887 c000 	strb.w	ip, [r7]
 8005ac2:	1c7d      	adds	r5, r7, #1
 8005ac4:	464e      	mov	r6, r9
 8005ac6:	e520      	b.n	800550a <_dtoa_r+0x5ea>
 8005ac8:	d104      	bne.n	8005ad4 <_dtoa_r+0xbb4>
 8005aca:	f01c 0f01 	tst.w	ip, #1
 8005ace:	d001      	beq.n	8005ad4 <_dtoa_r+0xbb4>
 8005ad0:	e50b      	b.n	80054ea <_dtoa_r+0x5ca>
 8005ad2:	4615      	mov	r5, r2
 8005ad4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005ad8:	2b30      	cmp	r3, #48	; 0x30
 8005ada:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8005ade:	d0f8      	beq.n	8005ad2 <_dtoa_r+0xbb2>
 8005ae0:	e513      	b.n	800550a <_dtoa_r+0x5ea>
 8005ae2:	f8dd b000 	ldr.w	fp, [sp]
 8005ae6:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 8005aea:	4644      	mov	r4, r8
 8005aec:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005af0:	e9cd 2300 	strd	r2, r3, [sp]
 8005af4:	f7ff bb27 	b.w	8005146 <_dtoa_r+0x226>
 8005af8:	9b05      	ldr	r3, [sp, #20]
 8005afa:	425d      	negs	r5, r3
 8005afc:	2d00      	cmp	r5, #0
 8005afe:	f000 80bd 	beq.w	8005c7c <_dtoa_r+0xd5c>
 8005b02:	4b86      	ldr	r3, [pc, #536]	; (8005d1c <_dtoa_r+0xdfc>)
 8005b04:	f005 020f 	and.w	r2, r5, #15
 8005b08:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005b0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b10:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005b14:	f003 fdda 	bl	80096cc <__aeabi_dmul>
 8005b18:	112d      	asrs	r5, r5, #4
 8005b1a:	e9cd 0100 	strd	r0, r1, [sp]
 8005b1e:	f000 8127 	beq.w	8005d70 <_dtoa_r+0xe50>
 8005b22:	4e7f      	ldr	r6, [pc, #508]	; (8005d20 <_dtoa_r+0xe00>)
 8005b24:	f04f 0802 	mov.w	r8, #2
 8005b28:	07eb      	lsls	r3, r5, #31
 8005b2a:	d505      	bpl.n	8005b38 <_dtoa_r+0xc18>
 8005b2c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005b30:	f003 fdcc 	bl	80096cc <__aeabi_dmul>
 8005b34:	f108 0801 	add.w	r8, r8, #1
 8005b38:	106d      	asrs	r5, r5, #1
 8005b3a:	f106 0608 	add.w	r6, r6, #8
 8005b3e:	d1f3      	bne.n	8005b28 <_dtoa_r+0xc08>
 8005b40:	e9cd 0100 	strd	r0, r1, [sp]
 8005b44:	e5e8      	b.n	8005718 <_dtoa_r+0x7f8>
 8005b46:	9a05      	ldr	r2, [sp, #20]
 8005b48:	3201      	adds	r2, #1
 8005b4a:	9205      	str	r2, [sp, #20]
 8005b4c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005b4e:	2330      	movs	r3, #48	; 0x30
 8005b50:	7013      	strb	r3, [r2, #0]
 8005b52:	2331      	movs	r3, #49	; 0x31
 8005b54:	7013      	strb	r3, [r2, #0]
 8005b56:	f7ff bbba 	b.w	80052ce <_dtoa_r+0x3ae>
 8005b5a:	6871      	ldr	r1, [r6, #4]
 8005b5c:	4620      	mov	r0, r4
 8005b5e:	f001 fa1b 	bl	8006f98 <_Balloc>
 8005b62:	6933      	ldr	r3, [r6, #16]
 8005b64:	1c9a      	adds	r2, r3, #2
 8005b66:	4605      	mov	r5, r0
 8005b68:	0092      	lsls	r2, r2, #2
 8005b6a:	f106 010c 	add.w	r1, r6, #12
 8005b6e:	300c      	adds	r0, #12
 8005b70:	f7fd fc94 	bl	800349c <memcpy>
 8005b74:	4620      	mov	r0, r4
 8005b76:	4629      	mov	r1, r5
 8005b78:	2201      	movs	r2, #1
 8005b7a:	f001 fc0d 	bl	8007398 <__lshift>
 8005b7e:	4681      	mov	r9, r0
 8005b80:	e4ff      	b.n	8005582 <_dtoa_r+0x662>
 8005b82:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 8005b86:	f000 80a8 	beq.w	8005cda <_dtoa_r+0xdba>
 8005b8a:	f10c 0c01 	add.w	ip, ip, #1
 8005b8e:	46b2      	mov	sl, r6
 8005b90:	f887 c000 	strb.w	ip, [r7]
 8005b94:	1c7d      	adds	r5, r7, #1
 8005b96:	464e      	mov	r6, r9
 8005b98:	e4b7      	b.n	800550a <_dtoa_r+0x5ea>
 8005b9a:	46b2      	mov	sl, r6
 8005b9c:	464e      	mov	r6, r9
 8005b9e:	e494      	b.n	80054ca <_dtoa_r+0x5aa>
 8005ba0:	f04f 0800 	mov.w	r8, #0
 8005ba4:	4646      	mov	r6, r8
 8005ba6:	e715      	b.n	80059d4 <_dtoa_r+0xab4>
 8005ba8:	495c      	ldr	r1, [pc, #368]	; (8005d1c <_dtoa_r+0xdfc>)
 8005baa:	f109 33ff 	add.w	r3, r9, #4294967295	; 0xffffffff
 8005bae:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005bb2:	4632      	mov	r2, r6
 8005bb4:	9315      	str	r3, [sp, #84]	; 0x54
 8005bb6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005bba:	463b      	mov	r3, r7
 8005bbc:	f003 fd86 	bl	80096cc <__aeabi_dmul>
 8005bc0:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005bc4:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 8005bc8:	4639      	mov	r1, r7
 8005bca:	4630      	mov	r0, r6
 8005bcc:	f004 f818 	bl	8009c00 <__aeabi_d2iz>
 8005bd0:	4605      	mov	r5, r0
 8005bd2:	f003 fd15 	bl	8009600 <__aeabi_i2d>
 8005bd6:	4602      	mov	r2, r0
 8005bd8:	460b      	mov	r3, r1
 8005bda:	4630      	mov	r0, r6
 8005bdc:	4639      	mov	r1, r7
 8005bde:	f003 fbc1 	bl	8009364 <__aeabi_dsub>
 8005be2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005be4:	3530      	adds	r5, #48	; 0x30
 8005be6:	f1b9 0f01 	cmp.w	r9, #1
 8005bea:	7015      	strb	r5, [r2, #0]
 8005bec:	4606      	mov	r6, r0
 8005bee:	460f      	mov	r7, r1
 8005bf0:	f102 0501 	add.w	r5, r2, #1
 8005bf4:	d023      	beq.n	8005c3e <_dtoa_r+0xd1e>
 8005bf6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005bf8:	f8cd b000 	str.w	fp, [sp]
 8005bfc:	444b      	add	r3, r9
 8005bfe:	4698      	mov	r8, r3
 8005c00:	46a9      	mov	r9, r5
 8005c02:	46ab      	mov	fp, r5
 8005c04:	2200      	movs	r2, #0
 8005c06:	4b47      	ldr	r3, [pc, #284]	; (8005d24 <_dtoa_r+0xe04>)
 8005c08:	f003 fd60 	bl	80096cc <__aeabi_dmul>
 8005c0c:	460f      	mov	r7, r1
 8005c0e:	4606      	mov	r6, r0
 8005c10:	f003 fff6 	bl	8009c00 <__aeabi_d2iz>
 8005c14:	4605      	mov	r5, r0
 8005c16:	f003 fcf3 	bl	8009600 <__aeabi_i2d>
 8005c1a:	3530      	adds	r5, #48	; 0x30
 8005c1c:	4602      	mov	r2, r0
 8005c1e:	460b      	mov	r3, r1
 8005c20:	4630      	mov	r0, r6
 8005c22:	4639      	mov	r1, r7
 8005c24:	f003 fb9e 	bl	8009364 <__aeabi_dsub>
 8005c28:	f809 5b01 	strb.w	r5, [r9], #1
 8005c2c:	45c1      	cmp	r9, r8
 8005c2e:	d1e9      	bne.n	8005c04 <_dtoa_r+0xce4>
 8005c30:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005c32:	465d      	mov	r5, fp
 8005c34:	f8dd b000 	ldr.w	fp, [sp]
 8005c38:	4606      	mov	r6, r0
 8005c3a:	460f      	mov	r7, r1
 8005c3c:	441d      	add	r5, r3
 8005c3e:	2200      	movs	r2, #0
 8005c40:	4b39      	ldr	r3, [pc, #228]	; (8005d28 <_dtoa_r+0xe08>)
 8005c42:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8005c46:	f003 fb8f 	bl	8009368 <__adddf3>
 8005c4a:	4632      	mov	r2, r6
 8005c4c:	463b      	mov	r3, r7
 8005c4e:	f003 ffaf 	bl	8009bb0 <__aeabi_dcmplt>
 8005c52:	2800      	cmp	r0, #0
 8005c54:	d047      	beq.n	8005ce6 <_dtoa_r+0xdc6>
 8005c56:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005c58:	9305      	str	r3, [sp, #20]
 8005c5a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
 8005c5e:	f7ff bb24 	b.w	80052aa <_dtoa_r+0x38a>
 8005c62:	9b07      	ldr	r3, [sp, #28]
 8005c64:	9a08      	ldr	r2, [sp, #32]
 8005c66:	1a9d      	subs	r5, r3, r2
 8005c68:	2300      	movs	r3, #0
 8005c6a:	f7ff bb58 	b.w	800531e <_dtoa_r+0x3fe>
 8005c6e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005c70:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8005c72:	9d07      	ldr	r5, [sp, #28]
 8005c74:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005c78:	f7ff bb51 	b.w	800531e <_dtoa_r+0x3fe>
 8005c7c:	ed9d 7b10 	vldr	d7, [sp, #64]	; 0x40
 8005c80:	f04f 0802 	mov.w	r8, #2
 8005c84:	ed8d 7b00 	vstr	d7, [sp]
 8005c88:	e546      	b.n	8005718 <_dtoa_r+0x7f8>
 8005c8a:	9b08      	ldr	r3, [sp, #32]
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	f43f aeb4 	beq.w	80059fa <_dtoa_r+0xada>
 8005c92:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8005c94:	2d00      	cmp	r5, #0
 8005c96:	f77f af29 	ble.w	8005aec <_dtoa_r+0xbcc>
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	4b21      	ldr	r3, [pc, #132]	; (8005d24 <_dtoa_r+0xe04>)
 8005c9e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005ca2:	f003 fd13 	bl	80096cc <__aeabi_dmul>
 8005ca6:	4606      	mov	r6, r0
 8005ca8:	460f      	mov	r7, r1
 8005caa:	f108 0001 	add.w	r0, r8, #1
 8005cae:	e9cd 6700 	strd	r6, r7, [sp]
 8005cb2:	f003 fca5 	bl	8009600 <__aeabi_i2d>
 8005cb6:	4602      	mov	r2, r0
 8005cb8:	460b      	mov	r3, r1
 8005cba:	4630      	mov	r0, r6
 8005cbc:	4639      	mov	r1, r7
 8005cbe:	f003 fd05 	bl	80096cc <__aeabi_dmul>
 8005cc2:	4b14      	ldr	r3, [pc, #80]	; (8005d14 <_dtoa_r+0xdf4>)
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	f003 fb4f 	bl	8009368 <__adddf3>
 8005cca:	9b05      	ldr	r3, [sp, #20]
 8005ccc:	3b01      	subs	r3, #1
 8005cce:	4606      	mov	r6, r0
 8005cd0:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
 8005cd4:	9314      	str	r3, [sp, #80]	; 0x50
 8005cd6:	46a9      	mov	r9, r5
 8005cd8:	e53f      	b.n	800575a <_dtoa_r+0x83a>
 8005cda:	2239      	movs	r2, #57	; 0x39
 8005cdc:	46b2      	mov	sl, r6
 8005cde:	703a      	strb	r2, [r7, #0]
 8005ce0:	464e      	mov	r6, r9
 8005ce2:	1c7d      	adds	r5, r7, #1
 8005ce4:	e403      	b.n	80054ee <_dtoa_r+0x5ce>
 8005ce6:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8005cea:	2000      	movs	r0, #0
 8005cec:	490e      	ldr	r1, [pc, #56]	; (8005d28 <_dtoa_r+0xe08>)
 8005cee:	f003 fb39 	bl	8009364 <__aeabi_dsub>
 8005cf2:	4632      	mov	r2, r6
 8005cf4:	463b      	mov	r3, r7
 8005cf6:	f003 ff79 	bl	8009bec <__aeabi_dcmpgt>
 8005cfa:	b908      	cbnz	r0, 8005d00 <_dtoa_r+0xde0>
 8005cfc:	e6f6      	b.n	8005aec <_dtoa_r+0xbcc>
 8005cfe:	4615      	mov	r5, r2
 8005d00:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005d04:	2b30      	cmp	r3, #48	; 0x30
 8005d06:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8005d0a:	d0f8      	beq.n	8005cfe <_dtoa_r+0xdde>
 8005d0c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005d0e:	9305      	str	r3, [sp, #20]
 8005d10:	f7ff badd 	b.w	80052ce <_dtoa_r+0x3ae>
 8005d14:	401c0000 	.word	0x401c0000
 8005d18:	40140000 	.word	0x40140000
 8005d1c:	0800a648 	.word	0x0800a648
 8005d20:	0800a720 	.word	0x0800a720
 8005d24:	40240000 	.word	0x40240000
 8005d28:	3fe00000 	.word	0x3fe00000
 8005d2c:	4643      	mov	r3, r8
 8005d2e:	f8dd b000 	ldr.w	fp, [sp]
 8005d32:	46a0      	mov	r8, r4
 8005d34:	461c      	mov	r4, r3
 8005d36:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005d38:	9305      	str	r3, [sp, #20]
 8005d3a:	f7ff bab6 	b.w	80052aa <_dtoa_r+0x38a>
 8005d3e:	46b9      	mov	r9, r7
 8005d40:	f7ff bb6b 	b.w	800541a <_dtoa_r+0x4fa>
 8005d44:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 8005d48:	d0c7      	beq.n	8005cda <_dtoa_r+0xdba>
 8005d4a:	f1ba 0f00 	cmp.w	sl, #0
 8005d4e:	f77f aeb5 	ble.w	8005abc <_dtoa_r+0xb9c>
 8005d52:	f105 0c31 	add.w	ip, r5, #49	; 0x31
 8005d56:	e6b1      	b.n	8005abc <_dtoa_r+0xb9c>
 8005d58:	f47f aeb0 	bne.w	8005abc <_dtoa_r+0xb9c>
 8005d5c:	f01c 0f01 	tst.w	ip, #1
 8005d60:	f43f aeac 	beq.w	8005abc <_dtoa_r+0xb9c>
 8005d64:	e6a4      	b.n	8005ab0 <_dtoa_r+0xb90>
 8005d66:	9b03      	ldr	r3, [sp, #12]
 8005d68:	2b02      	cmp	r3, #2
 8005d6a:	dc04      	bgt.n	8005d76 <_dtoa_r+0xe56>
 8005d6c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005d6e:	e605      	b.n	800597c <_dtoa_r+0xa5c>
 8005d70:	f04f 0802 	mov.w	r8, #2
 8005d74:	e4d0      	b.n	8005718 <_dtoa_r+0x7f8>
 8005d76:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005d78:	9308      	str	r3, [sp, #32]
 8005d7a:	e61b      	b.n	80059b4 <_dtoa_r+0xa94>
 8005d7c:	9b03      	ldr	r3, [sp, #12]
 8005d7e:	2b02      	cmp	r3, #2
 8005d80:	dcf9      	bgt.n	8005d76 <_dtoa_r+0xe56>
 8005d82:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005d84:	f7ff bbef 	b.w	8005566 <_dtoa_r+0x646>
 8005d88:	2500      	movs	r5, #0
 8005d8a:	6465      	str	r5, [r4, #68]	; 0x44
 8005d8c:	4629      	mov	r1, r5
 8005d8e:	4620      	mov	r0, r4
 8005d90:	f001 f902 	bl	8006f98 <_Balloc>
 8005d94:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005d98:	9308      	str	r3, [sp, #32]
 8005d9a:	930e      	str	r3, [sp, #56]	; 0x38
 8005d9c:	2301      	movs	r3, #1
 8005d9e:	9009      	str	r0, [sp, #36]	; 0x24
 8005da0:	46aa      	mov	sl, r5
 8005da2:	6420      	str	r0, [r4, #64]	; 0x40
 8005da4:	930b      	str	r3, [sp, #44]	; 0x2c
 8005da6:	f7ff b9ce 	b.w	8005146 <_dtoa_r+0x226>
 8005daa:	f43f ab4e 	beq.w	800544a <_dtoa_r+0x52a>
 8005dae:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
 8005db2:	f7ff bb43 	b.w	800543c <_dtoa_r+0x51c>
 8005db6:	2301      	movs	r3, #1
 8005db8:	930b      	str	r3, [sp, #44]	; 0x2c
 8005dba:	e55c      	b.n	8005876 <_dtoa_r+0x956>
 8005dbc:	2701      	movs	r7, #1
 8005dbe:	f7ff b98d 	b.w	80050dc <_dtoa_r+0x1bc>
 8005dc2:	bf00      	nop

08005dc4 <__sflush_r>:
 8005dc4:	898b      	ldrh	r3, [r1, #12]
 8005dc6:	b29a      	uxth	r2, r3
 8005dc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005dcc:	460d      	mov	r5, r1
 8005dce:	0711      	lsls	r1, r2, #28
 8005dd0:	4680      	mov	r8, r0
 8005dd2:	d43c      	bmi.n	8005e4e <__sflush_r+0x8a>
 8005dd4:	686a      	ldr	r2, [r5, #4]
 8005dd6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005dda:	2a00      	cmp	r2, #0
 8005ddc:	81ab      	strh	r3, [r5, #12]
 8005dde:	dd65      	ble.n	8005eac <__sflush_r+0xe8>
 8005de0:	6aae      	ldr	r6, [r5, #40]	; 0x28
 8005de2:	2e00      	cmp	r6, #0
 8005de4:	d04b      	beq.n	8005e7e <__sflush_r+0xba>
 8005de6:	b29b      	uxth	r3, r3
 8005de8:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8005dec:	2100      	movs	r1, #0
 8005dee:	b292      	uxth	r2, r2
 8005df0:	f8d8 4000 	ldr.w	r4, [r8]
 8005df4:	f8c8 1000 	str.w	r1, [r8]
 8005df8:	2a00      	cmp	r2, #0
 8005dfa:	d05b      	beq.n	8005eb4 <__sflush_r+0xf0>
 8005dfc:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 8005dfe:	075f      	lsls	r7, r3, #29
 8005e00:	d505      	bpl.n	8005e0e <__sflush_r+0x4a>
 8005e02:	6869      	ldr	r1, [r5, #4]
 8005e04:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8005e06:	1a52      	subs	r2, r2, r1
 8005e08:	b10b      	cbz	r3, 8005e0e <__sflush_r+0x4a>
 8005e0a:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8005e0c:	1ad2      	subs	r2, r2, r3
 8005e0e:	4640      	mov	r0, r8
 8005e10:	69e9      	ldr	r1, [r5, #28]
 8005e12:	2300      	movs	r3, #0
 8005e14:	47b0      	blx	r6
 8005e16:	1c46      	adds	r6, r0, #1
 8005e18:	d056      	beq.n	8005ec8 <__sflush_r+0x104>
 8005e1a:	89ab      	ldrh	r3, [r5, #12]
 8005e1c:	692a      	ldr	r2, [r5, #16]
 8005e1e:	602a      	str	r2, [r5, #0]
 8005e20:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005e24:	b29b      	uxth	r3, r3
 8005e26:	2200      	movs	r2, #0
 8005e28:	606a      	str	r2, [r5, #4]
 8005e2a:	04da      	lsls	r2, r3, #19
 8005e2c:	81ab      	strh	r3, [r5, #12]
 8005e2e:	d43b      	bmi.n	8005ea8 <__sflush_r+0xe4>
 8005e30:	6b29      	ldr	r1, [r5, #48]	; 0x30
 8005e32:	f8c8 4000 	str.w	r4, [r8]
 8005e36:	b311      	cbz	r1, 8005e7e <__sflush_r+0xba>
 8005e38:	f105 0340 	add.w	r3, r5, #64	; 0x40
 8005e3c:	4299      	cmp	r1, r3
 8005e3e:	d002      	beq.n	8005e46 <__sflush_r+0x82>
 8005e40:	4640      	mov	r0, r8
 8005e42:	f000 f9ff 	bl	8006244 <_free_r>
 8005e46:	2000      	movs	r0, #0
 8005e48:	6328      	str	r0, [r5, #48]	; 0x30
 8005e4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e4e:	692e      	ldr	r6, [r5, #16]
 8005e50:	b1ae      	cbz	r6, 8005e7e <__sflush_r+0xba>
 8005e52:	682c      	ldr	r4, [r5, #0]
 8005e54:	602e      	str	r6, [r5, #0]
 8005e56:	0791      	lsls	r1, r2, #30
 8005e58:	bf0c      	ite	eq
 8005e5a:	696b      	ldreq	r3, [r5, #20]
 8005e5c:	2300      	movne	r3, #0
 8005e5e:	1ba4      	subs	r4, r4, r6
 8005e60:	60ab      	str	r3, [r5, #8]
 8005e62:	e00a      	b.n	8005e7a <__sflush_r+0xb6>
 8005e64:	4632      	mov	r2, r6
 8005e66:	4623      	mov	r3, r4
 8005e68:	6a6f      	ldr	r7, [r5, #36]	; 0x24
 8005e6a:	69e9      	ldr	r1, [r5, #28]
 8005e6c:	4640      	mov	r0, r8
 8005e6e:	47b8      	blx	r7
 8005e70:	2800      	cmp	r0, #0
 8005e72:	eba4 0400 	sub.w	r4, r4, r0
 8005e76:	4406      	add	r6, r0
 8005e78:	dd04      	ble.n	8005e84 <__sflush_r+0xc0>
 8005e7a:	2c00      	cmp	r4, #0
 8005e7c:	dcf2      	bgt.n	8005e64 <__sflush_r+0xa0>
 8005e7e:	2000      	movs	r0, #0
 8005e80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e84:	89ab      	ldrh	r3, [r5, #12]
 8005e86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005e8a:	81ab      	strh	r3, [r5, #12]
 8005e8c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005e90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e94:	89ab      	ldrh	r3, [r5, #12]
 8005e96:	692a      	ldr	r2, [r5, #16]
 8005e98:	6069      	str	r1, [r5, #4]
 8005e9a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005e9e:	b29b      	uxth	r3, r3
 8005ea0:	81ab      	strh	r3, [r5, #12]
 8005ea2:	04db      	lsls	r3, r3, #19
 8005ea4:	602a      	str	r2, [r5, #0]
 8005ea6:	d5c3      	bpl.n	8005e30 <__sflush_r+0x6c>
 8005ea8:	6528      	str	r0, [r5, #80]	; 0x50
 8005eaa:	e7c1      	b.n	8005e30 <__sflush_r+0x6c>
 8005eac:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8005eae:	2a00      	cmp	r2, #0
 8005eb0:	dc96      	bgt.n	8005de0 <__sflush_r+0x1c>
 8005eb2:	e7e4      	b.n	8005e7e <__sflush_r+0xba>
 8005eb4:	2301      	movs	r3, #1
 8005eb6:	4640      	mov	r0, r8
 8005eb8:	69e9      	ldr	r1, [r5, #28]
 8005eba:	47b0      	blx	r6
 8005ebc:	1c43      	adds	r3, r0, #1
 8005ebe:	4602      	mov	r2, r0
 8005ec0:	d019      	beq.n	8005ef6 <__sflush_r+0x132>
 8005ec2:	89ab      	ldrh	r3, [r5, #12]
 8005ec4:	6aae      	ldr	r6, [r5, #40]	; 0x28
 8005ec6:	e79a      	b.n	8005dfe <__sflush_r+0x3a>
 8005ec8:	f8d8 1000 	ldr.w	r1, [r8]
 8005ecc:	2900      	cmp	r1, #0
 8005ece:	d0e1      	beq.n	8005e94 <__sflush_r+0xd0>
 8005ed0:	291d      	cmp	r1, #29
 8005ed2:	d007      	beq.n	8005ee4 <__sflush_r+0x120>
 8005ed4:	2916      	cmp	r1, #22
 8005ed6:	d005      	beq.n	8005ee4 <__sflush_r+0x120>
 8005ed8:	89ab      	ldrh	r3, [r5, #12]
 8005eda:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005ede:	81ab      	strh	r3, [r5, #12]
 8005ee0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ee4:	89ab      	ldrh	r3, [r5, #12]
 8005ee6:	692a      	ldr	r2, [r5, #16]
 8005ee8:	602a      	str	r2, [r5, #0]
 8005eea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005eee:	2200      	movs	r2, #0
 8005ef0:	81ab      	strh	r3, [r5, #12]
 8005ef2:	606a      	str	r2, [r5, #4]
 8005ef4:	e79c      	b.n	8005e30 <__sflush_r+0x6c>
 8005ef6:	f8d8 3000 	ldr.w	r3, [r8]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d0e1      	beq.n	8005ec2 <__sflush_r+0xfe>
 8005efe:	2b1d      	cmp	r3, #29
 8005f00:	d007      	beq.n	8005f12 <__sflush_r+0x14e>
 8005f02:	2b16      	cmp	r3, #22
 8005f04:	d005      	beq.n	8005f12 <__sflush_r+0x14e>
 8005f06:	89ab      	ldrh	r3, [r5, #12]
 8005f08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005f0c:	81ab      	strh	r3, [r5, #12]
 8005f0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f12:	f8c8 4000 	str.w	r4, [r8]
 8005f16:	e7b2      	b.n	8005e7e <__sflush_r+0xba>

08005f18 <_fflush_r>:
 8005f18:	b510      	push	{r4, lr}
 8005f1a:	4604      	mov	r4, r0
 8005f1c:	b082      	sub	sp, #8
 8005f1e:	b108      	cbz	r0, 8005f24 <_fflush_r+0xc>
 8005f20:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8005f22:	b153      	cbz	r3, 8005f3a <_fflush_r+0x22>
 8005f24:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 8005f28:	b908      	cbnz	r0, 8005f2e <_fflush_r+0x16>
 8005f2a:	b002      	add	sp, #8
 8005f2c:	bd10      	pop	{r4, pc}
 8005f2e:	4620      	mov	r0, r4
 8005f30:	b002      	add	sp, #8
 8005f32:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f36:	f7ff bf45 	b.w	8005dc4 <__sflush_r>
 8005f3a:	9101      	str	r1, [sp, #4]
 8005f3c:	f000 f8fc 	bl	8006138 <__sinit>
 8005f40:	9901      	ldr	r1, [sp, #4]
 8005f42:	e7ef      	b.n	8005f24 <_fflush_r+0xc>

08005f44 <fflush>:
 8005f44:	b120      	cbz	r0, 8005f50 <fflush+0xc>
 8005f46:	4b05      	ldr	r3, [pc, #20]	; (8005f5c <fflush+0x18>)
 8005f48:	4601      	mov	r1, r0
 8005f4a:	6818      	ldr	r0, [r3, #0]
 8005f4c:	f7ff bfe4 	b.w	8005f18 <_fflush_r>
 8005f50:	4b03      	ldr	r3, [pc, #12]	; (8005f60 <fflush+0x1c>)
 8005f52:	4904      	ldr	r1, [pc, #16]	; (8005f64 <fflush+0x20>)
 8005f54:	6818      	ldr	r0, [r3, #0]
 8005f56:	f000 bbff 	b.w	8006758 <_fwalk_reent>
 8005f5a:	bf00      	nop
 8005f5c:	200004b0 	.word	0x200004b0
 8005f60:	0800a5c0 	.word	0x0800a5c0
 8005f64:	08005f19 	.word	0x08005f19

08005f68 <__fp_lock>:
 8005f68:	2000      	movs	r0, #0
 8005f6a:	4770      	bx	lr

08005f6c <__fp_unlock>:
 8005f6c:	2000      	movs	r0, #0
 8005f6e:	4770      	bx	lr

08005f70 <_cleanup_r>:
 8005f70:	4901      	ldr	r1, [pc, #4]	; (8005f78 <_cleanup_r+0x8>)
 8005f72:	f000 bbf1 	b.w	8006758 <_fwalk_reent>
 8005f76:	bf00      	nop
 8005f78:	08008edd 	.word	0x08008edd

08005f7c <__sinit.part.1>:
 8005f7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f80:	4b35      	ldr	r3, [pc, #212]	; (8006058 <__sinit.part.1+0xdc>)
 8005f82:	6845      	ldr	r5, [r0, #4]
 8005f84:	63c3      	str	r3, [r0, #60]	; 0x3c
 8005f86:	2400      	movs	r4, #0
 8005f88:	4607      	mov	r7, r0
 8005f8a:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
 8005f8e:	2304      	movs	r3, #4
 8005f90:	2103      	movs	r1, #3
 8005f92:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
 8005f96:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
 8005f9a:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
 8005f9e:	b083      	sub	sp, #12
 8005fa0:	602c      	str	r4, [r5, #0]
 8005fa2:	606c      	str	r4, [r5, #4]
 8005fa4:	60ac      	str	r4, [r5, #8]
 8005fa6:	666c      	str	r4, [r5, #100]	; 0x64
 8005fa8:	81ec      	strh	r4, [r5, #14]
 8005faa:	612c      	str	r4, [r5, #16]
 8005fac:	616c      	str	r4, [r5, #20]
 8005fae:	61ac      	str	r4, [r5, #24]
 8005fb0:	81ab      	strh	r3, [r5, #12]
 8005fb2:	4621      	mov	r1, r4
 8005fb4:	f105 005c 	add.w	r0, r5, #92	; 0x5c
 8005fb8:	2208      	movs	r2, #8
 8005fba:	f7fd fb09 	bl	80035d0 <memset>
 8005fbe:	68be      	ldr	r6, [r7, #8]
 8005fc0:	f8df b098 	ldr.w	fp, [pc, #152]	; 800605c <__sinit.part.1+0xe0>
 8005fc4:	f8df a098 	ldr.w	sl, [pc, #152]	; 8006060 <__sinit.part.1+0xe4>
 8005fc8:	f8df 9098 	ldr.w	r9, [pc, #152]	; 8006064 <__sinit.part.1+0xe8>
 8005fcc:	f8df 8098 	ldr.w	r8, [pc, #152]	; 8006068 <__sinit.part.1+0xec>
 8005fd0:	f8c5 b020 	str.w	fp, [r5, #32]
 8005fd4:	2301      	movs	r3, #1
 8005fd6:	2209      	movs	r2, #9
 8005fd8:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
 8005fdc:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
 8005fe0:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
 8005fe4:	61ed      	str	r5, [r5, #28]
 8005fe6:	4621      	mov	r1, r4
 8005fe8:	81f3      	strh	r3, [r6, #14]
 8005fea:	81b2      	strh	r2, [r6, #12]
 8005fec:	f106 005c 	add.w	r0, r6, #92	; 0x5c
 8005ff0:	6034      	str	r4, [r6, #0]
 8005ff2:	6074      	str	r4, [r6, #4]
 8005ff4:	60b4      	str	r4, [r6, #8]
 8005ff6:	6674      	str	r4, [r6, #100]	; 0x64
 8005ff8:	6134      	str	r4, [r6, #16]
 8005ffa:	6174      	str	r4, [r6, #20]
 8005ffc:	61b4      	str	r4, [r6, #24]
 8005ffe:	2208      	movs	r2, #8
 8006000:	9301      	str	r3, [sp, #4]
 8006002:	f7fd fae5 	bl	80035d0 <memset>
 8006006:	68fd      	ldr	r5, [r7, #12]
 8006008:	61f6      	str	r6, [r6, #28]
 800600a:	2012      	movs	r0, #18
 800600c:	2202      	movs	r2, #2
 800600e:	f8c6 b020 	str.w	fp, [r6, #32]
 8006012:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
 8006016:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
 800601a:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
 800601e:	4621      	mov	r1, r4
 8006020:	81a8      	strh	r0, [r5, #12]
 8006022:	81ea      	strh	r2, [r5, #14]
 8006024:	602c      	str	r4, [r5, #0]
 8006026:	606c      	str	r4, [r5, #4]
 8006028:	60ac      	str	r4, [r5, #8]
 800602a:	666c      	str	r4, [r5, #100]	; 0x64
 800602c:	612c      	str	r4, [r5, #16]
 800602e:	616c      	str	r4, [r5, #20]
 8006030:	61ac      	str	r4, [r5, #24]
 8006032:	f105 005c 	add.w	r0, r5, #92	; 0x5c
 8006036:	2208      	movs	r2, #8
 8006038:	f7fd faca 	bl	80035d0 <memset>
 800603c:	9b01      	ldr	r3, [sp, #4]
 800603e:	61ed      	str	r5, [r5, #28]
 8006040:	f8c5 b020 	str.w	fp, [r5, #32]
 8006044:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
 8006048:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
 800604c:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
 8006050:	63bb      	str	r3, [r7, #56]	; 0x38
 8006052:	b003      	add	sp, #12
 8006054:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006058:	08005f71 	.word	0x08005f71
 800605c:	08007cdd 	.word	0x08007cdd
 8006060:	08007d05 	.word	0x08007d05
 8006064:	08007d3d 	.word	0x08007d3d
 8006068:	08007d5d 	.word	0x08007d5d

0800606c <__sfmoreglue>:
 800606c:	b570      	push	{r4, r5, r6, lr}
 800606e:	2368      	movs	r3, #104	; 0x68
 8006070:	1e4d      	subs	r5, r1, #1
 8006072:	fb03 f505 	mul.w	r5, r3, r5
 8006076:	460e      	mov	r6, r1
 8006078:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800607c:	f000 fc48 	bl	8006910 <_malloc_r>
 8006080:	4604      	mov	r4, r0
 8006082:	b140      	cbz	r0, 8006096 <__sfmoreglue+0x2a>
 8006084:	2100      	movs	r1, #0
 8006086:	300c      	adds	r0, #12
 8006088:	6066      	str	r6, [r4, #4]
 800608a:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800608e:	6021      	str	r1, [r4, #0]
 8006090:	60a0      	str	r0, [r4, #8]
 8006092:	f7fd fa9d 	bl	80035d0 <memset>
 8006096:	4620      	mov	r0, r4
 8006098:	bd70      	pop	{r4, r5, r6, pc}
 800609a:	bf00      	nop

0800609c <__sfp>:
 800609c:	4b20      	ldr	r3, [pc, #128]	; (8006120 <__sfp+0x84>)
 800609e:	b570      	push	{r4, r5, r6, lr}
 80060a0:	681d      	ldr	r5, [r3, #0]
 80060a2:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80060a4:	4606      	mov	r6, r0
 80060a6:	b913      	cbnz	r3, 80060ae <__sfp+0x12>
 80060a8:	4628      	mov	r0, r5
 80060aa:	f7ff ff67 	bl	8005f7c <__sinit.part.1>
 80060ae:	f505 7538 	add.w	r5, r5, #736	; 0x2e0
 80060b2:	686b      	ldr	r3, [r5, #4]
 80060b4:	68ac      	ldr	r4, [r5, #8]
 80060b6:	3b01      	subs	r3, #1
 80060b8:	d505      	bpl.n	80060c6 <__sfp+0x2a>
 80060ba:	e021      	b.n	8006100 <__sfp+0x64>
 80060bc:	3b01      	subs	r3, #1
 80060be:	1c5a      	adds	r2, r3, #1
 80060c0:	f104 0468 	add.w	r4, r4, #104	; 0x68
 80060c4:	d01c      	beq.n	8006100 <__sfp+0x64>
 80060c6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80060ca:	2a00      	cmp	r2, #0
 80060cc:	d1f6      	bne.n	80060bc <__sfp+0x20>
 80060ce:	2500      	movs	r5, #0
 80060d0:	2301      	movs	r3, #1
 80060d2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80060d6:	81e2      	strh	r2, [r4, #14]
 80060d8:	81a3      	strh	r3, [r4, #12]
 80060da:	6665      	str	r5, [r4, #100]	; 0x64
 80060dc:	6025      	str	r5, [r4, #0]
 80060de:	60a5      	str	r5, [r4, #8]
 80060e0:	6065      	str	r5, [r4, #4]
 80060e2:	6125      	str	r5, [r4, #16]
 80060e4:	6165      	str	r5, [r4, #20]
 80060e6:	61a5      	str	r5, [r4, #24]
 80060e8:	4629      	mov	r1, r5
 80060ea:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80060ee:	2208      	movs	r2, #8
 80060f0:	f7fd fa6e 	bl	80035d0 <memset>
 80060f4:	6325      	str	r5, [r4, #48]	; 0x30
 80060f6:	6365      	str	r5, [r4, #52]	; 0x34
 80060f8:	6465      	str	r5, [r4, #68]	; 0x44
 80060fa:	64a5      	str	r5, [r4, #72]	; 0x48
 80060fc:	4620      	mov	r0, r4
 80060fe:	bd70      	pop	{r4, r5, r6, pc}
 8006100:	682b      	ldr	r3, [r5, #0]
 8006102:	b10b      	cbz	r3, 8006108 <__sfp+0x6c>
 8006104:	461d      	mov	r5, r3
 8006106:	e7d4      	b.n	80060b2 <__sfp+0x16>
 8006108:	4630      	mov	r0, r6
 800610a:	2104      	movs	r1, #4
 800610c:	f7ff ffae 	bl	800606c <__sfmoreglue>
 8006110:	6028      	str	r0, [r5, #0]
 8006112:	b108      	cbz	r0, 8006118 <__sfp+0x7c>
 8006114:	4605      	mov	r5, r0
 8006116:	e7cc      	b.n	80060b2 <__sfp+0x16>
 8006118:	230c      	movs	r3, #12
 800611a:	6033      	str	r3, [r6, #0]
 800611c:	bd70      	pop	{r4, r5, r6, pc}
 800611e:	bf00      	nop
 8006120:	0800a5c0 	.word	0x0800a5c0

08006124 <_cleanup>:
 8006124:	4b02      	ldr	r3, [pc, #8]	; (8006130 <_cleanup+0xc>)
 8006126:	4903      	ldr	r1, [pc, #12]	; (8006134 <_cleanup+0x10>)
 8006128:	6818      	ldr	r0, [r3, #0]
 800612a:	f000 bb15 	b.w	8006758 <_fwalk_reent>
 800612e:	bf00      	nop
 8006130:	0800a5c0 	.word	0x0800a5c0
 8006134:	08008edd 	.word	0x08008edd

08006138 <__sinit>:
 8006138:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800613a:	b103      	cbz	r3, 800613e <__sinit+0x6>
 800613c:	4770      	bx	lr
 800613e:	f7ff bf1d 	b.w	8005f7c <__sinit.part.1>
 8006142:	bf00      	nop

08006144 <__sfp_lock_acquire>:
 8006144:	4770      	bx	lr
 8006146:	bf00      	nop

08006148 <__sfp_lock_release>:
 8006148:	4770      	bx	lr
 800614a:	bf00      	nop

0800614c <__sinit_lock_acquire>:
 800614c:	4770      	bx	lr
 800614e:	bf00      	nop

08006150 <__sinit_lock_release>:
 8006150:	4770      	bx	lr
 8006152:	bf00      	nop

08006154 <__fp_lock_all>:
 8006154:	4b02      	ldr	r3, [pc, #8]	; (8006160 <__fp_lock_all+0xc>)
 8006156:	4903      	ldr	r1, [pc, #12]	; (8006164 <__fp_lock_all+0x10>)
 8006158:	6818      	ldr	r0, [r3, #0]
 800615a:	f000 bad7 	b.w	800670c <_fwalk>
 800615e:	bf00      	nop
 8006160:	200004b0 	.word	0x200004b0
 8006164:	08005f69 	.word	0x08005f69

08006168 <__fp_unlock_all>:
 8006168:	4b02      	ldr	r3, [pc, #8]	; (8006174 <__fp_unlock_all+0xc>)
 800616a:	4903      	ldr	r1, [pc, #12]	; (8006178 <__fp_unlock_all+0x10>)
 800616c:	6818      	ldr	r0, [r3, #0]
 800616e:	f000 bacd 	b.w	800670c <_fwalk>
 8006172:	bf00      	nop
 8006174:	200004b0 	.word	0x200004b0
 8006178:	08005f6d 	.word	0x08005f6d

0800617c <__libc_fini_array>:
 800617c:	b538      	push	{r3, r4, r5, lr}
 800617e:	4b08      	ldr	r3, [pc, #32]	; (80061a0 <__libc_fini_array+0x24>)
 8006180:	4d08      	ldr	r5, [pc, #32]	; (80061a4 <__libc_fini_array+0x28>)
 8006182:	1aed      	subs	r5, r5, r3
 8006184:	10ac      	asrs	r4, r5, #2
 8006186:	bf18      	it	ne
 8006188:	18ed      	addne	r5, r5, r3
 800618a:	d005      	beq.n	8006198 <__libc_fini_array+0x1c>
 800618c:	3c01      	subs	r4, #1
 800618e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8006192:	4798      	blx	r3
 8006194:	2c00      	cmp	r4, #0
 8006196:	d1f9      	bne.n	800618c <__libc_fini_array+0x10>
 8006198:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800619c:	f004 bb02 	b.w	800a7a4 <_fini>
 80061a0:	0800a7b0 	.word	0x0800a7b0
 80061a4:	0800a7b4 	.word	0x0800a7b4

080061a8 <_malloc_trim_r>:
 80061a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061aa:	4f23      	ldr	r7, [pc, #140]	; (8006238 <_malloc_trim_r+0x90>)
 80061ac:	460c      	mov	r4, r1
 80061ae:	4606      	mov	r6, r0
 80061b0:	f000 feee 	bl	8006f90 <__malloc_lock>
 80061b4:	68bb      	ldr	r3, [r7, #8]
 80061b6:	685d      	ldr	r5, [r3, #4]
 80061b8:	f025 0503 	bic.w	r5, r5, #3
 80061bc:	1b29      	subs	r1, r5, r4
 80061be:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
 80061c2:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
 80061c6:	f021 010f 	bic.w	r1, r1, #15
 80061ca:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
 80061ce:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 80061d2:	db07      	blt.n	80061e4 <_malloc_trim_r+0x3c>
 80061d4:	4630      	mov	r0, r6
 80061d6:	2100      	movs	r1, #0
 80061d8:	f001 fd6e 	bl	8007cb8 <_sbrk_r>
 80061dc:	68bb      	ldr	r3, [r7, #8]
 80061de:	442b      	add	r3, r5
 80061e0:	4298      	cmp	r0, r3
 80061e2:	d004      	beq.n	80061ee <_malloc_trim_r+0x46>
 80061e4:	4630      	mov	r0, r6
 80061e6:	f000 fed5 	bl	8006f94 <__malloc_unlock>
 80061ea:	2000      	movs	r0, #0
 80061ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80061ee:	4630      	mov	r0, r6
 80061f0:	4261      	negs	r1, r4
 80061f2:	f001 fd61 	bl	8007cb8 <_sbrk_r>
 80061f6:	3001      	adds	r0, #1
 80061f8:	d00d      	beq.n	8006216 <_malloc_trim_r+0x6e>
 80061fa:	4b10      	ldr	r3, [pc, #64]	; (800623c <_malloc_trim_r+0x94>)
 80061fc:	68ba      	ldr	r2, [r7, #8]
 80061fe:	6819      	ldr	r1, [r3, #0]
 8006200:	1b2d      	subs	r5, r5, r4
 8006202:	f045 0501 	orr.w	r5, r5, #1
 8006206:	4630      	mov	r0, r6
 8006208:	1b09      	subs	r1, r1, r4
 800620a:	6055      	str	r5, [r2, #4]
 800620c:	6019      	str	r1, [r3, #0]
 800620e:	f000 fec1 	bl	8006f94 <__malloc_unlock>
 8006212:	2001      	movs	r0, #1
 8006214:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006216:	4630      	mov	r0, r6
 8006218:	2100      	movs	r1, #0
 800621a:	f001 fd4d 	bl	8007cb8 <_sbrk_r>
 800621e:	68ba      	ldr	r2, [r7, #8]
 8006220:	1a83      	subs	r3, r0, r2
 8006222:	2b0f      	cmp	r3, #15
 8006224:	ddde      	ble.n	80061e4 <_malloc_trim_r+0x3c>
 8006226:	4c06      	ldr	r4, [pc, #24]	; (8006240 <_malloc_trim_r+0x98>)
 8006228:	4904      	ldr	r1, [pc, #16]	; (800623c <_malloc_trim_r+0x94>)
 800622a:	6824      	ldr	r4, [r4, #0]
 800622c:	f043 0301 	orr.w	r3, r3, #1
 8006230:	1b00      	subs	r0, r0, r4
 8006232:	6053      	str	r3, [r2, #4]
 8006234:	6008      	str	r0, [r1, #0]
 8006236:	e7d5      	b.n	80061e4 <_malloc_trim_r+0x3c>
 8006238:	20000530 	.word	0x20000530
 800623c:	200104a8 	.word	0x200104a8
 8006240:	2000093c 	.word	0x2000093c

08006244 <_free_r>:
 8006244:	2900      	cmp	r1, #0
 8006246:	d04e      	beq.n	80062e6 <_free_r+0xa2>
 8006248:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800624c:	460c      	mov	r4, r1
 800624e:	4680      	mov	r8, r0
 8006250:	f000 fe9e 	bl	8006f90 <__malloc_lock>
 8006254:	f854 7c04 	ldr.w	r7, [r4, #-4]
 8006258:	4962      	ldr	r1, [pc, #392]	; (80063e4 <_free_r+0x1a0>)
 800625a:	f027 0201 	bic.w	r2, r7, #1
 800625e:	f1a4 0508 	sub.w	r5, r4, #8
 8006262:	18ab      	adds	r3, r5, r2
 8006264:	688e      	ldr	r6, [r1, #8]
 8006266:	6858      	ldr	r0, [r3, #4]
 8006268:	429e      	cmp	r6, r3
 800626a:	f020 0003 	bic.w	r0, r0, #3
 800626e:	d05a      	beq.n	8006326 <_free_r+0xe2>
 8006270:	07fe      	lsls	r6, r7, #31
 8006272:	6058      	str	r0, [r3, #4]
 8006274:	d40b      	bmi.n	800628e <_free_r+0x4a>
 8006276:	f854 7c08 	ldr.w	r7, [r4, #-8]
 800627a:	1bed      	subs	r5, r5, r7
 800627c:	f101 0e08 	add.w	lr, r1, #8
 8006280:	68ac      	ldr	r4, [r5, #8]
 8006282:	4574      	cmp	r4, lr
 8006284:	443a      	add	r2, r7
 8006286:	d067      	beq.n	8006358 <_free_r+0x114>
 8006288:	68ef      	ldr	r7, [r5, #12]
 800628a:	60e7      	str	r7, [r4, #12]
 800628c:	60bc      	str	r4, [r7, #8]
 800628e:	181c      	adds	r4, r3, r0
 8006290:	6864      	ldr	r4, [r4, #4]
 8006292:	07e4      	lsls	r4, r4, #31
 8006294:	d40c      	bmi.n	80062b0 <_free_r+0x6c>
 8006296:	4f54      	ldr	r7, [pc, #336]	; (80063e8 <_free_r+0x1a4>)
 8006298:	689c      	ldr	r4, [r3, #8]
 800629a:	42bc      	cmp	r4, r7
 800629c:	4402      	add	r2, r0
 800629e:	d07c      	beq.n	800639a <_free_r+0x156>
 80062a0:	68d8      	ldr	r0, [r3, #12]
 80062a2:	60e0      	str	r0, [r4, #12]
 80062a4:	f042 0301 	orr.w	r3, r2, #1
 80062a8:	6084      	str	r4, [r0, #8]
 80062aa:	606b      	str	r3, [r5, #4]
 80062ac:	50aa      	str	r2, [r5, r2]
 80062ae:	e003      	b.n	80062b8 <_free_r+0x74>
 80062b0:	f042 0301 	orr.w	r3, r2, #1
 80062b4:	606b      	str	r3, [r5, #4]
 80062b6:	50aa      	str	r2, [r5, r2]
 80062b8:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 80062bc:	d214      	bcs.n	80062e8 <_free_r+0xa4>
 80062be:	08d2      	lsrs	r2, r2, #3
 80062c0:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
 80062c4:	6848      	ldr	r0, [r1, #4]
 80062c6:	689f      	ldr	r7, [r3, #8]
 80062c8:	60af      	str	r7, [r5, #8]
 80062ca:	1092      	asrs	r2, r2, #2
 80062cc:	2401      	movs	r4, #1
 80062ce:	fa04 f202 	lsl.w	r2, r4, r2
 80062d2:	4310      	orrs	r0, r2
 80062d4:	60eb      	str	r3, [r5, #12]
 80062d6:	6048      	str	r0, [r1, #4]
 80062d8:	609d      	str	r5, [r3, #8]
 80062da:	60fd      	str	r5, [r7, #12]
 80062dc:	4640      	mov	r0, r8
 80062de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80062e2:	f000 be57 	b.w	8006f94 <__malloc_unlock>
 80062e6:	4770      	bx	lr
 80062e8:	0a53      	lsrs	r3, r2, #9
 80062ea:	2b04      	cmp	r3, #4
 80062ec:	d847      	bhi.n	800637e <_free_r+0x13a>
 80062ee:	0993      	lsrs	r3, r2, #6
 80062f0:	f103 0438 	add.w	r4, r3, #56	; 0x38
 80062f4:	0060      	lsls	r0, r4, #1
 80062f6:	eb01 0080 	add.w	r0, r1, r0, lsl #2
 80062fa:	493a      	ldr	r1, [pc, #232]	; (80063e4 <_free_r+0x1a0>)
 80062fc:	6883      	ldr	r3, [r0, #8]
 80062fe:	4283      	cmp	r3, r0
 8006300:	d043      	beq.n	800638a <_free_r+0x146>
 8006302:	6859      	ldr	r1, [r3, #4]
 8006304:	f021 0103 	bic.w	r1, r1, #3
 8006308:	4291      	cmp	r1, r2
 800630a:	d902      	bls.n	8006312 <_free_r+0xce>
 800630c:	689b      	ldr	r3, [r3, #8]
 800630e:	4298      	cmp	r0, r3
 8006310:	d1f7      	bne.n	8006302 <_free_r+0xbe>
 8006312:	68da      	ldr	r2, [r3, #12]
 8006314:	60ea      	str	r2, [r5, #12]
 8006316:	60ab      	str	r3, [r5, #8]
 8006318:	4640      	mov	r0, r8
 800631a:	6095      	str	r5, [r2, #8]
 800631c:	60dd      	str	r5, [r3, #12]
 800631e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006322:	f000 be37 	b.w	8006f94 <__malloc_unlock>
 8006326:	07ff      	lsls	r7, r7, #31
 8006328:	4402      	add	r2, r0
 800632a:	d407      	bmi.n	800633c <_free_r+0xf8>
 800632c:	f854 3c08 	ldr.w	r3, [r4, #-8]
 8006330:	1aed      	subs	r5, r5, r3
 8006332:	441a      	add	r2, r3
 8006334:	68a8      	ldr	r0, [r5, #8]
 8006336:	68eb      	ldr	r3, [r5, #12]
 8006338:	60c3      	str	r3, [r0, #12]
 800633a:	6098      	str	r0, [r3, #8]
 800633c:	4b2b      	ldr	r3, [pc, #172]	; (80063ec <_free_r+0x1a8>)
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f042 0001 	orr.w	r0, r2, #1
 8006344:	429a      	cmp	r2, r3
 8006346:	6068      	str	r0, [r5, #4]
 8006348:	608d      	str	r5, [r1, #8]
 800634a:	d3c7      	bcc.n	80062dc <_free_r+0x98>
 800634c:	4b28      	ldr	r3, [pc, #160]	; (80063f0 <_free_r+0x1ac>)
 800634e:	4640      	mov	r0, r8
 8006350:	6819      	ldr	r1, [r3, #0]
 8006352:	f7ff ff29 	bl	80061a8 <_malloc_trim_r>
 8006356:	e7c1      	b.n	80062dc <_free_r+0x98>
 8006358:	1819      	adds	r1, r3, r0
 800635a:	6849      	ldr	r1, [r1, #4]
 800635c:	07c9      	lsls	r1, r1, #31
 800635e:	d409      	bmi.n	8006374 <_free_r+0x130>
 8006360:	68d9      	ldr	r1, [r3, #12]
 8006362:	689b      	ldr	r3, [r3, #8]
 8006364:	4402      	add	r2, r0
 8006366:	f042 0001 	orr.w	r0, r2, #1
 800636a:	60d9      	str	r1, [r3, #12]
 800636c:	608b      	str	r3, [r1, #8]
 800636e:	6068      	str	r0, [r5, #4]
 8006370:	50aa      	str	r2, [r5, r2]
 8006372:	e7b3      	b.n	80062dc <_free_r+0x98>
 8006374:	f042 0301 	orr.w	r3, r2, #1
 8006378:	606b      	str	r3, [r5, #4]
 800637a:	50aa      	str	r2, [r5, r2]
 800637c:	e7ae      	b.n	80062dc <_free_r+0x98>
 800637e:	2b14      	cmp	r3, #20
 8006380:	d814      	bhi.n	80063ac <_free_r+0x168>
 8006382:	f103 045b 	add.w	r4, r3, #91	; 0x5b
 8006386:	0060      	lsls	r0, r4, #1
 8006388:	e7b5      	b.n	80062f6 <_free_r+0xb2>
 800638a:	684a      	ldr	r2, [r1, #4]
 800638c:	10a4      	asrs	r4, r4, #2
 800638e:	2001      	movs	r0, #1
 8006390:	40a0      	lsls	r0, r4
 8006392:	4302      	orrs	r2, r0
 8006394:	604a      	str	r2, [r1, #4]
 8006396:	461a      	mov	r2, r3
 8006398:	e7bc      	b.n	8006314 <_free_r+0xd0>
 800639a:	f042 0301 	orr.w	r3, r2, #1
 800639e:	614d      	str	r5, [r1, #20]
 80063a0:	610d      	str	r5, [r1, #16]
 80063a2:	60ec      	str	r4, [r5, #12]
 80063a4:	60ac      	str	r4, [r5, #8]
 80063a6:	606b      	str	r3, [r5, #4]
 80063a8:	50aa      	str	r2, [r5, r2]
 80063aa:	e797      	b.n	80062dc <_free_r+0x98>
 80063ac:	2b54      	cmp	r3, #84	; 0x54
 80063ae:	d804      	bhi.n	80063ba <_free_r+0x176>
 80063b0:	0b13      	lsrs	r3, r2, #12
 80063b2:	f103 046e 	add.w	r4, r3, #110	; 0x6e
 80063b6:	0060      	lsls	r0, r4, #1
 80063b8:	e79d      	b.n	80062f6 <_free_r+0xb2>
 80063ba:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 80063be:	d804      	bhi.n	80063ca <_free_r+0x186>
 80063c0:	0bd3      	lsrs	r3, r2, #15
 80063c2:	f103 0477 	add.w	r4, r3, #119	; 0x77
 80063c6:	0060      	lsls	r0, r4, #1
 80063c8:	e795      	b.n	80062f6 <_free_r+0xb2>
 80063ca:	f240 5054 	movw	r0, #1364	; 0x554
 80063ce:	4283      	cmp	r3, r0
 80063d0:	d804      	bhi.n	80063dc <_free_r+0x198>
 80063d2:	0c93      	lsrs	r3, r2, #18
 80063d4:	f103 047c 	add.w	r4, r3, #124	; 0x7c
 80063d8:	0060      	lsls	r0, r4, #1
 80063da:	e78c      	b.n	80062f6 <_free_r+0xb2>
 80063dc:	20fc      	movs	r0, #252	; 0xfc
 80063de:	247e      	movs	r4, #126	; 0x7e
 80063e0:	e789      	b.n	80062f6 <_free_r+0xb2>
 80063e2:	bf00      	nop
 80063e4:	20000530 	.word	0x20000530
 80063e8:	20000538 	.word	0x20000538
 80063ec:	20000938 	.word	0x20000938
 80063f0:	200104a4 	.word	0x200104a4

080063f4 <__sfvwrite_r>:
 80063f4:	6893      	ldr	r3, [r2, #8]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d07a      	beq.n	80064f0 <__sfvwrite_r+0xfc>
 80063fa:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063fe:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
 8006402:	f01e 0f08 	tst.w	lr, #8
 8006406:	b083      	sub	sp, #12
 8006408:	460c      	mov	r4, r1
 800640a:	4681      	mov	r9, r0
 800640c:	4616      	mov	r6, r2
 800640e:	d026      	beq.n	800645e <__sfvwrite_r+0x6a>
 8006410:	690b      	ldr	r3, [r1, #16]
 8006412:	b323      	cbz	r3, 800645e <__sfvwrite_r+0x6a>
 8006414:	f00e 0802 	and.w	r8, lr, #2
 8006418:	fa1f f088 	uxth.w	r0, r8
 800641c:	6835      	ldr	r5, [r6, #0]
 800641e:	b370      	cbz	r0, 800647e <__sfvwrite_r+0x8a>
 8006420:	f04f 0a00 	mov.w	sl, #0
 8006424:	f8df b2e0 	ldr.w	fp, [pc, #736]	; 8006708 <__sfvwrite_r+0x314>
 8006428:	46d0      	mov	r8, sl
 800642a:	45d8      	cmp	r8, fp
 800642c:	4643      	mov	r3, r8
 800642e:	4652      	mov	r2, sl
 8006430:	bf28      	it	cs
 8006432:	465b      	movcs	r3, fp
 8006434:	4648      	mov	r0, r9
 8006436:	f1b8 0f00 	cmp.w	r8, #0
 800643a:	d053      	beq.n	80064e4 <__sfvwrite_r+0xf0>
 800643c:	69e1      	ldr	r1, [r4, #28]
 800643e:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8006440:	47b8      	blx	r7
 8006442:	2800      	cmp	r0, #0
 8006444:	dd73      	ble.n	800652e <__sfvwrite_r+0x13a>
 8006446:	68b3      	ldr	r3, [r6, #8]
 8006448:	1a1b      	subs	r3, r3, r0
 800644a:	4482      	add	sl, r0
 800644c:	ebc0 0808 	rsb	r8, r0, r8
 8006450:	60b3      	str	r3, [r6, #8]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d1e9      	bne.n	800642a <__sfvwrite_r+0x36>
 8006456:	2000      	movs	r0, #0
 8006458:	b003      	add	sp, #12
 800645a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800645e:	4648      	mov	r0, r9
 8006460:	4621      	mov	r1, r4
 8006462:	f7fe fbeb 	bl	8004c3c <__swsetup_r>
 8006466:	2800      	cmp	r0, #0
 8006468:	f040 8145 	bne.w	80066f6 <__sfvwrite_r+0x302>
 800646c:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
 8006470:	6835      	ldr	r5, [r6, #0]
 8006472:	f00e 0802 	and.w	r8, lr, #2
 8006476:	fa1f f088 	uxth.w	r0, r8
 800647a:	2800      	cmp	r0, #0
 800647c:	d1d0      	bne.n	8006420 <__sfvwrite_r+0x2c>
 800647e:	f01e 0b01 	ands.w	fp, lr, #1
 8006482:	d15d      	bne.n	8006540 <__sfvwrite_r+0x14c>
 8006484:	46d8      	mov	r8, fp
 8006486:	f1b8 0f00 	cmp.w	r8, #0
 800648a:	d025      	beq.n	80064d8 <__sfvwrite_r+0xe4>
 800648c:	f41e 7f00 	tst.w	lr, #512	; 0x200
 8006490:	68a7      	ldr	r7, [r4, #8]
 8006492:	d02f      	beq.n	80064f4 <__sfvwrite_r+0x100>
 8006494:	45b8      	cmp	r8, r7
 8006496:	46ba      	mov	sl, r7
 8006498:	f0c0 80a9 	bcc.w	80065ee <__sfvwrite_r+0x1fa>
 800649c:	f41e 6f90 	tst.w	lr, #1152	; 0x480
 80064a0:	f040 80b6 	bne.w	8006610 <__sfvwrite_r+0x21c>
 80064a4:	6820      	ldr	r0, [r4, #0]
 80064a6:	4652      	mov	r2, sl
 80064a8:	4659      	mov	r1, fp
 80064aa:	f000 fd0d 	bl	8006ec8 <memmove>
 80064ae:	68a0      	ldr	r0, [r4, #8]
 80064b0:	6822      	ldr	r2, [r4, #0]
 80064b2:	1bc0      	subs	r0, r0, r7
 80064b4:	eb02 030a 	add.w	r3, r2, sl
 80064b8:	60a0      	str	r0, [r4, #8]
 80064ba:	6023      	str	r3, [r4, #0]
 80064bc:	4640      	mov	r0, r8
 80064be:	68b3      	ldr	r3, [r6, #8]
 80064c0:	1a1b      	subs	r3, r3, r0
 80064c2:	4483      	add	fp, r0
 80064c4:	ebc0 0808 	rsb	r8, r0, r8
 80064c8:	60b3      	str	r3, [r6, #8]
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d0c3      	beq.n	8006456 <__sfvwrite_r+0x62>
 80064ce:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
 80064d2:	f1b8 0f00 	cmp.w	r8, #0
 80064d6:	d1d9      	bne.n	800648c <__sfvwrite_r+0x98>
 80064d8:	f8d5 b000 	ldr.w	fp, [r5]
 80064dc:	f8d5 8004 	ldr.w	r8, [r5, #4]
 80064e0:	3508      	adds	r5, #8
 80064e2:	e7d0      	b.n	8006486 <__sfvwrite_r+0x92>
 80064e4:	f8d5 a000 	ldr.w	sl, [r5]
 80064e8:	f8d5 8004 	ldr.w	r8, [r5, #4]
 80064ec:	3508      	adds	r5, #8
 80064ee:	e79c      	b.n	800642a <__sfvwrite_r+0x36>
 80064f0:	2000      	movs	r0, #0
 80064f2:	4770      	bx	lr
 80064f4:	6820      	ldr	r0, [r4, #0]
 80064f6:	6923      	ldr	r3, [r4, #16]
 80064f8:	4298      	cmp	r0, r3
 80064fa:	d803      	bhi.n	8006504 <__sfvwrite_r+0x110>
 80064fc:	6962      	ldr	r2, [r4, #20]
 80064fe:	4590      	cmp	r8, r2
 8006500:	f080 80b9 	bcs.w	8006676 <__sfvwrite_r+0x282>
 8006504:	4547      	cmp	r7, r8
 8006506:	bf28      	it	cs
 8006508:	4647      	movcs	r7, r8
 800650a:	463a      	mov	r2, r7
 800650c:	4659      	mov	r1, fp
 800650e:	f000 fcdb 	bl	8006ec8 <memmove>
 8006512:	68a3      	ldr	r3, [r4, #8]
 8006514:	6822      	ldr	r2, [r4, #0]
 8006516:	1bdb      	subs	r3, r3, r7
 8006518:	443a      	add	r2, r7
 800651a:	60a3      	str	r3, [r4, #8]
 800651c:	6022      	str	r2, [r4, #0]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d14a      	bne.n	80065b8 <__sfvwrite_r+0x1c4>
 8006522:	4648      	mov	r0, r9
 8006524:	4621      	mov	r1, r4
 8006526:	f7ff fcf7 	bl	8005f18 <_fflush_r>
 800652a:	2800      	cmp	r0, #0
 800652c:	d044      	beq.n	80065b8 <__sfvwrite_r+0x1c4>
 800652e:	89a3      	ldrh	r3, [r4, #12]
 8006530:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006534:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006538:	81a3      	strh	r3, [r4, #12]
 800653a:	b003      	add	sp, #12
 800653c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006540:	4680      	mov	r8, r0
 8006542:	9000      	str	r0, [sp, #0]
 8006544:	4683      	mov	fp, r0
 8006546:	4682      	mov	sl, r0
 8006548:	f1ba 0f00 	cmp.w	sl, #0
 800654c:	d02c      	beq.n	80065a8 <__sfvwrite_r+0x1b4>
 800654e:	9b00      	ldr	r3, [sp, #0]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d050      	beq.n	80065f6 <__sfvwrite_r+0x202>
 8006554:	6820      	ldr	r0, [r4, #0]
 8006556:	6921      	ldr	r1, [r4, #16]
 8006558:	f8d4 e008 	ldr.w	lr, [r4, #8]
 800655c:	6962      	ldr	r2, [r4, #20]
 800655e:	45d0      	cmp	r8, sl
 8006560:	4643      	mov	r3, r8
 8006562:	bf28      	it	cs
 8006564:	4653      	movcs	r3, sl
 8006566:	4288      	cmp	r0, r1
 8006568:	461f      	mov	r7, r3
 800656a:	d904      	bls.n	8006576 <__sfvwrite_r+0x182>
 800656c:	eb0e 0c02 	add.w	ip, lr, r2
 8006570:	4563      	cmp	r3, ip
 8006572:	f300 8092 	bgt.w	800669a <__sfvwrite_r+0x2a6>
 8006576:	4293      	cmp	r3, r2
 8006578:	db20      	blt.n	80065bc <__sfvwrite_r+0x1c8>
 800657a:	4613      	mov	r3, r2
 800657c:	6a67      	ldr	r7, [r4, #36]	; 0x24
 800657e:	69e1      	ldr	r1, [r4, #28]
 8006580:	4648      	mov	r0, r9
 8006582:	465a      	mov	r2, fp
 8006584:	47b8      	blx	r7
 8006586:	1e07      	subs	r7, r0, #0
 8006588:	ddd1      	ble.n	800652e <__sfvwrite_r+0x13a>
 800658a:	ebb8 0807 	subs.w	r8, r8, r7
 800658e:	d025      	beq.n	80065dc <__sfvwrite_r+0x1e8>
 8006590:	68b3      	ldr	r3, [r6, #8]
 8006592:	1bdb      	subs	r3, r3, r7
 8006594:	44bb      	add	fp, r7
 8006596:	ebc7 0a0a 	rsb	sl, r7, sl
 800659a:	60b3      	str	r3, [r6, #8]
 800659c:	2b00      	cmp	r3, #0
 800659e:	f43f af5a 	beq.w	8006456 <__sfvwrite_r+0x62>
 80065a2:	f1ba 0f00 	cmp.w	sl, #0
 80065a6:	d1d2      	bne.n	800654e <__sfvwrite_r+0x15a>
 80065a8:	2300      	movs	r3, #0
 80065aa:	f8d5 b000 	ldr.w	fp, [r5]
 80065ae:	f8d5 a004 	ldr.w	sl, [r5, #4]
 80065b2:	9300      	str	r3, [sp, #0]
 80065b4:	3508      	adds	r5, #8
 80065b6:	e7c7      	b.n	8006548 <__sfvwrite_r+0x154>
 80065b8:	4638      	mov	r0, r7
 80065ba:	e780      	b.n	80064be <__sfvwrite_r+0xca>
 80065bc:	461a      	mov	r2, r3
 80065be:	4659      	mov	r1, fp
 80065c0:	9301      	str	r3, [sp, #4]
 80065c2:	f000 fc81 	bl	8006ec8 <memmove>
 80065c6:	68a2      	ldr	r2, [r4, #8]
 80065c8:	6821      	ldr	r1, [r4, #0]
 80065ca:	9b01      	ldr	r3, [sp, #4]
 80065cc:	ebb8 0807 	subs.w	r8, r8, r7
 80065d0:	eba2 0203 	sub.w	r2, r2, r3
 80065d4:	440b      	add	r3, r1
 80065d6:	60a2      	str	r2, [r4, #8]
 80065d8:	6023      	str	r3, [r4, #0]
 80065da:	d1d9      	bne.n	8006590 <__sfvwrite_r+0x19c>
 80065dc:	4648      	mov	r0, r9
 80065de:	4621      	mov	r1, r4
 80065e0:	f7ff fc9a 	bl	8005f18 <_fflush_r>
 80065e4:	2800      	cmp	r0, #0
 80065e6:	d1a2      	bne.n	800652e <__sfvwrite_r+0x13a>
 80065e8:	f8cd 8000 	str.w	r8, [sp]
 80065ec:	e7d0      	b.n	8006590 <__sfvwrite_r+0x19c>
 80065ee:	6820      	ldr	r0, [r4, #0]
 80065f0:	4647      	mov	r7, r8
 80065f2:	46c2      	mov	sl, r8
 80065f4:	e757      	b.n	80064a6 <__sfvwrite_r+0xb2>
 80065f6:	4658      	mov	r0, fp
 80065f8:	210a      	movs	r1, #10
 80065fa:	4652      	mov	r2, sl
 80065fc:	f000 fc1a 	bl	8006e34 <memchr>
 8006600:	2800      	cmp	r0, #0
 8006602:	d073      	beq.n	80066ec <__sfvwrite_r+0x2f8>
 8006604:	3001      	adds	r0, #1
 8006606:	2301      	movs	r3, #1
 8006608:	ebcb 0800 	rsb	r8, fp, r0
 800660c:	9300      	str	r3, [sp, #0]
 800660e:	e7a1      	b.n	8006554 <__sfvwrite_r+0x160>
 8006610:	6967      	ldr	r7, [r4, #20]
 8006612:	6921      	ldr	r1, [r4, #16]
 8006614:	6823      	ldr	r3, [r4, #0]
 8006616:	eb07 0747 	add.w	r7, r7, r7, lsl #1
 800661a:	1a5b      	subs	r3, r3, r1
 800661c:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
 8006620:	1c58      	adds	r0, r3, #1
 8006622:	107f      	asrs	r7, r7, #1
 8006624:	4440      	add	r0, r8
 8006626:	4287      	cmp	r7, r0
 8006628:	463a      	mov	r2, r7
 800662a:	bf3c      	itt	cc
 800662c:	4607      	movcc	r7, r0
 800662e:	463a      	movcc	r2, r7
 8006630:	f41e 6f80 	tst.w	lr, #1024	; 0x400
 8006634:	9300      	str	r3, [sp, #0]
 8006636:	d046      	beq.n	80066c6 <__sfvwrite_r+0x2d2>
 8006638:	4611      	mov	r1, r2
 800663a:	4648      	mov	r0, r9
 800663c:	f000 f968 	bl	8006910 <_malloc_r>
 8006640:	9b00      	ldr	r3, [sp, #0]
 8006642:	4682      	mov	sl, r0
 8006644:	2800      	cmp	r0, #0
 8006646:	d059      	beq.n	80066fc <__sfvwrite_r+0x308>
 8006648:	461a      	mov	r2, r3
 800664a:	6921      	ldr	r1, [r4, #16]
 800664c:	9300      	str	r3, [sp, #0]
 800664e:	f7fc ff25 	bl	800349c <memcpy>
 8006652:	89a2      	ldrh	r2, [r4, #12]
 8006654:	9b00      	ldr	r3, [sp, #0]
 8006656:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800665a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800665e:	81a2      	strh	r2, [r4, #12]
 8006660:	eb0a 0003 	add.w	r0, sl, r3
 8006664:	1afb      	subs	r3, r7, r3
 8006666:	f8c4 a010 	str.w	sl, [r4, #16]
 800666a:	6167      	str	r7, [r4, #20]
 800666c:	6020      	str	r0, [r4, #0]
 800666e:	60a3      	str	r3, [r4, #8]
 8006670:	4647      	mov	r7, r8
 8006672:	46c2      	mov	sl, r8
 8006674:	e717      	b.n	80064a6 <__sfvwrite_r+0xb2>
 8006676:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800667a:	4543      	cmp	r3, r8
 800667c:	bf28      	it	cs
 800667e:	4643      	movcs	r3, r8
 8006680:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8006682:	fb93 f3f2 	sdiv	r3, r3, r2
 8006686:	4648      	mov	r0, r9
 8006688:	fb03 f302 	mul.w	r3, r3, r2
 800668c:	69e1      	ldr	r1, [r4, #28]
 800668e:	465a      	mov	r2, fp
 8006690:	47b8      	blx	r7
 8006692:	2800      	cmp	r0, #0
 8006694:	f73f af13 	bgt.w	80064be <__sfvwrite_r+0xca>
 8006698:	e749      	b.n	800652e <__sfvwrite_r+0x13a>
 800669a:	4662      	mov	r2, ip
 800669c:	4659      	mov	r1, fp
 800669e:	f8cd c004 	str.w	ip, [sp, #4]
 80066a2:	f000 fc11 	bl	8006ec8 <memmove>
 80066a6:	6823      	ldr	r3, [r4, #0]
 80066a8:	f8dd c004 	ldr.w	ip, [sp, #4]
 80066ac:	4463      	add	r3, ip
 80066ae:	6023      	str	r3, [r4, #0]
 80066b0:	4648      	mov	r0, r9
 80066b2:	4621      	mov	r1, r4
 80066b4:	f7ff fc30 	bl	8005f18 <_fflush_r>
 80066b8:	f8dd c004 	ldr.w	ip, [sp, #4]
 80066bc:	2800      	cmp	r0, #0
 80066be:	f47f af36 	bne.w	800652e <__sfvwrite_r+0x13a>
 80066c2:	4667      	mov	r7, ip
 80066c4:	e761      	b.n	800658a <__sfvwrite_r+0x196>
 80066c6:	4648      	mov	r0, r9
 80066c8:	f001 f8d2 	bl	8007870 <_realloc_r>
 80066cc:	9b00      	ldr	r3, [sp, #0]
 80066ce:	4682      	mov	sl, r0
 80066d0:	2800      	cmp	r0, #0
 80066d2:	d1c5      	bne.n	8006660 <__sfvwrite_r+0x26c>
 80066d4:	4648      	mov	r0, r9
 80066d6:	6921      	ldr	r1, [r4, #16]
 80066d8:	f7ff fdb4 	bl	8006244 <_free_r>
 80066dc:	89a3      	ldrh	r3, [r4, #12]
 80066de:	220c      	movs	r2, #12
 80066e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80066e4:	b29b      	uxth	r3, r3
 80066e6:	f8c9 2000 	str.w	r2, [r9]
 80066ea:	e721      	b.n	8006530 <__sfvwrite_r+0x13c>
 80066ec:	2301      	movs	r3, #1
 80066ee:	f10a 0801 	add.w	r8, sl, #1
 80066f2:	9300      	str	r3, [sp, #0]
 80066f4:	e72e      	b.n	8006554 <__sfvwrite_r+0x160>
 80066f6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80066fa:	e6ad      	b.n	8006458 <__sfvwrite_r+0x64>
 80066fc:	230c      	movs	r3, #12
 80066fe:	f8c9 3000 	str.w	r3, [r9]
 8006702:	89a3      	ldrh	r3, [r4, #12]
 8006704:	e714      	b.n	8006530 <__sfvwrite_r+0x13c>
 8006706:	bf00      	nop
 8006708:	7ffffc00 	.word	0x7ffffc00

0800670c <_fwalk>:
 800670c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006710:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
 8006714:	d01b      	beq.n	800674e <_fwalk+0x42>
 8006716:	4688      	mov	r8, r1
 8006718:	2600      	movs	r6, #0
 800671a:	687d      	ldr	r5, [r7, #4]
 800671c:	68bc      	ldr	r4, [r7, #8]
 800671e:	3d01      	subs	r5, #1
 8006720:	d40f      	bmi.n	8006742 <_fwalk+0x36>
 8006722:	89a3      	ldrh	r3, [r4, #12]
 8006724:	2b01      	cmp	r3, #1
 8006726:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
 800672a:	d906      	bls.n	800673a <_fwalk+0x2e>
 800672c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 8006730:	3301      	adds	r3, #1
 8006732:	4620      	mov	r0, r4
 8006734:	d001      	beq.n	800673a <_fwalk+0x2e>
 8006736:	47c0      	blx	r8
 8006738:	4306      	orrs	r6, r0
 800673a:	1c6b      	adds	r3, r5, #1
 800673c:	f104 0468 	add.w	r4, r4, #104	; 0x68
 8006740:	d1ef      	bne.n	8006722 <_fwalk+0x16>
 8006742:	683f      	ldr	r7, [r7, #0]
 8006744:	2f00      	cmp	r7, #0
 8006746:	d1e8      	bne.n	800671a <_fwalk+0xe>
 8006748:	4630      	mov	r0, r6
 800674a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800674e:	463e      	mov	r6, r7
 8006750:	4630      	mov	r0, r6
 8006752:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006756:	bf00      	nop

08006758 <_fwalk_reent>:
 8006758:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800675c:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
 8006760:	d01f      	beq.n	80067a2 <_fwalk_reent+0x4a>
 8006762:	4688      	mov	r8, r1
 8006764:	4606      	mov	r6, r0
 8006766:	f04f 0900 	mov.w	r9, #0
 800676a:	687d      	ldr	r5, [r7, #4]
 800676c:	68bc      	ldr	r4, [r7, #8]
 800676e:	3d01      	subs	r5, #1
 8006770:	d411      	bmi.n	8006796 <_fwalk_reent+0x3e>
 8006772:	89a3      	ldrh	r3, [r4, #12]
 8006774:	2b01      	cmp	r3, #1
 8006776:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
 800677a:	d908      	bls.n	800678e <_fwalk_reent+0x36>
 800677c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 8006780:	3301      	adds	r3, #1
 8006782:	4621      	mov	r1, r4
 8006784:	4630      	mov	r0, r6
 8006786:	d002      	beq.n	800678e <_fwalk_reent+0x36>
 8006788:	47c0      	blx	r8
 800678a:	ea49 0900 	orr.w	r9, r9, r0
 800678e:	1c6b      	adds	r3, r5, #1
 8006790:	f104 0468 	add.w	r4, r4, #104	; 0x68
 8006794:	d1ed      	bne.n	8006772 <_fwalk_reent+0x1a>
 8006796:	683f      	ldr	r7, [r7, #0]
 8006798:	2f00      	cmp	r7, #0
 800679a:	d1e6      	bne.n	800676a <_fwalk_reent+0x12>
 800679c:	4648      	mov	r0, r9
 800679e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80067a2:	46b9      	mov	r9, r7
 80067a4:	4648      	mov	r0, r9
 80067a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80067aa:	bf00      	nop

080067ac <_setlocale_r>:
 80067ac:	b1c2      	cbz	r2, 80067e0 <_setlocale_r+0x34>
 80067ae:	b510      	push	{r4, lr}
 80067b0:	4610      	mov	r0, r2
 80067b2:	490c      	ldr	r1, [pc, #48]	; (80067e4 <_setlocale_r+0x38>)
 80067b4:	4614      	mov	r4, r2
 80067b6:	f001 fae7 	bl	8007d88 <strcmp>
 80067ba:	b908      	cbnz	r0, 80067c0 <_setlocale_r+0x14>
 80067bc:	480a      	ldr	r0, [pc, #40]	; (80067e8 <_setlocale_r+0x3c>)
 80067be:	bd10      	pop	{r4, pc}
 80067c0:	4620      	mov	r0, r4
 80067c2:	4909      	ldr	r1, [pc, #36]	; (80067e8 <_setlocale_r+0x3c>)
 80067c4:	f001 fae0 	bl	8007d88 <strcmp>
 80067c8:	2800      	cmp	r0, #0
 80067ca:	d0f7      	beq.n	80067bc <_setlocale_r+0x10>
 80067cc:	4620      	mov	r0, r4
 80067ce:	4907      	ldr	r1, [pc, #28]	; (80067ec <_setlocale_r+0x40>)
 80067d0:	f001 fada 	bl	8007d88 <strcmp>
 80067d4:	4b04      	ldr	r3, [pc, #16]	; (80067e8 <_setlocale_r+0x3c>)
 80067d6:	2800      	cmp	r0, #0
 80067d8:	bf0c      	ite	eq
 80067da:	4618      	moveq	r0, r3
 80067dc:	2000      	movne	r0, #0
 80067de:	bd10      	pop	{r4, pc}
 80067e0:	4801      	ldr	r0, [pc, #4]	; (80067e8 <_setlocale_r+0x3c>)
 80067e2:	4770      	bx	lr
 80067e4:	0800a638 	.word	0x0800a638
 80067e8:	0800a5bc 	.word	0x0800a5bc
 80067ec:	0800a33c 	.word	0x0800a33c

080067f0 <__locale_charset>:
 80067f0:	4800      	ldr	r0, [pc, #0]	; (80067f4 <__locale_charset+0x4>)
 80067f2:	4770      	bx	lr
 80067f4:	2000050c 	.word	0x2000050c

080067f8 <__locale_mb_cur_max>:
 80067f8:	4b01      	ldr	r3, [pc, #4]	; (8006800 <__locale_mb_cur_max+0x8>)
 80067fa:	6818      	ldr	r0, [r3, #0]
 80067fc:	4770      	bx	lr
 80067fe:	bf00      	nop
 8006800:	2000052c 	.word	0x2000052c

08006804 <__locale_msgcharset>:
 8006804:	4800      	ldr	r0, [pc, #0]	; (8006808 <__locale_msgcharset+0x4>)
 8006806:	4770      	bx	lr
 8006808:	200004b4 	.word	0x200004b4

0800680c <__locale_cjk_lang>:
 800680c:	2000      	movs	r0, #0
 800680e:	4770      	bx	lr

08006810 <_localeconv_r>:
 8006810:	4800      	ldr	r0, [pc, #0]	; (8006814 <_localeconv_r+0x4>)
 8006812:	4770      	bx	lr
 8006814:	200004d4 	.word	0x200004d4

08006818 <setlocale>:
 8006818:	4b02      	ldr	r3, [pc, #8]	; (8006824 <setlocale+0xc>)
 800681a:	460a      	mov	r2, r1
 800681c:	4601      	mov	r1, r0
 800681e:	6818      	ldr	r0, [r3, #0]
 8006820:	f7ff bfc4 	b.w	80067ac <_setlocale_r>
 8006824:	200004b0 	.word	0x200004b0

08006828 <localeconv>:
 8006828:	4800      	ldr	r0, [pc, #0]	; (800682c <localeconv+0x4>)
 800682a:	4770      	bx	lr
 800682c:	200004d4 	.word	0x200004d4

08006830 <__smakebuf_r>:
 8006830:	898b      	ldrh	r3, [r1, #12]
 8006832:	b29a      	uxth	r2, r3
 8006834:	f012 0f02 	tst.w	r2, #2
 8006838:	d13c      	bne.n	80068b4 <__smakebuf_r+0x84>
 800683a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800683c:	460c      	mov	r4, r1
 800683e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006842:	2900      	cmp	r1, #0
 8006844:	b091      	sub	sp, #68	; 0x44
 8006846:	4605      	mov	r5, r0
 8006848:	db19      	blt.n	800687e <__smakebuf_r+0x4e>
 800684a:	aa01      	add	r2, sp, #4
 800684c:	f002 fc0e 	bl	800906c <_fstat_r>
 8006850:	2800      	cmp	r0, #0
 8006852:	db12      	blt.n	800687a <__smakebuf_r+0x4a>
 8006854:	9b02      	ldr	r3, [sp, #8]
 8006856:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 800685a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800685e:	f5a3 5700 	sub.w	r7, r3, #8192	; 0x2000
 8006862:	fab7 f787 	clz	r7, r7
 8006866:	ea4f 1757 	mov.w	r7, r7, lsr #5
 800686a:	d02a      	beq.n	80068c2 <__smakebuf_r+0x92>
 800686c:	89a3      	ldrh	r3, [r4, #12]
 800686e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006872:	81a3      	strh	r3, [r4, #12]
 8006874:	f44f 6680 	mov.w	r6, #1024	; 0x400
 8006878:	e00b      	b.n	8006892 <__smakebuf_r+0x62>
 800687a:	89a3      	ldrh	r3, [r4, #12]
 800687c:	b29a      	uxth	r2, r3
 800687e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8006882:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006886:	81a3      	strh	r3, [r4, #12]
 8006888:	bf0c      	ite	eq
 800688a:	f44f 6680 	moveq.w	r6, #1024	; 0x400
 800688e:	2640      	movne	r6, #64	; 0x40
 8006890:	2700      	movs	r7, #0
 8006892:	4628      	mov	r0, r5
 8006894:	4631      	mov	r1, r6
 8006896:	f000 f83b 	bl	8006910 <_malloc_r>
 800689a:	89a3      	ldrh	r3, [r4, #12]
 800689c:	b340      	cbz	r0, 80068f0 <__smakebuf_r+0xc0>
 800689e:	4a1a      	ldr	r2, [pc, #104]	; (8006908 <__smakebuf_r+0xd8>)
 80068a0:	63ea      	str	r2, [r5, #60]	; 0x3c
 80068a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80068a6:	81a3      	strh	r3, [r4, #12]
 80068a8:	6020      	str	r0, [r4, #0]
 80068aa:	6120      	str	r0, [r4, #16]
 80068ac:	6166      	str	r6, [r4, #20]
 80068ae:	b99f      	cbnz	r7, 80068d8 <__smakebuf_r+0xa8>
 80068b0:	b011      	add	sp, #68	; 0x44
 80068b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80068b4:	f101 0343 	add.w	r3, r1, #67	; 0x43
 80068b8:	2201      	movs	r2, #1
 80068ba:	600b      	str	r3, [r1, #0]
 80068bc:	610b      	str	r3, [r1, #16]
 80068be:	614a      	str	r2, [r1, #20]
 80068c0:	4770      	bx	lr
 80068c2:	4b12      	ldr	r3, [pc, #72]	; (800690c <__smakebuf_r+0xdc>)
 80068c4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80068c6:	429a      	cmp	r2, r3
 80068c8:	d1d0      	bne.n	800686c <__smakebuf_r+0x3c>
 80068ca:	89a3      	ldrh	r3, [r4, #12]
 80068cc:	f44f 6680 	mov.w	r6, #1024	; 0x400
 80068d0:	4333      	orrs	r3, r6
 80068d2:	81a3      	strh	r3, [r4, #12]
 80068d4:	64e6      	str	r6, [r4, #76]	; 0x4c
 80068d6:	e7dc      	b.n	8006892 <__smakebuf_r+0x62>
 80068d8:	4628      	mov	r0, r5
 80068da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80068de:	f002 fbd9 	bl	8009094 <_isatty_r>
 80068e2:	2800      	cmp	r0, #0
 80068e4:	d0e4      	beq.n	80068b0 <__smakebuf_r+0x80>
 80068e6:	89a3      	ldrh	r3, [r4, #12]
 80068e8:	f043 0301 	orr.w	r3, r3, #1
 80068ec:	81a3      	strh	r3, [r4, #12]
 80068ee:	e7df      	b.n	80068b0 <__smakebuf_r+0x80>
 80068f0:	059a      	lsls	r2, r3, #22
 80068f2:	d4dd      	bmi.n	80068b0 <__smakebuf_r+0x80>
 80068f4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80068f8:	f043 0302 	orr.w	r3, r3, #2
 80068fc:	2101      	movs	r1, #1
 80068fe:	81a3      	strh	r3, [r4, #12]
 8006900:	6022      	str	r2, [r4, #0]
 8006902:	6122      	str	r2, [r4, #16]
 8006904:	6161      	str	r1, [r4, #20]
 8006906:	e7d3      	b.n	80068b0 <__smakebuf_r+0x80>
 8006908:	08005f71 	.word	0x08005f71
 800690c:	08007d3d 	.word	0x08007d3d

08006910 <_malloc_r>:
 8006910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006914:	f101 050b 	add.w	r5, r1, #11
 8006918:	2d16      	cmp	r5, #22
 800691a:	b083      	sub	sp, #12
 800691c:	4606      	mov	r6, r0
 800691e:	d927      	bls.n	8006970 <_malloc_r+0x60>
 8006920:	f035 0507 	bics.w	r5, r5, #7
 8006924:	f100 80b6 	bmi.w	8006a94 <_malloc_r+0x184>
 8006928:	42a9      	cmp	r1, r5
 800692a:	f200 80b3 	bhi.w	8006a94 <_malloc_r+0x184>
 800692e:	f000 fb2f 	bl	8006f90 <__malloc_lock>
 8006932:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 8006936:	d222      	bcs.n	800697e <_malloc_r+0x6e>
 8006938:	4fc2      	ldr	r7, [pc, #776]	; (8006c44 <_malloc_r+0x334>)
 800693a:	08e8      	lsrs	r0, r5, #3
 800693c:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
 8006940:	68dc      	ldr	r4, [r3, #12]
 8006942:	429c      	cmp	r4, r3
 8006944:	f000 81c8 	beq.w	8006cd8 <_malloc_r+0x3c8>
 8006948:	6863      	ldr	r3, [r4, #4]
 800694a:	68e1      	ldr	r1, [r4, #12]
 800694c:	68a5      	ldr	r5, [r4, #8]
 800694e:	f023 0303 	bic.w	r3, r3, #3
 8006952:	4423      	add	r3, r4
 8006954:	4630      	mov	r0, r6
 8006956:	685a      	ldr	r2, [r3, #4]
 8006958:	60e9      	str	r1, [r5, #12]
 800695a:	f042 0201 	orr.w	r2, r2, #1
 800695e:	608d      	str	r5, [r1, #8]
 8006960:	605a      	str	r2, [r3, #4]
 8006962:	f000 fb17 	bl	8006f94 <__malloc_unlock>
 8006966:	3408      	adds	r4, #8
 8006968:	4620      	mov	r0, r4
 800696a:	b003      	add	sp, #12
 800696c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006970:	2910      	cmp	r1, #16
 8006972:	f200 808f 	bhi.w	8006a94 <_malloc_r+0x184>
 8006976:	f000 fb0b 	bl	8006f90 <__malloc_lock>
 800697a:	2510      	movs	r5, #16
 800697c:	e7dc      	b.n	8006938 <_malloc_r+0x28>
 800697e:	0a68      	lsrs	r0, r5, #9
 8006980:	f000 808f 	beq.w	8006aa2 <_malloc_r+0x192>
 8006984:	2804      	cmp	r0, #4
 8006986:	f200 8154 	bhi.w	8006c32 <_malloc_r+0x322>
 800698a:	09a8      	lsrs	r0, r5, #6
 800698c:	3038      	adds	r0, #56	; 0x38
 800698e:	0041      	lsls	r1, r0, #1
 8006990:	4fac      	ldr	r7, [pc, #688]	; (8006c44 <_malloc_r+0x334>)
 8006992:	eb07 0181 	add.w	r1, r7, r1, lsl #2
 8006996:	68cc      	ldr	r4, [r1, #12]
 8006998:	42a1      	cmp	r1, r4
 800699a:	d106      	bne.n	80069aa <_malloc_r+0x9a>
 800699c:	e00c      	b.n	80069b8 <_malloc_r+0xa8>
 800699e:	2a00      	cmp	r2, #0
 80069a0:	f280 8082 	bge.w	8006aa8 <_malloc_r+0x198>
 80069a4:	68e4      	ldr	r4, [r4, #12]
 80069a6:	42a1      	cmp	r1, r4
 80069a8:	d006      	beq.n	80069b8 <_malloc_r+0xa8>
 80069aa:	6863      	ldr	r3, [r4, #4]
 80069ac:	f023 0303 	bic.w	r3, r3, #3
 80069b0:	1b5a      	subs	r2, r3, r5
 80069b2:	2a0f      	cmp	r2, #15
 80069b4:	ddf3      	ble.n	800699e <_malloc_r+0x8e>
 80069b6:	3801      	subs	r0, #1
 80069b8:	3001      	adds	r0, #1
 80069ba:	49a2      	ldr	r1, [pc, #648]	; (8006c44 <_malloc_r+0x334>)
 80069bc:	693c      	ldr	r4, [r7, #16]
 80069be:	f101 0e08 	add.w	lr, r1, #8
 80069c2:	4574      	cmp	r4, lr
 80069c4:	f000 817d 	beq.w	8006cc2 <_malloc_r+0x3b2>
 80069c8:	6863      	ldr	r3, [r4, #4]
 80069ca:	f023 0303 	bic.w	r3, r3, #3
 80069ce:	1b5a      	subs	r2, r3, r5
 80069d0:	2a0f      	cmp	r2, #15
 80069d2:	f300 8163 	bgt.w	8006c9c <_malloc_r+0x38c>
 80069d6:	2a00      	cmp	r2, #0
 80069d8:	f8c1 e014 	str.w	lr, [r1, #20]
 80069dc:	f8c1 e010 	str.w	lr, [r1, #16]
 80069e0:	da73      	bge.n	8006aca <_malloc_r+0x1ba>
 80069e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80069e6:	f080 8139 	bcs.w	8006c5c <_malloc_r+0x34c>
 80069ea:	08db      	lsrs	r3, r3, #3
 80069ec:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
 80069f0:	ea4f 0ca3 	mov.w	ip, r3, asr #2
 80069f4:	684a      	ldr	r2, [r1, #4]
 80069f6:	f8d8 9008 	ldr.w	r9, [r8, #8]
 80069fa:	f8c4 9008 	str.w	r9, [r4, #8]
 80069fe:	2301      	movs	r3, #1
 8006a00:	fa03 f30c 	lsl.w	r3, r3, ip
 8006a04:	4313      	orrs	r3, r2
 8006a06:	f8c4 800c 	str.w	r8, [r4, #12]
 8006a0a:	604b      	str	r3, [r1, #4]
 8006a0c:	f8c8 4008 	str.w	r4, [r8, #8]
 8006a10:	f8c9 400c 	str.w	r4, [r9, #12]
 8006a14:	1082      	asrs	r2, r0, #2
 8006a16:	2401      	movs	r4, #1
 8006a18:	4094      	lsls	r4, r2
 8006a1a:	429c      	cmp	r4, r3
 8006a1c:	d862      	bhi.n	8006ae4 <_malloc_r+0x1d4>
 8006a1e:	4223      	tst	r3, r4
 8006a20:	d106      	bne.n	8006a30 <_malloc_r+0x120>
 8006a22:	f020 0003 	bic.w	r0, r0, #3
 8006a26:	0064      	lsls	r4, r4, #1
 8006a28:	4223      	tst	r3, r4
 8006a2a:	f100 0004 	add.w	r0, r0, #4
 8006a2e:	d0fa      	beq.n	8006a26 <_malloc_r+0x116>
 8006a30:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
 8006a34:	46c4      	mov	ip, r8
 8006a36:	4681      	mov	r9, r0
 8006a38:	f8dc 300c 	ldr.w	r3, [ip, #12]
 8006a3c:	459c      	cmp	ip, r3
 8006a3e:	d107      	bne.n	8006a50 <_malloc_r+0x140>
 8006a40:	e141      	b.n	8006cc6 <_malloc_r+0x3b6>
 8006a42:	2900      	cmp	r1, #0
 8006a44:	f280 8151 	bge.w	8006cea <_malloc_r+0x3da>
 8006a48:	68db      	ldr	r3, [r3, #12]
 8006a4a:	459c      	cmp	ip, r3
 8006a4c:	f000 813b 	beq.w	8006cc6 <_malloc_r+0x3b6>
 8006a50:	685a      	ldr	r2, [r3, #4]
 8006a52:	f022 0203 	bic.w	r2, r2, #3
 8006a56:	1b51      	subs	r1, r2, r5
 8006a58:	290f      	cmp	r1, #15
 8006a5a:	ddf2      	ble.n	8006a42 <_malloc_r+0x132>
 8006a5c:	461c      	mov	r4, r3
 8006a5e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 8006a62:	f854 8f08 	ldr.w	r8, [r4, #8]!
 8006a66:	195a      	adds	r2, r3, r5
 8006a68:	f045 0901 	orr.w	r9, r5, #1
 8006a6c:	f041 0501 	orr.w	r5, r1, #1
 8006a70:	f8c3 9004 	str.w	r9, [r3, #4]
 8006a74:	4630      	mov	r0, r6
 8006a76:	f8c8 c00c 	str.w	ip, [r8, #12]
 8006a7a:	f8cc 8008 	str.w	r8, [ip, #8]
 8006a7e:	617a      	str	r2, [r7, #20]
 8006a80:	613a      	str	r2, [r7, #16]
 8006a82:	f8c2 e00c 	str.w	lr, [r2, #12]
 8006a86:	f8c2 e008 	str.w	lr, [r2, #8]
 8006a8a:	6055      	str	r5, [r2, #4]
 8006a8c:	5051      	str	r1, [r2, r1]
 8006a8e:	f000 fa81 	bl	8006f94 <__malloc_unlock>
 8006a92:	e769      	b.n	8006968 <_malloc_r+0x58>
 8006a94:	2400      	movs	r4, #0
 8006a96:	230c      	movs	r3, #12
 8006a98:	4620      	mov	r0, r4
 8006a9a:	6033      	str	r3, [r6, #0]
 8006a9c:	b003      	add	sp, #12
 8006a9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006aa2:	217e      	movs	r1, #126	; 0x7e
 8006aa4:	203f      	movs	r0, #63	; 0x3f
 8006aa6:	e773      	b.n	8006990 <_malloc_r+0x80>
 8006aa8:	4423      	add	r3, r4
 8006aaa:	68e1      	ldr	r1, [r4, #12]
 8006aac:	685a      	ldr	r2, [r3, #4]
 8006aae:	68a5      	ldr	r5, [r4, #8]
 8006ab0:	f042 0201 	orr.w	r2, r2, #1
 8006ab4:	60e9      	str	r1, [r5, #12]
 8006ab6:	4630      	mov	r0, r6
 8006ab8:	608d      	str	r5, [r1, #8]
 8006aba:	605a      	str	r2, [r3, #4]
 8006abc:	f000 fa6a 	bl	8006f94 <__malloc_unlock>
 8006ac0:	3408      	adds	r4, #8
 8006ac2:	4620      	mov	r0, r4
 8006ac4:	b003      	add	sp, #12
 8006ac6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006aca:	4423      	add	r3, r4
 8006acc:	4630      	mov	r0, r6
 8006ace:	685a      	ldr	r2, [r3, #4]
 8006ad0:	f042 0201 	orr.w	r2, r2, #1
 8006ad4:	605a      	str	r2, [r3, #4]
 8006ad6:	f000 fa5d 	bl	8006f94 <__malloc_unlock>
 8006ada:	3408      	adds	r4, #8
 8006adc:	4620      	mov	r0, r4
 8006ade:	b003      	add	sp, #12
 8006ae0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ae4:	68bc      	ldr	r4, [r7, #8]
 8006ae6:	6863      	ldr	r3, [r4, #4]
 8006ae8:	f023 0803 	bic.w	r8, r3, #3
 8006aec:	4545      	cmp	r5, r8
 8006aee:	d804      	bhi.n	8006afa <_malloc_r+0x1ea>
 8006af0:	ebc5 0308 	rsb	r3, r5, r8
 8006af4:	2b0f      	cmp	r3, #15
 8006af6:	f300 808c 	bgt.w	8006c12 <_malloc_r+0x302>
 8006afa:	4b53      	ldr	r3, [pc, #332]	; (8006c48 <_malloc_r+0x338>)
 8006afc:	f8df a158 	ldr.w	sl, [pc, #344]	; 8006c58 <_malloc_r+0x348>
 8006b00:	681a      	ldr	r2, [r3, #0]
 8006b02:	f8da 3000 	ldr.w	r3, [sl]
 8006b06:	3301      	adds	r3, #1
 8006b08:	442a      	add	r2, r5
 8006b0a:	eb04 0b08 	add.w	fp, r4, r8
 8006b0e:	f000 8150 	beq.w	8006db2 <_malloc_r+0x4a2>
 8006b12:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8006b16:	320f      	adds	r2, #15
 8006b18:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
 8006b1c:	f022 020f 	bic.w	r2, r2, #15
 8006b20:	4611      	mov	r1, r2
 8006b22:	4630      	mov	r0, r6
 8006b24:	9201      	str	r2, [sp, #4]
 8006b26:	f001 f8c7 	bl	8007cb8 <_sbrk_r>
 8006b2a:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8006b2e:	4681      	mov	r9, r0
 8006b30:	9a01      	ldr	r2, [sp, #4]
 8006b32:	f000 8147 	beq.w	8006dc4 <_malloc_r+0x4b4>
 8006b36:	4583      	cmp	fp, r0
 8006b38:	f200 80ee 	bhi.w	8006d18 <_malloc_r+0x408>
 8006b3c:	4b43      	ldr	r3, [pc, #268]	; (8006c4c <_malloc_r+0x33c>)
 8006b3e:	6819      	ldr	r1, [r3, #0]
 8006b40:	45cb      	cmp	fp, r9
 8006b42:	4411      	add	r1, r2
 8006b44:	6019      	str	r1, [r3, #0]
 8006b46:	f000 8142 	beq.w	8006dce <_malloc_r+0x4be>
 8006b4a:	f8da 0000 	ldr.w	r0, [sl]
 8006b4e:	f8df e108 	ldr.w	lr, [pc, #264]	; 8006c58 <_malloc_r+0x348>
 8006b52:	3001      	adds	r0, #1
 8006b54:	bf1b      	ittet	ne
 8006b56:	ebcb 0b09 	rsbne	fp, fp, r9
 8006b5a:	4459      	addne	r1, fp
 8006b5c:	f8ce 9000 	streq.w	r9, [lr]
 8006b60:	6019      	strne	r1, [r3, #0]
 8006b62:	f019 0107 	ands.w	r1, r9, #7
 8006b66:	f000 8107 	beq.w	8006d78 <_malloc_r+0x468>
 8006b6a:	f1c1 0008 	rsb	r0, r1, #8
 8006b6e:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
 8006b72:	4481      	add	r9, r0
 8006b74:	3108      	adds	r1, #8
 8006b76:	444a      	add	r2, r9
 8006b78:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8006b7c:	ebc2 0a01 	rsb	sl, r2, r1
 8006b80:	4651      	mov	r1, sl
 8006b82:	4630      	mov	r0, r6
 8006b84:	9301      	str	r3, [sp, #4]
 8006b86:	f001 f897 	bl	8007cb8 <_sbrk_r>
 8006b8a:	1c43      	adds	r3, r0, #1
 8006b8c:	9b01      	ldr	r3, [sp, #4]
 8006b8e:	f000 812c 	beq.w	8006dea <_malloc_r+0x4da>
 8006b92:	ebc9 0200 	rsb	r2, r9, r0
 8006b96:	4452      	add	r2, sl
 8006b98:	f042 0201 	orr.w	r2, r2, #1
 8006b9c:	6819      	ldr	r1, [r3, #0]
 8006b9e:	f8c7 9008 	str.w	r9, [r7, #8]
 8006ba2:	4451      	add	r1, sl
 8006ba4:	42bc      	cmp	r4, r7
 8006ba6:	f8c9 2004 	str.w	r2, [r9, #4]
 8006baa:	6019      	str	r1, [r3, #0]
 8006bac:	f8df a09c 	ldr.w	sl, [pc, #156]	; 8006c4c <_malloc_r+0x33c>
 8006bb0:	d016      	beq.n	8006be0 <_malloc_r+0x2d0>
 8006bb2:	f1b8 0f0f 	cmp.w	r8, #15
 8006bb6:	f240 80ee 	bls.w	8006d96 <_malloc_r+0x486>
 8006bba:	6862      	ldr	r2, [r4, #4]
 8006bbc:	f1a8 030c 	sub.w	r3, r8, #12
 8006bc0:	f023 0307 	bic.w	r3, r3, #7
 8006bc4:	18e0      	adds	r0, r4, r3
 8006bc6:	f002 0201 	and.w	r2, r2, #1
 8006bca:	f04f 0e05 	mov.w	lr, #5
 8006bce:	431a      	orrs	r2, r3
 8006bd0:	2b0f      	cmp	r3, #15
 8006bd2:	6062      	str	r2, [r4, #4]
 8006bd4:	f8c0 e004 	str.w	lr, [r0, #4]
 8006bd8:	f8c0 e008 	str.w	lr, [r0, #8]
 8006bdc:	f200 8109 	bhi.w	8006df2 <_malloc_r+0x4e2>
 8006be0:	4b1b      	ldr	r3, [pc, #108]	; (8006c50 <_malloc_r+0x340>)
 8006be2:	68bc      	ldr	r4, [r7, #8]
 8006be4:	681a      	ldr	r2, [r3, #0]
 8006be6:	4291      	cmp	r1, r2
 8006be8:	bf88      	it	hi
 8006bea:	6019      	strhi	r1, [r3, #0]
 8006bec:	4b19      	ldr	r3, [pc, #100]	; (8006c54 <_malloc_r+0x344>)
 8006bee:	681a      	ldr	r2, [r3, #0]
 8006bf0:	4291      	cmp	r1, r2
 8006bf2:	6862      	ldr	r2, [r4, #4]
 8006bf4:	bf88      	it	hi
 8006bf6:	6019      	strhi	r1, [r3, #0]
 8006bf8:	f022 0203 	bic.w	r2, r2, #3
 8006bfc:	4295      	cmp	r5, r2
 8006bfe:	eba2 0305 	sub.w	r3, r2, r5
 8006c02:	d801      	bhi.n	8006c08 <_malloc_r+0x2f8>
 8006c04:	2b0f      	cmp	r3, #15
 8006c06:	dc04      	bgt.n	8006c12 <_malloc_r+0x302>
 8006c08:	4630      	mov	r0, r6
 8006c0a:	f000 f9c3 	bl	8006f94 <__malloc_unlock>
 8006c0e:	2400      	movs	r4, #0
 8006c10:	e6aa      	b.n	8006968 <_malloc_r+0x58>
 8006c12:	1962      	adds	r2, r4, r5
 8006c14:	f043 0301 	orr.w	r3, r3, #1
 8006c18:	f045 0501 	orr.w	r5, r5, #1
 8006c1c:	6065      	str	r5, [r4, #4]
 8006c1e:	4630      	mov	r0, r6
 8006c20:	60ba      	str	r2, [r7, #8]
 8006c22:	6053      	str	r3, [r2, #4]
 8006c24:	f000 f9b6 	bl	8006f94 <__malloc_unlock>
 8006c28:	3408      	adds	r4, #8
 8006c2a:	4620      	mov	r0, r4
 8006c2c:	b003      	add	sp, #12
 8006c2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c32:	2814      	cmp	r0, #20
 8006c34:	d968      	bls.n	8006d08 <_malloc_r+0x3f8>
 8006c36:	2854      	cmp	r0, #84	; 0x54
 8006c38:	f200 8097 	bhi.w	8006d6a <_malloc_r+0x45a>
 8006c3c:	0b28      	lsrs	r0, r5, #12
 8006c3e:	306e      	adds	r0, #110	; 0x6e
 8006c40:	0041      	lsls	r1, r0, #1
 8006c42:	e6a5      	b.n	8006990 <_malloc_r+0x80>
 8006c44:	20000530 	.word	0x20000530
 8006c48:	200104a4 	.word	0x200104a4
 8006c4c:	200104a8 	.word	0x200104a8
 8006c50:	200104a0 	.word	0x200104a0
 8006c54:	2001049c 	.word	0x2001049c
 8006c58:	2000093c 	.word	0x2000093c
 8006c5c:	0a5a      	lsrs	r2, r3, #9
 8006c5e:	2a04      	cmp	r2, #4
 8006c60:	d955      	bls.n	8006d0e <_malloc_r+0x3fe>
 8006c62:	2a14      	cmp	r2, #20
 8006c64:	f200 80a7 	bhi.w	8006db6 <_malloc_r+0x4a6>
 8006c68:	325b      	adds	r2, #91	; 0x5b
 8006c6a:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 8006c6e:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
 8006c72:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8006e30 <_malloc_r+0x520>
 8006c76:	f8dc 1008 	ldr.w	r1, [ip, #8]
 8006c7a:	4561      	cmp	r1, ip
 8006c7c:	d07f      	beq.n	8006d7e <_malloc_r+0x46e>
 8006c7e:	684a      	ldr	r2, [r1, #4]
 8006c80:	f022 0203 	bic.w	r2, r2, #3
 8006c84:	4293      	cmp	r3, r2
 8006c86:	d202      	bcs.n	8006c8e <_malloc_r+0x37e>
 8006c88:	6889      	ldr	r1, [r1, #8]
 8006c8a:	458c      	cmp	ip, r1
 8006c8c:	d1f7      	bne.n	8006c7e <_malloc_r+0x36e>
 8006c8e:	68ca      	ldr	r2, [r1, #12]
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	60e2      	str	r2, [r4, #12]
 8006c94:	60a1      	str	r1, [r4, #8]
 8006c96:	6094      	str	r4, [r2, #8]
 8006c98:	60cc      	str	r4, [r1, #12]
 8006c9a:	e6bb      	b.n	8006a14 <_malloc_r+0x104>
 8006c9c:	1963      	adds	r3, r4, r5
 8006c9e:	f042 0701 	orr.w	r7, r2, #1
 8006ca2:	f045 0501 	orr.w	r5, r5, #1
 8006ca6:	6065      	str	r5, [r4, #4]
 8006ca8:	4630      	mov	r0, r6
 8006caa:	614b      	str	r3, [r1, #20]
 8006cac:	610b      	str	r3, [r1, #16]
 8006cae:	f8c3 e00c 	str.w	lr, [r3, #12]
 8006cb2:	f8c3 e008 	str.w	lr, [r3, #8]
 8006cb6:	605f      	str	r7, [r3, #4]
 8006cb8:	509a      	str	r2, [r3, r2]
 8006cba:	3408      	adds	r4, #8
 8006cbc:	f000 f96a 	bl	8006f94 <__malloc_unlock>
 8006cc0:	e652      	b.n	8006968 <_malloc_r+0x58>
 8006cc2:	684b      	ldr	r3, [r1, #4]
 8006cc4:	e6a6      	b.n	8006a14 <_malloc_r+0x104>
 8006cc6:	f109 0901 	add.w	r9, r9, #1
 8006cca:	f019 0f03 	tst.w	r9, #3
 8006cce:	f10c 0c08 	add.w	ip, ip, #8
 8006cd2:	f47f aeb1 	bne.w	8006a38 <_malloc_r+0x128>
 8006cd6:	e02c      	b.n	8006d32 <_malloc_r+0x422>
 8006cd8:	f104 0308 	add.w	r3, r4, #8
 8006cdc:	6964      	ldr	r4, [r4, #20]
 8006cde:	42a3      	cmp	r3, r4
 8006ce0:	bf08      	it	eq
 8006ce2:	3002      	addeq	r0, #2
 8006ce4:	f43f ae69 	beq.w	80069ba <_malloc_r+0xaa>
 8006ce8:	e62e      	b.n	8006948 <_malloc_r+0x38>
 8006cea:	441a      	add	r2, r3
 8006cec:	461c      	mov	r4, r3
 8006cee:	6851      	ldr	r1, [r2, #4]
 8006cf0:	68db      	ldr	r3, [r3, #12]
 8006cf2:	f854 5f08 	ldr.w	r5, [r4, #8]!
 8006cf6:	f041 0101 	orr.w	r1, r1, #1
 8006cfa:	6051      	str	r1, [r2, #4]
 8006cfc:	4630      	mov	r0, r6
 8006cfe:	60eb      	str	r3, [r5, #12]
 8006d00:	609d      	str	r5, [r3, #8]
 8006d02:	f000 f947 	bl	8006f94 <__malloc_unlock>
 8006d06:	e62f      	b.n	8006968 <_malloc_r+0x58>
 8006d08:	305b      	adds	r0, #91	; 0x5b
 8006d0a:	0041      	lsls	r1, r0, #1
 8006d0c:	e640      	b.n	8006990 <_malloc_r+0x80>
 8006d0e:	099a      	lsrs	r2, r3, #6
 8006d10:	3238      	adds	r2, #56	; 0x38
 8006d12:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 8006d16:	e7aa      	b.n	8006c6e <_malloc_r+0x35e>
 8006d18:	42bc      	cmp	r4, r7
 8006d1a:	4b45      	ldr	r3, [pc, #276]	; (8006e30 <_malloc_r+0x520>)
 8006d1c:	f43f af0e 	beq.w	8006b3c <_malloc_r+0x22c>
 8006d20:	689c      	ldr	r4, [r3, #8]
 8006d22:	6862      	ldr	r2, [r4, #4]
 8006d24:	f022 0203 	bic.w	r2, r2, #3
 8006d28:	e768      	b.n	8006bfc <_malloc_r+0x2ec>
 8006d2a:	f8d8 8000 	ldr.w	r8, [r8]
 8006d2e:	4598      	cmp	r8, r3
 8006d30:	d17c      	bne.n	8006e2c <_malloc_r+0x51c>
 8006d32:	f010 0f03 	tst.w	r0, #3
 8006d36:	f1a8 0308 	sub.w	r3, r8, #8
 8006d3a:	f100 30ff 	add.w	r0, r0, #4294967295	; 0xffffffff
 8006d3e:	d1f4      	bne.n	8006d2a <_malloc_r+0x41a>
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	ea23 0304 	bic.w	r3, r3, r4
 8006d46:	607b      	str	r3, [r7, #4]
 8006d48:	0064      	lsls	r4, r4, #1
 8006d4a:	429c      	cmp	r4, r3
 8006d4c:	f63f aeca 	bhi.w	8006ae4 <_malloc_r+0x1d4>
 8006d50:	2c00      	cmp	r4, #0
 8006d52:	f43f aec7 	beq.w	8006ae4 <_malloc_r+0x1d4>
 8006d56:	4223      	tst	r3, r4
 8006d58:	4648      	mov	r0, r9
 8006d5a:	f47f ae69 	bne.w	8006a30 <_malloc_r+0x120>
 8006d5e:	0064      	lsls	r4, r4, #1
 8006d60:	4223      	tst	r3, r4
 8006d62:	f100 0004 	add.w	r0, r0, #4
 8006d66:	d0fa      	beq.n	8006d5e <_malloc_r+0x44e>
 8006d68:	e662      	b.n	8006a30 <_malloc_r+0x120>
 8006d6a:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
 8006d6e:	d818      	bhi.n	8006da2 <_malloc_r+0x492>
 8006d70:	0be8      	lsrs	r0, r5, #15
 8006d72:	3077      	adds	r0, #119	; 0x77
 8006d74:	0041      	lsls	r1, r0, #1
 8006d76:	e60b      	b.n	8006990 <_malloc_r+0x80>
 8006d78:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006d7c:	e6fb      	b.n	8006b76 <_malloc_r+0x266>
 8006d7e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006d82:	1092      	asrs	r2, r2, #2
 8006d84:	f04f 0c01 	mov.w	ip, #1
 8006d88:	fa0c f202 	lsl.w	r2, ip, r2
 8006d8c:	4313      	orrs	r3, r2
 8006d8e:	f8c8 3004 	str.w	r3, [r8, #4]
 8006d92:	460a      	mov	r2, r1
 8006d94:	e77d      	b.n	8006c92 <_malloc_r+0x382>
 8006d96:	2301      	movs	r3, #1
 8006d98:	f8c9 3004 	str.w	r3, [r9, #4]
 8006d9c:	464c      	mov	r4, r9
 8006d9e:	2200      	movs	r2, #0
 8006da0:	e72c      	b.n	8006bfc <_malloc_r+0x2ec>
 8006da2:	f240 5354 	movw	r3, #1364	; 0x554
 8006da6:	4298      	cmp	r0, r3
 8006da8:	d81c      	bhi.n	8006de4 <_malloc_r+0x4d4>
 8006daa:	0ca8      	lsrs	r0, r5, #18
 8006dac:	307c      	adds	r0, #124	; 0x7c
 8006dae:	0041      	lsls	r1, r0, #1
 8006db0:	e5ee      	b.n	8006990 <_malloc_r+0x80>
 8006db2:	3210      	adds	r2, #16
 8006db4:	e6b4      	b.n	8006b20 <_malloc_r+0x210>
 8006db6:	2a54      	cmp	r2, #84	; 0x54
 8006db8:	d823      	bhi.n	8006e02 <_malloc_r+0x4f2>
 8006dba:	0b1a      	lsrs	r2, r3, #12
 8006dbc:	326e      	adds	r2, #110	; 0x6e
 8006dbe:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 8006dc2:	e754      	b.n	8006c6e <_malloc_r+0x35e>
 8006dc4:	68bc      	ldr	r4, [r7, #8]
 8006dc6:	6862      	ldr	r2, [r4, #4]
 8006dc8:	f022 0203 	bic.w	r2, r2, #3
 8006dcc:	e716      	b.n	8006bfc <_malloc_r+0x2ec>
 8006dce:	f3cb 000b 	ubfx	r0, fp, #0, #12
 8006dd2:	2800      	cmp	r0, #0
 8006dd4:	f47f aeb9 	bne.w	8006b4a <_malloc_r+0x23a>
 8006dd8:	4442      	add	r2, r8
 8006dda:	68bb      	ldr	r3, [r7, #8]
 8006ddc:	f042 0201 	orr.w	r2, r2, #1
 8006de0:	605a      	str	r2, [r3, #4]
 8006de2:	e6fd      	b.n	8006be0 <_malloc_r+0x2d0>
 8006de4:	21fc      	movs	r1, #252	; 0xfc
 8006de6:	207e      	movs	r0, #126	; 0x7e
 8006de8:	e5d2      	b.n	8006990 <_malloc_r+0x80>
 8006dea:	2201      	movs	r2, #1
 8006dec:	f04f 0a00 	mov.w	sl, #0
 8006df0:	e6d4      	b.n	8006b9c <_malloc_r+0x28c>
 8006df2:	f104 0108 	add.w	r1, r4, #8
 8006df6:	4630      	mov	r0, r6
 8006df8:	f7ff fa24 	bl	8006244 <_free_r>
 8006dfc:	f8da 1000 	ldr.w	r1, [sl]
 8006e00:	e6ee      	b.n	8006be0 <_malloc_r+0x2d0>
 8006e02:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8006e06:	d804      	bhi.n	8006e12 <_malloc_r+0x502>
 8006e08:	0bda      	lsrs	r2, r3, #15
 8006e0a:	3277      	adds	r2, #119	; 0x77
 8006e0c:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 8006e10:	e72d      	b.n	8006c6e <_malloc_r+0x35e>
 8006e12:	f240 5154 	movw	r1, #1364	; 0x554
 8006e16:	428a      	cmp	r2, r1
 8006e18:	d804      	bhi.n	8006e24 <_malloc_r+0x514>
 8006e1a:	0c9a      	lsrs	r2, r3, #18
 8006e1c:	327c      	adds	r2, #124	; 0x7c
 8006e1e:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 8006e22:	e724      	b.n	8006c6e <_malloc_r+0x35e>
 8006e24:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
 8006e28:	227e      	movs	r2, #126	; 0x7e
 8006e2a:	e720      	b.n	8006c6e <_malloc_r+0x35e>
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	e78b      	b.n	8006d48 <_malloc_r+0x438>
 8006e30:	20000530 	.word	0x20000530

08006e34 <memchr>:
 8006e34:	0783      	lsls	r3, r0, #30
 8006e36:	b470      	push	{r4, r5, r6}
 8006e38:	b2c9      	uxtb	r1, r1
 8006e3a:	d040      	beq.n	8006ebe <memchr+0x8a>
 8006e3c:	1e54      	subs	r4, r2, #1
 8006e3e:	2a00      	cmp	r2, #0
 8006e40:	d03f      	beq.n	8006ec2 <memchr+0x8e>
 8006e42:	7803      	ldrb	r3, [r0, #0]
 8006e44:	428b      	cmp	r3, r1
 8006e46:	bf18      	it	ne
 8006e48:	1c43      	addne	r3, r0, #1
 8006e4a:	d106      	bne.n	8006e5a <memchr+0x26>
 8006e4c:	e01d      	b.n	8006e8a <memchr+0x56>
 8006e4e:	b1f4      	cbz	r4, 8006e8e <memchr+0x5a>
 8006e50:	7802      	ldrb	r2, [r0, #0]
 8006e52:	428a      	cmp	r2, r1
 8006e54:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8006e58:	d017      	beq.n	8006e8a <memchr+0x56>
 8006e5a:	f013 0f03 	tst.w	r3, #3
 8006e5e:	4618      	mov	r0, r3
 8006e60:	f103 0301 	add.w	r3, r3, #1
 8006e64:	d1f3      	bne.n	8006e4e <memchr+0x1a>
 8006e66:	2c03      	cmp	r4, #3
 8006e68:	d814      	bhi.n	8006e94 <memchr+0x60>
 8006e6a:	b184      	cbz	r4, 8006e8e <memchr+0x5a>
 8006e6c:	7803      	ldrb	r3, [r0, #0]
 8006e6e:	428b      	cmp	r3, r1
 8006e70:	d00b      	beq.n	8006e8a <memchr+0x56>
 8006e72:	1905      	adds	r5, r0, r4
 8006e74:	1c43      	adds	r3, r0, #1
 8006e76:	e002      	b.n	8006e7e <memchr+0x4a>
 8006e78:	7802      	ldrb	r2, [r0, #0]
 8006e7a:	428a      	cmp	r2, r1
 8006e7c:	d005      	beq.n	8006e8a <memchr+0x56>
 8006e7e:	42ab      	cmp	r3, r5
 8006e80:	4618      	mov	r0, r3
 8006e82:	f103 0301 	add.w	r3, r3, #1
 8006e86:	d1f7      	bne.n	8006e78 <memchr+0x44>
 8006e88:	2000      	movs	r0, #0
 8006e8a:	bc70      	pop	{r4, r5, r6}
 8006e8c:	4770      	bx	lr
 8006e8e:	4620      	mov	r0, r4
 8006e90:	bc70      	pop	{r4, r5, r6}
 8006e92:	4770      	bx	lr
 8006e94:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
 8006e98:	4602      	mov	r2, r0
 8006e9a:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
 8006e9e:	4610      	mov	r0, r2
 8006ea0:	3204      	adds	r2, #4
 8006ea2:	6803      	ldr	r3, [r0, #0]
 8006ea4:	4073      	eors	r3, r6
 8006ea6:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
 8006eaa:	ea25 0303 	bic.w	r3, r5, r3
 8006eae:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 8006eb2:	d1da      	bne.n	8006e6a <memchr+0x36>
 8006eb4:	3c04      	subs	r4, #4
 8006eb6:	2c03      	cmp	r4, #3
 8006eb8:	4610      	mov	r0, r2
 8006eba:	d8f0      	bhi.n	8006e9e <memchr+0x6a>
 8006ebc:	e7d5      	b.n	8006e6a <memchr+0x36>
 8006ebe:	4614      	mov	r4, r2
 8006ec0:	e7d1      	b.n	8006e66 <memchr+0x32>
 8006ec2:	4610      	mov	r0, r2
 8006ec4:	e7e1      	b.n	8006e8a <memchr+0x56>
 8006ec6:	bf00      	nop

08006ec8 <memmove>:
 8006ec8:	4288      	cmp	r0, r1
 8006eca:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006ecc:	d90d      	bls.n	8006eea <memmove+0x22>
 8006ece:	188b      	adds	r3, r1, r2
 8006ed0:	4298      	cmp	r0, r3
 8006ed2:	d20a      	bcs.n	8006eea <memmove+0x22>
 8006ed4:	1881      	adds	r1, r0, r2
 8006ed6:	2a00      	cmp	r2, #0
 8006ed8:	d054      	beq.n	8006f84 <memmove+0xbc>
 8006eda:	1a9a      	subs	r2, r3, r2
 8006edc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006ee0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006ee4:	4293      	cmp	r3, r2
 8006ee6:	d1f9      	bne.n	8006edc <memmove+0x14>
 8006ee8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006eea:	2a0f      	cmp	r2, #15
 8006eec:	d948      	bls.n	8006f80 <memmove+0xb8>
 8006eee:	ea40 0301 	orr.w	r3, r0, r1
 8006ef2:	079b      	lsls	r3, r3, #30
 8006ef4:	d147      	bne.n	8006f86 <memmove+0xbe>
 8006ef6:	f100 0410 	add.w	r4, r0, #16
 8006efa:	f101 0310 	add.w	r3, r1, #16
 8006efe:	4615      	mov	r5, r2
 8006f00:	f853 6c10 	ldr.w	r6, [r3, #-16]
 8006f04:	f844 6c10 	str.w	r6, [r4, #-16]
 8006f08:	f853 6c0c 	ldr.w	r6, [r3, #-12]
 8006f0c:	f844 6c0c 	str.w	r6, [r4, #-12]
 8006f10:	f853 6c08 	ldr.w	r6, [r3, #-8]
 8006f14:	f844 6c08 	str.w	r6, [r4, #-8]
 8006f18:	3d10      	subs	r5, #16
 8006f1a:	f853 6c04 	ldr.w	r6, [r3, #-4]
 8006f1e:	f844 6c04 	str.w	r6, [r4, #-4]
 8006f22:	2d0f      	cmp	r5, #15
 8006f24:	f103 0310 	add.w	r3, r3, #16
 8006f28:	f104 0410 	add.w	r4, r4, #16
 8006f2c:	d8e8      	bhi.n	8006f00 <memmove+0x38>
 8006f2e:	f1a2 0310 	sub.w	r3, r2, #16
 8006f32:	f023 030f 	bic.w	r3, r3, #15
 8006f36:	f002 0e0f 	and.w	lr, r2, #15
 8006f3a:	3310      	adds	r3, #16
 8006f3c:	f1be 0f03 	cmp.w	lr, #3
 8006f40:	4419      	add	r1, r3
 8006f42:	4403      	add	r3, r0
 8006f44:	d921      	bls.n	8006f8a <memmove+0xc2>
 8006f46:	1f1e      	subs	r6, r3, #4
 8006f48:	460d      	mov	r5, r1
 8006f4a:	4674      	mov	r4, lr
 8006f4c:	3c04      	subs	r4, #4
 8006f4e:	f855 7b04 	ldr.w	r7, [r5], #4
 8006f52:	f846 7f04 	str.w	r7, [r6, #4]!
 8006f56:	2c03      	cmp	r4, #3
 8006f58:	d8f8      	bhi.n	8006f4c <memmove+0x84>
 8006f5a:	f1ae 0404 	sub.w	r4, lr, #4
 8006f5e:	f024 0403 	bic.w	r4, r4, #3
 8006f62:	3404      	adds	r4, #4
 8006f64:	4423      	add	r3, r4
 8006f66:	4421      	add	r1, r4
 8006f68:	f002 0203 	and.w	r2, r2, #3
 8006f6c:	b152      	cbz	r2, 8006f84 <memmove+0xbc>
 8006f6e:	3b01      	subs	r3, #1
 8006f70:	440a      	add	r2, r1
 8006f72:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006f76:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006f7a:	4291      	cmp	r1, r2
 8006f7c:	d1f9      	bne.n	8006f72 <memmove+0xaa>
 8006f7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f80:	4603      	mov	r3, r0
 8006f82:	e7f3      	b.n	8006f6c <memmove+0xa4>
 8006f84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f86:	4603      	mov	r3, r0
 8006f88:	e7f1      	b.n	8006f6e <memmove+0xa6>
 8006f8a:	4672      	mov	r2, lr
 8006f8c:	e7ee      	b.n	8006f6c <memmove+0xa4>
 8006f8e:	bf00      	nop

08006f90 <__malloc_lock>:
 8006f90:	4770      	bx	lr
 8006f92:	bf00      	nop

08006f94 <__malloc_unlock>:
 8006f94:	4770      	bx	lr
 8006f96:	bf00      	nop

08006f98 <_Balloc>:
 8006f98:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8006f9a:	b570      	push	{r4, r5, r6, lr}
 8006f9c:	4605      	mov	r5, r0
 8006f9e:	460c      	mov	r4, r1
 8006fa0:	b14b      	cbz	r3, 8006fb6 <_Balloc+0x1e>
 8006fa2:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8006fa6:	b180      	cbz	r0, 8006fca <_Balloc+0x32>
 8006fa8:	6802      	ldr	r2, [r0, #0]
 8006faa:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 8006fae:	2300      	movs	r3, #0
 8006fb0:	6103      	str	r3, [r0, #16]
 8006fb2:	60c3      	str	r3, [r0, #12]
 8006fb4:	bd70      	pop	{r4, r5, r6, pc}
 8006fb6:	2104      	movs	r1, #4
 8006fb8:	2221      	movs	r2, #33	; 0x21
 8006fba:	f001 ff4d 	bl	8008e58 <_calloc_r>
 8006fbe:	64e8      	str	r0, [r5, #76]	; 0x4c
 8006fc0:	4603      	mov	r3, r0
 8006fc2:	2800      	cmp	r0, #0
 8006fc4:	d1ed      	bne.n	8006fa2 <_Balloc+0xa>
 8006fc6:	2000      	movs	r0, #0
 8006fc8:	bd70      	pop	{r4, r5, r6, pc}
 8006fca:	2101      	movs	r1, #1
 8006fcc:	fa01 f604 	lsl.w	r6, r1, r4
 8006fd0:	1d72      	adds	r2, r6, #5
 8006fd2:	4628      	mov	r0, r5
 8006fd4:	0092      	lsls	r2, r2, #2
 8006fd6:	f001 ff3f 	bl	8008e58 <_calloc_r>
 8006fda:	2800      	cmp	r0, #0
 8006fdc:	d0f3      	beq.n	8006fc6 <_Balloc+0x2e>
 8006fde:	6044      	str	r4, [r0, #4]
 8006fe0:	6086      	str	r6, [r0, #8]
 8006fe2:	e7e4      	b.n	8006fae <_Balloc+0x16>

08006fe4 <_Bfree>:
 8006fe4:	b131      	cbz	r1, 8006ff4 <_Bfree+0x10>
 8006fe6:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8006fe8:	684a      	ldr	r2, [r1, #4]
 8006fea:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8006fee:	6008      	str	r0, [r1, #0]
 8006ff0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8006ff4:	4770      	bx	lr
 8006ff6:	bf00      	nop

08006ff8 <__multadd>:
 8006ff8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006ffa:	690c      	ldr	r4, [r1, #16]
 8006ffc:	b083      	sub	sp, #12
 8006ffe:	460d      	mov	r5, r1
 8007000:	4606      	mov	r6, r0
 8007002:	f101 0e14 	add.w	lr, r1, #20
 8007006:	2700      	movs	r7, #0
 8007008:	f8de 1000 	ldr.w	r1, [lr]
 800700c:	b288      	uxth	r0, r1
 800700e:	0c09      	lsrs	r1, r1, #16
 8007010:	fb02 3300 	mla	r3, r2, r0, r3
 8007014:	fb02 f101 	mul.w	r1, r2, r1
 8007018:	eb01 4113 	add.w	r1, r1, r3, lsr #16
 800701c:	3701      	adds	r7, #1
 800701e:	b29b      	uxth	r3, r3
 8007020:	eb03 4301 	add.w	r3, r3, r1, lsl #16
 8007024:	42bc      	cmp	r4, r7
 8007026:	f84e 3b04 	str.w	r3, [lr], #4
 800702a:	ea4f 4311 	mov.w	r3, r1, lsr #16
 800702e:	dceb      	bgt.n	8007008 <__multadd+0x10>
 8007030:	b13b      	cbz	r3, 8007042 <__multadd+0x4a>
 8007032:	68aa      	ldr	r2, [r5, #8]
 8007034:	4294      	cmp	r4, r2
 8007036:	da07      	bge.n	8007048 <__multadd+0x50>
 8007038:	eb05 0284 	add.w	r2, r5, r4, lsl #2
 800703c:	3401      	adds	r4, #1
 800703e:	6153      	str	r3, [r2, #20]
 8007040:	612c      	str	r4, [r5, #16]
 8007042:	4628      	mov	r0, r5
 8007044:	b003      	add	sp, #12
 8007046:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007048:	6869      	ldr	r1, [r5, #4]
 800704a:	9301      	str	r3, [sp, #4]
 800704c:	3101      	adds	r1, #1
 800704e:	4630      	mov	r0, r6
 8007050:	f7ff ffa2 	bl	8006f98 <_Balloc>
 8007054:	692a      	ldr	r2, [r5, #16]
 8007056:	3202      	adds	r2, #2
 8007058:	f105 010c 	add.w	r1, r5, #12
 800705c:	4607      	mov	r7, r0
 800705e:	0092      	lsls	r2, r2, #2
 8007060:	300c      	adds	r0, #12
 8007062:	f7fc fa1b 	bl	800349c <memcpy>
 8007066:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
 8007068:	6869      	ldr	r1, [r5, #4]
 800706a:	9b01      	ldr	r3, [sp, #4]
 800706c:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
 8007070:	6028      	str	r0, [r5, #0]
 8007072:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
 8007076:	463d      	mov	r5, r7
 8007078:	e7de      	b.n	8007038 <__multadd+0x40>
 800707a:	bf00      	nop

0800707c <__s2b>:
 800707c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007080:	4c23      	ldr	r4, [pc, #140]	; (8007110 <__s2b+0x94>)
 8007082:	9e08      	ldr	r6, [sp, #32]
 8007084:	461f      	mov	r7, r3
 8007086:	3308      	adds	r3, #8
 8007088:	fb84 4e03 	smull	r4, lr, r4, r3
 800708c:	17db      	asrs	r3, r3, #31
 800708e:	ebc3 0e6e 	rsb	lr, r3, lr, asr #1
 8007092:	f1be 0f01 	cmp.w	lr, #1
 8007096:	4605      	mov	r5, r0
 8007098:	460c      	mov	r4, r1
 800709a:	4690      	mov	r8, r2
 800709c:	dd35      	ble.n	800710a <__s2b+0x8e>
 800709e:	2301      	movs	r3, #1
 80070a0:	2100      	movs	r1, #0
 80070a2:	005b      	lsls	r3, r3, #1
 80070a4:	459e      	cmp	lr, r3
 80070a6:	f101 0101 	add.w	r1, r1, #1
 80070aa:	dcfa      	bgt.n	80070a2 <__s2b+0x26>
 80070ac:	4628      	mov	r0, r5
 80070ae:	f7ff ff73 	bl	8006f98 <_Balloc>
 80070b2:	2301      	movs	r3, #1
 80070b4:	f1b8 0f09 	cmp.w	r8, #9
 80070b8:	6146      	str	r6, [r0, #20]
 80070ba:	6103      	str	r3, [r0, #16]
 80070bc:	dd21      	ble.n	8007102 <__s2b+0x86>
 80070be:	f104 0909 	add.w	r9, r4, #9
 80070c2:	464e      	mov	r6, r9
 80070c4:	4444      	add	r4, r8
 80070c6:	f816 3b01 	ldrb.w	r3, [r6], #1
 80070ca:	4601      	mov	r1, r0
 80070cc:	3b30      	subs	r3, #48	; 0x30
 80070ce:	4628      	mov	r0, r5
 80070d0:	220a      	movs	r2, #10
 80070d2:	f7ff ff91 	bl	8006ff8 <__multadd>
 80070d6:	42a6      	cmp	r6, r4
 80070d8:	d1f5      	bne.n	80070c6 <__s2b+0x4a>
 80070da:	eb09 0408 	add.w	r4, r9, r8
 80070de:	3c08      	subs	r4, #8
 80070e0:	4547      	cmp	r7, r8
 80070e2:	dd0c      	ble.n	80070fe <__s2b+0x82>
 80070e4:	ebc8 0707 	rsb	r7, r8, r7
 80070e8:	4427      	add	r7, r4
 80070ea:	f814 3b01 	ldrb.w	r3, [r4], #1
 80070ee:	4601      	mov	r1, r0
 80070f0:	3b30      	subs	r3, #48	; 0x30
 80070f2:	4628      	mov	r0, r5
 80070f4:	220a      	movs	r2, #10
 80070f6:	f7ff ff7f 	bl	8006ff8 <__multadd>
 80070fa:	42bc      	cmp	r4, r7
 80070fc:	d1f5      	bne.n	80070ea <__s2b+0x6e>
 80070fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007102:	340a      	adds	r4, #10
 8007104:	f04f 0809 	mov.w	r8, #9
 8007108:	e7ea      	b.n	80070e0 <__s2b+0x64>
 800710a:	2100      	movs	r1, #0
 800710c:	e7ce      	b.n	80070ac <__s2b+0x30>
 800710e:	bf00      	nop
 8007110:	38e38e39 	.word	0x38e38e39

08007114 <__hi0bits>:
 8007114:	0c03      	lsrs	r3, r0, #16
 8007116:	041b      	lsls	r3, r3, #16
 8007118:	b9b3      	cbnz	r3, 8007148 <__hi0bits+0x34>
 800711a:	0400      	lsls	r0, r0, #16
 800711c:	2310      	movs	r3, #16
 800711e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007122:	bf04      	itt	eq
 8007124:	0200      	lsleq	r0, r0, #8
 8007126:	3308      	addeq	r3, #8
 8007128:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800712c:	bf04      	itt	eq
 800712e:	0100      	lsleq	r0, r0, #4
 8007130:	3304      	addeq	r3, #4
 8007132:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007136:	bf04      	itt	eq
 8007138:	0080      	lsleq	r0, r0, #2
 800713a:	3302      	addeq	r3, #2
 800713c:	2800      	cmp	r0, #0
 800713e:	db07      	blt.n	8007150 <__hi0bits+0x3c>
 8007140:	0042      	lsls	r2, r0, #1
 8007142:	d403      	bmi.n	800714c <__hi0bits+0x38>
 8007144:	2020      	movs	r0, #32
 8007146:	4770      	bx	lr
 8007148:	2300      	movs	r3, #0
 800714a:	e7e8      	b.n	800711e <__hi0bits+0xa>
 800714c:	1c58      	adds	r0, r3, #1
 800714e:	4770      	bx	lr
 8007150:	4618      	mov	r0, r3
 8007152:	4770      	bx	lr

08007154 <__lo0bits>:
 8007154:	6803      	ldr	r3, [r0, #0]
 8007156:	f013 0207 	ands.w	r2, r3, #7
 800715a:	d007      	beq.n	800716c <__lo0bits+0x18>
 800715c:	07d9      	lsls	r1, r3, #31
 800715e:	d420      	bmi.n	80071a2 <__lo0bits+0x4e>
 8007160:	079a      	lsls	r2, r3, #30
 8007162:	d420      	bmi.n	80071a6 <__lo0bits+0x52>
 8007164:	089b      	lsrs	r3, r3, #2
 8007166:	6003      	str	r3, [r0, #0]
 8007168:	2002      	movs	r0, #2
 800716a:	4770      	bx	lr
 800716c:	b299      	uxth	r1, r3
 800716e:	b909      	cbnz	r1, 8007174 <__lo0bits+0x20>
 8007170:	0c1b      	lsrs	r3, r3, #16
 8007172:	2210      	movs	r2, #16
 8007174:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007178:	bf04      	itt	eq
 800717a:	0a1b      	lsreq	r3, r3, #8
 800717c:	3208      	addeq	r2, #8
 800717e:	0719      	lsls	r1, r3, #28
 8007180:	bf04      	itt	eq
 8007182:	091b      	lsreq	r3, r3, #4
 8007184:	3204      	addeq	r2, #4
 8007186:	0799      	lsls	r1, r3, #30
 8007188:	bf04      	itt	eq
 800718a:	089b      	lsreq	r3, r3, #2
 800718c:	3202      	addeq	r2, #2
 800718e:	07d9      	lsls	r1, r3, #31
 8007190:	d404      	bmi.n	800719c <__lo0bits+0x48>
 8007192:	085b      	lsrs	r3, r3, #1
 8007194:	d101      	bne.n	800719a <__lo0bits+0x46>
 8007196:	2020      	movs	r0, #32
 8007198:	4770      	bx	lr
 800719a:	3201      	adds	r2, #1
 800719c:	6003      	str	r3, [r0, #0]
 800719e:	4610      	mov	r0, r2
 80071a0:	4770      	bx	lr
 80071a2:	2000      	movs	r0, #0
 80071a4:	4770      	bx	lr
 80071a6:	085b      	lsrs	r3, r3, #1
 80071a8:	6003      	str	r3, [r0, #0]
 80071aa:	2001      	movs	r0, #1
 80071ac:	4770      	bx	lr
 80071ae:	bf00      	nop

080071b0 <__i2b>:
 80071b0:	b510      	push	{r4, lr}
 80071b2:	460c      	mov	r4, r1
 80071b4:	2101      	movs	r1, #1
 80071b6:	f7ff feef 	bl	8006f98 <_Balloc>
 80071ba:	2201      	movs	r2, #1
 80071bc:	6144      	str	r4, [r0, #20]
 80071be:	6102      	str	r2, [r0, #16]
 80071c0:	bd10      	pop	{r4, pc}
 80071c2:	bf00      	nop

080071c4 <__multiply>:
 80071c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071c8:	690f      	ldr	r7, [r1, #16]
 80071ca:	6916      	ldr	r6, [r2, #16]
 80071cc:	42b7      	cmp	r7, r6
 80071ce:	b083      	sub	sp, #12
 80071d0:	460d      	mov	r5, r1
 80071d2:	4614      	mov	r4, r2
 80071d4:	f2c0 808d 	blt.w	80072f2 <__multiply+0x12e>
 80071d8:	4633      	mov	r3, r6
 80071da:	463e      	mov	r6, r7
 80071dc:	461f      	mov	r7, r3
 80071de:	68ab      	ldr	r3, [r5, #8]
 80071e0:	6869      	ldr	r1, [r5, #4]
 80071e2:	eb06 0807 	add.w	r8, r6, r7
 80071e6:	4598      	cmp	r8, r3
 80071e8:	bfc8      	it	gt
 80071ea:	3101      	addgt	r1, #1
 80071ec:	f7ff fed4 	bl	8006f98 <_Balloc>
 80071f0:	f100 0c14 	add.w	ip, r0, #20
 80071f4:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
 80071f8:	45cc      	cmp	ip, r9
 80071fa:	9000      	str	r0, [sp, #0]
 80071fc:	d205      	bcs.n	800720a <__multiply+0x46>
 80071fe:	4663      	mov	r3, ip
 8007200:	2100      	movs	r1, #0
 8007202:	f843 1b04 	str.w	r1, [r3], #4
 8007206:	4599      	cmp	r9, r3
 8007208:	d8fb      	bhi.n	8007202 <__multiply+0x3e>
 800720a:	f104 0214 	add.w	r2, r4, #20
 800720e:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
 8007212:	f105 0314 	add.w	r3, r5, #20
 8007216:	4552      	cmp	r2, sl
 8007218:	eb03 0e86 	add.w	lr, r3, r6, lsl #2
 800721c:	d254      	bcs.n	80072c8 <__multiply+0x104>
 800721e:	f8cd 9004 	str.w	r9, [sp, #4]
 8007222:	4699      	mov	r9, r3
 8007224:	f852 3b04 	ldr.w	r3, [r2], #4
 8007228:	fa1f fb83 	uxth.w	fp, r3
 800722c:	f1bb 0f00 	cmp.w	fp, #0
 8007230:	d020      	beq.n	8007274 <__multiply+0xb0>
 8007232:	2000      	movs	r0, #0
 8007234:	464f      	mov	r7, r9
 8007236:	4666      	mov	r6, ip
 8007238:	4605      	mov	r5, r0
 800723a:	e000      	b.n	800723e <__multiply+0x7a>
 800723c:	461e      	mov	r6, r3
 800723e:	f857 4b04 	ldr.w	r4, [r7], #4
 8007242:	6830      	ldr	r0, [r6, #0]
 8007244:	b2a1      	uxth	r1, r4
 8007246:	b283      	uxth	r3, r0
 8007248:	fb0b 3101 	mla	r1, fp, r1, r3
 800724c:	0c24      	lsrs	r4, r4, #16
 800724e:	0c00      	lsrs	r0, r0, #16
 8007250:	194b      	adds	r3, r1, r5
 8007252:	fb0b 0004 	mla	r0, fp, r4, r0
 8007256:	eb00 4013 	add.w	r0, r0, r3, lsr #16
 800725a:	b299      	uxth	r1, r3
 800725c:	4633      	mov	r3, r6
 800725e:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007262:	45be      	cmp	lr, r7
 8007264:	ea4f 4510 	mov.w	r5, r0, lsr #16
 8007268:	f843 1b04 	str.w	r1, [r3], #4
 800726c:	d8e6      	bhi.n	800723c <__multiply+0x78>
 800726e:	6075      	str	r5, [r6, #4]
 8007270:	f852 3c04 	ldr.w	r3, [r2, #-4]
 8007274:	ea5f 4b13 	movs.w	fp, r3, lsr #16
 8007278:	d020      	beq.n	80072bc <__multiply+0xf8>
 800727a:	f8dc 3000 	ldr.w	r3, [ip]
 800727e:	4667      	mov	r7, ip
 8007280:	4618      	mov	r0, r3
 8007282:	464d      	mov	r5, r9
 8007284:	2100      	movs	r1, #0
 8007286:	e000      	b.n	800728a <__multiply+0xc6>
 8007288:	4637      	mov	r7, r6
 800728a:	882c      	ldrh	r4, [r5, #0]
 800728c:	0c00      	lsrs	r0, r0, #16
 800728e:	fb0b 0004 	mla	r0, fp, r4, r0
 8007292:	4401      	add	r1, r0
 8007294:	b29c      	uxth	r4, r3
 8007296:	463e      	mov	r6, r7
 8007298:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
 800729c:	f846 3b04 	str.w	r3, [r6], #4
 80072a0:	6878      	ldr	r0, [r7, #4]
 80072a2:	f855 4b04 	ldr.w	r4, [r5], #4
 80072a6:	b283      	uxth	r3, r0
 80072a8:	0c24      	lsrs	r4, r4, #16
 80072aa:	fb0b 3404 	mla	r4, fp, r4, r3
 80072ae:	eb04 4311 	add.w	r3, r4, r1, lsr #16
 80072b2:	45ae      	cmp	lr, r5
 80072b4:	ea4f 4113 	mov.w	r1, r3, lsr #16
 80072b8:	d8e6      	bhi.n	8007288 <__multiply+0xc4>
 80072ba:	607b      	str	r3, [r7, #4]
 80072bc:	4592      	cmp	sl, r2
 80072be:	f10c 0c04 	add.w	ip, ip, #4
 80072c2:	d8af      	bhi.n	8007224 <__multiply+0x60>
 80072c4:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80072c8:	f1b8 0f00 	cmp.w	r8, #0
 80072cc:	dd0b      	ble.n	80072e6 <__multiply+0x122>
 80072ce:	f859 3c04 	ldr.w	r3, [r9, #-4]
 80072d2:	f1a9 0904 	sub.w	r9, r9, #4
 80072d6:	b11b      	cbz	r3, 80072e0 <__multiply+0x11c>
 80072d8:	e005      	b.n	80072e6 <__multiply+0x122>
 80072da:	f859 3d04 	ldr.w	r3, [r9, #-4]!
 80072de:	b913      	cbnz	r3, 80072e6 <__multiply+0x122>
 80072e0:	f1b8 0801 	subs.w	r8, r8, #1
 80072e4:	d1f9      	bne.n	80072da <__multiply+0x116>
 80072e6:	9800      	ldr	r0, [sp, #0]
 80072e8:	f8c0 8010 	str.w	r8, [r0, #16]
 80072ec:	b003      	add	sp, #12
 80072ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072f2:	4615      	mov	r5, r2
 80072f4:	460c      	mov	r4, r1
 80072f6:	e772      	b.n	80071de <__multiply+0x1a>

080072f8 <__pow5mult>:
 80072f8:	f012 0303 	ands.w	r3, r2, #3
 80072fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007300:	4614      	mov	r4, r2
 8007302:	4607      	mov	r7, r0
 8007304:	460e      	mov	r6, r1
 8007306:	d12d      	bne.n	8007364 <__pow5mult+0x6c>
 8007308:	10a4      	asrs	r4, r4, #2
 800730a:	d01c      	beq.n	8007346 <__pow5mult+0x4e>
 800730c:	6cbd      	ldr	r5, [r7, #72]	; 0x48
 800730e:	b395      	cbz	r5, 8007376 <__pow5mult+0x7e>
 8007310:	07e3      	lsls	r3, r4, #31
 8007312:	f04f 0800 	mov.w	r8, #0
 8007316:	d406      	bmi.n	8007326 <__pow5mult+0x2e>
 8007318:	1064      	asrs	r4, r4, #1
 800731a:	d014      	beq.n	8007346 <__pow5mult+0x4e>
 800731c:	6828      	ldr	r0, [r5, #0]
 800731e:	b1a8      	cbz	r0, 800734c <__pow5mult+0x54>
 8007320:	4605      	mov	r5, r0
 8007322:	07e3      	lsls	r3, r4, #31
 8007324:	d5f8      	bpl.n	8007318 <__pow5mult+0x20>
 8007326:	4638      	mov	r0, r7
 8007328:	4631      	mov	r1, r6
 800732a:	462a      	mov	r2, r5
 800732c:	f7ff ff4a 	bl	80071c4 <__multiply>
 8007330:	b1b6      	cbz	r6, 8007360 <__pow5mult+0x68>
 8007332:	6872      	ldr	r2, [r6, #4]
 8007334:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007336:	1064      	asrs	r4, r4, #1
 8007338:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800733c:	6031      	str	r1, [r6, #0]
 800733e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
 8007342:	4606      	mov	r6, r0
 8007344:	d1ea      	bne.n	800731c <__pow5mult+0x24>
 8007346:	4630      	mov	r0, r6
 8007348:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800734c:	4629      	mov	r1, r5
 800734e:	462a      	mov	r2, r5
 8007350:	4638      	mov	r0, r7
 8007352:	f7ff ff37 	bl	80071c4 <__multiply>
 8007356:	6028      	str	r0, [r5, #0]
 8007358:	f8c0 8000 	str.w	r8, [r0]
 800735c:	4605      	mov	r5, r0
 800735e:	e7e0      	b.n	8007322 <__pow5mult+0x2a>
 8007360:	4606      	mov	r6, r0
 8007362:	e7d9      	b.n	8007318 <__pow5mult+0x20>
 8007364:	1e5a      	subs	r2, r3, #1
 8007366:	4d0b      	ldr	r5, [pc, #44]	; (8007394 <__pow5mult+0x9c>)
 8007368:	2300      	movs	r3, #0
 800736a:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 800736e:	f7ff fe43 	bl	8006ff8 <__multadd>
 8007372:	4606      	mov	r6, r0
 8007374:	e7c8      	b.n	8007308 <__pow5mult+0x10>
 8007376:	2101      	movs	r1, #1
 8007378:	4638      	mov	r0, r7
 800737a:	f7ff fe0d 	bl	8006f98 <_Balloc>
 800737e:	f240 2171 	movw	r1, #625	; 0x271
 8007382:	2201      	movs	r2, #1
 8007384:	2300      	movs	r3, #0
 8007386:	6141      	str	r1, [r0, #20]
 8007388:	6102      	str	r2, [r0, #16]
 800738a:	4605      	mov	r5, r0
 800738c:	64b8      	str	r0, [r7, #72]	; 0x48
 800738e:	6003      	str	r3, [r0, #0]
 8007390:	e7be      	b.n	8007310 <__pow5mult+0x18>
 8007392:	bf00      	nop
 8007394:	0800a710 	.word	0x0800a710

08007398 <__lshift>:
 8007398:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800739c:	690f      	ldr	r7, [r1, #16]
 800739e:	688b      	ldr	r3, [r1, #8]
 80073a0:	ea4f 1962 	mov.w	r9, r2, asr #5
 80073a4:	444f      	add	r7, r9
 80073a6:	1c7d      	adds	r5, r7, #1
 80073a8:	429d      	cmp	r5, r3
 80073aa:	460e      	mov	r6, r1
 80073ac:	4614      	mov	r4, r2
 80073ae:	6849      	ldr	r1, [r1, #4]
 80073b0:	4680      	mov	r8, r0
 80073b2:	dd04      	ble.n	80073be <__lshift+0x26>
 80073b4:	005b      	lsls	r3, r3, #1
 80073b6:	429d      	cmp	r5, r3
 80073b8:	f101 0101 	add.w	r1, r1, #1
 80073bc:	dcfa      	bgt.n	80073b4 <__lshift+0x1c>
 80073be:	4640      	mov	r0, r8
 80073c0:	f7ff fdea 	bl	8006f98 <_Balloc>
 80073c4:	f1b9 0f00 	cmp.w	r9, #0
 80073c8:	f100 0114 	add.w	r1, r0, #20
 80073cc:	dd09      	ble.n	80073e2 <__lshift+0x4a>
 80073ce:	2300      	movs	r3, #0
 80073d0:	469e      	mov	lr, r3
 80073d2:	460a      	mov	r2, r1
 80073d4:	3301      	adds	r3, #1
 80073d6:	454b      	cmp	r3, r9
 80073d8:	f842 eb04 	str.w	lr, [r2], #4
 80073dc:	d1fa      	bne.n	80073d4 <__lshift+0x3c>
 80073de:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 80073e2:	6932      	ldr	r2, [r6, #16]
 80073e4:	f106 0314 	add.w	r3, r6, #20
 80073e8:	f014 0c1f 	ands.w	ip, r4, #31
 80073ec:	eb03 0e82 	add.w	lr, r3, r2, lsl #2
 80073f0:	d01f      	beq.n	8007432 <__lshift+0x9a>
 80073f2:	f1cc 0920 	rsb	r9, ip, #32
 80073f6:	2200      	movs	r2, #0
 80073f8:	681c      	ldr	r4, [r3, #0]
 80073fa:	fa04 f40c 	lsl.w	r4, r4, ip
 80073fe:	4314      	orrs	r4, r2
 8007400:	468a      	mov	sl, r1
 8007402:	f841 4b04 	str.w	r4, [r1], #4
 8007406:	f853 4b04 	ldr.w	r4, [r3], #4
 800740a:	459e      	cmp	lr, r3
 800740c:	fa24 f209 	lsr.w	r2, r4, r9
 8007410:	d8f2      	bhi.n	80073f8 <__lshift+0x60>
 8007412:	f8ca 2004 	str.w	r2, [sl, #4]
 8007416:	b102      	cbz	r2, 800741a <__lshift+0x82>
 8007418:	1cbd      	adds	r5, r7, #2
 800741a:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 800741e:	6872      	ldr	r2, [r6, #4]
 8007420:	3d01      	subs	r5, #1
 8007422:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007426:	6105      	str	r5, [r0, #16]
 8007428:	6031      	str	r1, [r6, #0]
 800742a:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
 800742e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007432:	3904      	subs	r1, #4
 8007434:	f853 2b04 	ldr.w	r2, [r3], #4
 8007438:	f841 2f04 	str.w	r2, [r1, #4]!
 800743c:	459e      	cmp	lr, r3
 800743e:	d8f9      	bhi.n	8007434 <__lshift+0x9c>
 8007440:	e7eb      	b.n	800741a <__lshift+0x82>
 8007442:	bf00      	nop

08007444 <__mcmp>:
 8007444:	6902      	ldr	r2, [r0, #16]
 8007446:	690b      	ldr	r3, [r1, #16]
 8007448:	1ad2      	subs	r2, r2, r3
 800744a:	d113      	bne.n	8007474 <__mcmp+0x30>
 800744c:	009b      	lsls	r3, r3, #2
 800744e:	3014      	adds	r0, #20
 8007450:	3114      	adds	r1, #20
 8007452:	4419      	add	r1, r3
 8007454:	b410      	push	{r4}
 8007456:	4403      	add	r3, r0
 8007458:	e001      	b.n	800745e <__mcmp+0x1a>
 800745a:	4298      	cmp	r0, r3
 800745c:	d20c      	bcs.n	8007478 <__mcmp+0x34>
 800745e:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 8007462:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007466:	4294      	cmp	r4, r2
 8007468:	d0f7      	beq.n	800745a <__mcmp+0x16>
 800746a:	d309      	bcc.n	8007480 <__mcmp+0x3c>
 800746c:	2001      	movs	r0, #1
 800746e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007472:	4770      	bx	lr
 8007474:	4610      	mov	r0, r2
 8007476:	4770      	bx	lr
 8007478:	2000      	movs	r0, #0
 800747a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800747e:	4770      	bx	lr
 8007480:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007484:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007488:	4770      	bx	lr
 800748a:	bf00      	nop

0800748c <__mdiff>:
 800748c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007490:	460e      	mov	r6, r1
 8007492:	4605      	mov	r5, r0
 8007494:	4611      	mov	r1, r2
 8007496:	4630      	mov	r0, r6
 8007498:	4614      	mov	r4, r2
 800749a:	f7ff ffd3 	bl	8007444 <__mcmp>
 800749e:	1e07      	subs	r7, r0, #0
 80074a0:	d054      	beq.n	800754c <__mdiff+0xc0>
 80074a2:	db4d      	blt.n	8007540 <__mdiff+0xb4>
 80074a4:	f04f 0800 	mov.w	r8, #0
 80074a8:	6871      	ldr	r1, [r6, #4]
 80074aa:	4628      	mov	r0, r5
 80074ac:	f7ff fd74 	bl	8006f98 <_Balloc>
 80074b0:	6937      	ldr	r7, [r6, #16]
 80074b2:	6923      	ldr	r3, [r4, #16]
 80074b4:	f8c0 800c 	str.w	r8, [r0, #12]
 80074b8:	3614      	adds	r6, #20
 80074ba:	f104 0214 	add.w	r2, r4, #20
 80074be:	eb02 0c83 	add.w	ip, r2, r3, lsl #2
 80074c2:	f100 0514 	add.w	r5, r0, #20
 80074c6:	eb06 0e87 	add.w	lr, r6, r7, lsl #2
 80074ca:	2300      	movs	r3, #0
 80074cc:	f856 8b04 	ldr.w	r8, [r6], #4
 80074d0:	f852 4b04 	ldr.w	r4, [r2], #4
 80074d4:	fa13 f388 	uxtah	r3, r3, r8
 80074d8:	b2a1      	uxth	r1, r4
 80074da:	0c24      	lsrs	r4, r4, #16
 80074dc:	1a59      	subs	r1, r3, r1
 80074de:	ebc4 4318 	rsb	r3, r4, r8, lsr #16
 80074e2:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80074e6:	b289      	uxth	r1, r1
 80074e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80074ec:	4594      	cmp	ip, r2
 80074ee:	f845 1b04 	str.w	r1, [r5], #4
 80074f2:	ea4f 4323 	mov.w	r3, r3, asr #16
 80074f6:	4634      	mov	r4, r6
 80074f8:	d8e8      	bhi.n	80074cc <__mdiff+0x40>
 80074fa:	45b6      	cmp	lr, r6
 80074fc:	46ac      	mov	ip, r5
 80074fe:	d915      	bls.n	800752c <__mdiff+0xa0>
 8007500:	f854 2b04 	ldr.w	r2, [r4], #4
 8007504:	fa13 f182 	uxtah	r1, r3, r2
 8007508:	0c13      	lsrs	r3, r2, #16
 800750a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800750e:	b289      	uxth	r1, r1
 8007510:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8007514:	45a6      	cmp	lr, r4
 8007516:	f845 1b04 	str.w	r1, [r5], #4
 800751a:	ea4f 4323 	mov.w	r3, r3, asr #16
 800751e:	d8ef      	bhi.n	8007500 <__mdiff+0x74>
 8007520:	43f6      	mvns	r6, r6
 8007522:	4476      	add	r6, lr
 8007524:	f026 0503 	bic.w	r5, r6, #3
 8007528:	3504      	adds	r5, #4
 800752a:	4465      	add	r5, ip
 800752c:	3d04      	subs	r5, #4
 800752e:	b921      	cbnz	r1, 800753a <__mdiff+0xae>
 8007530:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8007534:	3f01      	subs	r7, #1
 8007536:	2b00      	cmp	r3, #0
 8007538:	d0fa      	beq.n	8007530 <__mdiff+0xa4>
 800753a:	6107      	str	r7, [r0, #16]
 800753c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007540:	4633      	mov	r3, r6
 8007542:	f04f 0801 	mov.w	r8, #1
 8007546:	4626      	mov	r6, r4
 8007548:	461c      	mov	r4, r3
 800754a:	e7ad      	b.n	80074a8 <__mdiff+0x1c>
 800754c:	4628      	mov	r0, r5
 800754e:	4639      	mov	r1, r7
 8007550:	f7ff fd22 	bl	8006f98 <_Balloc>
 8007554:	2301      	movs	r3, #1
 8007556:	6147      	str	r7, [r0, #20]
 8007558:	6103      	str	r3, [r0, #16]
 800755a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800755e:	bf00      	nop

08007560 <__ulp>:
 8007560:	4b12      	ldr	r3, [pc, #72]	; (80075ac <__ulp+0x4c>)
 8007562:	ee10 2a90 	vmov	r2, s1
 8007566:	401a      	ands	r2, r3
 8007568:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 800756c:	2b00      	cmp	r3, #0
 800756e:	dd04      	ble.n	800757a <__ulp+0x1a>
 8007570:	2000      	movs	r0, #0
 8007572:	4619      	mov	r1, r3
 8007574:	ec41 0b10 	vmov	d0, r0, r1
 8007578:	4770      	bx	lr
 800757a:	425b      	negs	r3, r3
 800757c:	151b      	asrs	r3, r3, #20
 800757e:	2b13      	cmp	r3, #19
 8007580:	dd0c      	ble.n	800759c <__ulp+0x3c>
 8007582:	2b32      	cmp	r3, #50	; 0x32
 8007584:	bfdd      	ittte	le
 8007586:	f1c3 0333 	rsble	r3, r3, #51	; 0x33
 800758a:	2201      	movle	r2, #1
 800758c:	fa02 f303 	lslle.w	r3, r2, r3
 8007590:	2301      	movgt	r3, #1
 8007592:	2100      	movs	r1, #0
 8007594:	4618      	mov	r0, r3
 8007596:	ec41 0b10 	vmov	d0, r0, r1
 800759a:	4770      	bx	lr
 800759c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80075a0:	2000      	movs	r0, #0
 80075a2:	fa42 f103 	asr.w	r1, r2, r3
 80075a6:	ec41 0b10 	vmov	d0, r0, r1
 80075aa:	4770      	bx	lr
 80075ac:	7ff00000 	.word	0x7ff00000

080075b0 <__b2d>:
 80075b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075b2:	6904      	ldr	r4, [r0, #16]
 80075b4:	f100 0714 	add.w	r7, r0, #20
 80075b8:	eb07 0484 	add.w	r4, r7, r4, lsl #2
 80075bc:	460d      	mov	r5, r1
 80075be:	f854 6c04 	ldr.w	r6, [r4, #-4]
 80075c2:	4630      	mov	r0, r6
 80075c4:	f7ff fda6 	bl	8007114 <__hi0bits>
 80075c8:	f1c0 0320 	rsb	r3, r0, #32
 80075cc:	280a      	cmp	r0, #10
 80075ce:	602b      	str	r3, [r5, #0]
 80075d0:	f1a4 0104 	sub.w	r1, r4, #4
 80075d4:	dc16      	bgt.n	8007604 <__b2d+0x54>
 80075d6:	428f      	cmp	r7, r1
 80075d8:	f1c0 050b 	rsb	r5, r0, #11
 80075dc:	bf38      	it	cc
 80075de:	f854 1c08 	ldrcc.w	r1, [r4, #-8]
 80075e2:	fa26 fe05 	lsr.w	lr, r6, r5
 80075e6:	f100 0015 	add.w	r0, r0, #21
 80075ea:	f04e 537f 	orr.w	r3, lr, #1069547520	; 0x3fc00000
 80075ee:	bf34      	ite	cc
 80075f0:	40e9      	lsrcc	r1, r5
 80075f2:	2100      	movcs	r1, #0
 80075f4:	4086      	lsls	r6, r0
 80075f6:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80075fa:	ea41 0206 	orr.w	r2, r1, r6
 80075fe:	ec43 2b10 	vmov	d0, r2, r3
 8007602:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007604:	428f      	cmp	r7, r1
 8007606:	d220      	bcs.n	800764a <__b2d+0x9a>
 8007608:	f1b0 0e0b 	subs.w	lr, r0, #11
 800760c:	f1a4 0c08 	sub.w	ip, r4, #8
 8007610:	f854 1c08 	ldr.w	r1, [r4, #-8]
 8007614:	d026      	beq.n	8007664 <__b2d+0xb4>
 8007616:	f1c0 052b 	rsb	r5, r0, #43	; 0x2b
 800761a:	4567      	cmp	r7, ip
 800761c:	fa21 f305 	lsr.w	r3, r1, r5
 8007620:	fa06 f60e 	lsl.w	r6, r6, lr
 8007624:	ea46 0603 	orr.w	r6, r6, r3
 8007628:	bf38      	it	cc
 800762a:	f854 0c0c 	ldrcc.w	r0, [r4, #-12]
 800762e:	f046 537f 	orr.w	r3, r6, #1069547520	; 0x3fc00000
 8007632:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007636:	bf34      	ite	cc
 8007638:	40e8      	lsrcc	r0, r5
 800763a:	2000      	movcs	r0, #0
 800763c:	fa01 f10e 	lsl.w	r1, r1, lr
 8007640:	ea41 0200 	orr.w	r2, r1, r0
 8007644:	ec43 2b10 	vmov	d0, r2, r3
 8007648:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800764a:	f1b0 0e0b 	subs.w	lr, r0, #11
 800764e:	d008      	beq.n	8007662 <__b2d+0xb2>
 8007650:	fa06 f60e 	lsl.w	r6, r6, lr
 8007654:	f046 537f 	orr.w	r3, r6, #1069547520	; 0x3fc00000
 8007658:	2000      	movs	r0, #0
 800765a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800765e:	4601      	mov	r1, r0
 8007660:	e7ec      	b.n	800763c <__b2d+0x8c>
 8007662:	4671      	mov	r1, lr
 8007664:	f046 537f 	orr.w	r3, r6, #1069547520	; 0x3fc00000
 8007668:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800766c:	460a      	mov	r2, r1
 800766e:	ec43 2b10 	vmov	d0, r2, r3
 8007672:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007674 <__d2b>:
 8007674:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007678:	ec57 6b10 	vmov	r6, r7, d0
 800767c:	b083      	sub	sp, #12
 800767e:	4688      	mov	r8, r1
 8007680:	2101      	movs	r1, #1
 8007682:	463c      	mov	r4, r7
 8007684:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007688:	4617      	mov	r7, r2
 800768a:	f7ff fc85 	bl	8006f98 <_Balloc>
 800768e:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8007692:	4681      	mov	r9, r0
 8007694:	b10d      	cbz	r5, 800769a <__d2b+0x26>
 8007696:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 800769a:	9401      	str	r4, [sp, #4]
 800769c:	b31e      	cbz	r6, 80076e6 <__d2b+0x72>
 800769e:	a802      	add	r0, sp, #8
 80076a0:	f840 6d08 	str.w	r6, [r0, #-8]!
 80076a4:	f7ff fd56 	bl	8007154 <__lo0bits>
 80076a8:	2800      	cmp	r0, #0
 80076aa:	d134      	bne.n	8007716 <__d2b+0xa2>
 80076ac:	e89d 000c 	ldmia.w	sp, {r2, r3}
 80076b0:	f8c9 2014 	str.w	r2, [r9, #20]
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	bf14      	ite	ne
 80076b8:	2402      	movne	r4, #2
 80076ba:	2401      	moveq	r4, #1
 80076bc:	f8c9 3018 	str.w	r3, [r9, #24]
 80076c0:	f8c9 4010 	str.w	r4, [r9, #16]
 80076c4:	b9dd      	cbnz	r5, 80076fe <__d2b+0x8a>
 80076c6:	eb09 0384 	add.w	r3, r9, r4, lsl #2
 80076ca:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80076ce:	f8c8 0000 	str.w	r0, [r8]
 80076d2:	6918      	ldr	r0, [r3, #16]
 80076d4:	f7ff fd1e 	bl	8007114 <__hi0bits>
 80076d8:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
 80076dc:	6038      	str	r0, [r7, #0]
 80076de:	4648      	mov	r0, r9
 80076e0:	b003      	add	sp, #12
 80076e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80076e6:	a801      	add	r0, sp, #4
 80076e8:	f7ff fd34 	bl	8007154 <__lo0bits>
 80076ec:	2401      	movs	r4, #1
 80076ee:	9b01      	ldr	r3, [sp, #4]
 80076f0:	f8c9 3014 	str.w	r3, [r9, #20]
 80076f4:	3020      	adds	r0, #32
 80076f6:	f8c9 4010 	str.w	r4, [r9, #16]
 80076fa:	2d00      	cmp	r5, #0
 80076fc:	d0e3      	beq.n	80076c6 <__d2b+0x52>
 80076fe:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007702:	4405      	add	r5, r0
 8007704:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007708:	f8c8 5000 	str.w	r5, [r8]
 800770c:	6038      	str	r0, [r7, #0]
 800770e:	4648      	mov	r0, r9
 8007710:	b003      	add	sp, #12
 8007712:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007716:	e89d 000c 	ldmia.w	sp, {r2, r3}
 800771a:	f1c0 0120 	rsb	r1, r0, #32
 800771e:	fa03 f101 	lsl.w	r1, r3, r1
 8007722:	430a      	orrs	r2, r1
 8007724:	40c3      	lsrs	r3, r0
 8007726:	9301      	str	r3, [sp, #4]
 8007728:	f8c9 2014 	str.w	r2, [r9, #20]
 800772c:	e7c2      	b.n	80076b4 <__d2b+0x40>
 800772e:	bf00      	nop

08007730 <__ratio>:
 8007730:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007734:	b083      	sub	sp, #12
 8007736:	4688      	mov	r8, r1
 8007738:	4669      	mov	r1, sp
 800773a:	4681      	mov	r9, r0
 800773c:	f7ff ff38 	bl	80075b0 <__b2d>
 8007740:	4640      	mov	r0, r8
 8007742:	a901      	add	r1, sp, #4
 8007744:	ec55 4b10 	vmov	r4, r5, d0
 8007748:	f7ff ff32 	bl	80075b0 <__b2d>
 800774c:	e89d 000a 	ldmia.w	sp, {r1, r3}
 8007750:	f8d9 2010 	ldr.w	r2, [r9, #16]
 8007754:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8007758:	1ac9      	subs	r1, r1, r3
 800775a:	1a12      	subs	r2, r2, r0
 800775c:	eb01 1342 	add.w	r3, r1, r2, lsl #5
 8007760:	2b00      	cmp	r3, #0
 8007762:	ec57 6b10 	vmov	r6, r7, d0
 8007766:	dd0d      	ble.n	8007784 <__ratio+0x54>
 8007768:	eb05 5103 	add.w	r1, r5, r3, lsl #20
 800776c:	460d      	mov	r5, r1
 800776e:	4620      	mov	r0, r4
 8007770:	4629      	mov	r1, r5
 8007772:	4632      	mov	r2, r6
 8007774:	463b      	mov	r3, r7
 8007776:	f002 f8d3 	bl	8009920 <__aeabi_ddiv>
 800777a:	ec41 0b10 	vmov	d0, r0, r1
 800777e:	b003      	add	sp, #12
 8007780:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007784:	eba7 5903 	sub.w	r9, r7, r3, lsl #20
 8007788:	ee10 6a10 	vmov	r6, s0
 800778c:	464f      	mov	r7, r9
 800778e:	e7ee      	b.n	800776e <__ratio+0x3e>

08007790 <_mprec_log10>:
 8007790:	2817      	cmp	r0, #23
 8007792:	b510      	push	{r4, lr}
 8007794:	4604      	mov	r4, r0
 8007796:	dd0a      	ble.n	80077ae <_mprec_log10+0x1e>
 8007798:	4908      	ldr	r1, [pc, #32]	; (80077bc <_mprec_log10+0x2c>)
 800779a:	2000      	movs	r0, #0
 800779c:	2200      	movs	r2, #0
 800779e:	4b08      	ldr	r3, [pc, #32]	; (80077c0 <_mprec_log10+0x30>)
 80077a0:	f001 ff94 	bl	80096cc <__aeabi_dmul>
 80077a4:	3c01      	subs	r4, #1
 80077a6:	d1f9      	bne.n	800779c <_mprec_log10+0xc>
 80077a8:	ec41 0b10 	vmov	d0, r0, r1
 80077ac:	bd10      	pop	{r4, pc}
 80077ae:	4b05      	ldr	r3, [pc, #20]	; (80077c4 <_mprec_log10+0x34>)
 80077b0:	eb03 04c0 	add.w	r4, r3, r0, lsl #3
 80077b4:	ed94 0b00 	vldr	d0, [r4]
 80077b8:	bd10      	pop	{r4, pc}
 80077ba:	bf00      	nop
 80077bc:	3ff00000 	.word	0x3ff00000
 80077c0:	40240000 	.word	0x40240000
 80077c4:	0800a648 	.word	0x0800a648

080077c8 <__copybits>:
 80077c8:	b470      	push	{r4, r5, r6}
 80077ca:	6914      	ldr	r4, [r2, #16]
 80077cc:	f102 0314 	add.w	r3, r2, #20
 80077d0:	3901      	subs	r1, #1
 80077d2:	114e      	asrs	r6, r1, #5
 80077d4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80077d8:	3601      	adds	r6, #1
 80077da:	42a3      	cmp	r3, r4
 80077dc:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 80077e0:	d20c      	bcs.n	80077fc <__copybits+0x34>
 80077e2:	1f01      	subs	r1, r0, #4
 80077e4:	f853 5b04 	ldr.w	r5, [r3], #4
 80077e8:	f841 5f04 	str.w	r5, [r1, #4]!
 80077ec:	429c      	cmp	r4, r3
 80077ee:	d8f9      	bhi.n	80077e4 <__copybits+0x1c>
 80077f0:	1aa3      	subs	r3, r4, r2
 80077f2:	3b15      	subs	r3, #21
 80077f4:	f023 0303 	bic.w	r3, r3, #3
 80077f8:	3304      	adds	r3, #4
 80077fa:	4418      	add	r0, r3
 80077fc:	4286      	cmp	r6, r0
 80077fe:	d904      	bls.n	800780a <__copybits+0x42>
 8007800:	2300      	movs	r3, #0
 8007802:	f840 3b04 	str.w	r3, [r0], #4
 8007806:	4286      	cmp	r6, r0
 8007808:	d8fb      	bhi.n	8007802 <__copybits+0x3a>
 800780a:	bc70      	pop	{r4, r5, r6}
 800780c:	4770      	bx	lr
 800780e:	bf00      	nop

08007810 <__any_on>:
 8007810:	6903      	ldr	r3, [r0, #16]
 8007812:	114a      	asrs	r2, r1, #5
 8007814:	4293      	cmp	r3, r2
 8007816:	b410      	push	{r4}
 8007818:	f100 0414 	add.w	r4, r0, #20
 800781c:	da10      	bge.n	8007840 <__any_on+0x30>
 800781e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007822:	429c      	cmp	r4, r3
 8007824:	d221      	bcs.n	800786a <__any_on+0x5a>
 8007826:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800782a:	3b04      	subs	r3, #4
 800782c:	b118      	cbz	r0, 8007836 <__any_on+0x26>
 800782e:	e015      	b.n	800785c <__any_on+0x4c>
 8007830:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007834:	b992      	cbnz	r2, 800785c <__any_on+0x4c>
 8007836:	429c      	cmp	r4, r3
 8007838:	d3fa      	bcc.n	8007830 <__any_on+0x20>
 800783a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800783e:	4770      	bx	lr
 8007840:	dd10      	ble.n	8007864 <__any_on+0x54>
 8007842:	f011 011f 	ands.w	r1, r1, #31
 8007846:	d00d      	beq.n	8007864 <__any_on+0x54>
 8007848:	f854 0022 	ldr.w	r0, [r4, r2, lsl #2]
 800784c:	fa20 f301 	lsr.w	r3, r0, r1
 8007850:	fa03 f101 	lsl.w	r1, r3, r1
 8007854:	4281      	cmp	r1, r0
 8007856:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800785a:	d0e2      	beq.n	8007822 <__any_on+0x12>
 800785c:	2001      	movs	r0, #1
 800785e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007862:	4770      	bx	lr
 8007864:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007868:	e7db      	b.n	8007822 <__any_on+0x12>
 800786a:	2000      	movs	r0, #0
 800786c:	e7e5      	b.n	800783a <__any_on+0x2a>
 800786e:	bf00      	nop

08007870 <_realloc_r>:
 8007870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007874:	4617      	mov	r7, r2
 8007876:	b083      	sub	sp, #12
 8007878:	460e      	mov	r6, r1
 800787a:	2900      	cmp	r1, #0
 800787c:	f000 80e7 	beq.w	8007a4e <_realloc_r+0x1de>
 8007880:	4681      	mov	r9, r0
 8007882:	f107 050b 	add.w	r5, r7, #11
 8007886:	f7ff fb83 	bl	8006f90 <__malloc_lock>
 800788a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800788e:	2d16      	cmp	r5, #22
 8007890:	f023 0403 	bic.w	r4, r3, #3
 8007894:	f1a6 0808 	sub.w	r8, r6, #8
 8007898:	d84c      	bhi.n	8007934 <_realloc_r+0xc4>
 800789a:	2210      	movs	r2, #16
 800789c:	4615      	mov	r5, r2
 800789e:	42af      	cmp	r7, r5
 80078a0:	d84d      	bhi.n	800793e <_realloc_r+0xce>
 80078a2:	4294      	cmp	r4, r2
 80078a4:	f280 8084 	bge.w	80079b0 <_realloc_r+0x140>
 80078a8:	f8df b3ac 	ldr.w	fp, [pc, #940]	; 8007c58 <_realloc_r+0x3e8>
 80078ac:	f8db 0008 	ldr.w	r0, [fp, #8]
 80078b0:	eb08 0104 	add.w	r1, r8, r4
 80078b4:	4288      	cmp	r0, r1
 80078b6:	f000 80d6 	beq.w	8007a66 <_realloc_r+0x1f6>
 80078ba:	6848      	ldr	r0, [r1, #4]
 80078bc:	f020 0e01 	bic.w	lr, r0, #1
 80078c0:	448e      	add	lr, r1
 80078c2:	f8de e004 	ldr.w	lr, [lr, #4]
 80078c6:	f01e 0f01 	tst.w	lr, #1
 80078ca:	d13f      	bne.n	800794c <_realloc_r+0xdc>
 80078cc:	f020 0003 	bic.w	r0, r0, #3
 80078d0:	4420      	add	r0, r4
 80078d2:	4290      	cmp	r0, r2
 80078d4:	f280 80c1 	bge.w	8007a5a <_realloc_r+0x1ea>
 80078d8:	07db      	lsls	r3, r3, #31
 80078da:	f100 808f 	bmi.w	80079fc <_realloc_r+0x18c>
 80078de:	f856 3c08 	ldr.w	r3, [r6, #-8]
 80078e2:	ebc3 0a08 	rsb	sl, r3, r8
 80078e6:	f8da 3004 	ldr.w	r3, [sl, #4]
 80078ea:	f023 0303 	bic.w	r3, r3, #3
 80078ee:	eb00 0e03 	add.w	lr, r0, r3
 80078f2:	4596      	cmp	lr, r2
 80078f4:	db34      	blt.n	8007960 <_realloc_r+0xf0>
 80078f6:	68cb      	ldr	r3, [r1, #12]
 80078f8:	688a      	ldr	r2, [r1, #8]
 80078fa:	4657      	mov	r7, sl
 80078fc:	60d3      	str	r3, [r2, #12]
 80078fe:	609a      	str	r2, [r3, #8]
 8007900:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8007904:	f8da 300c 	ldr.w	r3, [sl, #12]
 8007908:	60cb      	str	r3, [r1, #12]
 800790a:	1f22      	subs	r2, r4, #4
 800790c:	2a24      	cmp	r2, #36	; 0x24
 800790e:	6099      	str	r1, [r3, #8]
 8007910:	f200 8136 	bhi.w	8007b80 <_realloc_r+0x310>
 8007914:	2a13      	cmp	r2, #19
 8007916:	f240 80fd 	bls.w	8007b14 <_realloc_r+0x2a4>
 800791a:	6833      	ldr	r3, [r6, #0]
 800791c:	f8ca 3008 	str.w	r3, [sl, #8]
 8007920:	6873      	ldr	r3, [r6, #4]
 8007922:	f8ca 300c 	str.w	r3, [sl, #12]
 8007926:	2a1b      	cmp	r2, #27
 8007928:	f200 8140 	bhi.w	8007bac <_realloc_r+0x33c>
 800792c:	3608      	adds	r6, #8
 800792e:	f10a 0310 	add.w	r3, sl, #16
 8007932:	e0f0      	b.n	8007b16 <_realloc_r+0x2a6>
 8007934:	f025 0507 	bic.w	r5, r5, #7
 8007938:	2d00      	cmp	r5, #0
 800793a:	462a      	mov	r2, r5
 800793c:	daaf      	bge.n	800789e <_realloc_r+0x2e>
 800793e:	230c      	movs	r3, #12
 8007940:	2000      	movs	r0, #0
 8007942:	f8c9 3000 	str.w	r3, [r9]
 8007946:	b003      	add	sp, #12
 8007948:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800794c:	07d9      	lsls	r1, r3, #31
 800794e:	d455      	bmi.n	80079fc <_realloc_r+0x18c>
 8007950:	f856 3c08 	ldr.w	r3, [r6, #-8]
 8007954:	ebc3 0a08 	rsb	sl, r3, r8
 8007958:	f8da 3004 	ldr.w	r3, [sl, #4]
 800795c:	f023 0303 	bic.w	r3, r3, #3
 8007960:	4423      	add	r3, r4
 8007962:	4293      	cmp	r3, r2
 8007964:	db4a      	blt.n	80079fc <_realloc_r+0x18c>
 8007966:	4657      	mov	r7, sl
 8007968:	f8da 100c 	ldr.w	r1, [sl, #12]
 800796c:	f857 0f08 	ldr.w	r0, [r7, #8]!
 8007970:	1f22      	subs	r2, r4, #4
 8007972:	2a24      	cmp	r2, #36	; 0x24
 8007974:	60c1      	str	r1, [r0, #12]
 8007976:	6088      	str	r0, [r1, #8]
 8007978:	f200 810e 	bhi.w	8007b98 <_realloc_r+0x328>
 800797c:	2a13      	cmp	r2, #19
 800797e:	f240 8109 	bls.w	8007b94 <_realloc_r+0x324>
 8007982:	6831      	ldr	r1, [r6, #0]
 8007984:	f8ca 1008 	str.w	r1, [sl, #8]
 8007988:	6871      	ldr	r1, [r6, #4]
 800798a:	f8ca 100c 	str.w	r1, [sl, #12]
 800798e:	2a1b      	cmp	r2, #27
 8007990:	f200 8121 	bhi.w	8007bd6 <_realloc_r+0x366>
 8007994:	3608      	adds	r6, #8
 8007996:	f10a 0210 	add.w	r2, sl, #16
 800799a:	6831      	ldr	r1, [r6, #0]
 800799c:	6011      	str	r1, [r2, #0]
 800799e:	6871      	ldr	r1, [r6, #4]
 80079a0:	6051      	str	r1, [r2, #4]
 80079a2:	68b1      	ldr	r1, [r6, #8]
 80079a4:	6091      	str	r1, [r2, #8]
 80079a6:	461c      	mov	r4, r3
 80079a8:	f8da 3004 	ldr.w	r3, [sl, #4]
 80079ac:	463e      	mov	r6, r7
 80079ae:	46d0      	mov	r8, sl
 80079b0:	1b62      	subs	r2, r4, r5
 80079b2:	2a0f      	cmp	r2, #15
 80079b4:	f003 0301 	and.w	r3, r3, #1
 80079b8:	d80e      	bhi.n	80079d8 <_realloc_r+0x168>
 80079ba:	4323      	orrs	r3, r4
 80079bc:	4444      	add	r4, r8
 80079be:	f8c8 3004 	str.w	r3, [r8, #4]
 80079c2:	6863      	ldr	r3, [r4, #4]
 80079c4:	f043 0301 	orr.w	r3, r3, #1
 80079c8:	6063      	str	r3, [r4, #4]
 80079ca:	4648      	mov	r0, r9
 80079cc:	f7ff fae2 	bl	8006f94 <__malloc_unlock>
 80079d0:	4630      	mov	r0, r6
 80079d2:	b003      	add	sp, #12
 80079d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079d8:	eb08 0105 	add.w	r1, r8, r5
 80079dc:	431d      	orrs	r5, r3
 80079de:	f042 0301 	orr.w	r3, r2, #1
 80079e2:	440a      	add	r2, r1
 80079e4:	f8c8 5004 	str.w	r5, [r8, #4]
 80079e8:	604b      	str	r3, [r1, #4]
 80079ea:	6853      	ldr	r3, [r2, #4]
 80079ec:	f043 0301 	orr.w	r3, r3, #1
 80079f0:	3108      	adds	r1, #8
 80079f2:	6053      	str	r3, [r2, #4]
 80079f4:	4648      	mov	r0, r9
 80079f6:	f7fe fc25 	bl	8006244 <_free_r>
 80079fa:	e7e6      	b.n	80079ca <_realloc_r+0x15a>
 80079fc:	4639      	mov	r1, r7
 80079fe:	4648      	mov	r0, r9
 8007a00:	f7fe ff86 	bl	8006910 <_malloc_r>
 8007a04:	4607      	mov	r7, r0
 8007a06:	b1d8      	cbz	r0, 8007a40 <_realloc_r+0x1d0>
 8007a08:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8007a0c:	f023 0201 	bic.w	r2, r3, #1
 8007a10:	4442      	add	r2, r8
 8007a12:	f1a0 0108 	sub.w	r1, r0, #8
 8007a16:	4291      	cmp	r1, r2
 8007a18:	f000 80ac 	beq.w	8007b74 <_realloc_r+0x304>
 8007a1c:	1f22      	subs	r2, r4, #4
 8007a1e:	2a24      	cmp	r2, #36	; 0x24
 8007a20:	f200 8099 	bhi.w	8007b56 <_realloc_r+0x2e6>
 8007a24:	2a13      	cmp	r2, #19
 8007a26:	d86a      	bhi.n	8007afe <_realloc_r+0x28e>
 8007a28:	4603      	mov	r3, r0
 8007a2a:	4632      	mov	r2, r6
 8007a2c:	6811      	ldr	r1, [r2, #0]
 8007a2e:	6019      	str	r1, [r3, #0]
 8007a30:	6851      	ldr	r1, [r2, #4]
 8007a32:	6059      	str	r1, [r3, #4]
 8007a34:	6892      	ldr	r2, [r2, #8]
 8007a36:	609a      	str	r2, [r3, #8]
 8007a38:	4631      	mov	r1, r6
 8007a3a:	4648      	mov	r0, r9
 8007a3c:	f7fe fc02 	bl	8006244 <_free_r>
 8007a40:	4648      	mov	r0, r9
 8007a42:	f7ff faa7 	bl	8006f94 <__malloc_unlock>
 8007a46:	4638      	mov	r0, r7
 8007a48:	b003      	add	sp, #12
 8007a4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a4e:	4611      	mov	r1, r2
 8007a50:	b003      	add	sp, #12
 8007a52:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a56:	f7fe bf5b 	b.w	8006910 <_malloc_r>
 8007a5a:	68ca      	ldr	r2, [r1, #12]
 8007a5c:	6889      	ldr	r1, [r1, #8]
 8007a5e:	4604      	mov	r4, r0
 8007a60:	60ca      	str	r2, [r1, #12]
 8007a62:	6091      	str	r1, [r2, #8]
 8007a64:	e7a4      	b.n	80079b0 <_realloc_r+0x140>
 8007a66:	6841      	ldr	r1, [r0, #4]
 8007a68:	f021 0103 	bic.w	r1, r1, #3
 8007a6c:	4421      	add	r1, r4
 8007a6e:	f105 0010 	add.w	r0, r5, #16
 8007a72:	4281      	cmp	r1, r0
 8007a74:	da5b      	bge.n	8007b2e <_realloc_r+0x2be>
 8007a76:	07db      	lsls	r3, r3, #31
 8007a78:	d4c0      	bmi.n	80079fc <_realloc_r+0x18c>
 8007a7a:	f856 3c08 	ldr.w	r3, [r6, #-8]
 8007a7e:	ebc3 0a08 	rsb	sl, r3, r8
 8007a82:	f8da 3004 	ldr.w	r3, [sl, #4]
 8007a86:	f023 0303 	bic.w	r3, r3, #3
 8007a8a:	eb01 0c03 	add.w	ip, r1, r3
 8007a8e:	4560      	cmp	r0, ip
 8007a90:	f73f af66 	bgt.w	8007960 <_realloc_r+0xf0>
 8007a94:	4657      	mov	r7, sl
 8007a96:	f8da 300c 	ldr.w	r3, [sl, #12]
 8007a9a:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8007a9e:	1f22      	subs	r2, r4, #4
 8007aa0:	2a24      	cmp	r2, #36	; 0x24
 8007aa2:	60cb      	str	r3, [r1, #12]
 8007aa4:	6099      	str	r1, [r3, #8]
 8007aa6:	f200 80b8 	bhi.w	8007c1a <_realloc_r+0x3aa>
 8007aaa:	2a13      	cmp	r2, #19
 8007aac:	f240 80a9 	bls.w	8007c02 <_realloc_r+0x392>
 8007ab0:	6833      	ldr	r3, [r6, #0]
 8007ab2:	f8ca 3008 	str.w	r3, [sl, #8]
 8007ab6:	6873      	ldr	r3, [r6, #4]
 8007ab8:	f8ca 300c 	str.w	r3, [sl, #12]
 8007abc:	2a1b      	cmp	r2, #27
 8007abe:	f200 80b5 	bhi.w	8007c2c <_realloc_r+0x3bc>
 8007ac2:	3608      	adds	r6, #8
 8007ac4:	f10a 0310 	add.w	r3, sl, #16
 8007ac8:	6832      	ldr	r2, [r6, #0]
 8007aca:	601a      	str	r2, [r3, #0]
 8007acc:	6872      	ldr	r2, [r6, #4]
 8007ace:	605a      	str	r2, [r3, #4]
 8007ad0:	68b2      	ldr	r2, [r6, #8]
 8007ad2:	609a      	str	r2, [r3, #8]
 8007ad4:	eb0a 0205 	add.w	r2, sl, r5
 8007ad8:	ebc5 030c 	rsb	r3, r5, ip
 8007adc:	f043 0301 	orr.w	r3, r3, #1
 8007ae0:	f8cb 2008 	str.w	r2, [fp, #8]
 8007ae4:	6053      	str	r3, [r2, #4]
 8007ae6:	f8da 3004 	ldr.w	r3, [sl, #4]
 8007aea:	f003 0301 	and.w	r3, r3, #1
 8007aee:	431d      	orrs	r5, r3
 8007af0:	4648      	mov	r0, r9
 8007af2:	f8ca 5004 	str.w	r5, [sl, #4]
 8007af6:	f7ff fa4d 	bl	8006f94 <__malloc_unlock>
 8007afa:	4638      	mov	r0, r7
 8007afc:	e769      	b.n	80079d2 <_realloc_r+0x162>
 8007afe:	6833      	ldr	r3, [r6, #0]
 8007b00:	6003      	str	r3, [r0, #0]
 8007b02:	6873      	ldr	r3, [r6, #4]
 8007b04:	6043      	str	r3, [r0, #4]
 8007b06:	2a1b      	cmp	r2, #27
 8007b08:	d829      	bhi.n	8007b5e <_realloc_r+0x2ee>
 8007b0a:	f100 0308 	add.w	r3, r0, #8
 8007b0e:	f106 0208 	add.w	r2, r6, #8
 8007b12:	e78b      	b.n	8007a2c <_realloc_r+0x1bc>
 8007b14:	463b      	mov	r3, r7
 8007b16:	6832      	ldr	r2, [r6, #0]
 8007b18:	601a      	str	r2, [r3, #0]
 8007b1a:	6872      	ldr	r2, [r6, #4]
 8007b1c:	605a      	str	r2, [r3, #4]
 8007b1e:	68b2      	ldr	r2, [r6, #8]
 8007b20:	609a      	str	r2, [r3, #8]
 8007b22:	463e      	mov	r6, r7
 8007b24:	4674      	mov	r4, lr
 8007b26:	f8da 3004 	ldr.w	r3, [sl, #4]
 8007b2a:	46d0      	mov	r8, sl
 8007b2c:	e740      	b.n	80079b0 <_realloc_r+0x140>
 8007b2e:	eb08 0205 	add.w	r2, r8, r5
 8007b32:	1b4b      	subs	r3, r1, r5
 8007b34:	f043 0301 	orr.w	r3, r3, #1
 8007b38:	f8cb 2008 	str.w	r2, [fp, #8]
 8007b3c:	6053      	str	r3, [r2, #4]
 8007b3e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8007b42:	f003 0301 	and.w	r3, r3, #1
 8007b46:	431d      	orrs	r5, r3
 8007b48:	4648      	mov	r0, r9
 8007b4a:	f846 5c04 	str.w	r5, [r6, #-4]
 8007b4e:	f7ff fa21 	bl	8006f94 <__malloc_unlock>
 8007b52:	4630      	mov	r0, r6
 8007b54:	e73d      	b.n	80079d2 <_realloc_r+0x162>
 8007b56:	4631      	mov	r1, r6
 8007b58:	f7ff f9b6 	bl	8006ec8 <memmove>
 8007b5c:	e76c      	b.n	8007a38 <_realloc_r+0x1c8>
 8007b5e:	68b3      	ldr	r3, [r6, #8]
 8007b60:	6083      	str	r3, [r0, #8]
 8007b62:	68f3      	ldr	r3, [r6, #12]
 8007b64:	60c3      	str	r3, [r0, #12]
 8007b66:	2a24      	cmp	r2, #36	; 0x24
 8007b68:	d02c      	beq.n	8007bc4 <_realloc_r+0x354>
 8007b6a:	f100 0310 	add.w	r3, r0, #16
 8007b6e:	f106 0210 	add.w	r2, r6, #16
 8007b72:	e75b      	b.n	8007a2c <_realloc_r+0x1bc>
 8007b74:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8007b78:	f022 0203 	bic.w	r2, r2, #3
 8007b7c:	4414      	add	r4, r2
 8007b7e:	e717      	b.n	80079b0 <_realloc_r+0x140>
 8007b80:	4631      	mov	r1, r6
 8007b82:	4638      	mov	r0, r7
 8007b84:	4674      	mov	r4, lr
 8007b86:	463e      	mov	r6, r7
 8007b88:	f7ff f99e 	bl	8006ec8 <memmove>
 8007b8c:	46d0      	mov	r8, sl
 8007b8e:	f8da 3004 	ldr.w	r3, [sl, #4]
 8007b92:	e70d      	b.n	80079b0 <_realloc_r+0x140>
 8007b94:	463a      	mov	r2, r7
 8007b96:	e700      	b.n	800799a <_realloc_r+0x12a>
 8007b98:	4631      	mov	r1, r6
 8007b9a:	4638      	mov	r0, r7
 8007b9c:	461c      	mov	r4, r3
 8007b9e:	463e      	mov	r6, r7
 8007ba0:	f7ff f992 	bl	8006ec8 <memmove>
 8007ba4:	46d0      	mov	r8, sl
 8007ba6:	f8da 3004 	ldr.w	r3, [sl, #4]
 8007baa:	e701      	b.n	80079b0 <_realloc_r+0x140>
 8007bac:	68b3      	ldr	r3, [r6, #8]
 8007bae:	f8ca 3010 	str.w	r3, [sl, #16]
 8007bb2:	68f3      	ldr	r3, [r6, #12]
 8007bb4:	f8ca 3014 	str.w	r3, [sl, #20]
 8007bb8:	2a24      	cmp	r2, #36	; 0x24
 8007bba:	d018      	beq.n	8007bee <_realloc_r+0x37e>
 8007bbc:	3610      	adds	r6, #16
 8007bbe:	f10a 0318 	add.w	r3, sl, #24
 8007bc2:	e7a8      	b.n	8007b16 <_realloc_r+0x2a6>
 8007bc4:	6933      	ldr	r3, [r6, #16]
 8007bc6:	6103      	str	r3, [r0, #16]
 8007bc8:	6973      	ldr	r3, [r6, #20]
 8007bca:	6143      	str	r3, [r0, #20]
 8007bcc:	f106 0218 	add.w	r2, r6, #24
 8007bd0:	f100 0318 	add.w	r3, r0, #24
 8007bd4:	e72a      	b.n	8007a2c <_realloc_r+0x1bc>
 8007bd6:	68b1      	ldr	r1, [r6, #8]
 8007bd8:	f8ca 1010 	str.w	r1, [sl, #16]
 8007bdc:	68f1      	ldr	r1, [r6, #12]
 8007bde:	f8ca 1014 	str.w	r1, [sl, #20]
 8007be2:	2a24      	cmp	r2, #36	; 0x24
 8007be4:	d00f      	beq.n	8007c06 <_realloc_r+0x396>
 8007be6:	3610      	adds	r6, #16
 8007be8:	f10a 0218 	add.w	r2, sl, #24
 8007bec:	e6d5      	b.n	800799a <_realloc_r+0x12a>
 8007bee:	6933      	ldr	r3, [r6, #16]
 8007bf0:	f8ca 3018 	str.w	r3, [sl, #24]
 8007bf4:	6973      	ldr	r3, [r6, #20]
 8007bf6:	f8ca 301c 	str.w	r3, [sl, #28]
 8007bfa:	3618      	adds	r6, #24
 8007bfc:	f10a 0320 	add.w	r3, sl, #32
 8007c00:	e789      	b.n	8007b16 <_realloc_r+0x2a6>
 8007c02:	463b      	mov	r3, r7
 8007c04:	e760      	b.n	8007ac8 <_realloc_r+0x258>
 8007c06:	6932      	ldr	r2, [r6, #16]
 8007c08:	f8ca 2018 	str.w	r2, [sl, #24]
 8007c0c:	6972      	ldr	r2, [r6, #20]
 8007c0e:	f8ca 201c 	str.w	r2, [sl, #28]
 8007c12:	3618      	adds	r6, #24
 8007c14:	f10a 0220 	add.w	r2, sl, #32
 8007c18:	e6bf      	b.n	800799a <_realloc_r+0x12a>
 8007c1a:	4631      	mov	r1, r6
 8007c1c:	4638      	mov	r0, r7
 8007c1e:	f8cd c004 	str.w	ip, [sp, #4]
 8007c22:	f7ff f951 	bl	8006ec8 <memmove>
 8007c26:	f8dd c004 	ldr.w	ip, [sp, #4]
 8007c2a:	e753      	b.n	8007ad4 <_realloc_r+0x264>
 8007c2c:	68b3      	ldr	r3, [r6, #8]
 8007c2e:	f8ca 3010 	str.w	r3, [sl, #16]
 8007c32:	68f3      	ldr	r3, [r6, #12]
 8007c34:	f8ca 3014 	str.w	r3, [sl, #20]
 8007c38:	2a24      	cmp	r2, #36	; 0x24
 8007c3a:	d003      	beq.n	8007c44 <_realloc_r+0x3d4>
 8007c3c:	3610      	adds	r6, #16
 8007c3e:	f10a 0318 	add.w	r3, sl, #24
 8007c42:	e741      	b.n	8007ac8 <_realloc_r+0x258>
 8007c44:	6933      	ldr	r3, [r6, #16]
 8007c46:	f8ca 3018 	str.w	r3, [sl, #24]
 8007c4a:	6973      	ldr	r3, [r6, #20]
 8007c4c:	f8ca 301c 	str.w	r3, [sl, #28]
 8007c50:	3618      	adds	r6, #24
 8007c52:	f10a 0320 	add.w	r3, sl, #32
 8007c56:	e737      	b.n	8007ac8 <_realloc_r+0x258>
 8007c58:	20000530 	.word	0x20000530

08007c5c <__fpclassifyd>:
 8007c5c:	ec53 2b10 	vmov	r2, r3, d0
 8007c60:	b410      	push	{r4}
 8007c62:	f033 4400 	bics.w	r4, r3, #2147483648	; 0x80000000
 8007c66:	d008      	beq.n	8007c7a <__fpclassifyd+0x1e>
 8007c68:	4911      	ldr	r1, [pc, #68]	; (8007cb0 <__fpclassifyd+0x54>)
 8007c6a:	f5a3 1080 	sub.w	r0, r3, #1048576	; 0x100000
 8007c6e:	4288      	cmp	r0, r1
 8007c70:	d808      	bhi.n	8007c84 <__fpclassifyd+0x28>
 8007c72:	2004      	movs	r0, #4
 8007c74:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007c78:	4770      	bx	lr
 8007c7a:	b91a      	cbnz	r2, 8007c84 <__fpclassifyd+0x28>
 8007c7c:	2002      	movs	r0, #2
 8007c7e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007c82:	4770      	bx	lr
 8007c84:	f103 43ff 	add.w	r3, r3, #2139095040	; 0x7f800000
 8007c88:	4909      	ldr	r1, [pc, #36]	; (8007cb0 <__fpclassifyd+0x54>)
 8007c8a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8007c8e:	428b      	cmp	r3, r1
 8007c90:	d9ef      	bls.n	8007c72 <__fpclassifyd+0x16>
 8007c92:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8007c96:	d201      	bcs.n	8007c9c <__fpclassifyd+0x40>
 8007c98:	2003      	movs	r0, #3
 8007c9a:	e7eb      	b.n	8007c74 <__fpclassifyd+0x18>
 8007c9c:	4b05      	ldr	r3, [pc, #20]	; (8007cb4 <__fpclassifyd+0x58>)
 8007c9e:	429c      	cmp	r4, r3
 8007ca0:	d001      	beq.n	8007ca6 <__fpclassifyd+0x4a>
 8007ca2:	2000      	movs	r0, #0
 8007ca4:	e7e6      	b.n	8007c74 <__fpclassifyd+0x18>
 8007ca6:	fab2 f082 	clz	r0, r2
 8007caa:	0940      	lsrs	r0, r0, #5
 8007cac:	e7e2      	b.n	8007c74 <__fpclassifyd+0x18>
 8007cae:	bf00      	nop
 8007cb0:	7fdfffff 	.word	0x7fdfffff
 8007cb4:	7ff00000 	.word	0x7ff00000

08007cb8 <_sbrk_r>:
 8007cb8:	b538      	push	{r3, r4, r5, lr}
 8007cba:	4c07      	ldr	r4, [pc, #28]	; (8007cd8 <_sbrk_r+0x20>)
 8007cbc:	2300      	movs	r3, #0
 8007cbe:	4605      	mov	r5, r0
 8007cc0:	4608      	mov	r0, r1
 8007cc2:	6023      	str	r3, [r4, #0]
 8007cc4:	f7f8 fdea 	bl	800089c <_sbrk>
 8007cc8:	1c43      	adds	r3, r0, #1
 8007cca:	d000      	beq.n	8007cce <_sbrk_r+0x16>
 8007ccc:	bd38      	pop	{r3, r4, r5, pc}
 8007cce:	6823      	ldr	r3, [r4, #0]
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d0fb      	beq.n	8007ccc <_sbrk_r+0x14>
 8007cd4:	602b      	str	r3, [r5, #0]
 8007cd6:	bd38      	pop	{r3, r4, r5, pc}
 8007cd8:	2001066c 	.word	0x2001066c

08007cdc <__sread>:
 8007cdc:	b510      	push	{r4, lr}
 8007cde:	460c      	mov	r4, r1
 8007ce0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ce4:	f001 f9fc 	bl	80090e0 <_read_r>
 8007ce8:	2800      	cmp	r0, #0
 8007cea:	db03      	blt.n	8007cf4 <__sread+0x18>
 8007cec:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8007cee:	4403      	add	r3, r0
 8007cf0:	6523      	str	r3, [r4, #80]	; 0x50
 8007cf2:	bd10      	pop	{r4, pc}
 8007cf4:	89a3      	ldrh	r3, [r4, #12]
 8007cf6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007cfa:	81a3      	strh	r3, [r4, #12]
 8007cfc:	bd10      	pop	{r4, pc}
 8007cfe:	bf00      	nop

08007d00 <__seofread>:
 8007d00:	2000      	movs	r0, #0
 8007d02:	4770      	bx	lr

08007d04 <__swrite>:
 8007d04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d08:	4616      	mov	r6, r2
 8007d0a:	898a      	ldrh	r2, [r1, #12]
 8007d0c:	461d      	mov	r5, r3
 8007d0e:	05d3      	lsls	r3, r2, #23
 8007d10:	460c      	mov	r4, r1
 8007d12:	4607      	mov	r7, r0
 8007d14:	d506      	bpl.n	8007d24 <__swrite+0x20>
 8007d16:	2200      	movs	r2, #0
 8007d18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d1c:	2302      	movs	r3, #2
 8007d1e:	f001 f9cb 	bl	80090b8 <_lseek_r>
 8007d22:	89a2      	ldrh	r2, [r4, #12]
 8007d24:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007d28:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007d2c:	81a2      	strh	r2, [r4, #12]
 8007d2e:	4638      	mov	r0, r7
 8007d30:	4632      	mov	r2, r6
 8007d32:	462b      	mov	r3, r5
 8007d34:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007d38:	f001 b828 	b.w	8008d8c <_write_r>

08007d3c <__sseek>:
 8007d3c:	b510      	push	{r4, lr}
 8007d3e:	460c      	mov	r4, r1
 8007d40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d44:	f001 f9b8 	bl	80090b8 <_lseek_r>
 8007d48:	89a3      	ldrh	r3, [r4, #12]
 8007d4a:	1c42      	adds	r2, r0, #1
 8007d4c:	bf0e      	itee	eq
 8007d4e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007d52:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007d56:	6520      	strne	r0, [r4, #80]	; 0x50
 8007d58:	81a3      	strh	r3, [r4, #12]
 8007d5a:	bd10      	pop	{r4, pc}

08007d5c <__sclose>:
 8007d5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d60:	f001 b8aa 	b.w	8008eb8 <_close_r>
	...
 8007d80:	eba2 0003 	sub.w	r0, r2, r3
 8007d84:	4770      	bx	lr
 8007d86:	bf00      	nop

08007d88 <strcmp>:
 8007d88:	7802      	ldrb	r2, [r0, #0]
 8007d8a:	780b      	ldrb	r3, [r1, #0]
 8007d8c:	2a01      	cmp	r2, #1
 8007d8e:	bf28      	it	cs
 8007d90:	429a      	cmpcs	r2, r3
 8007d92:	d1f5      	bne.n	8007d80 <__sclose+0x24>
 8007d94:	e96d 4504 	strd	r4, r5, [sp, #-16]!
 8007d98:	ea40 0401 	orr.w	r4, r0, r1
 8007d9c:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8007da0:	f06f 0c00 	mvn.w	ip, #0
 8007da4:	ea4f 7244 	mov.w	r2, r4, lsl #29
 8007da8:	b312      	cbz	r2, 8007df0 <strcmp+0x68>
 8007daa:	ea80 0401 	eor.w	r4, r0, r1
 8007dae:	f014 0f07 	tst.w	r4, #7
 8007db2:	d16a      	bne.n	8007e8a <strcmp+0x102>
 8007db4:	f000 0407 	and.w	r4, r0, #7
 8007db8:	f020 0007 	bic.w	r0, r0, #7
 8007dbc:	f004 0503 	and.w	r5, r4, #3
 8007dc0:	f021 0107 	bic.w	r1, r1, #7
 8007dc4:	ea4f 05c5 	mov.w	r5, r5, lsl #3
 8007dc8:	e8f0 2304 	ldrd	r2, r3, [r0], #16
 8007dcc:	f014 0f04 	tst.w	r4, #4
 8007dd0:	e8f1 6704 	ldrd	r6, r7, [r1], #16
 8007dd4:	fa0c f405 	lsl.w	r4, ip, r5
 8007dd8:	ea62 0204 	orn	r2, r2, r4
 8007ddc:	ea66 0604 	orn	r6, r6, r4
 8007de0:	d00a      	beq.n	8007df8 <strcmp+0x70>
 8007de2:	ea63 0304 	orn	r3, r3, r4
 8007de6:	4662      	mov	r2, ip
 8007de8:	ea67 0704 	orn	r7, r7, r4
 8007dec:	4666      	mov	r6, ip
 8007dee:	e003      	b.n	8007df8 <strcmp+0x70>
 8007df0:	e8f0 2304 	ldrd	r2, r3, [r0], #16
 8007df4:	e8f1 6704 	ldrd	r6, r7, [r1], #16
 8007df8:	fa82 f54c 	uadd8	r5, r2, ip
 8007dfc:	ea82 0406 	eor.w	r4, r2, r6
 8007e00:	faa4 f48c 	sel	r4, r4, ip
 8007e04:	bb6c      	cbnz	r4, 8007e62 <strcmp+0xda>
 8007e06:	fa83 f54c 	uadd8	r5, r3, ip
 8007e0a:	ea83 0507 	eor.w	r5, r3, r7
 8007e0e:	faa5 f58c 	sel	r5, r5, ip
 8007e12:	b995      	cbnz	r5, 8007e3a <strcmp+0xb2>
 8007e14:	e950 2302 	ldrd	r2, r3, [r0, #-8]
 8007e18:	e951 6702 	ldrd	r6, r7, [r1, #-8]
 8007e1c:	fa82 f54c 	uadd8	r5, r2, ip
 8007e20:	ea82 0406 	eor.w	r4, r2, r6
 8007e24:	faa4 f48c 	sel	r4, r4, ip
 8007e28:	fa83 f54c 	uadd8	r5, r3, ip
 8007e2c:	ea83 0507 	eor.w	r5, r3, r7
 8007e30:	faa5 f58c 	sel	r5, r5, ip
 8007e34:	4325      	orrs	r5, r4
 8007e36:	d0db      	beq.n	8007df0 <strcmp+0x68>
 8007e38:	b99c      	cbnz	r4, 8007e62 <strcmp+0xda>
 8007e3a:	ba2d      	rev	r5, r5
 8007e3c:	fab5 f485 	clz	r4, r5
 8007e40:	f024 0407 	bic.w	r4, r4, #7
 8007e44:	fa27 f104 	lsr.w	r1, r7, r4
 8007e48:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007e4c:	fa23 f304 	lsr.w	r3, r3, r4
 8007e50:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 8007e54:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8007e58:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 8007e5c:	eba0 0001 	sub.w	r0, r0, r1
 8007e60:	4770      	bx	lr
 8007e62:	ba24      	rev	r4, r4
 8007e64:	fab4 f484 	clz	r4, r4
 8007e68:	f024 0407 	bic.w	r4, r4, #7
 8007e6c:	fa26 f104 	lsr.w	r1, r6, r4
 8007e70:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007e74:	fa22 f204 	lsr.w	r2, r2, r4
 8007e78:	f002 00ff 	and.w	r0, r2, #255	; 0xff
 8007e7c:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8007e80:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 8007e84:	eba0 0001 	sub.w	r0, r0, r1
 8007e88:	4770      	bx	lr
 8007e8a:	f014 0f03 	tst.w	r4, #3
 8007e8e:	d13c      	bne.n	8007f0a <strcmp+0x182>
 8007e90:	f010 0403 	ands.w	r4, r0, #3
 8007e94:	d128      	bne.n	8007ee8 <strcmp+0x160>
 8007e96:	f850 2b08 	ldr.w	r2, [r0], #8
 8007e9a:	f851 3b08 	ldr.w	r3, [r1], #8
 8007e9e:	fa82 f54c 	uadd8	r5, r2, ip
 8007ea2:	ea82 0503 	eor.w	r5, r2, r3
 8007ea6:	faa5 f58c 	sel	r5, r5, ip
 8007eaa:	b95d      	cbnz	r5, 8007ec4 <strcmp+0x13c>
 8007eac:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8007eb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007eb4:	fa82 f54c 	uadd8	r5, r2, ip
 8007eb8:	ea82 0503 	eor.w	r5, r2, r3
 8007ebc:	faa5 f58c 	sel	r5, r5, ip
 8007ec0:	2d00      	cmp	r5, #0
 8007ec2:	d0e8      	beq.n	8007e96 <strcmp+0x10e>
 8007ec4:	ba2d      	rev	r5, r5
 8007ec6:	fab5 f485 	clz	r4, r5
 8007eca:	f024 0407 	bic.w	r4, r4, #7
 8007ece:	fa23 f104 	lsr.w	r1, r3, r4
 8007ed2:	fa22 f204 	lsr.w	r2, r2, r4
 8007ed6:	f002 00ff 	and.w	r0, r2, #255	; 0xff
 8007eda:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8007ede:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 8007ee2:	eba0 0001 	sub.w	r0, r0, r1
 8007ee6:	4770      	bx	lr
 8007ee8:	ea4f 04c4 	mov.w	r4, r4, lsl #3
 8007eec:	f020 0003 	bic.w	r0, r0, #3
 8007ef0:	f850 2b08 	ldr.w	r2, [r0], #8
 8007ef4:	f021 0103 	bic.w	r1, r1, #3
 8007ef8:	f851 3b08 	ldr.w	r3, [r1], #8
 8007efc:	fa0c f404 	lsl.w	r4, ip, r4
 8007f00:	ea62 0204 	orn	r2, r2, r4
 8007f04:	ea63 0304 	orn	r3, r3, r4
 8007f08:	e7c9      	b.n	8007e9e <strcmp+0x116>
 8007f0a:	f010 0403 	ands.w	r4, r0, #3
 8007f0e:	d01a      	beq.n	8007f46 <strcmp+0x1be>
 8007f10:	eba1 0104 	sub.w	r1, r1, r4
 8007f14:	f020 0003 	bic.w	r0, r0, #3
 8007f18:	07e4      	lsls	r4, r4, #31
 8007f1a:	f850 2b04 	ldr.w	r2, [r0], #4
 8007f1e:	d006      	beq.n	8007f2e <strcmp+0x1a6>
 8007f20:	d20f      	bcs.n	8007f42 <strcmp+0x1ba>
 8007f22:	788b      	ldrb	r3, [r1, #2]
 8007f24:	fa5f f4a2 	uxtb.w	r4, r2, ror #16
 8007f28:	1ae4      	subs	r4, r4, r3
 8007f2a:	d106      	bne.n	8007f3a <strcmp+0x1b2>
 8007f2c:	b12b      	cbz	r3, 8007f3a <strcmp+0x1b2>
 8007f2e:	78cb      	ldrb	r3, [r1, #3]
 8007f30:	fa5f f4b2 	uxtb.w	r4, r2, ror #24
 8007f34:	1ae4      	subs	r4, r4, r3
 8007f36:	d100      	bne.n	8007f3a <strcmp+0x1b2>
 8007f38:	b91b      	cbnz	r3, 8007f42 <strcmp+0x1ba>
 8007f3a:	4620      	mov	r0, r4
 8007f3c:	f85d 4b10 	ldr.w	r4, [sp], #16
 8007f40:	4770      	bx	lr
 8007f42:	f101 0104 	add.w	r1, r1, #4
 8007f46:	f850 2b04 	ldr.w	r2, [r0], #4
 8007f4a:	07cc      	lsls	r4, r1, #31
 8007f4c:	f021 0103 	bic.w	r1, r1, #3
 8007f50:	f851 3b04 	ldr.w	r3, [r1], #4
 8007f54:	d848      	bhi.n	8007fe8 <strcmp+0x260>
 8007f56:	d224      	bcs.n	8007fa2 <strcmp+0x21a>
 8007f58:	f022 447f 	bic.w	r4, r2, #4278190080	; 0xff000000
 8007f5c:	fa82 f54c 	uadd8	r5, r2, ip
 8007f60:	ea94 2513 	eors.w	r5, r4, r3, lsr #8
 8007f64:	faa5 f58c 	sel	r5, r5, ip
 8007f68:	d10a      	bne.n	8007f80 <strcmp+0x1f8>
 8007f6a:	b965      	cbnz	r5, 8007f86 <strcmp+0x1fe>
 8007f6c:	f851 3b04 	ldr.w	r3, [r1], #4
 8007f70:	ea84 0402 	eor.w	r4, r4, r2
 8007f74:	ebb4 6f03 	cmp.w	r4, r3, lsl #24
 8007f78:	d10e      	bne.n	8007f98 <strcmp+0x210>
 8007f7a:	f850 2b04 	ldr.w	r2, [r0], #4
 8007f7e:	e7eb      	b.n	8007f58 <strcmp+0x1d0>
 8007f80:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8007f84:	e055      	b.n	8008032 <strcmp+0x2aa>
 8007f86:	f035 457f 	bics.w	r5, r5, #4278190080	; 0xff000000
 8007f8a:	d14d      	bne.n	8008028 <strcmp+0x2a0>
 8007f8c:	7808      	ldrb	r0, [r1, #0]
 8007f8e:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 8007f92:	f1c0 0000 	rsb	r0, r0, #0
 8007f96:	4770      	bx	lr
 8007f98:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8007f9c:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 8007fa0:	e047      	b.n	8008032 <strcmp+0x2aa>
 8007fa2:	ea02 441c 	and.w	r4, r2, ip, lsr #16
 8007fa6:	fa82 f54c 	uadd8	r5, r2, ip
 8007faa:	ea94 4513 	eors.w	r5, r4, r3, lsr #16
 8007fae:	faa5 f58c 	sel	r5, r5, ip
 8007fb2:	d10a      	bne.n	8007fca <strcmp+0x242>
 8007fb4:	b965      	cbnz	r5, 8007fd0 <strcmp+0x248>
 8007fb6:	f851 3b04 	ldr.w	r3, [r1], #4
 8007fba:	ea84 0402 	eor.w	r4, r4, r2
 8007fbe:	ebb4 4f03 	cmp.w	r4, r3, lsl #16
 8007fc2:	d10c      	bne.n	8007fde <strcmp+0x256>
 8007fc4:	f850 2b04 	ldr.w	r2, [r0], #4
 8007fc8:	e7eb      	b.n	8007fa2 <strcmp+0x21a>
 8007fca:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8007fce:	e030      	b.n	8008032 <strcmp+0x2aa>
 8007fd0:	ea15 451c 	ands.w	r5, r5, ip, lsr #16
 8007fd4:	d128      	bne.n	8008028 <strcmp+0x2a0>
 8007fd6:	880b      	ldrh	r3, [r1, #0]
 8007fd8:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8007fdc:	e029      	b.n	8008032 <strcmp+0x2aa>
 8007fde:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8007fe2:	ea03 431c 	and.w	r3, r3, ip, lsr #16
 8007fe6:	e024      	b.n	8008032 <strcmp+0x2aa>
 8007fe8:	f002 04ff 	and.w	r4, r2, #255	; 0xff
 8007fec:	fa82 f54c 	uadd8	r5, r2, ip
 8007ff0:	ea94 6513 	eors.w	r5, r4, r3, lsr #24
 8007ff4:	faa5 f58c 	sel	r5, r5, ip
 8007ff8:	d10a      	bne.n	8008010 <strcmp+0x288>
 8007ffa:	b965      	cbnz	r5, 8008016 <strcmp+0x28e>
 8007ffc:	f851 3b04 	ldr.w	r3, [r1], #4
 8008000:	ea84 0402 	eor.w	r4, r4, r2
 8008004:	ebb4 2f03 	cmp.w	r4, r3, lsl #8
 8008008:	d109      	bne.n	800801e <strcmp+0x296>
 800800a:	f850 2b04 	ldr.w	r2, [r0], #4
 800800e:	e7eb      	b.n	8007fe8 <strcmp+0x260>
 8008010:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8008014:	e00d      	b.n	8008032 <strcmp+0x2aa>
 8008016:	f015 0fff 	tst.w	r5, #255	; 0xff
 800801a:	d105      	bne.n	8008028 <strcmp+0x2a0>
 800801c:	680b      	ldr	r3, [r1, #0]
 800801e:	ea4f 2212 	mov.w	r2, r2, lsr #8
 8008022:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008026:	e004      	b.n	8008032 <strcmp+0x2aa>
 8008028:	f04f 0000 	mov.w	r0, #0
 800802c:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 8008030:	4770      	bx	lr
 8008032:	ba12      	rev	r2, r2
 8008034:	ba1b      	rev	r3, r3
 8008036:	fa82 f44c 	uadd8	r4, r2, ip
 800803a:	ea82 0403 	eor.w	r4, r2, r3
 800803e:	faa4 f58c 	sel	r5, r4, ip
 8008042:	fab5 f485 	clz	r4, r5
 8008046:	fa02 f204 	lsl.w	r2, r2, r4
 800804a:	fa03 f304 	lsl.w	r3, r3, r4
 800804e:	ea4f 6012 	mov.w	r0, r2, lsr #24
 8008052:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 8008056:	eba0 6013 	sub.w	r0, r0, r3, lsr #24
 800805a:	4770      	bx	lr

0800805c <__sprint_r.part.0>:
 800805c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800805e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008062:	049c      	lsls	r4, r3, #18
 8008064:	460f      	mov	r7, r1
 8008066:	4692      	mov	sl, r2
 8008068:	d52b      	bpl.n	80080c2 <__sprint_r.part.0+0x66>
 800806a:	6893      	ldr	r3, [r2, #8]
 800806c:	6812      	ldr	r2, [r2, #0]
 800806e:	b333      	cbz	r3, 80080be <__sprint_r.part.0+0x62>
 8008070:	4680      	mov	r8, r0
 8008072:	f102 0908 	add.w	r9, r2, #8
 8008076:	e919 0060 	ldmdb	r9, {r5, r6}
 800807a:	08b6      	lsrs	r6, r6, #2
 800807c:	d017      	beq.n	80080ae <__sprint_r.part.0+0x52>
 800807e:	3d04      	subs	r5, #4
 8008080:	2400      	movs	r4, #0
 8008082:	e001      	b.n	8008088 <__sprint_r.part.0+0x2c>
 8008084:	42a6      	cmp	r6, r4
 8008086:	d010      	beq.n	80080aa <__sprint_r.part.0+0x4e>
 8008088:	4640      	mov	r0, r8
 800808a:	f855 1f04 	ldr.w	r1, [r5, #4]!
 800808e:	463a      	mov	r2, r7
 8008090:	f000 ffc6 	bl	8009020 <_fputwc_r>
 8008094:	1c43      	adds	r3, r0, #1
 8008096:	f104 0401 	add.w	r4, r4, #1
 800809a:	d1f3      	bne.n	8008084 <__sprint_r.part.0+0x28>
 800809c:	2300      	movs	r3, #0
 800809e:	f8ca 3008 	str.w	r3, [sl, #8]
 80080a2:	f8ca 3004 	str.w	r3, [sl, #4]
 80080a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080aa:	f8da 3008 	ldr.w	r3, [sl, #8]
 80080ae:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
 80080b2:	f8ca 3008 	str.w	r3, [sl, #8]
 80080b6:	f109 0908 	add.w	r9, r9, #8
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d1db      	bne.n	8008076 <__sprint_r.part.0+0x1a>
 80080be:	2000      	movs	r0, #0
 80080c0:	e7ec      	b.n	800809c <__sprint_r.part.0+0x40>
 80080c2:	f7fe f997 	bl	80063f4 <__sfvwrite_r>
 80080c6:	2300      	movs	r3, #0
 80080c8:	f8ca 3008 	str.w	r3, [sl, #8]
 80080cc:	f8ca 3004 	str.w	r3, [sl, #4]
 80080d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080080d4 <__sprint_r>:
 80080d4:	6893      	ldr	r3, [r2, #8]
 80080d6:	b410      	push	{r4}
 80080d8:	b11b      	cbz	r3, 80080e2 <__sprint_r+0xe>
 80080da:	f85d 4b04 	ldr.w	r4, [sp], #4
 80080de:	f7ff bfbd 	b.w	800805c <__sprint_r.part.0>
 80080e2:	4618      	mov	r0, r3
 80080e4:	6053      	str	r3, [r2, #4]
 80080e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80080ea:	4770      	bx	lr

080080ec <_vfiprintf_r>:
 80080ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080f0:	b0ab      	sub	sp, #172	; 0xac
 80080f2:	461c      	mov	r4, r3
 80080f4:	9100      	str	r1, [sp, #0]
 80080f6:	4693      	mov	fp, r2
 80080f8:	9304      	str	r3, [sp, #16]
 80080fa:	9001      	str	r0, [sp, #4]
 80080fc:	b118      	cbz	r0, 8008106 <_vfiprintf_r+0x1a>
 80080fe:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8008100:	2b00      	cmp	r3, #0
 8008102:	f000 80e3 	beq.w	80082cc <_vfiprintf_r+0x1e0>
 8008106:	9b00      	ldr	r3, [sp, #0]
 8008108:	8999      	ldrh	r1, [r3, #12]
 800810a:	b28a      	uxth	r2, r1
 800810c:	0490      	lsls	r0, r2, #18
 800810e:	d408      	bmi.n	8008122 <_vfiprintf_r+0x36>
 8008110:	4618      	mov	r0, r3
 8008112:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008114:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
 8008118:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800811c:	8182      	strh	r2, [r0, #12]
 800811e:	6643      	str	r3, [r0, #100]	; 0x64
 8008120:	b292      	uxth	r2, r2
 8008122:	0711      	lsls	r1, r2, #28
 8008124:	f140 80b2 	bpl.w	800828c <_vfiprintf_r+0x1a0>
 8008128:	9b00      	ldr	r3, [sp, #0]
 800812a:	691b      	ldr	r3, [r3, #16]
 800812c:	2b00      	cmp	r3, #0
 800812e:	f000 80ad 	beq.w	800828c <_vfiprintf_r+0x1a0>
 8008132:	f002 021a 	and.w	r2, r2, #26
 8008136:	2a0a      	cmp	r2, #10
 8008138:	f000 80b4 	beq.w	80082a4 <_vfiprintf_r+0x1b8>
 800813c:	2300      	movs	r3, #0
 800813e:	f10d 0a68 	add.w	sl, sp, #104	; 0x68
 8008142:	9309      	str	r3, [sp, #36]	; 0x24
 8008144:	930f      	str	r3, [sp, #60]	; 0x3c
 8008146:	930e      	str	r3, [sp, #56]	; 0x38
 8008148:	9302      	str	r3, [sp, #8]
 800814a:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800814e:	4654      	mov	r4, sl
 8008150:	f89b 3000 	ldrb.w	r3, [fp]
 8008154:	2b00      	cmp	r3, #0
 8008156:	f000 84a3 	beq.w	8008aa0 <_vfiprintf_r+0x9b4>
 800815a:	2b25      	cmp	r3, #37	; 0x25
 800815c:	f000 84a0 	beq.w	8008aa0 <_vfiprintf_r+0x9b4>
 8008160:	465a      	mov	r2, fp
 8008162:	e001      	b.n	8008168 <_vfiprintf_r+0x7c>
 8008164:	2b25      	cmp	r3, #37	; 0x25
 8008166:	d003      	beq.n	8008170 <_vfiprintf_r+0x84>
 8008168:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 800816c:	2b00      	cmp	r3, #0
 800816e:	d1f9      	bne.n	8008164 <_vfiprintf_r+0x78>
 8008170:	ebcb 0602 	rsb	r6, fp, r2
 8008174:	4615      	mov	r5, r2
 8008176:	b196      	cbz	r6, 800819e <_vfiprintf_r+0xb2>
 8008178:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800817a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800817c:	f8c4 b000 	str.w	fp, [r4]
 8008180:	3301      	adds	r3, #1
 8008182:	4432      	add	r2, r6
 8008184:	2b07      	cmp	r3, #7
 8008186:	6066      	str	r6, [r4, #4]
 8008188:	920f      	str	r2, [sp, #60]	; 0x3c
 800818a:	930e      	str	r3, [sp, #56]	; 0x38
 800818c:	dd79      	ble.n	8008282 <_vfiprintf_r+0x196>
 800818e:	2a00      	cmp	r2, #0
 8008190:	f040 84af 	bne.w	8008af2 <_vfiprintf_r+0xa06>
 8008194:	9b02      	ldr	r3, [sp, #8]
 8008196:	920e      	str	r2, [sp, #56]	; 0x38
 8008198:	4433      	add	r3, r6
 800819a:	4654      	mov	r4, sl
 800819c:	9302      	str	r3, [sp, #8]
 800819e:	782b      	ldrb	r3, [r5, #0]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	f000 8360 	beq.w	8008866 <_vfiprintf_r+0x77a>
 80081a6:	2100      	movs	r1, #0
 80081a8:	f04f 0300 	mov.w	r3, #0
 80081ac:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80081b0:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
 80081b4:	1c68      	adds	r0, r5, #1
 80081b6:	786b      	ldrb	r3, [r5, #1]
 80081b8:	4688      	mov	r8, r1
 80081ba:	460d      	mov	r5, r1
 80081bc:	4666      	mov	r6, ip
 80081be:	f100 0b01 	add.w	fp, r0, #1
 80081c2:	f1a3 0220 	sub.w	r2, r3, #32
 80081c6:	2a58      	cmp	r2, #88	; 0x58
 80081c8:	f200 82ab 	bhi.w	8008722 <_vfiprintf_r+0x636>
 80081cc:	e8df f012 	tbh	[pc, r2, lsl #1]
 80081d0:	02a9029b 	.word	0x02a9029b
 80081d4:	02a302a9 	.word	0x02a302a9
 80081d8:	02a902a9 	.word	0x02a902a9
 80081dc:	02a902a9 	.word	0x02a902a9
 80081e0:	02a902a9 	.word	0x02a902a9
 80081e4:	02620255 	.word	0x02620255
 80081e8:	010d02a9 	.word	0x010d02a9
 80081ec:	02a9026e 	.word	0x02a9026e
 80081f0:	012f0129 	.word	0x012f0129
 80081f4:	012f012f 	.word	0x012f012f
 80081f8:	012f012f 	.word	0x012f012f
 80081fc:	012f012f 	.word	0x012f012f
 8008200:	012f012f 	.word	0x012f012f
 8008204:	02a902a9 	.word	0x02a902a9
 8008208:	02a902a9 	.word	0x02a902a9
 800820c:	02a902a9 	.word	0x02a902a9
 8008210:	02a902a9 	.word	0x02a902a9
 8008214:	02a902a9 	.word	0x02a902a9
 8008218:	02a9013d 	.word	0x02a9013d
 800821c:	02a902a9 	.word	0x02a902a9
 8008220:	02a902a9 	.word	0x02a902a9
 8008224:	02a902a9 	.word	0x02a902a9
 8008228:	02a902a9 	.word	0x02a902a9
 800822c:	017402a9 	.word	0x017402a9
 8008230:	02a902a9 	.word	0x02a902a9
 8008234:	02a902a9 	.word	0x02a902a9
 8008238:	018b02a9 	.word	0x018b02a9
 800823c:	02a902a9 	.word	0x02a902a9
 8008240:	02a901a3 	.word	0x02a901a3
 8008244:	02a902a9 	.word	0x02a902a9
 8008248:	02a902a9 	.word	0x02a902a9
 800824c:	02a902a9 	.word	0x02a902a9
 8008250:	02a902a9 	.word	0x02a902a9
 8008254:	01c702a9 	.word	0x01c702a9
 8008258:	02a901da 	.word	0x02a901da
 800825c:	02a902a9 	.word	0x02a902a9
 8008260:	01da0123 	.word	0x01da0123
 8008264:	02a902a9 	.word	0x02a902a9
 8008268:	02a9024c 	.word	0x02a9024c
 800826c:	0113028a 	.word	0x0113028a
 8008270:	020701f3 	.word	0x020701f3
 8008274:	020d02a9 	.word	0x020d02a9
 8008278:	008102a9 	.word	0x008102a9
 800827c:	02a902a9 	.word	0x02a902a9
 8008280:	0233      	.short	0x0233
 8008282:	3408      	adds	r4, #8
 8008284:	9b02      	ldr	r3, [sp, #8]
 8008286:	4433      	add	r3, r6
 8008288:	9302      	str	r3, [sp, #8]
 800828a:	e788      	b.n	800819e <_vfiprintf_r+0xb2>
 800828c:	9801      	ldr	r0, [sp, #4]
 800828e:	9900      	ldr	r1, [sp, #0]
 8008290:	f7fc fcd4 	bl	8004c3c <__swsetup_r>
 8008294:	b9a8      	cbnz	r0, 80082c2 <_vfiprintf_r+0x1d6>
 8008296:	9b00      	ldr	r3, [sp, #0]
 8008298:	899a      	ldrh	r2, [r3, #12]
 800829a:	f002 021a 	and.w	r2, r2, #26
 800829e:	2a0a      	cmp	r2, #10
 80082a0:	f47f af4c 	bne.w	800813c <_vfiprintf_r+0x50>
 80082a4:	9b00      	ldr	r3, [sp, #0]
 80082a6:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	f6ff af46 	blt.w	800813c <_vfiprintf_r+0x50>
 80082b0:	9801      	ldr	r0, [sp, #4]
 80082b2:	9900      	ldr	r1, [sp, #0]
 80082b4:	465a      	mov	r2, fp
 80082b6:	4623      	mov	r3, r4
 80082b8:	f000 fd2c 	bl	8008d14 <__sbprintf>
 80082bc:	b02b      	add	sp, #172	; 0xac
 80082be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082c2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80082c6:	b02b      	add	sp, #172	; 0xac
 80082c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082cc:	f7fd ff34 	bl	8006138 <__sinit>
 80082d0:	e719      	b.n	8008106 <_vfiprintf_r+0x1a>
 80082d2:	f018 0f20 	tst.w	r8, #32
 80082d6:	9503      	str	r5, [sp, #12]
 80082d8:	46b4      	mov	ip, r6
 80082da:	f000 810c 	beq.w	80084f6 <_vfiprintf_r+0x40a>
 80082de:	9b04      	ldr	r3, [sp, #16]
 80082e0:	3307      	adds	r3, #7
 80082e2:	f023 0307 	bic.w	r3, r3, #7
 80082e6:	f103 0208 	add.w	r2, r3, #8
 80082ea:	e9d3 6700 	ldrd	r6, r7, [r3]
 80082ee:	9204      	str	r2, [sp, #16]
 80082f0:	2301      	movs	r3, #1
 80082f2:	f04f 0200 	mov.w	r2, #0
 80082f6:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
 80082fa:	46e1      	mov	r9, ip
 80082fc:	2500      	movs	r5, #0
 80082fe:	f1bc 0f00 	cmp.w	ip, #0
 8008302:	bfa8      	it	ge
 8008304:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
 8008308:	ea56 0207 	orrs.w	r2, r6, r7
 800830c:	f040 80c4 	bne.w	8008498 <_vfiprintf_r+0x3ac>
 8008310:	f1bc 0f00 	cmp.w	ip, #0
 8008314:	f000 8381 	beq.w	8008a1a <_vfiprintf_r+0x92e>
 8008318:	2b01      	cmp	r3, #1
 800831a:	f000 80c5 	beq.w	80084a8 <_vfiprintf_r+0x3bc>
 800831e:	2b02      	cmp	r3, #2
 8008320:	f000 8387 	beq.w	8008a32 <_vfiprintf_r+0x946>
 8008324:	4651      	mov	r1, sl
 8008326:	08f2      	lsrs	r2, r6, #3
 8008328:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 800832c:	08f8      	lsrs	r0, r7, #3
 800832e:	f006 0307 	and.w	r3, r6, #7
 8008332:	4607      	mov	r7, r0
 8008334:	4616      	mov	r6, r2
 8008336:	3330      	adds	r3, #48	; 0x30
 8008338:	ea56 0207 	orrs.w	r2, r6, r7
 800833c:	f801 3d01 	strb.w	r3, [r1, #-1]!
 8008340:	d1f1      	bne.n	8008326 <_vfiprintf_r+0x23a>
 8008342:	f018 0f01 	tst.w	r8, #1
 8008346:	9107      	str	r1, [sp, #28]
 8008348:	f040 83fc 	bne.w	8008b44 <_vfiprintf_r+0xa58>
 800834c:	ebc1 090a 	rsb	r9, r1, sl
 8008350:	45e1      	cmp	r9, ip
 8008352:	464e      	mov	r6, r9
 8008354:	bfb8      	it	lt
 8008356:	4666      	movlt	r6, ip
 8008358:	b105      	cbz	r5, 800835c <_vfiprintf_r+0x270>
 800835a:	3601      	adds	r6, #1
 800835c:	f018 0302 	ands.w	r3, r8, #2
 8008360:	9305      	str	r3, [sp, #20]
 8008362:	bf18      	it	ne
 8008364:	3602      	addne	r6, #2
 8008366:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 800836a:	9306      	str	r3, [sp, #24]
 800836c:	f040 81fa 	bne.w	8008764 <_vfiprintf_r+0x678>
 8008370:	9b03      	ldr	r3, [sp, #12]
 8008372:	1b9d      	subs	r5, r3, r6
 8008374:	2d00      	cmp	r5, #0
 8008376:	f340 81f5 	ble.w	8008764 <_vfiprintf_r+0x678>
 800837a:	2d10      	cmp	r5, #16
 800837c:	f340 848c 	ble.w	8008c98 <_vfiprintf_r+0xbac>
 8008380:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
 8008384:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008386:	4fc6      	ldr	r7, [pc, #792]	; (80086a0 <_vfiprintf_r+0x5b4>)
 8008388:	4620      	mov	r0, r4
 800838a:	2310      	movs	r3, #16
 800838c:	4664      	mov	r4, ip
 800838e:	4671      	mov	r1, lr
 8008390:	4684      	mov	ip, r0
 8008392:	e007      	b.n	80083a4 <_vfiprintf_r+0x2b8>
 8008394:	f101 0e02 	add.w	lr, r1, #2
 8008398:	f10c 0c08 	add.w	ip, ip, #8
 800839c:	4601      	mov	r1, r0
 800839e:	3d10      	subs	r5, #16
 80083a0:	2d10      	cmp	r5, #16
 80083a2:	dd13      	ble.n	80083cc <_vfiprintf_r+0x2e0>
 80083a4:	1c48      	adds	r0, r1, #1
 80083a6:	3210      	adds	r2, #16
 80083a8:	2807      	cmp	r0, #7
 80083aa:	920f      	str	r2, [sp, #60]	; 0x3c
 80083ac:	f8cc 7000 	str.w	r7, [ip]
 80083b0:	f8cc 3004 	str.w	r3, [ip, #4]
 80083b4:	900e      	str	r0, [sp, #56]	; 0x38
 80083b6:	dded      	ble.n	8008394 <_vfiprintf_r+0x2a8>
 80083b8:	2a00      	cmp	r2, #0
 80083ba:	f040 81c3 	bne.w	8008744 <_vfiprintf_r+0x658>
 80083be:	3d10      	subs	r5, #16
 80083c0:	2d10      	cmp	r5, #16
 80083c2:	4611      	mov	r1, r2
 80083c4:	f04f 0e01 	mov.w	lr, #1
 80083c8:	46d4      	mov	ip, sl
 80083ca:	dceb      	bgt.n	80083a4 <_vfiprintf_r+0x2b8>
 80083cc:	4663      	mov	r3, ip
 80083ce:	4671      	mov	r1, lr
 80083d0:	46a4      	mov	ip, r4
 80083d2:	461c      	mov	r4, r3
 80083d4:	442a      	add	r2, r5
 80083d6:	2907      	cmp	r1, #7
 80083d8:	920f      	str	r2, [sp, #60]	; 0x3c
 80083da:	6027      	str	r7, [r4, #0]
 80083dc:	6065      	str	r5, [r4, #4]
 80083de:	910e      	str	r1, [sp, #56]	; 0x38
 80083e0:	f300 8346 	bgt.w	8008a70 <_vfiprintf_r+0x984>
 80083e4:	3408      	adds	r4, #8
 80083e6:	1c48      	adds	r0, r1, #1
 80083e8:	e1bf      	b.n	800876a <_vfiprintf_r+0x67e>
 80083ea:	4658      	mov	r0, fp
 80083ec:	f048 0804 	orr.w	r8, r8, #4
 80083f0:	f89b 3000 	ldrb.w	r3, [fp]
 80083f4:	e6e3      	b.n	80081be <_vfiprintf_r+0xd2>
 80083f6:	f018 0320 	ands.w	r3, r8, #32
 80083fa:	9503      	str	r5, [sp, #12]
 80083fc:	46b4      	mov	ip, r6
 80083fe:	d062      	beq.n	80084c6 <_vfiprintf_r+0x3da>
 8008400:	9b04      	ldr	r3, [sp, #16]
 8008402:	3307      	adds	r3, #7
 8008404:	f023 0307 	bic.w	r3, r3, #7
 8008408:	f103 0208 	add.w	r2, r3, #8
 800840c:	e9d3 6700 	ldrd	r6, r7, [r3]
 8008410:	9204      	str	r2, [sp, #16]
 8008412:	2300      	movs	r3, #0
 8008414:	e76d      	b.n	80082f2 <_vfiprintf_r+0x206>
 8008416:	f048 0840 	orr.w	r8, r8, #64	; 0x40
 800841a:	f89b 3000 	ldrb.w	r3, [fp]
 800841e:	4658      	mov	r0, fp
 8008420:	e6cd      	b.n	80081be <_vfiprintf_r+0xd2>
 8008422:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 8008426:	f89b 3000 	ldrb.w	r3, [fp]
 800842a:	4658      	mov	r0, fp
 800842c:	e6c7      	b.n	80081be <_vfiprintf_r+0xd2>
 800842e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8008432:	2500      	movs	r5, #0
 8008434:	f81b 3b01 	ldrb.w	r3, [fp], #1
 8008438:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 800843c:	eb02 0545 	add.w	r5, r2, r5, lsl #1
 8008440:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8008444:	2a09      	cmp	r2, #9
 8008446:	d9f5      	bls.n	8008434 <_vfiprintf_r+0x348>
 8008448:	e6bb      	b.n	80081c2 <_vfiprintf_r+0xd6>
 800844a:	f048 0810 	orr.w	r8, r8, #16
 800844e:	f018 0f20 	tst.w	r8, #32
 8008452:	9503      	str	r5, [sp, #12]
 8008454:	46b4      	mov	ip, r6
 8008456:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
 800845a:	f000 809b 	beq.w	8008594 <_vfiprintf_r+0x4a8>
 800845e:	9904      	ldr	r1, [sp, #16]
 8008460:	3107      	adds	r1, #7
 8008462:	f021 0107 	bic.w	r1, r1, #7
 8008466:	e9d1 2300 	ldrd	r2, r3, [r1]
 800846a:	3108      	adds	r1, #8
 800846c:	9104      	str	r1, [sp, #16]
 800846e:	4616      	mov	r6, r2
 8008470:	461f      	mov	r7, r3
 8008472:	2a00      	cmp	r2, #0
 8008474:	f173 0300 	sbcs.w	r3, r3, #0
 8008478:	f2c0 83a6 	blt.w	8008bc8 <_vfiprintf_r+0xadc>
 800847c:	f1bc 0f00 	cmp.w	ip, #0
 8008480:	bfa8      	it	ge
 8008482:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
 8008486:	ea56 0207 	orrs.w	r2, r6, r7
 800848a:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
 800848e:	46e1      	mov	r9, ip
 8008490:	f04f 0301 	mov.w	r3, #1
 8008494:	f43f af3c 	beq.w	8008310 <_vfiprintf_r+0x224>
 8008498:	2b01      	cmp	r3, #1
 800849a:	f47f af40 	bne.w	800831e <_vfiprintf_r+0x232>
 800849e:	2f00      	cmp	r7, #0
 80084a0:	bf08      	it	eq
 80084a2:	2e0a      	cmpeq	r6, #10
 80084a4:	f080 8334 	bcs.w	8008b10 <_vfiprintf_r+0xa24>
 80084a8:	ab2a      	add	r3, sp, #168	; 0xa8
 80084aa:	3630      	adds	r6, #48	; 0x30
 80084ac:	f803 6d41 	strb.w	r6, [r3, #-65]!
 80084b0:	ebc3 090a 	rsb	r9, r3, sl
 80084b4:	9307      	str	r3, [sp, #28]
 80084b6:	e74b      	b.n	8008350 <_vfiprintf_r+0x264>
 80084b8:	f048 0810 	orr.w	r8, r8, #16
 80084bc:	f018 0320 	ands.w	r3, r8, #32
 80084c0:	9503      	str	r5, [sp, #12]
 80084c2:	46b4      	mov	ip, r6
 80084c4:	d19c      	bne.n	8008400 <_vfiprintf_r+0x314>
 80084c6:	f018 0210 	ands.w	r2, r8, #16
 80084ca:	f040 82f7 	bne.w	8008abc <_vfiprintf_r+0x9d0>
 80084ce:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 80084d2:	f000 82f3 	beq.w	8008abc <_vfiprintf_r+0x9d0>
 80084d6:	9904      	ldr	r1, [sp, #16]
 80084d8:	4613      	mov	r3, r2
 80084da:	460a      	mov	r2, r1
 80084dc:	3204      	adds	r2, #4
 80084de:	880e      	ldrh	r6, [r1, #0]
 80084e0:	9204      	str	r2, [sp, #16]
 80084e2:	2700      	movs	r7, #0
 80084e4:	e705      	b.n	80082f2 <_vfiprintf_r+0x206>
 80084e6:	f048 0810 	orr.w	r8, r8, #16
 80084ea:	f018 0f20 	tst.w	r8, #32
 80084ee:	9503      	str	r5, [sp, #12]
 80084f0:	46b4      	mov	ip, r6
 80084f2:	f47f aef4 	bne.w	80082de <_vfiprintf_r+0x1f2>
 80084f6:	9a04      	ldr	r2, [sp, #16]
 80084f8:	f018 0f10 	tst.w	r8, #16
 80084fc:	4613      	mov	r3, r2
 80084fe:	f040 82e4 	bne.w	8008aca <_vfiprintf_r+0x9de>
 8008502:	f018 0f40 	tst.w	r8, #64	; 0x40
 8008506:	f000 82e0 	beq.w	8008aca <_vfiprintf_r+0x9de>
 800850a:	8816      	ldrh	r6, [r2, #0]
 800850c:	3204      	adds	r2, #4
 800850e:	2700      	movs	r7, #0
 8008510:	2301      	movs	r3, #1
 8008512:	9204      	str	r2, [sp, #16]
 8008514:	e6ed      	b.n	80082f2 <_vfiprintf_r+0x206>
 8008516:	4a63      	ldr	r2, [pc, #396]	; (80086a4 <_vfiprintf_r+0x5b8>)
 8008518:	9503      	str	r5, [sp, #12]
 800851a:	f018 0f20 	tst.w	r8, #32
 800851e:	46b4      	mov	ip, r6
 8008520:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
 8008524:	9209      	str	r2, [sp, #36]	; 0x24
 8008526:	f000 8090 	beq.w	800864a <_vfiprintf_r+0x55e>
 800852a:	9a04      	ldr	r2, [sp, #16]
 800852c:	3207      	adds	r2, #7
 800852e:	f022 0207 	bic.w	r2, r2, #7
 8008532:	e9d2 6700 	ldrd	r6, r7, [r2]
 8008536:	f102 0108 	add.w	r1, r2, #8
 800853a:	9104      	str	r1, [sp, #16]
 800853c:	f018 0f01 	tst.w	r8, #1
 8008540:	f000 8290 	beq.w	8008a64 <_vfiprintf_r+0x978>
 8008544:	ea56 0207 	orrs.w	r2, r6, r7
 8008548:	f000 828c 	beq.w	8008a64 <_vfiprintf_r+0x978>
 800854c:	2230      	movs	r2, #48	; 0x30
 800854e:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
 8008552:	f048 0802 	orr.w	r8, r8, #2
 8008556:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
 800855a:	2302      	movs	r3, #2
 800855c:	e6c9      	b.n	80082f2 <_vfiprintf_r+0x206>
 800855e:	9a04      	ldr	r2, [sp, #16]
 8008560:	9503      	str	r5, [sp, #12]
 8008562:	6813      	ldr	r3, [r2, #0]
 8008564:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
 8008568:	4613      	mov	r3, r2
 800856a:	3304      	adds	r3, #4
 800856c:	2601      	movs	r6, #1
 800856e:	f04f 0100 	mov.w	r1, #0
 8008572:	9304      	str	r3, [sp, #16]
 8008574:	ab10      	add	r3, sp, #64	; 0x40
 8008576:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
 800857a:	46b1      	mov	r9, r6
 800857c:	9307      	str	r3, [sp, #28]
 800857e:	f04f 0c00 	mov.w	ip, #0
 8008582:	e6eb      	b.n	800835c <_vfiprintf_r+0x270>
 8008584:	f018 0f20 	tst.w	r8, #32
 8008588:	9503      	str	r5, [sp, #12]
 800858a:	46b4      	mov	ip, r6
 800858c:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
 8008590:	f47f af65 	bne.w	800845e <_vfiprintf_r+0x372>
 8008594:	f018 0f10 	tst.w	r8, #16
 8008598:	f040 82a2 	bne.w	8008ae0 <_vfiprintf_r+0x9f4>
 800859c:	f018 0f40 	tst.w	r8, #64	; 0x40
 80085a0:	f000 829e 	beq.w	8008ae0 <_vfiprintf_r+0x9f4>
 80085a4:	9904      	ldr	r1, [sp, #16]
 80085a6:	f9b1 6000 	ldrsh.w	r6, [r1]
 80085aa:	3104      	adds	r1, #4
 80085ac:	17f7      	asrs	r7, r6, #31
 80085ae:	4632      	mov	r2, r6
 80085b0:	463b      	mov	r3, r7
 80085b2:	9104      	str	r1, [sp, #16]
 80085b4:	e75d      	b.n	8008472 <_vfiprintf_r+0x386>
 80085b6:	9904      	ldr	r1, [sp, #16]
 80085b8:	9503      	str	r5, [sp, #12]
 80085ba:	2330      	movs	r3, #48	; 0x30
 80085bc:	460a      	mov	r2, r1
 80085be:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
 80085c2:	2378      	movs	r3, #120	; 0x78
 80085c4:	3204      	adds	r2, #4
 80085c6:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
 80085ca:	4b37      	ldr	r3, [pc, #220]	; (80086a8 <_vfiprintf_r+0x5bc>)
 80085cc:	9309      	str	r3, [sp, #36]	; 0x24
 80085ce:	46b4      	mov	ip, r6
 80085d0:	f048 0802 	orr.w	r8, r8, #2
 80085d4:	680e      	ldr	r6, [r1, #0]
 80085d6:	9204      	str	r2, [sp, #16]
 80085d8:	2700      	movs	r7, #0
 80085da:	2302      	movs	r3, #2
 80085dc:	e689      	b.n	80082f2 <_vfiprintf_r+0x206>
 80085de:	f048 0820 	orr.w	r8, r8, #32
 80085e2:	f89b 3000 	ldrb.w	r3, [fp]
 80085e6:	4658      	mov	r0, fp
 80085e8:	e5e9      	b.n	80081be <_vfiprintf_r+0xd2>
 80085ea:	9a04      	ldr	r2, [sp, #16]
 80085ec:	9503      	str	r5, [sp, #12]
 80085ee:	6813      	ldr	r3, [r2, #0]
 80085f0:	9307      	str	r3, [sp, #28]
 80085f2:	f04f 0100 	mov.w	r1, #0
 80085f6:	46b4      	mov	ip, r6
 80085f8:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
 80085fc:	1d16      	adds	r6, r2, #4
 80085fe:	2b00      	cmp	r3, #0
 8008600:	f000 8350 	beq.w	8008ca4 <_vfiprintf_r+0xbb8>
 8008604:	f1bc 0f00 	cmp.w	ip, #0
 8008608:	f2c0 832a 	blt.w	8008c60 <_vfiprintf_r+0xb74>
 800860c:	9d07      	ldr	r5, [sp, #28]
 800860e:	f8cd c010 	str.w	ip, [sp, #16]
 8008612:	4662      	mov	r2, ip
 8008614:	4628      	mov	r0, r5
 8008616:	2100      	movs	r1, #0
 8008618:	f7fe fc0c 	bl	8006e34 <memchr>
 800861c:	f8dd c010 	ldr.w	ip, [sp, #16]
 8008620:	2800      	cmp	r0, #0
 8008622:	f000 8350 	beq.w	8008cc6 <_vfiprintf_r+0xbda>
 8008626:	ebc5 0900 	rsb	r9, r5, r0
 800862a:	9604      	str	r6, [sp, #16]
 800862c:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
 8008630:	f04f 0c00 	mov.w	ip, #0
 8008634:	e68c      	b.n	8008350 <_vfiprintf_r+0x264>
 8008636:	4a1c      	ldr	r2, [pc, #112]	; (80086a8 <_vfiprintf_r+0x5bc>)
 8008638:	9503      	str	r5, [sp, #12]
 800863a:	f018 0f20 	tst.w	r8, #32
 800863e:	46b4      	mov	ip, r6
 8008640:	9209      	str	r2, [sp, #36]	; 0x24
 8008642:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
 8008646:	f47f af70 	bne.w	800852a <_vfiprintf_r+0x43e>
 800864a:	9904      	ldr	r1, [sp, #16]
 800864c:	f018 0f10 	tst.w	r8, #16
 8008650:	460a      	mov	r2, r1
 8008652:	f040 8240 	bne.w	8008ad6 <_vfiprintf_r+0x9ea>
 8008656:	f018 0f40 	tst.w	r8, #64	; 0x40
 800865a:	f000 823c 	beq.w	8008ad6 <_vfiprintf_r+0x9ea>
 800865e:	3204      	adds	r2, #4
 8008660:	880e      	ldrh	r6, [r1, #0]
 8008662:	9204      	str	r2, [sp, #16]
 8008664:	2700      	movs	r7, #0
 8008666:	e769      	b.n	800853c <_vfiprintf_r+0x450>
 8008668:	f89b 3000 	ldrb.w	r3, [fp]
 800866c:	2b6c      	cmp	r3, #108	; 0x6c
 800866e:	f000 82ea 	beq.w	8008c46 <_vfiprintf_r+0xb5a>
 8008672:	f048 0810 	orr.w	r8, r8, #16
 8008676:	4658      	mov	r0, fp
 8008678:	e5a1      	b.n	80081be <_vfiprintf_r+0xd2>
 800867a:	9a04      	ldr	r2, [sp, #16]
 800867c:	6815      	ldr	r5, [r2, #0]
 800867e:	4613      	mov	r3, r2
 8008680:	2d00      	cmp	r5, #0
 8008682:	f103 0304 	add.w	r3, r3, #4
 8008686:	f2c0 82e6 	blt.w	8008c56 <_vfiprintf_r+0xb6a>
 800868a:	9304      	str	r3, [sp, #16]
 800868c:	f89b 3000 	ldrb.w	r3, [fp]
 8008690:	4658      	mov	r0, fp
 8008692:	e594      	b.n	80081be <_vfiprintf_r+0xd2>
 8008694:	f89b 3000 	ldrb.w	r3, [fp]
 8008698:	4658      	mov	r0, fp
 800869a:	212b      	movs	r1, #43	; 0x2b
 800869c:	e58f      	b.n	80081be <_vfiprintf_r+0xd2>
 800869e:	bf00      	nop
 80086a0:	0800a780 	.word	0x0800a780
 80086a4:	0800a5e4 	.word	0x0800a5e4
 80086a8:	0800a5f8 	.word	0x0800a5f8
 80086ac:	f89b 3000 	ldrb.w	r3, [fp]
 80086b0:	2b2a      	cmp	r3, #42	; 0x2a
 80086b2:	f10b 0001 	add.w	r0, fp, #1
 80086b6:	f000 830f 	beq.w	8008cd8 <_vfiprintf_r+0xbec>
 80086ba:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80086be:	2a09      	cmp	r2, #9
 80086c0:	4683      	mov	fp, r0
 80086c2:	f04f 0600 	mov.w	r6, #0
 80086c6:	f63f ad7c 	bhi.w	80081c2 <_vfiprintf_r+0xd6>
 80086ca:	f81b 3b01 	ldrb.w	r3, [fp], #1
 80086ce:	eb06 0686 	add.w	r6, r6, r6, lsl #2
 80086d2:	eb02 0646 	add.w	r6, r2, r6, lsl #1
 80086d6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80086da:	2a09      	cmp	r2, #9
 80086dc:	d9f5      	bls.n	80086ca <_vfiprintf_r+0x5de>
 80086de:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
 80086e2:	e56e      	b.n	80081c2 <_vfiprintf_r+0xd6>
 80086e4:	f018 0f20 	tst.w	r8, #32
 80086e8:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
 80086ec:	f000 8283 	beq.w	8008bf6 <_vfiprintf_r+0xb0a>
 80086f0:	9a04      	ldr	r2, [sp, #16]
 80086f2:	9902      	ldr	r1, [sp, #8]
 80086f4:	6813      	ldr	r3, [r2, #0]
 80086f6:	17cf      	asrs	r7, r1, #31
 80086f8:	4608      	mov	r0, r1
 80086fa:	3204      	adds	r2, #4
 80086fc:	4639      	mov	r1, r7
 80086fe:	9204      	str	r2, [sp, #16]
 8008700:	e9c3 0100 	strd	r0, r1, [r3]
 8008704:	e524      	b.n	8008150 <_vfiprintf_r+0x64>
 8008706:	4658      	mov	r0, fp
 8008708:	f89b 3000 	ldrb.w	r3, [fp]
 800870c:	2900      	cmp	r1, #0
 800870e:	f47f ad56 	bne.w	80081be <_vfiprintf_r+0xd2>
 8008712:	2120      	movs	r1, #32
 8008714:	e553      	b.n	80081be <_vfiprintf_r+0xd2>
 8008716:	f048 0801 	orr.w	r8, r8, #1
 800871a:	4658      	mov	r0, fp
 800871c:	f89b 3000 	ldrb.w	r3, [fp]
 8008720:	e54d      	b.n	80081be <_vfiprintf_r+0xd2>
 8008722:	9503      	str	r5, [sp, #12]
 8008724:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
 8008728:	2b00      	cmp	r3, #0
 800872a:	f000 809c 	beq.w	8008866 <_vfiprintf_r+0x77a>
 800872e:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
 8008732:	f04f 0300 	mov.w	r3, #0
 8008736:	2601      	movs	r6, #1
 8008738:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
 800873c:	ab10      	add	r3, sp, #64	; 0x40
 800873e:	46b1      	mov	r9, r6
 8008740:	9307      	str	r3, [sp, #28]
 8008742:	e71c      	b.n	800857e <_vfiprintf_r+0x492>
 8008744:	9801      	ldr	r0, [sp, #4]
 8008746:	9900      	ldr	r1, [sp, #0]
 8008748:	9308      	str	r3, [sp, #32]
 800874a:	aa0d      	add	r2, sp, #52	; 0x34
 800874c:	f7ff fc86 	bl	800805c <__sprint_r.part.0>
 8008750:	2800      	cmp	r0, #0
 8008752:	f040 808f 	bne.w	8008874 <_vfiprintf_r+0x788>
 8008756:	990e      	ldr	r1, [sp, #56]	; 0x38
 8008758:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800875a:	9b08      	ldr	r3, [sp, #32]
 800875c:	f101 0e01 	add.w	lr, r1, #1
 8008760:	46d4      	mov	ip, sl
 8008762:	e61c      	b.n	800839e <_vfiprintf_r+0x2b2>
 8008764:	990e      	ldr	r1, [sp, #56]	; 0x38
 8008766:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008768:	1c48      	adds	r0, r1, #1
 800876a:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
 800876e:	b16b      	cbz	r3, 800878c <_vfiprintf_r+0x6a0>
 8008770:	3201      	adds	r2, #1
 8008772:	f10d 032f 	add.w	r3, sp, #47	; 0x2f
 8008776:	2101      	movs	r1, #1
 8008778:	2807      	cmp	r0, #7
 800877a:	920f      	str	r2, [sp, #60]	; 0x3c
 800877c:	900e      	str	r0, [sp, #56]	; 0x38
 800877e:	6023      	str	r3, [r4, #0]
 8008780:	6061      	str	r1, [r4, #4]
 8008782:	f300 8134 	bgt.w	80089ee <_vfiprintf_r+0x902>
 8008786:	4601      	mov	r1, r0
 8008788:	3408      	adds	r4, #8
 800878a:	3001      	adds	r0, #1
 800878c:	9b05      	ldr	r3, [sp, #20]
 800878e:	b163      	cbz	r3, 80087aa <_vfiprintf_r+0x6be>
 8008790:	3202      	adds	r2, #2
 8008792:	a90c      	add	r1, sp, #48	; 0x30
 8008794:	2302      	movs	r3, #2
 8008796:	2807      	cmp	r0, #7
 8008798:	920f      	str	r2, [sp, #60]	; 0x3c
 800879a:	900e      	str	r0, [sp, #56]	; 0x38
 800879c:	e884 000a 	stmia.w	r4, {r1, r3}
 80087a0:	f300 8134 	bgt.w	8008a0c <_vfiprintf_r+0x920>
 80087a4:	4601      	mov	r1, r0
 80087a6:	3408      	adds	r4, #8
 80087a8:	3001      	adds	r0, #1
 80087aa:	9b06      	ldr	r3, [sp, #24]
 80087ac:	2b80      	cmp	r3, #128	; 0x80
 80087ae:	f000 80d4 	beq.w	800895a <_vfiprintf_r+0x86e>
 80087b2:	ebc9 070c 	rsb	r7, r9, ip
 80087b6:	2f00      	cmp	r7, #0
 80087b8:	dd2b      	ble.n	8008812 <_vfiprintf_r+0x726>
 80087ba:	2f10      	cmp	r7, #16
 80087bc:	4daa      	ldr	r5, [pc, #680]	; (8008a68 <_vfiprintf_r+0x97c>)
 80087be:	dd1f      	ble.n	8008800 <_vfiprintf_r+0x714>
 80087c0:	46a6      	mov	lr, r4
 80087c2:	2310      	movs	r3, #16
 80087c4:	9c01      	ldr	r4, [sp, #4]
 80087c6:	e007      	b.n	80087d8 <_vfiprintf_r+0x6ec>
 80087c8:	f101 0c02 	add.w	ip, r1, #2
 80087cc:	f10e 0e08 	add.w	lr, lr, #8
 80087d0:	4601      	mov	r1, r0
 80087d2:	3f10      	subs	r7, #16
 80087d4:	2f10      	cmp	r7, #16
 80087d6:	dd11      	ble.n	80087fc <_vfiprintf_r+0x710>
 80087d8:	1c48      	adds	r0, r1, #1
 80087da:	3210      	adds	r2, #16
 80087dc:	2807      	cmp	r0, #7
 80087de:	920f      	str	r2, [sp, #60]	; 0x3c
 80087e0:	f8ce 5000 	str.w	r5, [lr]
 80087e4:	f8ce 3004 	str.w	r3, [lr, #4]
 80087e8:	900e      	str	r0, [sp, #56]	; 0x38
 80087ea:	dded      	ble.n	80087c8 <_vfiprintf_r+0x6dc>
 80087ec:	bb6a      	cbnz	r2, 800884a <_vfiprintf_r+0x75e>
 80087ee:	3f10      	subs	r7, #16
 80087f0:	2f10      	cmp	r7, #16
 80087f2:	f04f 0c01 	mov.w	ip, #1
 80087f6:	4611      	mov	r1, r2
 80087f8:	46d6      	mov	lr, sl
 80087fa:	dced      	bgt.n	80087d8 <_vfiprintf_r+0x6ec>
 80087fc:	4674      	mov	r4, lr
 80087fe:	4660      	mov	r0, ip
 8008800:	443a      	add	r2, r7
 8008802:	2807      	cmp	r0, #7
 8008804:	920f      	str	r2, [sp, #60]	; 0x3c
 8008806:	e884 00a0 	stmia.w	r4, {r5, r7}
 800880a:	900e      	str	r0, [sp, #56]	; 0x38
 800880c:	dc3b      	bgt.n	8008886 <_vfiprintf_r+0x79a>
 800880e:	3408      	adds	r4, #8
 8008810:	3001      	adds	r0, #1
 8008812:	eb02 0309 	add.w	r3, r2, r9
 8008816:	9a07      	ldr	r2, [sp, #28]
 8008818:	930f      	str	r3, [sp, #60]	; 0x3c
 800881a:	2807      	cmp	r0, #7
 800881c:	e884 0204 	stmia.w	r4, {r2, r9}
 8008820:	900e      	str	r0, [sp, #56]	; 0x38
 8008822:	dd3d      	ble.n	80088a0 <_vfiprintf_r+0x7b4>
 8008824:	2b00      	cmp	r3, #0
 8008826:	f040 813e 	bne.w	8008aa6 <_vfiprintf_r+0x9ba>
 800882a:	f018 0f04 	tst.w	r8, #4
 800882e:	930e      	str	r3, [sp, #56]	; 0x38
 8008830:	f040 812f 	bne.w	8008a92 <_vfiprintf_r+0x9a6>
 8008834:	9b02      	ldr	r3, [sp, #8]
 8008836:	9a03      	ldr	r2, [sp, #12]
 8008838:	4296      	cmp	r6, r2
 800883a:	bfac      	ite	ge
 800883c:	199b      	addge	r3, r3, r6
 800883e:	189b      	addlt	r3, r3, r2
 8008840:	9302      	str	r3, [sp, #8]
 8008842:	2300      	movs	r3, #0
 8008844:	930e      	str	r3, [sp, #56]	; 0x38
 8008846:	4654      	mov	r4, sl
 8008848:	e482      	b.n	8008150 <_vfiprintf_r+0x64>
 800884a:	4620      	mov	r0, r4
 800884c:	9900      	ldr	r1, [sp, #0]
 800884e:	9305      	str	r3, [sp, #20]
 8008850:	aa0d      	add	r2, sp, #52	; 0x34
 8008852:	f7ff fc03 	bl	800805c <__sprint_r.part.0>
 8008856:	b968      	cbnz	r0, 8008874 <_vfiprintf_r+0x788>
 8008858:	990e      	ldr	r1, [sp, #56]	; 0x38
 800885a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800885c:	9b05      	ldr	r3, [sp, #20]
 800885e:	f101 0c01 	add.w	ip, r1, #1
 8008862:	46d6      	mov	lr, sl
 8008864:	e7b5      	b.n	80087d2 <_vfiprintf_r+0x6e6>
 8008866:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008868:	b123      	cbz	r3, 8008874 <_vfiprintf_r+0x788>
 800886a:	9801      	ldr	r0, [sp, #4]
 800886c:	9900      	ldr	r1, [sp, #0]
 800886e:	aa0d      	add	r2, sp, #52	; 0x34
 8008870:	f7ff fbf4 	bl	800805c <__sprint_r.part.0>
 8008874:	9b00      	ldr	r3, [sp, #0]
 8008876:	899b      	ldrh	r3, [r3, #12]
 8008878:	065b      	lsls	r3, r3, #25
 800887a:	f53f ad22 	bmi.w	80082c2 <_vfiprintf_r+0x1d6>
 800887e:	9802      	ldr	r0, [sp, #8]
 8008880:	b02b      	add	sp, #172	; 0xac
 8008882:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008886:	2a00      	cmp	r2, #0
 8008888:	f040 8191 	bne.w	8008bae <_vfiprintf_r+0xac2>
 800888c:	2201      	movs	r2, #1
 800888e:	9907      	ldr	r1, [sp, #28]
 8008890:	f8cd 906c 	str.w	r9, [sp, #108]	; 0x6c
 8008894:	464b      	mov	r3, r9
 8008896:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 800889a:	911a      	str	r1, [sp, #104]	; 0x68
 800889c:	920e      	str	r2, [sp, #56]	; 0x38
 800889e:	4654      	mov	r4, sl
 80088a0:	f104 0208 	add.w	r2, r4, #8
 80088a4:	f018 0f04 	tst.w	r8, #4
 80088a8:	d039      	beq.n	800891e <_vfiprintf_r+0x832>
 80088aa:	9903      	ldr	r1, [sp, #12]
 80088ac:	1b8d      	subs	r5, r1, r6
 80088ae:	2d00      	cmp	r5, #0
 80088b0:	dd35      	ble.n	800891e <_vfiprintf_r+0x832>
 80088b2:	2d10      	cmp	r5, #16
 80088b4:	f340 8202 	ble.w	8008cbc <_vfiprintf_r+0xbd0>
 80088b8:	980e      	ldr	r0, [sp, #56]	; 0x38
 80088ba:	4f6c      	ldr	r7, [pc, #432]	; (8008a6c <_vfiprintf_r+0x980>)
 80088bc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80088c0:	f8dd 9000 	ldr.w	r9, [sp]
 80088c4:	2410      	movs	r4, #16
 80088c6:	e006      	b.n	80088d6 <_vfiprintf_r+0x7ea>
 80088c8:	f100 0e02 	add.w	lr, r0, #2
 80088cc:	3208      	adds	r2, #8
 80088ce:	4608      	mov	r0, r1
 80088d0:	3d10      	subs	r5, #16
 80088d2:	2d10      	cmp	r5, #16
 80088d4:	dd10      	ble.n	80088f8 <_vfiprintf_r+0x80c>
 80088d6:	1c41      	adds	r1, r0, #1
 80088d8:	3310      	adds	r3, #16
 80088da:	2907      	cmp	r1, #7
 80088dc:	930f      	str	r3, [sp, #60]	; 0x3c
 80088de:	6017      	str	r7, [r2, #0]
 80088e0:	6054      	str	r4, [r2, #4]
 80088e2:	910e      	str	r1, [sp, #56]	; 0x38
 80088e4:	ddf0      	ble.n	80088c8 <_vfiprintf_r+0x7dc>
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d12a      	bne.n	8008940 <_vfiprintf_r+0x854>
 80088ea:	3d10      	subs	r5, #16
 80088ec:	2d10      	cmp	r5, #16
 80088ee:	f04f 0e01 	mov.w	lr, #1
 80088f2:	4618      	mov	r0, r3
 80088f4:	4652      	mov	r2, sl
 80088f6:	dcee      	bgt.n	80088d6 <_vfiprintf_r+0x7ea>
 80088f8:	442b      	add	r3, r5
 80088fa:	f1be 0f07 	cmp.w	lr, #7
 80088fe:	930f      	str	r3, [sp, #60]	; 0x3c
 8008900:	6017      	str	r7, [r2, #0]
 8008902:	6055      	str	r5, [r2, #4]
 8008904:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
 8008908:	dd09      	ble.n	800891e <_vfiprintf_r+0x832>
 800890a:	2b00      	cmp	r3, #0
 800890c:	d092      	beq.n	8008834 <_vfiprintf_r+0x748>
 800890e:	9801      	ldr	r0, [sp, #4]
 8008910:	9900      	ldr	r1, [sp, #0]
 8008912:	aa0d      	add	r2, sp, #52	; 0x34
 8008914:	f7ff fba2 	bl	800805c <__sprint_r.part.0>
 8008918:	2800      	cmp	r0, #0
 800891a:	d1ab      	bne.n	8008874 <_vfiprintf_r+0x788>
 800891c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800891e:	9a02      	ldr	r2, [sp, #8]
 8008920:	9903      	ldr	r1, [sp, #12]
 8008922:	428e      	cmp	r6, r1
 8008924:	bfac      	ite	ge
 8008926:	1992      	addge	r2, r2, r6
 8008928:	1852      	addlt	r2, r2, r1
 800892a:	9202      	str	r2, [sp, #8]
 800892c:	2b00      	cmp	r3, #0
 800892e:	d088      	beq.n	8008842 <_vfiprintf_r+0x756>
 8008930:	9801      	ldr	r0, [sp, #4]
 8008932:	9900      	ldr	r1, [sp, #0]
 8008934:	aa0d      	add	r2, sp, #52	; 0x34
 8008936:	f7ff fb91 	bl	800805c <__sprint_r.part.0>
 800893a:	2800      	cmp	r0, #0
 800893c:	d081      	beq.n	8008842 <_vfiprintf_r+0x756>
 800893e:	e799      	b.n	8008874 <_vfiprintf_r+0x788>
 8008940:	4640      	mov	r0, r8
 8008942:	4649      	mov	r1, r9
 8008944:	aa0d      	add	r2, sp, #52	; 0x34
 8008946:	f7ff fb89 	bl	800805c <__sprint_r.part.0>
 800894a:	2800      	cmp	r0, #0
 800894c:	d192      	bne.n	8008874 <_vfiprintf_r+0x788>
 800894e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8008950:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008952:	f100 0e01 	add.w	lr, r0, #1
 8008956:	4652      	mov	r2, sl
 8008958:	e7ba      	b.n	80088d0 <_vfiprintf_r+0x7e4>
 800895a:	9b03      	ldr	r3, [sp, #12]
 800895c:	1b9f      	subs	r7, r3, r6
 800895e:	2f00      	cmp	r7, #0
 8008960:	f77f af27 	ble.w	80087b2 <_vfiprintf_r+0x6c6>
 8008964:	2f10      	cmp	r7, #16
 8008966:	4d40      	ldr	r5, [pc, #256]	; (8008a68 <_vfiprintf_r+0x97c>)
 8008968:	f340 81b4 	ble.w	8008cd4 <_vfiprintf_r+0xbe8>
 800896c:	4620      	mov	r0, r4
 800896e:	2310      	movs	r3, #16
 8008970:	4664      	mov	r4, ip
 8008972:	4684      	mov	ip, r0
 8008974:	e007      	b.n	8008986 <_vfiprintf_r+0x89a>
 8008976:	f101 0e02 	add.w	lr, r1, #2
 800897a:	f10c 0c08 	add.w	ip, ip, #8
 800897e:	4601      	mov	r1, r0
 8008980:	3f10      	subs	r7, #16
 8008982:	2f10      	cmp	r7, #16
 8008984:	dd11      	ble.n	80089aa <_vfiprintf_r+0x8be>
 8008986:	1c48      	adds	r0, r1, #1
 8008988:	3210      	adds	r2, #16
 800898a:	2807      	cmp	r0, #7
 800898c:	920f      	str	r2, [sp, #60]	; 0x3c
 800898e:	f8cc 5000 	str.w	r5, [ip]
 8008992:	f8cc 3004 	str.w	r3, [ip, #4]
 8008996:	900e      	str	r0, [sp, #56]	; 0x38
 8008998:	dded      	ble.n	8008976 <_vfiprintf_r+0x88a>
 800899a:	b9c2      	cbnz	r2, 80089ce <_vfiprintf_r+0x8e2>
 800899c:	3f10      	subs	r7, #16
 800899e:	2f10      	cmp	r7, #16
 80089a0:	f04f 0e01 	mov.w	lr, #1
 80089a4:	4611      	mov	r1, r2
 80089a6:	46d4      	mov	ip, sl
 80089a8:	dced      	bgt.n	8008986 <_vfiprintf_r+0x89a>
 80089aa:	4663      	mov	r3, ip
 80089ac:	46a4      	mov	ip, r4
 80089ae:	461c      	mov	r4, r3
 80089b0:	443a      	add	r2, r7
 80089b2:	f1be 0f07 	cmp.w	lr, #7
 80089b6:	920f      	str	r2, [sp, #60]	; 0x3c
 80089b8:	e884 00a0 	stmia.w	r4, {r5, r7}
 80089bc:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
 80089c0:	f300 80ef 	bgt.w	8008ba2 <_vfiprintf_r+0xab6>
 80089c4:	3408      	adds	r4, #8
 80089c6:	f10e 0001 	add.w	r0, lr, #1
 80089ca:	4671      	mov	r1, lr
 80089cc:	e6f1      	b.n	80087b2 <_vfiprintf_r+0x6c6>
 80089ce:	9801      	ldr	r0, [sp, #4]
 80089d0:	9900      	ldr	r1, [sp, #0]
 80089d2:	9305      	str	r3, [sp, #20]
 80089d4:	aa0d      	add	r2, sp, #52	; 0x34
 80089d6:	f7ff fb41 	bl	800805c <__sprint_r.part.0>
 80089da:	2800      	cmp	r0, #0
 80089dc:	f47f af4a 	bne.w	8008874 <_vfiprintf_r+0x788>
 80089e0:	990e      	ldr	r1, [sp, #56]	; 0x38
 80089e2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80089e4:	9b05      	ldr	r3, [sp, #20]
 80089e6:	f101 0e01 	add.w	lr, r1, #1
 80089ea:	46d4      	mov	ip, sl
 80089ec:	e7c8      	b.n	8008980 <_vfiprintf_r+0x894>
 80089ee:	2a00      	cmp	r2, #0
 80089f0:	f040 80c6 	bne.w	8008b80 <_vfiprintf_r+0xa94>
 80089f4:	9b05      	ldr	r3, [sp, #20]
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	f000 8086 	beq.w	8008b08 <_vfiprintf_r+0xa1c>
 80089fc:	aa0c      	add	r2, sp, #48	; 0x30
 80089fe:	2302      	movs	r3, #2
 8008a00:	921a      	str	r2, [sp, #104]	; 0x68
 8008a02:	4608      	mov	r0, r1
 8008a04:	931b      	str	r3, [sp, #108]	; 0x6c
 8008a06:	461a      	mov	r2, r3
 8008a08:	4654      	mov	r4, sl
 8008a0a:	e6cb      	b.n	80087a4 <_vfiprintf_r+0x6b8>
 8008a0c:	2a00      	cmp	r2, #0
 8008a0e:	f040 80a6 	bne.w	8008b5e <_vfiprintf_r+0xa72>
 8008a12:	2001      	movs	r0, #1
 8008a14:	4611      	mov	r1, r2
 8008a16:	4654      	mov	r4, sl
 8008a18:	e6c7      	b.n	80087aa <_vfiprintf_r+0x6be>
 8008a1a:	bb03      	cbnz	r3, 8008a5e <_vfiprintf_r+0x972>
 8008a1c:	f018 0f01 	tst.w	r8, #1
 8008a20:	d01d      	beq.n	8008a5e <_vfiprintf_r+0x972>
 8008a22:	ab2a      	add	r3, sp, #168	; 0xa8
 8008a24:	2230      	movs	r2, #48	; 0x30
 8008a26:	f803 2d41 	strb.w	r2, [r3, #-65]!
 8008a2a:	ebc3 090a 	rsb	r9, r3, sl
 8008a2e:	9307      	str	r3, [sp, #28]
 8008a30:	e48e      	b.n	8008350 <_vfiprintf_r+0x264>
 8008a32:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008a34:	46d1      	mov	r9, sl
 8008a36:	0933      	lsrs	r3, r6, #4
 8008a38:	f006 010f 	and.w	r1, r6, #15
 8008a3c:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8008a40:	093a      	lsrs	r2, r7, #4
 8008a42:	461e      	mov	r6, r3
 8008a44:	4617      	mov	r7, r2
 8008a46:	5c43      	ldrb	r3, [r0, r1]
 8008a48:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8008a4c:	ea56 0307 	orrs.w	r3, r6, r7
 8008a50:	d1f1      	bne.n	8008a36 <_vfiprintf_r+0x94a>
 8008a52:	464b      	mov	r3, r9
 8008a54:	f8cd 901c 	str.w	r9, [sp, #28]
 8008a58:	ebc3 090a 	rsb	r9, r3, sl
 8008a5c:	e478      	b.n	8008350 <_vfiprintf_r+0x264>
 8008a5e:	f8cd a01c 	str.w	sl, [sp, #28]
 8008a62:	e475      	b.n	8008350 <_vfiprintf_r+0x264>
 8008a64:	2302      	movs	r3, #2
 8008a66:	e444      	b.n	80082f2 <_vfiprintf_r+0x206>
 8008a68:	0800a770 	.word	0x0800a770
 8008a6c:	0800a780 	.word	0x0800a780
 8008a70:	2a00      	cmp	r2, #0
 8008a72:	f040 80d7 	bne.w	8008c24 <_vfiprintf_r+0xb38>
 8008a76:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	f000 80ae 	beq.w	8008bdc <_vfiprintf_r+0xaf0>
 8008a80:	2301      	movs	r3, #1
 8008a82:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
 8008a86:	4618      	mov	r0, r3
 8008a88:	931b      	str	r3, [sp, #108]	; 0x6c
 8008a8a:	461a      	mov	r2, r3
 8008a8c:	911a      	str	r1, [sp, #104]	; 0x68
 8008a8e:	4654      	mov	r4, sl
 8008a90:	e679      	b.n	8008786 <_vfiprintf_r+0x69a>
 8008a92:	9a03      	ldr	r2, [sp, #12]
 8008a94:	1b95      	subs	r5, r2, r6
 8008a96:	2d00      	cmp	r5, #0
 8008a98:	4652      	mov	r2, sl
 8008a9a:	f73f af0a 	bgt.w	80088b2 <_vfiprintf_r+0x7c6>
 8008a9e:	e6c9      	b.n	8008834 <_vfiprintf_r+0x748>
 8008aa0:	465d      	mov	r5, fp
 8008aa2:	f7ff bb7c 	b.w	800819e <_vfiprintf_r+0xb2>
 8008aa6:	9801      	ldr	r0, [sp, #4]
 8008aa8:	9900      	ldr	r1, [sp, #0]
 8008aaa:	aa0d      	add	r2, sp, #52	; 0x34
 8008aac:	f7ff fad6 	bl	800805c <__sprint_r.part.0>
 8008ab0:	2800      	cmp	r0, #0
 8008ab2:	f47f aedf 	bne.w	8008874 <_vfiprintf_r+0x788>
 8008ab6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008ab8:	4652      	mov	r2, sl
 8008aba:	e6f3      	b.n	80088a4 <_vfiprintf_r+0x7b8>
 8008abc:	9904      	ldr	r1, [sp, #16]
 8008abe:	460a      	mov	r2, r1
 8008ac0:	3204      	adds	r2, #4
 8008ac2:	680e      	ldr	r6, [r1, #0]
 8008ac4:	9204      	str	r2, [sp, #16]
 8008ac6:	2700      	movs	r7, #0
 8008ac8:	e413      	b.n	80082f2 <_vfiprintf_r+0x206>
 8008aca:	3204      	adds	r2, #4
 8008acc:	681e      	ldr	r6, [r3, #0]
 8008ace:	9204      	str	r2, [sp, #16]
 8008ad0:	2301      	movs	r3, #1
 8008ad2:	2700      	movs	r7, #0
 8008ad4:	e40d      	b.n	80082f2 <_vfiprintf_r+0x206>
 8008ad6:	6816      	ldr	r6, [r2, #0]
 8008ad8:	3204      	adds	r2, #4
 8008ada:	9204      	str	r2, [sp, #16]
 8008adc:	2700      	movs	r7, #0
 8008ade:	e52d      	b.n	800853c <_vfiprintf_r+0x450>
 8008ae0:	9a04      	ldr	r2, [sp, #16]
 8008ae2:	6816      	ldr	r6, [r2, #0]
 8008ae4:	4613      	mov	r3, r2
 8008ae6:	3304      	adds	r3, #4
 8008ae8:	17f7      	asrs	r7, r6, #31
 8008aea:	9304      	str	r3, [sp, #16]
 8008aec:	4632      	mov	r2, r6
 8008aee:	463b      	mov	r3, r7
 8008af0:	e4bf      	b.n	8008472 <_vfiprintf_r+0x386>
 8008af2:	9801      	ldr	r0, [sp, #4]
 8008af4:	9900      	ldr	r1, [sp, #0]
 8008af6:	aa0d      	add	r2, sp, #52	; 0x34
 8008af8:	f7ff fab0 	bl	800805c <__sprint_r.part.0>
 8008afc:	2800      	cmp	r0, #0
 8008afe:	f47f aeb9 	bne.w	8008874 <_vfiprintf_r+0x788>
 8008b02:	4654      	mov	r4, sl
 8008b04:	f7ff bbbe 	b.w	8008284 <_vfiprintf_r+0x198>
 8008b08:	4608      	mov	r0, r1
 8008b0a:	4654      	mov	r4, sl
 8008b0c:	4611      	mov	r1, r2
 8008b0e:	e64c      	b.n	80087aa <_vfiprintf_r+0x6be>
 8008b10:	46d1      	mov	r9, sl
 8008b12:	f8cd c014 	str.w	ip, [sp, #20]
 8008b16:	4630      	mov	r0, r6
 8008b18:	4639      	mov	r1, r7
 8008b1a:	220a      	movs	r2, #10
 8008b1c:	2300      	movs	r3, #0
 8008b1e:	f001 f897 	bl	8009c50 <__aeabi_uldivmod>
 8008b22:	3230      	adds	r2, #48	; 0x30
 8008b24:	4630      	mov	r0, r6
 8008b26:	4639      	mov	r1, r7
 8008b28:	f809 2d01 	strb.w	r2, [r9, #-1]!
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	220a      	movs	r2, #10
 8008b30:	f001 f88e 	bl	8009c50 <__aeabi_uldivmod>
 8008b34:	4606      	mov	r6, r0
 8008b36:	460f      	mov	r7, r1
 8008b38:	ea56 0307 	orrs.w	r3, r6, r7
 8008b3c:	d1eb      	bne.n	8008b16 <_vfiprintf_r+0xa2a>
 8008b3e:	f8dd c014 	ldr.w	ip, [sp, #20]
 8008b42:	e786      	b.n	8008a52 <_vfiprintf_r+0x966>
 8008b44:	2b30      	cmp	r3, #48	; 0x30
 8008b46:	9b07      	ldr	r3, [sp, #28]
 8008b48:	d086      	beq.n	8008a58 <_vfiprintf_r+0x96c>
 8008b4a:	3b01      	subs	r3, #1
 8008b4c:	461a      	mov	r2, r3
 8008b4e:	9307      	str	r3, [sp, #28]
 8008b50:	2330      	movs	r3, #48	; 0x30
 8008b52:	ebc2 090a 	rsb	r9, r2, sl
 8008b56:	f801 3c01 	strb.w	r3, [r1, #-1]
 8008b5a:	f7ff bbf9 	b.w	8008350 <_vfiprintf_r+0x264>
 8008b5e:	9801      	ldr	r0, [sp, #4]
 8008b60:	9900      	ldr	r1, [sp, #0]
 8008b62:	f8cd c014 	str.w	ip, [sp, #20]
 8008b66:	aa0d      	add	r2, sp, #52	; 0x34
 8008b68:	f7ff fa78 	bl	800805c <__sprint_r.part.0>
 8008b6c:	2800      	cmp	r0, #0
 8008b6e:	f47f ae81 	bne.w	8008874 <_vfiprintf_r+0x788>
 8008b72:	990e      	ldr	r1, [sp, #56]	; 0x38
 8008b74:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008b76:	f8dd c014 	ldr.w	ip, [sp, #20]
 8008b7a:	1c48      	adds	r0, r1, #1
 8008b7c:	4654      	mov	r4, sl
 8008b7e:	e614      	b.n	80087aa <_vfiprintf_r+0x6be>
 8008b80:	9801      	ldr	r0, [sp, #4]
 8008b82:	9900      	ldr	r1, [sp, #0]
 8008b84:	f8cd c020 	str.w	ip, [sp, #32]
 8008b88:	aa0d      	add	r2, sp, #52	; 0x34
 8008b8a:	f7ff fa67 	bl	800805c <__sprint_r.part.0>
 8008b8e:	2800      	cmp	r0, #0
 8008b90:	f47f ae70 	bne.w	8008874 <_vfiprintf_r+0x788>
 8008b94:	990e      	ldr	r1, [sp, #56]	; 0x38
 8008b96:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008b98:	f8dd c020 	ldr.w	ip, [sp, #32]
 8008b9c:	1c48      	adds	r0, r1, #1
 8008b9e:	4654      	mov	r4, sl
 8008ba0:	e5f4      	b.n	800878c <_vfiprintf_r+0x6a0>
 8008ba2:	2a00      	cmp	r2, #0
 8008ba4:	d167      	bne.n	8008c76 <_vfiprintf_r+0xb8a>
 8008ba6:	2001      	movs	r0, #1
 8008ba8:	4611      	mov	r1, r2
 8008baa:	4654      	mov	r4, sl
 8008bac:	e601      	b.n	80087b2 <_vfiprintf_r+0x6c6>
 8008bae:	9801      	ldr	r0, [sp, #4]
 8008bb0:	9900      	ldr	r1, [sp, #0]
 8008bb2:	aa0d      	add	r2, sp, #52	; 0x34
 8008bb4:	f7ff fa52 	bl	800805c <__sprint_r.part.0>
 8008bb8:	2800      	cmp	r0, #0
 8008bba:	f47f ae5b 	bne.w	8008874 <_vfiprintf_r+0x788>
 8008bbe:	980e      	ldr	r0, [sp, #56]	; 0x38
 8008bc0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008bc2:	3001      	adds	r0, #1
 8008bc4:	4654      	mov	r4, sl
 8008bc6:	e624      	b.n	8008812 <_vfiprintf_r+0x726>
 8008bc8:	252d      	movs	r5, #45	; 0x2d
 8008bca:	4276      	negs	r6, r6
 8008bcc:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8008bd0:	f88d 502f 	strb.w	r5, [sp, #47]	; 0x2f
 8008bd4:	46e1      	mov	r9, ip
 8008bd6:	2301      	movs	r3, #1
 8008bd8:	f7ff bb91 	b.w	80082fe <_vfiprintf_r+0x212>
 8008bdc:	9b05      	ldr	r3, [sp, #20]
 8008bde:	4611      	mov	r1, r2
 8008be0:	2001      	movs	r0, #1
 8008be2:	4654      	mov	r4, sl
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	f43f ade4 	beq.w	80087b2 <_vfiprintf_r+0x6c6>
 8008bea:	aa0c      	add	r2, sp, #48	; 0x30
 8008bec:	2302      	movs	r3, #2
 8008bee:	e88a 000c 	stmia.w	sl, {r2, r3}
 8008bf2:	461a      	mov	r2, r3
 8008bf4:	e5d6      	b.n	80087a4 <_vfiprintf_r+0x6b8>
 8008bf6:	f018 0f10 	tst.w	r8, #16
 8008bfa:	d10b      	bne.n	8008c14 <_vfiprintf_r+0xb28>
 8008bfc:	f018 0f40 	tst.w	r8, #64	; 0x40
 8008c00:	d008      	beq.n	8008c14 <_vfiprintf_r+0xb28>
 8008c02:	9a04      	ldr	r2, [sp, #16]
 8008c04:	6813      	ldr	r3, [r2, #0]
 8008c06:	3204      	adds	r2, #4
 8008c08:	9204      	str	r2, [sp, #16]
 8008c0a:	f8bd 2008 	ldrh.w	r2, [sp, #8]
 8008c0e:	801a      	strh	r2, [r3, #0]
 8008c10:	f7ff ba9e 	b.w	8008150 <_vfiprintf_r+0x64>
 8008c14:	9a04      	ldr	r2, [sp, #16]
 8008c16:	6813      	ldr	r3, [r2, #0]
 8008c18:	3204      	adds	r2, #4
 8008c1a:	9204      	str	r2, [sp, #16]
 8008c1c:	9a02      	ldr	r2, [sp, #8]
 8008c1e:	601a      	str	r2, [r3, #0]
 8008c20:	f7ff ba96 	b.w	8008150 <_vfiprintf_r+0x64>
 8008c24:	9801      	ldr	r0, [sp, #4]
 8008c26:	9900      	ldr	r1, [sp, #0]
 8008c28:	f8cd c020 	str.w	ip, [sp, #32]
 8008c2c:	aa0d      	add	r2, sp, #52	; 0x34
 8008c2e:	f7ff fa15 	bl	800805c <__sprint_r.part.0>
 8008c32:	2800      	cmp	r0, #0
 8008c34:	f47f ae1e 	bne.w	8008874 <_vfiprintf_r+0x788>
 8008c38:	990e      	ldr	r1, [sp, #56]	; 0x38
 8008c3a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008c3c:	f8dd c020 	ldr.w	ip, [sp, #32]
 8008c40:	1c48      	adds	r0, r1, #1
 8008c42:	4654      	mov	r4, sl
 8008c44:	e591      	b.n	800876a <_vfiprintf_r+0x67e>
 8008c46:	f048 0820 	orr.w	r8, r8, #32
 8008c4a:	f10b 0001 	add.w	r0, fp, #1
 8008c4e:	f89b 3001 	ldrb.w	r3, [fp, #1]
 8008c52:	f7ff bab4 	b.w	80081be <_vfiprintf_r+0xd2>
 8008c56:	426d      	negs	r5, r5
 8008c58:	9304      	str	r3, [sp, #16]
 8008c5a:	4658      	mov	r0, fp
 8008c5c:	f7ff bbc6 	b.w	80083ec <_vfiprintf_r+0x300>
 8008c60:	9807      	ldr	r0, [sp, #28]
 8008c62:	9604      	str	r6, [sp, #16]
 8008c64:	f7fa fd60 	bl	8003728 <strlen>
 8008c68:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
 8008c6c:	4681      	mov	r9, r0
 8008c6e:	f04f 0c00 	mov.w	ip, #0
 8008c72:	f7ff bb6d 	b.w	8008350 <_vfiprintf_r+0x264>
 8008c76:	9801      	ldr	r0, [sp, #4]
 8008c78:	9900      	ldr	r1, [sp, #0]
 8008c7a:	f8cd c014 	str.w	ip, [sp, #20]
 8008c7e:	aa0d      	add	r2, sp, #52	; 0x34
 8008c80:	f7ff f9ec 	bl	800805c <__sprint_r.part.0>
 8008c84:	2800      	cmp	r0, #0
 8008c86:	f47f adf5 	bne.w	8008874 <_vfiprintf_r+0x788>
 8008c8a:	990e      	ldr	r1, [sp, #56]	; 0x38
 8008c8c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008c8e:	f8dd c014 	ldr.w	ip, [sp, #20]
 8008c92:	1c48      	adds	r0, r1, #1
 8008c94:	4654      	mov	r4, sl
 8008c96:	e58c      	b.n	80087b2 <_vfiprintf_r+0x6c6>
 8008c98:	990e      	ldr	r1, [sp, #56]	; 0x38
 8008c9a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008c9c:	4f15      	ldr	r7, [pc, #84]	; (8008cf4 <_vfiprintf_r+0xc08>)
 8008c9e:	3101      	adds	r1, #1
 8008ca0:	f7ff bb98 	b.w	80083d4 <_vfiprintf_r+0x2e8>
 8008ca4:	f1bc 0f06 	cmp.w	ip, #6
 8008ca8:	bf28      	it	cs
 8008caa:	f04f 0c06 	movcs.w	ip, #6
 8008cae:	4b12      	ldr	r3, [pc, #72]	; (8008cf8 <_vfiprintf_r+0xc0c>)
 8008cb0:	9604      	str	r6, [sp, #16]
 8008cb2:	46e1      	mov	r9, ip
 8008cb4:	ea2c 76ec 	bic.w	r6, ip, ip, asr #31
 8008cb8:	9307      	str	r3, [sp, #28]
 8008cba:	e460      	b.n	800857e <_vfiprintf_r+0x492>
 8008cbc:	990e      	ldr	r1, [sp, #56]	; 0x38
 8008cbe:	4f0d      	ldr	r7, [pc, #52]	; (8008cf4 <_vfiprintf_r+0xc08>)
 8008cc0:	f101 0e01 	add.w	lr, r1, #1
 8008cc4:	e618      	b.n	80088f8 <_vfiprintf_r+0x80c>
 8008cc6:	46e1      	mov	r9, ip
 8008cc8:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
 8008ccc:	9604      	str	r6, [sp, #16]
 8008cce:	4684      	mov	ip, r0
 8008cd0:	f7ff bb3e 	b.w	8008350 <_vfiprintf_r+0x264>
 8008cd4:	4686      	mov	lr, r0
 8008cd6:	e66b      	b.n	80089b0 <_vfiprintf_r+0x8c4>
 8008cd8:	9a04      	ldr	r2, [sp, #16]
 8008cda:	f89b 3001 	ldrb.w	r3, [fp, #1]
 8008cde:	6816      	ldr	r6, [r2, #0]
 8008ce0:	3204      	adds	r2, #4
 8008ce2:	2e00      	cmp	r6, #0
 8008ce4:	9204      	str	r2, [sp, #16]
 8008ce6:	f6bf aa6a 	bge.w	80081be <_vfiprintf_r+0xd2>
 8008cea:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8008cee:	f7ff ba66 	b.w	80081be <_vfiprintf_r+0xd2>
 8008cf2:	bf00      	nop
 8008cf4:	0800a780 	.word	0x0800a780
 8008cf8:	0800a60c 	.word	0x0800a60c

08008cfc <vfiprintf>:
 8008cfc:	b430      	push	{r4, r5}
 8008cfe:	4c04      	ldr	r4, [pc, #16]	; (8008d10 <vfiprintf+0x14>)
 8008d00:	460d      	mov	r5, r1
 8008d02:	4613      	mov	r3, r2
 8008d04:	4601      	mov	r1, r0
 8008d06:	462a      	mov	r2, r5
 8008d08:	6820      	ldr	r0, [r4, #0]
 8008d0a:	bc30      	pop	{r4, r5}
 8008d0c:	f7ff b9ee 	b.w	80080ec <_vfiprintf_r>
 8008d10:	200004b0 	.word	0x200004b0

08008d14 <__sbprintf>:
 8008d14:	e92d 42f0 	stmdb	sp!, {r4, r5, r6, r7, r9, lr}
 8008d18:	460c      	mov	r4, r1
 8008d1a:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
 8008d1e:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
 8008d22:	69e7      	ldr	r7, [r4, #28]
 8008d24:	6e49      	ldr	r1, [r1, #100]	; 0x64
 8008d26:	f8b4 900e 	ldrh.w	r9, [r4, #14]
 8008d2a:	9119      	str	r1, [sp, #100]	; 0x64
 8008d2c:	ad1a      	add	r5, sp, #104	; 0x68
 8008d2e:	f44f 6680 	mov.w	r6, #1024	; 0x400
 8008d32:	f02e 0e02 	bic.w	lr, lr, #2
 8008d36:	f04f 0c00 	mov.w	ip, #0
 8008d3a:	9707      	str	r7, [sp, #28]
 8008d3c:	4669      	mov	r1, sp
 8008d3e:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8008d40:	9500      	str	r5, [sp, #0]
 8008d42:	9504      	str	r5, [sp, #16]
 8008d44:	9602      	str	r6, [sp, #8]
 8008d46:	9605      	str	r6, [sp, #20]
 8008d48:	f8ad e00c 	strh.w	lr, [sp, #12]
 8008d4c:	f8ad 900e 	strh.w	r9, [sp, #14]
 8008d50:	9709      	str	r7, [sp, #36]	; 0x24
 8008d52:	f8cd c018 	str.w	ip, [sp, #24]
 8008d56:	4606      	mov	r6, r0
 8008d58:	f7ff f9c8 	bl	80080ec <_vfiprintf_r>
 8008d5c:	1e05      	subs	r5, r0, #0
 8008d5e:	db07      	blt.n	8008d70 <__sbprintf+0x5c>
 8008d60:	4630      	mov	r0, r6
 8008d62:	4669      	mov	r1, sp
 8008d64:	f7fd f8d8 	bl	8005f18 <_fflush_r>
 8008d68:	2800      	cmp	r0, #0
 8008d6a:	bf18      	it	ne
 8008d6c:	f04f 35ff 	movne.w	r5, #4294967295	; 0xffffffff
 8008d70:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8008d74:	065b      	lsls	r3, r3, #25
 8008d76:	d503      	bpl.n	8008d80 <__sbprintf+0x6c>
 8008d78:	89a3      	ldrh	r3, [r4, #12]
 8008d7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008d7e:	81a3      	strh	r3, [r4, #12]
 8008d80:	4628      	mov	r0, r5
 8008d82:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
 8008d86:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}
 8008d8a:	bf00      	nop

08008d8c <_write_r>:
 8008d8c:	b570      	push	{r4, r5, r6, lr}
 8008d8e:	4c08      	ldr	r4, [pc, #32]	; (8008db0 <_write_r+0x24>)
 8008d90:	4606      	mov	r6, r0
 8008d92:	2500      	movs	r5, #0
 8008d94:	4608      	mov	r0, r1
 8008d96:	4611      	mov	r1, r2
 8008d98:	461a      	mov	r2, r3
 8008d9a:	6025      	str	r5, [r4, #0]
 8008d9c:	f7f7 fd94 	bl	80008c8 <_write>
 8008da0:	1c43      	adds	r3, r0, #1
 8008da2:	d000      	beq.n	8008da6 <_write_r+0x1a>
 8008da4:	bd70      	pop	{r4, r5, r6, pc}
 8008da6:	6823      	ldr	r3, [r4, #0]
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d0fb      	beq.n	8008da4 <_write_r+0x18>
 8008dac:	6033      	str	r3, [r6, #0]
 8008dae:	bd70      	pop	{r4, r5, r6, pc}
 8008db0:	2001066c 	.word	0x2001066c

08008db4 <__register_exitproc>:
 8008db4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008db8:	4c25      	ldr	r4, [pc, #148]	; (8008e50 <__register_exitproc+0x9c>)
 8008dba:	6825      	ldr	r5, [r4, #0]
 8008dbc:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
 8008dc0:	4606      	mov	r6, r0
 8008dc2:	4688      	mov	r8, r1
 8008dc4:	4692      	mov	sl, r2
 8008dc6:	4699      	mov	r9, r3
 8008dc8:	b3cc      	cbz	r4, 8008e3e <__register_exitproc+0x8a>
 8008dca:	6860      	ldr	r0, [r4, #4]
 8008dcc:	281f      	cmp	r0, #31
 8008dce:	dc18      	bgt.n	8008e02 <__register_exitproc+0x4e>
 8008dd0:	1c43      	adds	r3, r0, #1
 8008dd2:	b17e      	cbz	r6, 8008df4 <__register_exitproc+0x40>
 8008dd4:	eb04 0580 	add.w	r5, r4, r0, lsl #2
 8008dd8:	2101      	movs	r1, #1
 8008dda:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
 8008dde:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
 8008de2:	fa01 f200 	lsl.w	r2, r1, r0
 8008de6:	4317      	orrs	r7, r2
 8008de8:	2e02      	cmp	r6, #2
 8008dea:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
 8008dee:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
 8008df2:	d01e      	beq.n	8008e32 <__register_exitproc+0x7e>
 8008df4:	3002      	adds	r0, #2
 8008df6:	6063      	str	r3, [r4, #4]
 8008df8:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
 8008dfc:	2000      	movs	r0, #0
 8008dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e02:	4b14      	ldr	r3, [pc, #80]	; (8008e54 <__register_exitproc+0xa0>)
 8008e04:	b303      	cbz	r3, 8008e48 <__register_exitproc+0x94>
 8008e06:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8008e0a:	f3af 8000 	nop.w
 8008e0e:	4604      	mov	r4, r0
 8008e10:	b1d0      	cbz	r0, 8008e48 <__register_exitproc+0x94>
 8008e12:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
 8008e16:	2700      	movs	r7, #0
 8008e18:	e880 0088 	stmia.w	r0, {r3, r7}
 8008e1c:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
 8008e20:	4638      	mov	r0, r7
 8008e22:	2301      	movs	r3, #1
 8008e24:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
 8008e28:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
 8008e2c:	2e00      	cmp	r6, #0
 8008e2e:	d0e1      	beq.n	8008df4 <__register_exitproc+0x40>
 8008e30:	e7d0      	b.n	8008dd4 <__register_exitproc+0x20>
 8008e32:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
 8008e36:	430a      	orrs	r2, r1
 8008e38:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
 8008e3c:	e7da      	b.n	8008df4 <__register_exitproc+0x40>
 8008e3e:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
 8008e42:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
 8008e46:	e7c0      	b.n	8008dca <__register_exitproc+0x16>
 8008e48:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008e4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e50:	0800a5c0 	.word	0x0800a5c0
 8008e54:	00000000 	.word	0x00000000

08008e58 <_calloc_r>:
 8008e58:	b510      	push	{r4, lr}
 8008e5a:	fb02 f101 	mul.w	r1, r2, r1
 8008e5e:	f7fd fd57 	bl	8006910 <_malloc_r>
 8008e62:	4604      	mov	r4, r0
 8008e64:	b168      	cbz	r0, 8008e82 <_calloc_r+0x2a>
 8008e66:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8008e6a:	f022 0203 	bic.w	r2, r2, #3
 8008e6e:	3a04      	subs	r2, #4
 8008e70:	2a24      	cmp	r2, #36	; 0x24
 8008e72:	d818      	bhi.n	8008ea6 <_calloc_r+0x4e>
 8008e74:	2a13      	cmp	r2, #19
 8008e76:	d806      	bhi.n	8008e86 <_calloc_r+0x2e>
 8008e78:	4603      	mov	r3, r0
 8008e7a:	2200      	movs	r2, #0
 8008e7c:	601a      	str	r2, [r3, #0]
 8008e7e:	605a      	str	r2, [r3, #4]
 8008e80:	609a      	str	r2, [r3, #8]
 8008e82:	4620      	mov	r0, r4
 8008e84:	bd10      	pop	{r4, pc}
 8008e86:	2300      	movs	r3, #0
 8008e88:	2a1b      	cmp	r2, #27
 8008e8a:	6003      	str	r3, [r0, #0]
 8008e8c:	6043      	str	r3, [r0, #4]
 8008e8e:	d90f      	bls.n	8008eb0 <_calloc_r+0x58>
 8008e90:	2a24      	cmp	r2, #36	; 0x24
 8008e92:	6083      	str	r3, [r0, #8]
 8008e94:	60c3      	str	r3, [r0, #12]
 8008e96:	bf05      	ittet	eq
 8008e98:	6103      	streq	r3, [r0, #16]
 8008e9a:	6143      	streq	r3, [r0, #20]
 8008e9c:	f100 0310 	addne.w	r3, r0, #16
 8008ea0:	f100 0318 	addeq.w	r3, r0, #24
 8008ea4:	e7e9      	b.n	8008e7a <_calloc_r+0x22>
 8008ea6:	2100      	movs	r1, #0
 8008ea8:	f7fa fb92 	bl	80035d0 <memset>
 8008eac:	4620      	mov	r0, r4
 8008eae:	bd10      	pop	{r4, pc}
 8008eb0:	f100 0308 	add.w	r3, r0, #8
 8008eb4:	e7e1      	b.n	8008e7a <_calloc_r+0x22>
 8008eb6:	bf00      	nop

08008eb8 <_close_r>:
 8008eb8:	b538      	push	{r3, r4, r5, lr}
 8008eba:	4c07      	ldr	r4, [pc, #28]	; (8008ed8 <_close_r+0x20>)
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	4605      	mov	r5, r0
 8008ec0:	4608      	mov	r0, r1
 8008ec2:	6023      	str	r3, [r4, #0]
 8008ec4:	f7f7 fd08 	bl	80008d8 <_close>
 8008ec8:	1c43      	adds	r3, r0, #1
 8008eca:	d000      	beq.n	8008ece <_close_r+0x16>
 8008ecc:	bd38      	pop	{r3, r4, r5, pc}
 8008ece:	6823      	ldr	r3, [r4, #0]
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d0fb      	beq.n	8008ecc <_close_r+0x14>
 8008ed4:	602b      	str	r3, [r5, #0]
 8008ed6:	bd38      	pop	{r3, r4, r5, pc}
 8008ed8:	2001066c 	.word	0x2001066c

08008edc <_fclose_r>:
 8008edc:	2900      	cmp	r1, #0
 8008ede:	d03d      	beq.n	8008f5c <_fclose_r+0x80>
 8008ee0:	b570      	push	{r4, r5, r6, lr}
 8008ee2:	4605      	mov	r5, r0
 8008ee4:	460c      	mov	r4, r1
 8008ee6:	b108      	cbz	r0, 8008eec <_fclose_r+0x10>
 8008ee8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8008eea:	b37b      	cbz	r3, 8008f4c <_fclose_r+0x70>
 8008eec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ef0:	b90b      	cbnz	r3, 8008ef6 <_fclose_r+0x1a>
 8008ef2:	2000      	movs	r0, #0
 8008ef4:	bd70      	pop	{r4, r5, r6, pc}
 8008ef6:	4628      	mov	r0, r5
 8008ef8:	4621      	mov	r1, r4
 8008efa:	f7fc ff63 	bl	8005dc4 <__sflush_r>
 8008efe:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008f00:	4606      	mov	r6, r0
 8008f02:	b133      	cbz	r3, 8008f12 <_fclose_r+0x36>
 8008f04:	4628      	mov	r0, r5
 8008f06:	69e1      	ldr	r1, [r4, #28]
 8008f08:	4798      	blx	r3
 8008f0a:	2800      	cmp	r0, #0
 8008f0c:	bfb8      	it	lt
 8008f0e:	f04f 36ff 	movlt.w	r6, #4294967295	; 0xffffffff
 8008f12:	89a3      	ldrh	r3, [r4, #12]
 8008f14:	061b      	lsls	r3, r3, #24
 8008f16:	d41c      	bmi.n	8008f52 <_fclose_r+0x76>
 8008f18:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8008f1a:	b141      	cbz	r1, 8008f2e <_fclose_r+0x52>
 8008f1c:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8008f20:	4299      	cmp	r1, r3
 8008f22:	d002      	beq.n	8008f2a <_fclose_r+0x4e>
 8008f24:	4628      	mov	r0, r5
 8008f26:	f7fd f98d 	bl	8006244 <_free_r>
 8008f2a:	2300      	movs	r3, #0
 8008f2c:	6323      	str	r3, [r4, #48]	; 0x30
 8008f2e:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8008f30:	b121      	cbz	r1, 8008f3c <_fclose_r+0x60>
 8008f32:	4628      	mov	r0, r5
 8008f34:	f7fd f986 	bl	8006244 <_free_r>
 8008f38:	2300      	movs	r3, #0
 8008f3a:	6463      	str	r3, [r4, #68]	; 0x44
 8008f3c:	f7fd f902 	bl	8006144 <__sfp_lock_acquire>
 8008f40:	2300      	movs	r3, #0
 8008f42:	81a3      	strh	r3, [r4, #12]
 8008f44:	f7fd f900 	bl	8006148 <__sfp_lock_release>
 8008f48:	4630      	mov	r0, r6
 8008f4a:	bd70      	pop	{r4, r5, r6, pc}
 8008f4c:	f7fd f8f4 	bl	8006138 <__sinit>
 8008f50:	e7cc      	b.n	8008eec <_fclose_r+0x10>
 8008f52:	4628      	mov	r0, r5
 8008f54:	6921      	ldr	r1, [r4, #16]
 8008f56:	f7fd f975 	bl	8006244 <_free_r>
 8008f5a:	e7dd      	b.n	8008f18 <_fclose_r+0x3c>
 8008f5c:	2000      	movs	r0, #0
 8008f5e:	4770      	bx	lr

08008f60 <fclose>:
 8008f60:	4b02      	ldr	r3, [pc, #8]	; (8008f6c <fclose+0xc>)
 8008f62:	4601      	mov	r1, r0
 8008f64:	6818      	ldr	r0, [r3, #0]
 8008f66:	f7ff bfb9 	b.w	8008edc <_fclose_r>
 8008f6a:	bf00      	nop
 8008f6c:	200004b0 	.word	0x200004b0

08008f70 <__fputwc>:
 8008f70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f74:	b082      	sub	sp, #8
 8008f76:	4607      	mov	r7, r0
 8008f78:	460e      	mov	r6, r1
 8008f7a:	4614      	mov	r4, r2
 8008f7c:	f7fd fc3c 	bl	80067f8 <__locale_mb_cur_max>
 8008f80:	2801      	cmp	r0, #1
 8008f82:	d041      	beq.n	8009008 <__fputwc+0x98>
 8008f84:	4638      	mov	r0, r7
 8008f86:	a901      	add	r1, sp, #4
 8008f88:	4632      	mov	r2, r6
 8008f8a:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 8008f8e:	f000 f969 	bl	8009264 <_wcrtomb_r>
 8008f92:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8008f96:	4680      	mov	r8, r0
 8008f98:	d02f      	beq.n	8008ffa <__fputwc+0x8a>
 8008f9a:	2800      	cmp	r0, #0
 8008f9c:	d03c      	beq.n	8009018 <__fputwc+0xa8>
 8008f9e:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8008fa2:	2500      	movs	r5, #0
 8008fa4:	e009      	b.n	8008fba <__fputwc+0x4a>
 8008fa6:	6823      	ldr	r3, [r4, #0]
 8008fa8:	7019      	strb	r1, [r3, #0]
 8008faa:	6823      	ldr	r3, [r4, #0]
 8008fac:	3301      	adds	r3, #1
 8008fae:	6023      	str	r3, [r4, #0]
 8008fb0:	3501      	adds	r5, #1
 8008fb2:	45a8      	cmp	r8, r5
 8008fb4:	d930      	bls.n	8009018 <__fputwc+0xa8>
 8008fb6:	ab01      	add	r3, sp, #4
 8008fb8:	5d59      	ldrb	r1, [r3, r5]
 8008fba:	68a3      	ldr	r3, [r4, #8]
 8008fbc:	3b01      	subs	r3, #1
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	60a3      	str	r3, [r4, #8]
 8008fc2:	daf0      	bge.n	8008fa6 <__fputwc+0x36>
 8008fc4:	69a2      	ldr	r2, [r4, #24]
 8008fc6:	4293      	cmp	r3, r2
 8008fc8:	db07      	blt.n	8008fda <__fputwc+0x6a>
 8008fca:	6823      	ldr	r3, [r4, #0]
 8008fcc:	7019      	strb	r1, [r3, #0]
 8008fce:	6823      	ldr	r3, [r4, #0]
 8008fd0:	7819      	ldrb	r1, [r3, #0]
 8008fd2:	290a      	cmp	r1, #10
 8008fd4:	f103 0301 	add.w	r3, r3, #1
 8008fd8:	d1e9      	bne.n	8008fae <__fputwc+0x3e>
 8008fda:	4638      	mov	r0, r7
 8008fdc:	4622      	mov	r2, r4
 8008fde:	f000 f8e5 	bl	80091ac <__swbuf_r>
 8008fe2:	f1a0 30ff 	sub.w	r0, r0, #4294967295	; 0xffffffff
 8008fe6:	fab0 f080 	clz	r0, r0
 8008fea:	0940      	lsrs	r0, r0, #5
 8008fec:	2800      	cmp	r0, #0
 8008fee:	d0df      	beq.n	8008fb0 <__fputwc+0x40>
 8008ff0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008ff4:	b002      	add	sp, #8
 8008ff6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ffa:	89a3      	ldrh	r3, [r4, #12]
 8008ffc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009000:	81a3      	strh	r3, [r4, #12]
 8009002:	b002      	add	sp, #8
 8009004:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009008:	1e73      	subs	r3, r6, #1
 800900a:	2bfe      	cmp	r3, #254	; 0xfe
 800900c:	d8ba      	bhi.n	8008f84 <__fputwc+0x14>
 800900e:	b2f1      	uxtb	r1, r6
 8009010:	4680      	mov	r8, r0
 8009012:	f88d 1004 	strb.w	r1, [sp, #4]
 8009016:	e7c4      	b.n	8008fa2 <__fputwc+0x32>
 8009018:	4630      	mov	r0, r6
 800901a:	b002      	add	sp, #8
 800901c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08009020 <_fputwc_r>:
 8009020:	8993      	ldrh	r3, [r2, #12]
 8009022:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8009026:	d10b      	bne.n	8009040 <_fputwc_r+0x20>
 8009028:	b410      	push	{r4}
 800902a:	6e54      	ldr	r4, [r2, #100]	; 0x64
 800902c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009030:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
 8009034:	6654      	str	r4, [r2, #100]	; 0x64
 8009036:	8193      	strh	r3, [r2, #12]
 8009038:	f85d 4b04 	ldr.w	r4, [sp], #4
 800903c:	f7ff bf98 	b.w	8008f70 <__fputwc>
 8009040:	f7ff bf96 	b.w	8008f70 <__fputwc>

08009044 <fputwc>:
 8009044:	4b08      	ldr	r3, [pc, #32]	; (8009068 <fputwc+0x24>)
 8009046:	b570      	push	{r4, r5, r6, lr}
 8009048:	681c      	ldr	r4, [r3, #0]
 800904a:	4606      	mov	r6, r0
 800904c:	460d      	mov	r5, r1
 800904e:	b124      	cbz	r4, 800905a <fputwc+0x16>
 8009050:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009052:	b913      	cbnz	r3, 800905a <fputwc+0x16>
 8009054:	4620      	mov	r0, r4
 8009056:	f7fd f86f 	bl	8006138 <__sinit>
 800905a:	4620      	mov	r0, r4
 800905c:	4631      	mov	r1, r6
 800905e:	462a      	mov	r2, r5
 8009060:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009064:	f7ff bfdc 	b.w	8009020 <_fputwc_r>
 8009068:	200004b0 	.word	0x200004b0

0800906c <_fstat_r>:
 800906c:	b538      	push	{r3, r4, r5, lr}
 800906e:	4c08      	ldr	r4, [pc, #32]	; (8009090 <_fstat_r+0x24>)
 8009070:	2300      	movs	r3, #0
 8009072:	4605      	mov	r5, r0
 8009074:	4608      	mov	r0, r1
 8009076:	4611      	mov	r1, r2
 8009078:	6023      	str	r3, [r4, #0]
 800907a:	f7f7 fc31 	bl	80008e0 <_fstat>
 800907e:	1c43      	adds	r3, r0, #1
 8009080:	d000      	beq.n	8009084 <_fstat_r+0x18>
 8009082:	bd38      	pop	{r3, r4, r5, pc}
 8009084:	6823      	ldr	r3, [r4, #0]
 8009086:	2b00      	cmp	r3, #0
 8009088:	d0fb      	beq.n	8009082 <_fstat_r+0x16>
 800908a:	602b      	str	r3, [r5, #0]
 800908c:	bd38      	pop	{r3, r4, r5, pc}
 800908e:	bf00      	nop
 8009090:	2001066c 	.word	0x2001066c

08009094 <_isatty_r>:
 8009094:	b538      	push	{r3, r4, r5, lr}
 8009096:	4c07      	ldr	r4, [pc, #28]	; (80090b4 <_isatty_r+0x20>)
 8009098:	2300      	movs	r3, #0
 800909a:	4605      	mov	r5, r0
 800909c:	4608      	mov	r0, r1
 800909e:	6023      	str	r3, [r4, #0]
 80090a0:	f7f7 fc24 	bl	80008ec <_isatty>
 80090a4:	1c43      	adds	r3, r0, #1
 80090a6:	d000      	beq.n	80090aa <_isatty_r+0x16>
 80090a8:	bd38      	pop	{r3, r4, r5, pc}
 80090aa:	6823      	ldr	r3, [r4, #0]
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d0fb      	beq.n	80090a8 <_isatty_r+0x14>
 80090b0:	602b      	str	r3, [r5, #0]
 80090b2:	bd38      	pop	{r3, r4, r5, pc}
 80090b4:	2001066c 	.word	0x2001066c

080090b8 <_lseek_r>:
 80090b8:	b570      	push	{r4, r5, r6, lr}
 80090ba:	4c08      	ldr	r4, [pc, #32]	; (80090dc <_lseek_r+0x24>)
 80090bc:	4606      	mov	r6, r0
 80090be:	2500      	movs	r5, #0
 80090c0:	4608      	mov	r0, r1
 80090c2:	4611      	mov	r1, r2
 80090c4:	461a      	mov	r2, r3
 80090c6:	6025      	str	r5, [r4, #0]
 80090c8:	f7f7 fc12 	bl	80008f0 <_lseek>
 80090cc:	1c43      	adds	r3, r0, #1
 80090ce:	d000      	beq.n	80090d2 <_lseek_r+0x1a>
 80090d0:	bd70      	pop	{r4, r5, r6, pc}
 80090d2:	6823      	ldr	r3, [r4, #0]
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d0fb      	beq.n	80090d0 <_lseek_r+0x18>
 80090d8:	6033      	str	r3, [r6, #0]
 80090da:	bd70      	pop	{r4, r5, r6, pc}
 80090dc:	2001066c 	.word	0x2001066c

080090e0 <_read_r>:
 80090e0:	b570      	push	{r4, r5, r6, lr}
 80090e2:	4c08      	ldr	r4, [pc, #32]	; (8009104 <_read_r+0x24>)
 80090e4:	4606      	mov	r6, r0
 80090e6:	2500      	movs	r5, #0
 80090e8:	4608      	mov	r0, r1
 80090ea:	4611      	mov	r1, r2
 80090ec:	461a      	mov	r2, r3
 80090ee:	6025      	str	r5, [r4, #0]
 80090f0:	f7f7 fc00 	bl	80008f4 <_read>
 80090f4:	1c43      	adds	r3, r0, #1
 80090f6:	d000      	beq.n	80090fa <_read_r+0x1a>
 80090f8:	bd70      	pop	{r4, r5, r6, pc}
 80090fa:	6823      	ldr	r3, [r4, #0]
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d0fb      	beq.n	80090f8 <_read_r+0x18>
 8009100:	6033      	str	r3, [r6, #0]
 8009102:	bd70      	pop	{r4, r5, r6, pc}
 8009104:	2001066c 	.word	0x2001066c

08009108 <cleanup_glue>:
 8009108:	b538      	push	{r3, r4, r5, lr}
 800910a:	460c      	mov	r4, r1
 800910c:	6809      	ldr	r1, [r1, #0]
 800910e:	4605      	mov	r5, r0
 8009110:	b109      	cbz	r1, 8009116 <cleanup_glue+0xe>
 8009112:	f7ff fff9 	bl	8009108 <cleanup_glue>
 8009116:	4628      	mov	r0, r5
 8009118:	4621      	mov	r1, r4
 800911a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800911e:	f7fd b891 	b.w	8006244 <_free_r>
 8009122:	bf00      	nop

08009124 <_reclaim_reent>:
 8009124:	4b20      	ldr	r3, [pc, #128]	; (80091a8 <_reclaim_reent+0x84>)
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	4298      	cmp	r0, r3
 800912a:	d03c      	beq.n	80091a6 <_reclaim_reent+0x82>
 800912c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800912e:	b570      	push	{r4, r5, r6, lr}
 8009130:	4605      	mov	r5, r0
 8009132:	b18b      	cbz	r3, 8009158 <_reclaim_reent+0x34>
 8009134:	2600      	movs	r6, #0
 8009136:	5999      	ldr	r1, [r3, r6]
 8009138:	b139      	cbz	r1, 800914a <_reclaim_reent+0x26>
 800913a:	680c      	ldr	r4, [r1, #0]
 800913c:	4628      	mov	r0, r5
 800913e:	f7fd f881 	bl	8006244 <_free_r>
 8009142:	4621      	mov	r1, r4
 8009144:	2c00      	cmp	r4, #0
 8009146:	d1f8      	bne.n	800913a <_reclaim_reent+0x16>
 8009148:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 800914a:	3604      	adds	r6, #4
 800914c:	2e80      	cmp	r6, #128	; 0x80
 800914e:	d1f2      	bne.n	8009136 <_reclaim_reent+0x12>
 8009150:	4619      	mov	r1, r3
 8009152:	4628      	mov	r0, r5
 8009154:	f7fd f876 	bl	8006244 <_free_r>
 8009158:	6c29      	ldr	r1, [r5, #64]	; 0x40
 800915a:	b111      	cbz	r1, 8009162 <_reclaim_reent+0x3e>
 800915c:	4628      	mov	r0, r5
 800915e:	f7fd f871 	bl	8006244 <_free_r>
 8009162:	f8d5 1148 	ldr.w	r1, [r5, #328]	; 0x148
 8009166:	b151      	cbz	r1, 800917e <_reclaim_reent+0x5a>
 8009168:	f505 76a6 	add.w	r6, r5, #332	; 0x14c
 800916c:	42b1      	cmp	r1, r6
 800916e:	d006      	beq.n	800917e <_reclaim_reent+0x5a>
 8009170:	680c      	ldr	r4, [r1, #0]
 8009172:	4628      	mov	r0, r5
 8009174:	f7fd f866 	bl	8006244 <_free_r>
 8009178:	42a6      	cmp	r6, r4
 800917a:	4621      	mov	r1, r4
 800917c:	d1f8      	bne.n	8009170 <_reclaim_reent+0x4c>
 800917e:	6d69      	ldr	r1, [r5, #84]	; 0x54
 8009180:	b111      	cbz	r1, 8009188 <_reclaim_reent+0x64>
 8009182:	4628      	mov	r0, r5
 8009184:	f7fd f85e 	bl	8006244 <_free_r>
 8009188:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800918a:	b903      	cbnz	r3, 800918e <_reclaim_reent+0x6a>
 800918c:	bd70      	pop	{r4, r5, r6, pc}
 800918e:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8009190:	4628      	mov	r0, r5
 8009192:	4798      	blx	r3
 8009194:	f8d5 12e0 	ldr.w	r1, [r5, #736]	; 0x2e0
 8009198:	2900      	cmp	r1, #0
 800919a:	d0f7      	beq.n	800918c <_reclaim_reent+0x68>
 800919c:	4628      	mov	r0, r5
 800919e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80091a2:	f7ff bfb1 	b.w	8009108 <cleanup_glue>
 80091a6:	4770      	bx	lr
 80091a8:	200004b0 	.word	0x200004b0

080091ac <__swbuf_r>:
 80091ac:	b570      	push	{r4, r5, r6, lr}
 80091ae:	460d      	mov	r5, r1
 80091b0:	4614      	mov	r4, r2
 80091b2:	4606      	mov	r6, r0
 80091b4:	b110      	cbz	r0, 80091bc <__swbuf_r+0x10>
 80091b6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d048      	beq.n	800924e <__swbuf_r+0xa2>
 80091bc:	89a2      	ldrh	r2, [r4, #12]
 80091be:	69a3      	ldr	r3, [r4, #24]
 80091c0:	60a3      	str	r3, [r4, #8]
 80091c2:	b291      	uxth	r1, r2
 80091c4:	0708      	lsls	r0, r1, #28
 80091c6:	d538      	bpl.n	800923a <__swbuf_r+0x8e>
 80091c8:	6923      	ldr	r3, [r4, #16]
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d035      	beq.n	800923a <__swbuf_r+0x8e>
 80091ce:	0489      	lsls	r1, r1, #18
 80091d0:	b2ed      	uxtb	r5, r5
 80091d2:	d515      	bpl.n	8009200 <__swbuf_r+0x54>
 80091d4:	6822      	ldr	r2, [r4, #0]
 80091d6:	6961      	ldr	r1, [r4, #20]
 80091d8:	1ad3      	subs	r3, r2, r3
 80091da:	428b      	cmp	r3, r1
 80091dc:	da1c      	bge.n	8009218 <__swbuf_r+0x6c>
 80091de:	3301      	adds	r3, #1
 80091e0:	68a1      	ldr	r1, [r4, #8]
 80091e2:	1c50      	adds	r0, r2, #1
 80091e4:	3901      	subs	r1, #1
 80091e6:	60a1      	str	r1, [r4, #8]
 80091e8:	6020      	str	r0, [r4, #0]
 80091ea:	7015      	strb	r5, [r2, #0]
 80091ec:	6962      	ldr	r2, [r4, #20]
 80091ee:	429a      	cmp	r2, r3
 80091f0:	d01a      	beq.n	8009228 <__swbuf_r+0x7c>
 80091f2:	89a3      	ldrh	r3, [r4, #12]
 80091f4:	07db      	lsls	r3, r3, #31
 80091f6:	d501      	bpl.n	80091fc <__swbuf_r+0x50>
 80091f8:	2d0a      	cmp	r5, #10
 80091fa:	d015      	beq.n	8009228 <__swbuf_r+0x7c>
 80091fc:	4628      	mov	r0, r5
 80091fe:	bd70      	pop	{r4, r5, r6, pc}
 8009200:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8009202:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009206:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
 800920a:	81a2      	strh	r2, [r4, #12]
 800920c:	6822      	ldr	r2, [r4, #0]
 800920e:	6661      	str	r1, [r4, #100]	; 0x64
 8009210:	6961      	ldr	r1, [r4, #20]
 8009212:	1ad3      	subs	r3, r2, r3
 8009214:	428b      	cmp	r3, r1
 8009216:	dbe2      	blt.n	80091de <__swbuf_r+0x32>
 8009218:	4630      	mov	r0, r6
 800921a:	4621      	mov	r1, r4
 800921c:	f7fc fe7c 	bl	8005f18 <_fflush_r>
 8009220:	b940      	cbnz	r0, 8009234 <__swbuf_r+0x88>
 8009222:	6822      	ldr	r2, [r4, #0]
 8009224:	2301      	movs	r3, #1
 8009226:	e7db      	b.n	80091e0 <__swbuf_r+0x34>
 8009228:	4630      	mov	r0, r6
 800922a:	4621      	mov	r1, r4
 800922c:	f7fc fe74 	bl	8005f18 <_fflush_r>
 8009230:	2800      	cmp	r0, #0
 8009232:	d0e3      	beq.n	80091fc <__swbuf_r+0x50>
 8009234:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009238:	bd70      	pop	{r4, r5, r6, pc}
 800923a:	4630      	mov	r0, r6
 800923c:	4621      	mov	r1, r4
 800923e:	f7fb fcfd 	bl	8004c3c <__swsetup_r>
 8009242:	2800      	cmp	r0, #0
 8009244:	d1f6      	bne.n	8009234 <__swbuf_r+0x88>
 8009246:	89a2      	ldrh	r2, [r4, #12]
 8009248:	6923      	ldr	r3, [r4, #16]
 800924a:	b291      	uxth	r1, r2
 800924c:	e7bf      	b.n	80091ce <__swbuf_r+0x22>
 800924e:	f7fc ff73 	bl	8006138 <__sinit>
 8009252:	e7b3      	b.n	80091bc <__swbuf_r+0x10>

08009254 <__swbuf>:
 8009254:	4b02      	ldr	r3, [pc, #8]	; (8009260 <__swbuf+0xc>)
 8009256:	460a      	mov	r2, r1
 8009258:	4601      	mov	r1, r0
 800925a:	6818      	ldr	r0, [r3, #0]
 800925c:	f7ff bfa6 	b.w	80091ac <__swbuf_r>
 8009260:	200004b0 	.word	0x200004b0

08009264 <_wcrtomb_r>:
 8009264:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009268:	4605      	mov	r5, r0
 800926a:	b086      	sub	sp, #24
 800926c:	461e      	mov	r6, r3
 800926e:	460c      	mov	r4, r1
 8009270:	b1a1      	cbz	r1, 800929c <_wcrtomb_r+0x38>
 8009272:	4b10      	ldr	r3, [pc, #64]	; (80092b4 <_wcrtomb_r+0x50>)
 8009274:	4617      	mov	r7, r2
 8009276:	f8d3 8000 	ldr.w	r8, [r3]
 800927a:	f7fd fab9 	bl	80067f0 <__locale_charset>
 800927e:	9600      	str	r6, [sp, #0]
 8009280:	4603      	mov	r3, r0
 8009282:	4621      	mov	r1, r4
 8009284:	463a      	mov	r2, r7
 8009286:	4628      	mov	r0, r5
 8009288:	47c0      	blx	r8
 800928a:	1c43      	adds	r3, r0, #1
 800928c:	d103      	bne.n	8009296 <_wcrtomb_r+0x32>
 800928e:	2200      	movs	r2, #0
 8009290:	238a      	movs	r3, #138	; 0x8a
 8009292:	6032      	str	r2, [r6, #0]
 8009294:	602b      	str	r3, [r5, #0]
 8009296:	b006      	add	sp, #24
 8009298:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800929c:	4b05      	ldr	r3, [pc, #20]	; (80092b4 <_wcrtomb_r+0x50>)
 800929e:	681f      	ldr	r7, [r3, #0]
 80092a0:	f7fd faa6 	bl	80067f0 <__locale_charset>
 80092a4:	9600      	str	r6, [sp, #0]
 80092a6:	4603      	mov	r3, r0
 80092a8:	4622      	mov	r2, r4
 80092aa:	4628      	mov	r0, r5
 80092ac:	a903      	add	r1, sp, #12
 80092ae:	47b8      	blx	r7
 80092b0:	e7eb      	b.n	800928a <_wcrtomb_r+0x26>
 80092b2:	bf00      	nop
 80092b4:	20000940 	.word	0x20000940

080092b8 <wcrtomb>:
 80092b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092bc:	4b12      	ldr	r3, [pc, #72]	; (8009308 <wcrtomb+0x50>)
 80092be:	b086      	sub	sp, #24
 80092c0:	4616      	mov	r6, r2
 80092c2:	681d      	ldr	r5, [r3, #0]
 80092c4:	4604      	mov	r4, r0
 80092c6:	b1a0      	cbz	r0, 80092f2 <wcrtomb+0x3a>
 80092c8:	4b10      	ldr	r3, [pc, #64]	; (800930c <wcrtomb+0x54>)
 80092ca:	460f      	mov	r7, r1
 80092cc:	f8d3 8000 	ldr.w	r8, [r3]
 80092d0:	f7fd fa8e 	bl	80067f0 <__locale_charset>
 80092d4:	9600      	str	r6, [sp, #0]
 80092d6:	4603      	mov	r3, r0
 80092d8:	4621      	mov	r1, r4
 80092da:	463a      	mov	r2, r7
 80092dc:	4628      	mov	r0, r5
 80092de:	47c0      	blx	r8
 80092e0:	1c43      	adds	r3, r0, #1
 80092e2:	d103      	bne.n	80092ec <wcrtomb+0x34>
 80092e4:	2200      	movs	r2, #0
 80092e6:	238a      	movs	r3, #138	; 0x8a
 80092e8:	6032      	str	r2, [r6, #0]
 80092ea:	602b      	str	r3, [r5, #0]
 80092ec:	b006      	add	sp, #24
 80092ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80092f2:	4b06      	ldr	r3, [pc, #24]	; (800930c <wcrtomb+0x54>)
 80092f4:	681f      	ldr	r7, [r3, #0]
 80092f6:	f7fd fa7b 	bl	80067f0 <__locale_charset>
 80092fa:	9600      	str	r6, [sp, #0]
 80092fc:	4603      	mov	r3, r0
 80092fe:	4622      	mov	r2, r4
 8009300:	4628      	mov	r0, r5
 8009302:	a903      	add	r1, sp, #12
 8009304:	47b8      	blx	r7
 8009306:	e7eb      	b.n	80092e0 <wcrtomb+0x28>
 8009308:	200004b0 	.word	0x200004b0
 800930c:	20000940 	.word	0x20000940

08009310 <__ascii_wctomb>:
 8009310:	b121      	cbz	r1, 800931c <__ascii_wctomb+0xc>
 8009312:	2aff      	cmp	r2, #255	; 0xff
 8009314:	d804      	bhi.n	8009320 <__ascii_wctomb+0x10>
 8009316:	700a      	strb	r2, [r1, #0]
 8009318:	2001      	movs	r0, #1
 800931a:	4770      	bx	lr
 800931c:	4608      	mov	r0, r1
 800931e:	4770      	bx	lr
 8009320:	238a      	movs	r3, #138	; 0x8a
 8009322:	6003      	str	r3, [r0, #0]
 8009324:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009328:	4770      	bx	lr
 800932a:	bf00      	nop

0800932c <_wctomb_r>:
 800932c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009330:	4c09      	ldr	r4, [pc, #36]	; (8009358 <_wctomb_r+0x2c>)
 8009332:	b082      	sub	sp, #8
 8009334:	4698      	mov	r8, r3
 8009336:	4605      	mov	r5, r0
 8009338:	460f      	mov	r7, r1
 800933a:	4616      	mov	r6, r2
 800933c:	6824      	ldr	r4, [r4, #0]
 800933e:	f7fd fa57 	bl	80067f0 <__locale_charset>
 8009342:	f8cd 8000 	str.w	r8, [sp]
 8009346:	4603      	mov	r3, r0
 8009348:	4639      	mov	r1, r7
 800934a:	4632      	mov	r2, r6
 800934c:	4628      	mov	r0, r5
 800934e:	47a0      	blx	r4
 8009350:	b002      	add	sp, #8
 8009352:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009356:	bf00      	nop
 8009358:	20000940 	.word	0x20000940

0800935c <__aeabi_drsub>:
 800935c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8009360:	e002      	b.n	8009368 <__adddf3>
 8009362:	bf00      	nop

08009364 <__aeabi_dsub>:
 8009364:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08009368 <__adddf3>:
 8009368:	b530      	push	{r4, r5, lr}
 800936a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800936e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8009372:	ea94 0f05 	teq	r4, r5
 8009376:	bf08      	it	eq
 8009378:	ea90 0f02 	teqeq	r0, r2
 800937c:	bf1f      	itttt	ne
 800937e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8009382:	ea55 0c02 	orrsne.w	ip, r5, r2
 8009386:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800938a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800938e:	f000 80e2 	beq.w	8009556 <__adddf3+0x1ee>
 8009392:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8009396:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800939a:	bfb8      	it	lt
 800939c:	426d      	neglt	r5, r5
 800939e:	dd0c      	ble.n	80093ba <__adddf3+0x52>
 80093a0:	442c      	add	r4, r5
 80093a2:	ea80 0202 	eor.w	r2, r0, r2
 80093a6:	ea81 0303 	eor.w	r3, r1, r3
 80093aa:	ea82 0000 	eor.w	r0, r2, r0
 80093ae:	ea83 0101 	eor.w	r1, r3, r1
 80093b2:	ea80 0202 	eor.w	r2, r0, r2
 80093b6:	ea81 0303 	eor.w	r3, r1, r3
 80093ba:	2d36      	cmp	r5, #54	; 0x36
 80093bc:	bf88      	it	hi
 80093be:	bd30      	pophi	{r4, r5, pc}
 80093c0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80093c4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80093c8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80093cc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80093d0:	d002      	beq.n	80093d8 <__adddf3+0x70>
 80093d2:	4240      	negs	r0, r0
 80093d4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80093d8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80093dc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80093e0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80093e4:	d002      	beq.n	80093ec <__adddf3+0x84>
 80093e6:	4252      	negs	r2, r2
 80093e8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80093ec:	ea94 0f05 	teq	r4, r5
 80093f0:	f000 80a7 	beq.w	8009542 <__adddf3+0x1da>
 80093f4:	f1a4 0401 	sub.w	r4, r4, #1
 80093f8:	f1d5 0e20 	rsbs	lr, r5, #32
 80093fc:	db0d      	blt.n	800941a <__adddf3+0xb2>
 80093fe:	fa02 fc0e 	lsl.w	ip, r2, lr
 8009402:	fa22 f205 	lsr.w	r2, r2, r5
 8009406:	1880      	adds	r0, r0, r2
 8009408:	f141 0100 	adc.w	r1, r1, #0
 800940c:	fa03 f20e 	lsl.w	r2, r3, lr
 8009410:	1880      	adds	r0, r0, r2
 8009412:	fa43 f305 	asr.w	r3, r3, r5
 8009416:	4159      	adcs	r1, r3
 8009418:	e00e      	b.n	8009438 <__adddf3+0xd0>
 800941a:	f1a5 0520 	sub.w	r5, r5, #32
 800941e:	f10e 0e20 	add.w	lr, lr, #32
 8009422:	2a01      	cmp	r2, #1
 8009424:	fa03 fc0e 	lsl.w	ip, r3, lr
 8009428:	bf28      	it	cs
 800942a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800942e:	fa43 f305 	asr.w	r3, r3, r5
 8009432:	18c0      	adds	r0, r0, r3
 8009434:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8009438:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800943c:	d507      	bpl.n	800944e <__adddf3+0xe6>
 800943e:	f04f 0e00 	mov.w	lr, #0
 8009442:	f1dc 0c00 	rsbs	ip, ip, #0
 8009446:	eb7e 0000 	sbcs.w	r0, lr, r0
 800944a:	eb6e 0101 	sbc.w	r1, lr, r1
 800944e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8009452:	d31b      	bcc.n	800948c <__adddf3+0x124>
 8009454:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8009458:	d30c      	bcc.n	8009474 <__adddf3+0x10c>
 800945a:	0849      	lsrs	r1, r1, #1
 800945c:	ea5f 0030 	movs.w	r0, r0, rrx
 8009460:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8009464:	f104 0401 	add.w	r4, r4, #1
 8009468:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800946c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8009470:	f080 809a 	bcs.w	80095a8 <__adddf3+0x240>
 8009474:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8009478:	bf08      	it	eq
 800947a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800947e:	f150 0000 	adcs.w	r0, r0, #0
 8009482:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8009486:	ea41 0105 	orr.w	r1, r1, r5
 800948a:	bd30      	pop	{r4, r5, pc}
 800948c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8009490:	4140      	adcs	r0, r0
 8009492:	eb41 0101 	adc.w	r1, r1, r1
 8009496:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800949a:	f1a4 0401 	sub.w	r4, r4, #1
 800949e:	d1e9      	bne.n	8009474 <__adddf3+0x10c>
 80094a0:	f091 0f00 	teq	r1, #0
 80094a4:	bf04      	itt	eq
 80094a6:	4601      	moveq	r1, r0
 80094a8:	2000      	moveq	r0, #0
 80094aa:	fab1 f381 	clz	r3, r1
 80094ae:	bf08      	it	eq
 80094b0:	3320      	addeq	r3, #32
 80094b2:	f1a3 030b 	sub.w	r3, r3, #11
 80094b6:	f1b3 0220 	subs.w	r2, r3, #32
 80094ba:	da0c      	bge.n	80094d6 <__adddf3+0x16e>
 80094bc:	320c      	adds	r2, #12
 80094be:	dd08      	ble.n	80094d2 <__adddf3+0x16a>
 80094c0:	f102 0c14 	add.w	ip, r2, #20
 80094c4:	f1c2 020c 	rsb	r2, r2, #12
 80094c8:	fa01 f00c 	lsl.w	r0, r1, ip
 80094cc:	fa21 f102 	lsr.w	r1, r1, r2
 80094d0:	e00c      	b.n	80094ec <__adddf3+0x184>
 80094d2:	f102 0214 	add.w	r2, r2, #20
 80094d6:	bfd8      	it	le
 80094d8:	f1c2 0c20 	rsble	ip, r2, #32
 80094dc:	fa01 f102 	lsl.w	r1, r1, r2
 80094e0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80094e4:	bfdc      	itt	le
 80094e6:	ea41 010c 	orrle.w	r1, r1, ip
 80094ea:	4090      	lslle	r0, r2
 80094ec:	1ae4      	subs	r4, r4, r3
 80094ee:	bfa2      	ittt	ge
 80094f0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80094f4:	4329      	orrge	r1, r5
 80094f6:	bd30      	popge	{r4, r5, pc}
 80094f8:	ea6f 0404 	mvn.w	r4, r4
 80094fc:	3c1f      	subs	r4, #31
 80094fe:	da1c      	bge.n	800953a <__adddf3+0x1d2>
 8009500:	340c      	adds	r4, #12
 8009502:	dc0e      	bgt.n	8009522 <__adddf3+0x1ba>
 8009504:	f104 0414 	add.w	r4, r4, #20
 8009508:	f1c4 0220 	rsb	r2, r4, #32
 800950c:	fa20 f004 	lsr.w	r0, r0, r4
 8009510:	fa01 f302 	lsl.w	r3, r1, r2
 8009514:	ea40 0003 	orr.w	r0, r0, r3
 8009518:	fa21 f304 	lsr.w	r3, r1, r4
 800951c:	ea45 0103 	orr.w	r1, r5, r3
 8009520:	bd30      	pop	{r4, r5, pc}
 8009522:	f1c4 040c 	rsb	r4, r4, #12
 8009526:	f1c4 0220 	rsb	r2, r4, #32
 800952a:	fa20 f002 	lsr.w	r0, r0, r2
 800952e:	fa01 f304 	lsl.w	r3, r1, r4
 8009532:	ea40 0003 	orr.w	r0, r0, r3
 8009536:	4629      	mov	r1, r5
 8009538:	bd30      	pop	{r4, r5, pc}
 800953a:	fa21 f004 	lsr.w	r0, r1, r4
 800953e:	4629      	mov	r1, r5
 8009540:	bd30      	pop	{r4, r5, pc}
 8009542:	f094 0f00 	teq	r4, #0
 8009546:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800954a:	bf06      	itte	eq
 800954c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8009550:	3401      	addeq	r4, #1
 8009552:	3d01      	subne	r5, #1
 8009554:	e74e      	b.n	80093f4 <__adddf3+0x8c>
 8009556:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800955a:	bf18      	it	ne
 800955c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8009560:	d029      	beq.n	80095b6 <__adddf3+0x24e>
 8009562:	ea94 0f05 	teq	r4, r5
 8009566:	bf08      	it	eq
 8009568:	ea90 0f02 	teqeq	r0, r2
 800956c:	d005      	beq.n	800957a <__adddf3+0x212>
 800956e:	ea54 0c00 	orrs.w	ip, r4, r0
 8009572:	bf04      	itt	eq
 8009574:	4619      	moveq	r1, r3
 8009576:	4610      	moveq	r0, r2
 8009578:	bd30      	pop	{r4, r5, pc}
 800957a:	ea91 0f03 	teq	r1, r3
 800957e:	bf1e      	ittt	ne
 8009580:	2100      	movne	r1, #0
 8009582:	2000      	movne	r0, #0
 8009584:	bd30      	popne	{r4, r5, pc}
 8009586:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800958a:	d105      	bne.n	8009598 <__adddf3+0x230>
 800958c:	0040      	lsls	r0, r0, #1
 800958e:	4149      	adcs	r1, r1
 8009590:	bf28      	it	cs
 8009592:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8009596:	bd30      	pop	{r4, r5, pc}
 8009598:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800959c:	bf3c      	itt	cc
 800959e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80095a2:	bd30      	popcc	{r4, r5, pc}
 80095a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80095a8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80095ac:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80095b0:	f04f 0000 	mov.w	r0, #0
 80095b4:	bd30      	pop	{r4, r5, pc}
 80095b6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80095ba:	bf1a      	itte	ne
 80095bc:	4619      	movne	r1, r3
 80095be:	4610      	movne	r0, r2
 80095c0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80095c4:	bf1c      	itt	ne
 80095c6:	460b      	movne	r3, r1
 80095c8:	4602      	movne	r2, r0
 80095ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80095ce:	bf06      	itte	eq
 80095d0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80095d4:	ea91 0f03 	teqeq	r1, r3
 80095d8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80095dc:	bd30      	pop	{r4, r5, pc}
 80095de:	bf00      	nop

080095e0 <__aeabi_ui2d>:
 80095e0:	f090 0f00 	teq	r0, #0
 80095e4:	bf04      	itt	eq
 80095e6:	2100      	moveq	r1, #0
 80095e8:	4770      	bxeq	lr
 80095ea:	b530      	push	{r4, r5, lr}
 80095ec:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80095f0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80095f4:	f04f 0500 	mov.w	r5, #0
 80095f8:	f04f 0100 	mov.w	r1, #0
 80095fc:	e750      	b.n	80094a0 <__adddf3+0x138>
 80095fe:	bf00      	nop

08009600 <__aeabi_i2d>:
 8009600:	f090 0f00 	teq	r0, #0
 8009604:	bf04      	itt	eq
 8009606:	2100      	moveq	r1, #0
 8009608:	4770      	bxeq	lr
 800960a:	b530      	push	{r4, r5, lr}
 800960c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8009610:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8009614:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8009618:	bf48      	it	mi
 800961a:	4240      	negmi	r0, r0
 800961c:	f04f 0100 	mov.w	r1, #0
 8009620:	e73e      	b.n	80094a0 <__adddf3+0x138>
 8009622:	bf00      	nop

08009624 <__aeabi_f2d>:
 8009624:	0042      	lsls	r2, r0, #1
 8009626:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800962a:	ea4f 0131 	mov.w	r1, r1, rrx
 800962e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8009632:	bf1f      	itttt	ne
 8009634:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8009638:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800963c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8009640:	4770      	bxne	lr
 8009642:	f092 0f00 	teq	r2, #0
 8009646:	bf14      	ite	ne
 8009648:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800964c:	4770      	bxeq	lr
 800964e:	b530      	push	{r4, r5, lr}
 8009650:	f44f 7460 	mov.w	r4, #896	; 0x380
 8009654:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8009658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800965c:	e720      	b.n	80094a0 <__adddf3+0x138>
 800965e:	bf00      	nop

08009660 <__aeabi_ul2d>:
 8009660:	ea50 0201 	orrs.w	r2, r0, r1
 8009664:	bf08      	it	eq
 8009666:	4770      	bxeq	lr
 8009668:	b530      	push	{r4, r5, lr}
 800966a:	f04f 0500 	mov.w	r5, #0
 800966e:	e00a      	b.n	8009686 <__aeabi_l2d+0x16>

08009670 <__aeabi_l2d>:
 8009670:	ea50 0201 	orrs.w	r2, r0, r1
 8009674:	bf08      	it	eq
 8009676:	4770      	bxeq	lr
 8009678:	b530      	push	{r4, r5, lr}
 800967a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800967e:	d502      	bpl.n	8009686 <__aeabi_l2d+0x16>
 8009680:	4240      	negs	r0, r0
 8009682:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8009686:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800968a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800968e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8009692:	f43f aedc 	beq.w	800944e <__adddf3+0xe6>
 8009696:	f04f 0203 	mov.w	r2, #3
 800969a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800969e:	bf18      	it	ne
 80096a0:	3203      	addne	r2, #3
 80096a2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80096a6:	bf18      	it	ne
 80096a8:	3203      	addne	r2, #3
 80096aa:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80096ae:	f1c2 0320 	rsb	r3, r2, #32
 80096b2:	fa00 fc03 	lsl.w	ip, r0, r3
 80096b6:	fa20 f002 	lsr.w	r0, r0, r2
 80096ba:	fa01 fe03 	lsl.w	lr, r1, r3
 80096be:	ea40 000e 	orr.w	r0, r0, lr
 80096c2:	fa21 f102 	lsr.w	r1, r1, r2
 80096c6:	4414      	add	r4, r2
 80096c8:	e6c1      	b.n	800944e <__adddf3+0xe6>
 80096ca:	bf00      	nop

080096cc <__aeabi_dmul>:
 80096cc:	b570      	push	{r4, r5, r6, lr}
 80096ce:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80096d2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80096d6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80096da:	bf1d      	ittte	ne
 80096dc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80096e0:	ea94 0f0c 	teqne	r4, ip
 80096e4:	ea95 0f0c 	teqne	r5, ip
 80096e8:	f000 f8de 	bleq	80098a8 <__aeabi_dmul+0x1dc>
 80096ec:	442c      	add	r4, r5
 80096ee:	ea81 0603 	eor.w	r6, r1, r3
 80096f2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80096f6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80096fa:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80096fe:	bf18      	it	ne
 8009700:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8009704:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8009708:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800970c:	d038      	beq.n	8009780 <__aeabi_dmul+0xb4>
 800970e:	fba0 ce02 	umull	ip, lr, r0, r2
 8009712:	f04f 0500 	mov.w	r5, #0
 8009716:	fbe1 e502 	umlal	lr, r5, r1, r2
 800971a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800971e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8009722:	f04f 0600 	mov.w	r6, #0
 8009726:	fbe1 5603 	umlal	r5, r6, r1, r3
 800972a:	f09c 0f00 	teq	ip, #0
 800972e:	bf18      	it	ne
 8009730:	f04e 0e01 	orrne.w	lr, lr, #1
 8009734:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8009738:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800973c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8009740:	d204      	bcs.n	800974c <__aeabi_dmul+0x80>
 8009742:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8009746:	416d      	adcs	r5, r5
 8009748:	eb46 0606 	adc.w	r6, r6, r6
 800974c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8009750:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8009754:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8009758:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800975c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8009760:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8009764:	bf88      	it	hi
 8009766:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800976a:	d81e      	bhi.n	80097aa <__aeabi_dmul+0xde>
 800976c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8009770:	bf08      	it	eq
 8009772:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8009776:	f150 0000 	adcs.w	r0, r0, #0
 800977a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800977e:	bd70      	pop	{r4, r5, r6, pc}
 8009780:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8009784:	ea46 0101 	orr.w	r1, r6, r1
 8009788:	ea40 0002 	orr.w	r0, r0, r2
 800978c:	ea81 0103 	eor.w	r1, r1, r3
 8009790:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8009794:	bfc2      	ittt	gt
 8009796:	ebd4 050c 	rsbsgt	r5, r4, ip
 800979a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800979e:	bd70      	popgt	{r4, r5, r6, pc}
 80097a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80097a4:	f04f 0e00 	mov.w	lr, #0
 80097a8:	3c01      	subs	r4, #1
 80097aa:	f300 80ab 	bgt.w	8009904 <__aeabi_dmul+0x238>
 80097ae:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80097b2:	bfde      	ittt	le
 80097b4:	2000      	movle	r0, #0
 80097b6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80097ba:	bd70      	pople	{r4, r5, r6, pc}
 80097bc:	f1c4 0400 	rsb	r4, r4, #0
 80097c0:	3c20      	subs	r4, #32
 80097c2:	da35      	bge.n	8009830 <__aeabi_dmul+0x164>
 80097c4:	340c      	adds	r4, #12
 80097c6:	dc1b      	bgt.n	8009800 <__aeabi_dmul+0x134>
 80097c8:	f104 0414 	add.w	r4, r4, #20
 80097cc:	f1c4 0520 	rsb	r5, r4, #32
 80097d0:	fa00 f305 	lsl.w	r3, r0, r5
 80097d4:	fa20 f004 	lsr.w	r0, r0, r4
 80097d8:	fa01 f205 	lsl.w	r2, r1, r5
 80097dc:	ea40 0002 	orr.w	r0, r0, r2
 80097e0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80097e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80097e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80097ec:	fa21 f604 	lsr.w	r6, r1, r4
 80097f0:	eb42 0106 	adc.w	r1, r2, r6
 80097f4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80097f8:	bf08      	it	eq
 80097fa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80097fe:	bd70      	pop	{r4, r5, r6, pc}
 8009800:	f1c4 040c 	rsb	r4, r4, #12
 8009804:	f1c4 0520 	rsb	r5, r4, #32
 8009808:	fa00 f304 	lsl.w	r3, r0, r4
 800980c:	fa20 f005 	lsr.w	r0, r0, r5
 8009810:	fa01 f204 	lsl.w	r2, r1, r4
 8009814:	ea40 0002 	orr.w	r0, r0, r2
 8009818:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800981c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8009820:	f141 0100 	adc.w	r1, r1, #0
 8009824:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8009828:	bf08      	it	eq
 800982a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800982e:	bd70      	pop	{r4, r5, r6, pc}
 8009830:	f1c4 0520 	rsb	r5, r4, #32
 8009834:	fa00 f205 	lsl.w	r2, r0, r5
 8009838:	ea4e 0e02 	orr.w	lr, lr, r2
 800983c:	fa20 f304 	lsr.w	r3, r0, r4
 8009840:	fa01 f205 	lsl.w	r2, r1, r5
 8009844:	ea43 0302 	orr.w	r3, r3, r2
 8009848:	fa21 f004 	lsr.w	r0, r1, r4
 800984c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8009850:	fa21 f204 	lsr.w	r2, r1, r4
 8009854:	ea20 0002 	bic.w	r0, r0, r2
 8009858:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800985c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8009860:	bf08      	it	eq
 8009862:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8009866:	bd70      	pop	{r4, r5, r6, pc}
 8009868:	f094 0f00 	teq	r4, #0
 800986c:	d10f      	bne.n	800988e <__aeabi_dmul+0x1c2>
 800986e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8009872:	0040      	lsls	r0, r0, #1
 8009874:	eb41 0101 	adc.w	r1, r1, r1
 8009878:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800987c:	bf08      	it	eq
 800987e:	3c01      	subeq	r4, #1
 8009880:	d0f7      	beq.n	8009872 <__aeabi_dmul+0x1a6>
 8009882:	ea41 0106 	orr.w	r1, r1, r6
 8009886:	f095 0f00 	teq	r5, #0
 800988a:	bf18      	it	ne
 800988c:	4770      	bxne	lr
 800988e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8009892:	0052      	lsls	r2, r2, #1
 8009894:	eb43 0303 	adc.w	r3, r3, r3
 8009898:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800989c:	bf08      	it	eq
 800989e:	3d01      	subeq	r5, #1
 80098a0:	d0f7      	beq.n	8009892 <__aeabi_dmul+0x1c6>
 80098a2:	ea43 0306 	orr.w	r3, r3, r6
 80098a6:	4770      	bx	lr
 80098a8:	ea94 0f0c 	teq	r4, ip
 80098ac:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80098b0:	bf18      	it	ne
 80098b2:	ea95 0f0c 	teqne	r5, ip
 80098b6:	d00c      	beq.n	80098d2 <__aeabi_dmul+0x206>
 80098b8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80098bc:	bf18      	it	ne
 80098be:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80098c2:	d1d1      	bne.n	8009868 <__aeabi_dmul+0x19c>
 80098c4:	ea81 0103 	eor.w	r1, r1, r3
 80098c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80098cc:	f04f 0000 	mov.w	r0, #0
 80098d0:	bd70      	pop	{r4, r5, r6, pc}
 80098d2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80098d6:	bf06      	itte	eq
 80098d8:	4610      	moveq	r0, r2
 80098da:	4619      	moveq	r1, r3
 80098dc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80098e0:	d019      	beq.n	8009916 <__aeabi_dmul+0x24a>
 80098e2:	ea94 0f0c 	teq	r4, ip
 80098e6:	d102      	bne.n	80098ee <__aeabi_dmul+0x222>
 80098e8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80098ec:	d113      	bne.n	8009916 <__aeabi_dmul+0x24a>
 80098ee:	ea95 0f0c 	teq	r5, ip
 80098f2:	d105      	bne.n	8009900 <__aeabi_dmul+0x234>
 80098f4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80098f8:	bf1c      	itt	ne
 80098fa:	4610      	movne	r0, r2
 80098fc:	4619      	movne	r1, r3
 80098fe:	d10a      	bne.n	8009916 <__aeabi_dmul+0x24a>
 8009900:	ea81 0103 	eor.w	r1, r1, r3
 8009904:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8009908:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800990c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8009910:	f04f 0000 	mov.w	r0, #0
 8009914:	bd70      	pop	{r4, r5, r6, pc}
 8009916:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800991a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800991e:	bd70      	pop	{r4, r5, r6, pc}

08009920 <__aeabi_ddiv>:
 8009920:	b570      	push	{r4, r5, r6, lr}
 8009922:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8009926:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800992a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800992e:	bf1d      	ittte	ne
 8009930:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8009934:	ea94 0f0c 	teqne	r4, ip
 8009938:	ea95 0f0c 	teqne	r5, ip
 800993c:	f000 f8a7 	bleq	8009a8e <__aeabi_ddiv+0x16e>
 8009940:	eba4 0405 	sub.w	r4, r4, r5
 8009944:	ea81 0e03 	eor.w	lr, r1, r3
 8009948:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800994c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8009950:	f000 8088 	beq.w	8009a64 <__aeabi_ddiv+0x144>
 8009954:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8009958:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800995c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8009960:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8009964:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8009968:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800996c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8009970:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8009974:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8009978:	429d      	cmp	r5, r3
 800997a:	bf08      	it	eq
 800997c:	4296      	cmpeq	r6, r2
 800997e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8009982:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8009986:	d202      	bcs.n	800998e <__aeabi_ddiv+0x6e>
 8009988:	085b      	lsrs	r3, r3, #1
 800998a:	ea4f 0232 	mov.w	r2, r2, rrx
 800998e:	1ab6      	subs	r6, r6, r2
 8009990:	eb65 0503 	sbc.w	r5, r5, r3
 8009994:	085b      	lsrs	r3, r3, #1
 8009996:	ea4f 0232 	mov.w	r2, r2, rrx
 800999a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800999e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80099a2:	ebb6 0e02 	subs.w	lr, r6, r2
 80099a6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80099aa:	bf22      	ittt	cs
 80099ac:	1ab6      	subcs	r6, r6, r2
 80099ae:	4675      	movcs	r5, lr
 80099b0:	ea40 000c 	orrcs.w	r0, r0, ip
 80099b4:	085b      	lsrs	r3, r3, #1
 80099b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80099ba:	ebb6 0e02 	subs.w	lr, r6, r2
 80099be:	eb75 0e03 	sbcs.w	lr, r5, r3
 80099c2:	bf22      	ittt	cs
 80099c4:	1ab6      	subcs	r6, r6, r2
 80099c6:	4675      	movcs	r5, lr
 80099c8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80099cc:	085b      	lsrs	r3, r3, #1
 80099ce:	ea4f 0232 	mov.w	r2, r2, rrx
 80099d2:	ebb6 0e02 	subs.w	lr, r6, r2
 80099d6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80099da:	bf22      	ittt	cs
 80099dc:	1ab6      	subcs	r6, r6, r2
 80099de:	4675      	movcs	r5, lr
 80099e0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80099e4:	085b      	lsrs	r3, r3, #1
 80099e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80099ea:	ebb6 0e02 	subs.w	lr, r6, r2
 80099ee:	eb75 0e03 	sbcs.w	lr, r5, r3
 80099f2:	bf22      	ittt	cs
 80099f4:	1ab6      	subcs	r6, r6, r2
 80099f6:	4675      	movcs	r5, lr
 80099f8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80099fc:	ea55 0e06 	orrs.w	lr, r5, r6
 8009a00:	d018      	beq.n	8009a34 <__aeabi_ddiv+0x114>
 8009a02:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8009a06:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8009a0a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8009a0e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8009a12:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8009a16:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8009a1a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8009a1e:	d1c0      	bne.n	80099a2 <__aeabi_ddiv+0x82>
 8009a20:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8009a24:	d10b      	bne.n	8009a3e <__aeabi_ddiv+0x11e>
 8009a26:	ea41 0100 	orr.w	r1, r1, r0
 8009a2a:	f04f 0000 	mov.w	r0, #0
 8009a2e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8009a32:	e7b6      	b.n	80099a2 <__aeabi_ddiv+0x82>
 8009a34:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8009a38:	bf04      	itt	eq
 8009a3a:	4301      	orreq	r1, r0
 8009a3c:	2000      	moveq	r0, #0
 8009a3e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8009a42:	bf88      	it	hi
 8009a44:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8009a48:	f63f aeaf 	bhi.w	80097aa <__aeabi_dmul+0xde>
 8009a4c:	ebb5 0c03 	subs.w	ip, r5, r3
 8009a50:	bf04      	itt	eq
 8009a52:	ebb6 0c02 	subseq.w	ip, r6, r2
 8009a56:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8009a5a:	f150 0000 	adcs.w	r0, r0, #0
 8009a5e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8009a62:	bd70      	pop	{r4, r5, r6, pc}
 8009a64:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8009a68:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8009a6c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8009a70:	bfc2      	ittt	gt
 8009a72:	ebd4 050c 	rsbsgt	r5, r4, ip
 8009a76:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8009a7a:	bd70      	popgt	{r4, r5, r6, pc}
 8009a7c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8009a80:	f04f 0e00 	mov.w	lr, #0
 8009a84:	3c01      	subs	r4, #1
 8009a86:	e690      	b.n	80097aa <__aeabi_dmul+0xde>
 8009a88:	ea45 0e06 	orr.w	lr, r5, r6
 8009a8c:	e68d      	b.n	80097aa <__aeabi_dmul+0xde>
 8009a8e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8009a92:	ea94 0f0c 	teq	r4, ip
 8009a96:	bf08      	it	eq
 8009a98:	ea95 0f0c 	teqeq	r5, ip
 8009a9c:	f43f af3b 	beq.w	8009916 <__aeabi_dmul+0x24a>
 8009aa0:	ea94 0f0c 	teq	r4, ip
 8009aa4:	d10a      	bne.n	8009abc <__aeabi_ddiv+0x19c>
 8009aa6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8009aaa:	f47f af34 	bne.w	8009916 <__aeabi_dmul+0x24a>
 8009aae:	ea95 0f0c 	teq	r5, ip
 8009ab2:	f47f af25 	bne.w	8009900 <__aeabi_dmul+0x234>
 8009ab6:	4610      	mov	r0, r2
 8009ab8:	4619      	mov	r1, r3
 8009aba:	e72c      	b.n	8009916 <__aeabi_dmul+0x24a>
 8009abc:	ea95 0f0c 	teq	r5, ip
 8009ac0:	d106      	bne.n	8009ad0 <__aeabi_ddiv+0x1b0>
 8009ac2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8009ac6:	f43f aefd 	beq.w	80098c4 <__aeabi_dmul+0x1f8>
 8009aca:	4610      	mov	r0, r2
 8009acc:	4619      	mov	r1, r3
 8009ace:	e722      	b.n	8009916 <__aeabi_dmul+0x24a>
 8009ad0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8009ad4:	bf18      	it	ne
 8009ad6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8009ada:	f47f aec5 	bne.w	8009868 <__aeabi_dmul+0x19c>
 8009ade:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8009ae2:	f47f af0d 	bne.w	8009900 <__aeabi_dmul+0x234>
 8009ae6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8009aea:	f47f aeeb 	bne.w	80098c4 <__aeabi_dmul+0x1f8>
 8009aee:	e712      	b.n	8009916 <__aeabi_dmul+0x24a>

08009af0 <__gedf2>:
 8009af0:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8009af4:	e006      	b.n	8009b04 <__cmpdf2+0x4>
 8009af6:	bf00      	nop

08009af8 <__ledf2>:
 8009af8:	f04f 0c01 	mov.w	ip, #1
 8009afc:	e002      	b.n	8009b04 <__cmpdf2+0x4>
 8009afe:	bf00      	nop

08009b00 <__cmpdf2>:
 8009b00:	f04f 0c01 	mov.w	ip, #1
 8009b04:	f84d cd04 	str.w	ip, [sp, #-4]!
 8009b08:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8009b0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8009b10:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8009b14:	bf18      	it	ne
 8009b16:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8009b1a:	d01b      	beq.n	8009b54 <__cmpdf2+0x54>
 8009b1c:	b001      	add	sp, #4
 8009b1e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8009b22:	bf0c      	ite	eq
 8009b24:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8009b28:	ea91 0f03 	teqne	r1, r3
 8009b2c:	bf02      	ittt	eq
 8009b2e:	ea90 0f02 	teqeq	r0, r2
 8009b32:	2000      	moveq	r0, #0
 8009b34:	4770      	bxeq	lr
 8009b36:	f110 0f00 	cmn.w	r0, #0
 8009b3a:	ea91 0f03 	teq	r1, r3
 8009b3e:	bf58      	it	pl
 8009b40:	4299      	cmppl	r1, r3
 8009b42:	bf08      	it	eq
 8009b44:	4290      	cmpeq	r0, r2
 8009b46:	bf2c      	ite	cs
 8009b48:	17d8      	asrcs	r0, r3, #31
 8009b4a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8009b4e:	f040 0001 	orr.w	r0, r0, #1
 8009b52:	4770      	bx	lr
 8009b54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8009b58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8009b5c:	d102      	bne.n	8009b64 <__cmpdf2+0x64>
 8009b5e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8009b62:	d107      	bne.n	8009b74 <__cmpdf2+0x74>
 8009b64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8009b68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8009b6c:	d1d6      	bne.n	8009b1c <__cmpdf2+0x1c>
 8009b6e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8009b72:	d0d3      	beq.n	8009b1c <__cmpdf2+0x1c>
 8009b74:	f85d 0b04 	ldr.w	r0, [sp], #4
 8009b78:	4770      	bx	lr
 8009b7a:	bf00      	nop

08009b7c <__aeabi_cdrcmple>:
 8009b7c:	4684      	mov	ip, r0
 8009b7e:	4610      	mov	r0, r2
 8009b80:	4662      	mov	r2, ip
 8009b82:	468c      	mov	ip, r1
 8009b84:	4619      	mov	r1, r3
 8009b86:	4663      	mov	r3, ip
 8009b88:	e000      	b.n	8009b8c <__aeabi_cdcmpeq>
 8009b8a:	bf00      	nop

08009b8c <__aeabi_cdcmpeq>:
 8009b8c:	b501      	push	{r0, lr}
 8009b8e:	f7ff ffb7 	bl	8009b00 <__cmpdf2>
 8009b92:	2800      	cmp	r0, #0
 8009b94:	bf48      	it	mi
 8009b96:	f110 0f00 	cmnmi.w	r0, #0
 8009b9a:	bd01      	pop	{r0, pc}

08009b9c <__aeabi_dcmpeq>:
 8009b9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009ba0:	f7ff fff4 	bl	8009b8c <__aeabi_cdcmpeq>
 8009ba4:	bf0c      	ite	eq
 8009ba6:	2001      	moveq	r0, #1
 8009ba8:	2000      	movne	r0, #0
 8009baa:	f85d fb08 	ldr.w	pc, [sp], #8
 8009bae:	bf00      	nop

08009bb0 <__aeabi_dcmplt>:
 8009bb0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009bb4:	f7ff ffea 	bl	8009b8c <__aeabi_cdcmpeq>
 8009bb8:	bf34      	ite	cc
 8009bba:	2001      	movcc	r0, #1
 8009bbc:	2000      	movcs	r0, #0
 8009bbe:	f85d fb08 	ldr.w	pc, [sp], #8
 8009bc2:	bf00      	nop

08009bc4 <__aeabi_dcmple>:
 8009bc4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009bc8:	f7ff ffe0 	bl	8009b8c <__aeabi_cdcmpeq>
 8009bcc:	bf94      	ite	ls
 8009bce:	2001      	movls	r0, #1
 8009bd0:	2000      	movhi	r0, #0
 8009bd2:	f85d fb08 	ldr.w	pc, [sp], #8
 8009bd6:	bf00      	nop

08009bd8 <__aeabi_dcmpge>:
 8009bd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009bdc:	f7ff ffce 	bl	8009b7c <__aeabi_cdrcmple>
 8009be0:	bf94      	ite	ls
 8009be2:	2001      	movls	r0, #1
 8009be4:	2000      	movhi	r0, #0
 8009be6:	f85d fb08 	ldr.w	pc, [sp], #8
 8009bea:	bf00      	nop

08009bec <__aeabi_dcmpgt>:
 8009bec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009bf0:	f7ff ffc4 	bl	8009b7c <__aeabi_cdrcmple>
 8009bf4:	bf34      	ite	cc
 8009bf6:	2001      	movcc	r0, #1
 8009bf8:	2000      	movcs	r0, #0
 8009bfa:	f85d fb08 	ldr.w	pc, [sp], #8
 8009bfe:	bf00      	nop

08009c00 <__aeabi_d2iz>:
 8009c00:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8009c04:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8009c08:	d215      	bcs.n	8009c36 <__aeabi_d2iz+0x36>
 8009c0a:	d511      	bpl.n	8009c30 <__aeabi_d2iz+0x30>
 8009c0c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8009c10:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8009c14:	d912      	bls.n	8009c3c <__aeabi_d2iz+0x3c>
 8009c16:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8009c1a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009c1e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8009c22:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8009c26:	fa23 f002 	lsr.w	r0, r3, r2
 8009c2a:	bf18      	it	ne
 8009c2c:	4240      	negne	r0, r0
 8009c2e:	4770      	bx	lr
 8009c30:	f04f 0000 	mov.w	r0, #0
 8009c34:	4770      	bx	lr
 8009c36:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8009c3a:	d105      	bne.n	8009c48 <__aeabi_d2iz+0x48>
 8009c3c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8009c40:	bf08      	it	eq
 8009c42:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8009c46:	4770      	bx	lr
 8009c48:	f04f 0000 	mov.w	r0, #0
 8009c4c:	4770      	bx	lr
 8009c4e:	bf00      	nop

08009c50 <__aeabi_uldivmod>:
 8009c50:	b953      	cbnz	r3, 8009c68 <__aeabi_uldivmod+0x18>
 8009c52:	b94a      	cbnz	r2, 8009c68 <__aeabi_uldivmod+0x18>
 8009c54:	2900      	cmp	r1, #0
 8009c56:	bf08      	it	eq
 8009c58:	2800      	cmpeq	r0, #0
 8009c5a:	bf1c      	itt	ne
 8009c5c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8009c60:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8009c64:	f000 b83c 	b.w	8009ce0 <__aeabi_idiv0>
 8009c68:	b082      	sub	sp, #8
 8009c6a:	46ec      	mov	ip, sp
 8009c6c:	e92d 5000 	stmdb	sp!, {ip, lr}
 8009c70:	f000 f81e 	bl	8009cb0 <__gnu_uldivmod_helper>
 8009c74:	f8dd e004 	ldr.w	lr, [sp, #4]
 8009c78:	b002      	add	sp, #8
 8009c7a:	bc0c      	pop	{r2, r3}
 8009c7c:	4770      	bx	lr
 8009c7e:	bf00      	nop

08009c80 <__gnu_ldivmod_helper>:
 8009c80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c84:	9c06      	ldr	r4, [sp, #24]
 8009c86:	4615      	mov	r5, r2
 8009c88:	4606      	mov	r6, r0
 8009c8a:	460f      	mov	r7, r1
 8009c8c:	4698      	mov	r8, r3
 8009c8e:	f000 f829 	bl	8009ce4 <__divdi3>
 8009c92:	fb05 f301 	mul.w	r3, r5, r1
 8009c96:	fb00 3808 	mla	r8, r0, r8, r3
 8009c9a:	fba5 2300 	umull	r2, r3, r5, r0
 8009c9e:	1ab2      	subs	r2, r6, r2
 8009ca0:	4443      	add	r3, r8
 8009ca2:	eb67 0303 	sbc.w	r3, r7, r3
 8009ca6:	e9c4 2300 	strd	r2, r3, [r4]
 8009caa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009cae:	bf00      	nop

08009cb0 <__gnu_uldivmod_helper>:
 8009cb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009cb4:	9c06      	ldr	r4, [sp, #24]
 8009cb6:	4690      	mov	r8, r2
 8009cb8:	4606      	mov	r6, r0
 8009cba:	460f      	mov	r7, r1
 8009cbc:	461d      	mov	r5, r3
 8009cbe:	f000 f95f 	bl	8009f80 <__udivdi3>
 8009cc2:	fb00 f505 	mul.w	r5, r0, r5
 8009cc6:	fba0 2308 	umull	r2, r3, r0, r8
 8009cca:	fb08 5501 	mla	r5, r8, r1, r5
 8009cce:	1ab2      	subs	r2, r6, r2
 8009cd0:	442b      	add	r3, r5
 8009cd2:	eb67 0303 	sbc.w	r3, r7, r3
 8009cd6:	e9c4 2300 	strd	r2, r3, [r4]
 8009cda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009cde:	bf00      	nop

08009ce0 <__aeabi_idiv0>:
 8009ce0:	4770      	bx	lr
 8009ce2:	bf00      	nop

08009ce4 <__divdi3>:
 8009ce4:	2900      	cmp	r1, #0
 8009ce6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009cea:	f2c0 80a6 	blt.w	8009e3a <__divdi3+0x156>
 8009cee:	2600      	movs	r6, #0
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	f2c0 809c 	blt.w	8009e2e <__divdi3+0x14a>
 8009cf6:	4688      	mov	r8, r1
 8009cf8:	4694      	mov	ip, r2
 8009cfa:	469e      	mov	lr, r3
 8009cfc:	4615      	mov	r5, r2
 8009cfe:	4604      	mov	r4, r0
 8009d00:	460f      	mov	r7, r1
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d13d      	bne.n	8009d82 <__divdi3+0x9e>
 8009d06:	428a      	cmp	r2, r1
 8009d08:	d959      	bls.n	8009dbe <__divdi3+0xda>
 8009d0a:	fab2 f382 	clz	r3, r2
 8009d0e:	b13b      	cbz	r3, 8009d20 <__divdi3+0x3c>
 8009d10:	f1c3 0220 	rsb	r2, r3, #32
 8009d14:	409f      	lsls	r7, r3
 8009d16:	fa20 f202 	lsr.w	r2, r0, r2
 8009d1a:	409d      	lsls	r5, r3
 8009d1c:	4317      	orrs	r7, r2
 8009d1e:	409c      	lsls	r4, r3
 8009d20:	0c29      	lsrs	r1, r5, #16
 8009d22:	0c22      	lsrs	r2, r4, #16
 8009d24:	fbb7 fef1 	udiv	lr, r7, r1
 8009d28:	b2a8      	uxth	r0, r5
 8009d2a:	fb01 771e 	mls	r7, r1, lr, r7
 8009d2e:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
 8009d32:	fb00 f30e 	mul.w	r3, r0, lr
 8009d36:	42bb      	cmp	r3, r7
 8009d38:	d90a      	bls.n	8009d50 <__divdi3+0x6c>
 8009d3a:	197f      	adds	r7, r7, r5
 8009d3c:	f10e 32ff 	add.w	r2, lr, #4294967295	; 0xffffffff
 8009d40:	f080 8105 	bcs.w	8009f4e <__divdi3+0x26a>
 8009d44:	42bb      	cmp	r3, r7
 8009d46:	f240 8102 	bls.w	8009f4e <__divdi3+0x26a>
 8009d4a:	f1ae 0e02 	sub.w	lr, lr, #2
 8009d4e:	442f      	add	r7, r5
 8009d50:	1aff      	subs	r7, r7, r3
 8009d52:	b2a4      	uxth	r4, r4
 8009d54:	fbb7 f3f1 	udiv	r3, r7, r1
 8009d58:	fb01 7713 	mls	r7, r1, r3, r7
 8009d5c:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 8009d60:	fb00 f003 	mul.w	r0, r0, r3
 8009d64:	42b8      	cmp	r0, r7
 8009d66:	d908      	bls.n	8009d7a <__divdi3+0x96>
 8009d68:	197f      	adds	r7, r7, r5
 8009d6a:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 8009d6e:	f080 80f0 	bcs.w	8009f52 <__divdi3+0x26e>
 8009d72:	42b8      	cmp	r0, r7
 8009d74:	f240 80ed 	bls.w	8009f52 <__divdi3+0x26e>
 8009d78:	3b02      	subs	r3, #2
 8009d7a:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8009d7e:	2200      	movs	r2, #0
 8009d80:	e003      	b.n	8009d8a <__divdi3+0xa6>
 8009d82:	428b      	cmp	r3, r1
 8009d84:	d90f      	bls.n	8009da6 <__divdi3+0xc2>
 8009d86:	2200      	movs	r2, #0
 8009d88:	4613      	mov	r3, r2
 8009d8a:	1c34      	adds	r4, r6, #0
 8009d8c:	bf18      	it	ne
 8009d8e:	2401      	movne	r4, #1
 8009d90:	4260      	negs	r0, r4
 8009d92:	f04f 0500 	mov.w	r5, #0
 8009d96:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
 8009d9a:	4058      	eors	r0, r3
 8009d9c:	4051      	eors	r1, r2
 8009d9e:	1900      	adds	r0, r0, r4
 8009da0:	4169      	adcs	r1, r5
 8009da2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009da6:	fab3 f283 	clz	r2, r3
 8009daa:	2a00      	cmp	r2, #0
 8009dac:	f040 8086 	bne.w	8009ebc <__divdi3+0x1d8>
 8009db0:	428b      	cmp	r3, r1
 8009db2:	d302      	bcc.n	8009dba <__divdi3+0xd6>
 8009db4:	4584      	cmp	ip, r0
 8009db6:	f200 80db 	bhi.w	8009f70 <__divdi3+0x28c>
 8009dba:	2301      	movs	r3, #1
 8009dbc:	e7e5      	b.n	8009d8a <__divdi3+0xa6>
 8009dbe:	b912      	cbnz	r2, 8009dc6 <__divdi3+0xe2>
 8009dc0:	2301      	movs	r3, #1
 8009dc2:	fbb3 f5f2 	udiv	r5, r3, r2
 8009dc6:	fab5 f085 	clz	r0, r5
 8009dca:	2800      	cmp	r0, #0
 8009dcc:	d13b      	bne.n	8009e46 <__divdi3+0x162>
 8009dce:	1b78      	subs	r0, r7, r5
 8009dd0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8009dd4:	fa1f fc85 	uxth.w	ip, r5
 8009dd8:	2201      	movs	r2, #1
 8009dda:	fbb0 f8fe 	udiv	r8, r0, lr
 8009dde:	0c21      	lsrs	r1, r4, #16
 8009de0:	fb0e 0718 	mls	r7, lr, r8, r0
 8009de4:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
 8009de8:	fb0c f308 	mul.w	r3, ip, r8
 8009dec:	42bb      	cmp	r3, r7
 8009dee:	d907      	bls.n	8009e00 <__divdi3+0x11c>
 8009df0:	197f      	adds	r7, r7, r5
 8009df2:	f108 31ff 	add.w	r1, r8, #4294967295	; 0xffffffff
 8009df6:	d202      	bcs.n	8009dfe <__divdi3+0x11a>
 8009df8:	42bb      	cmp	r3, r7
 8009dfa:	f200 80bd 	bhi.w	8009f78 <__divdi3+0x294>
 8009dfe:	4688      	mov	r8, r1
 8009e00:	1aff      	subs	r7, r7, r3
 8009e02:	b2a4      	uxth	r4, r4
 8009e04:	fbb7 f3fe 	udiv	r3, r7, lr
 8009e08:	fb0e 7713 	mls	r7, lr, r3, r7
 8009e0c:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 8009e10:	fb0c fc03 	mul.w	ip, ip, r3
 8009e14:	45bc      	cmp	ip, r7
 8009e16:	d907      	bls.n	8009e28 <__divdi3+0x144>
 8009e18:	197f      	adds	r7, r7, r5
 8009e1a:	f103 31ff 	add.w	r1, r3, #4294967295	; 0xffffffff
 8009e1e:	d202      	bcs.n	8009e26 <__divdi3+0x142>
 8009e20:	45bc      	cmp	ip, r7
 8009e22:	f200 80a7 	bhi.w	8009f74 <__divdi3+0x290>
 8009e26:	460b      	mov	r3, r1
 8009e28:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8009e2c:	e7ad      	b.n	8009d8a <__divdi3+0xa6>
 8009e2e:	4252      	negs	r2, r2
 8009e30:	ea6f 0606 	mvn.w	r6, r6
 8009e34:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8009e38:	e75d      	b.n	8009cf6 <__divdi3+0x12>
 8009e3a:	4240      	negs	r0, r0
 8009e3c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8009e40:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8009e44:	e754      	b.n	8009cf0 <__divdi3+0xc>
 8009e46:	f1c0 0220 	rsb	r2, r0, #32
 8009e4a:	fa24 f102 	lsr.w	r1, r4, r2
 8009e4e:	fa07 f300 	lsl.w	r3, r7, r0
 8009e52:	4085      	lsls	r5, r0
 8009e54:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8009e58:	40d7      	lsrs	r7, r2
 8009e5a:	4319      	orrs	r1, r3
 8009e5c:	fbb7 f2fe 	udiv	r2, r7, lr
 8009e60:	0c0b      	lsrs	r3, r1, #16
 8009e62:	fb0e 7712 	mls	r7, lr, r2, r7
 8009e66:	fa1f fc85 	uxth.w	ip, r5
 8009e6a:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009e6e:	fb0c f702 	mul.w	r7, ip, r2
 8009e72:	429f      	cmp	r7, r3
 8009e74:	fa04 f400 	lsl.w	r4, r4, r0
 8009e78:	d907      	bls.n	8009e8a <__divdi3+0x1a6>
 8009e7a:	195b      	adds	r3, r3, r5
 8009e7c:	f102 30ff 	add.w	r0, r2, #4294967295	; 0xffffffff
 8009e80:	d274      	bcs.n	8009f6c <__divdi3+0x288>
 8009e82:	429f      	cmp	r7, r3
 8009e84:	d972      	bls.n	8009f6c <__divdi3+0x288>
 8009e86:	3a02      	subs	r2, #2
 8009e88:	442b      	add	r3, r5
 8009e8a:	1bdf      	subs	r7, r3, r7
 8009e8c:	b289      	uxth	r1, r1
 8009e8e:	fbb7 f8fe 	udiv	r8, r7, lr
 8009e92:	fb0e 7318 	mls	r3, lr, r8, r7
 8009e96:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8009e9a:	fb0c f708 	mul.w	r7, ip, r8
 8009e9e:	429f      	cmp	r7, r3
 8009ea0:	d908      	bls.n	8009eb4 <__divdi3+0x1d0>
 8009ea2:	195b      	adds	r3, r3, r5
 8009ea4:	f108 31ff 	add.w	r1, r8, #4294967295	; 0xffffffff
 8009ea8:	d25c      	bcs.n	8009f64 <__divdi3+0x280>
 8009eaa:	429f      	cmp	r7, r3
 8009eac:	d95a      	bls.n	8009f64 <__divdi3+0x280>
 8009eae:	f1a8 0802 	sub.w	r8, r8, #2
 8009eb2:	442b      	add	r3, r5
 8009eb4:	1bd8      	subs	r0, r3, r7
 8009eb6:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
 8009eba:	e78e      	b.n	8009dda <__divdi3+0xf6>
 8009ebc:	f1c2 0320 	rsb	r3, r2, #32
 8009ec0:	fa2c f103 	lsr.w	r1, ip, r3
 8009ec4:	fa0e fe02 	lsl.w	lr, lr, r2
 8009ec8:	fa20 f703 	lsr.w	r7, r0, r3
 8009ecc:	ea41 0e0e 	orr.w	lr, r1, lr
 8009ed0:	fa08 f002 	lsl.w	r0, r8, r2
 8009ed4:	fa28 f103 	lsr.w	r1, r8, r3
 8009ed8:	ea4f 451e 	mov.w	r5, lr, lsr #16
 8009edc:	4338      	orrs	r0, r7
 8009ede:	fbb1 f8f5 	udiv	r8, r1, r5
 8009ee2:	0c03      	lsrs	r3, r0, #16
 8009ee4:	fb05 1118 	mls	r1, r5, r8, r1
 8009ee8:	fa1f f78e 	uxth.w	r7, lr
 8009eec:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8009ef0:	fb07 f308 	mul.w	r3, r7, r8
 8009ef4:	428b      	cmp	r3, r1
 8009ef6:	fa0c fc02 	lsl.w	ip, ip, r2
 8009efa:	d909      	bls.n	8009f10 <__divdi3+0x22c>
 8009efc:	eb11 010e 	adds.w	r1, r1, lr
 8009f00:	f108 39ff 	add.w	r9, r8, #4294967295	; 0xffffffff
 8009f04:	d230      	bcs.n	8009f68 <__divdi3+0x284>
 8009f06:	428b      	cmp	r3, r1
 8009f08:	d92e      	bls.n	8009f68 <__divdi3+0x284>
 8009f0a:	f1a8 0802 	sub.w	r8, r8, #2
 8009f0e:	4471      	add	r1, lr
 8009f10:	1ac9      	subs	r1, r1, r3
 8009f12:	b280      	uxth	r0, r0
 8009f14:	fbb1 f3f5 	udiv	r3, r1, r5
 8009f18:	fb05 1113 	mls	r1, r5, r3, r1
 8009f1c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8009f20:	fb07 f703 	mul.w	r7, r7, r3
 8009f24:	428f      	cmp	r7, r1
 8009f26:	d908      	bls.n	8009f3a <__divdi3+0x256>
 8009f28:	eb11 010e 	adds.w	r1, r1, lr
 8009f2c:	f103 30ff 	add.w	r0, r3, #4294967295	; 0xffffffff
 8009f30:	d216      	bcs.n	8009f60 <__divdi3+0x27c>
 8009f32:	428f      	cmp	r7, r1
 8009f34:	d914      	bls.n	8009f60 <__divdi3+0x27c>
 8009f36:	3b02      	subs	r3, #2
 8009f38:	4471      	add	r1, lr
 8009f3a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8009f3e:	1bc9      	subs	r1, r1, r7
 8009f40:	fba3 890c 	umull	r8, r9, r3, ip
 8009f44:	4549      	cmp	r1, r9
 8009f46:	d309      	bcc.n	8009f5c <__divdi3+0x278>
 8009f48:	d005      	beq.n	8009f56 <__divdi3+0x272>
 8009f4a:	2200      	movs	r2, #0
 8009f4c:	e71d      	b.n	8009d8a <__divdi3+0xa6>
 8009f4e:	4696      	mov	lr, r2
 8009f50:	e6fe      	b.n	8009d50 <__divdi3+0x6c>
 8009f52:	4613      	mov	r3, r2
 8009f54:	e711      	b.n	8009d7a <__divdi3+0x96>
 8009f56:	4094      	lsls	r4, r2
 8009f58:	4544      	cmp	r4, r8
 8009f5a:	d2f6      	bcs.n	8009f4a <__divdi3+0x266>
 8009f5c:	3b01      	subs	r3, #1
 8009f5e:	e7f4      	b.n	8009f4a <__divdi3+0x266>
 8009f60:	4603      	mov	r3, r0
 8009f62:	e7ea      	b.n	8009f3a <__divdi3+0x256>
 8009f64:	4688      	mov	r8, r1
 8009f66:	e7a5      	b.n	8009eb4 <__divdi3+0x1d0>
 8009f68:	46c8      	mov	r8, r9
 8009f6a:	e7d1      	b.n	8009f10 <__divdi3+0x22c>
 8009f6c:	4602      	mov	r2, r0
 8009f6e:	e78c      	b.n	8009e8a <__divdi3+0x1a6>
 8009f70:	4613      	mov	r3, r2
 8009f72:	e70a      	b.n	8009d8a <__divdi3+0xa6>
 8009f74:	3b02      	subs	r3, #2
 8009f76:	e757      	b.n	8009e28 <__divdi3+0x144>
 8009f78:	f1a8 0802 	sub.w	r8, r8, #2
 8009f7c:	442f      	add	r7, r5
 8009f7e:	e73f      	b.n	8009e00 <__divdi3+0x11c>

08009f80 <__udivdi3>:
 8009f80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d144      	bne.n	800a012 <__udivdi3+0x92>
 8009f88:	428a      	cmp	r2, r1
 8009f8a:	4615      	mov	r5, r2
 8009f8c:	4604      	mov	r4, r0
 8009f8e:	d94f      	bls.n	800a030 <__udivdi3+0xb0>
 8009f90:	fab2 f782 	clz	r7, r2
 8009f94:	460e      	mov	r6, r1
 8009f96:	b14f      	cbz	r7, 8009fac <__udivdi3+0x2c>
 8009f98:	f1c7 0320 	rsb	r3, r7, #32
 8009f9c:	40b9      	lsls	r1, r7
 8009f9e:	fa20 f603 	lsr.w	r6, r0, r3
 8009fa2:	fa02 f507 	lsl.w	r5, r2, r7
 8009fa6:	430e      	orrs	r6, r1
 8009fa8:	fa00 f407 	lsl.w	r4, r0, r7
 8009fac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8009fb0:	0c23      	lsrs	r3, r4, #16
 8009fb2:	fbb6 f0fe 	udiv	r0, r6, lr
 8009fb6:	b2af      	uxth	r7, r5
 8009fb8:	fb0e 6110 	mls	r1, lr, r0, r6
 8009fbc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8009fc0:	fb07 f100 	mul.w	r1, r7, r0
 8009fc4:	4299      	cmp	r1, r3
 8009fc6:	d909      	bls.n	8009fdc <__udivdi3+0x5c>
 8009fc8:	195b      	adds	r3, r3, r5
 8009fca:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8009fce:	f080 80ec 	bcs.w	800a1aa <__udivdi3+0x22a>
 8009fd2:	4299      	cmp	r1, r3
 8009fd4:	f240 80e9 	bls.w	800a1aa <__udivdi3+0x22a>
 8009fd8:	3802      	subs	r0, #2
 8009fda:	442b      	add	r3, r5
 8009fdc:	1a5a      	subs	r2, r3, r1
 8009fde:	b2a4      	uxth	r4, r4
 8009fe0:	fbb2 f3fe 	udiv	r3, r2, lr
 8009fe4:	fb0e 2213 	mls	r2, lr, r3, r2
 8009fe8:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
 8009fec:	fb07 f703 	mul.w	r7, r7, r3
 8009ff0:	4297      	cmp	r7, r2
 8009ff2:	d908      	bls.n	800a006 <__udivdi3+0x86>
 8009ff4:	1952      	adds	r2, r2, r5
 8009ff6:	f103 31ff 	add.w	r1, r3, #4294967295	; 0xffffffff
 8009ffa:	f080 80d8 	bcs.w	800a1ae <__udivdi3+0x22e>
 8009ffe:	4297      	cmp	r7, r2
 800a000:	f240 80d5 	bls.w	800a1ae <__udivdi3+0x22e>
 800a004:	3b02      	subs	r3, #2
 800a006:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800a00a:	2600      	movs	r6, #0
 800a00c:	4631      	mov	r1, r6
 800a00e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a012:	428b      	cmp	r3, r1
 800a014:	d847      	bhi.n	800a0a6 <__udivdi3+0x126>
 800a016:	fab3 f683 	clz	r6, r3
 800a01a:	2e00      	cmp	r6, #0
 800a01c:	d148      	bne.n	800a0b0 <__udivdi3+0x130>
 800a01e:	428b      	cmp	r3, r1
 800a020:	d302      	bcc.n	800a028 <__udivdi3+0xa8>
 800a022:	4282      	cmp	r2, r0
 800a024:	f200 80cd 	bhi.w	800a1c2 <__udivdi3+0x242>
 800a028:	2001      	movs	r0, #1
 800a02a:	4631      	mov	r1, r6
 800a02c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a030:	b912      	cbnz	r2, 800a038 <__udivdi3+0xb8>
 800a032:	2501      	movs	r5, #1
 800a034:	fbb5 f5f2 	udiv	r5, r5, r2
 800a038:	fab5 f885 	clz	r8, r5
 800a03c:	f1b8 0f00 	cmp.w	r8, #0
 800a040:	d177      	bne.n	800a132 <__udivdi3+0x1b2>
 800a042:	1b4a      	subs	r2, r1, r5
 800a044:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800a048:	b2af      	uxth	r7, r5
 800a04a:	2601      	movs	r6, #1
 800a04c:	fbb2 f0fe 	udiv	r0, r2, lr
 800a050:	0c23      	lsrs	r3, r4, #16
 800a052:	fb0e 2110 	mls	r1, lr, r0, r2
 800a056:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800a05a:	fb07 f300 	mul.w	r3, r7, r0
 800a05e:	428b      	cmp	r3, r1
 800a060:	d907      	bls.n	800a072 <__udivdi3+0xf2>
 800a062:	1949      	adds	r1, r1, r5
 800a064:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 800a068:	d202      	bcs.n	800a070 <__udivdi3+0xf0>
 800a06a:	428b      	cmp	r3, r1
 800a06c:	f200 80ba 	bhi.w	800a1e4 <__udivdi3+0x264>
 800a070:	4610      	mov	r0, r2
 800a072:	1ac9      	subs	r1, r1, r3
 800a074:	b2a4      	uxth	r4, r4
 800a076:	fbb1 f3fe 	udiv	r3, r1, lr
 800a07a:	fb0e 1113 	mls	r1, lr, r3, r1
 800a07e:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800a082:	fb07 f703 	mul.w	r7, r7, r3
 800a086:	42a7      	cmp	r7, r4
 800a088:	d908      	bls.n	800a09c <__udivdi3+0x11c>
 800a08a:	1964      	adds	r4, r4, r5
 800a08c:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 800a090:	f080 808f 	bcs.w	800a1b2 <__udivdi3+0x232>
 800a094:	42a7      	cmp	r7, r4
 800a096:	f240 808c 	bls.w	800a1b2 <__udivdi3+0x232>
 800a09a:	3b02      	subs	r3, #2
 800a09c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800a0a0:	4631      	mov	r1, r6
 800a0a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a0a6:	2600      	movs	r6, #0
 800a0a8:	4630      	mov	r0, r6
 800a0aa:	4631      	mov	r1, r6
 800a0ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a0b0:	f1c6 0420 	rsb	r4, r6, #32
 800a0b4:	fa22 f504 	lsr.w	r5, r2, r4
 800a0b8:	40b3      	lsls	r3, r6
 800a0ba:	432b      	orrs	r3, r5
 800a0bc:	fa20 fc04 	lsr.w	ip, r0, r4
 800a0c0:	fa01 f706 	lsl.w	r7, r1, r6
 800a0c4:	fa21 f504 	lsr.w	r5, r1, r4
 800a0c8:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a0cc:	ea4c 0707 	orr.w	r7, ip, r7
 800a0d0:	fbb5 f8fe 	udiv	r8, r5, lr
 800a0d4:	0c39      	lsrs	r1, r7, #16
 800a0d6:	fb0e 5518 	mls	r5, lr, r8, r5
 800a0da:	fa1f fc83 	uxth.w	ip, r3
 800a0de:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
 800a0e2:	fb0c f108 	mul.w	r1, ip, r8
 800a0e6:	42a9      	cmp	r1, r5
 800a0e8:	fa02 f206 	lsl.w	r2, r2, r6
 800a0ec:	d904      	bls.n	800a0f8 <__udivdi3+0x178>
 800a0ee:	18ed      	adds	r5, r5, r3
 800a0f0:	f108 34ff 	add.w	r4, r8, #4294967295	; 0xffffffff
 800a0f4:	d367      	bcc.n	800a1c6 <__udivdi3+0x246>
 800a0f6:	46a0      	mov	r8, r4
 800a0f8:	1a6d      	subs	r5, r5, r1
 800a0fa:	b2bf      	uxth	r7, r7
 800a0fc:	fbb5 f4fe 	udiv	r4, r5, lr
 800a100:	fb0e 5514 	mls	r5, lr, r4, r5
 800a104:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
 800a108:	fb0c fc04 	mul.w	ip, ip, r4
 800a10c:	458c      	cmp	ip, r1
 800a10e:	d904      	bls.n	800a11a <__udivdi3+0x19a>
 800a110:	18c9      	adds	r1, r1, r3
 800a112:	f104 35ff 	add.w	r5, r4, #4294967295	; 0xffffffff
 800a116:	d35c      	bcc.n	800a1d2 <__udivdi3+0x252>
 800a118:	462c      	mov	r4, r5
 800a11a:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 800a11e:	ebcc 0101 	rsb	r1, ip, r1
 800a122:	fba4 2302 	umull	r2, r3, r4, r2
 800a126:	4299      	cmp	r1, r3
 800a128:	d348      	bcc.n	800a1bc <__udivdi3+0x23c>
 800a12a:	d044      	beq.n	800a1b6 <__udivdi3+0x236>
 800a12c:	4620      	mov	r0, r4
 800a12e:	2600      	movs	r6, #0
 800a130:	e76c      	b.n	800a00c <__udivdi3+0x8c>
 800a132:	f1c8 0420 	rsb	r4, r8, #32
 800a136:	fa01 f308 	lsl.w	r3, r1, r8
 800a13a:	fa05 f508 	lsl.w	r5, r5, r8
 800a13e:	fa20 f704 	lsr.w	r7, r0, r4
 800a142:	40e1      	lsrs	r1, r4
 800a144:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800a148:	431f      	orrs	r7, r3
 800a14a:	fbb1 f6fe 	udiv	r6, r1, lr
 800a14e:	0c3a      	lsrs	r2, r7, #16
 800a150:	fb0e 1116 	mls	r1, lr, r6, r1
 800a154:	fa1f fc85 	uxth.w	ip, r5
 800a158:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
 800a15c:	fb0c f206 	mul.w	r2, ip, r6
 800a160:	429a      	cmp	r2, r3
 800a162:	fa00 f408 	lsl.w	r4, r0, r8
 800a166:	d907      	bls.n	800a178 <__udivdi3+0x1f8>
 800a168:	195b      	adds	r3, r3, r5
 800a16a:	f106 31ff 	add.w	r1, r6, #4294967295	; 0xffffffff
 800a16e:	d237      	bcs.n	800a1e0 <__udivdi3+0x260>
 800a170:	429a      	cmp	r2, r3
 800a172:	d935      	bls.n	800a1e0 <__udivdi3+0x260>
 800a174:	3e02      	subs	r6, #2
 800a176:	442b      	add	r3, r5
 800a178:	1a9b      	subs	r3, r3, r2
 800a17a:	b2bf      	uxth	r7, r7
 800a17c:	fbb3 f0fe 	udiv	r0, r3, lr
 800a180:	fb0e 3310 	mls	r3, lr, r0, r3
 800a184:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 800a188:	fb0c f100 	mul.w	r1, ip, r0
 800a18c:	4299      	cmp	r1, r3
 800a18e:	d907      	bls.n	800a1a0 <__udivdi3+0x220>
 800a190:	195b      	adds	r3, r3, r5
 800a192:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 800a196:	d221      	bcs.n	800a1dc <__udivdi3+0x25c>
 800a198:	4299      	cmp	r1, r3
 800a19a:	d91f      	bls.n	800a1dc <__udivdi3+0x25c>
 800a19c:	3802      	subs	r0, #2
 800a19e:	442b      	add	r3, r5
 800a1a0:	1a5a      	subs	r2, r3, r1
 800a1a2:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800a1a6:	4667      	mov	r7, ip
 800a1a8:	e750      	b.n	800a04c <__udivdi3+0xcc>
 800a1aa:	4610      	mov	r0, r2
 800a1ac:	e716      	b.n	8009fdc <__udivdi3+0x5c>
 800a1ae:	460b      	mov	r3, r1
 800a1b0:	e729      	b.n	800a006 <__udivdi3+0x86>
 800a1b2:	4613      	mov	r3, r2
 800a1b4:	e772      	b.n	800a09c <__udivdi3+0x11c>
 800a1b6:	40b0      	lsls	r0, r6
 800a1b8:	4290      	cmp	r0, r2
 800a1ba:	d2b7      	bcs.n	800a12c <__udivdi3+0x1ac>
 800a1bc:	1e60      	subs	r0, r4, #1
 800a1be:	2600      	movs	r6, #0
 800a1c0:	e724      	b.n	800a00c <__udivdi3+0x8c>
 800a1c2:	4630      	mov	r0, r6
 800a1c4:	e722      	b.n	800a00c <__udivdi3+0x8c>
 800a1c6:	42a9      	cmp	r1, r5
 800a1c8:	d995      	bls.n	800a0f6 <__udivdi3+0x176>
 800a1ca:	f1a8 0802 	sub.w	r8, r8, #2
 800a1ce:	441d      	add	r5, r3
 800a1d0:	e792      	b.n	800a0f8 <__udivdi3+0x178>
 800a1d2:	458c      	cmp	ip, r1
 800a1d4:	d9a0      	bls.n	800a118 <__udivdi3+0x198>
 800a1d6:	3c02      	subs	r4, #2
 800a1d8:	4419      	add	r1, r3
 800a1da:	e79e      	b.n	800a11a <__udivdi3+0x19a>
 800a1dc:	4610      	mov	r0, r2
 800a1de:	e7df      	b.n	800a1a0 <__udivdi3+0x220>
 800a1e0:	460e      	mov	r6, r1
 800a1e2:	e7c9      	b.n	800a178 <__udivdi3+0x1f8>
 800a1e4:	3802      	subs	r0, #2
 800a1e6:	4429      	add	r1, r5
 800a1e8:	e743      	b.n	800a072 <__udivdi3+0xf2>
 800a1ea:	bf00      	nop
 800a1ec:	203d3d3d 	.word	0x203d3d3d
 800a1f0:	45534552 	.word	0x45534552
 800a1f4:	3d3d2054 	.word	0x3d3d2054
 800a1f8:	00000d3d 	.word	0x00000d3d
 800a1fc:	74696e69 	.word	0x74696e69
 800a200:	6d6f6320 	.word	0x6d6f6320
 800a204:	74656c70 	.word	0x74656c70
 800a208:	65203b65 	.word	0x65203b65
 800a20c:	7265746e 	.word	0x7265746e
 800a210:	20676e69 	.word	0x20676e69
 800a214:	6e69616d 	.word	0x6e69616d
 800a218:	6f6f6c20 	.word	0x6f6f6c20
 800a21c:	000d2e70 	.word	0x000d2e70
 800a220:	2044454c 	.word	0x2044454c
 800a224:	64206425 	.word	0x64206425
 800a228:	2073656f 	.word	0x2073656f
 800a22c:	20746f6e 	.word	0x20746f6e
 800a230:	73697865 	.word	0x73697865
 800a234:	00000a74 	.word	0x00000a74
 800a238:	68616f77 	.word	0x68616f77
 800a23c:	65687420 	.word	0x65687420
 800a240:	202e6572 	.word	0x202e6572
 800a244:	65697274 	.word	0x65697274
 800a248:	6f742064 	.word	0x6f742064
 800a24c:	69727720 	.word	0x69727720
 800a250:	30206574 	.word	0x30206574
 800a254:	34302578 	.word	0x34302578
 800a258:	6f742078 	.word	0x6f742078
 800a25c:	67657220 	.word	0x67657220
 800a260:	32302520 	.word	0x32302520
 800a264:	75622064 	.word	0x75622064
 800a268:	74692074 	.word	0x74692074
 800a26c:	61657220 	.word	0x61657220
 800a270:	61622064 	.word	0x61622064
 800a274:	25206b63 	.word	0x25206b63
 800a278:	0d783430 	.word	0x0d783430
 800a27c:	0000000a 	.word	0x0000000a
 800a280:	74656e65 	.word	0x74656e65
 800a284:	696e695f 	.word	0x696e695f
 800a288:	0d292874 	.word	0x0d292874
 800a28c:	00000000 	.word	0x00000000
 800a290:	74696177 	.word	0x74696177
 800a294:	20676e69 	.word	0x20676e69
 800a298:	20726f66 	.word	0x20726f66
 800a29c:	20594850 	.word	0x20594850
 800a2a0:	77206f74 	.word	0x77206f74
 800a2a4:	20656b61 	.word	0x20656b61
 800a2a8:	2e2e7075 	.word	0x2e2e7075
 800a2ac:	00000d2e 	.word	0x00000d2e
 800a2b0:	656e6f64 	.word	0x656e6f64
 800a2b4:	74697720 	.word	0x74697720
 800a2b8:	48502068 	.word	0x48502068
 800a2bc:	65722059 	.word	0x65722059
 800a2c0:	2e746573 	.word	0x2e746573
 800a2c4:	0000000d 	.word	0x0000000d
 800a2c8:	74746573 	.word	0x74746573
 800a2cc:	20676e69 	.word	0x20676e69
 800a2d0:	74666f73 	.word	0x74666f73
 800a2d4:	65726177 	.word	0x65726177
 800a2d8:	72747320 	.word	0x72747320
 800a2dc:	72207061 	.word	0x72207061
 800a2e0:	73696765 	.word	0x73696765
 800a2e4:	73726574 	.word	0x73726574
 800a2e8:	0d2e2e2e 	.word	0x0d2e2e2e
 800a2ec:	00000000 	.word	0x00000000
 800a2f0:	20594850 	.word	0x20594850
 800a2f4:	20676572 	.word	0x20676572
 800a2f8:	64323025 	.word	0x64323025
 800a2fc:	30203d20 	.word	0x30203d20
 800a300:	34302578 	.word	0x34302578
 800a304:	000a0d78 	.word	0x000a0d78

0800a308 <g_eth_src_mac>:
 800a308:	00c1f3a4 00000001 68686861 686e7520     ........ahhh unh
 800a318:	6c646e61 62206465 20647561 65746172     andled baud rate
 800a328:	6425203a 00000a0d 6c786d64 696e695f     : %d....dmxl_ini
 800a338:	0d292874 00000000 63656863 6d75736b     t().....checksum
 800a348:	69616620 3a64656c 636f6c20 30206c61      failed: local 0
 800a358:	32302578 3d212078 63657220 65766965     x%02x != receive
 800a368:	78302064 78323025 00000a0d 68616f77     d 0x%02x....woah
 800a378:	65687420 70206572 6e747261 202e7265      there partner. 
 800a388:	78656e75 74636570 64206465 206c786d     unexpected dmxl 
 800a398:	73207872 65746174 00000d21 6c786d64     rx state!...dmxl
 800a3a8:	20642520 74617473 72207375 72757465      %d status retur
 800a3b8:	656c206e 206c6576 6425203d 0000000a     n level = %d....
 800a3c8:	6c756f63 74276e64 6c6f7020 7473206c     couldn't poll st
 800a3d8:	73757461 74657220 206e7275 6576656c     atus return leve
 800a3e8:	6f66206c 6d642072 25206c78 000a0d64     l for dmxl %d...
 800a3f8:	65636572 64657669 20787220 35322040     received rx @ 25
 800a408:	626b2030 66207469 206d6f72 6c786d64     0 kbit from dmxl
 800a418:	0d642520 0000000a 72206f6e 65722078      %d.....no rx re
 800a428:	76696563 66206465 206d6f72 6c786d64     ceived from dmxl
 800a438:	2e642520 74202e2e 6e697972 37352067      %d... trying 57
 800a448:	20303036 64756162 0d2e2e2e 0000000a     600 baud........
 800a458:	00000112 00000112                       ........

0800a460 <g_tactile_sensors_per_port>:
 800a460:	0b090909                                ....

0800a464 <g_tactile_palm_addrs>:
 800a464:	66646260 74727068 007a7876 74636174     `bdfhprtvxz.tact
 800a474:	5f656c69 64697262 725f6567 74657365     ile_bridge_reset
 800a484:	000d2928 74636174 5f656c69 74696e69     ()..tactile_init
 800a494:	000d2928 74636174 20656c69 64697262     ()..tactile brid
 800a4a4:	25206567 65722064 64252067 7830203a     ge %d reg %d: 0x
 800a4b4:	78323025 00000a0d 656e6f64 74697720     %02x....done wit
 800a4c4:	61742068 6c697463 6e695f65 29287469     h tactile_init()
 800a4d4:	0000000d                                ....

0800a4d8 <g_tactile_finger_addrs>:
 800a4d8:	06040200 14121008 00000016 5f636e65     ............enc_
 800a4e8:	74696e69 000d2928                       init()..

0800a4f0 <poll_targets>:
 800a4f0:	08002be9 00000000 20010438 08002be9     .+......8.. .+..
 800a500:	00000001 2001043c 08002be9 00000002     ....<.. .+......
 800a510:	20010440 08002be9 00000003 20010444     @.. .+......D.. 
 800a520:	08001da1 00000000 2000006c 08001da1     ........l.. ....
 800a530:	00000001 20000070 08001da1 00000002     ....p.. ........
 800a540:	20000074 08001da1 00000003 20000078     t.. ........x.. 
 800a550:	08003041 00000000 2000007c              A0......|.. 

0800a55c <errSequence>:
 800a55c:	01020408 00000000 02010408 00000000     ................
 800a56c:	01040208 00000000 04010208 00000000     ................
 800a57c:	0e000804 00000000 08000804 00000000     ................
 800a58c:	04000804 00000000 02000804 00000000     ................
 800a59c:	08000204 00000000 04000204 00000000     ................
 800a5ac:	02000204 00000000 01000204 00000000     ................
 800a5bc:	00000043                                C...

0800a5c0 <_global_impure_ptr>:
 800a5c0:	20000088                                ... 

0800a5c4 <zeroes.6926>:
 800a5c4:	30303030 30303030 30303030 30303030     0000000000000000
 800a5d4:	00464e49 00666e69 004e414e 006e616e     INF.inf.NAN.nan.
 800a5e4:	33323130 37363534 42413938 46454443     0123456789ABCDEF
 800a5f4:	00000000 33323130 37363534 62613938     ....0123456789ab
 800a604:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
 800a614:	00000030                                0...

0800a618 <blanks.6925>:
 800a618:	20202020 20202020 20202020 20202020                     
 800a628:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
 800a638:	49534f50 00000058 0000002e 00000000     POSIX...........

0800a648 <__mprec_tens>:
 800a648:	00000000 3ff00000 00000000 40240000     .......?......$@
 800a658:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
 800a668:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
 800a678:	00000000 412e8480 00000000 416312d0     .......A......cA
 800a688:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
 800a698:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
 800a6a8:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
 800a6b8:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
 800a6c8:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
 800a6d8:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
 800a6e8:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
 800a6f8:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
 800a708:	79d99db4 44ea7843                       ...yCx.D

0800a710 <p05.5302>:
 800a710:	00000005 00000019 0000007d 00000000     ........}.......

0800a720 <__mprec_bigtens>:
 800a720:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
 800a730:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
 800a740:	7f73bf3c 75154fdd                       <.s..O.u

0800a748 <__mprec_tinytens>:
 800a748:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
 800a758:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
 800a768:	64ac6f43 0ac80628                       Co.d(...

0800a770 <zeroes.6869>:
 800a770:	30303030 30303030 30303030 30303030     0000000000000000

0800a780 <blanks.6868>:
 800a780:	20202020 20202020 20202020 20202020                     

0800a790 <_init>:
 800a790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a792:	bf00      	nop
 800a794:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a796:	bc08      	pop	{r3}
 800a798:	469e      	mov	lr, r3
 800a79a:	4770      	bx	lr

0800a79c <__init_array_start>:
 800a79c:	08004d01 	.word	0x08004d01

0800a7a0 <__frame_dummy_init_array_entry>:
 800a7a0:	08000425                                %...

0800a7a4 <_fini>:
 800a7a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7a6:	bf00      	nop
 800a7a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a7aa:	bc08      	pop	{r3}
 800a7ac:	469e      	mov	lr, r3
 800a7ae:	4770      	bx	lr

0800a7b0 <__fini_array_start>:
 800a7b0:	08000401 	.word	0x08000401
