// Seed: 2701529885
module module_0;
  wire id_1;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output logic id_0
);
  final id_0 <= "";
  module_0 modCall_1 ();
endmodule
module module_3 ();
  initial id_1[-1] <= -1;
  module_0 modCall_1 ();
  assign id_2 = id_2;
endmodule : SymbolIdentifier
module module_4 (
    id_1
);
  inout wire id_1;
  wire id_2;
  wire id_3, id_4;
  wire id_5, id_6;
  module_0 modCall_1 ();
  assign id_1[-1 : (-1)] = id_5;
endmodule
