{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 21:28:53 2022 " "Info: Processing started: Tue Jun 28 21:28:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PC -c PC --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PC -c PC --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "PC.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/程序计数器/PC/PC.bdf" { { 264 160 328 280 "clk" "" } } } } { "d:/qurtqus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qurtqus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|safe_q\[0\] lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|safe_q\[3\] 420.17 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 420.17 MHz between source register \"lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|safe_q\[0\]\" and destination register \"lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|safe_q\[3\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.467 ns + Longest register register " "Info: + Longest register to register delay is 1.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|safe_q\[0\] 1 REG LCFF_X41_Y41_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y41_N11; Fanout = 3; REG Node = 'lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|safe_q\[0\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_p2j.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/程序计数器/PC/db/cntr_p2j.tdf" 63 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.414 ns) 0.743 ns lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X41_Y41_N10 2 " "Info: 2: + IC(0.329 ns) + CELL(0.414 ns) = 0.743 ns; Loc. = LCCOMB_X41_Y41_N10; Fanout = 2; COMB Node = 'lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|counter_comb_bita0~COUT'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[0] lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_p2j.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/程序计数器/PC/db/cntr_p2j.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.814 ns lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X41_Y41_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.814 ns; Loc. = LCCOMB_X41_Y41_N12; Fanout = 2; COMB Node = 'lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|counter_comb_bita1~COUT'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_comb_bita0~COUT lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_p2j.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/程序计数器/PC/db/cntr_p2j.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 0.973 ns lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X41_Y41_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 0.973 ns; Loc. = LCCOMB_X41_Y41_N14; Fanout = 1; COMB Node = 'lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|counter_comb_bita2~COUT'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_comb_bita1~COUT lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_p2j.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/程序计数器/PC/db/cntr_p2j.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.383 ns lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|counter_comb_bita3 5 COMB LCCOMB_X41_Y41_N16 1 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.383 ns; Loc. = LCCOMB_X41_Y41_N16; Fanout = 1; COMB Node = 'lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|counter_comb_bita3'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_comb_bita2~COUT lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_p2j.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/程序计数器/PC/db/cntr_p2j.tdf" 52 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.467 ns lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|safe_q\[3\] 6 REG LCFF_X41_Y41_N17 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 1.467 ns; Loc. = LCFF_X41_Y41_N17; Fanout = 2; REG Node = 'lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|safe_q\[3\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_comb_bita3 lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_p2j.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/程序计数器/PC/db/cntr_p2j.tdf" 63 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.138 ns ( 77.57 % ) " "Info: Total cell delay = 1.138 ns ( 77.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.329 ns ( 22.43 % ) " "Info: Total interconnect delay = 0.329 ns ( 22.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[0] lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_comb_bita0~COUT lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_comb_bita1~COUT lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_comb_bita2~COUT lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_comb_bita3 lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "1.467 ns" { lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[0] {} lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_comb_bita0~COUT {} lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_comb_bita1~COUT {} lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_comb_bita2~COUT {} lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_comb_bita3 {} lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3] {} } { 0.000ns 0.329ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.159ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.758 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PC.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/程序计数器/PC/PC.bdf" { { 264 160 328 280 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.117 ns) + CELL(0.000 ns) 1.106 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.117 ns) + CELL(0.000 ns) = 1.106 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.117 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PC.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/程序计数器/PC/PC.bdf" { { 264 160 328 280 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.537 ns) 2.758 ns lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|safe_q\[3\] 3 REG LCFF_X41_Y41_N17 2 " "Info: 3: + IC(1.115 ns) + CELL(0.537 ns) = 2.758 ns; Loc. = LCFF_X41_Y41_N17; Fanout = 2; REG Node = 'lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|safe_q\[3\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { clk~clkctrl lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_p2j.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/程序计数器/PC/db/cntr_p2j.tdf" 63 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 55.33 % ) " "Info: Total cell delay = 1.526 ns ( 55.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.232 ns ( 44.67 % ) " "Info: Total interconnect delay = 1.232 ns ( 44.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { clk clk~clkctrl lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.117ns 1.115ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.758 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PC.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/程序计数器/PC/PC.bdf" { { 264 160 328 280 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.117 ns) + CELL(0.000 ns) 1.106 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.117 ns) + CELL(0.000 ns) = 1.106 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.117 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PC.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/程序计数器/PC/PC.bdf" { { 264 160 328 280 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.537 ns) 2.758 ns lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|safe_q\[0\] 3 REG LCFF_X41_Y41_N11 3 " "Info: 3: + IC(1.115 ns) + CELL(0.537 ns) = 2.758 ns; Loc. = LCFF_X41_Y41_N11; Fanout = 3; REG Node = 'lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|safe_q\[0\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { clk~clkctrl lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_p2j.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/程序计数器/PC/db/cntr_p2j.tdf" 63 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 55.33 % ) " "Info: Total cell delay = 1.526 ns ( 55.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.232 ns ( 44.67 % ) " "Info: Total interconnect delay = 1.232 ns ( 44.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { clk clk~clkctrl lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.117ns 1.115ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { clk clk~clkctrl lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.117ns 1.115ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { clk clk~clkctrl lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.117ns 1.115ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_p2j.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/程序计数器/PC/db/cntr_p2j.tdf" 63 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_p2j.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/程序计数器/PC/db/cntr_p2j.tdf" 63 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[0] lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_comb_bita0~COUT lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_comb_bita1~COUT lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_comb_bita2~COUT lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_comb_bita3 lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "1.467 ns" { lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[0] {} lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_comb_bita0~COUT {} lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_comb_bita1~COUT {} lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_comb_bita2~COUT {} lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_comb_bita3 {} lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3] {} } { 0.000ns 0.329ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.159ns 0.410ns 0.084ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { clk clk~clkctrl lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.117ns 1.115ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { clk clk~clkctrl lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.117ns 1.115ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3] {} } {  } {  } "" } } { "db/cntr_p2j.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/程序计数器/PC/db/cntr_p2j.tdf" 63 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|safe_q\[2\] PC_data\[2\] clk 5.036 ns register " "Info: tsu for register \"lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|safe_q\[2\]\" (data pin = \"PC_data\[2\]\", clock pin = \"clk\") is 5.036 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.830 ns + Longest pin register " "Info: + Longest pin to register delay is 7.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns PC_data\[2\] 1 PIN PIN_AC14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_AC14; Fanout = 1; PIN Node = 'PC_data\[2\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_data[2] } "NODE_NAME" } } { "PC.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/程序计数器/PC/PC.bdf" { { 232 160 328 248 "PC_data\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.238 ns) + CELL(0.150 ns) 7.208 ns lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|counter_reg_bit1a\[2\]~2 2 COMB LCCOMB_X41_Y41_N4 1 " "Info: 2: + IC(6.238 ns) + CELL(0.150 ns) = 7.208 ns; Loc. = LCCOMB_X41_Y41_N4; Fanout = 1; COMB Node = 'lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|counter_reg_bit1a\[2\]~2'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "6.388 ns" { PC_data[2] lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_reg_bit1a[2]~2 } "NODE_NAME" } } { "db/cntr_p2j.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/程序计数器/PC/db/cntr_p2j.tdf" 57 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.366 ns) 7.830 ns lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|safe_q\[2\] 3 REG LCFF_X41_Y41_N15 3 " "Info: 3: + IC(0.256 ns) + CELL(0.366 ns) = 7.830 ns; Loc. = LCFF_X41_Y41_N15; Fanout = 3; REG Node = 'lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|safe_q\[2\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.622 ns" { lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_reg_bit1a[2]~2 lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_p2j.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/程序计数器/PC/db/cntr_p2j.tdf" 63 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.336 ns ( 17.06 % ) " "Info: Total cell delay = 1.336 ns ( 17.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.494 ns ( 82.94 % ) " "Info: Total interconnect delay = 6.494 ns ( 82.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "7.830 ns" { PC_data[2] lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_reg_bit1a[2]~2 lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "7.830 ns" { PC_data[2] {} PC_data[2]~combout {} lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_reg_bit1a[2]~2 {} lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 6.238ns 0.256ns } { 0.000ns 0.820ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_p2j.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/程序计数器/PC/db/cntr_p2j.tdf" 63 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.758 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PC.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/程序计数器/PC/PC.bdf" { { 264 160 328 280 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.117 ns) + CELL(0.000 ns) 1.106 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.117 ns) + CELL(0.000 ns) = 1.106 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.117 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PC.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/程序计数器/PC/PC.bdf" { { 264 160 328 280 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.537 ns) 2.758 ns lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|safe_q\[2\] 3 REG LCFF_X41_Y41_N15 3 " "Info: 3: + IC(1.115 ns) + CELL(0.537 ns) = 2.758 ns; Loc. = LCFF_X41_Y41_N15; Fanout = 3; REG Node = 'lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|safe_q\[2\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { clk~clkctrl lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_p2j.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/程序计数器/PC/db/cntr_p2j.tdf" 63 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 55.33 % ) " "Info: Total cell delay = 1.526 ns ( 55.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.232 ns ( 44.67 % ) " "Info: Total interconnect delay = 1.232 ns ( 44.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { clk clk~clkctrl lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.117ns 1.115ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "7.830 ns" { PC_data[2] lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_reg_bit1a[2]~2 lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "7.830 ns" { PC_data[2] {} PC_data[2]~combout {} lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_reg_bit1a[2]~2 {} lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 6.238ns 0.256ns } { 0.000ns 0.820ns 0.150ns 0.366ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { clk clk~clkctrl lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.117ns 1.115ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk AD\[1\] lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|safe_q\[1\] 11.698 ns register " "Info: tco from clock \"clk\" to destination pin \"AD\[1\]\" through register \"lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|safe_q\[1\]\" is 11.698 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.758 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PC.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/程序计数器/PC/PC.bdf" { { 264 160 328 280 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.117 ns) + CELL(0.000 ns) 1.106 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.117 ns) + CELL(0.000 ns) = 1.106 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.117 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PC.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/程序计数器/PC/PC.bdf" { { 264 160 328 280 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.537 ns) 2.758 ns lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|safe_q\[1\] 3 REG LCFF_X41_Y41_N13 3 " "Info: 3: + IC(1.115 ns) + CELL(0.537 ns) = 2.758 ns; Loc. = LCFF_X41_Y41_N13; Fanout = 3; REG Node = 'lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|safe_q\[1\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { clk~clkctrl lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_p2j.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/程序计数器/PC/db/cntr_p2j.tdf" 63 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 55.33 % ) " "Info: Total cell delay = 1.526 ns ( 55.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.232 ns ( 44.67 % ) " "Info: Total interconnect delay = 1.232 ns ( 44.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { clk clk~clkctrl lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.117ns 1.115ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_p2j.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/程序计数器/PC/db/cntr_p2j.tdf" 63 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.690 ns + Longest register pin " "Info: + Longest register to pin delay is 8.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|safe_q\[1\] 1 REG LCFF_X41_Y41_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y41_N13; Fanout = 3; REG Node = 'lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|safe_q\[1\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_p2j.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/程序计数器/PC/db/cntr_p2j.tdf" 63 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.902 ns) + CELL(2.788 ns) 8.690 ns AD\[1\] 2 PIN PIN_AF13 0 " "Info: 2: + IC(5.902 ns) + CELL(2.788 ns) = 8.690 ns; Loc. = PIN_AF13; Fanout = 0; PIN Node = 'AD\[1\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "8.690 ns" { lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[1] AD[1] } "NODE_NAME" } } { "PC.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/程序计数器/PC/PC.bdf" { { 240 608 784 256 "AD\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 32.08 % ) " "Info: Total cell delay = 2.788 ns ( 32.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.902 ns ( 67.92 % ) " "Info: Total interconnect delay = 5.902 ns ( 67.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "8.690 ns" { lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[1] AD[1] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "8.690 ns" { lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[1] {} AD[1] {} } { 0.000ns 5.902ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { clk clk~clkctrl lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.117ns 1.115ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "8.690 ns" { lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[1] AD[1] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "8.690 ns" { lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[1] {} AD[1] {} } { 0.000ns 5.902ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|safe_q\[3\] RST clk 0.454 ns register " "Info: th for register \"lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|safe_q\[3\]\" (data pin = \"RST\", clock pin = \"clk\") is 0.454 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.758 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PC.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/程序计数器/PC/PC.bdf" { { 264 160 328 280 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.117 ns) + CELL(0.000 ns) 1.106 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.117 ns) + CELL(0.000 ns) = 1.106 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.117 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PC.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/程序计数器/PC/PC.bdf" { { 264 160 328 280 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.537 ns) 2.758 ns lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|safe_q\[3\] 3 REG LCFF_X41_Y41_N17 2 " "Info: 3: + IC(1.115 ns) + CELL(0.537 ns) = 2.758 ns; Loc. = LCFF_X41_Y41_N17; Fanout = 2; REG Node = 'lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|safe_q\[3\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { clk~clkctrl lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_p2j.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/程序计数器/PC/db/cntr_p2j.tdf" 63 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 55.33 % ) " "Info: Total cell delay = 1.526 ns ( 55.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.232 ns ( 44.67 % ) " "Info: Total interconnect delay = 1.232 ns ( 44.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { clk clk~clkctrl lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.117ns 1.115ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/cntr_p2j.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/程序计数器/PC/db/cntr_p2j.tdf" 63 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.570 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns RST 1 PIN PIN_D13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 5; PIN Node = 'RST'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "PC.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/程序计数器/PC/PC.bdf" { { 200 160 328 216 "RST" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.150 ns) 1.957 ns lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|counter_reg_bit1a\[3\]~0 2 COMB LCCOMB_X41_Y41_N24 1 " "Info: 2: + IC(0.828 ns) + CELL(0.150 ns) = 1.957 ns; Loc. = LCCOMB_X41_Y41_N24; Fanout = 1; COMB Node = 'lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|counter_reg_bit1a\[3\]~0'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { RST lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_reg_bit1a[3]~0 } "NODE_NAME" } } { "db/cntr_p2j.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/程序计数器/PC/db/cntr_p2j.tdf" 57 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.366 ns) 2.570 ns lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|safe_q\[3\] 3 REG LCFF_X41_Y41_N17 2 " "Info: 3: + IC(0.247 ns) + CELL(0.366 ns) = 2.570 ns; Loc. = LCFF_X41_Y41_N17; Fanout = 2; REG Node = 'lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\|safe_q\[3\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_reg_bit1a[3]~0 lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_p2j.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/程序计数器/PC/db/cntr_p2j.tdf" 63 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.495 ns ( 58.17 % ) " "Info: Total cell delay = 1.495 ns ( 58.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.075 ns ( 41.83 % ) " "Info: Total interconnect delay = 1.075 ns ( 41.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { RST lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_reg_bit1a[3]~0 lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { RST {} RST~combout {} lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_reg_bit1a[3]~0 {} lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.828ns 0.247ns } { 0.000ns 0.979ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { clk clk~clkctrl lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.117ns 1.115ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { RST lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_reg_bit1a[3]~0 lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { RST {} RST~combout {} lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_reg_bit1a[3]~0 {} lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.828ns 0.247ns } { 0.000ns 0.979ns 0.150ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 21:28:53 2022 " "Info: Processing ended: Tue Jun 28 21:28:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
