    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; SW2Debounce_clock
SW2Debounce_clock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
SW2Debounce_clock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
SW2Debounce_clock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
SW2Debounce_clock__CFG2_SRC_SEL_MASK EQU 0x07
SW2Debounce_clock__INDEX EQU 0x00
SW2Debounce_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SW2Debounce_clock__PM_ACT_MSK EQU 0x01
SW2Debounce_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SW2Debounce_clock__PM_STBY_MSK EQU 0x01

; Display_LCDPort
Display_LCDPort__0__MASK EQU 0x01
Display_LCDPort__0__PC EQU CYREG_PRT2_PC0
Display_LCDPort__0__PORT EQU 2
Display_LCDPort__0__SHIFT EQU 0
Display_LCDPort__1__MASK EQU 0x02
Display_LCDPort__1__PC EQU CYREG_PRT2_PC1
Display_LCDPort__1__PORT EQU 2
Display_LCDPort__1__SHIFT EQU 1
Display_LCDPort__2__MASK EQU 0x04
Display_LCDPort__2__PC EQU CYREG_PRT2_PC2
Display_LCDPort__2__PORT EQU 2
Display_LCDPort__2__SHIFT EQU 2
Display_LCDPort__3__MASK EQU 0x08
Display_LCDPort__3__PC EQU CYREG_PRT2_PC3
Display_LCDPort__3__PORT EQU 2
Display_LCDPort__3__SHIFT EQU 3
Display_LCDPort__4__MASK EQU 0x10
Display_LCDPort__4__PC EQU CYREG_PRT2_PC4
Display_LCDPort__4__PORT EQU 2
Display_LCDPort__4__SHIFT EQU 4
Display_LCDPort__5__MASK EQU 0x20
Display_LCDPort__5__PC EQU CYREG_PRT2_PC5
Display_LCDPort__5__PORT EQU 2
Display_LCDPort__5__SHIFT EQU 5
Display_LCDPort__6__MASK EQU 0x40
Display_LCDPort__6__PC EQU CYREG_PRT2_PC6
Display_LCDPort__6__PORT EQU 2
Display_LCDPort__6__SHIFT EQU 6
Display_LCDPort__AG EQU CYREG_PRT2_AG
Display_LCDPort__AMUX EQU CYREG_PRT2_AMUX
Display_LCDPort__BIE EQU CYREG_PRT2_BIE
Display_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Display_LCDPort__BYP EQU CYREG_PRT2_BYP
Display_LCDPort__CTL EQU CYREG_PRT2_CTL
Display_LCDPort__DM0 EQU CYREG_PRT2_DM0
Display_LCDPort__DM1 EQU CYREG_PRT2_DM1
Display_LCDPort__DM2 EQU CYREG_PRT2_DM2
Display_LCDPort__DR EQU CYREG_PRT2_DR
Display_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
Display_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Display_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
Display_LCDPort__MASK EQU 0x7F
Display_LCDPort__PORT EQU 2
Display_LCDPort__PRT EQU CYREG_PRT2_PRT
Display_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Display_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Display_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Display_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Display_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Display_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Display_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Display_LCDPort__PS EQU CYREG_PRT2_PS
Display_LCDPort__SHIFT EQU 0
Display_LCDPort__SLW EQU CYREG_PRT2_SLW

; SW2ISR
SW2ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SW2ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SW2ISR__INTC_MASK EQU 0x01
SW2ISR__INTC_NUMBER EQU 0
SW2ISR__INTC_PRIOR_NUM EQU 7
SW2ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
SW2ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SW2ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; LED4
LED4__0__MASK EQU 0x08
LED4__0__PC EQU CYREG_PRT6_PC3
LED4__0__PORT EQU 6
LED4__0__SHIFT EQU 3
LED4__AG EQU CYREG_PRT6_AG
LED4__AMUX EQU CYREG_PRT6_AMUX
LED4__BIE EQU CYREG_PRT6_BIE
LED4__BIT_MASK EQU CYREG_PRT6_BIT_MASK
LED4__BYP EQU CYREG_PRT6_BYP
LED4__CTL EQU CYREG_PRT6_CTL
LED4__DM0 EQU CYREG_PRT6_DM0
LED4__DM1 EQU CYREG_PRT6_DM1
LED4__DM2 EQU CYREG_PRT6_DM2
LED4__DR EQU CYREG_PRT6_DR
LED4__INP_DIS EQU CYREG_PRT6_INP_DIS
LED4__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
LED4__LCD_EN EQU CYREG_PRT6_LCD_EN
LED4__MASK EQU 0x08
LED4__PORT EQU 6
LED4__PRT EQU CYREG_PRT6_PRT
LED4__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
LED4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
LED4__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
LED4__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
LED4__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
LED4__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
LED4__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
LED4__PS EQU CYREG_PRT6_PS
LED4__SHIFT EQU 3
LED4__SLW EQU CYREG_PRT6_SLW

; SW2
SW2__0__MASK EQU 0x02
SW2__0__PC EQU CYREG_PRT6_PC1
SW2__0__PORT EQU 6
SW2__0__SHIFT EQU 1
SW2__AG EQU CYREG_PRT6_AG
SW2__AMUX EQU CYREG_PRT6_AMUX
SW2__BIE EQU CYREG_PRT6_BIE
SW2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
SW2__BYP EQU CYREG_PRT6_BYP
SW2__CTL EQU CYREG_PRT6_CTL
SW2__DM0 EQU CYREG_PRT6_DM0
SW2__DM1 EQU CYREG_PRT6_DM1
SW2__DM2 EQU CYREG_PRT6_DM2
SW2__DR EQU CYREG_PRT6_DR
SW2__INP_DIS EQU CYREG_PRT6_INP_DIS
SW2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
SW2__LCD_EN EQU CYREG_PRT6_LCD_EN
SW2__MASK EQU 0x02
SW2__PORT EQU 6
SW2__PRT EQU CYREG_PRT6_PRT
SW2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
SW2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
SW2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
SW2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
SW2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
SW2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
SW2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
SW2__PS EQU CYREG_PRT6_PS
SW2__SHIFT EQU 1
SW2__SLW EQU CYREG_PRT6_SLW

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PSOC5LP
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
