Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Jul 28 04:53:46 2020
| Host         : shreyas-Lenovo-ideapad-500S-14ISK running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file pz_7z030_axieth_wrapper_timing_summary_routed.rpt -pb pz_7z030_axieth_wrapper_timing_summary_routed.pb -rpx pz_7z030_axieth_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : pz_7z030_axieth_wrapper
| Device       : 7z030-sbg485
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 4 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.486        0.000                      0               153613        0.032        0.000                      0               152989        0.264        0.000                       0                 59277  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                              ------------         ----------      --------------
clk_fpga_0                                                         {0.000 5.000}        10.000          100.000         
pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk        {0.000 4.000}        8.000           125.000         
pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_rx_clk        {0.000 4.000}        8.000           125.000         
pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_rx_clk        {0.000 4.000}        8.000           125.000         
pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_rx_clk        {0.000 4.000}        8.000           125.000         
ref_clk_clk_p                                                      {0.000 4.000}        8.000           125.000         
  clk_out1_pz_7z030_axieth_clk_wiz_0_0                             {0.000 4.000}        8.000           125.000         
    clkfbout                                                       {0.000 4.000}        8.000           125.000         
    clkout0                                                        {0.000 4.000}        8.000           125.000         
    clkout1                                                        {2.000 6.000}        8.000           125.000         
      pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {2.000 6.000}        8.000           125.000         
      pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_tx_clk  {2.000 6.000}        8.000           125.000         
      pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_tx_clk  {2.000 6.000}        8.000           125.000         
      pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_tx_clk  {2.000 6.000}        8.000           125.000         
  clk_out2_pz_7z030_axieth_clk_wiz_0_0                             {0.000 2.500}        5.000           200.000         
  clkfbout_pz_7z030_axieth_clk_wiz_0_0                             {0.000 4.000}        8.000           125.000         
rgmii_port_0_rxc                                                   {0.000 4.000}        8.000           125.000         
rgmii_port_1_rxc                                                   {0.000 4.000}        8.000           125.000         
rgmii_port_2_rxc                                                   {0.000 4.000}        8.000           125.000         
rgmii_port_3_rxc                                                   {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                    1.030        0.000                      0                35754        0.032        0.000                      0                35754        4.090        0.000                       0                 14695  
ref_clk_clk_p                                                                                                                                                                             2.000        0.000                       0                     1  
  clk_out1_pz_7z030_axieth_clk_wiz_0_0        1.337        0.000                      0                75100        0.038        0.000                      0                75100        2.000        0.000                       0                 28031  
    clkfbout                                                                                                                                                                              6.751        0.000                       0                     2  
    clkout0                                   0.767        0.000                      0                18504        0.043        0.000                      0                18504        3.090        0.000                       0                  7860  
    clkout1                                   4.639        0.000                      0                  196        0.108        0.000                      0                  196        3.600        0.000                       0                   150  
  clk_out2_pz_7z030_axieth_clk_wiz_0_0        3.198        0.000                      0                   31        0.108        0.000                      0                   31        0.264        0.000                       0                    23  
  clkfbout_pz_7z030_axieth_clk_wiz_0_0                                                                                                                                                    6.400        0.000                       0                     3  
rgmii_port_0_rxc                              2.241        0.000                      0                 5371        0.032        0.000                      0                 5371        3.090        0.000                       0                  2128  
rgmii_port_1_rxc                              2.121        0.000                      0                 5371        0.041        0.000                      0                 5371        3.090        0.000                       0                  2128  
rgmii_port_2_rxc                              2.328        0.000                      0                 5371        0.069        0.000                      0                 5371        3.090        0.000                       0                  2128  
rgmii_port_3_rxc                              0.790        0.000                      0                 5371        0.054        0.000                      0                 5371        3.090        0.000                       0                  2128  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                   To Clock                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                   --------                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_pz_7z030_axieth_clk_wiz_0_0                         clk_fpga_0                                                         6.789        0.000                      0                  160                                                                        
clkout0                                                      clk_fpga_0                                                         4.142        0.000                      0                  132                                                                        
clk_fpga_0                                                   clk_out1_pz_7z030_axieth_clk_wiz_0_0                               9.032        0.000                      0                  160                                                                        
clk_fpga_0                                                   clkout0                                                            1.670        0.000                      0                  388                                                                        
clkout1                                                      clkout0                                                            4.764        0.000                      0                   12        1.689        0.000                      0                   12  
rgmii_port_0_rxc                                             clkout0                                                            4.903        0.000                      0                   58                                                                        
rgmii_port_1_rxc                                             clkout0                                                            4.963        0.000                      0                   58                                                                        
rgmii_port_2_rxc                                             clkout0                                                            4.847        0.000                      0                   58                                                                        
rgmii_port_3_rxc                                             clkout0                                                            4.626        0.000                      0                   58                                                                        
clkout0                                                      clkout1                                                            0.654        0.000                      0                    8        5.691        0.000                      0                    8  
clkout0                                                      pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk        0.540        0.000                      0                    5        0.561        0.000                      0                    5  
clkout0                                                      pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_tx_clk        0.512        0.000                      0                    5        0.577        0.000                      0                    5  
clkout0                                                      pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_tx_clk        0.535        0.000                      0                    5        0.610        0.000                      0                    5  
clkout0                                                      pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_tx_clk        0.567        0.000                      0                    5        0.577        0.000                      0                    5  
clk_fpga_0                                                   rgmii_port_0_rxc                                                   4.984        0.000                      0                    9                                                                        
pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  rgmii_port_0_rxc                                                   0.505        0.000                      0                    5        0.183        0.000                      0                    5  
clk_fpga_0                                                   rgmii_port_1_rxc                                                   4.781        0.000                      0                    9                                                                        
pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_rx_clk  rgmii_port_1_rxc                                                   0.486        0.000                      0                    5        0.200        0.000                      0                    5  
clk_fpga_0                                                   rgmii_port_2_rxc                                                   5.030        0.000                      0                    9                                                                        
pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_rx_clk  rgmii_port_2_rxc                                                   0.555        0.000                      0                    5        0.157        0.000                      0                    5  
clk_fpga_0                                                   rgmii_port_3_rxc                                                   4.813        0.000                      0                    9                                                                        
pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_rx_clk  rgmii_port_3_rxc                                                   0.508        0.000                      0                    5        0.181        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                            From Clock                            To Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                            ----------                            --------                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                     clk_fpga_0                            clk_fpga_0                                  7.478        0.000                      0                  968        0.275        0.000                      0                  968  
**async_default**                     clk_out1_pz_7z030_axieth_clk_wiz_0_0  clk_out1_pz_7z030_axieth_clk_wiz_0_0        5.686        0.000                      0                  888        0.075        0.000                      0                  888  
**async_default**                     rgmii_port_0_rxc                      rgmii_port_0_rxc                            6.868        0.000                      0                    1        0.442        0.000                      0                    1  
**async_default**                     rgmii_port_1_rxc                      rgmii_port_1_rxc                            7.055        0.000                      0                    1        0.306        0.000                      0                    1  
**async_default**                     rgmii_port_2_rxc                      rgmii_port_2_rxc                            6.985        0.000                      0                    1        0.311        0.000                      0                    1  
**async_default**                     rgmii_port_3_rxc                      rgmii_port_3_rxc                            6.928        0.000                      0                    1        0.400        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.030ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/TPID0_I/reg_data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.694ns  (logic 1.450ns (16.678%)  route 7.244ns (83.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 12.356 - 10.000 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       1.456     2.512    pz_7z030_axieth_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     3.962 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=52, routed)          7.244    11.206    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/TPID0_I/S_AXI_WDATA[4]
    SLICE_X104Y72        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/TPID0_I/reg_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       1.340    12.356    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/TPID0_I/S_AXI_ACLK
    SLICE_X104Y72        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/TPID0_I/reg_data_reg[27]/C
                         clock pessimism              0.040    12.396    
                         clock uncertainty           -0.154    12.242    
    SLICE_X104Y72        FDRE (Setup_fdre_C_D)       -0.006    12.236    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/TPID0_I/reg_data_reg[27]
  -------------------------------------------------------------------
                         required time                         12.236    
                         arrival time                         -11.206    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.042ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/TP_I/reg_data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.683ns  (logic 1.450ns (16.699%)  route 7.233ns (83.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 12.357 - 10.000 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       1.456     2.512    pz_7z030_axieth_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     3.962 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=52, routed)          7.233    11.195    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/TP_I/S_AXI_WDATA[4]
    SLICE_X108Y71        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/TP_I/reg_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       1.341    12.357    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/TP_I/S_AXI_ACLK
    SLICE_X108Y71        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/TP_I/reg_data_reg[27]/C
                         clock pessimism              0.040    12.397    
                         clock uncertainty           -0.154    12.243    
    SLICE_X108Y71        FDRE (Setup_fdre_C_D)       -0.006    12.237    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/TP_I/reg_data_reg[27]
  -------------------------------------------------------------------
                         required time                         12.237    
                         arrival time                         -11.195    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.063ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.668ns  (logic 1.450ns (16.729%)  route 7.218ns (83.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.355ns = ( 12.355 - 10.000 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       1.456     2.512    pz_7z030_axieth_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     3.962 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=52, routed)          7.218    11.180    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/CR_I/S_AXI_WDATA[3]
    SLICE_X104Y73        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       1.339    12.355    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/CR_I/S_AXI_ACLK
    SLICE_X104Y73        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[27]/C
                         clock pessimism              0.040    12.395    
                         clock uncertainty           -0.154    12.241    
    SLICE_X104Y73        FDRE (Setup_fdre_C_D)        0.002    12.243    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[27]
  -------------------------------------------------------------------
                         required time                         12.243    
                         arrival time                         -11.180    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.213ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/IE_I/reg_data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.493ns  (logic 1.450ns (17.073%)  route 7.043ns (82.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 12.352 - 10.000 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       1.456     2.512    pz_7z030_axieth_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     3.962 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=52, routed)          7.043    11.005    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/IE_I/S_AXI_WDATA[4]
    SLICE_X103Y75        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/IE_I/reg_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       1.336    12.352    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/IE_I/S_AXI_ACLK
    SLICE_X103Y75        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/IE_I/reg_data_reg[27]/C
                         clock pessimism              0.040    12.392    
                         clock uncertainty           -0.154    12.238    
    SLICE_X103Y75        FDRE (Setup_fdre_C_D)       -0.020    12.218    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/IE_I/reg_data_reg[27]
  -------------------------------------------------------------------
                         required time                         12.218    
                         arrival time                         -11.005    
  -------------------------------------------------------------------
                         slack                                  1.213    

Slack (MET) :             1.234ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/TPID1_I/reg_data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.462ns  (logic 1.450ns (17.135%)  route 7.012ns (82.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 12.352 - 10.000 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       1.456     2.512    pz_7z030_axieth_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     3.962 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=52, routed)          7.012    10.974    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/TPID1_I/S_AXI_WDATA[4]
    SLICE_X103Y74        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/TPID1_I/reg_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       1.336    12.352    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/TPID1_I/S_AXI_ACLK
    SLICE_X103Y74        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/TPID1_I/reg_data_reg[27]/C
                         clock pessimism              0.040    12.392    
                         clock uncertainty           -0.154    12.238    
    SLICE_X103Y74        FDRE (Setup_fdre_C_D)       -0.030    12.208    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/TPID1_I/reg_data_reg[27]
  -------------------------------------------------------------------
                         required time                         12.208    
                         arrival time                         -10.974    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.293ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/RTAG_I/reg_data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.396ns  (logic 1.450ns (17.270%)  route 6.946ns (82.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.349ns = ( 12.349 - 10.000 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       1.456     2.512    pz_7z030_axieth_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     3.962 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=52, routed)          6.946    10.908    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/RTAG_I/S_AXI_WDATA[4]
    SLICE_X98Y75         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/RTAG_I/reg_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       1.333    12.349    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/RTAG_I/S_AXI_ACLK
    SLICE_X98Y75         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/RTAG_I/reg_data_reg[27]/C
                         clock pessimism              0.040    12.389    
                         clock uncertainty           -0.154    12.235    
    SLICE_X98Y75         FDRE (Setup_fdre_C_D)       -0.034    12.201    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/RTAG_I/reg_data_reg[27]
  -------------------------------------------------------------------
                         required time                         12.201    
                         arrival time                         -10.908    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.296ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/UAWL_I/reg_data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.393ns  (logic 1.450ns (17.277%)  route 6.943ns (82.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.349ns = ( 12.349 - 10.000 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       1.456     2.512    pz_7z030_axieth_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     3.962 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=52, routed)          6.943    10.905    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/UAWL_I/S_AXI_WDATA[4]
    SLICE_X99Y75         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/UAWL_I/reg_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       1.333    12.349    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/UAWL_I/S_AXI_ACLK
    SLICE_X99Y75         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/UAWL_I/reg_data_reg[27]/C
                         clock pessimism              0.040    12.389    
                         clock uncertainty           -0.154    12.235    
    SLICE_X99Y75         FDRE (Setup_fdre_C_D)       -0.034    12.201    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/UAWL_I/reg_data_reg[27]
  -------------------------------------------------------------------
                         required time                         12.201    
                         arrival time                         -10.905    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.401ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/IS_I/reg_data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.359ns  (logic 1.503ns (17.981%)  route 6.856ns (82.019%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 12.351 - 10.000 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       1.456     2.512    pz_7z030_axieth_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     3.962 f  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=52, routed)          6.856    10.818    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/S_AXI_WDATA[3]
    SLICE_X99Y76         LUT5 (Prop_lut5_I0_O)        0.053    10.871 r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/reg_data[27]_i_1/O
                         net (fo=1, routed)           0.000    10.871    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/IS_I/ClkBSignalOut_reg_0
    SLICE_X99Y76         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/IS_I/reg_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       1.335    12.351    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/IS_I/S_AXI_ACLK
    SLICE_X99Y76         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/IS_I/reg_data_reg[27]/C
                         clock pessimism              0.040    12.391    
                         clock uncertainty           -0.154    12.237    
    SLICE_X99Y76         FDRE (Setup_fdre_C_D)        0.035    12.272    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/IS_I/reg_data_reg[27]
  -------------------------------------------------------------------
                         required time                         12.272    
                         arrival time                         -10.871    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.461ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/UAWU_I/reg_data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.236ns  (logic 1.450ns (17.606%)  route 6.786ns (82.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.355ns = ( 12.355 - 10.000 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       1.456     2.512    pz_7z030_axieth_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     3.962 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=52, routed)          6.786    10.748    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/UAWU_I/S_AXI_WDATA[4]
    SLICE_X103Y72        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/UAWU_I/reg_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       1.339    12.355    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/UAWU_I/S_AXI_ACLK
    SLICE_X103Y72        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/UAWU_I/reg_data_reg[27]/C
                         clock pessimism              0.040    12.395    
                         clock uncertainty           -0.154    12.241    
    SLICE_X103Y72        FDRE (Setup_fdre_C_D)       -0.032    12.209    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/UAWU_I/reg_data_reg[27]
  -------------------------------------------------------------------
                         required time                         12.209    
                         arrival time                         -10.748    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.552ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/TTAG_I/reg_data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.161ns  (logic 1.450ns (17.767%)  route 6.711ns (82.234%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.349ns = ( 12.349 - 10.000 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       1.456     2.512    pz_7z030_axieth_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     3.962 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=52, routed)          6.711    10.673    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/TTAG_I/S_AXI_WDATA[4]
    SLICE_X100Y75        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/TTAG_I/reg_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       1.333    12.349    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/TTAG_I/S_AXI_ACLK
    SLICE_X100Y75        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/TTAG_I/reg_data_reg[27]/C
                         clock pessimism              0.040    12.389    
                         clock uncertainty           -0.154    12.235    
    SLICE_X100Y75        FDRE (Setup_fdre_C_D)       -0.009    12.226    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/TTAG_I/reg_data_reg[27]
  -------------------------------------------------------------------
                         required time                         12.226    
                         arrival time                         -10.673    
  -------------------------------------------------------------------
                         slack                                  1.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/ip2bus_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.129ns (39.587%)  route 0.197ns (60.413%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       0.531     0.873    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X71Y100        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data_reg[18]/Q
                         net (fo=2, routed)           0.197     1.170    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data_reg_n_0_[18]
    SLICE_X71Y99         LUT2 (Prop_lut2_I0_O)        0.029     1.199 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data[18]_i_1__0/O
                         net (fo=1, routed)           0.000     1.199    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst_n_27
    SLICE_X71Y99         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/ip2bus_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       0.750     1.130    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/bus2ip_clk
    SLICE_X71Y99         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/ip2bus_data_reg[18]/C
                         clock pessimism             -0.038     1.092    
    SLICE_X71Y99         FDRE (Hold_fdre_C_D)         0.075     1.167    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/ip2bus_data_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.100ns (28.577%)  route 0.250ns (71.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       0.629     0.971    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X11Y29         FDCE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.100     1.071 r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=98, routed)          0.250     1.321    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X10Y27         RAMD32                                       r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       0.847     1.227    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X10Y27         RAMD32                                       r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
                         clock pessimism             -0.246     0.981    
    SLICE_X10Y27         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     1.275    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.100ns (28.577%)  route 0.250ns (71.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       0.629     0.971    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X11Y29         FDCE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.100     1.071 r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=98, routed)          0.250     1.321    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X10Y27         RAMD32                                       r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       0.847     1.227    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X10Y27         RAMD32                                       r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
                         clock pessimism             -0.246     0.981    
    SLICE_X10Y27         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     1.275    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.100ns (28.577%)  route 0.250ns (71.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       0.629     0.971    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X11Y29         FDCE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.100     1.071 r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=98, routed)          0.250     1.321    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X10Y27         RAMD32                                       r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       0.847     1.227    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X10Y27         RAMD32                                       r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/CLK
                         clock pessimism             -0.246     0.981    
    SLICE_X10Y27         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     1.275    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.100ns (28.577%)  route 0.250ns (71.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       0.629     0.971    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X11Y29         FDCE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.100     1.071 r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=98, routed)          0.250     1.321    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X10Y27         RAMD32                                       r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       0.847     1.227    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X10Y27         RAMD32                                       r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/CLK
                         clock pessimism             -0.246     0.981    
    SLICE_X10Y27         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     1.275    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.100ns (28.577%)  route 0.250ns (71.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       0.629     0.971    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X11Y29         FDCE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.100     1.071 r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=98, routed)          0.250     1.321    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X10Y27         RAMD32                                       r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       0.847     1.227    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X10Y27         RAMD32                                       r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/CLK
                         clock pessimism             -0.246     0.981    
    SLICE_X10Y27         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     1.275    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.100ns (28.577%)  route 0.250ns (71.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       0.629     0.971    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X11Y29         FDCE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.100     1.071 r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=98, routed)          0.250     1.321    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X10Y27         RAMD32                                       r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       0.847     1.227    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X10Y27         RAMD32                                       r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/CLK
                         clock pessimism             -0.246     0.981    
    SLICE_X10Y27         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     1.275    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.100ns (28.577%)  route 0.250ns (71.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       0.629     0.971    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X11Y29         FDCE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.100     1.071 r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=98, routed)          0.250     1.321    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X10Y27         RAMS32                                       r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       0.847     1.227    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X10Y27         RAMS32                                       r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/CLK
                         clock pessimism             -0.246     0.981    
    SLICE_X10Y27         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.294     1.275    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.100ns (28.577%)  route 0.250ns (71.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       0.629     0.971    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X11Y29         FDCE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.100     1.071 r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=98, routed)          0.250     1.321    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X10Y27         RAMS32                                       r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       0.847     1.227    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X10Y27         RAMS32                                       r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/CLK
                         clock pessimism             -0.246     0.981    
    SLICE_X10Y27         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.294     1.275    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.100ns (35.031%)  route 0.185ns (64.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       0.585     0.927    pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y97         FDCE                                         r  pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y97         FDCE (Prop_fdce_C_Q)         0.100     1.027 r  pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.185     1.212    pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X20Y96         RAMD32                                       r  pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       0.786     1.166    pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X20Y96         RAMD32                                       r  pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.226     0.940    
    SLICE_X20Y96         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225     1.165    pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.600         10.000      8.400      BUFGCTRL_X0Y16  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X94Y89    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/request_toggle_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X53Y138   pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/sync_response/data_sync_reg1/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X53Y138   pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/sync_response/data_sync_reg2/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X53Y138   pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/sync_response/data_sync_reg4/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X43Y105   pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT0/ClkASignalToggleSyncReg_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X54Y104   pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT0/data_sync/data_sync1_i/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X54Y104   pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT0/data_sync/data_sync2_i/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X54Y104   pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT0/data_sync/data_sync4_i/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X54Y104   pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT0/data_sync/data_sync6_i/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X4Y82     pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X4Y82     pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X6Y72     pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X6Y72     pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X6Y72     pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X6Y72     pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X6Y72     pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X6Y72     pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.910         5.000       4.090      SLICE_X6Y72     pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.910         5.000       4.090      SLICE_X6Y72     pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X30Y53    pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X30Y53    pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X30Y53    pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X30Y53    pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X30Y53    pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X30Y53    pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.910         5.000       4.090      SLICE_X30Y53    pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.910         5.000       4.090      SLICE_X30Y53    pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X34Y5     pz_7z030_axieth_i/axi_mem_intercon/s10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X34Y5     pz_7z030_axieth_i/axi_mem_intercon/s10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ref_clk_clk_p
  To Clock:  ref_clk_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ref_clk_clk_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ref_clk_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y3  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y3  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y3  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y3  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y3  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y3  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pz_7z030_axieth_clk_wiz_0_0
  To Clock:  clk_out1_pz_7z030_axieth_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.337ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/rst_clk_wiz_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/pre_next_word_1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@8.000ns - clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.206ns  (logic 0.322ns (5.188%)  route 5.884ns (94.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 6.438 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.228ns
    Clock Pessimism Removal (CPR):    -0.685ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.371    -2.228    pz_7z030_axieth_i/rst_clk_wiz_0_125M/U0/slowest_sync_clk
    SLICE_X37Y124        FDRE                                         r  pz_7z030_axieth_i/rst_clk_wiz_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y124        FDRE (Prop_fdre_C_Q)         0.269    -1.959 f  pz_7z030_axieth_i/rst_clk_wiz_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          5.219     3.260    pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn
    SLICE_X11Y52         LUT1 (Prop_lut1_I0_O)        0.053     3.313 r  pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1/O
                         net (fo=49, routed)          0.666     3.978    pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0
    SLICE_X13Y54         FDRE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/pre_next_word_1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     8.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    10.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     3.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     5.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.351     6.438    pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/out
    SLICE_X13Y54         FDRE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/pre_next_word_1_reg[2]/C
                         clock pessimism             -0.685     5.752    
                         clock uncertainty           -0.069     5.683    
    SLICE_X13Y54         FDRE (Setup_fdre_C_R)       -0.367     5.316    pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/pre_next_word_1_reg[2]
  -------------------------------------------------------------------
                         required time                          5.316    
                         arrival time                          -3.978    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/rst_clk_wiz_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/pre_next_word_1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@8.000ns - clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.206ns  (logic 0.322ns (5.188%)  route 5.884ns (94.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 6.438 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.228ns
    Clock Pessimism Removal (CPR):    -0.685ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.371    -2.228    pz_7z030_axieth_i/rst_clk_wiz_0_125M/U0/slowest_sync_clk
    SLICE_X37Y124        FDRE                                         r  pz_7z030_axieth_i/rst_clk_wiz_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y124        FDRE (Prop_fdre_C_Q)         0.269    -1.959 f  pz_7z030_axieth_i/rst_clk_wiz_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          5.219     3.260    pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn
    SLICE_X11Y52         LUT1 (Prop_lut1_I0_O)        0.053     3.313 r  pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1/O
                         net (fo=49, routed)          0.666     3.978    pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0
    SLICE_X12Y54         FDRE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/pre_next_word_1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     8.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    10.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     3.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     5.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.351     6.438    pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/out
    SLICE_X12Y54         FDRE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/pre_next_word_1_reg[0]/C
                         clock pessimism             -0.685     5.752    
                         clock uncertainty           -0.069     5.683    
    SLICE_X12Y54         FDRE (Setup_fdre_C_R)       -0.344     5.339    pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/pre_next_word_1_reg[0]
  -------------------------------------------------------------------
                         required time                          5.339    
                         arrival time                          -3.978    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.363ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/rst_clk_wiz_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@8.000ns - clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.205ns  (logic 0.322ns (5.190%)  route 5.883ns (94.810%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 6.439 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.228ns
    Clock Pessimism Removal (CPR):    -0.685ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.371    -2.228    pz_7z030_axieth_i/rst_clk_wiz_0_125M/U0/slowest_sync_clk
    SLICE_X37Y124        FDRE                                         r  pz_7z030_axieth_i/rst_clk_wiz_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y124        FDRE (Prop_fdre_C_Q)         0.269    -1.959 f  pz_7z030_axieth_i/rst_clk_wiz_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          5.219     3.260    pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn
    SLICE_X11Y52         LUT1 (Prop_lut1_I0_O)        0.053     3.313 r  pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1/O
                         net (fo=49, routed)          0.664     3.977    pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]
    SLICE_X14Y50         FDRE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     8.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    10.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     3.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     5.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.352     6.439    pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/out
    SLICE_X14Y50         FDRE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[13]/C
                         clock pessimism             -0.685     5.753    
                         clock uncertainty           -0.069     5.684    
    SLICE_X14Y50         FDRE (Setup_fdre_C_R)       -0.344     5.340    pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[13]
  -------------------------------------------------------------------
                         required time                          5.340    
                         arrival time                          -3.977    
  -------------------------------------------------------------------
                         slack                                  1.363    

Slack (MET) :             1.363ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/rst_clk_wiz_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@8.000ns - clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.205ns  (logic 0.322ns (5.190%)  route 5.883ns (94.810%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 6.439 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.228ns
    Clock Pessimism Removal (CPR):    -0.685ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.371    -2.228    pz_7z030_axieth_i/rst_clk_wiz_0_125M/U0/slowest_sync_clk
    SLICE_X37Y124        FDRE                                         r  pz_7z030_axieth_i/rst_clk_wiz_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y124        FDRE (Prop_fdre_C_Q)         0.269    -1.959 f  pz_7z030_axieth_i/rst_clk_wiz_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          5.219     3.260    pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn
    SLICE_X11Y52         LUT1 (Prop_lut1_I0_O)        0.053     3.313 r  pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1/O
                         net (fo=49, routed)          0.664     3.977    pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]
    SLICE_X14Y50         FDRE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     8.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    10.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     3.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     5.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.352     6.439    pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/out
    SLICE_X14Y50         FDRE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[25]/C
                         clock pessimism             -0.685     5.753    
                         clock uncertainty           -0.069     5.684    
    SLICE_X14Y50         FDRE (Setup_fdre_C_R)       -0.344     5.340    pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[25]
  -------------------------------------------------------------------
                         required time                          5.340    
                         arrival time                          -3.977    
  -------------------------------------------------------------------
                         slack                                  1.363    

Slack (MET) :             1.403ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/pseudo_data_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@8.000ns - clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.349ns  (logic 0.428ns (6.741%)  route 5.921ns (93.259%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 6.494 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.448    -2.151    pz_7z030_axieth_i/axi_ethernet_1_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/m_axi_mm2s_aclk
    SLICE_X13Y78         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.269    -1.882 f  pz_7z030_axieth_i/axi_ethernet_1_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=15, routed)          2.759     0.877    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/AXI_STR_TXD_ARESETN
    SLICE_X26Y153        LUT5 (Prop_lut5_I2_O)        0.053     0.930 r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/FSM_sequential_fcsum_wr_cs[3]_i_1/O
                         net (fo=96, routed)          2.081     3.011    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/reset2axi_str_txd
    SLICE_X9Y92          LUT5 (Prop_lut5_I0_O)        0.053     3.064 r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/udp_ptcl_int_i_1/O
                         net (fo=149, routed)         0.592     3.656    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/data_last_dly0
    SLICE_X5Y87          LUT4 (Prop_lut4_I2_O)        0.053     3.709 r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/pseudo_data[31]_i_1/O
                         net (fo=17, routed)          0.489     4.198    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/pseudo_data[31]_i_1_n_0
    SLICE_X6Y85          FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/pseudo_data_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     8.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    10.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     3.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     5.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.407     6.494    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/AXI_STR_TXD_ACLK
    SLICE_X6Y85          FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/pseudo_data_reg[16]/C
                         clock pessimism             -0.603     5.890    
                         clock uncertainty           -0.069     5.821    
    SLICE_X6Y85          FDRE (Setup_fdre_C_CE)      -0.219     5.602    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/pseudo_data_reg[16]
  -------------------------------------------------------------------
                         required time                          5.602    
                         arrival time                          -4.198    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.403ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/pseudo_data_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@8.000ns - clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.349ns  (logic 0.428ns (6.741%)  route 5.921ns (93.259%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 6.494 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.448    -2.151    pz_7z030_axieth_i/axi_ethernet_1_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/m_axi_mm2s_aclk
    SLICE_X13Y78         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.269    -1.882 f  pz_7z030_axieth_i/axi_ethernet_1_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=15, routed)          2.759     0.877    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/AXI_STR_TXD_ARESETN
    SLICE_X26Y153        LUT5 (Prop_lut5_I2_O)        0.053     0.930 r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/FSM_sequential_fcsum_wr_cs[3]_i_1/O
                         net (fo=96, routed)          2.081     3.011    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/reset2axi_str_txd
    SLICE_X9Y92          LUT5 (Prop_lut5_I0_O)        0.053     3.064 r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/udp_ptcl_int_i_1/O
                         net (fo=149, routed)         0.592     3.656    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/data_last_dly0
    SLICE_X5Y87          LUT4 (Prop_lut4_I2_O)        0.053     3.709 r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/pseudo_data[31]_i_1/O
                         net (fo=17, routed)          0.489     4.198    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/pseudo_data[31]_i_1_n_0
    SLICE_X6Y85          FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/pseudo_data_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     8.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    10.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     3.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     5.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.407     6.494    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/AXI_STR_TXD_ACLK
    SLICE_X6Y85          FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/pseudo_data_reg[23]/C
                         clock pessimism             -0.603     5.890    
                         clock uncertainty           -0.069     5.821    
    SLICE_X6Y85          FDRE (Setup_fdre_C_CE)      -0.219     5.602    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/pseudo_data_reg[23]
  -------------------------------------------------------------------
                         required time                          5.602    
                         arrival time                          -4.198    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.403ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/pseudo_data_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@8.000ns - clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.349ns  (logic 0.428ns (6.741%)  route 5.921ns (93.259%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 6.494 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.448    -2.151    pz_7z030_axieth_i/axi_ethernet_1_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/m_axi_mm2s_aclk
    SLICE_X13Y78         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.269    -1.882 f  pz_7z030_axieth_i/axi_ethernet_1_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=15, routed)          2.759     0.877    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/AXI_STR_TXD_ARESETN
    SLICE_X26Y153        LUT5 (Prop_lut5_I2_O)        0.053     0.930 r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/FSM_sequential_fcsum_wr_cs[3]_i_1/O
                         net (fo=96, routed)          2.081     3.011    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/reset2axi_str_txd
    SLICE_X9Y92          LUT5 (Prop_lut5_I0_O)        0.053     3.064 r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/udp_ptcl_int_i_1/O
                         net (fo=149, routed)         0.592     3.656    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/data_last_dly0
    SLICE_X5Y87          LUT4 (Prop_lut4_I2_O)        0.053     3.709 r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/pseudo_data[31]_i_1/O
                         net (fo=17, routed)          0.489     4.198    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/pseudo_data[31]_i_1_n_0
    SLICE_X6Y85          FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/pseudo_data_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     8.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    10.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     3.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     5.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.407     6.494    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/AXI_STR_TXD_ACLK
    SLICE_X6Y85          FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/pseudo_data_reg[24]/C
                         clock pessimism             -0.603     5.890    
                         clock uncertainty           -0.069     5.821    
    SLICE_X6Y85          FDRE (Setup_fdre_C_CE)      -0.219     5.602    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/pseudo_data_reg[24]
  -------------------------------------------------------------------
                         required time                          5.602    
                         arrival time                          -4.198    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.418ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FCSUM_DATA_CALC/csum_1_0_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@8.000ns - clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.157ns  (logic 0.375ns (6.091%)  route 5.782ns (93.909%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 6.434 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.448    -2.151    pz_7z030_axieth_i/axi_ethernet_1_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/m_axi_mm2s_aclk
    SLICE_X13Y78         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.269    -1.882 f  pz_7z030_axieth_i/axi_ethernet_1_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=15, routed)          2.759     0.877    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/AXI_STR_TXD_ARESETN
    SLICE_X26Y153        LUT5 (Prop_lut5_I2_O)        0.053     0.930 r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/FSM_sequential_fcsum_wr_cs[3]_i_1/O
                         net (fo=96, routed)          2.081     3.011    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/reset2axi_str_txd
    SLICE_X9Y92          LUT5 (Prop_lut5_I0_O)        0.053     3.064 r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/udp_ptcl_int_i_1/O
                         net (fo=149, routed)         0.942     4.006    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FCSUM_DATA_CALC/data_last_dly0
    SLICE_X12Y86         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FCSUM_DATA_CALC/csum_1_0_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     8.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    10.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     3.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     5.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.347     6.434    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FCSUM_DATA_CALC/AXI_STR_TXD_ACLK
    SLICE_X12Y86         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FCSUM_DATA_CALC/csum_1_0_reg[0]/C
                         clock pessimism             -0.596     5.837    
                         clock uncertainty           -0.069     5.768    
    SLICE_X12Y86         FDRE (Setup_fdre_C_R)       -0.344     5.424    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FCSUM_DATA_CALC/csum_1_0_reg[0]
  -------------------------------------------------------------------
                         required time                          5.424    
                         arrival time                          -4.006    
  -------------------------------------------------------------------
                         slack                                  1.418    

Slack (MET) :             1.418ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FCSUM_DATA_CALC/csum_1_0_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@8.000ns - clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.157ns  (logic 0.375ns (6.091%)  route 5.782ns (93.909%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 6.434 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.448    -2.151    pz_7z030_axieth_i/axi_ethernet_1_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/m_axi_mm2s_aclk
    SLICE_X13Y78         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.269    -1.882 f  pz_7z030_axieth_i/axi_ethernet_1_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=15, routed)          2.759     0.877    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/AXI_STR_TXD_ARESETN
    SLICE_X26Y153        LUT5 (Prop_lut5_I2_O)        0.053     0.930 r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/FSM_sequential_fcsum_wr_cs[3]_i_1/O
                         net (fo=96, routed)          2.081     3.011    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/reset2axi_str_txd
    SLICE_X9Y92          LUT5 (Prop_lut5_I0_O)        0.053     3.064 r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/udp_ptcl_int_i_1/O
                         net (fo=149, routed)         0.942     4.006    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FCSUM_DATA_CALC/data_last_dly0
    SLICE_X12Y86         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FCSUM_DATA_CALC/csum_1_0_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     8.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    10.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     3.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     5.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.347     6.434    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FCSUM_DATA_CALC/AXI_STR_TXD_ACLK
    SLICE_X12Y86         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FCSUM_DATA_CALC/csum_1_0_reg[1]/C
                         clock pessimism             -0.596     5.837    
                         clock uncertainty           -0.069     5.768    
    SLICE_X12Y86         FDRE (Setup_fdre_C_R)       -0.344     5.424    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FCSUM_DATA_CALC/csum_1_0_reg[1]
  -------------------------------------------------------------------
                         required time                          5.424    
                         arrival time                          -4.006    
  -------------------------------------------------------------------
                         slack                                  1.418    

Slack (MET) :             1.418ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FCSUM_DATA_CALC/csum_1_0_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@8.000ns - clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.157ns  (logic 0.375ns (6.091%)  route 5.782ns (93.909%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 6.434 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.448    -2.151    pz_7z030_axieth_i/axi_ethernet_1_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/m_axi_mm2s_aclk
    SLICE_X13Y78         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.269    -1.882 f  pz_7z030_axieth_i/axi_ethernet_1_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=15, routed)          2.759     0.877    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/AXI_STR_TXD_ARESETN
    SLICE_X26Y153        LUT5 (Prop_lut5_I2_O)        0.053     0.930 r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/FSM_sequential_fcsum_wr_cs[3]_i_1/O
                         net (fo=96, routed)          2.081     3.011    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/reset2axi_str_txd
    SLICE_X9Y92          LUT5 (Prop_lut5_I0_O)        0.053     3.064 r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/udp_ptcl_int_i_1/O
                         net (fo=149, routed)         0.942     4.006    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FCSUM_DATA_CALC/data_last_dly0
    SLICE_X12Y86         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FCSUM_DATA_CALC/csum_1_0_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     8.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    10.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     3.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     5.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.347     6.434    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FCSUM_DATA_CALC/AXI_STR_TXD_ACLK
    SLICE_X12Y86         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FCSUM_DATA_CALC/csum_1_0_reg[2]/C
                         clock pessimism             -0.596     5.837    
                         clock uncertainty           -0.069     5.768    
    SLICE_X12Y86         FDRE (Setup_fdre_C_R)       -0.344     5.424    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FCSUM_DATA_CALC/csum_1_0_reg[2]
  -------------------------------------------------------------------
                         required time                          5.424    
                         arrival time                          -4.006    
  -------------------------------------------------------------------
                         slack                                  1.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns - clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.668%)  route 0.054ns (37.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.551ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782    -1.951 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756    -1.195    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.169 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.632    -0.537    pz_7z030_axieth_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/out
    SLICE_X31Y44         FDRE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.091    -0.446 r  pz_7z030_axieth_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.054    -0.392    pz_7z030_axieth_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/DIB0
    SLICE_X30Y44         RAMD32                                       r  pz_7z030_axieth_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.852    -0.551    pz_7z030_axieth_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X30Y44         RAMD32                                       r  pz_7z030_axieth_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB/CLK
                         clock pessimism              0.024    -0.526    
    SLICE_X30Y44         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096    -0.430    pz_7z030_axieth_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns - clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (47.988%)  route 0.108ns (52.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.652ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782    -1.951 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756    -1.195    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.169 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.549    -0.620    pz_7z030_axieth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X45Y99         FDRE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.100    -0.520 r  pz_7z030_axieth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[5]/Q
                         net (fo=1, routed)           0.108    -0.412    pz_7z030_axieth_i/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/DIB0
    SLICE_X42Y98         RAMD32                                       r  pz_7z030_axieth_i/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.751    -0.652    pz_7z030_axieth_i/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X42Y98         RAMD32                                       r  pz_7z030_axieth_i/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
                         clock pessimism              0.065    -0.586    
    SLICE_X42Y98         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132    -0.454    pz_7z030_axieth_i/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns - clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (47.988%)  route 0.108ns (52.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.652ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782    -1.951 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756    -1.195    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.169 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.549    -0.620    pz_7z030_axieth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X45Y98         FDRE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.100    -0.520 r  pz_7z030_axieth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[35]/Q
                         net (fo=1, routed)           0.108    -0.412    pz_7z030_axieth_i/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/DIB0
    SLICE_X42Y97         RAMD32                                       r  pz_7z030_axieth_i/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.751    -0.652    pz_7z030_axieth_i/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/WCLK
    SLICE_X42Y97         RAMD32                                       r  pz_7z030_axieth_i/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMB/CLK
                         clock pessimism              0.065    -0.586    
    SLICE_X42Y97         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132    -0.454    pz_7z030_axieth_i/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMB
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns - clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.100ns (35.545%)  route 0.181ns (64.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.629ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782    -1.951 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756    -1.195    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.169 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.574    -0.595    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X15Y76         FDCE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDCE (Prop_fdce_C_Q)         0.100    -0.495 r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          0.181    -0.314    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/ADDRD3
    SLICE_X14Y77         RAMD32                                       r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.774    -0.629    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X14Y77         RAMD32                                       r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/CLK
                         clock pessimism              0.046    -0.582    
    SLICE_X14Y77         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225    -0.357    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns - clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.100ns (35.545%)  route 0.181ns (64.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.629ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782    -1.951 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756    -1.195    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.169 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.574    -0.595    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X15Y76         FDCE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDCE (Prop_fdce_C_Q)         0.100    -0.495 r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          0.181    -0.314    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/ADDRD3
    SLICE_X14Y77         RAMD32                                       r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.774    -0.629    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X14Y77         RAMD32                                       r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA_D1/CLK
                         clock pessimism              0.046    -0.582    
    SLICE_X14Y77         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225    -0.357    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns - clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.100ns (35.545%)  route 0.181ns (64.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.629ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782    -1.951 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756    -1.195    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.169 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.574    -0.595    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X15Y76         FDCE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDCE (Prop_fdce_C_Q)         0.100    -0.495 r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          0.181    -0.314    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/ADDRD3
    SLICE_X14Y77         RAMD32                                       r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.774    -0.629    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X14Y77         RAMD32                                       r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB/CLK
                         clock pessimism              0.046    -0.582    
    SLICE_X14Y77         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225    -0.357    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns - clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.100ns (35.545%)  route 0.181ns (64.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.629ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782    -1.951 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756    -1.195    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.169 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.574    -0.595    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X15Y76         FDCE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDCE (Prop_fdce_C_Q)         0.100    -0.495 r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          0.181    -0.314    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/ADDRD3
    SLICE_X14Y77         RAMD32                                       r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.774    -0.629    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X14Y77         RAMD32                                       r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB_D1/CLK
                         clock pessimism              0.046    -0.582    
    SLICE_X14Y77         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225    -0.357    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns - clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.100ns (35.545%)  route 0.181ns (64.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.629ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782    -1.951 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756    -1.195    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.169 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.574    -0.595    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X15Y76         FDCE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDCE (Prop_fdce_C_Q)         0.100    -0.495 r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          0.181    -0.314    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/ADDRD3
    SLICE_X14Y77         RAMD32                                       r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.774    -0.629    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X14Y77         RAMD32                                       r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC/CLK
                         clock pessimism              0.046    -0.582    
    SLICE_X14Y77         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225    -0.357    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns - clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.100ns (35.545%)  route 0.181ns (64.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.629ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782    -1.951 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756    -1.195    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.169 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.574    -0.595    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X15Y76         FDCE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDCE (Prop_fdce_C_Q)         0.100    -0.495 r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          0.181    -0.314    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/ADDRD3
    SLICE_X14Y77         RAMD32                                       r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.774    -0.629    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X14Y77         RAMD32                                       r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC_D1/CLK
                         clock pessimism              0.046    -0.582    
    SLICE_X14Y77         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225    -0.357    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns - clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.100ns (35.545%)  route 0.181ns (64.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.629ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782    -1.951 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756    -1.195    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.169 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.574    -0.595    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X15Y76         FDCE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDCE (Prop_fdce_C_Q)         0.100    -0.495 r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          0.181    -0.314    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/ADDRD3
    SLICE_X14Y77         RAMS32                                       r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.774    -0.629    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X14Y77         RAMS32                                       r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMD/CLK
                         clock pessimism              0.046    -0.582    
    SLICE_X14Y77         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.225    -0.357    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMD
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pz_7z030_axieth_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.495         8.000       5.505      RAMB18_X4Y8      pz_7z030_axieth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.495         8.000       5.505      RAMB18_X4Y8      pz_7z030_axieth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.495         8.000       5.505      RAMB18_X0Y16     pz_7z030_axieth_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.495         8.000       5.505      RAMB18_X0Y16     pz_7z030_axieth_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.495         8.000       5.505      RAMB18_X3Y8      pz_7z030_axieth_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.495         8.000       5.505      RAMB18_X3Y8      pz_7z030_axieth_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.495         8.000       5.505      RAMB18_X5Y10     pz_7z030_axieth_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.495         8.000       5.505      RAMB18_X5Y10     pz_7z030_axieth_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         8.000       5.817      RAMB36_X5Y3      pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         8.000       5.817      RAMB36_X5Y4      pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y3  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         4.000       3.090      SLICE_X32Y67     pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         4.000       3.090      SLICE_X32Y67     pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         4.000       3.090      SLICE_X32Y67     pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         4.000       3.090      SLICE_X32Y67     pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         4.000       3.090      SLICE_X32Y67     pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         4.000       3.090      SLICE_X32Y67     pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.910         4.000       3.090      SLICE_X32Y67     pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.910         4.000       3.090      SLICE_X32Y67     pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD_D1/CLK
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         4.000       3.090      SLICE_X32Y67     pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         4.000       3.090      SLICE_X32Y67     pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         4.000       3.090      SLICE_X32Y67     pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         4.000       3.090      SLICE_X32Y67     pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         4.000       3.090      SLICE_X32Y67     pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         4.000       3.090      SLICE_X32Y67     pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         4.000       3.090      SLICE_X32Y67     pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         4.000       3.090      SLICE_X32Y67     pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.810ns  (logic 0.269ns (3.950%)  route 6.541ns (96.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.381ns = ( 10.381 - 8.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.780    -1.819    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.731 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     0.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     0.405 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        1.514     1.919    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_axi_clk
    SLICE_X113Y149       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y149       FDRE (Prop_fdre_C_Q)         0.269     2.188 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_reset_reg/Q
                         net (fo=361, routed)         6.541     8.729    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_reset
    SLICE_X94Y14         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     8.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    10.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     3.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     5.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.648     6.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.818 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917     8.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     8.848 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        1.533    10.381    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X94Y14         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_1_reg[3]/C
                         clock pessimism             -0.442     9.938    
                         clock uncertainty           -0.075     9.863    
    SLICE_X94Y14         FDRE (Setup_fdre_C_R)       -0.367     9.496    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.496    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.269ns (3.952%)  route 6.538ns (96.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.381ns = ( 10.381 - 8.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.780    -1.819    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.731 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     0.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     0.405 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        1.514     1.919    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_axi_clk
    SLICE_X113Y149       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y149       FDRE (Prop_fdre_C_Q)         0.269     2.188 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_reset_reg/Q
                         net (fo=361, routed)         6.538     8.726    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_reset
    SLICE_X95Y14         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     8.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    10.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     3.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     5.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.648     6.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.818 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917     8.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     8.848 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        1.533    10.381    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X95Y14         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_1_reg[0]/C
                         clock pessimism             -0.442     9.938    
                         clock uncertainty           -0.075     9.863    
    SLICE_X95Y14         FDRE (Setup_fdre_C_R)       -0.367     9.496    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.496    
                         arrival time                          -8.726    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.269ns (3.952%)  route 6.538ns (96.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.381ns = ( 10.381 - 8.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.780    -1.819    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.731 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     0.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     0.405 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        1.514     1.919    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_axi_clk
    SLICE_X113Y149       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y149       FDRE (Prop_fdre_C_Q)         0.269     2.188 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_reset_reg/Q
                         net (fo=361, routed)         6.538     8.726    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_reset
    SLICE_X95Y14         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     8.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    10.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     3.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     5.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.648     6.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.818 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917     8.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     8.848 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        1.533    10.381    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X95Y14         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_1_reg[1]/C
                         clock pessimism             -0.442     9.938    
                         clock uncertainty           -0.075     9.863    
    SLICE_X95Y14         FDRE (Setup_fdre_C_R)       -0.367     9.496    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.496    
                         arrival time                          -8.726    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.269ns (3.952%)  route 6.538ns (96.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.381ns = ( 10.381 - 8.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.780    -1.819    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.731 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     0.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     0.405 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        1.514     1.919    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_axi_clk
    SLICE_X113Y149       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y149       FDRE (Prop_fdre_C_Q)         0.269     2.188 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_reset_reg/Q
                         net (fo=361, routed)         6.538     8.726    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_reset
    SLICE_X95Y14         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     8.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    10.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     3.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     5.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.648     6.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.818 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917     8.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     8.848 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        1.533    10.381    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X95Y14         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_1_reg[2]/C
                         clock pessimism             -0.442     9.938    
                         clock uncertainty           -0.075     9.863    
    SLICE_X95Y14         FDRE (Setup_fdre_C_R)       -0.367     9.496    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.496    
                         arrival time                          -8.726    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.269ns (3.952%)  route 6.538ns (96.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.381ns = ( 10.381 - 8.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.780    -1.819    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.731 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     0.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     0.405 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        1.514     1.919    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_axi_clk
    SLICE_X113Y149       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y149       FDRE (Prop_fdre_C_Q)         0.269     2.188 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_reset_reg/Q
                         net (fo=361, routed)         6.538     8.726    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_reset
    SLICE_X95Y14         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     8.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    10.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     3.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     5.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.648     6.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.818 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917     8.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     8.848 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        1.533    10.381    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X95Y14         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_1_reg[5]/C
                         clock pessimism             -0.442     9.938    
                         clock uncertainty           -0.075     9.863    
    SLICE_X95Y14         FDRE (Setup_fdre_C_R)       -0.367     9.496    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_1_reg[5]
  -------------------------------------------------------------------
                         required time                          9.496    
                         arrival time                          -8.726    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.269ns (3.952%)  route 6.538ns (96.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.381ns = ( 10.381 - 8.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.780    -1.819    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.731 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     0.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     0.405 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        1.514     1.919    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_axi_clk
    SLICE_X113Y149       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y149       FDRE (Prop_fdre_C_Q)         0.269     2.188 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_reset_reg/Q
                         net (fo=361, routed)         6.538     8.726    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_reset
    SLICE_X95Y14         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     8.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    10.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     3.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     5.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.648     6.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.818 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917     8.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     8.848 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        1.533    10.381    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X95Y14         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_1_reg[6]/C
                         clock pessimism             -0.442     9.938    
                         clock uncertainty           -0.075     9.863    
    SLICE_X95Y14         FDRE (Setup_fdre_C_R)       -0.367     9.496    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_1_reg[6]
  -------------------------------------------------------------------
                         required time                          9.496    
                         arrival time                          -8.726    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.269ns (3.952%)  route 6.538ns (96.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.381ns = ( 10.381 - 8.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.780    -1.819    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.731 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     0.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     0.405 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        1.514     1.919    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_axi_clk
    SLICE_X113Y149       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y149       FDRE (Prop_fdre_C_Q)         0.269     2.188 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_reset_reg/Q
                         net (fo=361, routed)         6.538     8.726    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_reset
    SLICE_X95Y14         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     8.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    10.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     3.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     5.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.648     6.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.818 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917     8.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     8.848 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        1.533    10.381    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X95Y14         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_1_reg[7]/C
                         clock pessimism             -0.442     9.938    
                         clock uncertainty           -0.075     9.863    
    SLICE_X95Y14         FDRE (Setup_fdre_C_R)       -0.367     9.496    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_1_reg[7]
  -------------------------------------------------------------------
                         required time                          9.496    
                         arrival time                          -8.726    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.269ns (3.952%)  route 6.538ns (96.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.381ns = ( 10.381 - 8.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.780    -1.819    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.731 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     0.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     0.405 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        1.514     1.919    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_axi_clk
    SLICE_X113Y149       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y149       FDRE (Prop_fdre_C_Q)         0.269     2.188 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_reset_reg/Q
                         net (fo=361, routed)         6.538     8.726    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_reset
    SLICE_X95Y14         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     8.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    10.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     3.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     5.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.648     6.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.818 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917     8.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     8.848 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        1.533    10.381    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X95Y14         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_1_reg[8]/C
                         clock pessimism             -0.442     9.938    
                         clock uncertainty           -0.075     9.863    
    SLICE_X95Y14         FDRE (Setup_fdre_C_R)       -0.367     9.496    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_1_reg[8]
  -------------------------------------------------------------------
                         required time                          9.496    
                         arrival time                          -8.726    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.269ns (3.952%)  route 6.538ns (96.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.381ns = ( 10.381 - 8.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.780    -1.819    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.731 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     0.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     0.405 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        1.514     1.919    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_axi_clk
    SLICE_X113Y149       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y149       FDRE (Prop_fdre_C_Q)         0.269     2.188 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_reset_reg/Q
                         net (fo=361, routed)         6.538     8.726    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_reset
    SLICE_X95Y14         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     8.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    10.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     3.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     5.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.648     6.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.818 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917     8.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     8.848 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        1.533    10.381    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X95Y14         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_1_reg[9]/C
                         clock pessimism             -0.442     9.938    
                         clock uncertainty           -0.075     9.863    
    SLICE_X95Y14         FDRE (Setup_fdre_C_R)       -0.367     9.496    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_1_reg[9]
  -------------------------------------------------------------------
                         required time                          9.496    
                         arrival time                          -8.726    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.392ns  (logic 0.322ns (5.037%)  route 6.070ns (94.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.152ns = ( 10.152 - 8.000 ) 
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.780    -1.819    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.731 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     0.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     0.405 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        1.684     2.089    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/tx_axi_clk
    SLICE_X112Y181       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y181       FDRE (Prop_fdre_C_Q)         0.269     2.358 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/tx_reset_reg/Q
                         net (fo=361, routed)         5.547     7.905    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_reset
    SLICE_X29Y113        LUT3 (Prop_lut3_I2_O)        0.053     7.958 r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_1[9]_i_1/O
                         net (fo=35, routed)          0.523     8.481    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_addr_cmp[9]
    SLICE_X28Y113        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     8.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    10.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     3.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     5.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.648     6.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.818 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917     8.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     8.848 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        1.304    10.152    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X28Y113        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_reg[6]/C
                         clock pessimism             -0.432     9.719    
                         clock uncertainty           -0.075     9.644    
    SLICE_X28Y113        FDRE (Setup_fdre_C_R)       -0.367     9.277    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          9.277    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                  0.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/accum_upper_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[59].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.295%)  route 0.107ns (51.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.854ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782    -1.951 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756    -1.195    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.169 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651    -0.518    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.468 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     0.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.543     0.854    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X63Y96         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/accum_upper_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDRE (Prop_fdre_C_Q)         0.100     0.954 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/accum_upper_reg[27]/Q
                         net (fo=2, routed)           0.107     1.061    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[59].RAM64X1D_inst/D
    SLICE_X66Y96         RAMD64E                                      r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[59].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882    -0.521    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.468 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     0.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.746     1.128    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[59].RAM64X1D_inst/WCLK
    SLICE_X66Y96         RAMD64E                                      r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[59].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.240     0.889    
    SLICE_X66Y96         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     1.018    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[59].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/accum_upper_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.295%)  route 0.107ns (51.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.853ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782    -1.951 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756    -1.195    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.169 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651    -0.518    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.468 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     0.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.542     0.853    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X63Y90         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/accum_upper_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.100     0.953 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/accum_upper_reg[3]/Q
                         net (fo=2, routed)           0.107     1.060    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/D
    SLICE_X66Y90         RAMD64E                                      r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882    -0.521    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.468 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     0.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.745     1.127    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/WCLK
    SLICE_X66Y90         RAMD64E                                      r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.240     0.888    
    SLICE_X66Y90         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     1.017    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/accum_lower_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.323%)  route 0.107ns (51.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.855ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782    -1.951 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756    -1.195    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.169 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651    -0.518    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.468 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     0.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.544     0.855    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X68Y91         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/accum_lower_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y91         FDRE (Prop_fdre_C_Q)         0.100     0.955 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/accum_lower_reg[0]/Q
                         net (fo=2, routed)           0.107     1.061    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/D
    SLICE_X70Y90         RAMD64E                                      r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882    -0.521    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.468 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     0.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.746     1.128    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/WCLK
    SLICE_X70Y90         RAMD64E                                      r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.240     0.889    
    SLICE_X70Y90         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     1.018    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/accum_lower_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[29].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.611%)  route 0.110ns (52.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.857ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782    -1.951 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756    -1.195    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.169 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651    -0.518    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.468 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     0.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.546     0.857    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X68Y98         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/accum_lower_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y98         FDRE (Prop_fdre_C_Q)         0.100     0.957 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/accum_lower_reg[29]/Q
                         net (fo=2, routed)           0.110     1.067    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[29].RAM64X1D_inst/D
    SLICE_X70Y99         RAMD64E                                      r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[29].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882    -0.521    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.468 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     0.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.748     1.130    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[29].RAM64X1D_inst/WCLK
    SLICE_X70Y99         RAMD64E                                      r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[29].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.240     0.891    
    SLICE_X70Y99         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     1.023    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[29].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/accum_upper_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[51].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.295%)  route 0.107ns (51.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.152ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782    -1.951 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756    -1.195    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.169 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651    -0.518    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.468 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     0.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.563     0.874    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X97Y137        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/accum_upper_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y137        FDRE (Prop_fdre_C_Q)         0.100     0.974 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/accum_upper_reg[19]/Q
                         net (fo=2, routed)           0.107     1.081    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[51].RAM64X1D_inst/D
    SLICE_X100Y137       RAMD64E                                      r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[51].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882    -0.521    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.468 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     0.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.770     1.152    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[51].RAM64X1D_inst/WCLK
    SLICE_X100Y137       RAMD64E                                      r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[51].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.245     0.908    
    SLICE_X100Y137       RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     1.037    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[51].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/accum_lower_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.822%)  route 0.105ns (51.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.158ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782    -1.951 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756    -1.195    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.169 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651    -0.518    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.468 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     0.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.577     0.888    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X103Y81        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/accum_lower_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y81        FDRE (Prop_fdre_C_Q)         0.100     0.988 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/accum_lower_reg[0]/Q
                         net (fo=2, routed)           0.105     1.092    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/D
    SLICE_X104Y80        RAMD64E                                      r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882    -0.521    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.468 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     0.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.776     1.158    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/WCLK
    SLICE_X104Y80        RAMD64E                                      r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.240     0.919    
    SLICE_X104Y80        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     1.048    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/accum_lower_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[24].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.323%)  route 0.107ns (51.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.129ns
    Source Clock Delay      (SCD):    0.857ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782    -1.951 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756    -1.195    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.169 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651    -0.518    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.468 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     0.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.546     0.857    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X68Y97         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/accum_lower_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y97         FDRE (Prop_fdre_C_Q)         0.100     0.957 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/accum_lower_reg[24]/Q
                         net (fo=2, routed)           0.107     1.063    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[24].RAM64X1D_inst/D
    SLICE_X70Y96         RAMD64E                                      r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[24].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882    -0.521    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.468 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     0.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.747     1.129    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[24].RAM64X1D_inst/WCLK
    SLICE_X70Y96         RAMD64E                                      r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[24].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.240     0.890    
    SLICE_X70Y96         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     1.019    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[24].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.063    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/accum_lower_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[26].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.935%)  route 0.109ns (52.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.164ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782    -1.951 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756    -1.195    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.169 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651    -0.518    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.468 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     0.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.581     0.892    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X103Y87        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/accum_lower_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y87        FDRE (Prop_fdre_C_Q)         0.100     0.992 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/accum_lower_reg[26]/Q
                         net (fo=2, routed)           0.109     1.100    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[26].RAM64X1D_inst/D
    SLICE_X104Y87        RAMD64E                                      r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[26].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882    -0.521    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.468 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     0.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.782     1.164    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[26].RAM64X1D_inst/WCLK
    SLICE_X104Y87        RAMD64E                                      r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[26].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.240     0.925    
    SLICE_X104Y87        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     1.054    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[26].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/accum_lower_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[6].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.935%)  route 0.109ns (52.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782    -1.951 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756    -1.195    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.169 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651    -0.518    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.468 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     0.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.578     0.889    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X103Y82        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/accum_lower_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y82        FDRE (Prop_fdre_C_Q)         0.100     0.989 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/accum_lower_reg[6]/Q
                         net (fo=2, routed)           0.109     1.097    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[6].RAM64X1D_inst/D
    SLICE_X104Y82        RAMD64E                                      r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[6].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882    -0.521    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.468 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     0.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.778     1.160    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[6].RAM64X1D_inst/WCLK
    SLICE_X104Y82        RAMD64E                                      r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[6].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.240     0.921    
    SLICE_X104Y82        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     1.050    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[6].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/accum_lower_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[6].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.442%)  route 0.111ns (52.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.855ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782    -1.951 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756    -1.195    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.169 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651    -0.518    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.468 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     0.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.544     0.855    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X68Y92         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/accum_lower_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y92         FDRE (Prop_fdre_C_Q)         0.100     0.955 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/accum_lower_reg[6]/Q
                         net (fo=2, routed)           0.111     1.065    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[6].RAM64X1D_inst/D
    SLICE_X70Y92         RAMD64E                                      r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[6].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882    -0.521    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.468 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     0.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.746     1.128    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[6].RAM64X1D_inst/WCLK
    SLICE_X70Y92         RAMD64E                                      r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[6].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.240     0.889    
    SLICE_X70Y92         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     1.018    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[6].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB36_X5Y3      pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB36_X5Y4      pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB36_X2Y22     pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB36_X0Y18     pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB36_X5Y1      pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB36_X4Y0      pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB36_X5Y2      pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB36_X4Y1      pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFGCTRL/I0         n/a            1.600         8.000       6.400      BUFGCTRL_X0Y0    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/I0
Min Period        n/a     ODDR/C              n/a            1.249         8.000       6.751      OLOGIC_X1Y177    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X102Y136   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X102Y136   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X102Y136   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X102Y136   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X104Y136   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[15].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X104Y136   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[15].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X104Y136   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[16].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X104Y136   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[16].RAM64X1D_inst/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X100Y131   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[19].RAM64X1D_inst/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X100Y131   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[19].RAM64X1D_inst/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X102Y137   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[17].RAM64X1D_inst/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X102Y137   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[17].RAM64X1D_inst/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X102Y137   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X102Y137   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X100Y139   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[26].RAM64X1D_inst/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X100Y139   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[26].RAM64X1D_inst/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X100Y139   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[27].RAM64X1D_inst/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X100Y139   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[27].RAM64X1D_inst/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X100Y141   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[28].RAM64X1D_inst/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X100Y141   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[28].RAM64X1D_inst/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        4.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.639ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        2.901ns  (logic 0.543ns (18.718%)  route 2.358ns (81.282%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.242ns = ( 12.242 - 10.000 ) 
    Source Clock Delay      (SCD):    1.912ns = ( 3.912 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.347ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     2.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     4.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -3.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -1.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -1.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.780     0.181    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     0.269 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     2.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.405 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.507     3.912    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/txspeedis100gen/clk
    SLICE_X118Y133       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y133       FDRE (Prop_fdre_C_Q)         0.282     4.194 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=8, routed)           0.962     5.156    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/speed_is_100_int
    SLICE_X119Y136       LUT6 (Prop_lut6_I0_O)        0.155     5.311 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.245     5.555    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X119Y135       LUT6 (Prop_lut6_I4_O)        0.053     5.608 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.569     6.178    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/counter0
    SLICE_X118Y134       LUT2 (Prop_lut2_I0_O)        0.053     6.231 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.582     6.813    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/counter[5]_i_1_n_0
    SLICE_X119Y136       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    D5                                                0.000    10.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    12.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     5.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     6.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     7.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.648     8.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.818 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917    10.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113    10.848 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.394    12.242    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/gtx_clk90
    SLICE_X119Y136       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/counter_reg[0]/C
                         clock pessimism             -0.347    11.894    
                         clock uncertainty           -0.075    11.819    
    SLICE_X119Y136       FDRE (Setup_fdre_C_R)       -0.367    11.452    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.452    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                  4.639    

Slack (MET) :             4.662ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        2.901ns  (logic 0.543ns (18.718%)  route 2.358ns (81.282%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.242ns = ( 12.242 - 10.000 ) 
    Source Clock Delay      (SCD):    1.912ns = ( 3.912 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.347ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     2.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     4.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -3.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -1.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -1.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.780     0.181    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     0.269 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     2.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.405 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.507     3.912    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/txspeedis100gen/clk
    SLICE_X118Y133       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y133       FDRE (Prop_fdre_C_Q)         0.282     4.194 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=8, routed)           0.962     5.156    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/speed_is_100_int
    SLICE_X119Y136       LUT6 (Prop_lut6_I0_O)        0.155     5.311 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.245     5.555    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X119Y135       LUT6 (Prop_lut6_I4_O)        0.053     5.608 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.569     6.178    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/counter0
    SLICE_X118Y134       LUT2 (Prop_lut2_I0_O)        0.053     6.231 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.582     6.813    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/counter[5]_i_1_n_0
    SLICE_X118Y136       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    D5                                                0.000    10.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    12.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     5.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     6.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     7.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.648     8.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.818 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917    10.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113    10.848 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.394    12.242    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/gtx_clk90
    SLICE_X118Y136       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/counter_reg[1]/C
                         clock pessimism             -0.347    11.894    
                         clock uncertainty           -0.075    11.819    
    SLICE_X118Y136       FDRE (Setup_fdre_C_R)       -0.344    11.475    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                  4.662    

Slack (MET) :             4.662ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        2.901ns  (logic 0.543ns (18.718%)  route 2.358ns (81.282%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.242ns = ( 12.242 - 10.000 ) 
    Source Clock Delay      (SCD):    1.912ns = ( 3.912 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.347ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     2.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     4.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -3.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -1.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -1.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.780     0.181    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     0.269 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     2.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.405 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.507     3.912    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/txspeedis100gen/clk
    SLICE_X118Y133       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y133       FDRE (Prop_fdre_C_Q)         0.282     4.194 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=8, routed)           0.962     5.156    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/speed_is_100_int
    SLICE_X119Y136       LUT6 (Prop_lut6_I0_O)        0.155     5.311 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.245     5.555    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X119Y135       LUT6 (Prop_lut6_I4_O)        0.053     5.608 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.569     6.178    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/counter0
    SLICE_X118Y134       LUT2 (Prop_lut2_I0_O)        0.053     6.231 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.582     6.813    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/counter[5]_i_1_n_0
    SLICE_X118Y136       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    D5                                                0.000    10.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    12.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     5.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     6.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     7.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.648     8.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.818 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917    10.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113    10.848 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.394    12.242    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/gtx_clk90
    SLICE_X118Y136       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/counter_reg[2]/C
                         clock pessimism             -0.347    11.894    
                         clock uncertainty           -0.075    11.819    
    SLICE_X118Y136       FDRE (Setup_fdre_C_R)       -0.344    11.475    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                  4.662    

Slack (MET) :             4.662ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        2.901ns  (logic 0.543ns (18.718%)  route 2.358ns (81.282%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.242ns = ( 12.242 - 10.000 ) 
    Source Clock Delay      (SCD):    1.912ns = ( 3.912 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.347ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     2.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     4.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -3.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -1.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -1.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.780     0.181    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     0.269 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     2.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.405 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.507     3.912    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/txspeedis100gen/clk
    SLICE_X118Y133       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y133       FDRE (Prop_fdre_C_Q)         0.282     4.194 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=8, routed)           0.962     5.156    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/speed_is_100_int
    SLICE_X119Y136       LUT6 (Prop_lut6_I0_O)        0.155     5.311 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.245     5.555    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X119Y135       LUT6 (Prop_lut6_I4_O)        0.053     5.608 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.569     6.178    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/counter0
    SLICE_X118Y134       LUT2 (Prop_lut2_I0_O)        0.053     6.231 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.582     6.813    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/counter[5]_i_1_n_0
    SLICE_X118Y136       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    D5                                                0.000    10.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    12.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     5.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     6.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     7.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.648     8.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.818 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917    10.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113    10.848 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.394    12.242    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/gtx_clk90
    SLICE_X118Y136       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/counter_reg[3]/C
                         clock pessimism             -0.347    11.894    
                         clock uncertainty           -0.075    11.819    
    SLICE_X118Y136       FDRE (Setup_fdre_C_R)       -0.344    11.475    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                  4.662    

Slack (MET) :             4.662ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        2.901ns  (logic 0.543ns (18.718%)  route 2.358ns (81.282%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.242ns = ( 12.242 - 10.000 ) 
    Source Clock Delay      (SCD):    1.912ns = ( 3.912 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.347ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     2.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     4.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -3.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -1.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -1.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.780     0.181    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     0.269 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     2.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.405 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.507     3.912    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/txspeedis100gen/clk
    SLICE_X118Y133       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y133       FDRE (Prop_fdre_C_Q)         0.282     4.194 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=8, routed)           0.962     5.156    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/speed_is_100_int
    SLICE_X119Y136       LUT6 (Prop_lut6_I0_O)        0.155     5.311 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.245     5.555    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X119Y135       LUT6 (Prop_lut6_I4_O)        0.053     5.608 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.569     6.178    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/counter0
    SLICE_X118Y134       LUT2 (Prop_lut2_I0_O)        0.053     6.231 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.582     6.813    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/counter[5]_i_1_n_0
    SLICE_X118Y136       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    D5                                                0.000    10.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    12.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     5.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     6.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     7.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.648     8.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.818 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917    10.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113    10.848 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.394    12.242    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/gtx_clk90
    SLICE_X118Y136       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/counter_reg[4]/C
                         clock pessimism             -0.347    11.894    
                         clock uncertainty           -0.075    11.819    
    SLICE_X118Y136       FDRE (Setup_fdre_C_R)       -0.344    11.475    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                  4.662    

Slack (MET) :             4.662ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        2.901ns  (logic 0.543ns (18.718%)  route 2.358ns (81.282%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.242ns = ( 12.242 - 10.000 ) 
    Source Clock Delay      (SCD):    1.912ns = ( 3.912 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.347ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     2.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     4.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -3.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -1.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -1.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.780     0.181    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     0.269 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     2.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.405 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.507     3.912    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/txspeedis100gen/clk
    SLICE_X118Y133       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y133       FDRE (Prop_fdre_C_Q)         0.282     4.194 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=8, routed)           0.962     5.156    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/speed_is_100_int
    SLICE_X119Y136       LUT6 (Prop_lut6_I0_O)        0.155     5.311 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.245     5.555    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X119Y135       LUT6 (Prop_lut6_I4_O)        0.053     5.608 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.569     6.178    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/counter0
    SLICE_X118Y134       LUT2 (Prop_lut2_I0_O)        0.053     6.231 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.582     6.813    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/counter[5]_i_1_n_0
    SLICE_X118Y136       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    D5                                                0.000    10.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    12.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     5.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     6.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     7.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.648     8.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.818 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917    10.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113    10.848 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.394    12.242    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/gtx_clk90
    SLICE_X118Y136       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/counter_reg[5]/C
                         clock pessimism             -0.347    11.894    
                         clock uncertainty           -0.075    11.819    
    SLICE_X118Y136       FDRE (Setup_fdre_C_R)       -0.344    11.475    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                  4.662    

Slack (MET) :             4.781ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        2.761ns  (logic 0.507ns (18.365%)  route 2.254ns (81.635%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.240ns = ( 12.240 - 10.000 ) 
    Source Clock Delay      (SCD):    1.908ns = ( 3.908 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.347ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     2.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     4.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -3.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -1.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -1.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.780     0.181    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     0.269 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     2.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.405 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.503     3.908    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/txspeedis100gen/clk
    SLICE_X117Y130       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y130       FDRE (Prop_fdre_C_Q)         0.246     4.154 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=8, routed)           0.826     4.980    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/speed_is_100_int
    SLICE_X119Y132       LUT6 (Prop_lut6_I0_O)        0.155     5.135 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.437     5.572    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X118Y131       LUT6 (Prop_lut6_I4_O)        0.053     5.625 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.460     6.085    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/counter0
    SLICE_X119Y130       LUT2 (Prop_lut2_I0_O)        0.053     6.138 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.531     6.669    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/counter[5]_i_1_n_0
    SLICE_X119Y133       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    D5                                                0.000    10.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    12.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     5.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     6.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     7.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.648     8.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.818 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917    10.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113    10.848 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.392    12.240    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/gtx_clk90
    SLICE_X119Y133       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/counter_reg[0]/C
                         clock pessimism             -0.347    11.892    
                         clock uncertainty           -0.075    11.817    
    SLICE_X119Y133       FDRE (Setup_fdre_C_R)       -0.367    11.450    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.450    
                         arrival time                          -6.669    
  -------------------------------------------------------------------
                         slack                                  4.781    

Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        2.656ns  (logic 0.507ns (19.086%)  route 2.149ns (80.914%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.240ns = ( 12.240 - 10.000 ) 
    Source Clock Delay      (SCD):    1.908ns = ( 3.908 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.347ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     2.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     4.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -3.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -1.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -1.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.780     0.181    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     0.269 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     2.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.405 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.503     3.908    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/txspeedis100gen/clk
    SLICE_X117Y130       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y130       FDRE (Prop_fdre_C_Q)         0.246     4.154 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=8, routed)           0.826     4.980    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/speed_is_100_int
    SLICE_X119Y132       LUT6 (Prop_lut6_I0_O)        0.155     5.135 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.437     5.572    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X118Y131       LUT6 (Prop_lut6_I4_O)        0.053     5.625 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.460     6.085    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/counter0
    SLICE_X119Y130       LUT2 (Prop_lut2_I0_O)        0.053     6.138 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.426     6.565    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/counter[5]_i_1_n_0
    SLICE_X119Y132       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    D5                                                0.000    10.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    12.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     5.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     6.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     7.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.648     8.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.818 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917    10.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113    10.848 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.392    12.240    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/gtx_clk90
    SLICE_X119Y132       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/counter_reg[1]/C
                         clock pessimism             -0.347    11.892    
                         clock uncertainty           -0.075    11.817    
    SLICE_X119Y132       FDRE (Setup_fdre_C_R)       -0.367    11.450    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.450    
                         arrival time                          -6.565    
  -------------------------------------------------------------------
                         slack                                  4.885    

Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        2.656ns  (logic 0.507ns (19.086%)  route 2.149ns (80.914%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.240ns = ( 12.240 - 10.000 ) 
    Source Clock Delay      (SCD):    1.908ns = ( 3.908 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.347ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     2.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     4.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -3.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -1.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -1.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.780     0.181    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     0.269 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     2.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.405 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.503     3.908    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/txspeedis100gen/clk
    SLICE_X117Y130       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y130       FDRE (Prop_fdre_C_Q)         0.246     4.154 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=8, routed)           0.826     4.980    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/speed_is_100_int
    SLICE_X119Y132       LUT6 (Prop_lut6_I0_O)        0.155     5.135 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.437     5.572    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X118Y131       LUT6 (Prop_lut6_I4_O)        0.053     5.625 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.460     6.085    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/counter0
    SLICE_X119Y130       LUT2 (Prop_lut2_I0_O)        0.053     6.138 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.426     6.565    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/counter[5]_i_1_n_0
    SLICE_X119Y132       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    D5                                                0.000    10.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    12.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     5.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     6.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     7.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.648     8.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.818 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917    10.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113    10.848 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.392    12.240    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/gtx_clk90
    SLICE_X119Y132       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/counter_reg[2]/C
                         clock pessimism             -0.347    11.892    
                         clock uncertainty           -0.075    11.817    
    SLICE_X119Y132       FDRE (Setup_fdre_C_R)       -0.367    11.450    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.450    
                         arrival time                          -6.565    
  -------------------------------------------------------------------
                         slack                                  4.885    

Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        2.656ns  (logic 0.507ns (19.086%)  route 2.149ns (80.914%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.240ns = ( 12.240 - 10.000 ) 
    Source Clock Delay      (SCD):    1.908ns = ( 3.908 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.347ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     2.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     4.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -3.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -1.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -1.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.780     0.181    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     0.269 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     2.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.405 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.503     3.908    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/txspeedis100gen/clk
    SLICE_X117Y130       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y130       FDRE (Prop_fdre_C_Q)         0.246     4.154 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=8, routed)           0.826     4.980    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/speed_is_100_int
    SLICE_X119Y132       LUT6 (Prop_lut6_I0_O)        0.155     5.135 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.437     5.572    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X118Y131       LUT6 (Prop_lut6_I4_O)        0.053     5.625 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.460     6.085    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/counter0
    SLICE_X119Y130       LUT2 (Prop_lut2_I0_O)        0.053     6.138 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.426     6.565    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/counter[5]_i_1_n_0
    SLICE_X119Y132       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    D5                                                0.000    10.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    12.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     5.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     6.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     7.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.648     8.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.818 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917    10.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113    10.848 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.392    12.240    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/gtx_clk90
    SLICE_X119Y132       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/counter_reg[3]/C
                         clock pessimism             -0.347    11.892    
                         clock uncertainty           -0.075    11.817    
    SLICE_X119Y132       FDRE (Setup_fdre_C_R)       -0.367    11.450    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.450    
                         arrival time                          -6.565    
  -------------------------------------------------------------------
                         slack                                  4.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns = ( 3.284 - 2.000 ) 
    Source Clock Delay      (SCD):    0.988ns = ( 2.988 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     2.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     2.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     0.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     0.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     1.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.677     2.988    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X119Y165       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y165       FDRE (Prop_fdre_C_Q)         0.100     3.088 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg0/Q
                         net (fo=1, routed)           0.055     3.143    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync0
    SLICE_X119Y165       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     2.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     2.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -0.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     0.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.597 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     1.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.902     3.284    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X119Y165       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg1/C
                         clock pessimism             -0.297     2.988    
    SLICE_X119Y165       FDRE (Hold_fdre_C_D)         0.047     3.035    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -3.035    
                         arrival time                           3.143    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 3.283 - 2.000 ) 
    Source Clock Delay      (SCD):    0.987ns = ( 2.987 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     2.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     2.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     0.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     0.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     1.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.676     2.987    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/clk
    SLICE_X117Y166       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y166       FDRE (Prop_fdre_C_Q)         0.100     3.087 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg0/Q
                         net (fo=1, routed)           0.055     3.142    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync0
    SLICE_X117Y166       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     2.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     2.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -0.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     0.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.597 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     1.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.901     3.283    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/clk
    SLICE_X117Y166       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg1/C
                         clock pessimism             -0.297     2.987    
    SLICE_X117Y166       FDRE (Hold_fdre_C_D)         0.047     3.034    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -3.034    
                         arrival time                           3.142    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 3.285 - 2.000 ) 
    Source Clock Delay      (SCD):    0.988ns = ( 2.988 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     2.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     2.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     0.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     0.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     1.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.677     2.988    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/clk
    SLICE_X117Y163       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y163       FDRE (Prop_fdre_C_Q)         0.100     3.088 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/Q
                         net (fo=1, routed)           0.055     3.143    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync0
    SLICE_X117Y163       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     2.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     2.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -0.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     0.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.597 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     1.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.903     3.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/clk
    SLICE_X117Y163       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg1/C
                         clock pessimism             -0.298     2.988    
    SLICE_X117Y163       FDRE (Hold_fdre_C_D)         0.047     3.035    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -3.035    
                         arrival time                           3.143    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/txspeedis10100gen/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/txspeedis10100gen/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 3.252 - 2.000 ) 
    Source Clock Delay      (SCD):    0.956ns = ( 2.956 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     2.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     2.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     0.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     0.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     1.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.645     2.956    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/txspeedis10100gen/clk
    SLICE_X109Y183       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/txspeedis10100gen/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y183       FDRE (Prop_fdre_C_Q)         0.100     3.056 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/txspeedis10100gen/data_sync_reg0/Q
                         net (fo=1, routed)           0.055     3.111    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/txspeedis10100gen/data_sync0
    SLICE_X109Y183       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/txspeedis10100gen/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     2.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     2.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -0.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     0.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.597 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     1.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.870     3.252    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/txspeedis10100gen/clk
    SLICE_X109Y183       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/txspeedis10100gen/data_sync_reg1/C
                         clock pessimism             -0.297     2.956    
    SLICE_X109Y183       FDRE (Hold_fdre_C_D)         0.047     3.003    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/txspeedis10100gen/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -3.003    
                         arrival time                           3.111    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/txspeedis100gen/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/txspeedis100gen/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns = ( 3.180 - 2.000 ) 
    Source Clock Delay      (SCD):    0.904ns = ( 2.904 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     2.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     2.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     0.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     0.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     1.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.593     2.904    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/txspeedis100gen/clk
    SLICE_X117Y130       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/txspeedis100gen/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y130       FDRE (Prop_fdre_C_Q)         0.100     3.004 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/txspeedis100gen/data_sync_reg0/Q
                         net (fo=1, routed)           0.055     3.059    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/txspeedis100gen/data_sync0
    SLICE_X117Y130       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/txspeedis100gen/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     2.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     2.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -0.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     0.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.597 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     1.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.798     3.180    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/txspeedis100gen/clk
    SLICE_X117Y130       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/txspeedis100gen/data_sync_reg1/C
                         clock pessimism             -0.277     2.904    
    SLICE_X117Y130       FDRE (Hold_fdre_C_D)         0.047     2.951    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/txspeedis100gen/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -2.951    
                         arrival time                           3.059    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/txspeedis10100gen/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/txspeedis10100gen/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns = ( 3.181 - 2.000 ) 
    Source Clock Delay      (SCD):    0.905ns = ( 2.905 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     2.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     2.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     0.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     0.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     1.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.594     2.905    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/txspeedis10100gen/clk
    SLICE_X119Y131       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/txspeedis10100gen/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y131       FDRE (Prop_fdre_C_Q)         0.100     3.005 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/txspeedis10100gen/data_sync_reg0/Q
                         net (fo=1, routed)           0.055     3.060    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/txspeedis10100gen/data_sync0
    SLICE_X119Y131       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/txspeedis10100gen/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     2.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     2.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -0.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     0.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.597 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     1.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.799     3.181    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/txspeedis10100gen/clk
    SLICE_X119Y131       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/txspeedis10100gen/data_sync_reg1/C
                         clock pessimism             -0.277     2.905    
    SLICE_X119Y131       FDRE (Hold_fdre_C_D)         0.047     2.952    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/txspeedis10100gen/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -2.952    
                         arrival time                           3.060    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/tx_reset90_sync/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/tx_reset90_sync/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns = ( 3.191 - 2.000 ) 
    Source Clock Delay      (SCD):    0.913ns = ( 2.913 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     2.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     2.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     0.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     0.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     1.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.602     2.913    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/tx_reset90_sync/clk
    SLICE_X119Y100       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/tx_reset90_sync/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y100       FDRE (Prop_fdre_C_Q)         0.100     3.013 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/tx_reset90_sync/data_sync_reg0/Q
                         net (fo=1, routed)           0.055     3.068    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/tx_reset90_sync/data_sync0
    SLICE_X119Y100       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/tx_reset90_sync/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     2.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     2.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -0.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     0.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.597 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     1.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.809     3.191    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/tx_reset90_sync/clk
    SLICE_X119Y100       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/tx_reset90_sync/data_sync_reg1/C
                         clock pessimism             -0.279     2.913    
    SLICE_X119Y100       FDRE (Hold_fdre_C_D)         0.047     2.960    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/tx_reset90_sync/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -2.960    
                         arrival time                           3.068    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/reset90gen/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/reset90gen/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns = ( 3.183 - 2.000 ) 
    Source Clock Delay      (SCD):    0.907ns = ( 2.907 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     2.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     2.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     0.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     0.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     1.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.596     2.907    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/reset90gen/clk
    SLICE_X117Y133       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/reset90gen/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y133       FDRE (Prop_fdre_C_Q)         0.100     3.007 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/reset90gen/data_sync_reg0/Q
                         net (fo=1, routed)           0.055     3.062    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/reset90gen/data_sync0
    SLICE_X117Y133       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/reset90gen/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     2.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     2.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -0.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     0.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.597 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     1.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.801     3.183    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/reset90gen/clk
    SLICE_X117Y133       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/reset90gen/data_sync_reg1/C
                         clock pessimism             -0.277     2.907    
    SLICE_X117Y133       FDRE (Hold_fdre_C_D)         0.047     2.954    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/reset90gen/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -2.954    
                         arrival time                           3.062    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/txspeedis10100gen/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/txspeedis10100gen/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns = ( 3.184 - 2.000 ) 
    Source Clock Delay      (SCD):    0.908ns = ( 2.908 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     2.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     2.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     0.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     0.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     1.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.597     2.908    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/txspeedis10100gen/clk
    SLICE_X117Y134       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/txspeedis10100gen/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y134       FDRE (Prop_fdre_C_Q)         0.100     3.008 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/txspeedis10100gen/data_sync_reg0/Q
                         net (fo=1, routed)           0.055     3.063    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/txspeedis10100gen/data_sync0
    SLICE_X117Y134       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/txspeedis10100gen/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     2.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     2.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -0.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     0.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.597 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     1.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.802     3.184    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/txspeedis10100gen/clk
    SLICE_X117Y134       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/txspeedis10100gen/data_sync_reg1/C
                         clock pessimism             -0.277     2.908    
    SLICE_X117Y134       FDRE (Hold_fdre_C_D)         0.047     2.955    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/txspeedis10100gen/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -2.955    
                         arrival time                           3.063    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/reset90gen/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/reset90gen/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.161ns  (logic 0.100ns (62.180%)  route 0.061ns (37.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 3.252 - 2.000 ) 
    Source Clock Delay      (SCD):    0.957ns = ( 2.957 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     2.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     2.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     0.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     0.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     1.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.646     2.957    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/reset90gen/clk
    SLICE_X110Y183       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/reset90gen/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y183       FDRE (Prop_fdre_C_Q)         0.100     3.057 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/reset90gen/data_sync_reg0/Q
                         net (fo=1, routed)           0.061     3.117    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/reset90gen/data_sync0
    SLICE_X110Y183       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/reset90gen/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     2.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     2.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -0.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     0.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.597 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     1.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.870     3.252    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/reset90gen/clk
    SLICE_X110Y183       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/reset90gen/data_sync_reg1/C
                         clock pessimism             -0.296     2.957    
    SLICE_X110Y183       FDRE (Hold_fdre_C_D)         0.047     3.004    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/reset90gen/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -3.004    
                         arrival time                           3.117    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            1.600         8.000       6.400      BUFGCTRL_X0Y1    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/I0
Min Period        n/a     ODDR/C              n/a            1.249         8.000       6.751      OLOGIC_X1Y163    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     ODDR/C              n/a            1.249         8.000       6.751      OLOGIC_X1Y195    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_txc_ddr/C
Min Period        n/a     ODDR/C              n/a            1.249         8.000       6.751      OLOGIC_X1Y102    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_txc_ddr/C
Min Period        n/a     ODDR/C              n/a            1.249         8.000       6.751      OLOGIC_X1Y141    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_txc_ddr/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X118Y165   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X116Y165   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X116Y166   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X118Y166   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X118Y165   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X116Y165   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X116Y166   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X118Y166   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X119Y165   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X119Y165   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X119Y165   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X117Y166   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X117Y166   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X117Y166   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg4/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X116Y165   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X118Y165   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X118Y165   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X118Y165   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X116Y165   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X116Y165   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X116Y165   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X116Y166   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X116Y166   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X116Y166   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pz_7z030_axieth_clk_wiz_0_0
  To Clock:  clk_out2_pz_7z030_axieth_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise@5.000ns - clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 0.375ns (20.942%)  route 1.416ns (79.058%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 3.477 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.097ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out2_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=21, routed)          1.502    -2.097    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X117Y131       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y131       FDRE (Prop_fdre_C_Q)         0.269    -1.828 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/Q
                         net (fo=2, routed)           0.934    -0.894    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[6]
    SLICE_X117Y131       LUT4 (Prop_lut4_I0_O)        0.053    -0.841 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_2/O
                         net (fo=1, routed)           0.482    -0.359    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_2_n_0
    SLICE_X118Y132       LUT6 (Prop_lut6_I1_O)        0.053    -0.306 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_1_n_0
    SLICE_X118Y132       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    D5                                                0.000     5.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     5.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     5.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.788     0.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out2_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     2.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=21, routed)          1.390     3.477    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X118Y132       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
                         clock pessimism             -0.590     2.886    
                         clock uncertainty           -0.065     2.821    
    SLICE_X118Y132       FDRE (Setup_fdre_C_D)        0.071     2.892    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          2.892    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  3.198    

Slack (MET) :             3.433ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise@5.000ns - clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.246ns (22.550%)  route 0.845ns (77.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 3.477 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out2_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=21, routed)          1.444    -2.155    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X111Y131       FDPE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y131       FDPE (Prop_fdpe_C_Q)         0.246    -1.909 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.845    -1.064    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X118Y132       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    D5                                                0.000     5.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     5.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     5.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.788     0.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out2_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     2.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=21, routed)          1.390     3.477    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X118Y132       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
                         clock pessimism             -0.596     2.880    
                         clock uncertainty           -0.065     2.815    
    SLICE_X118Y132       FDRE (Setup_fdre_C_R)       -0.446     2.369    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          2.369    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  3.433    

Slack (MET) :             3.433ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise@5.000ns - clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.246ns (22.550%)  route 0.845ns (77.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 3.477 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out2_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=21, routed)          1.444    -2.155    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X111Y131       FDPE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y131       FDPE (Prop_fdpe_C_Q)         0.246    -1.909 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.845    -1.064    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X118Y132       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    D5                                                0.000     5.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     5.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     5.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.788     0.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out2_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     2.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=21, routed)          1.390     3.477    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X118Y132       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/C
                         clock pessimism             -0.596     2.880    
                         clock uncertainty           -0.065     2.815    
    SLICE_X118Y132       FDRE (Setup_fdre_C_R)       -0.446     2.369    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          2.369    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  3.433    

Slack (MET) :             3.433ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise@5.000ns - clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.246ns (22.550%)  route 0.845ns (77.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 3.477 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out2_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=21, routed)          1.444    -2.155    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X111Y131       FDPE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y131       FDPE (Prop_fdpe_C_Q)         0.246    -1.909 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.845    -1.064    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X118Y132       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    D5                                                0.000     5.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     5.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     5.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.788     0.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out2_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     2.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=21, routed)          1.390     3.477    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X118Y132       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
                         clock pessimism             -0.596     2.880    
                         clock uncertainty           -0.065     2.815    
    SLICE_X118Y132       FDRE (Setup_fdre_C_R)       -0.446     2.369    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          2.369    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  3.433    

Slack (MET) :             3.433ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise@5.000ns - clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.246ns (22.550%)  route 0.845ns (77.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 3.477 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out2_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=21, routed)          1.444    -2.155    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X111Y131       FDPE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y131       FDPE (Prop_fdpe_C_Q)         0.246    -1.909 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.845    -1.064    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X118Y132       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    D5                                                0.000     5.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     5.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     5.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.788     0.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out2_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     2.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=21, routed)          1.390     3.477    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X118Y132       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/C
                         clock pessimism             -0.596     2.880    
                         clock uncertainty           -0.065     2.815    
    SLICE_X118Y132       FDRE (Setup_fdre_C_R)       -0.446     2.369    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.369    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  3.433    

Slack (MET) :             3.433ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise@5.000ns - clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.246ns (22.550%)  route 0.845ns (77.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 3.477 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out2_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=21, routed)          1.444    -2.155    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X111Y131       FDPE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y131       FDPE (Prop_fdpe_C_Q)         0.246    -1.909 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.845    -1.064    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X118Y132       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    D5                                                0.000     5.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     5.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     5.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.788     0.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out2_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     2.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=21, routed)          1.390     3.477    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X118Y132       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
                         clock pessimism             -0.596     2.880    
                         clock uncertainty           -0.065     2.815    
    SLICE_X118Y132       FDRE (Setup_fdre_C_R)       -0.446     2.369    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.369    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  3.433    

Slack (MET) :             3.433ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise@5.000ns - clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.246ns (22.550%)  route 0.845ns (77.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 3.477 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out2_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=21, routed)          1.444    -2.155    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X111Y131       FDPE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y131       FDPE (Prop_fdpe_C_Q)         0.246    -1.909 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.845    -1.064    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X118Y132       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    D5                                                0.000     5.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     5.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     5.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.788     0.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out2_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     2.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=21, routed)          1.390     3.477    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X118Y132       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
                         clock pessimism             -0.596     2.880    
                         clock uncertainty           -0.065     2.815    
    SLICE_X118Y132       FDRE (Setup_fdre_C_R)       -0.446     2.369    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          2.369    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  3.433    

Slack (MET) :             3.433ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise@5.000ns - clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.246ns (22.550%)  route 0.845ns (77.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 3.477 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out2_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=21, routed)          1.444    -2.155    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X111Y131       FDPE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y131       FDPE (Prop_fdpe_C_Q)         0.246    -1.909 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.845    -1.064    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X118Y132       FDSE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    D5                                                0.000     5.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     5.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     5.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.788     0.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out2_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     2.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=21, routed)          1.390     3.477    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X118Y132       FDSE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/C
                         clock pessimism             -0.596     2.880    
                         clock uncertainty           -0.065     2.815    
    SLICE_X118Y132       FDSE (Setup_fdse_C_S)       -0.446     2.369    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg
  -------------------------------------------------------------------
                         required time                          2.369    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  3.433    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise@5.000ns - clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.246ns (24.908%)  route 0.742ns (75.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 3.475 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out2_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=21, routed)          1.444    -2.155    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X111Y131       FDPE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y131       FDPE (Prop_fdpe_C_Q)         0.246    -1.909 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.742    -1.167    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X118Y131       FDSE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    D5                                                0.000     5.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     5.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     5.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.788     0.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out2_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     2.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=21, routed)          1.388     3.475    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X118Y131       FDSE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
                         clock pessimism             -0.596     2.878    
                         clock uncertainty           -0.065     2.813    
    SLICE_X118Y131       FDSE (Setup_fdse_C_S)       -0.446     2.367    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.367    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  3.534    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise@5.000ns - clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.246ns (24.908%)  route 0.742ns (75.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 3.475 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out2_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=21, routed)          1.444    -2.155    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X111Y131       FDPE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y131       FDPE (Prop_fdpe_C_Q)         0.246    -1.909 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.742    -1.167    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X118Y131       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    D5                                                0.000     5.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     5.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     5.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.788     0.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out2_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     2.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=21, routed)          1.388     3.475    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X118Y131       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
                         clock pessimism             -0.596     2.878    
                         clock uncertainty           -0.065     2.813    
    SLICE_X118Y131       FDRE (Setup_fdre_C_R)       -0.446     2.367    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.367    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  3.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns - clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.637ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.782    -1.951 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.756    -1.195    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out2_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.169 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=21, routed)          0.562    -0.607    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X111Y131       FDPE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y131       FDPE (Prop_fdpe_C_Q)         0.100    -0.507 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/Q
                         net (fo=1, routed)           0.055    -0.452    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync_reg0
    SLICE_X111Y131       FDPE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out2_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=21, routed)          0.766    -0.637    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X111Y131       FDPE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
                         clock pessimism              0.029    -0.607    
    SLICE_X111Y131       FDPE (Hold_fdpe_C_D)         0.047    -0.560    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.452    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns - clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.157ns (58.153%)  route 0.113ns (41.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.782    -1.951 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.756    -1.195    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out2_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.169 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=21, routed)          0.592    -0.577    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X117Y131       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y131       FDRE (Prop_fdre_C_Q)         0.091    -0.486 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/Q
                         net (fo=2, routed)           0.113    -0.374    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[8]
    SLICE_X118Y132       LUT6 (Prop_lut6_I4_O)        0.066    -0.308 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_1_n_0
    SLICE_X118Y132       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out2_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=21, routed)          0.798    -0.605    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X118Y132       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
                         clock pessimism              0.040    -0.564    
    SLICE_X118Y132       FDRE (Hold_fdre_C_D)         0.087    -0.477    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns - clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.091ns (45.603%)  route 0.109ns (54.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.637ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.782    -1.951 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.756    -1.195    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out2_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.169 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=21, routed)          0.562    -0.607    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X111Y131       FDPE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y131       FDPE (Prop_fdpe_C_Q)         0.091    -0.516 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/Q
                         net (fo=1, routed)           0.109    -0.408    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync_reg1
    SLICE_X111Y131       FDPE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out2_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=21, routed)          0.766    -0.637    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X111Y131       FDPE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/C
                         clock pessimism              0.029    -0.607    
    SLICE_X111Y131       FDPE (Hold_fdpe_C_D)         0.006    -0.601    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns - clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.457%)  route 0.153ns (60.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.637ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.782    -1.951 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.756    -1.195    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out2_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.169 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=21, routed)          0.562    -0.607    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X111Y131       FDPE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y131       FDPE (Prop_fdpe_C_Q)         0.100    -0.507 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/Q
                         net (fo=1, routed)           0.153    -0.354    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync_reg3
    SLICE_X111Y131       FDPE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out2_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=21, routed)          0.766    -0.637    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X111Y131       FDPE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                         clock pessimism              0.029    -0.607    
    SLICE_X111Y131       FDPE (Hold_fdpe_C_D)         0.047    -0.560    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns - clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.346%)  route 0.161ns (61.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.606ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.782    -1.951 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.756    -1.195    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out2_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.169 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=21, routed)          0.592    -0.577    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X117Y131       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y131       FDRE (Prop_fdre_C_Q)         0.100    -0.477 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/Q
                         net (fo=2, routed)           0.161    -0.317    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[7]
    SLICE_X117Y131       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out2_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=21, routed)          0.797    -0.606    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X117Y131       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
                         clock pessimism              0.028    -0.577    
    SLICE_X117Y131       FDRE (Hold_fdre_C_D)         0.047    -0.530    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns - clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.107ns (49.001%)  route 0.111ns (50.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.782    -1.951 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.756    -1.195    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out2_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.169 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=21, routed)          0.593    -0.576    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X118Y132       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y132       FDRE (Prop_fdre_C_Q)         0.107    -0.469 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/Q
                         net (fo=2, routed)           0.111    -0.358    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[9]
    SLICE_X118Y132       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out2_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=21, routed)          0.798    -0.605    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X118Y132       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
                         clock pessimism              0.028    -0.576    
    SLICE_X118Y132       FDRE (Hold_fdre_C_D)         0.004    -0.572    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns - clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (37.998%)  route 0.163ns (62.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.606ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.782    -1.951 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.756    -1.195    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out2_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.169 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=21, routed)          0.592    -0.577    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X117Y131       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y131       FDRE (Prop_fdre_C_Q)         0.100    -0.477 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/Q
                         net (fo=2, routed)           0.163    -0.314    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[5]
    SLICE_X117Y131       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out2_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=21, routed)          0.797    -0.606    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X117Y131       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C
                         clock pessimism              0.028    -0.577    
    SLICE_X117Y131       FDRE (Hold_fdre_C_D)         0.041    -0.536    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns - clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.091ns (36.943%)  route 0.155ns (63.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.782    -1.951 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.756    -1.195    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out2_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.169 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=21, routed)          0.592    -0.577    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X117Y131       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y131       FDRE (Prop_fdre_C_Q)         0.091    -0.486 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/Q
                         net (fo=2, routed)           0.155    -0.331    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[8]
    SLICE_X118Y132       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out2_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=21, routed)          0.798    -0.605    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X118Y132       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
                         clock pessimism              0.040    -0.564    
    SLICE_X118Y132       FDRE (Hold_fdre_C_D)         0.000    -0.564    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns - clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.100ns (32.521%)  route 0.207ns (67.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.606ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.782    -1.951 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.756    -1.195    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out2_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.169 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=21, routed)          0.592    -0.577    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X117Y131       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y131       FDRE (Prop_fdre_C_Q)         0.100    -0.477 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/Q
                         net (fo=2, routed)           0.207    -0.270    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[4]
    SLICE_X117Y131       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out2_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=21, routed)          0.797    -0.606    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X117Y131       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
                         clock pessimism              0.028    -0.577    
    SLICE_X117Y131       FDRE (Hold_fdre_C_D)         0.038    -0.539    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns - clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.100ns (31.817%)  route 0.214ns (68.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.606ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.782    -1.951 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.756    -1.195    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out2_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.169 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=21, routed)          0.592    -0.577    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X117Y131       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y131       FDRE (Prop_fdre_C_Q)         0.100    -0.477 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/Q
                         net (fo=2, routed)           0.214    -0.263    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[6]
    SLICE_X117Y131       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out2_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=21, routed)          0.797    -0.606    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X117Y131       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/C
                         clock pessimism              0.028    -0.577    
    SLICE_X117Y131       FDRE (Hold_fdre_C_D)         0.043    -0.534    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_pz_7z030_axieth_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0/REFCLK
Min Period        n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y17   pz_7z030_axieth_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y3  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X118Y132   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X117Y131   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X118Y132   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X111Y131   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X111Y131   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/C
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X111Y131   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y3  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X117Y131   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X118Y132   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X118Y132   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X117Y131   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X118Y132   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X118Y132   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X111Y131   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X111Y131   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X111Y131   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X111Y131   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X118Y131   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X118Y131   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X117Y131   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X117Y131   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X117Y131   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X117Y131   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X117Y131   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X118Y131   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X118Y132   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X118Y132   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pz_7z030_axieth_clk_wiz_0_0
  To Clock:  clkfbout_pz_7z030_axieth_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pz_7z030_axieth_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.600         8.000       6.400      BUFGCTRL_X0Y19   pz_7z030_axieth_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y3  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y3  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y3  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y3  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  rgmii_port_0_rxc
  To Clock:  rgmii_port_0_rxc

Setup :            0  Failing Endpoints,  Worst Slack        2.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.241ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_0_rxc rise@8.000ns - rgmii_port_0_rxc rise@0.000ns)
  Data Path Delay:        5.362ns  (logic 0.322ns (6.005%)  route 5.040ns (93.995%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 9.992 - 8.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.670     0.670 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.481     1.151    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.377     1.528 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.665     2.193    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/rx_axi_clk
    SLICE_X112Y151       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y151       FDRE (Prop_fdre_C_Q)         0.269     2.462 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/rx_reset_reg/Q
                         net (fo=1052, routed)        3.181     5.643    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_reset
    SLICE_X95Y167        LUT3 (Prop_lut3_I2_O)        0.053     5.696 r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.frame_is_e2_vlan_i_1/O
                         net (fo=226, routed)         1.859     7.555    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_sum_4
    SLICE_X98Y182        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      8.000     8.000 r  
    B4                                                0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.545     8.545 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.407     8.952    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.370     9.322 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.670     9.992    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X98Y182        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_2_reg[10]/C
                         clock pessimism              0.206    10.198    
                         clock uncertainty           -0.035    10.162    
    SLICE_X98Y182        FDRE (Setup_fdre_C_R)       -0.367     9.795    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_2_reg[10]
  -------------------------------------------------------------------
                         required time                          9.795    
                         arrival time                          -7.555    
  -------------------------------------------------------------------
                         slack                                  2.241    

Slack (MET) :             2.241ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_0_rxc rise@8.000ns - rgmii_port_0_rxc rise@0.000ns)
  Data Path Delay:        5.362ns  (logic 0.322ns (6.005%)  route 5.040ns (93.995%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 9.992 - 8.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.670     0.670 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.481     1.151    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.377     1.528 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.665     2.193    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/rx_axi_clk
    SLICE_X112Y151       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y151       FDRE (Prop_fdre_C_Q)         0.269     2.462 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/rx_reset_reg/Q
                         net (fo=1052, routed)        3.181     5.643    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_reset
    SLICE_X95Y167        LUT3 (Prop_lut3_I2_O)        0.053     5.696 r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.frame_is_e2_vlan_i_1/O
                         net (fo=226, routed)         1.859     7.555    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_sum_4
    SLICE_X98Y182        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      8.000     8.000 r  
    B4                                                0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.545     8.545 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.407     8.952    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.370     9.322 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.670     9.992    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X98Y182        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_2_reg[11]/C
                         clock pessimism              0.206    10.198    
                         clock uncertainty           -0.035    10.162    
    SLICE_X98Y182        FDRE (Setup_fdre_C_R)       -0.367     9.795    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_2_reg[11]
  -------------------------------------------------------------------
                         required time                          9.795    
                         arrival time                          -7.555    
  -------------------------------------------------------------------
                         slack                                  2.241    

Slack (MET) :             2.241ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_0_rxc rise@8.000ns - rgmii_port_0_rxc rise@0.000ns)
  Data Path Delay:        5.362ns  (logic 0.322ns (6.005%)  route 5.040ns (93.995%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 9.992 - 8.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.670     0.670 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.481     1.151    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.377     1.528 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.665     2.193    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/rx_axi_clk
    SLICE_X112Y151       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y151       FDRE (Prop_fdre_C_Q)         0.269     2.462 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/rx_reset_reg/Q
                         net (fo=1052, routed)        3.181     5.643    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_reset
    SLICE_X95Y167        LUT3 (Prop_lut3_I2_O)        0.053     5.696 r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.frame_is_e2_vlan_i_1/O
                         net (fo=226, routed)         1.859     7.555    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_sum_4
    SLICE_X98Y182        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      8.000     8.000 r  
    B4                                                0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.545     8.545 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.407     8.952    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.370     9.322 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.670     9.992    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X98Y182        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_2_reg[8]/C
                         clock pessimism              0.206    10.198    
                         clock uncertainty           -0.035    10.162    
    SLICE_X98Y182        FDRE (Setup_fdre_C_R)       -0.367     9.795    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_2_reg[8]
  -------------------------------------------------------------------
                         required time                          9.795    
                         arrival time                          -7.555    
  -------------------------------------------------------------------
                         slack                                  2.241    

Slack (MET) :             2.241ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_0_rxc rise@8.000ns - rgmii_port_0_rxc rise@0.000ns)
  Data Path Delay:        5.362ns  (logic 0.322ns (6.005%)  route 5.040ns (93.995%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 9.992 - 8.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.670     0.670 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.481     1.151    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.377     1.528 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.665     2.193    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/rx_axi_clk
    SLICE_X112Y151       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y151       FDRE (Prop_fdre_C_Q)         0.269     2.462 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/rx_reset_reg/Q
                         net (fo=1052, routed)        3.181     5.643    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_reset
    SLICE_X95Y167        LUT3 (Prop_lut3_I2_O)        0.053     5.696 r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.frame_is_e2_vlan_i_1/O
                         net (fo=226, routed)         1.859     7.555    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_sum_4
    SLICE_X98Y182        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      8.000     8.000 r  
    B4                                                0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.545     8.545 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.407     8.952    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.370     9.322 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.670     9.992    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X98Y182        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_2_reg[9]/C
                         clock pessimism              0.206    10.198    
                         clock uncertainty           -0.035    10.162    
    SLICE_X98Y182        FDRE (Setup_fdre_C_R)       -0.367     9.795    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_2_reg[9]
  -------------------------------------------------------------------
                         required time                          9.795    
                         arrival time                          -7.555    
  -------------------------------------------------------------------
                         slack                                  2.241    

Slack (MET) :             2.299ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_0_rxc rise@8.000ns - rgmii_port_0_rxc rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 0.322ns (6.085%)  route 4.970ns (93.915%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 9.980 - 8.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.670     0.670 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.481     1.151    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.377     1.528 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.665     2.193    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/rx_axi_clk
    SLICE_X112Y151       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y151       FDRE (Prop_fdre_C_Q)         0.269     2.462 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/rx_reset_reg/Q
                         net (fo=1052, routed)        3.181     5.643    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_reset
    SLICE_X95Y167        LUT3 (Prop_lut3_I2_O)        0.053     5.696 r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.frame_is_e2_vlan_i_1/O
                         net (fo=226, routed)         1.789     7.484    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_sum_4
    SLICE_X109Y174       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      8.000     8.000 r  
    B4                                                0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.545     8.545 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.407     8.952    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.370     9.322 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.658     9.980    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X109Y174       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4_reg[16]/C
                         clock pessimism              0.206    10.186    
                         clock uncertainty           -0.035    10.150    
    SLICE_X109Y174       FDRE (Setup_fdre_C_R)       -0.367     9.783    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4_reg[16]
  -------------------------------------------------------------------
                         required time                          9.783    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                  2.299    

Slack (MET) :             2.304ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.pack_high_1_pack_low_0_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_0_rxc rise@8.000ns - rgmii_port_0_rxc rise@0.000ns)
  Data Path Delay:        5.759ns  (logic 1.043ns (18.111%)  route 4.716ns (81.889%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.051ns = ( 10.051 - 8.000 ) 
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.670     0.670 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.481     1.151    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.377     1.528 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.715     2.243    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X104Y162       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.pack_high_1_pack_low_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y162       FDRE (Prop_fdre_C_Q)         0.308     2.551 r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.pack_high_1_pack_low_0_reg/Q
                         net (fo=243, routed)         4.273     6.823    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.pack_high_1_pack_low_0_reg_n_0
    SLICE_X89Y179        LUT6 (Prop_lut6_I3_O)        0.053     6.876 r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1[3]_i_6/O
                         net (fo=1, routed)           0.443     7.320    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1[3]_i_6_n_0
    SLICE_X88Y179        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.350     7.670 r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.670    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1_reg[3]_i_1_n_0
    SLICE_X88Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.730 r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.730    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1_reg[7]_i_1_n_0
    SLICE_X88Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.790 r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.790    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1_reg[11]_i_1_n_0
    SLICE_X88Y182        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     8.002 r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000     8.002    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1_reg[15]_i_2_n_6
    SLICE_X88Y182        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      8.000     8.000 r  
    B4                                                0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.545     8.545 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.407     8.952    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.370     9.322 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.729    10.051    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X88Y182        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1_reg[13]/C
                         clock pessimism              0.206    10.257    
                         clock uncertainty           -0.035    10.221    
    SLICE_X88Y182        FDRE (Setup_fdre_C_D)        0.084    10.305    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1_reg[13]
  -------------------------------------------------------------------
                         required time                         10.305    
                         arrival time                          -8.002    
  -------------------------------------------------------------------
                         slack                                  2.304    

Slack (MET) :             2.321ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.pack_high_1_pack_low_0_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_0_rxc rise@8.000ns - rgmii_port_0_rxc rise@0.000ns)
  Data Path Delay:        5.742ns  (logic 1.026ns (17.868%)  route 4.716ns (82.132%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.051ns = ( 10.051 - 8.000 ) 
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.670     0.670 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.481     1.151    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.377     1.528 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.715     2.243    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X104Y162       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.pack_high_1_pack_low_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y162       FDRE (Prop_fdre_C_Q)         0.308     2.551 r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.pack_high_1_pack_low_0_reg/Q
                         net (fo=243, routed)         4.273     6.823    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.pack_high_1_pack_low_0_reg_n_0
    SLICE_X89Y179        LUT6 (Prop_lut6_I3_O)        0.053     6.876 r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1[3]_i_6/O
                         net (fo=1, routed)           0.443     7.320    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1[3]_i_6_n_0
    SLICE_X88Y179        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.350     7.670 r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.670    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1_reg[3]_i_1_n_0
    SLICE_X88Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.730 r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.730    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1_reg[7]_i_1_n_0
    SLICE_X88Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.790 r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.790    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1_reg[11]_i_1_n_0
    SLICE_X88Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.850 r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.850    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1_reg[15]_i_2_n_0
    SLICE_X88Y183        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     7.985 r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.000     7.985    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1_reg[16]_i_2_n_7
    SLICE_X88Y183        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      8.000     8.000 r  
    B4                                                0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.545     8.545 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.407     8.952    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.370     9.322 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.729    10.051    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X88Y183        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1_reg[16]/C
                         clock pessimism              0.206    10.257    
                         clock uncertainty           -0.035    10.221    
    SLICE_X88Y183        FDRE (Setup_fdre_C_D)        0.084    10.305    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1_reg[16]
  -------------------------------------------------------------------
                         required time                         10.305    
                         arrival time                          -7.985    
  -------------------------------------------------------------------
                         slack                                  2.321    

Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxd_mem_last_read_out_ptr_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_0_rxc rise@8.000ns - rgmii_port_0_rxc rise@0.000ns)
  Data Path Delay:        5.343ns  (logic 0.269ns (5.035%)  route 5.074ns (94.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.057ns = ( 10.057 - 8.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.670     0.670 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.481     1.151    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.377     1.528 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.665     2.193    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/rx_axi_clk
    SLICE_X112Y151       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y151       FDRE (Prop_fdre_C_Q)         0.269     2.462 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/rx_reset_reg/Q
                         net (fo=1052, routed)        5.074     7.535    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_reset
    SLICE_X89Y155        FDSE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxd_mem_last_read_out_ptr_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      8.000     8.000 r  
    B4                                                0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.545     8.545 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.407     8.952    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.370     9.322 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.735    10.057    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X89Y155        FDSE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxd_mem_last_read_out_ptr_reg_reg[3]/C
                         clock pessimism              0.206    10.263    
                         clock uncertainty           -0.035    10.227    
    SLICE_X89Y155        FDSE (Setup_fdse_C_S)       -0.367     9.860    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxd_mem_last_read_out_ptr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.860    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_1_reg_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_0_rxc rise@8.000ns - rgmii_port_0_rxc rise@0.000ns)
  Data Path Delay:        5.343ns  (logic 0.269ns (5.035%)  route 5.074ns (94.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.057ns = ( 10.057 - 8.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.670     0.670 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.481     1.151    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.377     1.528 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.665     2.193    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/rx_axi_clk
    SLICE_X112Y151       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y151       FDRE (Prop_fdre_C_Q)         0.269     2.462 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/rx_reset_reg/Q
                         net (fo=1052, routed)        5.074     7.535    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_reset
    SLICE_X89Y155        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_1_reg_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      8.000     8.000 r  
    B4                                                0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.545     8.545 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.407     8.952    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.370     9.322 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.735    10.057    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X89Y155        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_1_reg_reg[29]/C
                         clock pessimism              0.206    10.263    
                         clock uncertainty           -0.035    10.227    
    SLICE_X89Y155        FDRE (Setup_fdre_C_R)       -0.367     9.860    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_1_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          9.860    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_1_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_0_rxc rise@8.000ns - rgmii_port_0_rxc rise@0.000ns)
  Data Path Delay:        5.343ns  (logic 0.269ns (5.035%)  route 5.074ns (94.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.057ns = ( 10.057 - 8.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.670     0.670 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.481     1.151    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.377     1.528 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.665     2.193    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/rx_axi_clk
    SLICE_X112Y151       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y151       FDRE (Prop_fdre_C_Q)         0.269     2.462 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/rx_reset_reg/Q
                         net (fo=1052, routed)        5.074     7.535    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_reset
    SLICE_X89Y155        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_1_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      8.000     8.000 r  
    B4                                                0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.545     8.545 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.407     8.952    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.370     9.322 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.735    10.057    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X89Y155        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_1_reg_reg[9]/C
                         clock pessimism              0.206    10.263    
                         clock uncertainty           -0.035    10.227    
    SLICE_X89Y155        FDRE (Setup_fdre_C_R)       -0.367     9.860    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          9.860    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                  2.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_0_rxc rise@0.000ns - rgmii_port_0_rxc rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.118ns (28.636%)  route 0.294ns (71.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    0.713ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.071     0.071 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.287    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.090     0.377 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.336     0.713    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X90Y159        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y159        FDRE (Prop_fdre_C_Q)         0.118     0.831 r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[11]/Q
                         net (fo=1, routed)           0.294     1.125    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rx_client_rxs_dpmem_wr_data_d1_reg[31][11]
    RAMB36_X4Y30         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.487    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.093     0.580 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.421     1.000    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rx_mac_aclk
    RAMB36_X4Y30         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.203     0.798    
    RAMB36_X4Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.296     1.094    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_0_rxc rise@0.000ns - rgmii_port_0_rxc rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.118ns (28.636%)  route 0.294ns (71.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    0.713ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.071     0.071 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.287    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.090     0.377 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.336     0.713    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X90Y159        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y159        FDRE (Prop_fdre_C_Q)         0.118     0.831 r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[13]/Q
                         net (fo=1, routed)           0.294     1.125    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rx_client_rxs_dpmem_wr_data_d1_reg[31][13]
    RAMB36_X4Y30         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.487    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.093     0.580 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.421     1.000    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rx_mac_aclk
    RAMB36_X4Y30         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.203     0.798    
    RAMB36_X4Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.296     1.094    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_0_rxc rise@0.000ns - rgmii_port_0_rxc rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.118ns (27.014%)  route 0.319ns (72.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    0.714ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.071     0.071 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.287    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.090     0.377 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.337     0.714    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X90Y156        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y156        FDRE (Prop_fdre_C_Q)         0.118     0.832 r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[15]/Q
                         net (fo=1, routed)           0.319     1.151    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rx_client_rxs_dpmem_wr_data_d1_reg[31][15]
    RAMB36_X4Y30         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.487    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.093     0.580 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.421     1.000    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rx_mac_aclk
    RAMB36_X4Y30         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.203     0.798    
    RAMB36_X4Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.296     1.094    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_0_rxc rise@0.000ns - rgmii_port_0_rxc rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.118ns (26.844%)  route 0.322ns (73.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    0.714ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.071     0.071 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.287    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.090     0.377 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.337     0.714    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X90Y156        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y156        FDRE (Prop_fdre_C_Q)         0.118     0.832 r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[9]/Q
                         net (fo=1, routed)           0.322     1.154    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rx_client_rxs_dpmem_wr_data_d1_reg[31][9]
    RAMB36_X4Y30         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.487    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.093     0.580 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.421     1.000    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rx_mac_aclk
    RAMB36_X4Y30         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.203     0.798    
    RAMB36_X4Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.296     1.094    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_0_rxc rise@0.000ns - rgmii_port_0_rxc rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.118ns (26.271%)  route 0.331ns (73.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    0.713ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.071     0.071 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.287    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.090     0.377 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.336     0.713    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X90Y159        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y159        FDRE (Prop_fdre_C_Q)         0.118     0.831 r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[10]/Q
                         net (fo=1, routed)           0.331     1.162    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rx_client_rxs_dpmem_wr_data_d1_reg[31][10]
    RAMB36_X4Y30         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.487    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.093     0.580 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.421     1.000    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rx_mac_aclk
    RAMB36_X4Y30         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.203     0.798    
    RAMB36_X4Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.296     1.094    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_addr_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_0_rxc rise@0.000ns - rgmii_port_0_rxc rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.100ns (33.362%)  route 0.200ns (66.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.071     0.071 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.287    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.090     0.377 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.345     0.722    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X71Y155        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_addr_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y155        FDRE (Prop_fdre_C_Q)         0.100     0.822 r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_addr_d1_reg[7]/Q
                         net (fo=1, routed)           0.200     1.022    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[7]
    RAMB36_X4Y30         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.487    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.093     0.580 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.421     1.000    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rx_mac_aclk
    RAMB36_X4Y30         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.231     0.770    
    RAMB36_X4Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.953    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_addr_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_0_rxc rise@0.000ns - rgmii_port_0_rxc rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.100ns (33.265%)  route 0.201ns (66.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    0.723ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.071     0.071 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.287    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.090     0.377 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.346     0.723    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X71Y151        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_addr_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y151        FDRE (Prop_fdre_C_Q)         0.100     0.823 r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_addr_d1_reg[2]/Q
                         net (fo=1, routed)           0.201     1.024    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]
    RAMB36_X4Y30         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.487    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.093     0.580 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.421     1.000    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rx_mac_aclk
    RAMB36_X4Y30         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.231     0.770    
    RAMB36_X4Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.953    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_addr_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_0_rxc rise@0.000ns - rgmii_port_0_rxc rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.100ns (32.820%)  route 0.205ns (67.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.071     0.071 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.287    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.090     0.377 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.345     0.722    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X71Y155        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_addr_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y155        FDRE (Prop_fdre_C_Q)         0.100     0.822 r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_addr_d1_reg[0]/Q
                         net (fo=1, routed)           0.205     1.027    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]
    RAMB36_X4Y30         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.487    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.093     0.580 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.421     1.000    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rx_mac_aclk
    RAMB36_X4Y30         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.231     0.770    
    RAMB36_X4Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.953    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_addr_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_0_rxc rise@0.000ns - rgmii_port_0_rxc rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.100ns (32.815%)  route 0.205ns (67.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.071     0.071 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.287    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.090     0.377 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.345     0.722    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X71Y155        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_addr_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y155        FDRE (Prop_fdre_C_Q)         0.100     0.822 r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_addr_d1_reg[4]/Q
                         net (fo=1, routed)           0.205     1.027    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]
    RAMB36_X4Y30         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.487    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.093     0.580 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.421     1.000    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rx_mac_aclk
    RAMB36_X4Y30         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.231     0.770    
    RAMB36_X4Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.953    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_0_rxc rise@0.000ns - rgmii_port_0_rxc rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.118ns (25.668%)  route 0.342ns (74.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    0.714ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.071     0.071 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.287    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.090     0.377 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.337     0.714    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X90Y156        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y156        FDRE (Prop_fdre_C_Q)         0.118     0.832 r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[12]/Q
                         net (fo=1, routed)           0.342     1.174    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rx_client_rxs_dpmem_wr_data_d1_reg[31][12]
    RAMB36_X4Y30         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.487    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.093     0.580 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.421     1.000    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rx_mac_aclk
    RAMB36_X4Y30         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.203     0.798    
    RAMB36_X4Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.296     1.094    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgmii_port_0_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { rgmii_port_0_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I              n/a            2.221         8.000       5.779      BUFR_X1Y12      pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/I
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB36_X4Y31    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB36_X4Y30    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFIO/I             n/a            1.408         8.000       6.593      BUFIO_X1Y13     pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/I
Min Period        n/a     IDDR/C              n/a            1.249         8.000       6.751      ILOGIC_X1Y173   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/C
Min Period        n/a     IDDR/C              n/a            1.249         8.000       6.751      ILOGIC_X1Y158   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C              n/a            1.249         8.000       6.751      ILOGIC_X1Y157   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C              n/a            1.249         8.000       6.751      ILOGIC_X1Y188   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C              n/a            1.249         8.000       6.751      ILOGIC_X1Y187   pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
Min Period        n/a     FDPE/C              n/a            0.750         8.000       7.250      SLICE_X94Y150   pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst1_reg/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X104Y152  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X104Y152  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X104Y152  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X104Y152  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X104Y153  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X104Y153  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X104Y153  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X104Y153  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X102Y152  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X102Y152  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X104Y152  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X104Y152  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X104Y152  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X104Y152  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X104Y152  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X104Y152  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X104Y152  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X104Y152  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X104Y153  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X104Y153  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rgmii_port_1_rxc
  To Clock:  rgmii_port_1_rxc

Setup :            0  Failing Endpoints,  Worst Slack        2.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.121ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_match_reg/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_1_rxc rise@8.000ns - rgmii_port_1_rxc rise@0.000ns)
  Data Path Delay:        5.516ns  (logic 0.322ns (5.837%)  route 5.194ns (94.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.061ns = ( 10.061 - 8.000 ) 
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.663     0.663 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.481     1.144    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.377     1.521 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.705     2.226    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rx_mac_aclk
    SLICE_X109Y180       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y180       FDRE (Prop_fdre_C_Q)         0.269     2.495 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rx_enable_int_reg/Q
                         net (fo=365, routed)         4.645     7.140    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/rx_enable
    SLICE_X60Y156        LUT4 (Prop_lut4_I1_O)        0.053     7.193 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_match_i_1/O
                         net (fo=5, routed)           0.550     7.742    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_match_i_1_n_0
    SLICE_X64Y156        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_match_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      8.000     8.000 r  
    D3                                                0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.539     8.539 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.407     8.946    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.370     9.316 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.745    10.061    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X64Y156        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_match_reg/C
                         clock pessimism              0.206    10.266    
                         clock uncertainty           -0.035    10.231    
    SLICE_X64Y156        FDRE (Setup_fdre_C_R)       -0.367     9.864    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_match_reg
  -------------------------------------------------------------------
                         required time                          9.864    
                         arrival time                          -7.742    
  -------------------------------------------------------------------
                         slack                                  2.121    

Slack (MET) :             2.121ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/broadcastaddressmatch_int_reg/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_1_rxc rise@8.000ns - rgmii_port_1_rxc rise@0.000ns)
  Data Path Delay:        5.516ns  (logic 0.322ns (5.837%)  route 5.194ns (94.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.061ns = ( 10.061 - 8.000 ) 
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.663     0.663 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.481     1.144    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.377     1.521 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.705     2.226    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rx_mac_aclk
    SLICE_X109Y180       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y180       FDRE (Prop_fdre_C_Q)         0.269     2.495 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rx_enable_int_reg/Q
                         net (fo=365, routed)         4.645     7.140    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/rx_enable
    SLICE_X60Y156        LUT4 (Prop_lut4_I1_O)        0.053     7.193 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_match_i_1/O
                         net (fo=5, routed)           0.550     7.742    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_match_i_1_n_0
    SLICE_X64Y156        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/broadcastaddressmatch_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      8.000     8.000 r  
    D3                                                0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.539     8.539 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.407     8.946    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.370     9.316 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.745    10.061    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X64Y156        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/broadcastaddressmatch_int_reg/C
                         clock pessimism              0.206    10.266    
                         clock uncertainty           -0.035    10.231    
    SLICE_X64Y156        FDRE (Setup_fdre_C_R)       -0.367     9.864    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/broadcastaddressmatch_int_reg
  -------------------------------------------------------------------
                         required time                          9.864    
                         arrival time                          -7.742    
  -------------------------------------------------------------------
                         slack                                  2.121    

Slack (MET) :             2.121ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/pauseaddressmatch_int_reg/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_1_rxc rise@8.000ns - rgmii_port_1_rxc rise@0.000ns)
  Data Path Delay:        5.516ns  (logic 0.322ns (5.837%)  route 5.194ns (94.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.061ns = ( 10.061 - 8.000 ) 
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.663     0.663 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.481     1.144    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.377     1.521 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.705     2.226    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rx_mac_aclk
    SLICE_X109Y180       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y180       FDRE (Prop_fdre_C_Q)         0.269     2.495 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rx_enable_int_reg/Q
                         net (fo=365, routed)         4.645     7.140    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/rx_enable
    SLICE_X60Y156        LUT4 (Prop_lut4_I1_O)        0.053     7.193 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_match_i_1/O
                         net (fo=5, routed)           0.550     7.742    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_match_i_1_n_0
    SLICE_X64Y156        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/pauseaddressmatch_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      8.000     8.000 r  
    D3                                                0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.539     8.539 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.407     8.946    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.370     9.316 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.745    10.061    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X64Y156        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/pauseaddressmatch_int_reg/C
                         clock pessimism              0.206    10.266    
                         clock uncertainty           -0.035    10.231    
    SLICE_X64Y156        FDRE (Setup_fdre_C_R)       -0.367     9.864    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/pauseaddressmatch_int_reg
  -------------------------------------------------------------------
                         required time                          9.864    
                         arrival time                          -7.742    
  -------------------------------------------------------------------
                         slack                                  2.121    

Slack (MET) :             2.121ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/specialpauseaddressmatch_int_reg/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_1_rxc rise@8.000ns - rgmii_port_1_rxc rise@0.000ns)
  Data Path Delay:        5.516ns  (logic 0.322ns (5.837%)  route 5.194ns (94.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.061ns = ( 10.061 - 8.000 ) 
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.663     0.663 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.481     1.144    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.377     1.521 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.705     2.226    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rx_mac_aclk
    SLICE_X109Y180       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y180       FDRE (Prop_fdre_C_Q)         0.269     2.495 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rx_enable_int_reg/Q
                         net (fo=365, routed)         4.645     7.140    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/rx_enable
    SLICE_X60Y156        LUT4 (Prop_lut4_I1_O)        0.053     7.193 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_match_i_1/O
                         net (fo=5, routed)           0.550     7.742    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_match_i_1_n_0
    SLICE_X64Y156        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/specialpauseaddressmatch_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      8.000     8.000 r  
    D3                                                0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.539     8.539 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.407     8.946    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.370     9.316 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.745    10.061    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X64Y156        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/specialpauseaddressmatch_int_reg/C
                         clock pessimism              0.206    10.266    
                         clock uncertainty           -0.035    10.231    
    SLICE_X64Y156        FDRE (Setup_fdre_C_R)       -0.367     9.864    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/specialpauseaddressmatch_int_reg
  -------------------------------------------------------------------
                         required time                          9.864    
                         arrival time                          -7.742    
  -------------------------------------------------------------------
                         slack                                  2.121    

Slack (MET) :             2.340ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_1_rxc rise@8.000ns - rgmii_port_1_rxc rise@0.000ns)
  Data Path Delay:        5.428ns  (logic 0.322ns (5.932%)  route 5.106ns (94.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.043ns = ( 10.043 - 8.000 ) 
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.663     0.663 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.481     1.144    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.377     1.521 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.705     2.226    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rx_mac_aclk
    SLICE_X109Y180       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y180       FDRE (Prop_fdre_C_Q)         0.269     2.495 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rx_enable_int_reg/Q
                         net (fo=365, routed)         3.957     6.452    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/rx_axi_shim/rx_enable
    SLICE_X63Y165        LUT3 (Prop_lut3_I2_O)        0.053     6.505 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/rx_axi_shim/rx_mac_tdata[7]_i_1/O
                         net (fo=8, routed)           1.149     7.654    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/rx_axi_shim/rx_mac_tdata0
    SLICE_X90Y181        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      8.000     8.000 r  
    D3                                                0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.539     8.539 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.407     8.946    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.370     9.316 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.727    10.043    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/rx_axi_shim/rx_axi_clk
    SLICE_X90Y181        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[0]/C
                         clock pessimism              0.206    10.248    
                         clock uncertainty           -0.035    10.213    
    SLICE_X90Y181        FDRE (Setup_fdre_C_CE)      -0.219     9.994    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[0]
  -------------------------------------------------------------------
                         required time                          9.994    
                         arrival time                          -7.654    
  -------------------------------------------------------------------
                         slack                                  2.340    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_gen[5].bit_match_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_1_rxc rise@8.000ns - rgmii_port_1_rxc rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 0.269ns (5.037%)  route 5.071ns (94.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.062ns = ( 10.062 - 8.000 ) 
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.663     0.663 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.481     1.144    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.377     1.521 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.705     2.226    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rx_mac_aclk
    SLICE_X109Y180       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y180       FDRE (Prop_fdre_C_Q)         0.269     2.495 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rx_enable_int_reg/Q
                         net (fo=365, routed)         5.071     7.566    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/rx_enable
    SLICE_X60Y150        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_gen[5].bit_match_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      8.000     8.000 r  
    D3                                                0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.539     8.539 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.407     8.946    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.370     9.316 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.746    10.062    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/rx_axi_clk
    SLICE_X60Y150        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_gen[5].bit_match_reg[5]/C
                         clock pessimism              0.206    10.267    
                         clock uncertainty           -0.035    10.232    
    SLICE_X60Y150        FDRE (Setup_fdre_C_CE)      -0.244     9.988    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_gen[5].bit_match_reg[5]
  -------------------------------------------------------------------
                         required time                          9.988    
                         arrival time                          -7.566    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_gen[6].bit_match_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_1_rxc rise@8.000ns - rgmii_port_1_rxc rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 0.269ns (5.037%)  route 5.071ns (94.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.062ns = ( 10.062 - 8.000 ) 
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.663     0.663 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.481     1.144    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.377     1.521 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.705     2.226    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rx_mac_aclk
    SLICE_X109Y180       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y180       FDRE (Prop_fdre_C_Q)         0.269     2.495 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rx_enable_int_reg/Q
                         net (fo=365, routed)         5.071     7.566    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/rx_enable
    SLICE_X60Y150        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_gen[6].bit_match_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      8.000     8.000 r  
    D3                                                0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.539     8.539 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.407     8.946    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.370     9.316 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.746    10.062    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/rx_axi_clk
    SLICE_X60Y150        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_gen[6].bit_match_reg[6]/C
                         clock pessimism              0.206    10.267    
                         clock uncertainty           -0.035    10.232    
    SLICE_X60Y150        FDRE (Setup_fdre_C_CE)      -0.244     9.988    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_gen[6].bit_match_reg[6]
  -------------------------------------------------------------------
                         required time                          9.988    
                         arrival time                          -7.566    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_gen[5].bit_match_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_1_rxc rise@8.000ns - rgmii_port_1_rxc rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 0.269ns (5.037%)  route 5.071ns (94.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.062ns = ( 10.062 - 8.000 ) 
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.663     0.663 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.481     1.144    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.377     1.521 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.705     2.226    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rx_mac_aclk
    SLICE_X109Y180       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y180       FDRE (Prop_fdre_C_Q)         0.269     2.495 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rx_enable_int_reg/Q
                         net (fo=365, routed)         5.071     7.566    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/rx_enable
    SLICE_X60Y150        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_gen[5].bit_match_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      8.000     8.000 r  
    D3                                                0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.539     8.539 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.407     8.946    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.370     9.316 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.746    10.062    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/rx_axi_clk
    SLICE_X60Y150        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_gen[5].bit_match_reg[5]/C
                         clock pessimism              0.206    10.267    
                         clock uncertainty           -0.035    10.232    
    SLICE_X60Y150        FDRE (Setup_fdre_C_CE)      -0.244     9.988    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_gen[5].bit_match_reg[5]
  -------------------------------------------------------------------
                         required time                          9.988    
                         arrival time                          -7.566    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_gen[6].bit_match_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_1_rxc rise@8.000ns - rgmii_port_1_rxc rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 0.269ns (5.037%)  route 5.071ns (94.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.062ns = ( 10.062 - 8.000 ) 
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.663     0.663 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.481     1.144    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.377     1.521 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.705     2.226    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rx_mac_aclk
    SLICE_X109Y180       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y180       FDRE (Prop_fdre_C_Q)         0.269     2.495 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rx_enable_int_reg/Q
                         net (fo=365, routed)         5.071     7.566    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/rx_enable
    SLICE_X60Y150        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_gen[6].bit_match_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      8.000     8.000 r  
    D3                                                0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.539     8.539 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.407     8.946    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.370     9.316 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.746    10.062    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/rx_axi_clk
    SLICE_X60Y150        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_gen[6].bit_match_reg[6]/C
                         clock pessimism              0.206    10.267    
                         clock uncertainty           -0.035    10.232    
    SLICE_X60Y150        FDRE (Setup_fdre_C_CE)      -0.244     9.988    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_gen[6].bit_match_reg[6]
  -------------------------------------------------------------------
                         required time                          9.988    
                         arrival time                          -7.566    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.424ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_gen[0].bit_match_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_1_rxc rise@8.000ns - rgmii_port_1_rxc rise@0.000ns)
  Data Path Delay:        5.336ns  (logic 0.269ns (5.041%)  route 5.067ns (94.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.061ns = ( 10.061 - 8.000 ) 
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.663     0.663 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.481     1.144    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.377     1.521 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.705     2.226    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rx_mac_aclk
    SLICE_X109Y180       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y180       FDRE (Prop_fdre_C_Q)         0.269     2.495 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rx_enable_int_reg/Q
                         net (fo=365, routed)         5.067     7.563    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/rx_enable
    SLICE_X60Y153        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_gen[0].bit_match_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      8.000     8.000 r  
    D3                                                0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.539     8.539 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.407     8.946    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.370     9.316 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.745    10.061    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/rx_axi_clk
    SLICE_X60Y153        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_gen[0].bit_match_reg[0]/C
                         clock pessimism              0.206    10.266    
                         clock uncertainty           -0.035    10.231    
    SLICE_X60Y153        FDRE (Setup_fdre_C_CE)      -0.244     9.987    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_gen[0].bit_match_reg[0]
  -------------------------------------------------------------------
                         required time                          9.987    
                         arrival time                          -7.563    
  -------------------------------------------------------------------
                         slack                                  2.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_data_d1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_1_rxc rise@0.000ns - rgmii_port_1_rxc rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.100ns (23.823%)  route 0.320ns (76.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.700ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.065     0.065 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.281    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.090     0.371 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.329     0.700    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X87Y171        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_data_d1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y171        FDRE (Prop_fdre_C_Q)         0.100     0.800 r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_data_d1_reg[18]/Q
                         net (fo=1, routed)           0.320     1.119    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rx_client_rxd_dpmem_wr_data_d1_reg[35][18]
    RAMB36_X4Y33         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.480    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.093     0.573 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.412     0.985    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rx_mac_aclk
    RAMB36_X4Y33         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.203     0.782    
    RAMB36_X4Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[16])
                                                      0.296     1.078    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_1_rxc rise@0.000ns - rgmii_port_1_rxc rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.118ns (36.905%)  route 0.202ns (63.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.065     0.065 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.281    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.090     0.371 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.341     0.712    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X70Y165        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y165        FDRE (Prop_fdre_C_Q)         0.118     0.830 r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[5]/Q
                         net (fo=1, routed)           0.202     1.031    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[5]
    RAMB36_X4Y33         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.480    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.093     0.573 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.412     0.985    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rx_mac_aclk
    RAMB36_X4Y33         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.231     0.754    
    RAMB36_X4Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.937    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_addr_d1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_1_rxc rise@0.000ns - rgmii_port_1_rxc rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.118ns (36.322%)  route 0.207ns (63.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.065     0.065 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.281    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.090     0.371 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.338     0.709    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X70Y168        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_addr_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y168        FDRE (Prop_fdre_C_Q)         0.118     0.827 r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_addr_d1_reg[8]/Q
                         net (fo=1, routed)           0.207     1.033    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[8]
    RAMB36_X4Y34         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.480    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.093     0.573 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.406     0.979    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rx_mac_aclk
    RAMB36_X4Y34         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.231     0.748    
    RAMB36_X4Y34         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.931    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_1_rxc rise@0.000ns - rgmii_port_1_rxc rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.100ns (27.989%)  route 0.257ns (72.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.065     0.065 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.281    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.090     0.371 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.341     0.712    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X67Y164        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y164        FDRE (Prop_fdre_C_Q)         0.100     0.812 r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[3]/Q
                         net (fo=1, routed)           0.257     1.069    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]
    RAMB36_X4Y33         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.480    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.093     0.573 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.412     0.985    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rx_mac_aclk
    RAMB36_X4Y33         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.203     0.782    
    RAMB36_X4Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.965    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_1_rxc rise@0.000ns - rgmii_port_1_rxc rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.100ns (27.911%)  route 0.258ns (72.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.065     0.065 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.281    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.090     0.371 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.341     0.712    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X67Y164        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y164        FDRE (Prop_fdre_C_Q)         0.100     0.812 r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[8]/Q
                         net (fo=1, routed)           0.258     1.070    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[8]
    RAMB36_X4Y33         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.480    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.093     0.573 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.412     0.985    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rx_mac_aclk
    RAMB36_X4Y33         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.203     0.782    
    RAMB36_X4Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.965    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_en_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[3]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_1_rxc rise@0.000ns - rgmii_port_1_rxc rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.805%)  route 0.139ns (58.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.065     0.065 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.281    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.090     0.371 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.339     0.710    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X71Y167        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_en_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y167        FDRE (Prop_fdre_C_Q)         0.100     0.810 r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_en_d1_reg[0]/Q
                         net (fo=4, routed)           0.139     0.949    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X4Y33         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[3]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.480    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.093     0.573 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.412     0.985    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rx_mac_aclk
    RAMB36_X4Y33         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.231     0.754    
    RAMB36_X4Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_WEA[3])
                                                      0.089     0.843    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/flow/rx_bad_frame_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/rx_axi_shim/rx_mac_tlast_reg/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_1_rxc rise@0.000ns - rgmii_port_1_rxc rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.128ns (62.421%)  route 0.077ns (37.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.065     0.065 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.281    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.090     0.371 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.341     0.712    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/flow/rx_axi_clk
    SLICE_X63Y165        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/flow/rx_bad_frame_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y165        FDRE (Prop_fdre_C_Q)         0.100     0.812 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/flow/rx_bad_frame_int_reg/Q
                         net (fo=5, routed)           0.077     0.889    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/flow/rx_bad_frame
    SLICE_X62Y165        LUT6 (Prop_lut6_I5_O)        0.028     0.917 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/flow/rx_mac_tlast_i_1/O
                         net (fo=1, routed)           0.000     0.917    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/rx_axi_shim/rx_filter_tuser1
    SLICE_X62Y165        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/rx_axi_shim/rx_mac_tlast_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.480    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.093     0.573 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.382     0.955    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/rx_axi_shim/rx_axi_clk
    SLICE_X62Y165        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/rx_axi_shim/rx_mac_tlast_reg/C
                         clock pessimism             -0.233     0.723    
    SLICE_X62Y165        FDRE (Hold_fdre_C_D)         0.087     0.810    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/rx_axi_shim/rx_mac_tlast_reg
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_1_rxc rise@0.000ns - rgmii_port_1_rxc rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.128ns (62.356%)  route 0.077ns (37.644%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.696ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.065     0.065 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.281    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.090     0.371 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.325     0.696    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X89Y173        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y173        FDRE (Prop_fdre_C_Q)         0.100     0.796 r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[17]/Q
                         net (fo=6, routed)           0.077     0.873    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_client_rxd_dpmem_wr_data[17]
    SLICE_X88Y173        LUT5 (Prop_lut5_I1_O)        0.028     0.901 r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[9]_i_1/O
                         net (fo=1, routed)           0.000     0.901    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[9]_i_1_n_0
    SLICE_X88Y173        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.480    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.093     0.573 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.363     0.936    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X88Y173        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[9]/C
                         clock pessimism             -0.230     0.707    
    SLICE_X88Y173        FDRE (Hold_fdre_C_D)         0.087     0.794    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_1_rxc rise@0.000ns - rgmii_port_1_rxc rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.100ns (25.618%)  route 0.290ns (74.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.065     0.065 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.281    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.090     0.371 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.345     0.716    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X61Y154        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y154        FDRE (Prop_fdre_C_Q)         0.100     0.816 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.290     1.106    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/A2
    SLICE_X62Y159        RAMD64E                                      r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.480    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.093     0.573 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.387     0.960    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/WCLK
    SLICE_X62Y159        RAMD64E                                      r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.203     0.758    
    SLICE_X62Y159        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.241     0.999    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_1_rxc rise@0.000ns - rgmii_port_1_rxc rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.100ns (25.618%)  route 0.290ns (74.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.065     0.065 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.281    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.090     0.371 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.345     0.716    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X61Y154        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y154        FDRE (Prop_fdre_C_Q)         0.100     0.816 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.290     1.106    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/A2
    SLICE_X62Y159        RAMD64E                                      r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.480    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.093     0.573 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.387     0.960    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/WCLK
    SLICE_X62Y159        RAMD64E                                      r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.203     0.758    
    SLICE_X62Y159        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.241     0.999    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgmii_port_1_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { rgmii_port_1_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFR/I              n/a            2.221         8.000       5.779      BUFR_X1Y13     pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/I
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB36_X4Y33   pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB36_X4Y34   pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFIO/I             n/a            1.408         8.000       6.593      BUFIO_X1Y12    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufio_rgmii_rx_clk/I
Min Period        n/a     IDDR/C              n/a            1.249         8.000       6.751      ILOGIC_X1Y171  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_in/C
Min Period        n/a     IDDR/C              n/a            1.249         8.000       6.751      ILOGIC_X1Y152  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C              n/a            1.249         8.000       6.751      ILOGIC_X1Y170  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C              n/a            1.249         8.000       6.751      ILOGIC_X1Y165  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C              n/a            1.249         8.000       6.751      ILOGIC_X1Y169  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X65Y155  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_reg[7]/C
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X62Y158  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X62Y158  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X62Y158  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X62Y158  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X58Y158  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X58Y158  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X58Y158  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X58Y158  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X58Y159  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X58Y159  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X62Y158  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X62Y158  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X62Y158  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X62Y158  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X62Y158  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X62Y158  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X62Y158  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X62Y158  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X58Y158  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X58Y158  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rgmii_port_2_rxc
  To Clock:  rgmii_port_2_rxc

Setup :            0  Failing Endpoints,  Worst Slack        2.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.328ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_2_rxc rise@8.000ns - rgmii_port_2_rxc rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 0.322ns (6.067%)  route 4.985ns (93.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.085ns = ( 10.085 - 8.000 ) 
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    T2                                                0.000     0.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.697     0.697 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.481     1.178    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.377     1.555 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.721     2.276    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/rx_axi_clk
    SLICE_X94Y103        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y103        FDRE (Prop_fdre_C_Q)         0.269     2.545 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/rx_reset_reg/Q
                         net (fo=1052, routed)        4.337     6.882    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_reset
    SLICE_X60Y122        LUT4 (Prop_lut4_I2_O)        0.053     6.935 r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2[15]_i_1/O
                         net (fo=16, routed)          0.649     7.583    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2[15]_i_1_n_0
    SLICE_X62Y119        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      8.000     8.000 r  
    T2                                                0.000     8.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.572     8.572 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.407     8.979    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.370     9.349 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.736    10.085    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X62Y119        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[0]/C
                         clock pessimism              0.206    10.291    
                         clock uncertainty           -0.035    10.256    
    SLICE_X62Y119        FDRE (Setup_fdre_C_R)       -0.344     9.912    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[0]
  -------------------------------------------------------------------
                         required time                          9.912    
                         arrival time                          -7.583    
  -------------------------------------------------------------------
                         slack                                  2.328    

Slack (MET) :             2.412ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_2_rxc rise@8.000ns - rgmii_port_2_rxc rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 0.322ns (6.198%)  route 4.873ns (93.802%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 10.079 - 8.000 ) 
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    T2                                                0.000     0.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.697     0.697 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.481     1.178    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.377     1.555 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.721     2.276    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/rx_axi_clk
    SLICE_X94Y103        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y103        FDRE (Prop_fdre_C_Q)         0.269     2.545 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/rx_reset_reg/Q
                         net (fo=1052, routed)        4.337     6.882    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_reset
    SLICE_X60Y122        LUT4 (Prop_lut4_I2_O)        0.053     6.935 r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2[15]_i_1/O
                         net (fo=16, routed)          0.536     7.471    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2[15]_i_1_n_0
    SLICE_X63Y124        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      8.000     8.000 r  
    T2                                                0.000     8.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.572     8.572 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.407     8.979    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.370     9.349 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.730    10.079    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X63Y124        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[13]/C
                         clock pessimism              0.206    10.285    
                         clock uncertainty           -0.035    10.250    
    SLICE_X63Y124        FDRE (Setup_fdre_C_R)       -0.367     9.883    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[13]
  -------------------------------------------------------------------
                         required time                          9.883    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                  2.412    

Slack (MET) :             2.412ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_2_rxc rise@8.000ns - rgmii_port_2_rxc rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 0.322ns (6.198%)  route 4.873ns (93.802%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 10.079 - 8.000 ) 
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    T2                                                0.000     0.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.697     0.697 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.481     1.178    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.377     1.555 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.721     2.276    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/rx_axi_clk
    SLICE_X94Y103        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y103        FDRE (Prop_fdre_C_Q)         0.269     2.545 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/rx_reset_reg/Q
                         net (fo=1052, routed)        4.337     6.882    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_reset
    SLICE_X60Y122        LUT4 (Prop_lut4_I2_O)        0.053     6.935 r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2[15]_i_1/O
                         net (fo=16, routed)          0.536     7.471    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2[15]_i_1_n_0
    SLICE_X63Y124        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      8.000     8.000 r  
    T2                                                0.000     8.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.572     8.572 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.407     8.979    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.370     9.349 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.730    10.079    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X63Y124        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[14]/C
                         clock pessimism              0.206    10.285    
                         clock uncertainty           -0.035    10.250    
    SLICE_X63Y124        FDRE (Setup_fdre_C_R)       -0.367     9.883    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[14]
  -------------------------------------------------------------------
                         required time                          9.883    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                  2.412    

Slack (MET) :             2.412ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_2_rxc rise@8.000ns - rgmii_port_2_rxc rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 0.322ns (6.198%)  route 4.873ns (93.802%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 10.079 - 8.000 ) 
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    T2                                                0.000     0.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.697     0.697 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.481     1.178    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.377     1.555 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.721     2.276    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/rx_axi_clk
    SLICE_X94Y103        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y103        FDRE (Prop_fdre_C_Q)         0.269     2.545 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/rx_reset_reg/Q
                         net (fo=1052, routed)        4.337     6.882    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_reset
    SLICE_X60Y122        LUT4 (Prop_lut4_I2_O)        0.053     6.935 r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2[15]_i_1/O
                         net (fo=16, routed)          0.536     7.471    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2[15]_i_1_n_0
    SLICE_X63Y124        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      8.000     8.000 r  
    T2                                                0.000     8.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.572     8.572 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.407     8.979    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.370     9.349 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.730    10.079    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X63Y124        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[15]/C
                         clock pessimism              0.206    10.285    
                         clock uncertainty           -0.035    10.250    
    SLICE_X63Y124        FDRE (Setup_fdre_C_R)       -0.367     9.883    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[15]
  -------------------------------------------------------------------
                         required time                          9.883    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                  2.412    

Slack (MET) :             2.416ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_2_rxc rise@8.000ns - rgmii_port_2_rxc rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 0.322ns (6.197%)  route 4.874ns (93.803%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.085ns = ( 10.085 - 8.000 ) 
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    T2                                                0.000     0.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.697     0.697 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.481     1.178    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.377     1.555 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.721     2.276    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/rx_axi_clk
    SLICE_X94Y103        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y103        FDRE (Prop_fdre_C_Q)         0.269     2.545 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/rx_reset_reg/Q
                         net (fo=1052, routed)        4.337     6.882    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_reset
    SLICE_X60Y122        LUT4 (Prop_lut4_I2_O)        0.053     6.935 r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2[15]_i_1/O
                         net (fo=16, routed)          0.538     7.472    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2[15]_i_1_n_0
    SLICE_X64Y119        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      8.000     8.000 r  
    T2                                                0.000     8.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.572     8.572 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.407     8.979    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.370     9.349 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.736    10.085    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X64Y119        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[2]/C
                         clock pessimism              0.206    10.291    
                         clock uncertainty           -0.035    10.256    
    SLICE_X64Y119        FDRE (Setup_fdre_C_R)       -0.367     9.889    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[2]
  -------------------------------------------------------------------
                         required time                          9.889    
                         arrival time                          -7.472    
  -------------------------------------------------------------------
                         slack                                  2.416    

Slack (MET) :             2.416ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_2_rxc rise@8.000ns - rgmii_port_2_rxc rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 0.322ns (6.197%)  route 4.874ns (93.803%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.085ns = ( 10.085 - 8.000 ) 
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    T2                                                0.000     0.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.697     0.697 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.481     1.178    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.377     1.555 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.721     2.276    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/rx_axi_clk
    SLICE_X94Y103        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y103        FDRE (Prop_fdre_C_Q)         0.269     2.545 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/rx_reset_reg/Q
                         net (fo=1052, routed)        4.337     6.882    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_reset
    SLICE_X60Y122        LUT4 (Prop_lut4_I2_O)        0.053     6.935 r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2[15]_i_1/O
                         net (fo=16, routed)          0.538     7.472    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2[15]_i_1_n_0
    SLICE_X64Y119        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      8.000     8.000 r  
    T2                                                0.000     8.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.572     8.572 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.407     8.979    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.370     9.349 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.736    10.085    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X64Y119        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[4]/C
                         clock pessimism              0.206    10.291    
                         clock uncertainty           -0.035    10.256    
    SLICE_X64Y119        FDRE (Setup_fdre_C_R)       -0.367     9.889    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[4]
  -------------------------------------------------------------------
                         required time                          9.889    
                         arrival time                          -7.472    
  -------------------------------------------------------------------
                         slack                                  2.416    

Slack (MET) :             2.431ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_2_rxc rise@8.000ns - rgmii_port_2_rxc rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 0.322ns (6.218%)  route 4.857ns (93.782%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.082ns = ( 10.082 - 8.000 ) 
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    T2                                                0.000     0.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.697     0.697 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.481     1.178    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.377     1.555 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.721     2.276    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/rx_axi_clk
    SLICE_X94Y103        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y103        FDRE (Prop_fdre_C_Q)         0.269     2.545 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/rx_reset_reg/Q
                         net (fo=1052, routed)        4.337     6.882    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_reset
    SLICE_X60Y122        LUT4 (Prop_lut4_I2_O)        0.053     6.935 r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2[15]_i_1/O
                         net (fo=16, routed)          0.520     7.455    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2[15]_i_1_n_0
    SLICE_X61Y122        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      8.000     8.000 r  
    T2                                                0.000     8.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.572     8.572 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.407     8.979    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.370     9.349 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.733    10.082    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X61Y122        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[12]/C
                         clock pessimism              0.206    10.288    
                         clock uncertainty           -0.035    10.253    
    SLICE_X61Y122        FDRE (Setup_fdre_C_R)       -0.367     9.886    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[12]
  -------------------------------------------------------------------
                         required time                          9.886    
                         arrival time                          -7.455    
  -------------------------------------------------------------------
                         slack                                  2.431    

Slack (MET) :             2.519ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_2_rxc rise@8.000ns - rgmii_port_2_rxc rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 0.322ns (6.323%)  route 4.770ns (93.677%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.084ns = ( 10.084 - 8.000 ) 
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    T2                                                0.000     0.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.697     0.697 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.481     1.178    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.377     1.555 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.721     2.276    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/rx_axi_clk
    SLICE_X94Y103        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y103        FDRE (Prop_fdre_C_Q)         0.269     2.545 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/rx_reset_reg/Q
                         net (fo=1052, routed)        4.337     6.882    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_reset
    SLICE_X60Y122        LUT4 (Prop_lut4_I2_O)        0.053     6.935 r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2[15]_i_1/O
                         net (fo=16, routed)          0.434     7.368    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2[15]_i_1_n_0
    SLICE_X63Y120        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      8.000     8.000 r  
    T2                                                0.000     8.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.572     8.572 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.407     8.979    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.370     9.349 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.735    10.084    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X63Y120        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[11]/C
                         clock pessimism              0.206    10.290    
                         clock uncertainty           -0.035    10.255    
    SLICE_X63Y120        FDRE (Setup_fdre_C_R)       -0.367     9.888    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[11]
  -------------------------------------------------------------------
                         required time                          9.888    
                         arrival time                          -7.368    
  -------------------------------------------------------------------
                         slack                                  2.519    

Slack (MET) :             2.519ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_2_rxc rise@8.000ns - rgmii_port_2_rxc rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 0.322ns (6.323%)  route 4.770ns (93.677%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.084ns = ( 10.084 - 8.000 ) 
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    T2                                                0.000     0.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.697     0.697 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.481     1.178    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.377     1.555 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.721     2.276    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/rx_axi_clk
    SLICE_X94Y103        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y103        FDRE (Prop_fdre_C_Q)         0.269     2.545 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/rx_reset_reg/Q
                         net (fo=1052, routed)        4.337     6.882    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_reset
    SLICE_X60Y122        LUT4 (Prop_lut4_I2_O)        0.053     6.935 r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2[15]_i_1/O
                         net (fo=16, routed)          0.434     7.368    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2[15]_i_1_n_0
    SLICE_X63Y120        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      8.000     8.000 r  
    T2                                                0.000     8.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.572     8.572 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.407     8.979    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.370     9.349 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.735    10.084    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X63Y120        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[8]/C
                         clock pessimism              0.206    10.290    
                         clock uncertainty           -0.035    10.255    
    SLICE_X63Y120        FDRE (Setup_fdre_C_R)       -0.367     9.888    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[8]
  -------------------------------------------------------------------
                         required time                          9.888    
                         arrival time                          -7.368    
  -------------------------------------------------------------------
                         slack                                  2.519    

Slack (MET) :             2.519ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_2_rxc rise@8.000ns - rgmii_port_2_rxc rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 0.322ns (6.323%)  route 4.770ns (93.677%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.084ns = ( 10.084 - 8.000 ) 
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    T2                                                0.000     0.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.697     0.697 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.481     1.178    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.377     1.555 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.721     2.276    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/rx_axi_clk
    SLICE_X94Y103        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y103        FDRE (Prop_fdre_C_Q)         0.269     2.545 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/rx_reset_reg/Q
                         net (fo=1052, routed)        4.337     6.882    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_reset
    SLICE_X60Y122        LUT4 (Prop_lut4_I2_O)        0.053     6.935 r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2[15]_i_1/O
                         net (fo=16, routed)          0.434     7.368    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2[15]_i_1_n_0
    SLICE_X63Y120        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      8.000     8.000 r  
    T2                                                0.000     8.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.572     8.572 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.407     8.979    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.370     9.349 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.735    10.084    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X63Y120        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[9]/C
                         clock pessimism              0.206    10.290    
                         clock uncertainty           -0.035    10.255    
    SLICE_X63Y120        FDRE (Setup_fdre_C_R)       -0.367     9.888    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2_reg[9]
  -------------------------------------------------------------------
                         required time                          9.888    
                         arrival time                          -7.368    
  -------------------------------------------------------------------
                         slack                                  2.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_2_rxc rise@0.000ns - rgmii_port_2_rxc rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.107ns (40.822%)  route 0.155ns (59.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.028ns
    Source Clock Delay      (SCD):    0.750ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    T2                                                0.000     0.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.098     0.098 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.314    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.090     0.404 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.346     0.750    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X70Y102        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y102        FDRE (Prop_fdre_C_Q)         0.107     0.857 r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[0]/Q
                         net (fo=1, routed)           0.155     1.012    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]
    RAMB36_X4Y20         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    T2                                                0.000     0.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.514    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.093     0.607 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.421     1.028    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rx_mac_aclk
    RAMB36_X4Y20         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.231     0.797    
    RAMB36_X4Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.147     0.944    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[7]_srl4___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_30/D
                            (rising edge-triggered cell SRL16E clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_2_rxc rise@0.000ns - rgmii_port_2_rxc rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.100ns (44.990%)  route 0.122ns (55.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    0.748ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    T2                                                0.000     0.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.098     0.098 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.314    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.090     0.404 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.344     0.748    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X68Y109        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y109        FDRE (Prop_fdre_C_Q)         0.100     0.848 r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[3]/Q
                         net (fo=2, routed)           0.122     0.970    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_48_in
    SLICE_X70Y110        SRL16E                                       r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[7]_srl4___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_30/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    T2                                                0.000     0.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.514    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.093     0.607 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.385     0.992    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X70Y110        SRL16E                                       r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[7]_srl4___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_30/CLK
                         clock pessimism             -0.203     0.789    
    SLICE_X70Y110        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     0.888    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[7]_srl4___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_30
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_2_rxc rise@0.000ns - rgmii_port_2_rxc rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.100ns (27.323%)  route 0.266ns (72.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.744ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    T2                                                0.000     0.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.098     0.098 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.314    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.090     0.404 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.340     0.744    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X85Y105        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y105        FDRE (Prop_fdre_C_Q)         0.100     0.844 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.266     1.110    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/A2
    SLICE_X86Y103        RAMD64E                                      r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    T2                                                0.000     0.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.514    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.093     0.607 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.380     0.987    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/WCLK
    SLICE_X86Y103        RAMD64E                                      r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.203     0.784    
    SLICE_X86Y103        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.241     1.025    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_2_rxc rise@0.000ns - rgmii_port_2_rxc rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.100ns (27.323%)  route 0.266ns (72.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.744ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    T2                                                0.000     0.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.098     0.098 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.314    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.090     0.404 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.340     0.744    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X85Y105        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y105        FDRE (Prop_fdre_C_Q)         0.100     0.844 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.266     1.110    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/A2
    SLICE_X86Y103        RAMD64E                                      r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    T2                                                0.000     0.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.514    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.093     0.607 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.380     0.987    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/WCLK
    SLICE_X86Y103        RAMD64E                                      r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.203     0.784    
    SLICE_X86Y103        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.241     1.025    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_2_rxc rise@0.000ns - rgmii_port_2_rxc rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.100ns (27.323%)  route 0.266ns (72.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.744ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    T2                                                0.000     0.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.098     0.098 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.314    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.090     0.404 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.340     0.744    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X85Y105        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y105        FDRE (Prop_fdre_C_Q)         0.100     0.844 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.266     1.110    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/A2
    SLICE_X86Y103        RAMD64E                                      r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    T2                                                0.000     0.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.514    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.093     0.607 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.380     0.987    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/WCLK
    SLICE_X86Y103        RAMD64E                                      r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.203     0.784    
    SLICE_X86Y103        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.241     1.025    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_2_rxc rise@0.000ns - rgmii_port_2_rxc rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.100ns (27.323%)  route 0.266ns (72.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.744ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    T2                                                0.000     0.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.098     0.098 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.314    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.090     0.404 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.340     0.744    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X85Y105        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y105        FDRE (Prop_fdre_C_Q)         0.100     0.844 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.266     1.110    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/A2
    SLICE_X86Y103        RAMD64E                                      r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    T2                                                0.000     0.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.514    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.093     0.607 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.380     0.987    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/WCLK
    SLICE_X86Y103        RAMD64E                                      r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.203     0.784    
    SLICE_X86Y103        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.241     1.025    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_2_rxc rise@0.000ns - rgmii_port_2_rxc rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.118ns (37.407%)  route 0.197ns (62.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.028ns
    Source Clock Delay      (SCD):    0.750ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    T2                                                0.000     0.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.098     0.098 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.314    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.090     0.404 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.346     0.750    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X70Y101        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y101        FDRE (Prop_fdre_C_Q)         0.118     0.868 r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[8]/Q
                         net (fo=1, routed)           0.197     1.065    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[8]
    RAMB36_X4Y20         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    T2                                                0.000     0.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.514    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.093     0.607 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.421     1.028    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rx_mac_aclk
    RAMB36_X4Y20         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.231     0.797    
    RAMB36_X4Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.980    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_2_rxc rise@0.000ns - rgmii_port_2_rxc rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.128ns (65.716%)  route 0.067ns (34.284%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.749ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    T2                                                0.000     0.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.098     0.098 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.314    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.090     0.404 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.345     0.749    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X71Y106        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y106        FDRE (Prop_fdre_C_Q)         0.100     0.849 r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[18]/Q
                         net (fo=6, routed)           0.067     0.916    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_client_rxd_dpmem_wr_data[18]
    SLICE_X70Y106        LUT5 (Prop_lut5_I1_O)        0.028     0.944 r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[10]_i_1/O
                         net (fo=1, routed)           0.000     0.944    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[10]_i_1_n_0
    SLICE_X70Y106        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    T2                                                0.000     0.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.514    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.093     0.607 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.387     0.994    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X70Y106        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[10]/C
                         clock pessimism             -0.234     0.760    
    SLICE_X70Y106        FDRE (Hold_fdre_C_D)         0.087     0.847    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/end_of_frame_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/end_of_frame_reset_array_reg[10]_srl10___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_36/D
                            (rising edge-triggered cell SRL16E clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_2_rxc rise@0.000ns - rgmii_port_2_rxc rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.091ns (44.358%)  route 0.114ns (55.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    0.747ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    T2                                                0.000     0.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.098     0.098 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.314    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.090     0.404 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.343     0.747    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/rx_mac_aclk
    SLICE_X69Y110        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/end_of_frame_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y110        FDRE (Prop_fdre_C_Q)         0.091     0.838 r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/end_of_frame_pulse_reg/Q
                         net (fo=2, routed)           0.114     0.952    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/end_of_frame_pulse
    SLICE_X70Y110        SRL16E                                       r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/end_of_frame_reset_array_reg[10]_srl10___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_36/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    T2                                                0.000     0.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.514    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.093     0.607 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.385     0.992    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/rx_mac_aclk
    SLICE_X70Y110        SRL16E                                       r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/end_of_frame_reset_array_reg[10]_srl10___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_36/CLK
                         clock pessimism             -0.203     0.789    
    SLICE_X70Y110        SRL16E (Hold_srl16e_CLK_D)
                                                      0.058     0.847    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/end_of_frame_reset_array_reg[10]_srl10___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_36
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_2_rxc rise@0.000ns - rgmii_port_2_rxc rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.984ns
    Source Clock Delay      (SCD):    0.740ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    T2                                                0.000     0.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.098     0.098 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.314    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.090     0.404 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.336     0.740    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/rx_axi_clk
    SLICE_X89Y109        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDRE (Prop_fdre_C_Q)         0.100     0.840 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0/Q
                         net (fo=1, routed)           0.055     0.895    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync0
    SLICE_X89Y109        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    T2                                                0.000     0.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.514    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.093     0.607 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.377     0.984    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/rx_axi_clk
    SLICE_X89Y109        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg1/C
                         clock pessimism             -0.244     0.740    
    SLICE_X89Y109        FDRE (Hold_fdre_C_D)         0.047     0.787    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgmii_port_2_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { rgmii_port_2_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFR/I              n/a            2.221         8.000       5.779      BUFR_X1Y8      pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/I
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB36_X4Y20   pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB36_X4Y21   pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFIO/I             n/a            1.408         8.000       6.593      BUFIO_X1Y9     pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufio_rgmii_rx_clk/I
Min Period        n/a     IDDR/C              n/a            1.249         8.000       6.751      ILOGIC_X1Y132  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_in/C
Min Period        n/a     IDDR/C              n/a            1.249         8.000       6.751      ILOGIC_X1Y131  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C              n/a            1.249         8.000       6.751      ILOGIC_X1Y134  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C              n/a            1.249         8.000       6.751      ILOGIC_X1Y108  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C              n/a            1.249         8.000       6.751      ILOGIC_X1Y107  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X84Y122  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/rx_axis_mac_tlast_d3_reg_RCV_INTFCE_I_rx_axis_mac_tlast_d3_reg_r/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X86Y103  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X86Y103  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X86Y103  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X86Y103  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X84Y105  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X84Y105  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X84Y105  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X84Y105  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X84Y101  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X84Y101  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X84Y101  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X84Y101  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X84Y101  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X84Y101  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X86Y103  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X86Y103  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X86Y103  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X86Y103  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X86Y103  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X86Y103  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rgmii_port_3_rxc
  To Clock:  rgmii_port_3_rxc

Setup :            0  Failing Endpoints,  Worst Slack        0.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_gen[4].bit_match_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_3_rxc rise@8.000ns - rgmii_port_3_rxc rise@0.000ns)
  Data Path Delay:        6.820ns  (logic 0.308ns (4.516%)  route 6.512ns (95.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 10.024 - 8.000 ) 
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    U2                                                0.000     0.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.696     0.696 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.481     1.177    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     1.554 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.664     2.218    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rx_axi_clk
    SLICE_X118Y101       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y101       FDRE (Prop_fdre_C_Q)         0.308     2.526 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rx_reset_reg/Q
                         net (fo=1052, routed)        6.512     9.038    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/rx_reset_reg
    SLICE_X103Y100       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_gen[4].bit_match_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      8.000     8.000 r  
    U2                                                0.000     8.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.571     8.571 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.407     8.978    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     9.348 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.676    10.024    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/rx_axi_clk
    SLICE_X103Y100       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_gen[4].bit_match_reg[4]/C
                         clock pessimism              0.206    10.230    
                         clock uncertainty           -0.035    10.195    
    SLICE_X103Y100       FDRE (Setup_fdre_C_R)       -0.367     9.828    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_gen[4].bit_match_reg[4]
  -------------------------------------------------------------------
                         required time                          9.828    
                         arrival time                          -9.038    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_gen[3].bit_match_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_3_rxc rise@8.000ns - rgmii_port_3_rxc rise@0.000ns)
  Data Path Delay:        6.820ns  (logic 0.308ns (4.516%)  route 6.512ns (95.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 10.024 - 8.000 ) 
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    U2                                                0.000     0.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.696     0.696 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.481     1.177    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     1.554 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.664     2.218    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rx_axi_clk
    SLICE_X118Y101       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y101       FDRE (Prop_fdre_C_Q)         0.308     2.526 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rx_reset_reg/Q
                         net (fo=1052, routed)        6.512     9.038    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/rx_reset_reg
    SLICE_X103Y100       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_gen[3].bit_match_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      8.000     8.000 r  
    U2                                                0.000     8.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.571     8.571 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.407     8.978    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     9.348 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.676    10.024    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/rx_axi_clk
    SLICE_X103Y100       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_gen[3].bit_match_reg[3]/C
                         clock pessimism              0.206    10.230    
                         clock uncertainty           -0.035    10.195    
    SLICE_X103Y100       FDRE (Setup_fdre_C_R)       -0.367     9.828    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_gen[3].bit_match_reg[3]
  -------------------------------------------------------------------
                         required time                          9.828    
                         arrival time                          -9.038    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_gen[6].bit_match_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_3_rxc rise@8.000ns - rgmii_port_3_rxc rise@0.000ns)
  Data Path Delay:        6.820ns  (logic 0.308ns (4.516%)  route 6.512ns (95.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 10.024 - 8.000 ) 
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    U2                                                0.000     0.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.696     0.696 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.481     1.177    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     1.554 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.664     2.218    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rx_axi_clk
    SLICE_X118Y101       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y101       FDRE (Prop_fdre_C_Q)         0.308     2.526 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rx_reset_reg/Q
                         net (fo=1052, routed)        6.512     9.038    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/rx_reset_reg
    SLICE_X103Y100       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_gen[6].bit_match_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      8.000     8.000 r  
    U2                                                0.000     8.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.571     8.571 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.407     8.978    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     9.348 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.676    10.024    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/rx_axi_clk
    SLICE_X103Y100       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_gen[6].bit_match_reg[6]/C
                         clock pessimism              0.206    10.230    
                         clock uncertainty           -0.035    10.195    
    SLICE_X103Y100       FDRE (Setup_fdre_C_R)       -0.367     9.828    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_gen[6].bit_match_reg[6]
  -------------------------------------------------------------------
                         required time                          9.828    
                         arrival time                          -9.038    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_gen[7].bit_match_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_3_rxc rise@8.000ns - rgmii_port_3_rxc rise@0.000ns)
  Data Path Delay:        6.820ns  (logic 0.308ns (4.516%)  route 6.512ns (95.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 10.024 - 8.000 ) 
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    U2                                                0.000     0.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.696     0.696 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.481     1.177    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     1.554 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.664     2.218    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rx_axi_clk
    SLICE_X118Y101       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y101       FDRE (Prop_fdre_C_Q)         0.308     2.526 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rx_reset_reg/Q
                         net (fo=1052, routed)        6.512     9.038    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/rx_reset_reg
    SLICE_X103Y100       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_gen[7].bit_match_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      8.000     8.000 r  
    U2                                                0.000     8.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.571     8.571 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.407     8.978    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     9.348 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.676    10.024    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/rx_axi_clk
    SLICE_X103Y100       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_gen[7].bit_match_reg[7]/C
                         clock pessimism              0.206    10.230    
                         clock uncertainty           -0.035    10.195    
    SLICE_X103Y100       FDRE (Setup_fdre_C_R)       -0.367     9.828    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_gen[7].bit_match_reg[7]
  -------------------------------------------------------------------
                         required time                          9.828    
                         arrival time                          -9.038    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.911ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_gen[4].bit_match_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_3_rxc rise@8.000ns - rgmii_port_3_rxc rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 0.308ns (4.599%)  route 6.389ns (95.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.022ns = ( 10.022 - 8.000 ) 
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    U2                                                0.000     0.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.696     0.696 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.481     1.177    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     1.554 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.664     2.218    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rx_axi_clk
    SLICE_X118Y101       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y101       FDRE (Prop_fdre_C_Q)         0.308     2.526 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rx_reset_reg/Q
                         net (fo=1052, routed)        6.389     8.915    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/rx_reset_reg
    SLICE_X107Y100       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_gen[4].bit_match_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      8.000     8.000 r  
    U2                                                0.000     8.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.571     8.571 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.407     8.978    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     9.348 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.674    10.022    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/rx_axi_clk
    SLICE_X107Y100       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_gen[4].bit_match_reg[4]/C
                         clock pessimism              0.206    10.228    
                         clock uncertainty           -0.035    10.193    
    SLICE_X107Y100       FDRE (Setup_fdre_C_R)       -0.367     9.826    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_gen[4].bit_match_reg[4]
  -------------------------------------------------------------------
                         required time                          9.826    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.911ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_gen[5].bit_match_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_3_rxc rise@8.000ns - rgmii_port_3_rxc rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 0.308ns (4.599%)  route 6.389ns (95.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.022ns = ( 10.022 - 8.000 ) 
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    U2                                                0.000     0.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.696     0.696 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.481     1.177    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     1.554 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.664     2.218    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rx_axi_clk
    SLICE_X118Y101       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y101       FDRE (Prop_fdre_C_Q)         0.308     2.526 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rx_reset_reg/Q
                         net (fo=1052, routed)        6.389     8.915    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/rx_reset_reg
    SLICE_X107Y100       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_gen[5].bit_match_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      8.000     8.000 r  
    U2                                                0.000     8.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.571     8.571 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.407     8.978    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     9.348 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.674    10.022    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/rx_axi_clk
    SLICE_X107Y100       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_gen[5].bit_match_reg[5]/C
                         clock pessimism              0.206    10.228    
                         clock uncertainty           -0.035    10.193    
    SLICE_X107Y100       FDRE (Setup_fdre_C_R)       -0.367     9.826    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_gen[5].bit_match_reg[5]
  -------------------------------------------------------------------
                         required time                          9.826    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.911ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_gen[0].bit_match_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_3_rxc rise@8.000ns - rgmii_port_3_rxc rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 0.308ns (4.599%)  route 6.389ns (95.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.022ns = ( 10.022 - 8.000 ) 
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    U2                                                0.000     0.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.696     0.696 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.481     1.177    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     1.554 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.664     2.218    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rx_axi_clk
    SLICE_X118Y101       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y101       FDRE (Prop_fdre_C_Q)         0.308     2.526 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rx_reset_reg/Q
                         net (fo=1052, routed)        6.389     8.915    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/rx_reset_reg
    SLICE_X107Y100       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_gen[0].bit_match_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      8.000     8.000 r  
    U2                                                0.000     8.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.571     8.571 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.407     8.978    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     9.348 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.674    10.022    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/rx_axi_clk
    SLICE_X107Y100       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_gen[0].bit_match_reg[0]/C
                         clock pessimism              0.206    10.228    
                         clock uncertainty           -0.035    10.193    
    SLICE_X107Y100       FDRE (Setup_fdre_C_R)       -0.367     9.826    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_gen[0].bit_match_reg[0]
  -------------------------------------------------------------------
                         required time                          9.826    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.911ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_gen[4].bit_match_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_3_rxc rise@8.000ns - rgmii_port_3_rxc rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 0.308ns (4.599%)  route 6.389ns (95.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.022ns = ( 10.022 - 8.000 ) 
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    U2                                                0.000     0.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.696     0.696 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.481     1.177    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     1.554 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.664     2.218    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rx_axi_clk
    SLICE_X118Y101       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y101       FDRE (Prop_fdre_C_Q)         0.308     2.526 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rx_reset_reg/Q
                         net (fo=1052, routed)        6.389     8.915    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/rx_reset_reg
    SLICE_X107Y100       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_gen[4].bit_match_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      8.000     8.000 r  
    U2                                                0.000     8.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.571     8.571 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.407     8.978    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     9.348 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.674    10.022    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/rx_axi_clk
    SLICE_X107Y100       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_gen[4].bit_match_reg[4]/C
                         clock pessimism              0.206    10.228    
                         clock uncertainty           -0.035    10.193    
    SLICE_X107Y100       FDRE (Setup_fdre_C_R)       -0.367     9.826    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_gen[4].bit_match_reg[4]
  -------------------------------------------------------------------
                         required time                          9.826    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             1.036ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_gen[3].bit_match_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_3_rxc rise@8.000ns - rgmii_port_3_rxc rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 0.308ns (4.686%)  route 6.265ns (95.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.023ns = ( 10.023 - 8.000 ) 
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    U2                                                0.000     0.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.696     0.696 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.481     1.177    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     1.554 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.664     2.218    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rx_axi_clk
    SLICE_X118Y101       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y101       FDRE (Prop_fdre_C_Q)         0.308     2.526 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rx_reset_reg/Q
                         net (fo=1052, routed)        6.265     8.791    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/rx_reset_reg
    SLICE_X105Y100       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_gen[3].bit_match_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      8.000     8.000 r  
    U2                                                0.000     8.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.571     8.571 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.407     8.978    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     9.348 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.675    10.023    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/rx_axi_clk
    SLICE_X105Y100       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_gen[3].bit_match_reg[3]/C
                         clock pessimism              0.206    10.229    
                         clock uncertainty           -0.035    10.194    
    SLICE_X105Y100       FDRE (Setup_fdre_C_R)       -0.367     9.827    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_gen[3].bit_match_reg[3]
  -------------------------------------------------------------------
                         required time                          9.827    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.036ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_gen[5].bit_match_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_3_rxc rise@8.000ns - rgmii_port_3_rxc rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 0.308ns (4.686%)  route 6.265ns (95.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.023ns = ( 10.023 - 8.000 ) 
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    U2                                                0.000     0.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.696     0.696 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.481     1.177    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     1.554 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.664     2.218    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rx_axi_clk
    SLICE_X118Y101       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y101       FDRE (Prop_fdre_C_Q)         0.308     2.526 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rx_reset_reg/Q
                         net (fo=1052, routed)        6.265     8.791    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/rx_reset_reg
    SLICE_X105Y100       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_gen[5].bit_match_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      8.000     8.000 r  
    U2                                                0.000     8.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.571     8.571 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.407     8.978    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     9.348 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.675    10.023    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/rx_axi_clk
    SLICE_X105Y100       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_gen[5].bit_match_reg[5]/C
                         clock pessimism              0.206    10.229    
                         clock uncertainty           -0.035    10.194    
    SLICE_X105Y100       FDRE (Setup_fdre_C_R)       -0.367     9.827    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_gen[5].bit_match_reg[5]
  -------------------------------------------------------------------
                         required time                          9.827    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                  1.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_3_rxc rise@0.000ns - rgmii_port_3_rxc rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.970%)  route 0.100ns (50.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    U2                                                0.000     0.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.097     0.097 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.313    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090     0.403 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.277     0.680    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X113Y100       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDRE (Prop_fdre_C_Q)         0.100     0.780 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[3]/Q
                         net (fo=2, routed)           0.100     0.881    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/D
    SLICE_X114Y101       RAMD64E                                      r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    U2                                                0.000     0.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.513    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093     0.606 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.314     0.920    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/WCLK
    SLICE_X114Y101       RAMD64E                                      r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.226     0.694    
    SLICE_X114Y101       RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     0.826    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_3_rxc rise@0.000ns - rgmii_port_3_rxc rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.726%)  route 0.101ns (50.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    U2                                                0.000     0.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.097     0.097 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.313    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090     0.403 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.277     0.680    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X112Y100       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y100       FDRE (Prop_fdre_C_Q)         0.100     0.780 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[5]/Q
                         net (fo=2, routed)           0.101     0.881    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/D
    SLICE_X114Y100       RAMD64E                                      r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    U2                                                0.000     0.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.513    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093     0.606 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.314     0.920    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/WCLK
    SLICE_X114Y100       RAMD64E                                      r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.226     0.694    
    SLICE_X114Y100       RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     0.826    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_3_rxc rise@0.000ns - rgmii_port_3_rxc rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.053%)  route 0.100ns (49.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    U2                                                0.000     0.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.097     0.097 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.313    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090     0.403 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.277     0.680    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X113Y100       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDRE (Prop_fdre_C_Q)         0.100     0.780 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/Q
                         net (fo=2, routed)           0.100     0.880    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/D
    SLICE_X114Y100       RAMD64E                                      r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    U2                                                0.000     0.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.513    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093     0.606 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.314     0.920    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X114Y100       RAMD64E                                      r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.226     0.694    
    SLICE_X114Y100       RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     0.823    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_addr_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_3_rxc rise@0.000ns - rgmii_port_3_rxc rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.100ns (33.733%)  route 0.196ns (66.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    U2                                                0.000     0.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.097     0.097 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.313    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090     0.403 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.307     0.710    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X103Y102       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_addr_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.100     0.810 r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_addr_d1_reg[1]/Q
                         net (fo=1, routed)           0.196     1.007    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]
    RAMB36_X6Y20         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    U2                                                0.000     0.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.513    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093     0.606 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.379     0.985    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rx_mac_aclk
    RAMB36_X6Y20         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.228     0.757    
    RAMB36_X6Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.940    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_addr_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_3_rxc rise@0.000ns - rgmii_port_3_rxc rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.100ns (33.733%)  route 0.196ns (66.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    U2                                                0.000     0.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.097     0.097 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.313    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090     0.403 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.307     0.710    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X103Y102       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_addr_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.100     0.810 r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_addr_d1_reg[2]/Q
                         net (fo=1, routed)           0.196     1.007    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]
    RAMB36_X6Y20         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    U2                                                0.000     0.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.513    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093     0.606 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.379     0.985    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rx_mac_aclk
    RAMB36_X6Y20         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.228     0.757    
    RAMB36_X6Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.940    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_addr_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_3_rxc rise@0.000ns - rgmii_port_3_rxc rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.118ns (36.114%)  route 0.209ns (63.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.708ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    U2                                                0.000     0.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.097     0.097 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.313    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090     0.403 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.305     0.708    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X104Y103       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_addr_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDRE (Prop_fdre_C_Q)         0.118     0.826 r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_addr_d1_reg[5]/Q
                         net (fo=1, routed)           0.209     1.035    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[5]
    RAMB36_X6Y20         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    U2                                                0.000     0.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.513    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093     0.606 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.379     0.985    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rx_mac_aclk
    RAMB36_X6Y20         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.203     0.782    
    RAMB36_X6Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.965    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_3_rxc rise@0.000ns - rgmii_port_3_rxc rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.100ns (32.714%)  route 0.206ns (67.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.984ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    U2                                                0.000     0.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.097     0.097 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.313    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090     0.403 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.306     0.709    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X103Y105       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y105       FDRE (Prop_fdre_C_Q)         0.100     0.809 r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[1]/Q
                         net (fo=1, routed)           0.206     1.015    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]
    RAMB36_X6Y21         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    U2                                                0.000     0.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.513    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093     0.606 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.378     0.984    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rx_mac_aclk
    RAMB36_X6Y21         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.228     0.756    
    RAMB36_X6Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.939    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_3_rxc rise@0.000ns - rgmii_port_3_rxc rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.100ns (32.713%)  route 0.206ns (67.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.984ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    U2                                                0.000     0.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.097     0.097 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.313    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090     0.403 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.306     0.709    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X103Y106       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.100     0.809 r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[7]/Q
                         net (fo=1, routed)           0.206     1.015    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[7]
    RAMB36_X6Y21         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    U2                                                0.000     0.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.513    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093     0.606 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.378     0.984    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rx_mac_aclk
    RAMB36_X6Y21         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.228     0.756    
    RAMB36_X6Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.939    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_addr_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_3_rxc rise@0.000ns - rgmii_port_3_rxc rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.973%)  route 0.213ns (68.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    U2                                                0.000     0.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.097     0.097 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.313    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090     0.403 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.307     0.710    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X103Y102       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_addr_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.100     0.810 r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_addr_d1_reg[0]/Q
                         net (fo=1, routed)           0.213     1.023    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]
    RAMB36_X6Y20         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    U2                                                0.000     0.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.513    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093     0.606 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.379     0.985    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rx_mac_aclk
    RAMB36_X6Y20         RAMB36E1                                     r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.228     0.757    
    RAMB36_X6Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.940    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/gmii_mii_rx_gen/rxd_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rxgen/RXD_REG1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_3_rxc rise@0.000ns - rgmii_port_3_rxc rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    U2                                                0.000     0.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.097     0.097 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.313    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090     0.403 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.269     0.672    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X119Y117       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/gmii_mii_rx_gen/rxd_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y117       FDRE (Prop_fdre_C_Q)         0.100     0.772 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/gmii_mii_rx_gen/rxd_reg1_reg[4]/Q
                         net (fo=1, routed)           0.055     0.828    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/gmii_mii_rx_gen/rxd_reg1__0[4]
    SLICE_X118Y117       LUT5 (Prop_lut5_I0_O)        0.028     0.856 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/gmii_mii_rx_gen/RXD_REG1[4]_i_1/O
                         net (fo=1, routed)           0.000     0.856    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rxgen/rxd_reg1_reg[7][4]
    SLICE_X118Y117       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rxgen/RXD_REG1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    U2                                                0.000     0.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.513    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093     0.606 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.305     0.911    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rxgen/rx_axi_clk
    SLICE_X118Y117       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rxgen/RXD_REG1_reg[4]/C
                         clock pessimism             -0.228     0.683    
    SLICE_X118Y117       FDRE (Hold_fdre_C_D)         0.087     0.770    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/rxgen/RXD_REG1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgmii_port_3_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { rgmii_port_3_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I              n/a            2.221         8.000       5.779      BUFR_X1Y9       pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/I
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB36_X6Y21    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB36_X6Y20    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFIO/I             n/a            1.408         8.000       6.593      BUFIO_X1Y8      pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufio_rgmii_rx_clk/I
Min Period        n/a     IDDR/C              n/a            1.249         8.000       6.751      ILOGIC_X1Y121   pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_in/C
Min Period        n/a     IDDR/C              n/a            1.249         8.000       6.751      ILOGIC_X1Y118   pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C              n/a            1.249         8.000       6.751      ILOGIC_X1Y116   pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C              n/a            1.249         8.000       6.751      ILOGIC_X1Y117   pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C              n/a            1.249         8.000       6.751      ILOGIC_X1Y115   pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X103Y107  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_clk_enbl_d1_reg/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X114Y103  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X114Y103  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X114Y103  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X114Y103  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X114Y101  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X114Y101  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X114Y101  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X114Y101  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X114Y100  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X114Y100  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X114Y103  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X114Y103  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X114Y103  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X114Y103  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X114Y101  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X114Y101  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X114Y101  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X114Y101  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X114Y100  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X114Y100  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pz_7z030_axieth_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.789ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.789ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.085ns  (logic 0.246ns (22.676%)  route 0.839ns (77.324%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y67                                      0.000     0.000 r  pz_7z030_axieth_i/axi_mem_intercon/s11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X94Y67         FDRE (Prop_fdre_C_Q)         0.246     0.246 r  pz_7z030_axieth_i/axi_mem_intercon/s11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.839     1.085    pz_7z030_axieth_i/axi_mem_intercon/s11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X89Y67         FDRE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X89Y67         FDRE (Setup_fdre_C_D)       -0.126     7.874    pz_7z030_axieth_i/axi_mem_intercon/s11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.874    
                         arrival time                          -1.085    
  -------------------------------------------------------------------
                         slack                                  6.789    

Slack (MET) :             6.888ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.020ns  (logic 0.246ns (24.126%)  route 0.774ns (75.874%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y73                                      0.000     0.000 r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X21Y73         FDRE (Prop_fdre_C_Q)         0.246     0.246 r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.774     1.020    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X22Y71         FDRE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X22Y71         FDRE (Setup_fdre_C_D)       -0.092     7.908    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -1.020    
  -------------------------------------------------------------------
                         slack                                  6.888    

Slack (MET) :             6.981ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.898ns  (logic 0.246ns (27.380%)  route 0.652ns (72.620%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58                                      0.000     0.000 r  pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.246     0.246 r  pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.652     0.898    pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X40Y58         FDRE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X40Y58         FDRE (Setup_fdre_C_D)       -0.121     7.879    pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.879    
                         arrival time                          -0.898    
  -------------------------------------------------------------------
                         slack                                  6.981    

Slack (MET) :             7.032ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.944ns  (logic 0.269ns (28.483%)  route 0.675ns (71.517%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68                                      0.000     0.000 r  pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.675     0.944    pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X24Y68         FDRE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X24Y68         FDRE (Setup_fdre_C_D)       -0.024     7.976    pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.976    
                         arrival time                          -0.944    
  -------------------------------------------------------------------
                         slack                                  7.032    

Slack (MET) :             7.039ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.937ns  (logic 0.269ns (28.716%)  route 0.668ns (71.284%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81                                      0.000     0.000 r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.668     0.937    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X40Y81         FDRE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X40Y81         FDRE (Setup_fdre_C_D)       -0.024     7.976    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.976    
                         arrival time                          -0.937    
  -------------------------------------------------------------------
                         slack                                  7.039    

Slack (MET) :             7.054ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.813ns  (logic 0.246ns (30.262%)  route 0.567ns (69.738%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42                                      0.000     0.000 r  pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.246     0.246 r  pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.567     0.813    pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X9Y42          FDRE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X9Y42          FDRE (Setup_fdre_C_D)       -0.133     7.867    pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.867    
                         arrival time                          -0.813    
  -------------------------------------------------------------------
                         slack                                  7.054    

Slack (MET) :             7.056ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.825ns  (logic 0.246ns (29.817%)  route 0.579ns (70.183%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81                                      0.000     0.000 r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.246     0.246 r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.579     0.825    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X41Y81         FDRE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X41Y81         FDRE (Setup_fdre_C_D)       -0.119     7.881    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.881    
                         arrival time                          -0.825    
  -------------------------------------------------------------------
                         slack                                  7.056    

Slack (MET) :             7.107ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.875ns  (logic 0.269ns (30.736%)  route 0.606ns (69.264%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12                                      0.000     0.000 r  pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.606     0.875    pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X40Y12         FDRE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X40Y12         FDRE (Setup_fdre_C_D)       -0.018     7.982    pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.982    
                         arrival time                          -0.875    
  -------------------------------------------------------------------
                         slack                                  7.107    

Slack (MET) :             7.115ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.766ns  (logic 0.246ns (32.096%)  route 0.520ns (67.904%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12                                      0.000     0.000 r  pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.246     0.246 r  pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.520     0.766    pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X40Y12         FDRE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X40Y12         FDRE (Setup_fdre_C_D)       -0.119     7.881    pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.881    
                         arrival time                          -0.766    
  -------------------------------------------------------------------
                         slack                                  7.115    

Slack (MET) :             7.133ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.733ns  (logic 0.246ns (33.561%)  route 0.487ns (66.439%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y81                                      0.000     0.000 r  pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X23Y81         FDRE (Prop_fdre_C_Q)         0.246     0.246 r  pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.487     0.733    pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X23Y80         FDRE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X23Y80         FDRE (Setup_fdre_C_D)       -0.134     7.866    pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.866    
                         arrival time                          -0.733    
  -------------------------------------------------------------------
                         slack                                  7.133    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.142ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.142ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.892ns  (logic 0.361ns (19.085%)  route 1.531ns (80.915%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.531     1.839    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X98Y86         LUT6 (Prop_lut6_I4_O)        0.053     1.892 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/ip2bus_data[20]_i_1__0/O
                         net (fo=1, routed)           0.000     1.892    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/ip2bus_data[20]_i_1__0_n_0
    SLICE_X98Y86         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X98Y86         FDRE (Setup_fdre_C_D)        0.034     6.034    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[20]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.892    
  -------------------------------------------------------------------
                         slack                                  4.142    

Slack (MET) :             4.150ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.885ns  (logic 0.361ns (19.147%)  route 1.524ns (80.853%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.524     1.832    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X99Y87         LUT6 (Prop_lut6_I4_O)        0.053     1.885 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/ip2bus_data[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.885    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/ip2bus_data[9]_i_1__0_n_0
    SLICE_X99Y87         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X99Y87         FDRE (Setup_fdre_C_D)        0.035     6.035    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[9]
  -------------------------------------------------------------------
                         required time                          6.035    
                         arrival time                          -1.885    
  -------------------------------------------------------------------
                         slack                                  4.150    

Slack (MET) :             4.155ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.880ns  (logic 0.361ns (19.198%)  route 1.519ns (80.802%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.519     1.827    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X99Y87         LUT6 (Prop_lut6_I4_O)        0.053     1.880 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/ip2bus_data[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.880    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/ip2bus_data[2]_i_1__1_n_0
    SLICE_X99Y87         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X99Y87         FDRE (Setup_fdre_C_D)        0.035     6.035    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[2]
  -------------------------------------------------------------------
                         required time                          6.035    
                         arrival time                          -1.880    
  -------------------------------------------------------------------
                         slack                                  4.155    

Slack (MET) :             4.232ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.803ns  (logic 0.361ns (20.020%)  route 1.442ns (79.980%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.442     1.750    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X105Y88        LUT6 (Prop_lut6_I4_O)        0.053     1.803 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/ip2bus_data[10]_i_1__1/O
                         net (fo=1, routed)           0.000     1.803    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/ip2bus_data[10]_i_1__1_n_0
    SLICE_X105Y88        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X105Y88        FDRE (Setup_fdre_C_D)        0.035     6.035    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[10]
  -------------------------------------------------------------------
                         required time                          6.035    
                         arrival time                          -1.803    
  -------------------------------------------------------------------
                         slack                                  4.232    

Slack (MET) :             4.265ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.770ns  (logic 0.361ns (20.391%)  route 1.409ns (79.609%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.409     1.717    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X98Y86         LUT6 (Prop_lut6_I4_O)        0.053     1.770 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/ip2bus_data[27]_i_1__1/O
                         net (fo=1, routed)           0.000     1.770    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/ip2bus_data[27]_i_1__1_n_0
    SLICE_X98Y86         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X98Y86         FDRE (Setup_fdre_C_D)        0.035     6.035    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[27]
  -------------------------------------------------------------------
                         required time                          6.035    
                         arrival time                          -1.770    
  -------------------------------------------------------------------
                         slack                                  4.265    

Slack (MET) :             4.280ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.755ns  (logic 0.361ns (20.572%)  route 1.394ns (79.428%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y146                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X48Y146        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.394     1.702    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X45Y140        LUT6 (Prop_lut6_I4_O)        0.053     1.755 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/ip2bus_data[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.755    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/ip2bus_data[6]_i_1__1_n_0
    SLICE_X45Y140        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X45Y140        FDRE (Setup_fdre_C_D)        0.035     6.035    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[6]
  -------------------------------------------------------------------
                         required time                          6.035    
                         arrival time                          -1.755    
  -------------------------------------------------------------------
                         slack                                  4.280    

Slack (MET) :             4.289ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.745ns  (logic 0.361ns (20.690%)  route 1.384ns (79.310%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y146                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X48Y146        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.384     1.692    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X45Y140        LUT6 (Prop_lut6_I4_O)        0.053     1.745 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/ip2bus_data[15]_i_1__0/O
                         net (fo=1, routed)           0.000     1.745    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/ip2bus_data[15]_i_1__0_n_0
    SLICE_X45Y140        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X45Y140        FDRE (Setup_fdre_C_D)        0.034     6.034    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[15]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.745    
  -------------------------------------------------------------------
                         slack                                  4.289    

Slack (MET) :             4.292ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.743ns  (logic 0.361ns (20.714%)  route 1.382ns (79.286%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y146                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X48Y146        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.382     1.690    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X45Y140        LUT6 (Prop_lut6_I4_O)        0.053     1.743 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/ip2bus_data[13]_i_1__0/O
                         net (fo=1, routed)           0.000     1.743    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/ip2bus_data[13]_i_1__0_n_0
    SLICE_X45Y140        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X45Y140        FDRE (Setup_fdre_C_D)        0.035     6.035    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[13]
  -------------------------------------------------------------------
                         required time                          6.035    
                         arrival time                          -1.743    
  -------------------------------------------------------------------
                         slack                                  4.292    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.726ns  (logic 0.361ns (20.911%)  route 1.365ns (79.089%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.365     1.673    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X99Y87         LUT6 (Prop_lut6_I4_O)        0.053     1.726 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/ip2bus_data[26]_i_1__1/O
                         net (fo=1, routed)           0.000     1.726    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/ip2bus_data[26]_i_1__1_n_0
    SLICE_X99Y87         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X99Y87         FDRE (Setup_fdre_C_D)        0.034     6.034    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[26]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.726    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.393ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.642ns  (logic 0.361ns (21.986%)  route 1.281ns (78.014%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y146                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X48Y146        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.281     1.589    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X44Y140        LUT6 (Prop_lut6_I4_O)        0.053     1.642 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/ip2bus_data[14]_i_1__1/O
                         net (fo=1, routed)           0.000     1.642    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/ip2bus_data[14]_i_1__1_n_0
    SLICE_X44Y140        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X44Y140        FDRE (Setup_fdre_C_D)        0.035     6.035    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[14]
  -------------------------------------------------------------------
                         required time                          6.035    
                         arrival time                          -1.642    
  -------------------------------------------------------------------
                         slack                                  4.393    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_pz_7z030_axieth_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        9.032ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.032ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.843ns  (logic 0.246ns (29.176%)  route 0.597ns (70.824%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y68                                      0.000     0.000 r  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X72Y68         FDRE (Prop_fdre_C_Q)         0.246     0.246 r  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.597     0.843    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X71Y68         FDRE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X71Y68         FDRE (Setup_fdre_C_D)       -0.125     9.875    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.875    
                         arrival time                          -0.843    
  -------------------------------------------------------------------
                         slack                                  9.032    

Slack (MET) :             9.039ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.840ns  (logic 0.282ns (33.571%)  route 0.558ns (66.429%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y83                                      0.000     0.000 r  pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X20Y83         FDRE (Prop_fdre_C_Q)         0.282     0.282 r  pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.558     0.840    pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X21Y83         FDRE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X21Y83         FDRE (Setup_fdre_C_D)       -0.121     9.879    pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.879    
                         arrival time                          -0.840    
  -------------------------------------------------------------------
                         slack                                  9.039    

Slack (MET) :             9.071ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.807ns  (logic 0.282ns (34.954%)  route 0.525ns (65.046%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41                                      0.000     0.000 r  pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X14Y41         FDRE (Prop_fdre_C_Q)         0.282     0.282 r  pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.525     0.807    pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X15Y41         FDRE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X15Y41         FDRE (Setup_fdre_C_D)       -0.122     9.878    pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.878    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                  9.071    

Slack (MET) :             9.083ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.928ns  (logic 0.269ns (28.989%)  route 0.659ns (71.011%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53                                      0.000     0.000 r  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.659     0.928    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X50Y51         FDRE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X50Y51         FDRE (Setup_fdre_C_D)        0.011    10.011    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.011    
                         arrival time                          -0.928    
  -------------------------------------------------------------------
                         slack                                  9.083    

Slack (MET) :             9.102ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.816ns  (logic 0.282ns (34.558%)  route 0.534ns (65.442%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49                                       0.000     0.000 r  pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.282     0.282 r  pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.534     0.816    pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X6Y50          FDRE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X6Y50          FDRE (Setup_fdre_C_D)       -0.082     9.918    pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.918    
                         arrival time                          -0.816    
  -------------------------------------------------------------------
                         slack                                  9.102    

Slack (MET) :             9.102ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.880ns  (logic 0.308ns (35.006%)  route 0.572ns (64.994%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y83                                      0.000     0.000 r  pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X20Y83         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.572     0.880    pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X21Y83         FDRE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X21Y83         FDRE (Setup_fdre_C_D)       -0.018     9.982    pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.982    
                         arrival time                          -0.880    
  -------------------------------------------------------------------
                         slack                                  9.102    

Slack (MET) :             9.110ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.766ns  (logic 0.246ns (32.125%)  route 0.520ns (67.875%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40                                      0.000     0.000 r  pz_7z030_axieth_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.246     0.246 r  pz_7z030_axieth_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.520     0.766    pz_7z030_axieth_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X27Y40         FDRE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X27Y40         FDRE (Setup_fdre_C_D)       -0.124     9.876    pz_7z030_axieth_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.876    
                         arrival time                          -0.766    
  -------------------------------------------------------------------
                         slack                                  9.110    

Slack (MET) :             9.121ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.858ns  (logic 0.269ns (31.354%)  route 0.589ns (68.646%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73                                      0.000     0.000 r  pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X45Y73         FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.589     0.858    pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X44Y73         FDRE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y73         FDRE (Setup_fdre_C_D)       -0.021     9.979    pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.979    
                         arrival time                          -0.858    
  -------------------------------------------------------------------
                         slack                                  9.121    

Slack (MET) :             9.134ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.877ns  (logic 0.308ns (35.113%)  route 0.569ns (64.887%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y20                                      0.000     0.000 r  pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X18Y20         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.569     0.877    pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X16Y20         FDRE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X16Y20         FDRE (Setup_fdre_C_D)        0.011    10.011    pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.011    
                         arrival time                          -0.877    
  -------------------------------------------------------------------
                         slack                                  9.134    

Slack (MET) :             9.135ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pz_7z030_axieth_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.783ns  (logic 0.282ns (36.027%)  route 0.501ns (63.973%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y73                                      0.000     0.000 r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X20Y73         FDRE (Prop_fdre_C_Q)         0.282     0.282 r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.501     0.783    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X20Y74         FDRE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X20Y74         FDRE (Setup_fdre_C_D)       -0.082     9.918    pz_7z030_axieth_i/axi_mem_intercon/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.918    
                         arrival time                          -0.783    
  -------------------------------------------------------------------
                         slack                                  9.135    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.670ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.670ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.313ns  (logic 0.322ns (7.466%)  route 3.991ns (92.534%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y107                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
    SLICE_X57Y107        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/Q
                         net (fo=155, routed)         3.208     3.477    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[56].RAM64X1D_inst/DPRA5
    SLICE_X84Y96         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.053     3.530 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[56].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.783     4.313    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[56].RAM64X1D_inst56_out
    SLICE_X71Y93         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X71Y93         FDRE (Setup_fdre_C_D)       -0.017     5.983    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[63]
  -------------------------------------------------------------------
                         required time                          5.983    
                         arrival time                          -4.313    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.344ns  (logic 0.322ns (7.413%)  route 4.022ns (92.587%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y107                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
    SLICE_X57Y107        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/Q
                         net (fo=155, routed)         4.022     4.291    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[1].RAM64X1D_inst/DPRA5
    SLICE_X84Y92         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.053     4.344 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[1].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     4.344    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[1].RAM64X1D_inst__0
    SLICE_X84Y92         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X84Y92         FDRE (Setup_fdre_C_D)        0.071     6.071    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[1]
  -------------------------------------------------------------------
                         required time                          6.071    
                         arrival time                          -4.344    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.732ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.341ns  (logic 0.322ns (7.418%)  route 4.019ns (92.582%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y107                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
    SLICE_X57Y107        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/Q
                         net (fo=155, routed)         4.019     4.288    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst/DPRA5
    SLICE_X84Y92         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.053     4.341 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     4.341    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst__0
    SLICE_X84Y92         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X84Y92         FDRE (Setup_fdre_C_D)        0.073     6.073    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[0]
  -------------------------------------------------------------------
                         required time                          6.073    
                         arrival time                          -4.341    
  -------------------------------------------------------------------
                         slack                                  1.732    

Slack (MET) :             1.752ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.319ns  (logic 0.322ns (7.456%)  route 3.997ns (92.544%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y107                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
    SLICE_X57Y107        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/Q
                         net (fo=155, routed)         3.997     4.266    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[7].RAM64X1D_inst/DPRA5
    SLICE_X84Y93         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.053     4.319 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[7].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     4.319    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/dopb_7
    SLICE_X84Y93         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X84Y93         FDRE (Setup_fdre_C_D)        0.071     6.071    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]
  -------------------------------------------------------------------
                         required time                          6.071    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                  1.752    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.316ns  (logic 0.322ns (7.461%)  route 3.994ns (92.539%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y107                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
    SLICE_X57Y107        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/Q
                         net (fo=155, routed)         3.994     4.263    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[6].RAM64X1D_inst/DPRA5
    SLICE_X84Y93         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.053     4.316 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[6].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     4.316    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[6].RAM64X1D_inst__0
    SLICE_X84Y93         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X84Y93         FDRE (Setup_fdre_C_D)        0.073     6.073    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[6]
  -------------------------------------------------------------------
                         required time                          6.073    
                         arrival time                          -4.316    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.761ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.194ns  (logic 0.361ns (8.608%)  route 3.833ns (91.392%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y136                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X86Y136        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=144, routed)         3.314     3.622    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[22].RAM64X1D_inst/DPRA0
    SLICE_X102Y138       RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.053     3.675 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[22].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.519     4.194    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[22].RAM64X1D_inst22_out
    SLICE_X103Y138       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X103Y138       FDRE (Setup_fdre_C_D)       -0.045     5.955    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[29]
  -------------------------------------------------------------------
                         required time                          5.955    
                         arrival time                          -4.194    
  -------------------------------------------------------------------
                         slack                                  1.761    

Slack (MET) :             1.854ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.128ns  (logic 0.361ns (8.745%)  route 3.767ns (91.255%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y136                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X86Y136        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=144, routed)         3.203     3.511    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[17].RAM64X1D_inst/DPRA0
    SLICE_X102Y137       RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.053     3.564 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[17].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.564     4.128    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[17].RAM64X1D_inst17_out
    SLICE_X99Y141        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X99Y141        FDRE (Setup_fdre_C_D)       -0.018     5.982    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[24]
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -4.128    
  -------------------------------------------------------------------
                         slack                                  1.854    

Slack (MET) :             1.868ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.100ns  (logic 0.361ns (8.805%)  route 3.739ns (91.195%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y136                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X86Y136        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=152, routed)         3.277     3.585    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[37].RAM64X1D_inst/DPRA1
    SLICE_X100Y133       RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.053     3.638 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[37].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.462     4.100    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[37].RAM64X1D_inst37_out
    SLICE_X99Y134        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X99Y134        FDRE (Setup_fdre_C_D)       -0.032     5.968    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[44]
  -------------------------------------------------------------------
                         required time                          5.968    
                         arrival time                          -4.100    
  -------------------------------------------------------------------
                         slack                                  1.868    

Slack (MET) :             1.869ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.112ns  (logic 0.361ns (8.779%)  route 3.751ns (91.221%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y136                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X86Y136        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=152, routed)         3.421     3.729    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[12].RAM64X1D_inst/DPRA1
    SLICE_X100Y134       RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.053     3.782 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[12].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.331     4.112    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[12].RAM64X1D_inst12_out
    SLICE_X99Y134        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X99Y134        FDRE (Setup_fdre_C_D)       -0.019     5.981    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[19]
  -------------------------------------------------------------------
                         required time                          5.981    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                  1.869    

Slack (MET) :             1.881ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.087ns  (logic 0.361ns (8.832%)  route 3.726ns (91.168%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y136                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X86Y136        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=152, routed)         3.338     3.646    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst/DPRA1
    SLICE_X100Y132       RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.053     3.699 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.388     4.087    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst34_out
    SLICE_X101Y132       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X101Y132       FDRE (Setup_fdre_C_D)       -0.032     5.968    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[41]
  -------------------------------------------------------------------
                         required time                          5.968    
                         arrival time                          -4.087    
  -------------------------------------------------------------------
                         slack                                  1.881    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.689ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.764ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0 rise@8.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.763ns  (logic 0.269ns (35.256%)  route 0.494ns (64.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 10.373 - 8.000 ) 
    Source Clock Delay      (SCD):    2.094ns = ( 4.094 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     2.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     4.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -3.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -1.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -1.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.780     0.181    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     0.269 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     2.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.405 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.689     4.094    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X117Y166       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y166       FDRE (Prop_fdre_C_Q)         0.269     4.363 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/Q
                         net (fo=2, routed)           0.494     4.857    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall
    SLICE_X114Y164       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     8.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    10.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     3.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     5.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.648     6.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.818 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917     8.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     8.848 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        1.525    10.373    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X114Y164       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/C
                         clock pessimism             -0.548     9.824    
                         clock uncertainty           -0.194     9.630    
    SLICE_X114Y164       FDRE (Setup_fdre_C_D)       -0.009     9.621    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg
  -------------------------------------------------------------------
                         required time                          9.621    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                  4.764    

Slack (MET) :             4.784ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/phy_tx_enable_fall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/phy_tx_enable_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0 rise@8.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.716ns  (logic 0.269ns (37.547%)  route 0.447ns (62.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.313ns = ( 10.313 - 8.000 ) 
    Source Clock Delay      (SCD):    2.035ns = ( 4.035 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     2.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     4.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -3.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -1.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -1.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.780     0.181    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     0.269 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     2.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.405 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.630     4.035    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/gtx_clk90
    SLICE_X110Y182       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/phy_tx_enable_fall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y182       FDRE (Prop_fdre_C_Q)         0.269     4.304 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/phy_tx_enable_fall_reg/Q
                         net (fo=2, routed)           0.447     4.752    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/phy_tx_enable_fall
    SLICE_X111Y182       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/phy_tx_enable_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     8.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    10.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     3.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     5.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.648     6.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.818 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917     8.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     8.848 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        1.465    10.313    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/gtx_clk
    SLICE_X111Y182       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/phy_tx_enable_falling_reg/C
                         clock pessimism             -0.548     9.764    
                         clock uncertainty           -0.194     9.570    
    SLICE_X111Y182       FDRE (Setup_fdre_C_D)       -0.034     9.536    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/phy_tx_enable_falling_reg
  -------------------------------------------------------------------
                         required time                          9.536    
                         arrival time                          -4.752    
  -------------------------------------------------------------------
                         slack                                  4.784    

Slack (MET) :             4.788ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0 rise@8.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.727ns  (logic 0.269ns (36.982%)  route 0.458ns (63.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 10.373 - 8.000 ) 
    Source Clock Delay      (SCD):    2.096ns = ( 4.096 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     2.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     4.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -3.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -1.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -1.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.780     0.181    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     0.269 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     2.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.405 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.691     4.096    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X116Y165       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y165       FDRE (Prop_fdre_C_Q)         0.269     4.365 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.458     4.823    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int
    SLICE_X114Y164       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     8.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    10.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     3.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     5.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.648     6.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.818 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917     8.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     8.848 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        1.525    10.373    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X114Y164       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/C
                         clock pessimism             -0.548     9.824    
                         clock uncertainty           -0.194     9.630    
    SLICE_X114Y164       FDRE (Setup_fdre_C_D)       -0.018     9.612    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg
  -------------------------------------------------------------------
                         required time                          9.612    
                         arrival time                          -4.823    
  -------------------------------------------------------------------
                         slack                                  4.788    

Slack (MET) :             4.801ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/phy_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/phy_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0 rise@8.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.738ns  (logic 0.308ns (41.720%)  route 0.430ns (58.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.236ns = ( 10.236 - 8.000 ) 
    Source Clock Delay      (SCD):    1.908ns = ( 3.908 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     2.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     4.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -3.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -1.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -1.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.780     0.181    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     0.269 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     2.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.405 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.503     3.908    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/gtx_clk90
    SLICE_X118Y130       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/phy_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y130       FDRE (Prop_fdre_C_Q)         0.308     4.216 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/phy_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.430     4.646    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/phy_tx_enable_int
    SLICE_X119Y129       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/phy_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     8.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    10.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     3.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     5.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.648     6.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.818 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917     8.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     8.848 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        1.388    10.236    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/gtx_clk
    SLICE_X119Y129       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/phy_tx_enable_reg/C
                         clock pessimism             -0.548     9.687    
                         clock uncertainty           -0.194     9.493    
    SLICE_X119Y129       FDRE (Setup_fdre_C_D)       -0.045     9.448    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/phy_tx_enable_reg
  -------------------------------------------------------------------
                         required time                          9.448    
                         arrival time                          -4.646    
  -------------------------------------------------------------------
                         slack                                  4.801    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/client_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/client_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0 rise@8.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.743ns  (logic 0.308ns (41.456%)  route 0.435ns (58.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.241ns = ( 10.241 - 8.000 ) 
    Source Clock Delay      (SCD):    1.914ns = ( 3.914 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     2.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     4.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -3.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -1.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -1.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.780     0.181    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     0.269 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     2.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.405 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.509     3.914    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/gtx_clk90
    SLICE_X118Y134       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/client_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y134       FDRE (Prop_fdre_C_Q)         0.308     4.222 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/client_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.435     4.657    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/client_tx_enable_int
    SLICE_X119Y134       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/client_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     8.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    10.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     3.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     5.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.648     6.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.818 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917     8.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     8.848 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        1.393    10.241    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/gtx_clk
    SLICE_X119Y134       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/client_tx_enable_reg/C
                         clock pessimism             -0.548     9.692    
                         clock uncertainty           -0.194     9.498    
    SLICE_X119Y134       FDRE (Setup_fdre_C_D)       -0.034     9.464    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/client_tx_enable_reg
  -------------------------------------------------------------------
                         required time                          9.464    
                         arrival time                          -4.657    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             4.822ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0 rise@8.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.683ns  (logic 0.269ns (39.410%)  route 0.414ns (60.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.378ns = ( 10.378 - 8.000 ) 
    Source Clock Delay      (SCD):    2.096ns = ( 4.096 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     2.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     4.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -3.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -1.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -1.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.780     0.181    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     0.269 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     2.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.405 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.691     4.096    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X116Y165       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y165       FDRE (Prop_fdre_C_Q)         0.269     4.365 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.414     4.779    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int
    SLICE_X117Y157       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     8.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    10.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     3.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     5.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.648     6.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.818 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917     8.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     8.848 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        1.530    10.378    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X117Y157       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/C
                         clock pessimism             -0.548     9.829    
                         clock uncertainty           -0.194     9.635    
    SLICE_X117Y157       FDRE (Setup_fdre_C_D)       -0.034     9.601    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg
  -------------------------------------------------------------------
                         required time                          9.601    
                         arrival time                          -4.779    
  -------------------------------------------------------------------
                         slack                                  4.822    

Slack (MET) :             4.856ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/phy_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/phy_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0 rise@8.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.695ns  (logic 0.308ns (44.288%)  route 0.387ns (55.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.241ns = ( 10.241 - 8.000 ) 
    Source Clock Delay      (SCD):    1.914ns = ( 3.914 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     2.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     4.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -3.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -1.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -1.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.780     0.181    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     0.269 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     2.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.405 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.509     3.914    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/gtx_clk90
    SLICE_X118Y134       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/phy_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y134       FDRE (Prop_fdre_C_Q)         0.308     4.222 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/phy_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.387     4.610    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/phy_tx_enable_int
    SLICE_X119Y134       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/phy_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     8.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    10.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     3.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     5.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.648     6.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.818 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917     8.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     8.848 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        1.393    10.241    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/gtx_clk
    SLICE_X119Y134       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/phy_tx_enable_reg/C
                         clock pessimism             -0.548     9.692    
                         clock uncertainty           -0.194     9.498    
    SLICE_X119Y134       FDRE (Setup_fdre_C_D)       -0.032     9.466    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/phy_tx_enable_reg
  -------------------------------------------------------------------
                         required time                          9.466    
                         arrival time                          -4.610    
  -------------------------------------------------------------------
                         slack                                  4.856    

Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/phy_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/phy_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0 rise@8.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.524ns  (logic 0.282ns (53.768%)  route 0.242ns (46.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.313ns = ( 10.313 - 8.000 ) 
    Source Clock Delay      (SCD):    2.036ns = ( 4.036 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     2.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     4.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -3.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -1.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -1.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.780     0.181    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     0.269 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     2.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.405 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.631     4.036    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/gtx_clk90
    SLICE_X108Y183       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/phy_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y183       FDRE (Prop_fdre_C_Q)         0.282     4.318 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/phy_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.242     4.561    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/phy_tx_enable_int
    SLICE_X109Y182       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/phy_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     8.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    10.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     3.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     5.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.648     6.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.818 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917     8.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     8.848 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        1.465    10.313    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/gtx_clk
    SLICE_X109Y182       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/phy_tx_enable_reg/C
                         clock pessimism             -0.548     9.764    
                         clock uncertainty           -0.194     9.570    
    SLICE_X109Y182       FDRE (Setup_fdre_C_D)       -0.136     9.434    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/phy_tx_enable_reg
  -------------------------------------------------------------------
                         required time                          9.434    
                         arrival time                          -4.561    
  -------------------------------------------------------------------
                         slack                                  4.873    

Slack (MET) :             4.924ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/phy_tx_enable_fall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/phy_tx_enable_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0 rise@8.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.627ns  (logic 0.269ns (42.892%)  route 0.358ns (57.108%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.236ns = ( 10.236 - 8.000 ) 
    Source Clock Delay      (SCD):    1.908ns = ( 3.908 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     2.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     4.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -3.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -1.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -1.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.780     0.181    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     0.269 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     2.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.405 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.503     3.908    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/gtx_clk90
    SLICE_X117Y130       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/phy_tx_enable_fall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y130       FDRE (Prop_fdre_C_Q)         0.269     4.177 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/phy_tx_enable_fall_reg/Q
                         net (fo=2, routed)           0.358     4.535    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/phy_tx_enable_fall
    SLICE_X117Y129       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/phy_tx_enable_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     8.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    10.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     3.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     5.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.648     6.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.818 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917     8.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     8.848 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        1.388    10.236    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/gtx_clk
    SLICE_X117Y129       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/phy_tx_enable_falling_reg/C
                         clock pessimism             -0.548     9.687    
                         clock uncertainty           -0.194     9.493    
    SLICE_X117Y129       FDRE (Setup_fdre_C_D)       -0.034     9.459    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/phy_tx_enable_falling_reg
  -------------------------------------------------------------------
                         required time                          9.459    
                         arrival time                          -4.535    
  -------------------------------------------------------------------
                         slack                                  4.924    

Slack (MET) :             4.925ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/client_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/client_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0 rise@8.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.575ns  (logic 0.308ns (53.554%)  route 0.267ns (46.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.313ns = ( 10.313 - 8.000 ) 
    Source Clock Delay      (SCD):    2.036ns = ( 4.036 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     2.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     4.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -3.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -1.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -1.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.780     0.181    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     0.269 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     2.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.405 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.631     4.036    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/gtx_clk90
    SLICE_X108Y183       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/client_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y183       FDRE (Prop_fdre_C_Q)         0.308     4.344 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/client_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.267     4.611    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/client_tx_enable_int
    SLICE_X107Y182       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/client_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     8.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    10.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     3.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     5.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.648     6.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.818 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917     8.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     8.848 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        1.465    10.313    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/gtx_clk
    SLICE_X107Y182       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/client_tx_enable_reg/C
                         clock pessimism             -0.548     9.764    
                         clock uncertainty           -0.194     9.570    
    SLICE_X107Y182       FDRE (Setup_fdre_C_D)       -0.034     9.536    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/client_tx_enable_reg
  -------------------------------------------------------------------
                         required time                          9.536    
                         arrival time                          -4.611    
  -------------------------------------------------------------------
                         slack                                  4.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.689ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/client_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/client_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0 rise@0.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.099%)  route 0.100ns (45.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.956ns = ( 2.956 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     2.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     2.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     0.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     0.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     1.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.645     2.956    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/gtx_clk90
    SLICE_X108Y183       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/client_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y183       FDRE (Prop_fdre_C_Q)         0.118     3.074 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/client_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.100     3.174    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/client_tx_enable_int
    SLICE_X107Y182       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/client_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882    -0.521    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.468 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     0.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.869     1.251    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/gtx_clk
    SLICE_X107Y182       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/client_tx_enable_reg/C
                         clock pessimism             -0.001     1.251    
                         clock uncertainty            0.194     1.445    
    SLICE_X107Y182       FDRE (Hold_fdre_C_D)         0.040     1.485    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/client_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           3.174    
  -------------------------------------------------------------------
                         slack                                  1.689    

Slack (MET) :             1.690ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/client_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/client_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0 rise@0.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.053%)  route 0.100ns (49.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.904ns = ( 2.904 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     2.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     2.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     0.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     0.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     1.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.593     2.904    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/gtx_clk90
    SLICE_X119Y130       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/client_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y130       FDRE (Prop_fdre_C_Q)         0.100     3.004 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/client_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.100     3.103    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/client_tx_enable_int
    SLICE_X119Y129       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/client_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882    -0.521    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.468 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     0.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.797     1.179    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/gtx_clk
    SLICE_X119Y129       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/client_tx_enable_reg/C
                         clock pessimism             -0.001     1.179    
                         clock uncertainty            0.194     1.373    
    SLICE_X119Y129       FDRE (Hold_fdre_C_D)         0.040     1.413    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/client_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           3.103    
  -------------------------------------------------------------------
                         slack                                  1.690    

Slack (MET) :             1.703ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/phy_tx_enable_fall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/phy_tx_enable_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0 rise@0.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.378%)  route 0.111ns (52.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.908ns = ( 2.908 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     2.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     2.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     0.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     0.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     1.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.597     2.908    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/gtx_clk90
    SLICE_X119Y135       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/phy_tx_enable_fall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y135       FDRE (Prop_fdre_C_Q)         0.100     3.008 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/phy_tx_enable_fall_reg/Q
                         net (fo=2, routed)           0.111     3.119    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/phy_tx_enable_fall
    SLICE_X119Y134       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/phy_tx_enable_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882    -0.521    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.468 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     0.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.802     1.184    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/gtx_clk
    SLICE_X119Y134       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/phy_tx_enable_falling_reg/C
                         clock pessimism             -0.001     1.184    
                         clock uncertainty            0.194     1.378    
    SLICE_X119Y134       FDRE (Hold_fdre_C_D)         0.038     1.416    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/phy_tx_enable_falling_reg
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           3.119    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.712ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/phy_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/phy_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0 rise@0.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.205ns  (logic 0.107ns (52.074%)  route 0.098ns (47.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.956ns = ( 2.956 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     2.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     2.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     0.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     0.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     1.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.645     2.956    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/gtx_clk90
    SLICE_X108Y183       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/phy_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y183       FDRE (Prop_fdre_C_Q)         0.107     3.063 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/phy_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.098     3.161    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/phy_tx_enable_int
    SLICE_X109Y182       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/phy_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882    -0.521    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.468 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     0.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.869     1.251    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/gtx_clk
    SLICE_X109Y182       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/phy_tx_enable_reg/C
                         clock pessimism             -0.001     1.251    
                         clock uncertainty            0.194     1.445    
    SLICE_X109Y182       FDRE (Hold_fdre_C_D)         0.004     1.449    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/phy_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           3.161    
  -------------------------------------------------------------------
                         slack                                  1.712    

Slack (MET) :             1.746ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/phy_tx_enable_fall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/phy_tx_enable_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0 rise@0.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.191%)  route 0.155ns (60.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.904ns = ( 2.904 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     2.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     2.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     0.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     0.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     1.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.593     2.904    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/gtx_clk90
    SLICE_X117Y130       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/phy_tx_enable_fall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y130       FDRE (Prop_fdre_C_Q)         0.100     3.004 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/phy_tx_enable_fall_reg/Q
                         net (fo=2, routed)           0.155     3.159    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/phy_tx_enable_fall
    SLICE_X117Y129       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/phy_tx_enable_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882    -0.521    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.468 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     0.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.797     1.179    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/gtx_clk
    SLICE_X117Y129       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/phy_tx_enable_falling_reg/C
                         clock pessimism             -0.001     1.179    
                         clock uncertainty            0.194     1.373    
    SLICE_X117Y129       FDRE (Hold_fdre_C_D)         0.040     1.413    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/phy_tx_enable_falling_reg
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           3.159    
  -------------------------------------------------------------------
                         slack                                  1.746    

Slack (MET) :             1.747ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/phy_tx_enable_fall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/phy_tx_enable_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0 rise@0.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.276ns  (logic 0.100ns (36.174%)  route 0.176ns (63.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.956ns = ( 2.956 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     2.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     2.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     0.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     0.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     1.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.645     2.956    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/gtx_clk90
    SLICE_X110Y182       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/phy_tx_enable_fall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y182       FDRE (Prop_fdre_C_Q)         0.100     3.056 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/phy_tx_enable_fall_reg/Q
                         net (fo=2, routed)           0.176     3.232    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/phy_tx_enable_fall
    SLICE_X111Y182       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/phy_tx_enable_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882    -0.521    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.468 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     0.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.869     1.251    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/gtx_clk
    SLICE_X111Y182       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/phy_tx_enable_falling_reg/C
                         clock pessimism             -0.001     1.251    
                         clock uncertainty            0.194     1.445    
    SLICE_X111Y182       FDRE (Hold_fdre_C_D)         0.040     1.485    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/phy_tx_enable_falling_reg
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           3.232    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.750ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0 rise@0.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.286ns  (logic 0.100ns (35.017%)  route 0.186ns (64.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.988ns = ( 2.988 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     2.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     2.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     0.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     0.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     1.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.677     2.988    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X116Y165       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y165       FDRE (Prop_fdre_C_Q)         0.100     3.088 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.186     3.273    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int
    SLICE_X117Y157       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882    -0.521    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.468 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     0.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.907     1.289    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X117Y157       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/C
                         clock pessimism             -0.001     1.289    
                         clock uncertainty            0.194     1.483    
    SLICE_X117Y157       FDRE (Hold_fdre_C_D)         0.040     1.523    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           3.273    
  -------------------------------------------------------------------
                         slack                                  1.750    

Slack (MET) :             1.760ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/phy_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/phy_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0 rise@0.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.271ns  (logic 0.118ns (43.472%)  route 0.153ns (56.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.908ns = ( 2.908 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     2.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     2.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     0.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     0.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     1.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.597     2.908    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/gtx_clk90
    SLICE_X118Y134       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/phy_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y134       FDRE (Prop_fdre_C_Q)         0.118     3.026 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/phy_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.153     3.179    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/phy_tx_enable_int
    SLICE_X119Y134       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/phy_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882    -0.521    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.468 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     0.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.802     1.184    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/gtx_clk
    SLICE_X119Y134       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/phy_tx_enable_reg/C
                         clock pessimism             -0.001     1.184    
                         clock uncertainty            0.194     1.378    
    SLICE_X119Y134       FDRE (Hold_fdre_C_D)         0.041     1.419    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/phy_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           3.179    
  -------------------------------------------------------------------
                         slack                                  1.760    

Slack (MET) :             1.771ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0 rise@0.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.292ns  (logic 0.100ns (34.202%)  route 0.192ns (65.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    0.988ns = ( 2.988 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     2.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     2.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     0.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     0.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     1.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.677     2.988    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X116Y165       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y165       FDRE (Prop_fdre_C_Q)         0.100     3.088 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.192     3.280    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int
    SLICE_X114Y164       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882    -0.521    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.468 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     0.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.901     1.283    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X114Y164       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/C
                         clock pessimism             -0.001     1.283    
                         clock uncertainty            0.194     1.477    
    SLICE_X114Y164       FDRE (Hold_fdre_C_D)         0.032     1.509    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           3.280    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.772ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/client_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/client_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0 rise@0.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.282ns  (logic 0.118ns (41.850%)  route 0.164ns (58.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.908ns = ( 2.908 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     2.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     2.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     0.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     0.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     1.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.597     2.908    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/gtx_clk90
    SLICE_X118Y134       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/client_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y134       FDRE (Prop_fdre_C_Q)         0.118     3.026 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/client_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.164     3.189    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/client_tx_enable_int
    SLICE_X119Y134       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/client_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882    -0.521    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.468 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     0.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.802     1.184    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/gtx_clk
    SLICE_X119Y134       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/client_tx_enable_reg/C
                         clock pessimism             -0.001     1.184    
                         clock uncertainty            0.194     1.378    
    SLICE_X119Y134       FDRE (Hold_fdre_C_D)         0.040     1.418    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/client_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           3.189    
  -------------------------------------------------------------------
                         slack                                  1.772    





---------------------------------------------------------------------------------------------------
From Clock:  rgmii_port_0_rxc
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.903ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.903ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.973ns  (logic 0.282ns (28.981%)  route 0.691ns (71.019%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y150                                    0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[3]/C
    SLICE_X118Y150       FDRE (Prop_fdre_C_Q)         0.282     0.282 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[3]/Q
                         net (fo=1, routed)           0.691     0.973    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[3].sync_accum_gray_i/Q[0]
    SLICE_X119Y148       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X119Y148       FDRE (Setup_fdre_C_D)       -0.124     5.876    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.876    
                         arrival time                          -0.973    
  -------------------------------------------------------------------
                         slack                                  4.903    

Slack (MET) :             4.921ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/general_statisic_control[22].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.090ns  (logic 0.308ns (28.257%)  route 0.782ns (71.743%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y158                                    0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[22]/C
    SLICE_X114Y158       FDRE (Prop_fdre_C_Q)         0.308     0.308 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[22]/Q
                         net (fo=2, routed)           0.782     1.090    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/general_statisic_control[22].general_statisics/sync_inc_vector/increment_vector[0]
    SLICE_X114Y154       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/general_statisic_control[22].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X114Y154       FDRE (Setup_fdre_C_D)        0.011     6.011    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/general_statisic_control[22].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.011    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                  4.921    

Slack (MET) :             4.966ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.914ns  (logic 0.246ns (26.904%)  route 0.668ns (73.096%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y150                                    0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[7]/C
    SLICE_X115Y150       FDRE (Prop_fdre_C_Q)         0.246     0.246 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[7]/Q
                         net (fo=1, routed)           0.668     0.914    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/Q[0]
    SLICE_X115Y147       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X115Y147       FDRE (Setup_fdre_C_D)       -0.120     5.880    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.880    
                         arrival time                          -0.914    
  -------------------------------------------------------------------
                         slack                                  4.966    

Slack (MET) :             4.997ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.918ns  (logic 0.282ns (30.723%)  route 0.636ns (69.277%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y150                                    0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[6]/C
    SLICE_X118Y150       FDRE (Prop_fdre_C_Q)         0.282     0.282 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[6]/Q
                         net (fo=1, routed)           0.636     0.918    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[6].sync_accum_gray_i/Q[0]
    SLICE_X118Y149       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X118Y149       FDRE (Setup_fdre_C_D)       -0.085     5.915    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.915    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                  4.997    

Slack (MET) :             5.042ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/general_statisic_control[24].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.940ns  (logic 0.269ns (28.617%)  route 0.671ns (71.383%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y156                                    0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[24]/C
    SLICE_X110Y156       FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[24]/Q
                         net (fo=2, routed)           0.671     0.940    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/general_statisic_control[24].general_statisics/sync_inc_vector/increment_vector[0]
    SLICE_X111Y150       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/general_statisic_control[24].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X111Y150       FDRE (Setup_fdre_C_D)       -0.018     5.982    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/general_statisic_control[24].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                  5.042    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.937ns  (logic 0.308ns (32.855%)  route 0.629ns (67.145%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y150                                    0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[5]/C
    SLICE_X118Y150       FDRE (Prop_fdre_C_Q)         0.308     0.308 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[5]/Q
                         net (fo=1, routed)           0.629     0.937    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[5].sync_accum_gray_i/Q[0]
    SLICE_X117Y146       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X117Y146       FDRE (Setup_fdre_C_D)       -0.018     5.982    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -0.937    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.047ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.935ns  (logic 0.269ns (28.769%)  route 0.666ns (71.231%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y157                                    0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[20]/C
    SLICE_X112Y157       FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[20]/Q
                         net (fo=2, routed)           0.666     0.935    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/increment_vector[0]
    SLICE_X113Y149       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X113Y149       FDRE (Setup_fdre_C_D)       -0.018     5.982    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -0.935    
  -------------------------------------------------------------------
                         slack                                  5.047    

Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/general_statisic_control[26].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.926ns  (logic 0.269ns (29.039%)  route 0.657ns (70.961%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y156                                    0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[26]/C
    SLICE_X109Y156       FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[26]/Q
                         net (fo=2, routed)           0.657     0.926    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/general_statisic_control[26].general_statisics/sync_inc_vector/increment_vector[0]
    SLICE_X109Y146       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/general_statisic_control[26].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X109Y146       FDRE (Setup_fdre_C_D)       -0.018     5.982    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/general_statisic_control[26].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -0.926    
  -------------------------------------------------------------------
                         slack                                  5.056    

Slack (MET) :             5.071ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/general_statisic_control[23].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.911ns  (logic 0.269ns (29.519%)  route 0.642ns (70.481%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y156                                    0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[23]/C
    SLICE_X109Y156       FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[23]/Q
                         net (fo=2, routed)           0.642     0.911    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/general_statisic_control[23].general_statisics/sync_inc_vector/increment_vector[0]
    SLICE_X109Y149       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/general_statisic_control[23].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X109Y149       FDRE (Setup_fdre_C_D)       -0.018     5.982    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/general_statisic_control[23].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                  5.071    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.782ns  (logic 0.282ns (36.074%)  route 0.500ns (63.926%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y150                                    0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[1]/C
    SLICE_X118Y150       FDRE (Prop_fdre_C_Q)         0.282     0.282 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[1]/Q
                         net (fo=1, routed)           0.500     0.782    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[1].sync_accum_gray_i/Q[0]
    SLICE_X117Y144       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X117Y144       FDRE (Setup_fdre_C_D)       -0.118     5.882    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.882    
                         arrival time                          -0.782    
  -------------------------------------------------------------------
                         slack                                  5.100    





---------------------------------------------------------------------------------------------------
From Clock:  rgmii_port_1_rxc
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.963ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/vector_decode_inst/inc_vector_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/general_statisic_control[19].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.019ns  (logic 0.269ns (26.398%)  route 0.750ns (73.602%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y163                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/vector_decode_inst/inc_vector_reg[19]/C
    SLICE_X61Y163        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/vector_decode_inst/inc_vector_reg[19]/Q
                         net (fo=2, routed)           0.750     1.019    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/general_statisic_control[19].general_statisics/sync_inc_vector/increment_vector[0]
    SLICE_X51Y164        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/general_statisic_control[19].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X51Y164        FDRE (Setup_fdre_C_D)       -0.018     5.982    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/general_statisic_control[19].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.986ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.929ns  (logic 0.246ns (26.468%)  route 0.683ns (73.532%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y158                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[3]/C
    SLICE_X60Y158        FDRE (Prop_fdre_C_Q)         0.246     0.246 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[3]/Q
                         net (fo=1, routed)           0.683     0.929    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[3].sync_accum_gray_i/Q[0]
    SLICE_X52Y157        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X52Y157        FDRE (Setup_fdre_C_D)       -0.085     5.915    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.915    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                  4.986    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.921ns  (logic 0.246ns (26.714%)  route 0.675ns (73.286%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y158                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[1]/C
    SLICE_X61Y158        FDRE (Prop_fdre_C_Q)         0.246     0.246 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[1]/Q
                         net (fo=1, routed)           0.675     0.921    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/Q[0]
    SLICE_X48Y157        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X48Y157        FDRE (Setup_fdre_C_D)       -0.087     5.913    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.913    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             4.999ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.878ns  (logic 0.246ns (28.024%)  route 0.632ns (71.976%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y155                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[7]/C
    SLICE_X60Y155        FDRE (Prop_fdre_C_Q)         0.246     0.246 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[7]/Q
                         net (fo=1, routed)           0.632     0.878    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/Q[0]
    SLICE_X49Y155        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X49Y155        FDRE (Setup_fdre_C_D)       -0.123     5.877    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.877    
                         arrival time                          -0.878    
  -------------------------------------------------------------------
                         slack                                  4.999    

Slack (MET) :             5.005ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.877ns  (logic 0.246ns (28.053%)  route 0.631ns (71.947%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y158                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[6]/C
    SLICE_X61Y158        FDRE (Prop_fdre_C_Q)         0.246     0.246 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[6]/Q
                         net (fo=1, routed)           0.631     0.877    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[6].sync_accum_gray_i/Q[0]
    SLICE_X49Y158        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X49Y158        FDRE (Setup_fdre_C_D)       -0.118     5.882    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.882    
                         arrival time                          -0.877    
  -------------------------------------------------------------------
                         slack                                  5.005    

Slack (MET) :             5.008ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.974ns  (logic 0.308ns (31.621%)  route 0.666ns (68.379%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y165                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
    SLICE_X62Y165        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/Q
                         net (fo=2, routed)           0.666     0.974    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/flow/tx_pause/sync_good_rx/data_in
    SLICE_X49Y165        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X49Y165        FDRE (Setup_fdre_C_D)       -0.018     5.982    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -0.974    
  -------------------------------------------------------------------
                         slack                                  5.008    

Slack (MET) :             5.033ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/vector_decode_inst/inc_vector_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.949ns  (logic 0.269ns (28.355%)  route 0.680ns (71.645%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y163                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/vector_decode_inst/inc_vector_reg[6]/C
    SLICE_X60Y163        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/vector_decode_inst/inc_vector_reg[6]/Q
                         net (fo=2, routed)           0.680     0.949    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/sync_inc_vector/increment_vector[0]
    SLICE_X51Y163        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X51Y163        FDRE (Setup_fdre_C_D)       -0.018     5.982    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -0.949    
  -------------------------------------------------------------------
                         slack                                  5.033    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.842ns  (logic 0.246ns (29.226%)  route 0.596ns (70.774%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y155                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[1]/C
    SLICE_X61Y155        FDRE (Prop_fdre_C_Q)         0.246     0.246 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[1]/Q
                         net (fo=1, routed)           0.596     0.842    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[1].sync_accum_gray_i/Q[0]
    SLICE_X51Y155        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X51Y155        FDRE (Setup_fdre_C_D)       -0.121     5.879    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.879    
                         arrival time                          -0.842    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.053ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/vector_decode_inst/inc_vector_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.929ns  (logic 0.269ns (28.964%)  route 0.660ns (71.036%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y162                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/vector_decode_inst/inc_vector_reg[10]/C
    SLICE_X61Y162        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/vector_decode_inst/inc_vector_reg[10]/Q
                         net (fo=2, routed)           0.660     0.929    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/increment_vector[0]
    SLICE_X51Y161        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X51Y161        FDRE (Setup_fdre_C_D)       -0.018     5.982    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                  5.053    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.950ns  (logic 0.269ns (28.319%)  route 0.681ns (71.681%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y158                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[5]/C
    SLICE_X61Y158        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[5]/Q
                         net (fo=1, routed)           0.681     0.950    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/Q[0]
    SLICE_X48Y156        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X48Y156        FDRE (Setup_fdre_C_D)        0.018     6.018    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.018    
                         arrival time                          -0.950    
  -------------------------------------------------------------------
                         slack                                  5.068    





---------------------------------------------------------------------------------------------------
From Clock:  rgmii_port_2_rxc
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.847ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.847ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/vector_decode_inst/inc_vector_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/general_statisic_control[23].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.135ns  (logic 0.269ns (23.697%)  route 0.866ns (76.303%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y110                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/vector_decode_inst/inc_vector_reg[23]/C
    SLICE_X93Y110        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/vector_decode_inst/inc_vector_reg[23]/Q
                         net (fo=2, routed)           0.866     1.135    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/general_statisic_control[23].general_statisics/sync_inc_vector/increment_vector[0]
    SLICE_X93Y93         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/general_statisic_control[23].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X93Y93         FDRE (Setup_fdre_C_D)       -0.018     5.982    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/general_statisic_control[23].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -1.135    
  -------------------------------------------------------------------
                         slack                                  4.847    

Slack (MET) :             4.858ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/vector_decode_inst/inc_vector_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.124ns  (logic 0.269ns (23.939%)  route 0.855ns (76.061%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y109                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/vector_decode_inst/inc_vector_reg[8]/C
    SLICE_X85Y109        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/vector_decode_inst/inc_vector_reg[8]/Q
                         net (fo=2, routed)           0.855     1.124    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/sync_inc_vector/increment_vector[0]
    SLICE_X81Y92         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X81Y92         FDRE (Setup_fdre_C_D)       -0.018     5.982    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -1.124    
  -------------------------------------------------------------------
                         slack                                  4.858    

Slack (MET) :             4.882ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/vector_decode_inst/inc_vector_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.995ns  (logic 0.246ns (24.719%)  route 0.749ns (75.281%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y109                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/vector_decode_inst/inc_vector_reg[20]/C
    SLICE_X92Y109        FDRE (Prop_fdre_C_Q)         0.246     0.246 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/vector_decode_inst/inc_vector_reg[20]/Q
                         net (fo=2, routed)           0.749     0.995    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/increment_vector[0]
    SLICE_X92Y97         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X92Y97         FDRE (Setup_fdre_C_D)       -0.123     5.877    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.877    
                         arrival time                          -0.995    
  -------------------------------------------------------------------
                         slack                                  4.882    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/vector_decode_inst/inc_vector_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[9].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.073ns  (logic 0.269ns (25.066%)  route 0.804ns (74.934%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y109                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/vector_decode_inst/inc_vector_reg[9]/C
    SLICE_X87Y109        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/vector_decode_inst/inc_vector_reg[9]/Q
                         net (fo=2, routed)           0.804     1.073    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[9].frame_size_stats1/sync_inc_vector/increment_vector[0]
    SLICE_X87Y97         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[9].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X87Y97         FDRE (Setup_fdre_C_D)       -0.018     5.982    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[9].frame_size_stats1/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -1.073    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/vector_decode_inst/inc_vector_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/general_statisic_control[24].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.059ns  (logic 0.269ns (25.393%)  route 0.790ns (74.607%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y109                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/vector_decode_inst/inc_vector_reg[24]/C
    SLICE_X92Y109        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/vector_decode_inst/inc_vector_reg[24]/Q
                         net (fo=2, routed)           0.790     1.059    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/general_statisic_control[24].general_statisics/sync_inc_vector/increment_vector[0]
    SLICE_X93Y97         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/general_statisic_control[24].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X93Y97         FDRE (Setup_fdre_C_D)       -0.018     5.982    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/general_statisic_control[24].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                  4.923    

Slack (MET) :             4.960ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/vector_decode_inst/inc_vector_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.058ns  (logic 0.269ns (25.419%)  route 0.789ns (74.581%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y109                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/vector_decode_inst/inc_vector_reg[4]/C
    SLICE_X87Y109        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/vector_decode_inst/inc_vector_reg[4]/Q
                         net (fo=2, routed)           0.789     1.058    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/sync_inc_vector/increment_vector[0]
    SLICE_X86Y92         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X86Y92         FDRE (Setup_fdre_C_D)        0.018     6.018    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.018    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                  4.960    

Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.896ns  (logic 0.246ns (27.451%)  route 0.650ns (72.549%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y103                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[1]/C
    SLICE_X85Y103        FDRE (Prop_fdre_C_Q)         0.246     0.246 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[1]/Q
                         net (fo=1, routed)           0.650     0.896    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/Q[0]
    SLICE_X83Y94         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X83Y94         FDRE (Setup_fdre_C_D)       -0.123     5.877    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.877    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                  4.981    

Slack (MET) :             5.004ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.876ns  (logic 0.246ns (28.097%)  route 0.630ns (71.903%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y103                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[4]/C
    SLICE_X85Y103        FDRE (Prop_fdre_C_Q)         0.246     0.246 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[4]/Q
                         net (fo=1, routed)           0.630     0.876    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[4].sync_accum_gray_i/Q[0]
    SLICE_X83Y99         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X83Y99         FDRE (Setup_fdre_C_D)       -0.120     5.880    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.880    
                         arrival time                          -0.876    
  -------------------------------------------------------------------
                         slack                                  5.004    

Slack (MET) :             5.012ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.902ns  (logic 0.282ns (31.278%)  route 0.620ns (68.722%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[3]/C
    SLICE_X88Y100        FDRE (Prop_fdre_C_Q)         0.282     0.282 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[3]/Q
                         net (fo=1, routed)           0.620     0.902    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[3].sync_accum_gray_i/Q[0]
    SLICE_X88Y91         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X88Y91         FDRE (Setup_fdre_C_D)       -0.086     5.914    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.914    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                  5.012    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/vector_decode_inst/inc_vector_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/general_statisic_control[25].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.961ns  (logic 0.269ns (27.991%)  route 0.692ns (72.009%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y110                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/vector_decode_inst/inc_vector_reg[25]/C
    SLICE_X93Y110        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/vector_decode_inst/inc_vector_reg[25]/Q
                         net (fo=2, routed)           0.692     0.961    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/general_statisic_control[25].general_statisics/sync_inc_vector/increment_vector[0]
    SLICE_X93Y98         FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/general_statisic_control[25].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X93Y98         FDRE (Setup_fdre_C_D)       -0.018     5.982    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/stats_block.statistics_counters/general_statisic_control[25].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                  5.021    





---------------------------------------------------------------------------------------------------
From Clock:  rgmii_port_3_rxc
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.626ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/vector_decode_inst/inc_vector_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/general_statisic_control[22].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.356ns  (logic 0.308ns (22.717%)  route 1.048ns (77.283%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y108                                    0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/vector_decode_inst/inc_vector_reg[22]/C
    SLICE_X114Y108       FDRE (Prop_fdre_C_Q)         0.308     0.308 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/vector_decode_inst/inc_vector_reg[22]/Q
                         net (fo=2, routed)           1.048     1.356    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/general_statisic_control[22].general_statisics/sync_inc_vector/increment_vector[0]
    SLICE_X107Y131       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/general_statisic_control[22].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X107Y131       FDRE (Setup_fdre_C_D)       -0.018     5.982    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/general_statisic_control[22].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -1.356    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.668ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/vector_decode_inst/inc_vector_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/general_statisic_control[26].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.308ns  (logic 0.269ns (20.560%)  route 1.039ns (79.440%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108                                    0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/vector_decode_inst/inc_vector_reg[26]/C
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/vector_decode_inst/inc_vector_reg[26]/Q
                         net (fo=2, routed)           1.039     1.308    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/general_statisic_control[26].general_statisics/sync_inc_vector/increment_vector[0]
    SLICE_X109Y125       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/general_statisic_control[26].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X109Y125       FDRE (Setup_fdre_C_D)       -0.024     5.976    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/general_statisic_control[26].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.976    
                         arrival time                          -1.308    
  -------------------------------------------------------------------
                         slack                                  4.668    

Slack (MET) :             4.884ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.096ns  (logic 0.269ns (24.541%)  route 0.827ns (75.459%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y105                                    0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[4]/C
    SLICE_X117Y105       FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[4]/Q
                         net (fo=1, routed)           0.827     1.096    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[4].sync_accum_gray_i/Q[0]
    SLICE_X116Y97        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X116Y97        FDRE (Setup_fdre_C_D)       -0.020     5.980    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.980    
                         arrival time                          -1.096    
  -------------------------------------------------------------------
                         slack                                  4.884    

Slack (MET) :             4.921ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/vector_decode_inst/inc_vector_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.991ns  (logic 0.282ns (28.466%)  route 0.709ns (71.534%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y108                                    0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/vector_decode_inst/inc_vector_reg[20]/C
    SLICE_X114Y108       FDRE (Prop_fdre_C_Q)         0.282     0.282 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/vector_decode_inst/inc_vector_reg[20]/Q
                         net (fo=2, routed)           0.709     0.991    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/increment_vector[0]
    SLICE_X108Y108       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X108Y108       FDRE (Setup_fdre_C_D)       -0.088     5.912    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.912    
                         arrival time                          -0.991    
  -------------------------------------------------------------------
                         slack                                  4.921    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.982ns  (logic 0.246ns (25.059%)  route 0.736ns (74.941%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y103                                    0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[1]/C
    SLICE_X117Y103       FDRE (Prop_fdre_C_Q)         0.246     0.246 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[1]/Q
                         net (fo=1, routed)           0.736     0.982    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[1].sync_accum_gray_i/Q[0]
    SLICE_X118Y94        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X118Y94        FDRE (Setup_fdre_C_D)       -0.082     5.918    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.918    
                         arrival time                          -0.982    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             4.975ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/vector_decode_inst/inc_vector_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/general_statisic_control[25].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.001ns  (logic 0.269ns (26.863%)  route 0.732ns (73.137%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y106                                    0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/vector_decode_inst/inc_vector_reg[25]/C
    SLICE_X117Y106       FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/vector_decode_inst/inc_vector_reg[25]/Q
                         net (fo=2, routed)           0.732     1.001    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/general_statisic_control[25].general_statisics/sync_inc_vector/increment_vector[0]
    SLICE_X113Y99        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/general_statisic_control[25].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X113Y99        FDRE (Setup_fdre_C_D)       -0.024     5.976    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/general_statisic_control[25].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.976    
                         arrival time                          -1.001    
  -------------------------------------------------------------------
                         slack                                  4.975    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/vector_decode_inst/inc_vector_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.002ns  (logic 0.308ns (30.753%)  route 0.694ns (69.247%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y108                                    0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/vector_decode_inst/inc_vector_reg[18]/C
    SLICE_X114Y108       FDRE (Prop_fdre_C_Q)         0.308     0.308 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/vector_decode_inst/inc_vector_reg[18]/Q
                         net (fo=2, routed)           0.694     1.002    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/increment_vector[0]
    SLICE_X105Y115       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X105Y115       FDRE (Setup_fdre_C_D)       -0.018     5.982    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -1.002    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.982ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/vector_decode_inst/inc_vector_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.000ns  (logic 0.269ns (26.911%)  route 0.731ns (73.089%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y107                                    0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/vector_decode_inst/inc_vector_reg[7]/C
    SLICE_X109Y107       FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/vector_decode_inst/inc_vector_reg[7]/Q
                         net (fo=2, routed)           0.731     1.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/sync_inc_vector/increment_vector[0]
    SLICE_X109Y98        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X109Y98        FDRE (Setup_fdre_C_D)       -0.018     5.982    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -1.000    
  -------------------------------------------------------------------
                         slack                                  4.982    

Slack (MET) :             5.026ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/vector_decode_inst/inc_vector_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.956ns  (logic 0.269ns (28.126%)  route 0.687ns (71.874%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106                                    0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/vector_decode_inst/inc_vector_reg[10]/C
    SLICE_X110Y106       FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/vector_decode_inst/inc_vector_reg[10]/Q
                         net (fo=2, routed)           0.687     0.956    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/increment_vector[0]
    SLICE_X110Y98        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X110Y98        FDRE (Setup_fdre_C_D)       -0.018     5.982    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -0.956    
  -------------------------------------------------------------------
                         slack                                  5.026    

Slack (MET) :             5.029ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/vector_decode_inst/inc_vector_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/general_statisic_control[24].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.953ns  (logic 0.308ns (32.326%)  route 0.645ns (67.674%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y108                                    0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/vector_decode_inst/inc_vector_reg[24]/C
    SLICE_X114Y108       FDRE (Prop_fdre_C_Q)         0.308     0.308 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/vector_decode_inst/inc_vector_reg[24]/Q
                         net (fo=2, routed)           0.645     0.953    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/general_statisic_control[24].general_statisics/sync_inc_vector/increment_vector[0]
    SLICE_X113Y119       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/general_statisic_control[24].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X113Y119       FDRE (Setup_fdre_C_D)       -0.018     5.982    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/stats_block.statistics_counters/general_statisic_control[24].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -0.953    
  -------------------------------------------------------------------
                         slack                                  5.029    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        0.654ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.691ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/reset90gen/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clkout1 rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.269ns (33.258%)  route 0.540ns (66.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.313ns = ( 4.313 - 2.000 ) 
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.780    -1.819    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.731 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     0.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     0.405 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        1.684     2.089    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/tx_axi_clk
    SLICE_X112Y181       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y181       FDRE (Prop_fdre_C_Q)         0.269     2.358 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/tx_reset_reg/Q
                         net (fo=361, routed)         0.540     2.898    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/reset90gen/data_in
    SLICE_X110Y183       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/reset90gen/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     2.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     4.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788    -2.786 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -1.026    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    -0.913 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.648     0.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     0.818 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917     2.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     2.848 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.465     4.313    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/reset90gen/clk
    SLICE_X110Y183       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/reset90gen/data_sync_reg0/C
                         clock pessimism             -0.548     3.764    
                         clock uncertainty           -0.194     3.570    
    SLICE_X110Y183       FDRE (Setup_fdre_C_D)       -0.018     3.552    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/reset90gen/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          3.552    
                         arrival time                          -2.898    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clkout1 rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.269ns (28.001%)  route 0.692ns (71.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.374ns = ( 4.374 - 2.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.780    -1.819    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.731 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     0.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     0.405 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        1.514     1.919    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_axi_clk
    SLICE_X113Y149       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y149       FDRE (Prop_fdre_C_Q)         0.269     2.188 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_reset_reg/Q
                         net (fo=361, routed)         0.692     2.880    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_in
    SLICE_X117Y163       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     2.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     4.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788    -2.786 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -1.026    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    -0.913 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.648     0.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     0.818 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917     2.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     2.848 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.526     4.374    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/clk
    SLICE_X117Y163       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/C
                         clock pessimism             -0.548     3.825    
                         clock uncertainty           -0.194     3.631    
    SLICE_X117Y163       FDRE (Setup_fdre_C_D)       -0.018     3.613    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.880    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clkout1 rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.269ns (35.150%)  route 0.496ns (64.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.188ns = ( 4.188 - 2.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.780    -1.819    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.731 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     0.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     0.405 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        1.514     1.919    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_axi_clk
    SLICE_X113Y149       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y149       FDRE (Prop_fdre_C_Q)         0.269     2.188 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_reset_reg/Q
                         net (fo=361, routed)         0.496     2.684    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_in
    SLICE_X110Y148       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     2.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     4.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788    -2.786 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -1.026    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    -0.913 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.648     0.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     0.818 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917     2.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     2.848 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.340     4.188    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/clk
    SLICE_X110Y148       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/C
                         clock pessimism             -0.548     3.639    
                         clock uncertainty           -0.194     3.445    
    SLICE_X110Y148       FDRE (Setup_fdre_C_D)       -0.020     3.425    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          3.425    
                         arrival time                          -2.684    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.823ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/reset90gen/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clkout1 rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.246ns (38.237%)  route 0.397ns (61.763%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.240ns = ( 4.240 - 2.000 ) 
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.780    -1.819    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.731 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     0.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     0.405 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        1.502     1.907    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/tx_axi_clk
    SLICE_X115Y131       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y131       FDRE (Prop_fdre_C_Q)         0.246     2.153 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/tx_reset_reg/Q
                         net (fo=361, routed)         0.397     2.550    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/reset90gen/data_in
    SLICE_X117Y133       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/reset90gen/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     2.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     4.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788    -2.786 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -1.026    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    -0.913 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.648     0.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     0.818 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917     2.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     2.848 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.392     4.240    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/reset90gen/clk
    SLICE_X117Y133       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/reset90gen/data_sync_reg0/C
                         clock pessimism             -0.548     3.691    
                         clock uncertainty           -0.194     3.497    
    SLICE_X117Y133       FDRE (Setup_fdre_C_D)       -0.123     3.374    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/reset90gen/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          3.374    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/tx_reset90_sync/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clkout1 rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.269ns (36.103%)  route 0.476ns (63.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.247ns = ( 4.247 - 2.000 ) 
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.780    -1.819    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.731 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     0.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     0.405 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        1.462     1.867    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/tx_axi_clk
    SLICE_X111Y99        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.269     2.136 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/tx_reset_reg/Q
                         net (fo=361, routed)         0.476     2.612    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/tx_reset90_sync/data_in
    SLICE_X119Y100       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/tx_reset90_sync/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     2.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     4.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788    -2.786 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -1.026    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    -0.913 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.648     0.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     0.818 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917     2.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     2.848 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.399     4.247    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/tx_reset90_sync/clk
    SLICE_X119Y100       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/tx_reset90_sync/data_sync_reg0/C
                         clock pessimism             -0.548     3.698    
                         clock uncertainty           -0.194     3.504    
    SLICE_X119Y100       FDRE (Setup_fdre_C_D)       -0.013     3.491    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/tx_reset90_sync/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          3.491    
                         arrival time                          -2.612    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.923ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/reset90gen/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clkout1 rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.269ns (41.579%)  route 0.378ns (58.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.200ns = ( 4.200 - 2.000 ) 
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.780    -1.819    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.731 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     0.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     0.405 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        1.462     1.867    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/tx_axi_clk
    SLICE_X111Y99        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.269     2.136 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/tx_reset_reg/Q
                         net (fo=361, routed)         0.378     2.514    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/reset90gen/data_in
    SLICE_X111Y97        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/reset90gen/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     2.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     4.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788    -2.786 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -1.026    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    -0.913 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.648     0.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     0.818 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917     2.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     2.848 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.352     4.200    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/reset90gen/clk
    SLICE_X111Y97        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/reset90gen/data_sync_reg0/C
                         clock pessimism             -0.548     3.651    
                         clock uncertainty           -0.194     3.457    
    SLICE_X111Y97        FDRE (Setup_fdre_C_D)       -0.020     3.437    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/reset90gen/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          3.437    
                         arrival time                          -2.514    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/tx_reset90_sync/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clkout1 rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.269ns (49.163%)  route 0.278ns (50.836%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.369ns = ( 4.369 - 2.000 ) 
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.780    -1.819    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.731 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     0.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     0.405 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        1.684     2.089    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/tx_axi_clk
    SLICE_X112Y181       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y181       FDRE (Prop_fdre_C_Q)         0.269     2.358 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/tx_reset_reg/Q
                         net (fo=361, routed)         0.278     2.636    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/tx_reset90_sync/data_in
    SLICE_X113Y181       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/tx_reset90_sync/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     2.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     4.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788    -2.786 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -1.026    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    -0.913 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.648     0.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     0.818 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917     2.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     2.848 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.521     4.369    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/tx_reset90_sync/clk
    SLICE_X113Y181       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/tx_reset90_sync/data_sync_reg0/C
                         clock pessimism             -0.548     3.820    
                         clock uncertainty           -0.194     3.626    
    SLICE_X113Y181       FDRE (Setup_fdre_C_D)       -0.019     3.607    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/tx_reset90_sync/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          3.607    
                         arrival time                          -2.636    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/tx_reset90_sync/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clkout1 rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.246ns (59.930%)  route 0.164ns (40.070%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.237ns = ( 4.237 - 2.000 ) 
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.780    -1.819    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.731 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     0.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     0.405 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        1.502     1.907    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/tx_axi_clk
    SLICE_X115Y131       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y131       FDRE (Prop_fdre_C_Q)         0.246     2.153 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/tx_reset_reg/Q
                         net (fo=361, routed)         0.164     2.318    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/tx_reset90_sync/data_in
    SLICE_X114Y131       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/tx_reset90_sync/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     2.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     4.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788    -2.786 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -1.026    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    -0.913 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.648     0.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     0.818 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917     2.735    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     2.848 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.389     4.237    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/tx_reset90_sync/clk
    SLICE_X114Y131       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/tx_reset90_sync/data_sync_reg0/C
                         clock pessimism             -0.548     3.688    
                         clock uncertainty           -0.194     3.494    
    SLICE_X114Y131       FDRE (Setup_fdre_C_D)       -0.101     3.393    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/tx_reset90_sync/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          3.393    
                         arrival time                          -2.318    
  -------------------------------------------------------------------
                         slack                                  1.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.691ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/tx_reset90_sync/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.000ns  (clkout1 rise@2.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        0.167ns  (logic 0.091ns (54.335%)  route 0.076ns (45.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns = ( 3.179 - 2.000 ) 
    Source Clock Delay      (SCD):    0.904ns = ( 8.904 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     8.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     8.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     6.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     6.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     6.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     7.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     8.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     8.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.593     8.904    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/tx_axi_clk
    SLICE_X115Y131       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y131       FDRE (Prop_fdre_C_Q)         0.091     8.995 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/tx_reset_reg/Q
                         net (fo=361, routed)         0.076     9.071    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/tx_reset90_sync/data_in
    SLICE_X114Y131       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/tx_reset90_sync/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     2.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     2.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -0.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     0.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.597 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     1.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.797     3.179    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/tx_reset90_sync/clk
    SLICE_X114Y131       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/tx_reset90_sync/data_sync_reg0/C
                         clock pessimism             -0.001     3.179    
                         clock uncertainty            0.194     3.373    
    SLICE_X114Y131       FDRE (Hold_fdre_C_D)         0.007     3.380    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/tx_reset90_sync/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -3.380    
                         arrival time                           9.071    
  -------------------------------------------------------------------
                         slack                                  5.691    

Slack (MET) :             5.724ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/tx_reset90_sync/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.000ns  (clkout1 rise@2.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.791%)  route 0.145ns (59.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 3.279 - 2.000 ) 
    Source Clock Delay      (SCD):    0.984ns = ( 8.984 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     8.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     8.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     6.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     6.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     6.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     7.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     8.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     8.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.673     8.984    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/tx_axi_clk
    SLICE_X112Y181       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y181       FDRE (Prop_fdre_C_Q)         0.100     9.084 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/tx_reset_reg/Q
                         net (fo=361, routed)         0.145     9.229    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/tx_reset90_sync/data_in
    SLICE_X113Y181       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/tx_reset90_sync/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     2.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     2.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -0.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     0.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.597 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     1.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.897     3.279    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/tx_reset90_sync/clk
    SLICE_X113Y181       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/tx_reset90_sync/data_sync_reg0/C
                         clock pessimism             -0.001     3.279    
                         clock uncertainty            0.194     3.473    
    SLICE_X113Y181       FDRE (Hold_fdre_C_D)         0.032     3.505    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/tx_reset90_sync/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -3.505    
                         arrival time                           9.229    
  -------------------------------------------------------------------
                         slack                                  5.724    

Slack (MET) :             5.756ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/reset90gen/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.000ns  (clkout1 rise@2.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        0.270ns  (logic 0.100ns (37.043%)  route 0.170ns (62.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns = ( 3.170 - 2.000 ) 
    Source Clock Delay      (SCD):    0.897ns = ( 8.897 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     8.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     8.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     6.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     6.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     6.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     7.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     8.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     8.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.586     8.897    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/tx_axi_clk
    SLICE_X111Y99        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.100     8.997 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/tx_reset_reg/Q
                         net (fo=361, routed)         0.170     9.166    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/reset90gen/data_in
    SLICE_X111Y97        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/reset90gen/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     2.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     2.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -0.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     0.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.597 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     1.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.788     3.170    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/reset90gen/clk
    SLICE_X111Y97        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/reset90gen/data_sync_reg0/C
                         clock pessimism             -0.001     3.170    
                         clock uncertainty            0.194     3.364    
    SLICE_X111Y97        FDRE (Hold_fdre_C_D)         0.047     3.411    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/enable_gen/reset90gen/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -3.411    
                         arrival time                           9.166    
  -------------------------------------------------------------------
                         slack                                  5.756    

Slack (MET) :             5.795ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/tx_reset90_sync/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.000ns  (clkout1 rise@2.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        0.323ns  (logic 0.100ns (30.951%)  route 0.223ns (69.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns = ( 3.191 - 2.000 ) 
    Source Clock Delay      (SCD):    0.897ns = ( 8.897 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     8.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     8.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     6.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     6.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     6.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     7.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     8.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     8.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.586     8.897    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/tx_axi_clk
    SLICE_X111Y99        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.100     8.997 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/tx_reset_reg/Q
                         net (fo=361, routed)         0.223     9.220    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/tx_reset90_sync/data_in
    SLICE_X119Y100       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/tx_reset90_sync/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     2.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     2.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -0.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     0.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.597 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     1.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.809     3.191    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/tx_reset90_sync/clk
    SLICE_X119Y100       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/tx_reset90_sync/data_sync_reg0/C
                         clock pessimism             -0.001     3.191    
                         clock uncertainty            0.194     3.385    
    SLICE_X119Y100       FDRE (Hold_fdre_C_D)         0.040     3.425    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/tx_reset90_sync/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -3.425    
                         arrival time                           9.220    
  -------------------------------------------------------------------
                         slack                                  5.795    

Slack (MET) :             5.804ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/reset90gen/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.000ns  (clkout1 rise@2.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        0.271ns  (logic 0.091ns (33.536%)  route 0.180ns (66.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns = ( 3.183 - 2.000 ) 
    Source Clock Delay      (SCD):    0.904ns = ( 8.904 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     8.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     8.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     6.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     6.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     6.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     7.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     8.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     8.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.593     8.904    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/tx_axi_clk
    SLICE_X115Y131       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y131       FDRE (Prop_fdre_C_Q)         0.091     8.995 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/tx_reset_reg/Q
                         net (fo=361, routed)         0.180     9.175    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/reset90gen/data_in
    SLICE_X117Y133       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/reset90gen/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     2.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     2.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -0.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     0.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.597 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     1.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.801     3.183    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/reset90gen/clk
    SLICE_X117Y133       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/reset90gen/data_sync_reg0/C
                         clock pessimism             -0.001     3.183    
                         clock uncertainty            0.194     3.377    
    SLICE_X117Y133       FDRE (Hold_fdre_C_D)        -0.006     3.371    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/enable_gen/reset90gen/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -3.371    
                         arrival time                           9.175    
  -------------------------------------------------------------------
                         slack                                  5.804    

Slack (MET) :             5.822ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.000ns  (clkout1 rise@2.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        0.422ns  (logic 0.100ns (23.714%)  route 0.322ns (76.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 3.285 - 2.000 ) 
    Source Clock Delay      (SCD):    0.912ns = ( 8.912 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     8.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     8.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     6.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     6.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     6.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     7.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     8.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     8.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.601     8.912    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_axi_clk
    SLICE_X113Y149       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y149       FDRE (Prop_fdre_C_Q)         0.100     9.012 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_reset_reg/Q
                         net (fo=361, routed)         0.322     9.333    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_in
    SLICE_X117Y163       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     2.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     2.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -0.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     0.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.597 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     1.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.903     3.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/clk
    SLICE_X117Y163       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/C
                         clock pessimism             -0.001     3.285    
                         clock uncertainty            0.194     3.479    
    SLICE_X117Y163       FDRE (Hold_fdre_C_D)         0.032     3.511    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -3.511    
                         arrival time                           9.333    
  -------------------------------------------------------------------
                         slack                                  5.822    

Slack (MET) :             5.851ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.000ns  (clkout1 rise@2.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        0.340ns  (logic 0.100ns (29.387%)  route 0.240ns (70.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 3.160 - 2.000 ) 
    Source Clock Delay      (SCD):    0.912ns = ( 8.912 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     8.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     8.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     6.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     6.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     6.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     7.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     8.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     8.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.601     8.912    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_axi_clk
    SLICE_X113Y149       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y149       FDRE (Prop_fdre_C_Q)         0.100     9.012 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/tx_reset_reg/Q
                         net (fo=361, routed)         0.240     9.252    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_in
    SLICE_X110Y148       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     2.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     2.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -0.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     0.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.597 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     1.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.778     3.160    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/clk
    SLICE_X110Y148       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/C
                         clock pessimism             -0.001     3.160    
                         clock uncertainty            0.194     3.354    
    SLICE_X110Y148       FDRE (Hold_fdre_C_D)         0.047     3.401    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -3.401    
                         arrival time                           9.252    
  -------------------------------------------------------------------
                         slack                                  5.851    

Slack (MET) :             5.885ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/reset90gen/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.000ns  (clkout1 rise@2.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        0.379ns  (logic 0.100ns (26.397%)  route 0.279ns (73.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 3.252 - 2.000 ) 
    Source Clock Delay      (SCD):    0.984ns = ( 8.984 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     8.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     8.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     6.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     6.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     6.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     7.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     8.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     8.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.673     8.984    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/tx_axi_clk
    SLICE_X112Y181       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y181       FDRE (Prop_fdre_C_Q)         0.100     9.084 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/tx_reset_reg/Q
                         net (fo=361, routed)         0.279     9.362    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/reset90gen/data_in
    SLICE_X110Y183       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/reset90gen/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     2.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     2.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -0.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     0.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.597 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     1.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.870     3.252    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/reset90gen/clk
    SLICE_X110Y183       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/reset90gen/data_sync_reg0/C
                         clock pessimism             -0.001     3.252    
                         clock uncertainty            0.194     3.446    
    SLICE_X110Y183       FDRE (Hold_fdre_C_D)         0.032     3.478    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/enable_gen/reset90gen/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -3.478    
                         arrival time                           9.362    
  -------------------------------------------------------------------
                         slack                                  5.885    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.561ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_0_td[2]
                            (output port clocked by pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.268ns  (logic 1.268ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        0.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.064ns = ( 8.064 - 6.000 ) 
    Source Clock Delay      (SCD):    1.312ns = ( 5.312 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    D5                                                0.000     4.000 f  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     4.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     4.408 f  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     4.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217     1.744 f  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     2.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.597 f  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     3.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.532 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     4.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.382 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.930     5.312    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X1Y167        ODDR                                         f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y167        ODDR (Prop_oddr_C_Q)         0.221     5.533 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     5.533    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_2_in
    C1                   OBUF (Prop_obuf_I_O)         1.047     6.580 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     6.580    rgmii_port_0_td[2]
    C1                                                                r  rgmii_port_0_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    D5                                                0.000     6.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     6.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     6.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     6.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     4.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     4.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     4.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     5.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     5.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     6.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     6.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.699     7.010    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X1Y163        ODDR (Prop_oddr_C_Q)         0.192     7.202 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     7.202    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    B1                   OBUF (Prop_obuf_I_O)         0.863     8.064 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.064    rgmii_port_0_txc
    B1                                                                f  rgmii_port_0_txc (OUT)
                         clock pessimism              0.001     8.065    
                         clock uncertainty           -0.194     7.870    
                         output delay                -0.750     7.120    
  -------------------------------------------------------------------
                         required time                          7.120    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_0_td[0]
                            (output port clocked by pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 1.265ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        0.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.064ns = ( 4.064 - 2.000 ) 
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882    -0.521    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.468 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     0.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.932     1.314    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X1Y164        ODDR                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y164        ODDR (Prop_oddr_C_Q)         0.221     1.535 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     1.535    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_0_in
    B2                   OBUF (Prop_obuf_I_O)         1.044     2.580 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     2.580    rgmii_port_0_td[0]
    B2                                                                r  rgmii_port_0_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     2.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     2.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     0.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     0.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     1.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.699     3.010    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X1Y163        ODDR (Prop_oddr_C_Q)         0.192     3.202 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     3.202    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    B1                   OBUF (Prop_obuf_I_O)         0.863     4.064 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     4.064    rgmii_port_0_txc
    B1                                                                r  rgmii_port_0_txc (OUT)
                         clock pessimism              0.001     4.065    
                         clock uncertainty           -0.194     3.870    
                         output delay                -0.750     3.120    
  -------------------------------------------------------------------
                         required time                          3.120    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_0_td[1]
                            (output port clocked by pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.266ns  (logic 1.266ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        0.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.064ns = ( 8.064 - 6.000 ) 
    Source Clock Delay      (SCD):    1.312ns = ( 5.312 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    D5                                                0.000     4.000 f  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     4.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     4.408 f  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     4.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217     1.744 f  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     2.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.597 f  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     3.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.532 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     4.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.382 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.930     5.312    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X1Y168        ODDR                                         f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y168        ODDR (Prop_oddr_C_Q)         0.221     5.533 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     5.533    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_1_in
    D1                   OBUF (Prop_obuf_I_O)         1.045     6.578 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     6.578    rgmii_port_0_td[1]
    D1                                                                r  rgmii_port_0_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    D5                                                0.000     6.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     6.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     6.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     6.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     4.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     4.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     4.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     5.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     5.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     6.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     6.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.699     7.010    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X1Y163        ODDR (Prop_oddr_C_Q)         0.192     7.202 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     7.202    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    B1                   OBUF (Prop_obuf_I_O)         0.863     8.064 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.064    rgmii_port_0_txc
    B1                                                                f  rgmii_port_0_txc (OUT)
                         clock pessimism              0.001     8.065    
                         clock uncertainty           -0.194     7.870    
                         output delay                -0.750     7.120    
  -------------------------------------------------------------------
                         required time                          7.120    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_0_td[3]
                            (output port clocked by pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 1.249ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        0.756ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.064ns = ( 4.064 - 2.000 ) 
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882    -0.521    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.468 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     0.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.927     1.309    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X1Y178        ODDR                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y178        ODDR (Prop_oddr_C_Q)         0.221     1.530 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     1.530    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_3_in
    C6                   OBUF (Prop_obuf_I_O)         1.028     2.558 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     2.558    rgmii_port_0_td[3]
    C6                                                                r  rgmii_port_0_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     2.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     2.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     0.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     0.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     1.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.699     3.010    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X1Y163        ODDR (Prop_oddr_C_Q)         0.192     3.202 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     3.202    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    B1                   OBUF (Prop_obuf_I_O)         0.863     4.064 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     4.064    rgmii_port_0_txc
    B1                                                                r  rgmii_port_0_txc (OUT)
                         clock pessimism              0.001     4.065    
                         clock uncertainty           -0.194     3.870    
                         output delay                -0.750     3.120    
  -------------------------------------------------------------------
                         required time                          3.120    
                         arrival time                          -2.558    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.563ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_0_tx_ctl
                            (output port clocked by pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 1.248ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        0.756ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.064ns = ( 4.064 - 2.000 ) 
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882    -0.521    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.468 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     0.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.927     1.309    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X1Y177        ODDR                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y177        ODDR (Prop_oddr_C_Q)         0.221     1.530 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/Q
                         net (fo=1, routed)           0.000     1.530    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf
    C5                   OBUF (Prop_obuf_I_O)         1.027     2.557 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000     2.557    rgmii_port_0_tx_ctl
    C5                                                                r  rgmii_port_0_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     2.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     2.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     0.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     0.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     1.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.699     3.010    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X1Y163        ODDR (Prop_oddr_C_Q)         0.192     3.202 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     3.202    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    B1                   OBUF (Prop_obuf_I_O)         0.863     4.064 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     4.064    rgmii_port_0_txc
    B1                                                                r  rgmii_port_0_txc (OUT)
                         clock pessimism              0.001     4.065    
                         clock uncertainty           -0.194     3.870    
                         output delay                -0.750     3.120    
  -------------------------------------------------------------------
                         required time                          3.120    
                         arrival time                          -2.557    
  -------------------------------------------------------------------
                         slack                                  0.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_0_tx_ctl
                            (output port clocked by pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.034ns  (logic 1.034ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.583ns = ( 8.583 - 6.000 ) 
    Source Clock Delay      (SCD):    1.005ns = ( 9.005 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     8.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     8.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     6.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     6.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     6.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     7.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     8.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     8.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.694     9.005    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X1Y177        ODDR                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y177        ODDR (Prop_oddr_C_Q)         0.192     9.197 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/Q
                         net (fo=1, routed)           0.000     9.197    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf
    C5                   OBUF (Prop_obuf_I_O)         0.842    10.038 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    10.038    rgmii_port_0_tx_ctl
    C5                                                                r  rgmii_port_0_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    D5                                                0.000     6.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     6.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     6.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     6.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217     3.744 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     4.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     4.597 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     5.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     6.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.932     7.314    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X1Y163        ODDR (Prop_oddr_C_Q)         0.221     7.535 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     7.535    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    B1                   OBUF (Prop_obuf_I_O)         1.048     8.583 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.583    rgmii_port_0_txc
    B1                                                                f  rgmii_port_0_txc (OUT)
                         clock pessimism             -0.001     8.583    
                         clock uncertainty            0.194     8.777    
                         output delay                 0.700     9.477    
  -------------------------------------------------------------------
                         required time                         -9.477    
                         arrival time                          10.038    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_0_td[3]
                            (output port clocked by pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.034ns  (logic 1.034ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.583ns = ( 8.583 - 6.000 ) 
    Source Clock Delay      (SCD):    1.005ns = ( 9.005 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     8.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     8.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     6.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     6.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     6.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     7.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     8.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     8.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.694     9.005    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X1Y178        ODDR                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y178        ODDR (Prop_oddr_C_Q)         0.192     9.197 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     9.197    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_3_in
    C6                   OBUF (Prop_obuf_I_O)         0.842    10.039 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.039    rgmii_port_0_td[3]
    C6                                                                r  rgmii_port_0_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    D5                                                0.000     6.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     6.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     6.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     6.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217     3.744 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     4.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     4.597 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     5.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     6.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.932     7.314    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X1Y163        ODDR (Prop_oddr_C_Q)         0.221     7.535 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     7.535    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    B1                   OBUF (Prop_obuf_I_O)         1.048     8.583 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.583    rgmii_port_0_txc
    B1                                                                f  rgmii_port_0_txc (OUT)
                         clock pessimism             -0.001     8.583    
                         clock uncertainty            0.194     8.777    
                         output delay                 0.700     9.477    
  -------------------------------------------------------------------
                         required time                         -9.477    
                         arrival time                          10.039    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_0_td[1]
                            (output port clocked by pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise@2.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.051ns  (logic 1.051ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.583ns = ( 4.583 - 2.000 ) 
    Source Clock Delay      (SCD):    1.008ns = ( 5.008 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    D5                                                0.000     4.000 f  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     4.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     4.328 f  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     4.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     2.049 f  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     2.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.831 f  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     3.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.532 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     4.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     4.311 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.697     5.008    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X1Y168        ODDR                                         f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y168        ODDR (Prop_oddr_C_Q)         0.192     5.200 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     5.200    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_1_in
    D1                   OBUF (Prop_obuf_I_O)         0.859     6.059 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     6.059    rgmii_port_0_td[1]
    D1                                                                r  rgmii_port_0_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     2.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     2.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -0.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     0.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.597 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     1.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.932     3.314    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X1Y163        ODDR (Prop_oddr_C_Q)         0.221     3.535 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     3.535    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    B1                   OBUF (Prop_obuf_I_O)         1.048     4.583 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     4.583    rgmii_port_0_txc
    B1                                                                r  rgmii_port_0_txc (OUT)
                         clock pessimism             -0.001     4.583    
                         clock uncertainty            0.194     4.777    
                         output delay                 0.700     5.477    
  -------------------------------------------------------------------
                         required time                         -5.477    
                         arrival time                           6.059    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_0_td[0]
                            (output port clocked by pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise@2.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.051ns  (logic 1.051ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.583ns = ( 4.583 - 2.000 ) 
    Source Clock Delay      (SCD):    1.010ns = ( 5.010 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    D5                                                0.000     4.000 f  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     4.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     4.328 f  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     4.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     2.049 f  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     2.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.831 f  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     3.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.532 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     4.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     4.311 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.699     5.010    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X1Y164        ODDR                                         f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y164        ODDR (Prop_oddr_C_Q)         0.192     5.202 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     5.202    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_0_in
    B2                   OBUF (Prop_obuf_I_O)         0.859     6.060 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     6.060    rgmii_port_0_td[0]
    B2                                                                r  rgmii_port_0_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     2.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     2.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -0.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     0.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.597 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     1.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.932     3.314    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X1Y163        ODDR (Prop_oddr_C_Q)         0.221     3.535 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     3.535    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    B1                   OBUF (Prop_obuf_I_O)         1.048     4.583 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     4.583    rgmii_port_0_txc
    B1                                                                r  rgmii_port_0_txc (OUT)
                         clock pessimism             -0.001     4.583    
                         clock uncertainty            0.194     4.777    
                         output delay                 0.700     5.477    
  -------------------------------------------------------------------
                         required time                         -5.477    
                         arrival time                           6.060    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_0_td[2]
                            (output port clocked by pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise@2.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.053ns  (logic 1.053ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.583ns = ( 4.583 - 2.000 ) 
    Source Clock Delay      (SCD):    1.008ns = ( 5.008 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    D5                                                0.000     4.000 f  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     4.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     4.328 f  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     4.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     2.049 f  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     2.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.831 f  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     3.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.532 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     4.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     4.311 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.697     5.008    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X1Y167        ODDR                                         f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y167        ODDR (Prop_oddr_C_Q)         0.192     5.200 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     5.200    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_2_in
    C1                   OBUF (Prop_obuf_I_O)         0.861     6.061 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     6.061    rgmii_port_0_td[2]
    C1                                                                r  rgmii_port_0_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     2.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     2.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -0.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     0.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.597 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     1.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.932     3.314    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X1Y163        ODDR (Prop_oddr_C_Q)         0.221     3.535 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     3.535    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    B1                   OBUF (Prop_obuf_I_O)         1.048     4.583 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     4.583    rgmii_port_0_txc
    B1                                                                r  rgmii_port_0_txc (OUT)
                         clock pessimism             -0.001     4.583    
                         clock uncertainty            0.194     4.777    
                         output delay                 0.700     5.477    
  -------------------------------------------------------------------
                         required time                         -5.477    
                         arrival time                           6.061    
  -------------------------------------------------------------------
                         slack                                  0.584    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.577ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.512ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/ctl_output/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_1_tx_ctl
                            (output port clocked by pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.260ns  (logic 1.260ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        0.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 8.028 - 6.000 ) 
    Source Clock Delay      (SCD):    1.312ns = ( 5.312 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    D5                                                0.000     4.000 f  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     4.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     4.408 f  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     4.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217     1.744 f  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     2.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.597 f  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     3.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.532 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     4.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.382 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.930     5.312    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X1Y182        ODDR                                         f  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/ctl_output/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y182        ODDR (Prop_oddr_C_Q)         0.221     5.533 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/ctl_output/Q
                         net (fo=1, routed)           0.000     5.533    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_tx_ctl_obuf
    A7                   OBUF (Prop_obuf_I_O)         1.039     6.572 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000     6.572    rgmii_port_1_tx_ctl
    A7                                                                r  rgmii_port_1_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    D5                                                0.000     6.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     6.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     6.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     6.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     4.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     4.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     4.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     5.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     5.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     6.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     6.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.703     7.014    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X1Y195        ODDR (Prop_oddr_C_Q)         0.192     7.206 f  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     7.206    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_txc_obuf
    D6                   OBUF (Prop_obuf_I_O)         0.823     8.028 f  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.028    rgmii_port_1_txc
    D6                                                                f  rgmii_port_1_txc (OUT)
                         clock pessimism              0.001     8.029    
                         clock uncertainty           -0.194     7.834    
                         output delay                -0.750     7.084    
  -------------------------------------------------------------------
                         required time                          7.084    
                         arrival time                          -6.572    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_1_td[2]
                            (output port clocked by pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.254ns  (logic 1.254ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        0.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 8.028 - 6.000 ) 
    Source Clock Delay      (SCD):    1.314ns = ( 5.314 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    D5                                                0.000     4.000 f  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     4.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     4.408 f  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     4.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217     1.744 f  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     2.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.597 f  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     3.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.532 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     4.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.382 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.932     5.314    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X1Y184        ODDR                                         f  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y184        ODDR (Prop_oddr_C_Q)         0.221     5.535 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     5.535    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/p_2_in
    B7                   OBUF (Prop_obuf_I_O)         1.033     6.568 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     6.568    rgmii_port_1_td[2]
    B7                                                                r  rgmii_port_1_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    D5                                                0.000     6.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     6.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     6.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     6.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     4.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     4.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     4.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     5.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     5.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     6.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     6.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.703     7.014    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X1Y195        ODDR (Prop_oddr_C_Q)         0.192     7.206 f  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     7.206    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_txc_obuf
    D6                   OBUF (Prop_obuf_I_O)         0.823     8.028 f  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.028    rgmii_port_1_txc
    D6                                                                f  rgmii_port_1_txc (OUT)
                         clock pessimism              0.001     8.029    
                         clock uncertainty           -0.194     7.834    
                         output delay                -0.750     7.084    
  -------------------------------------------------------------------
                         required time                          7.084    
                         arrival time                          -6.568    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_1_td[3]
                            (output port clocked by pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.253ns  (logic 1.253ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        0.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 8.028 - 6.000 ) 
    Source Clock Delay      (SCD):    1.314ns = ( 5.314 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    D5                                                0.000     4.000 f  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     4.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     4.408 f  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     4.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217     1.744 f  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     2.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.597 f  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     3.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.532 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     4.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.382 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.932     5.314    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X1Y183        ODDR                                         f  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y183        ODDR (Prop_oddr_C_Q)         0.221     5.535 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     5.535    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/p_3_in
    B6                   OBUF (Prop_obuf_I_O)         1.032     6.567 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     6.567    rgmii_port_1_td[3]
    B6                                                                r  rgmii_port_1_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    D5                                                0.000     6.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     6.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     6.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     6.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     4.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     4.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     4.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     5.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     5.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     6.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     6.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.703     7.014    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X1Y195        ODDR (Prop_oddr_C_Q)         0.192     7.206 f  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     7.206    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_txc_obuf
    D6                   OBUF (Prop_obuf_I_O)         0.823     8.028 f  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.028    rgmii_port_1_txc
    D6                                                                f  rgmii_port_1_txc (OUT)
                         clock pessimism              0.001     8.029    
                         clock uncertainty           -0.194     7.834    
                         output delay                -0.750     7.084    
  -------------------------------------------------------------------
                         required time                          7.084    
                         arrival time                          -6.567    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_1_td[1]
                            (output port clocked by pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.231ns  (logic 1.231ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        0.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 8.028 - 6.000 ) 
    Source Clock Delay      (SCD):    1.319ns = ( 5.319 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    D5                                                0.000     4.000 f  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     4.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     4.408 f  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     4.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217     1.744 f  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     2.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.597 f  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     3.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.532 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     4.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.382 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.937     5.319    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X1Y196        ODDR                                         f  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y196        ODDR (Prop_oddr_C_Q)         0.221     5.540 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     5.540    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/p_1_in
    D7                   OBUF (Prop_obuf_I_O)         1.010     6.550 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     6.550    rgmii_port_1_td[1]
    D7                                                                r  rgmii_port_1_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    D5                                                0.000     6.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     6.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     6.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     6.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     4.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     4.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     4.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     5.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     5.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     6.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     6.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.703     7.014    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X1Y195        ODDR (Prop_oddr_C_Q)         0.192     7.206 f  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     7.206    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_txc_obuf
    D6                   OBUF (Prop_obuf_I_O)         0.823     8.028 f  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.028    rgmii_port_1_txc
    D6                                                                f  rgmii_port_1_txc (OUT)
                         clock pessimism              0.001     8.029    
                         clock uncertainty           -0.194     7.834    
                         output delay                -0.750     7.084    
  -------------------------------------------------------------------
                         required time                          7.084    
                         arrival time                          -6.550    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_1_td[0]
                            (output port clocked by pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.219ns  (logic 1.219ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        0.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 8.028 - 6.000 ) 
    Source Clock Delay      (SCD):    1.320ns = ( 5.320 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    D5                                                0.000     4.000 f  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     4.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     4.408 f  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     4.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217     1.744 f  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     2.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.597 f  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     3.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.532 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     4.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.382 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.938     5.320    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X1Y197        ODDR                                         f  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y197        ODDR (Prop_oddr_C_Q)         0.221     5.541 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     5.541    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/p_0_in
    E7                   OBUF (Prop_obuf_I_O)         0.998     6.539 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     6.539    rgmii_port_1_td[0]
    E7                                                                r  rgmii_port_1_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    D5                                                0.000     6.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     6.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     6.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     6.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     4.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     4.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     4.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     5.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     5.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     6.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     6.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.703     7.014    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X1Y195        ODDR (Prop_oddr_C_Q)         0.192     7.206 f  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     7.206    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_txc_obuf
    D6                   OBUF (Prop_obuf_I_O)         0.823     8.028 f  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.028    rgmii_port_1_txc
    D6                                                                f  rgmii_port_1_txc (OUT)
                         clock pessimism              0.001     8.029    
                         clock uncertainty           -0.194     7.834    
                         output delay                -0.750     7.084    
  -------------------------------------------------------------------
                         required time                          7.084    
                         arrival time                          -6.539    
  -------------------------------------------------------------------
                         slack                                  0.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_1_td[0]
                            (output port clocked by pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.005ns  (logic 1.005ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.548ns = ( 8.548 - 6.000 ) 
    Source Clock Delay      (SCD):    1.014ns = ( 9.014 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     8.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     8.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     6.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     6.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     6.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     7.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     8.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     8.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.703     9.014    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X1Y197        ODDR                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y197        ODDR (Prop_oddr_C_Q)         0.192     9.206 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     9.206    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/p_0_in
    E7                   OBUF (Prop_obuf_I_O)         0.813    10.018 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.018    rgmii_port_1_td[0]
    E7                                                                r  rgmii_port_1_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    D5                                                0.000     6.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     6.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     6.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     6.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217     3.744 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     4.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     4.597 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     5.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     6.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.937     7.319    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X1Y195        ODDR (Prop_oddr_C_Q)         0.221     7.540 f  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     7.540    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_txc_obuf
    D6                   OBUF (Prop_obuf_I_O)         1.008     8.548 f  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.548    rgmii_port_1_txc
    D6                                                                f  rgmii_port_1_txc (OUT)
                         clock pessimism             -0.001     8.548    
                         clock uncertainty            0.194     8.742    
                         output delay                 0.700     9.442    
  -------------------------------------------------------------------
                         required time                         -9.442    
                         arrival time                          10.018    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_1_td[1]
                            (output port clocked by pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.017ns  (logic 1.017ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.548ns = ( 8.548 - 6.000 ) 
    Source Clock Delay      (SCD):    1.014ns = ( 9.014 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     8.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     8.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     6.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     6.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     6.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     7.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     8.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     8.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.703     9.014    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X1Y196        ODDR                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y196        ODDR (Prop_oddr_C_Q)         0.192     9.206 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     9.206    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/p_1_in
    D7                   OBUF (Prop_obuf_I_O)         0.825    10.030 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.030    rgmii_port_1_td[1]
    D7                                                                r  rgmii_port_1_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    D5                                                0.000     6.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     6.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     6.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     6.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217     3.744 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     4.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     4.597 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     5.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     6.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.937     7.319    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X1Y195        ODDR (Prop_oddr_C_Q)         0.221     7.540 f  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     7.540    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_txc_obuf
    D6                   OBUF (Prop_obuf_I_O)         1.008     8.548 f  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.548    rgmii_port_1_txc
    D6                                                                f  rgmii_port_1_txc (OUT)
                         clock pessimism             -0.001     8.548    
                         clock uncertainty            0.194     8.742    
                         output delay                 0.700     9.442    
  -------------------------------------------------------------------
                         required time                         -9.442    
                         arrival time                          10.030    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_1_td[3]
                            (output port clocked by pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.038ns  (logic 1.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.548ns = ( 8.548 - 6.000 ) 
    Source Clock Delay      (SCD):    1.010ns = ( 9.010 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     8.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     8.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     6.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     6.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     6.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     7.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     8.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     8.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.699     9.010    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X1Y183        ODDR                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y183        ODDR (Prop_oddr_C_Q)         0.192     9.202 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     9.202    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/p_3_in
    B6                   OBUF (Prop_obuf_I_O)         0.846    10.048 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.048    rgmii_port_1_td[3]
    B6                                                                r  rgmii_port_1_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    D5                                                0.000     6.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     6.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     6.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     6.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217     3.744 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     4.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     4.597 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     5.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     6.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.937     7.319    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X1Y195        ODDR (Prop_oddr_C_Q)         0.221     7.540 f  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     7.540    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_txc_obuf
    D6                   OBUF (Prop_obuf_I_O)         1.008     8.548 f  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.548    rgmii_port_1_txc
    D6                                                                f  rgmii_port_1_txc (OUT)
                         clock pessimism             -0.001     8.548    
                         clock uncertainty            0.194     8.742    
                         output delay                 0.700     9.442    
  -------------------------------------------------------------------
                         required time                         -9.442    
                         arrival time                          10.048    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_1_td[2]
                            (output port clocked by pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.039ns  (logic 1.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.548ns = ( 8.548 - 6.000 ) 
    Source Clock Delay      (SCD):    1.010ns = ( 9.010 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     8.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     8.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     6.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     6.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     6.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     7.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     8.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     8.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.699     9.010    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X1Y184        ODDR                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y184        ODDR (Prop_oddr_C_Q)         0.192     9.202 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     9.202    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/p_2_in
    B7                   OBUF (Prop_obuf_I_O)         0.847    10.049 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.049    rgmii_port_1_td[2]
    B7                                                                r  rgmii_port_1_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    D5                                                0.000     6.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     6.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     6.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     6.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217     3.744 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     4.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     4.597 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     5.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     6.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.937     7.319    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X1Y195        ODDR (Prop_oddr_C_Q)         0.221     7.540 f  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     7.540    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_txc_obuf
    D6                   OBUF (Prop_obuf_I_O)         1.008     8.548 f  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.548    rgmii_port_1_txc
    D6                                                                f  rgmii_port_1_txc (OUT)
                         clock pessimism             -0.001     8.548    
                         clock uncertainty            0.194     8.742    
                         output delay                 0.700     9.442    
  -------------------------------------------------------------------
                         required time                         -9.442    
                         arrival time                          10.049    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/ctl_output/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_1_tx_ctl
                            (output port clocked by pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.046ns  (logic 1.046ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.548ns = ( 8.548 - 6.000 ) 
    Source Clock Delay      (SCD):    1.008ns = ( 9.008 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     8.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     8.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     6.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     6.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     6.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     7.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     8.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     8.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.697     9.008    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X1Y182        ODDR                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/ctl_output/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y182        ODDR (Prop_oddr_C_Q)         0.192     9.200 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/ctl_output/Q
                         net (fo=1, routed)           0.000     9.200    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_tx_ctl_obuf
    A7                   OBUF (Prop_obuf_I_O)         0.854    10.053 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    10.053    rgmii_port_1_tx_ctl
    A7                                                                r  rgmii_port_1_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    D5                                                0.000     6.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     6.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     6.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     6.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217     3.744 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     4.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     4.597 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     5.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     6.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.937     7.319    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X1Y195        ODDR (Prop_oddr_C_Q)         0.221     7.540 f  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     7.540    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_txc_obuf
    D6                   OBUF (Prop_obuf_I_O)         1.008     8.548 f  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.548    rgmii_port_1_txc
    D6                                                                f  rgmii_port_1_txc (OUT)
                         clock pessimism             -0.001     8.548    
                         clock uncertainty            0.194     8.742    
                         output delay                 0.700     9.442    
  -------------------------------------------------------------------
                         required time                         -9.442    
                         arrival time                          10.053    
  -------------------------------------------------------------------
                         slack                                  0.611    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.610ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_2_td[0]
                            (output port clocked by pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.255ns  (logic 1.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        0.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 7.948 - 6.000 ) 
    Source Clock Delay      (SCD):    1.214ns = ( 5.214 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    D5                                                0.000     4.000 f  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     4.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     4.408 f  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     4.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217     1.744 f  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     2.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.597 f  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     3.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.532 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     4.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.382 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.832     5.214    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X1Y133        ODDR                                         f  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y133        ODDR (Prop_oddr_C_Q)         0.221     5.435 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     5.435    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/p_0_in
    J1                   OBUF (Prop_obuf_I_O)         1.034     6.469 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     6.469    rgmii_port_2_td[0]
    J1                                                                r  rgmii_port_2_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    D5                                                0.000     6.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     6.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     6.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     6.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     4.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     4.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     4.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     5.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     5.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     6.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     6.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.623     6.934    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X1Y102        ODDR (Prop_oddr_C_Q)         0.192     7.126 f  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     7.126    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_txc_obuf
    P7                   OBUF (Prop_obuf_I_O)         0.822     7.948 f  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     7.948    rgmii_port_2_txc
    P7                                                                f  rgmii_port_2_txc (OUT)
                         clock pessimism              0.001     7.949    
                         clock uncertainty           -0.194     7.754    
                         output delay                -0.750     7.004    
  -------------------------------------------------------------------
                         required time                          7.004    
                         arrival time                          -6.469    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_2_td[2]
                            (output port clocked by pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.259ns  (logic 1.259ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        0.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 7.948 - 6.000 ) 
    Source Clock Delay      (SCD):    1.210ns = ( 5.210 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    D5                                                0.000     4.000 f  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     4.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     4.408 f  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     4.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217     1.744 f  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     2.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.597 f  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     3.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.532 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     4.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.382 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.828     5.210    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X1Y129        ODDR                                         f  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y129        ODDR (Prop_oddr_C_Q)         0.221     5.431 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     5.431    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/p_2_in
    L1                   OBUF (Prop_obuf_I_O)         1.038     6.469 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     6.469    rgmii_port_2_td[2]
    L1                                                                r  rgmii_port_2_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    D5                                                0.000     6.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     6.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     6.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     6.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     4.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     4.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     4.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     5.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     5.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     6.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     6.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.623     6.934    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X1Y102        ODDR (Prop_oddr_C_Q)         0.192     7.126 f  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     7.126    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_txc_obuf
    P7                   OBUF (Prop_obuf_I_O)         0.822     7.948 f  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     7.948    rgmii_port_2_txc
    P7                                                                f  rgmii_port_2_txc (OUT)
                         clock pessimism              0.001     7.949    
                         clock uncertainty           -0.194     7.754    
                         output delay                -0.750     7.004    
  -------------------------------------------------------------------
                         required time                          7.004    
                         arrival time                          -6.469    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/ctl_output/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_2_tx_ctl
                            (output port clocked by pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.253ns  (logic 1.253ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        0.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 7.948 - 6.000 ) 
    Source Clock Delay      (SCD):    1.210ns = ( 5.210 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    D5                                                0.000     4.000 f  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     4.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     4.408 f  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     4.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217     1.744 f  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     2.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.597 f  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     3.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.532 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     4.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.382 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.828     5.210    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X1Y120        ODDR                                         f  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/ctl_output/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y120        ODDR (Prop_oddr_C_Q)         0.221     5.431 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/ctl_output/Q
                         net (fo=1, routed)           0.000     5.431    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_tx_ctl_obuf
    M2                   OBUF (Prop_obuf_I_O)         1.032     6.463 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000     6.463    rgmii_port_2_tx_ctl
    M2                                                                r  rgmii_port_2_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    D5                                                0.000     6.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     6.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     6.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     6.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     4.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     4.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     4.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     5.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     5.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     6.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     6.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.623     6.934    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X1Y102        ODDR (Prop_oddr_C_Q)         0.192     7.126 f  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     7.126    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_txc_obuf
    P7                   OBUF (Prop_obuf_I_O)         0.822     7.948 f  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     7.948    rgmii_port_2_txc
    P7                                                                f  rgmii_port_2_txc (OUT)
                         clock pessimism              0.001     7.949    
                         clock uncertainty           -0.194     7.754    
                         output delay                -0.750     7.004    
  -------------------------------------------------------------------
                         required time                          7.004    
                         arrival time                          -6.463    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_2_td[3]
                            (output port clocked by pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.236ns  (logic 1.236ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 7.948 - 6.000 ) 
    Source Clock Delay      (SCD):    1.220ns = ( 5.220 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    D5                                                0.000     4.000 f  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     4.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     4.408 f  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     4.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217     1.744 f  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     2.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.597 f  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     3.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.532 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     4.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.382 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.838     5.220    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X1Y101        ODDR                                         f  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y101        ODDR (Prop_oddr_C_Q)         0.221     5.441 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     5.441    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/p_3_in
    R7                   OBUF (Prop_obuf_I_O)         1.015     6.456 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     6.456    rgmii_port_2_td[3]
    R7                                                                r  rgmii_port_2_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    D5                                                0.000     6.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     6.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     6.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     6.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     4.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     4.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     4.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     5.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     5.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     6.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     6.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.623     6.934    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X1Y102        ODDR (Prop_oddr_C_Q)         0.192     7.126 f  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     7.126    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_txc_obuf
    P7                   OBUF (Prop_obuf_I_O)         0.822     7.948 f  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     7.948    rgmii_port_2_txc
    P7                                                                f  rgmii_port_2_txc (OUT)
                         clock pessimism              0.001     7.949    
                         clock uncertainty           -0.194     7.754    
                         output delay                -0.750     7.004    
  -------------------------------------------------------------------
                         required time                          7.004    
                         arrival time                          -6.456    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_2_td[1]
                            (output port clocked by pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.242ns  (logic 1.242ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        0.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 7.948 - 6.000 ) 
    Source Clock Delay      (SCD):    1.210ns = ( 5.210 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    D5                                                0.000     4.000 f  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     4.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     4.408 f  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     4.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217     1.744 f  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     2.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.597 f  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     3.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.532 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     4.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.382 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.828     5.210    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X1Y130        ODDR                                         f  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        ODDR (Prop_oddr_C_Q)         0.221     5.431 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     5.431    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/p_1_in
    L2                   OBUF (Prop_obuf_I_O)         1.021     6.452 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     6.452    rgmii_port_2_td[1]
    L2                                                                r  rgmii_port_2_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    D5                                                0.000     6.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     6.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     6.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     6.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     4.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     4.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     4.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     5.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     5.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     6.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     6.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.623     6.934    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X1Y102        ODDR (Prop_oddr_C_Q)         0.192     7.126 f  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     7.126    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_txc_obuf
    P7                   OBUF (Prop_obuf_I_O)         0.822     7.948 f  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     7.948    rgmii_port_2_txc
    P7                                                                f  rgmii_port_2_txc (OUT)
                         clock pessimism              0.001     7.949    
                         clock uncertainty           -0.194     7.754    
                         output delay                -0.750     7.004    
  -------------------------------------------------------------------
                         required time                          7.004    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                  0.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_2_td[1]
                            (output port clocked by pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.027ns  (logic 1.027ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns = ( 8.449 - 6.000 ) 
    Source Clock Delay      (SCD):    0.926ns = ( 8.926 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     8.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     8.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     6.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     6.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     6.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     7.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     8.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     8.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.615     8.926    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X1Y130        ODDR                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        ODDR (Prop_oddr_C_Q)         0.192     9.118 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     9.118    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/p_1_in
    L2                   OBUF (Prop_obuf_I_O)         0.835     9.953 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.953    rgmii_port_2_td[1]
    L2                                                                r  rgmii_port_2_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    D5                                                0.000     6.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     6.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     6.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     6.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217     3.744 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     4.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     4.597 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     5.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     6.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.838     7.220    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X1Y102        ODDR (Prop_oddr_C_Q)         0.221     7.441 f  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     7.441    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_txc_obuf
    P7                   OBUF (Prop_obuf_I_O)         1.008     8.449 f  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.449    rgmii_port_2_txc
    P7                                                                f  rgmii_port_2_txc (OUT)
                         clock pessimism             -0.001     8.448    
                         clock uncertainty            0.194     8.643    
                         output delay                 0.700     9.343    
  -------------------------------------------------------------------
                         required time                         -9.343    
                         arrival time                           9.953    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_2_td[3]
                            (output port clocked by pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.021ns  (logic 1.021ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns = ( 8.449 - 6.000 ) 
    Source Clock Delay      (SCD):    0.934ns = ( 8.934 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     8.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     8.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     6.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     6.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     6.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     7.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     8.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     8.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.623     8.934    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X1Y101        ODDR                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y101        ODDR (Prop_oddr_C_Q)         0.192     9.126 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     9.126    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/p_3_in
    R7                   OBUF (Prop_obuf_I_O)         0.829     9.955 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.955    rgmii_port_2_td[3]
    R7                                                                r  rgmii_port_2_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    D5                                                0.000     6.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     6.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     6.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     6.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217     3.744 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     4.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     4.597 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     5.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     6.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.838     7.220    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X1Y102        ODDR (Prop_oddr_C_Q)         0.221     7.441 f  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     7.441    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_txc_obuf
    P7                   OBUF (Prop_obuf_I_O)         1.008     8.449 f  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.449    rgmii_port_2_txc
    P7                                                                f  rgmii_port_2_txc (OUT)
                         clock pessimism             -0.001     8.448    
                         clock uncertainty            0.194     8.643    
                         output delay                 0.700     9.343    
  -------------------------------------------------------------------
                         required time                         -9.343    
                         arrival time                           9.955    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/ctl_output/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_2_tx_ctl
                            (output port clocked by pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.038ns  (logic 1.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns = ( 8.449 - 6.000 ) 
    Source Clock Delay      (SCD):    0.926ns = ( 8.926 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     8.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     8.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     6.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     6.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     6.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     7.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     8.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     8.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.615     8.926    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X1Y120        ODDR                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/ctl_output/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y120        ODDR (Prop_oddr_C_Q)         0.192     9.118 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/ctl_output/Q
                         net (fo=1, routed)           0.000     9.118    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_tx_ctl_obuf
    M2                   OBUF (Prop_obuf_I_O)         0.846     9.964 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000     9.964    rgmii_port_2_tx_ctl
    M2                                                                r  rgmii_port_2_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    D5                                                0.000     6.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     6.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     6.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     6.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217     3.744 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     4.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     4.597 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     5.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     6.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.838     7.220    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X1Y102        ODDR (Prop_oddr_C_Q)         0.221     7.441 f  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     7.441    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_txc_obuf
    P7                   OBUF (Prop_obuf_I_O)         1.008     8.449 f  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.449    rgmii_port_2_txc
    P7                                                                f  rgmii_port_2_txc (OUT)
                         clock pessimism             -0.001     8.448    
                         clock uncertainty            0.194     8.643    
                         output delay                 0.700     9.343    
  -------------------------------------------------------------------
                         required time                         -9.343    
                         arrival time                           9.964    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_2_td[2]
                            (output port clocked by pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.044ns  (logic 1.044ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns = ( 8.449 - 6.000 ) 
    Source Clock Delay      (SCD):    0.926ns = ( 8.926 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     8.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     8.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     6.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     6.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     6.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     7.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     8.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     8.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.615     8.926    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X1Y129        ODDR                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y129        ODDR (Prop_oddr_C_Q)         0.192     9.118 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     9.118    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/p_2_in
    L1                   OBUF (Prop_obuf_I_O)         0.852     9.969 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.969    rgmii_port_2_td[2]
    L1                                                                r  rgmii_port_2_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    D5                                                0.000     6.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     6.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     6.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     6.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217     3.744 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     4.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     4.597 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     5.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     6.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.838     7.220    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X1Y102        ODDR (Prop_oddr_C_Q)         0.221     7.441 f  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     7.441    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_txc_obuf
    P7                   OBUF (Prop_obuf_I_O)         1.008     8.449 f  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.449    rgmii_port_2_txc
    P7                                                                f  rgmii_port_2_txc (OUT)
                         clock pessimism             -0.001     8.448    
                         clock uncertainty            0.194     8.643    
                         output delay                 0.700     9.343    
  -------------------------------------------------------------------
                         required time                         -9.343    
                         arrival time                           9.969    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_2_td[0]
                            (output port clocked by pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.040ns  (logic 1.040ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns = ( 8.449 - 6.000 ) 
    Source Clock Delay      (SCD):    0.930ns = ( 8.930 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     8.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     8.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     6.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     6.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     6.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     7.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     8.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     8.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.619     8.930    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X1Y133        ODDR                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y133        ODDR (Prop_oddr_C_Q)         0.192     9.122 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     9.122    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/p_0_in
    J1                   OBUF (Prop_obuf_I_O)         0.848     9.970 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.970    rgmii_port_2_td[0]
    J1                                                                r  rgmii_port_2_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    D5                                                0.000     6.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     6.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     6.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     6.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217     3.744 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     4.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     4.597 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     5.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     6.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.838     7.220    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X1Y102        ODDR (Prop_oddr_C_Q)         0.221     7.441 f  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     7.441    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_txc_obuf
    P7                   OBUF (Prop_obuf_I_O)         1.008     8.449 f  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.449    rgmii_port_2_txc
    P7                                                                f  rgmii_port_2_txc (OUT)
                         clock pessimism             -0.001     8.448    
                         clock uncertainty            0.194     8.643    
                         output delay                 0.700     9.343    
  -------------------------------------------------------------------
                         required time                         -9.343    
                         arrival time                           9.970    
  -------------------------------------------------------------------
                         slack                                  0.627    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.577ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/ctl_output/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_3_tx_ctl
                            (output port clocked by pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.252ns  (logic 1.252ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        0.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 7.982 - 6.000 ) 
    Source Clock Delay      (SCD):    1.219ns = ( 5.219 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    D5                                                0.000     4.000 f  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     4.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     4.408 f  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     4.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217     1.744 f  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     2.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.597 f  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     3.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.532 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     4.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.382 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.837     5.219    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X1Y146        ODDR                                         f  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/ctl_output/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y146        ODDR (Prop_oddr_C_Q)         0.221     5.440 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/ctl_output/Q
                         net (fo=1, routed)           0.000     5.440    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_tx_ctl_obuf
    J7                   OBUF (Prop_obuf_I_O)         1.031     6.471 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000     6.471    rgmii_port_3_tx_ctl
    J7                                                                r  rgmii_port_3_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    D5                                                0.000     6.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     6.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     6.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     6.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     4.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     4.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     4.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     5.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     5.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     6.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     6.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.622     6.933    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X1Y141        ODDR (Prop_oddr_C_Q)         0.192     7.125 f  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     7.125    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_txc_obuf
    M6                   OBUF (Prop_obuf_I_O)         0.857     7.982 f  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     7.982    rgmii_port_3_txc
    M6                                                                f  rgmii_port_3_txc (OUT)
                         clock pessimism              0.001     7.982    
                         clock uncertainty           -0.194     7.788    
                         output delay                -0.750     7.038    
  -------------------------------------------------------------------
                         required time                          7.038    
                         arrival time                          -6.471    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_3_td[1]
                            (output port clocked by pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.247ns  (logic 1.247ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        0.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 7.982 - 6.000 ) 
    Source Clock Delay      (SCD):    1.218ns = ( 5.218 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    D5                                                0.000     4.000 f  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     4.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     4.408 f  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     4.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217     1.744 f  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     2.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.597 f  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     3.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.532 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     4.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.382 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.836     5.218    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X1Y142        ODDR                                         f  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y142        ODDR (Prop_oddr_C_Q)         0.221     5.439 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     5.439    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/p_1_in
    L6                   OBUF (Prop_obuf_I_O)         1.026     6.465 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     6.465    rgmii_port_3_td[1]
    L6                                                                r  rgmii_port_3_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    D5                                                0.000     6.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     6.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     6.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     6.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     4.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     4.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     4.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     5.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     5.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     6.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     6.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.622     6.933    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X1Y141        ODDR (Prop_oddr_C_Q)         0.192     7.125 f  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     7.125    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_txc_obuf
    M6                   OBUF (Prop_obuf_I_O)         0.857     7.982 f  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     7.982    rgmii_port_3_txc
    M6                                                                f  rgmii_port_3_txc (OUT)
                         clock pessimism              0.001     7.982    
                         clock uncertainty           -0.194     7.788    
                         output delay                -0.750     7.038    
  -------------------------------------------------------------------
                         required time                          7.038    
                         arrival time                          -6.465    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_3_td[2]
                            (output port clocked by pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.240ns  (logic 1.240ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        0.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 7.982 - 6.000 ) 
    Source Clock Delay      (SCD):    1.217ns = ( 5.217 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    D5                                                0.000     4.000 f  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     4.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     4.408 f  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     4.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217     1.744 f  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     2.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.597 f  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     3.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.532 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     4.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.382 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.835     5.217    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X1Y110        ODDR                                         f  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y110        ODDR (Prop_oddr_C_Q)         0.221     5.438 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     5.438    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/p_2_in
    P6                   OBUF (Prop_obuf_I_O)         1.019     6.457 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     6.457    rgmii_port_3_td[2]
    P6                                                                r  rgmii_port_3_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    D5                                                0.000     6.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     6.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     6.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     6.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     4.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     4.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     4.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     5.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     5.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     6.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     6.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.622     6.933    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X1Y141        ODDR (Prop_oddr_C_Q)         0.192     7.125 f  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     7.125    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_txc_obuf
    M6                   OBUF (Prop_obuf_I_O)         0.857     7.982 f  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     7.982    rgmii_port_3_txc
    M6                                                                f  rgmii_port_3_txc (OUT)
                         clock pessimism              0.001     7.982    
                         clock uncertainty           -0.194     7.788    
                         output delay                -0.750     7.038    
  -------------------------------------------------------------------
                         required time                          7.038    
                         arrival time                          -6.457    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_3_td[0]
                            (output port clocked by pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.238ns  (logic 1.238ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        0.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 7.982 - 6.000 ) 
    Source Clock Delay      (SCD):    1.219ns = ( 5.219 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    D5                                                0.000     4.000 f  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     4.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     4.408 f  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     4.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217     1.744 f  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     2.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.597 f  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     3.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.532 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     4.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.382 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.837     5.219    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X1Y103        ODDR                                         f  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y103        ODDR (Prop_oddr_C_Q)         0.221     5.440 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     5.440    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/p_0_in
    R4                   OBUF (Prop_obuf_I_O)         1.017     6.457 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     6.457    rgmii_port_3_td[0]
    R4                                                                r  rgmii_port_3_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    D5                                                0.000     6.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     6.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     6.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     6.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     4.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     4.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     4.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     5.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     5.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     6.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     6.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.622     6.933    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X1Y141        ODDR (Prop_oddr_C_Q)         0.192     7.125 f  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     7.125    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_txc_obuf
    M6                   OBUF (Prop_obuf_I_O)         0.857     7.982 f  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     7.982    rgmii_port_3_txc
    M6                                                                f  rgmii_port_3_txc (OUT)
                         clock pessimism              0.001     7.982    
                         clock uncertainty           -0.194     7.788    
                         output delay                -0.750     7.038    
  -------------------------------------------------------------------
                         required time                          7.038    
                         arrival time                          -6.457    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_3_td[3]
                            (output port clocked by pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.236ns  (logic 1.236ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        0.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 7.982 - 6.000 ) 
    Source Clock Delay      (SCD):    1.217ns = ( 5.217 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    D5                                                0.000     4.000 f  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     4.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     4.408 f  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     4.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217     1.744 f  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     2.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.597 f  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     3.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.532 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     4.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.382 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.835     5.217    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X1Y109        ODDR                                         f  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y109        ODDR (Prop_oddr_C_Q)         0.221     5.438 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     5.438    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/p_3_in
    P5                   OBUF (Prop_obuf_I_O)         1.015     6.453 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     6.453    rgmii_port_3_td[3]
    P5                                                                r  rgmii_port_3_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    D5                                                0.000     6.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     6.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     6.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     6.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     4.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     4.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     4.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     5.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     5.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     6.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     6.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.622     6.933    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X1Y141        ODDR (Prop_oddr_C_Q)         0.192     7.125 f  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     7.125    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_txc_obuf
    M6                   OBUF (Prop_obuf_I_O)         0.857     7.982 f  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     7.982    rgmii_port_3_txc
    M6                                                                f  rgmii_port_3_txc (OUT)
                         clock pessimism              0.001     7.982    
                         clock uncertainty           -0.194     7.788    
                         output delay                -0.750     7.038    
  -------------------------------------------------------------------
                         required time                          7.038    
                         arrival time                          -6.453    
  -------------------------------------------------------------------
                         slack                                  0.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_3_td[3]
                            (output port clocked by pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.021ns  (logic 1.021ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns = ( 8.482 - 6.000 ) 
    Source Clock Delay      (SCD):    0.932ns = ( 8.932 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     8.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     8.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     6.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     6.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     6.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     7.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     8.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     8.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.621     8.932    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X1Y109        ODDR                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y109        ODDR (Prop_oddr_C_Q)         0.192     9.124 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     9.124    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/p_3_in
    P5                   OBUF (Prop_obuf_I_O)         0.829     9.953 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.953    rgmii_port_3_td[3]
    P5                                                                r  rgmii_port_3_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    D5                                                0.000     6.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     6.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     6.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     6.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217     3.744 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     4.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     4.597 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     5.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     6.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.836     7.218    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X1Y141        ODDR (Prop_oddr_C_Q)         0.221     7.439 f  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     7.439    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_txc_obuf
    M6                   OBUF (Prop_obuf_I_O)         1.043     8.482 f  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.482    rgmii_port_3_txc
    M6                                                                f  rgmii_port_3_txc (OUT)
                         clock pessimism             -0.001     8.482    
                         clock uncertainty            0.194     8.676    
                         output delay                 0.700     9.376    
  -------------------------------------------------------------------
                         required time                         -9.376    
                         arrival time                           9.953    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_3_td[0]
                            (output port clocked by pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.023ns  (logic 1.023ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns = ( 8.482 - 6.000 ) 
    Source Clock Delay      (SCD):    0.934ns = ( 8.934 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     8.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     8.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     6.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     6.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     6.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     7.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     8.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     8.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.623     8.934    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X1Y103        ODDR                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y103        ODDR (Prop_oddr_C_Q)         0.192     9.126 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     9.126    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/p_0_in
    R4                   OBUF (Prop_obuf_I_O)         0.831     9.957 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.957    rgmii_port_3_td[0]
    R4                                                                r  rgmii_port_3_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    D5                                                0.000     6.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     6.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     6.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     6.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217     3.744 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     4.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     4.597 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     5.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     6.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.836     7.218    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X1Y141        ODDR (Prop_oddr_C_Q)         0.221     7.439 f  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     7.439    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_txc_obuf
    M6                   OBUF (Prop_obuf_I_O)         1.043     8.482 f  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.482    rgmii_port_3_txc
    M6                                                                f  rgmii_port_3_txc (OUT)
                         clock pessimism             -0.001     8.482    
                         clock uncertainty            0.194     8.676    
                         output delay                 0.700     9.376    
  -------------------------------------------------------------------
                         required time                         -9.376    
                         arrival time                           9.957    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_3_td[2]
                            (output port clocked by pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.025ns  (logic 1.025ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns = ( 8.482 - 6.000 ) 
    Source Clock Delay      (SCD):    0.932ns = ( 8.932 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     8.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     8.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     6.049 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     6.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     6.831 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     7.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     7.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     8.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     8.311 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.621     8.932    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X1Y110        ODDR                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y110        ODDR (Prop_oddr_C_Q)         0.192     9.124 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     9.124    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/p_2_in
    P6                   OBUF (Prop_obuf_I_O)         0.833     9.957 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.957    rgmii_port_3_td[2]
    P6                                                                r  rgmii_port_3_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    D5                                                0.000     6.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     6.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     6.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     6.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217     3.744 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     4.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     4.597 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     5.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     6.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.836     7.218    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X1Y141        ODDR (Prop_oddr_C_Q)         0.221     7.439 f  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     7.439    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_txc_obuf
    M6                   OBUF (Prop_obuf_I_O)         1.043     8.482 f  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.482    rgmii_port_3_txc
    M6                                                                f  rgmii_port_3_txc (OUT)
                         clock pessimism             -0.001     8.482    
                         clock uncertainty            0.194     8.676    
                         output delay                 0.700     9.376    
  -------------------------------------------------------------------
                         required time                         -9.376    
                         arrival time                           9.957    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_3_td[1]
                            (output port clocked by pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_tx_clk rise@2.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.033ns  (logic 1.033ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns = ( 4.482 - 2.000 ) 
    Source Clock Delay      (SCD):    0.933ns = ( 4.933 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    D5                                                0.000     4.000 f  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     4.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     4.328 f  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     4.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     2.049 f  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     2.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.831 f  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     3.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.532 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     4.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     4.311 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.622     4.933    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X1Y142        ODDR                                         f  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y142        ODDR (Prop_oddr_C_Q)         0.192     5.125 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     5.125    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/p_1_in
    L6                   OBUF (Prop_obuf_I_O)         0.841     5.965 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     5.965    rgmii_port_3_td[1]
    L6                                                                r  rgmii_port_3_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     2.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     2.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -0.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     0.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.597 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     1.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.836     3.218    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X1Y141        ODDR (Prop_oddr_C_Q)         0.221     3.439 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     3.439    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_txc_obuf
    M6                   OBUF (Prop_obuf_I_O)         1.043     4.482 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     4.482    rgmii_port_3_txc
    M6                                                                r  rgmii_port_3_txc (OUT)
                         clock pessimism             -0.001     4.482    
                         clock uncertainty            0.194     4.676    
                         output delay                 0.700     5.376    
  -------------------------------------------------------------------
                         required time                         -5.376    
                         arrival time                           5.965    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/ctl_output/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_3_tx_ctl
                            (output port clocked by pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_tx_clk rise@2.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.037ns  (logic 1.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns = ( 4.482 - 2.000 ) 
    Source Clock Delay      (SCD):    0.934ns = ( 4.934 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    D5                                                0.000     4.000 f  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     4.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     4.328 f  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     4.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782     2.049 f  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756     2.805    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.831 f  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.651     3.482    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.532 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     4.285    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     4.311 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7858, routed)        0.623     4.934    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X1Y146        ODDR                                         f  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/ctl_output/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y146        ODDR (Prop_oddr_C_Q)         0.192     5.126 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/ctl_output/Q
                         net (fo=1, routed)           0.000     5.126    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_tx_ctl_obuf
    J7                   OBUF (Prop_obuf_I_O)         0.845     5.971 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000     5.971    rgmii_port_3_tx_ctl
    J7                                                                r  rgmii_port_3_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    D5                                                0.000     2.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     2.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     2.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     2.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -0.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823     0.567    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.597 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.882     1.479    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.532 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.352    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.382 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.836     3.218    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X1Y141        ODDR (Prop_oddr_C_Q)         0.221     3.439 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     3.439    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_txc_obuf
    M6                   OBUF (Prop_obuf_I_O)         1.043     4.482 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     4.482    rgmii_port_3_txc
    M6                                                                r  rgmii_port_3_txc (OUT)
                         clock pessimism             -0.001     4.482    
                         clock uncertainty            0.194     4.676    
                         output delay                 0.700     5.376    
  -------------------------------------------------------------------
                         required time                         -5.376    
                         arrival time                           5.971    
  -------------------------------------------------------------------
                         slack                                  0.595    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  rgmii_port_0_rxc

Setup :            0  Failing Endpoints,  Worst Slack        4.984ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.998ns  (logic 0.308ns (30.852%)  route 0.690ns (69.148%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y144                                    0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/C
    SLICE_X100Y144       FDSE (Prop_fdse_C_Q)         0.308     0.308 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/Q
                         net (fo=3, routed)           0.690     0.998    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/filter_enable_reg[0]
    SLICE_X103Y153       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X103Y153       FDRE (Setup_fdre_C_D)       -0.018     5.982    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -0.998    
  -------------------------------------------------------------------
                         slack                                  4.984    

Slack (MET) :             5.118ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.900ns  (logic 0.269ns (29.882%)  route 0.631ns (70.118%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y144                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/C
    SLICE_X97Y144        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/Q
                         net (fo=2, routed)           0.631     0.900    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/address_filter_inst/sync_update/update_pause_ad_int_reg
    SLICE_X100Y152       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X100Y152       FDRE (Setup_fdre_C_D)        0.018     6.018    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.018    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                  5.118    

Slack (MET) :             5.121ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.897ns  (logic 0.269ns (30.000%)  route 0.628ns (70.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y144                                    0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/C
    SLICE_X101Y144       FDSE (Prop_fdse_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/Q
                         net (fo=3, routed)           0.628     0.897    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/filter_enable_reg[0]
    SLICE_X100Y151       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X100Y151       FDRE (Setup_fdre_C_D)        0.018     6.018    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.018    
                         arrival time                          -0.897    
  -------------------------------------------------------------------
                         slack                                  5.121    

Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.873ns  (logic 0.308ns (35.273%)  route 0.565ns (64.727%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y144                                    0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/C
    SLICE_X100Y144       FDSE (Prop_fdse_C_Q)         0.308     0.308 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/Q
                         net (fo=3, routed)           0.565     0.873    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/filter_enable_reg[0]
    SLICE_X100Y150       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X100Y150       FDRE (Setup_fdre_C_D)        0.018     6.018    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.018    
                         arrival time                          -0.873    
  -------------------------------------------------------------------
                         slack                                  5.145    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.802ns  (logic 0.308ns (38.386%)  route 0.494ns (61.614%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y144                                    0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/C
    SLICE_X100Y144       FDSE (Prop_fdse_C_Q)         0.308     0.308 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/Q
                         net (fo=3, routed)           0.494     0.802    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/filter_enable_reg[0]
    SLICE_X101Y150       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X101Y150       FDRE (Setup_fdre_C_D)       -0.018     5.982    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -0.802    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.188ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.794ns  (logic 0.269ns (33.869%)  route 0.525ns (66.131%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y144                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/C
    SLICE_X97Y144        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/Q
                         net (fo=3, routed)           0.525     0.794    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_in
    SLICE_X98Y150        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X98Y150        FDRE (Setup_fdre_C_D)       -0.018     5.982    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -0.794    
  -------------------------------------------------------------------
                         slack                                  5.188    

Slack (MET) :             6.237ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.616ns  (logic 0.246ns (15.225%)  route 1.370ns (84.775%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y133                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[30]/C
    SLICE_X65Y133        FDRE (Prop_fdre_C_Q)         0.246     0.246 r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[30]/Q
                         net (fo=2, routed)           1.370     1.616    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/D[0]
    SLICE_X92Y151        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X92Y151        FDRE (Setup_fdre_C_D)       -0.147     7.853    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]
  -------------------------------------------------------------------
                         required time                          7.853    
                         arrival time                          -1.616    
  -------------------------------------------------------------------
                         slack                                  6.237    

Slack (MET) :             6.327ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.639ns  (logic 0.269ns (16.409%)  route 1.370ns (83.591%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y131                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[17]/C
    SLICE_X67Y131        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[17]/Q
                         net (fo=2, routed)           1.370     1.639    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/D[12]
    SLICE_X92Y151        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X92Y151        FDRE (Setup_fdre_C_D)       -0.034     7.966    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14]
  -------------------------------------------------------------------
                         required time                          7.966    
                         arrival time                          -1.639    
  -------------------------------------------------------------------
                         slack                                  6.327    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.499ns  (logic 0.246ns (16.413%)  route 1.253ns (83.587%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y133                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[29]/C
    SLICE_X65Y133        FDRE (Prop_fdre_C_Q)         0.246     0.246 r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[29]/Q
                         net (fo=2, routed)           1.253     1.499    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/D[1]
    SLICE_X92Y151        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X92Y151        FDRE (Setup_fdre_C_D)       -0.132     7.868    pz_7z030_axieth_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2]
  -------------------------------------------------------------------
                         required time                          7.868    
                         arrival time                          -1.499    
  -------------------------------------------------------------------
                         slack                                  6.369    





---------------------------------------------------------------------------------------------------
From Clock:  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk
  To Clock:  rgmii_port_0_rxc

Setup :            0  Failing Endpoints,  Worst Slack        0.505ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 rgmii_port_0_rx_ctl
                            (input port clocked by pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_0_rxc fall@4.000ns - pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        1.720ns  (logic 1.720ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.400ns
  Clock Path Skew:        0.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 12.853 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.400     2.600    
    B3                                                0.000     2.600 r  rgmii_port_0_rx_ctl (IN)
                         net (fo=0)                   0.000     2.600    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl
    B3                   IBUF (Prop_ibuf_I_O)         0.237     2.837 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000     2.837    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf
    IDELAY_X1Y173        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     4.320 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     4.320    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X1Y173        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc fall edge)
                                                      4.000     4.000 f  
    B4                                                0.000     4.000 f  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     4.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.071     4.071 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     4.258    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y13          BUFIO (Prop_bufio_I_O)       0.482     4.740 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.113     4.853    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y173        IDDR                                         f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000     4.853    
                         clock uncertainty           -0.025     4.828    
    ILOGIC_X1Y173        IDDR (Setup_iddr_C_D)       -0.003     4.825    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          4.825    
                         arrival time                          -4.320    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 rgmii_port_0_rd[0]
                            (input port clocked by pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_0_rxc rise@0.000ns - pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 1.717ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.400ns
  Clock Path Skew:        0.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.865ns = ( 8.865 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.400    -1.400    
    E4                                                0.000    -1.400 r  rgmii_port_0_rd[0] (IN)
                         net (fo=0)                   0.000    -1.400    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[0]
    E4                   IBUF (Prop_ibuf_I_O)         0.234    -1.166 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.166    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_3_out
    IDELAY_X1Y158        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     0.317 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.317    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_7_out
    ILOGIC_X1Y158        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.071     0.071 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     0.258    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y13          BUFIO (Prop_bufio_I_O)       0.482     0.740 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.125     0.865    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y158        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     0.865    
                         clock uncertainty           -0.025     0.840    
    ILOGIC_X1Y158        IDDR (Setup_iddr_C_D)       -0.003     0.837    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.837    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 rgmii_port_0_rd[1]
                            (input port clocked by pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_0_rxc rise@0.000ns - pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 1.716ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.400ns
  Clock Path Skew:        0.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.865ns = ( 8.865 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.400    -1.400    
    E3                                                0.000    -1.400 r  rgmii_port_0_rd[1] (IN)
                         net (fo=0)                   0.000    -1.400    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[1]
    E3                   IBUF (Prop_ibuf_I_O)         0.233    -1.167 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.167    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_2_out
    IDELAY_X1Y157        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     0.316 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.316    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_6_out
    ILOGIC_X1Y157        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.071     0.071 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     0.258    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y13          BUFIO (Prop_bufio_I_O)       0.482     0.740 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.125     0.865    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y157        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000     0.865    
                         clock uncertainty           -0.025     0.840    
    ILOGIC_X1Y157        IDDR (Setup_iddr_C_D)       -0.003     0.837    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.837    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 rgmii_port_0_rd[2]
                            (input port clocked by pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_0_rxc fall@4.000ns - pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        1.705ns  (logic 1.705ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.400ns
  Clock Path Skew:        0.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.863ns = ( 12.863 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.400     2.600    
    G6                                                0.000     2.600 r  rgmii_port_0_rd[2] (IN)
                         net (fo=0)                   0.000     2.600    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[2]
    G6                   IBUF (Prop_ibuf_I_O)         0.222     2.822 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.822    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_1_out
    IDELAY_X1Y188        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     4.305 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.305    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_5_out
    ILOGIC_X1Y188        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc fall edge)
                                                      4.000     4.000 f  
    B4                                                0.000     4.000 f  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     4.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.071     4.071 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     4.258    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y13          BUFIO (Prop_bufio_I_O)       0.482     4.740 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.123     4.863    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y188        IDDR                                         f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000     4.863    
                         clock uncertainty           -0.025     4.838    
    ILOGIC_X1Y188        IDDR (Setup_iddr_C_D)       -0.003     4.835    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.835    
                         arrival time                          -4.305    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 rgmii_port_0_rd[3]
                            (input port clocked by pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_0_rxc fall@4.000ns - pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        1.697ns  (logic 1.697ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.400ns
  Clock Path Skew:        0.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.863ns = ( 12.863 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.400     2.600    
    F6                                                0.000     2.600 r  rgmii_port_0_rd[3] (IN)
                         net (fo=0)                   0.000     2.600    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[3]
    F6                   IBUF (Prop_ibuf_I_O)         0.214     2.814 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.814    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_0_out
    IDELAY_X1Y187        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     4.297 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.297    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_4_out
    ILOGIC_X1Y187        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc fall edge)
                                                      4.000     4.000 f  
    B4                                                0.000     4.000 f  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     4.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.071     4.071 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     4.258    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y13          BUFIO (Prop_bufio_I_O)       0.482     4.740 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.123     4.863    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y187        IDDR                                         f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000     4.863    
                         clock uncertainty           -0.025     4.838    
    ILOGIC_X1Y187        IDDR (Setup_iddr_C_D)       -0.003     4.835    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.835    
                         arrival time                          -4.297    
  -------------------------------------------------------------------
                         slack                                  0.538    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 rgmii_port_0_rd[3]
                            (input port clocked by pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_port_0_rxc rise@-8.000ns - pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        1.928ns  (logic 1.928ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.755ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    F6                                                0.000    -6.800 r  rgmii_port_0_rd[3] (IN)
                         net (fo=0)                   0.000    -6.800    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[3]
    F6                   IBUF (Prop_ibuf_I_O)         0.522    -6.278 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -6.278    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_0_out
    IDELAY_X1Y187        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.406    -4.872 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.872    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_4_out
    ILOGIC_X1Y187        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                     -8.000    -8.000 r  
    B4                                                0.000    -8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000    -8.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.670    -7.330 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.392    -6.938    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y13          BUFIO (Prop_bufio_I_O)       1.312    -5.626 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.381    -5.245    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y187        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000    -5.245    
                         clock uncertainty            0.025    -5.220    
    ILOGIC_X1Y187        IDDR (Hold_iddr_C_D)         0.166    -5.054    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.054    
                         arrival time                          -4.872    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 rgmii_port_0_rd[2]
                            (input port clocked by pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_port_0_rxc fall@-4.000ns - pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 1.937ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 6.755 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    G6                                                0.000    -2.800 r  rgmii_port_0_rd[2] (IN)
                         net (fo=0)                   0.000    -2.800    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[2]
    G6                   IBUF (Prop_ibuf_I_O)         0.530    -2.270 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -2.270    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_1_out
    IDELAY_X1Y188        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.406    -0.863 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -0.863    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_5_out
    ILOGIC_X1Y188        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc fall edge)
                                                     -4.000    -4.000 f  
    B4                                                0.000    -4.000 f  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000    -4.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.670    -3.330 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.392    -2.938    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y13          BUFIO (Prop_bufio_I_O)       1.312    -1.626 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.381    -1.245    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y188        IDDR                                         f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000    -1.245    
                         clock uncertainty            0.025    -1.220    
    ILOGIC_X1Y188        IDDR (Hold_iddr_C_D)         0.166    -1.054    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          1.054    
                         arrival time                          -0.863    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 rgmii_port_0_rd[1]
                            (input port clocked by pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_port_0_rxc fall@-4.000ns - pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 1.947ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 6.759 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    E3                                                0.000    -2.800 r  rgmii_port_0_rd[1] (IN)
                         net (fo=0)                   0.000    -2.800    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[1]
    E3                   IBUF (Prop_ibuf_I_O)         0.541    -2.259 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -2.259    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_2_out
    IDELAY_X1Y157        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.406    -0.853 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -0.853    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_6_out
    ILOGIC_X1Y157        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc fall edge)
                                                     -4.000    -4.000 f  
    B4                                                0.000    -4.000 f  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000    -4.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.670    -3.330 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.392    -2.938    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y13          BUFIO (Prop_bufio_I_O)       1.312    -1.626 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.385    -1.241    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y157        IDDR                                         f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -1.241    
                         clock uncertainty            0.025    -1.216    
    ILOGIC_X1Y157        IDDR (Hold_iddr_C_D)         0.166    -1.050    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          1.050    
                         arrival time                          -0.853    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rgmii_port_0_rd[0]
                            (input port clocked by pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_port_0_rxc fall@-4.000ns - pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 1.948ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 6.759 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    E4                                                0.000    -2.800 r  rgmii_port_0_rd[0] (IN)
                         net (fo=0)                   0.000    -2.800    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[0]
    E4                   IBUF (Prop_ibuf_I_O)         0.542    -2.258 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -2.258    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_3_out
    IDELAY_X1Y158        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.406    -0.852 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -0.852    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_7_out
    ILOGIC_X1Y158        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc fall edge)
                                                     -4.000    -4.000 f  
    B4                                                0.000    -4.000 f  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000    -4.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.670    -3.330 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.392    -2.938    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y13          BUFIO (Prop_bufio_I_O)       1.312    -1.626 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.385    -1.241    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y158        IDDR                                         f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000    -1.241    
                         clock uncertainty            0.025    -1.216    
    ILOGIC_X1Y158        IDDR (Hold_iddr_C_D)         0.166    -1.050    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          1.050    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 rgmii_port_0_rx_ctl
                            (input port clocked by pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_port_0_rxc rise@-8.000ns - pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        1.951ns  (logic 1.951ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    B3                                                0.000    -6.800 r  rgmii_port_0_rx_ctl (IN)
                         net (fo=0)                   0.000    -6.800    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl
    B3                   IBUF (Prop_ibuf_I_O)         0.545    -6.255 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -6.255    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf
    IDELAY_X1Y173        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.406    -4.849 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000    -4.849    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X1Y173        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                     -8.000    -8.000 r  
    B4                                                0.000    -8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000    -8.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.670    -7.330 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.392    -6.938    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y13          BUFIO (Prop_bufio_I_O)       1.312    -5.626 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.368    -5.258    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y173        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000    -5.258    
                         clock uncertainty            0.025    -5.233    
    ILOGIC_X1Y173        IDDR (Hold_iddr_C_D)         0.166    -5.067    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          5.067    
                         arrival time                          -4.849    
  -------------------------------------------------------------------
                         slack                                  0.219    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  rgmii_port_1_rxc

Setup :            0  Failing Endpoints,  Worst Slack        4.781ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.781ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.201ns  (logic 0.269ns (22.391%)  route 0.932ns (77.609%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y147                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/C
    SLICE_X55Y147        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/Q
                         net (fo=2, routed)           0.932     1.201    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/sync_update/update_pause_ad_int_reg
    SLICE_X69Y156        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X69Y156        FDRE (Setup_fdre_C_D)       -0.018     5.982    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -1.201    
  -------------------------------------------------------------------
                         slack                                  4.781    

Slack (MET) :             4.881ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.101ns  (logic 0.269ns (24.442%)  route 0.832ns (75.558%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y144                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/C
    SLICE_X56Y144        FDSE (Prop_fdse_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/Q
                         net (fo=3, routed)           0.832     1.101    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/filter_enable_reg[0]
    SLICE_X59Y150        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X59Y150        FDRE (Setup_fdre_C_D)       -0.018     5.982    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                  4.881    

Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.031ns  (logic 0.269ns (26.079%)  route 0.762ns (73.921%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y146                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/C
    SLICE_X57Y146        FDSE (Prop_fdse_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/Q
                         net (fo=3, routed)           0.762     1.031    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/filter_enable_reg[0]
    SLICE_X65Y153        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X65Y153        FDRE (Setup_fdre_C_D)       -0.024     5.976    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.976    
                         arrival time                          -1.031    
  -------------------------------------------------------------------
                         slack                                  4.945    

Slack (MET) :             5.031ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.951ns  (logic 0.269ns (28.293%)  route 0.682ns (71.707%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y146                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/C
    SLICE_X57Y146        FDSE (Prop_fdse_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/Q
                         net (fo=3, routed)           0.682     0.951    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/filter_enable_reg[0]
    SLICE_X61Y150        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X61Y150        FDRE (Setup_fdre_C_D)       -0.018     5.982    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -0.951    
  -------------------------------------------------------------------
                         slack                                  5.031    

Slack (MET) :             5.088ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.894ns  (logic 0.269ns (30.094%)  route 0.625ns (69.906%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/C
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/Q
                         net (fo=3, routed)           0.625     0.894    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_in
    SLICE_X61Y155        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X61Y155        FDRE (Setup_fdre_C_D)       -0.018     5.982    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -0.894    
  -------------------------------------------------------------------
                         slack                                  5.088    

Slack (MET) :             5.149ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.833ns  (logic 0.269ns (32.287%)  route 0.564ns (67.713%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y146                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/C
    SLICE_X57Y146        FDSE (Prop_fdse_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/Q
                         net (fo=3, routed)           0.564     0.833    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/filter_enable_reg[0]
    SLICE_X59Y152        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X59Y152        FDRE (Setup_fdre_C_D)       -0.018     5.982    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -0.833    
  -------------------------------------------------------------------
                         slack                                  5.149    

Slack (MET) :             6.577ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.391ns  (logic 0.269ns (19.334%)  route 1.122ns (80.666%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y147                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[29]/C
    SLICE_X40Y147        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[29]/Q
                         net (fo=2, routed)           1.122     1.391    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RAF_REG_CROSS_I/D[1]
    SLICE_X60Y157        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X60Y157        FDRE (Setup_fdre_C_D)       -0.032     7.968    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2]
  -------------------------------------------------------------------
                         required time                          7.968    
                         arrival time                          -1.391    
  -------------------------------------------------------------------
                         slack                                  6.577    

Slack (MET) :             6.641ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.314ns  (logic 0.269ns (20.479%)  route 1.045ns (79.521%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y147                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[30]/C
    SLICE_X40Y147        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[30]/Q
                         net (fo=2, routed)           1.045     1.314    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RAF_REG_CROSS_I/D[0]
    SLICE_X60Y157        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X60Y157        FDRE (Setup_fdre_C_D)       -0.045     7.955    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                          -1.314    
  -------------------------------------------------------------------
                         slack                                  6.641    

Slack (MET) :             6.693ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.273ns  (logic 0.269ns (21.124%)  route 1.004ns (78.876%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y145                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[17]/C
    SLICE_X39Y145        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[17]/Q
                         net (fo=2, routed)           1.004     1.273    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RAF_REG_CROSS_I/D[12]
    SLICE_X60Y157        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X60Y157        FDRE (Setup_fdre_C_D)       -0.034     7.966    pz_7z030_axieth_i/axi_ethernet_1/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14]
  -------------------------------------------------------------------
                         required time                          7.966    
                         arrival time                          -1.273    
  -------------------------------------------------------------------
                         slack                                  6.693    





---------------------------------------------------------------------------------------------------
From Clock:  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_rx_clk
  To Clock:  rgmii_port_1_rxc

Setup :            0  Failing Endpoints,  Worst Slack        0.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.486ns  (required time - arrival time)
  Source:                 rgmii_port_1_rd[1]
                            (input port clocked by pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_1_rxc fall@4.000ns - pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        1.738ns  (logic 1.738ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.400ns
  Clock Path Skew:        0.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 12.852 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.400     2.600    
    A2                                                0.000     2.600 r  rgmii_port_1_rd[1] (IN)
                         net (fo=0)                   0.000     2.600    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxd[1]
    A2                   IBUF (Prop_ibuf_I_O)         0.254     2.854 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.854    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/p_2_out
    IDELAY_X1Y170        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     4.338 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.338    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/p_6_out
    ILOGIC_X1Y170        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc fall edge)
                                                      4.000     4.000 f  
    D3                                                0.000     4.000 f  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     4.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.065     4.065 f  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     4.252    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y12          BUFIO (Prop_bufio_I_O)       0.482     4.734 f  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.118     4.852    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y170        IDDR                                         f  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000     4.852    
                         clock uncertainty           -0.025     4.827    
    ILOGIC_X1Y170        IDDR (Setup_iddr_C_D)       -0.003     4.824    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.824    
                         arrival time                          -4.338    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 rgmii_port_1_rd[3]
                            (input port clocked by pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_1_rxc rise@0.000ns - pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 1.737ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.400ns
  Clock Path Skew:        0.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 8.852 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.400    -1.400    
    A1                                                0.000    -1.400 r  rgmii_port_1_rd[3] (IN)
                         net (fo=0)                   0.000    -1.400    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxd[3]
    A1                   IBUF (Prop_ibuf_I_O)         0.254    -1.146 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.146    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/p_0_out
    IDELAY_X1Y169        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     0.337 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.337    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/p_4_out
    ILOGIC_X1Y169        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.065     0.065 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     0.252    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y12          BUFIO (Prop_bufio_I_O)       0.482     0.734 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.118     0.852    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y169        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000     0.852    
                         clock uncertainty           -0.025     0.827    
    ILOGIC_X1Y169        IDDR (Setup_iddr_C_D)       -0.003     0.824    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.824    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 rgmii_port_1_rd[2]
                            (input port clocked by pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_1_rxc rise@0.000ns - pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 1.724ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.400ns
  Clock Path Skew:        0.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.855ns = ( 8.855 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.400    -1.400    
    D2                                                0.000    -1.400 r  rgmii_port_1_rd[2] (IN)
                         net (fo=0)                   0.000    -1.400    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxd[2]
    D2                   IBUF (Prop_ibuf_I_O)         0.241    -1.159 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.159    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/p_1_out
    IDELAY_X1Y165        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     0.324 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.324    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/p_5_out
    ILOGIC_X1Y165        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.065     0.065 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     0.252    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y12          BUFIO (Prop_bufio_I_O)       0.482     0.734 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.121     0.855    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y165        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000     0.855    
                         clock uncertainty           -0.025     0.830    
    ILOGIC_X1Y165        IDDR (Setup_iddr_C_D)       -0.003     0.827    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.827    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 rgmii_port_1_rx_ctl
                            (input port clocked by pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_1_rxc fall@4.000ns - pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        1.715ns  (logic 1.715ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.400ns
  Clock Path Skew:        0.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.849ns = ( 12.849 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.400     2.600    
    C3                                                0.000     2.600 r  rgmii_port_1_rx_ctl (IN)
                         net (fo=0)                   0.000     2.600    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rx_ctl
    C3                   IBUF (Prop_ibuf_I_O)         0.232     2.832 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000     2.832    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_ibuf
    IDELAY_X1Y171        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     4.315 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     4.315    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X1Y171        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc fall edge)
                                                      4.000     4.000 f  
    D3                                                0.000     4.000 f  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     4.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.065     4.065 f  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     4.252    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y12          BUFIO (Prop_bufio_I_O)       0.482     4.734 f  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.115     4.849    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y171        IDDR                                         f  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000     4.849    
                         clock uncertainty           -0.025     4.824    
    ILOGIC_X1Y171        IDDR (Setup_iddr_C_D)       -0.003     4.821    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          4.821    
                         arrival time                          -4.315    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 rgmii_port_1_rd[0]
                            (input port clocked by pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_1_rxc fall@4.000ns - pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        1.714ns  (logic 1.714ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.400ns
  Clock Path Skew:        0.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.861ns = ( 12.861 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.400     2.600    
    H1                                                0.000     2.600 r  rgmii_port_1_rd[0] (IN)
                         net (fo=0)                   0.000     2.600    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxd[0]
    H1                   IBUF (Prop_ibuf_I_O)         0.230     2.830 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.830    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/p_3_out
    IDELAY_X1Y152        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     4.314 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.314    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/p_7_out
    ILOGIC_X1Y152        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc fall edge)
                                                      4.000     4.000 f  
    D3                                                0.000     4.000 f  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     4.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.065     4.065 f  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     4.252    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y12          BUFIO (Prop_bufio_I_O)       0.482     4.734 f  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.127     4.861    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y152        IDDR                                         f  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     4.861    
                         clock uncertainty           -0.025     4.836    
    ILOGIC_X1Y152        IDDR (Setup_iddr_C_D)       -0.003     4.833    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.833    
                         arrival time                          -4.314    
  -------------------------------------------------------------------
                         slack                                  0.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 rgmii_port_1_rd[0]
                            (input port clocked by pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_port_1_rxc rise@-8.000ns - pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        1.945ns  (logic 1.945ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    H1                                                0.000    -6.800 r  rgmii_port_1_rd[0] (IN)
                         net (fo=0)                   0.000    -6.800    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxd[0]
    H1                   IBUF (Prop_ibuf_I_O)         0.539    -6.261 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -6.261    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/p_3_out
    IDELAY_X1Y152        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.406    -4.855 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.855    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/p_7_out
    ILOGIC_X1Y152        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                     -8.000    -8.000 r  
    D3                                                0.000    -8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000    -8.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.663    -7.337 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.392    -6.945    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y12          BUFIO (Prop_bufio_I_O)       1.312    -5.633 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.387    -5.246    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y152        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000    -5.246    
                         clock uncertainty            0.025    -5.221    
    ILOGIC_X1Y152        IDDR (Hold_iddr_C_D)         0.166    -5.055    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.055    
                         arrival time                          -4.855    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 rgmii_port_1_rx_ctl
                            (input port clocked by pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_port_1_rxc rise@-8.000ns - pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        1.946ns  (logic 1.946ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    C3                                                0.000    -6.800 r  rgmii_port_1_rx_ctl (IN)
                         net (fo=0)                   0.000    -6.800    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rx_ctl
    C3                   IBUF (Prop_ibuf_I_O)         0.540    -6.260 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -6.260    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_ibuf
    IDELAY_X1Y171        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.406    -4.854 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000    -4.854    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X1Y171        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                     -8.000    -8.000 r  
    D3                                                0.000    -8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000    -8.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.663    -7.337 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.392    -6.945    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y12          BUFIO (Prop_bufio_I_O)       1.312    -5.633 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.371    -5.262    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y171        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000    -5.262    
                         clock uncertainty            0.025    -5.237    
    ILOGIC_X1Y171        IDDR (Hold_iddr_C_D)         0.166    -5.071    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          5.071    
                         arrival time                          -4.854    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 rgmii_port_1_rd[2]
                            (input port clocked by pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_port_1_rxc rise@-8.000ns - pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        1.955ns  (logic 1.955ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    D2                                                0.000    -6.800 r  rgmii_port_1_rd[2] (IN)
                         net (fo=0)                   0.000    -6.800    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxd[2]
    D2                   IBUF (Prop_ibuf_I_O)         0.549    -6.251 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -6.251    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/p_1_out
    IDELAY_X1Y165        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.406    -4.845 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.845    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/p_5_out
    ILOGIC_X1Y165        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                     -8.000    -8.000 r  
    D3                                                0.000    -8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000    -8.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.663    -7.337 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.392    -6.945    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y12          BUFIO (Prop_bufio_I_O)       1.312    -5.633 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.378    -5.255    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y165        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000    -5.255    
                         clock uncertainty            0.025    -5.230    
    ILOGIC_X1Y165        IDDR (Hold_iddr_C_D)         0.166    -5.064    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.064    
                         arrival time                          -4.845    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 rgmii_port_1_rd[3]
                            (input port clocked by pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_port_1_rxc rise@-8.000ns - pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        1.968ns  (logic 1.968ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    A1                                                0.000    -6.800 r  rgmii_port_1_rd[3] (IN)
                         net (fo=0)                   0.000    -6.800    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxd[3]
    A1                   IBUF (Prop_ibuf_I_O)         0.562    -6.238 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -6.238    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/p_0_out
    IDELAY_X1Y169        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.406    -4.832 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.832    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/p_4_out
    ILOGIC_X1Y169        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                     -8.000    -8.000 r  
    D3                                                0.000    -8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000    -8.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.663    -7.337 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.392    -6.945    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y12          BUFIO (Prop_bufio_I_O)       1.312    -5.633 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.375    -5.258    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y169        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000    -5.258    
                         clock uncertainty            0.025    -5.233    
    ILOGIC_X1Y169        IDDR (Hold_iddr_C_D)         0.166    -5.067    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.067    
                         arrival time                          -4.832    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 rgmii_port_1_rd[1]
                            (input port clocked by pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_port_1_rxc rise@-8.000ns - pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        1.969ns  (logic 1.969ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    A2                                                0.000    -6.800 r  rgmii_port_1_rd[1] (IN)
                         net (fo=0)                   0.000    -6.800    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxd[1]
    A2                   IBUF (Prop_ibuf_I_O)         0.563    -6.237 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -6.237    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/p_2_out
    IDELAY_X1Y170        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.406    -4.831 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.831    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/p_6_out
    ILOGIC_X1Y170        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                     -8.000    -8.000 r  
    D3                                                0.000    -8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000    -8.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.663    -7.337 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.392    -6.945    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y12          BUFIO (Prop_bufio_I_O)       1.312    -5.633 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.375    -5.258    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y170        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -5.258    
                         clock uncertainty            0.025    -5.233    
    ILOGIC_X1Y170        IDDR (Hold_iddr_C_D)         0.166    -5.067    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.067    
                         arrival time                          -4.831    
  -------------------------------------------------------------------
                         slack                                  0.236    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  rgmii_port_2_rxc

Setup :            0  Failing Endpoints,  Worst Slack        5.030ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.030ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.952ns  (logic 0.308ns (32.360%)  route 0.644ns (67.640%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/C
    SLICE_X84Y108        FDSE (Prop_fdse_C_Q)         0.308     0.308 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/Q
                         net (fo=3, routed)           0.644     0.952    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/filter_enable_reg[0]
    SLICE_X92Y106        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X92Y106        FDRE (Setup_fdre_C_D)       -0.018     5.982    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -0.952    
  -------------------------------------------------------------------
                         slack                                  5.030    

Slack (MET) :             5.075ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.943ns  (logic 0.308ns (32.672%)  route 0.635ns (67.328%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y106                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/C
    SLICE_X84Y106        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/Q
                         net (fo=3, routed)           0.635     0.943    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_in
    SLICE_X84Y110        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X84Y110        FDRE (Setup_fdre_C_D)        0.018     6.018    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.018    
                         arrival time                          -0.943    
  -------------------------------------------------------------------
                         slack                                  5.075    

Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.837ns  (logic 0.308ns (36.812%)  route 0.529ns (63.188%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y109                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/C
    SLICE_X84Y109        FDSE (Prop_fdse_C_Q)         0.308     0.308 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/Q
                         net (fo=3, routed)           0.529     0.837    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/filter_enable_reg[0]
    SLICE_X93Y108        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X93Y108        FDRE (Setup_fdre_C_D)       -0.018     5.982    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -0.837    
  -------------------------------------------------------------------
                         slack                                  5.145    

Slack (MET) :             5.276ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.706ns  (logic 0.308ns (43.638%)  route 0.398ns (56.362%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y109                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/C
    SLICE_X84Y109        FDSE (Prop_fdse_C_Q)         0.308     0.308 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/Q
                         net (fo=3, routed)           0.398     0.706    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/filter_enable_reg[0]
    SLICE_X89Y109        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X89Y109        FDRE (Setup_fdre_C_D)       -0.018     5.982    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -0.706    
  -------------------------------------------------------------------
                         slack                                  5.276    

Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.555ns  (logic 0.308ns (55.492%)  route 0.247ns (44.508%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/C
    SLICE_X84Y108        FDSE (Prop_fdse_C_Q)         0.308     0.308 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/Q
                         net (fo=3, routed)           0.247     0.555    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/filter_enable_reg[0]
    SLICE_X85Y107        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X85Y107        FDRE (Setup_fdre_C_D)       -0.018     5.982    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -0.555    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.529ns  (logic 0.269ns (50.892%)  route 0.260ns (49.108%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y103                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/C
    SLICE_X89Y103        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/Q
                         net (fo=2, routed)           0.260     0.529    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/sync_update/update_pause_ad_int_reg
    SLICE_X87Y103        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X87Y103        FDRE (Setup_fdre_C_D)       -0.018     5.982    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             6.868ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.087ns  (logic 0.308ns (28.340%)  route 0.779ns (71.660%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y106                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[30]/C
    SLICE_X42Y106        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[30]/Q
                         net (fo=2, routed)           0.779     1.087    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RAF_REG_CROSS_I/D[0]
    SLICE_X61Y106        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X61Y106        FDRE (Setup_fdre_C_D)       -0.045     7.955    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                          -1.087    
  -------------------------------------------------------------------
                         slack                                  6.868    

Slack (MET) :             6.873ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.095ns  (logic 0.308ns (28.120%)  route 0.787ns (71.880%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y106                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[29]/C
    SLICE_X42Y106        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[29]/Q
                         net (fo=2, routed)           0.787     1.095    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RAF_REG_CROSS_I/D[1]
    SLICE_X61Y106        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X61Y106        FDRE (Setup_fdre_C_D)       -0.032     7.968    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2]
  -------------------------------------------------------------------
                         required time                          7.968    
                         arrival time                          -1.095    
  -------------------------------------------------------------------
                         slack                                  6.873    

Slack (MET) :             6.943ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.023ns  (logic 0.308ns (30.109%)  route 0.715ns (69.891%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y108                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[17]/C
    SLICE_X42Y108        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[17]/Q
                         net (fo=2, routed)           0.715     1.023    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RAF_REG_CROSS_I/D[12]
    SLICE_X61Y106        FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X61Y106        FDRE (Setup_fdre_C_D)       -0.034     7.966    pz_7z030_axieth_i/axi_ethernet_2/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14]
  -------------------------------------------------------------------
                         required time                          7.966    
                         arrival time                          -1.023    
  -------------------------------------------------------------------
                         slack                                  6.943    





---------------------------------------------------------------------------------------------------
From Clock:  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_rx_clk
  To Clock:  rgmii_port_2_rxc

Setup :            0  Failing Endpoints,  Worst Slack        0.555ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 rgmii_port_2_rd[0]
                            (input port clocked by pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_2_rxc rise@0.000ns - pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 1.704ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.400ns
  Clock Path Skew:        0.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.887ns = ( 8.887 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.400    -1.400    
    K2                                                0.000    -1.400 r  rgmii_port_2_rd[0] (IN)
                         net (fo=0)                   0.000    -1.400    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxd[0]
    K2                   IBUF (Prop_ibuf_I_O)         0.221    -1.179 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.179    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/p_3_out
    IDELAY_X1Y131        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     0.304 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.304    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/p_7_out
    ILOGIC_X1Y131        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    T2                                                0.000     0.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.098     0.098 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     0.285    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.482     0.767 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.120     0.887    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y131        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     0.887    
                         clock uncertainty           -0.025     0.862    
    ILOGIC_X1Y131        IDDR (Setup_iddr_C_D)       -0.003     0.859    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.859    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 rgmii_port_2_rx_ctl
                            (input port clocked by pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_2_rxc rise@0.000ns - pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.703ns  (logic 1.703ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.400ns
  Clock Path Skew:        0.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.887ns = ( 8.887 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.400    -1.400    
    J3                                                0.000    -1.400 r  rgmii_port_2_rx_ctl (IN)
                         net (fo=0)                   0.000    -1.400    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rx_ctl
    J3                   IBUF (Prop_ibuf_I_O)         0.220    -1.180 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.180    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_ibuf
    IDELAY_X1Y132        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     0.303 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     0.303    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X1Y132        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    T2                                                0.000     0.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.098     0.098 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     0.285    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.482     0.767 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.120     0.887    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y132        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000     0.887    
                         clock uncertainty           -0.025     0.862    
    ILOGIC_X1Y132        IDDR (Setup_iddr_C_D)       -0.003     0.859    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          0.859    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 rgmii_port_2_rd[1]
                            (input port clocked by pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_2_rxc rise@0.000ns - pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.703ns  (logic 1.703ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.400ns
  Clock Path Skew:        0.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.888ns = ( 8.888 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.400    -1.400    
    J2                                                0.000    -1.400 r  rgmii_port_2_rd[1] (IN)
                         net (fo=0)                   0.000    -1.400    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxd[1]
    J2                   IBUF (Prop_ibuf_I_O)         0.220    -1.180 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.180    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/p_2_out
    IDELAY_X1Y134        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     0.303 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.303    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/p_6_out
    ILOGIC_X1Y134        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    T2                                                0.000     0.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.098     0.098 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     0.285    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.482     0.767 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.121     0.888    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y134        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000     0.888    
                         clock uncertainty           -0.025     0.863    
    ILOGIC_X1Y134        IDDR (Setup_iddr_C_D)       -0.003     0.860    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.860    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.559ns  (required time - arrival time)
  Source:                 rgmii_port_2_rd[2]
                            (input port clocked by pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_2_rxc fall@4.000ns - pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        1.705ns  (logic 1.705ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.400ns
  Clock Path Skew:        0.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.892ns = ( 12.892 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.400     2.600    
    N4                                                0.000     2.600 r  rgmii_port_2_rd[2] (IN)
                         net (fo=0)                   0.000     2.600    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxd[2]
    N4                   IBUF (Prop_ibuf_I_O)         0.221     2.821 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.821    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/p_1_out
    IDELAY_X1Y108        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     4.305 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.305    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/p_5_out
    ILOGIC_X1Y108        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc fall edge)
                                                      4.000     4.000 f  
    T2                                                0.000     4.000 f  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     4.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.098     4.098 f  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     4.285    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.482     4.767 f  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.125     4.892    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y108        IDDR                                         f  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000     4.892    
                         clock uncertainty           -0.025     4.867    
    ILOGIC_X1Y108        IDDR (Setup_iddr_C_D)       -0.003     4.864    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.864    
                         arrival time                          -4.305    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 rgmii_port_2_rd[3]
                            (input port clocked by pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_2_rxc fall@4.000ns - pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        1.703ns  (logic 1.703ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.400ns
  Clock Path Skew:        0.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.892ns = ( 12.892 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.400     2.600    
    N3                                                0.000     2.600 r  rgmii_port_2_rd[3] (IN)
                         net (fo=0)                   0.000     2.600    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxd[3]
    N3                   IBUF (Prop_ibuf_I_O)         0.220     2.820 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.820    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/p_0_out
    IDELAY_X1Y107        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     4.303 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.303    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/p_4_out
    ILOGIC_X1Y107        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc fall edge)
                                                      4.000     4.000 f  
    T2                                                0.000     4.000 f  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     4.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.098     4.098 f  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     4.285    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.482     4.767 f  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.125     4.892    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y107        IDDR                                         f  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000     4.892    
                         clock uncertainty           -0.025     4.867    
    ILOGIC_X1Y107        IDDR (Setup_iddr_C_D)       -0.003     4.864    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.864    
                         arrival time                          -4.303    
  -------------------------------------------------------------------
                         slack                                  0.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 rgmii_port_2_rd[3]
                            (input port clocked by pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_port_2_rxc rise@-8.000ns - pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        1.934ns  (logic 1.934ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.786ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    N3                                                0.000    -6.800 r  rgmii_port_2_rd[3] (IN)
                         net (fo=0)                   0.000    -6.800    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxd[3]
    N3                   IBUF (Prop_ibuf_I_O)         0.528    -6.272 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -6.272    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/p_0_out
    IDELAY_X1Y107        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.406    -4.866 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.866    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/p_4_out
    ILOGIC_X1Y107        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                     -8.000    -8.000 r  
    T2                                                0.000    -8.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000    -8.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.697    -7.303 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.392    -6.911    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.312    -5.599 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.385    -5.214    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y107        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000    -5.214    
                         clock uncertainty            0.025    -5.189    
    ILOGIC_X1Y107        IDDR (Hold_iddr_C_D)         0.166    -5.023    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.023    
                         arrival time                          -4.866    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 rgmii_port_2_rd[2]
                            (input port clocked by pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_port_2_rxc rise@-8.000ns - pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        1.936ns  (logic 1.936ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.786ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    N4                                                0.000    -6.800 r  rgmii_port_2_rd[2] (IN)
                         net (fo=0)                   0.000    -6.800    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxd[2]
    N4                   IBUF (Prop_ibuf_I_O)         0.530    -6.270 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -6.270    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/p_1_out
    IDELAY_X1Y108        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.406    -4.864 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.864    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/p_5_out
    ILOGIC_X1Y108        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                     -8.000    -8.000 r  
    T2                                                0.000    -8.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000    -8.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.697    -7.303 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.392    -6.911    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.312    -5.599 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.385    -5.214    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y108        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000    -5.214    
                         clock uncertainty            0.025    -5.189    
    ILOGIC_X1Y108        IDDR (Hold_iddr_C_D)         0.166    -5.023    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.023    
                         arrival time                          -4.864    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 rgmii_port_2_rd[1]
                            (input port clocked by pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_port_2_rxc rise@-8.000ns - pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        1.934ns  (logic 1.934ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.779ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.779ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    J2                                                0.000    -6.800 r  rgmii_port_2_rd[1] (IN)
                         net (fo=0)                   0.000    -6.800    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxd[1]
    J2                   IBUF (Prop_ibuf_I_O)         0.528    -6.272 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -6.272    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/p_2_out
    IDELAY_X1Y134        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.406    -4.866 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.866    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/p_6_out
    ILOGIC_X1Y134        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                     -8.000    -8.000 r  
    T2                                                0.000    -8.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000    -8.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.697    -7.303 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.392    -6.911    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.312    -5.599 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.378    -5.221    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y134        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -5.221    
                         clock uncertainty            0.025    -5.196    
    ILOGIC_X1Y134        IDDR (Hold_iddr_C_D)         0.166    -5.030    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.030    
                         arrival time                          -4.866    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 rgmii_port_2_rx_ctl
                            (input port clocked by pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_port_2_rxc rise@-8.000ns - pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        1.935ns  (logic 1.935ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.778ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    J3                                                0.000    -6.800 r  rgmii_port_2_rx_ctl (IN)
                         net (fo=0)                   0.000    -6.800    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rx_ctl
    J3                   IBUF (Prop_ibuf_I_O)         0.528    -6.272 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -6.272    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_ibuf
    IDELAY_X1Y132        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.406    -4.865 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000    -4.865    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X1Y132        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                     -8.000    -8.000 r  
    T2                                                0.000    -8.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000    -8.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.697    -7.303 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.392    -6.911    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.312    -5.599 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.377    -5.222    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y132        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000    -5.222    
                         clock uncertainty            0.025    -5.197    
    ILOGIC_X1Y132        IDDR (Hold_iddr_C_D)         0.166    -5.031    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          5.031    
                         arrival time                          -4.865    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 rgmii_port_2_rd[0]
                            (input port clocked by pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_port_2_rxc rise@-8.000ns - pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        1.936ns  (logic 1.936ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.778ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    K2                                                0.000    -6.800 r  rgmii_port_2_rd[0] (IN)
                         net (fo=0)                   0.000    -6.800    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxd[0]
    K2                   IBUF (Prop_ibuf_I_O)         0.529    -6.271 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -6.271    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/p_3_out
    IDELAY_X1Y131        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.406    -4.864 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.864    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/p_7_out
    ILOGIC_X1Y131        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                     -8.000    -8.000 r  
    T2                                                0.000    -8.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000    -8.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.697    -7.303 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.392    -6.911    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.312    -5.599 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.377    -5.222    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y131        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000    -5.222    
                         clock uncertainty            0.025    -5.197    
    ILOGIC_X1Y131        IDDR (Hold_iddr_C_D)         0.166    -5.031    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.031    
                         arrival time                          -4.864    
  -------------------------------------------------------------------
                         slack                                  0.167    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  rgmii_port_3_rxc

Setup :            0  Failing Endpoints,  Worst Slack        4.813ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.813ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.169ns  (logic 0.308ns (26.345%)  route 0.861ns (73.655%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y92                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/C
    SLICE_X102Y92        FDSE (Prop_fdse_C_Q)         0.308     0.308 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/Q
                         net (fo=3, routed)           0.861     1.169    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/filter_enable_reg[0]
    SLICE_X101Y101       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X101Y101       FDRE (Setup_fdre_C_D)       -0.018     5.982    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -1.169    
  -------------------------------------------------------------------
                         slack                                  4.813    

Slack (MET) :             4.858ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.124ns  (logic 0.308ns (27.395%)  route 0.816ns (72.605%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y92                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/C
    SLICE_X102Y92        FDSE (Prop_fdse_C_Q)         0.308     0.308 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/Q
                         net (fo=3, routed)           0.816     1.124    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/filter_enable_reg[0]
    SLICE_X109Y103       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X109Y103       FDRE (Setup_fdre_C_D)       -0.018     5.982    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -1.124    
  -------------------------------------------------------------------
                         slack                                  4.858    

Slack (MET) :             4.917ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.065ns  (logic 0.269ns (25.254%)  route 0.796ns (74.746%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y92                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/C
    SLICE_X103Y92        FDSE (Prop_fdse_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/Q
                         net (fo=3, routed)           0.796     1.065    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/filter_enable_reg[0]
    SLICE_X107Y103       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X107Y103       FDRE (Setup_fdre_C_D)       -0.018     5.982    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                  4.917    

Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.036ns  (logic 0.269ns (25.960%)  route 0.767ns (74.040%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y90                                      0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/C
    SLICE_X99Y90         FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/Q
                         net (fo=3, routed)           0.767     1.036    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_in
    SLICE_X101Y103       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X101Y103       FDRE (Setup_fdre_C_D)       -0.022     5.978    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.978    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             4.959ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.023ns  (logic 0.269ns (26.285%)  route 0.754ns (73.715%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y92                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/C
    SLICE_X103Y92        FDSE (Prop_fdse_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/Q
                         net (fo=3, routed)           0.754     1.023    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/filter_enable_reg[0]
    SLICE_X105Y101       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X105Y101       FDRE (Setup_fdre_C_D)       -0.018     5.982    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -1.023    
  -------------------------------------------------------------------
                         slack                                  4.959    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.686ns  (logic 0.269ns (39.194%)  route 0.417ns (60.806%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y93                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/C
    SLICE_X111Y93        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/Q
                         net (fo=2, routed)           0.417     0.686    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/sync_update/update_pause_ad_int_reg
    SLICE_X111Y101       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X111Y101       FDRE (Setup_fdre_C_D)       -0.018     5.982    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -0.686    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             6.595ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.373ns  (logic 0.269ns (19.597%)  route 1.104ns (80.403%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y79                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[29]/C
    SLICE_X103Y79        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[29]/Q
                         net (fo=2, routed)           1.104     1.373    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RAF_REG_CROSS_I/D[1]
    SLICE_X103Y103       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X103Y103       FDRE (Setup_fdre_C_D)       -0.032     7.968    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2]
  -------------------------------------------------------------------
                         required time                          7.968    
                         arrival time                          -1.373    
  -------------------------------------------------------------------
                         slack                                  6.595    

Slack (MET) :             6.614ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.341ns  (logic 0.308ns (22.962%)  route 1.033ns (77.038%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y79                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[30]/C
    SLICE_X102Y79        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[30]/Q
                         net (fo=2, routed)           1.033     1.341    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RAF_REG_CROSS_I/D[0]
    SLICE_X103Y103       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X103Y103       FDRE (Setup_fdre_C_D)       -0.045     7.955    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                          -1.341    
  -------------------------------------------------------------------
                         slack                                  6.614    

Slack (MET) :             6.660ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.306ns  (logic 0.269ns (20.598%)  route 1.037ns (79.402%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y79                                     0.000     0.000 r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[17]/C
    SLICE_X103Y79        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[17]/Q
                         net (fo=2, routed)           1.037     1.306    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RAF_REG_CROSS_I/D[12]
    SLICE_X103Y103       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X103Y103       FDRE (Setup_fdre_C_D)       -0.034     7.966    pz_7z030_axieth_i/axi_ethernet_3/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14]
  -------------------------------------------------------------------
                         required time                          7.966    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                  6.660    





---------------------------------------------------------------------------------------------------
From Clock:  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_rx_clk
  To Clock:  rgmii_port_3_rxc

Setup :            0  Failing Endpoints,  Worst Slack        0.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 rgmii_port_3_rx_ctl
                            (input port clocked by pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_3_rxc rise@0.000ns - pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 1.746ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.400ns
  Clock Path Skew:        0.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.881ns = ( 8.881 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.400    -1.400    
    U1                                                0.000    -1.400 r  rgmii_port_3_rx_ctl (IN)
                         net (fo=0)                   0.000    -1.400    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rx_ctl
    U1                   IBUF (Prop_ibuf_I_O)         0.262    -1.138 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.138    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_ibuf
    IDELAY_X1Y121        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     0.346 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     0.346    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X1Y121        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    U2                                                0.000     0.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.097     0.097 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     0.284    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       0.482     0.766 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.115     0.881    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y121        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000     0.881    
                         clock uncertainty           -0.025     0.856    
    ILOGIC_X1Y121        IDDR (Setup_iddr_C_D)       -0.003     0.853    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          0.853    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.522ns  (required time - arrival time)
  Source:                 rgmii_port_3_rd[1]
                            (input port clocked by pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_3_rxc rise@0.000ns - pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 1.738ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.400ns
  Clock Path Skew:        0.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.887ns = ( 8.887 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.400    -1.400    
    R3                                                0.000    -1.400 r  rgmii_port_3_rd[1] (IN)
                         net (fo=0)                   0.000    -1.400    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxd[1]
    R3                   IBUF (Prop_ibuf_I_O)         0.254    -1.146 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.146    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/p_2_out
    IDELAY_X1Y116        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     0.338 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.338    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/p_6_out
    ILOGIC_X1Y116        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    U2                                                0.000     0.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.097     0.097 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     0.284    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       0.482     0.766 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.121     0.887    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y116        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000     0.887    
                         clock uncertainty           -0.025     0.862    
    ILOGIC_X1Y116        IDDR (Setup_iddr_C_D)       -0.003     0.859    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.859    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 rgmii_port_3_rd[3]
                            (input port clocked by pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_3_rxc rise@0.000ns - pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 1.724ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.400ns
  Clock Path Skew:        0.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.887ns = ( 8.887 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.400    -1.400    
    R2                                                0.000    -1.400 r  rgmii_port_3_rd[3] (IN)
                         net (fo=0)                   0.000    -1.400    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxd[3]
    R2                   IBUF (Prop_ibuf_I_O)         0.240    -1.160 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.160    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/p_0_out
    IDELAY_X1Y115        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     0.324 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.324    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/p_4_out
    ILOGIC_X1Y115        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    U2                                                0.000     0.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.097     0.097 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     0.284    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       0.482     0.766 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.121     0.887    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y115        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000     0.887    
                         clock uncertainty           -0.025     0.862    
    ILOGIC_X1Y115        IDDR (Setup_iddr_C_D)       -0.003     0.859    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.859    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 rgmii_port_3_rd[2]
                            (input port clocked by pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_3_rxc rise@0.000ns - pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 1.721ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.400ns
  Clock Path Skew:        0.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.886ns = ( 8.886 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.400    -1.400    
    P1                                                0.000    -1.400 r  rgmii_port_3_rd[2] (IN)
                         net (fo=0)                   0.000    -1.400    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxd[2]
    P1                   IBUF (Prop_ibuf_I_O)         0.237    -1.163 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.163    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/p_1_out
    IDELAY_X1Y117        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     0.321 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.321    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/p_5_out
    ILOGIC_X1Y117        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    U2                                                0.000     0.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.097     0.097 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     0.284    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       0.482     0.766 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.120     0.886    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y117        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000     0.886    
                         clock uncertainty           -0.025     0.861    
    ILOGIC_X1Y117        IDDR (Setup_iddr_C_D)       -0.003     0.858    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.858    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 rgmii_port_3_rd[0]
                            (input port clocked by pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_3_rxc rise@0.000ns - pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 1.718ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.400ns
  Clock Path Skew:        0.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.886ns = ( 8.886 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.400    -1.400    
    N1                                                0.000    -1.400 r  rgmii_port_3_rd[0] (IN)
                         net (fo=0)                   0.000    -1.400    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxd[0]
    N1                   IBUF (Prop_ibuf_I_O)         0.235    -1.165 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.165    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/p_3_out
    IDELAY_X1Y118        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     0.318 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.318    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/p_7_out
    ILOGIC_X1Y118        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    U2                                                0.000     0.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.097     0.097 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     0.284    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       0.482     0.766 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.120     0.886    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y118        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     0.886    
                         clock uncertainty           -0.025     0.861    
    ILOGIC_X1Y118        IDDR (Setup_iddr_C_D)       -0.003     0.858    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.858    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 rgmii_port_3_rd[0]
                            (input port clocked by pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_port_3_rxc fall@-4.000ns - pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.949ns  (logic 1.949ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 6.777 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    N1                                                0.000    -2.800 r  rgmii_port_3_rd[0] (IN)
                         net (fo=0)                   0.000    -2.800    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxd[0]
    N1                   IBUF (Prop_ibuf_I_O)         0.543    -2.257 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -2.257    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/p_3_out
    IDELAY_X1Y118        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.406    -0.851 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -0.851    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/p_7_out
    ILOGIC_X1Y118        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc fall edge)
                                                     -4.000    -4.000 f  
    U2                                                0.000    -4.000 f  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000    -4.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.696    -3.304 f  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.392    -2.912    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       1.312    -1.600 f  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.377    -1.223    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y118        IDDR                                         f  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000    -1.223    
                         clock uncertainty            0.025    -1.198    
    ILOGIC_X1Y118        IDDR (Hold_iddr_C_D)         0.166    -1.032    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          1.032    
                         arrival time                          -0.851    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 rgmii_port_3_rd[2]
                            (input port clocked by pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_port_3_rxc fall@-4.000ns - pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.952ns  (logic 1.952ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 6.777 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    P1                                                0.000    -2.800 r  rgmii_port_3_rd[2] (IN)
                         net (fo=0)                   0.000    -2.800    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxd[2]
    P1                   IBUF (Prop_ibuf_I_O)         0.546    -2.254 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -2.254    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/p_1_out
    IDELAY_X1Y117        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.406    -0.848 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -0.848    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/p_5_out
    ILOGIC_X1Y117        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc fall edge)
                                                     -4.000    -4.000 f  
    U2                                                0.000    -4.000 f  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000    -4.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.696    -3.304 f  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.392    -2.912    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       1.312    -1.600 f  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.377    -1.223    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y117        IDDR                                         f  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000    -1.223    
                         clock uncertainty            0.025    -1.198    
    ILOGIC_X1Y117        IDDR (Hold_iddr_C_D)         0.166    -1.032    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          1.032    
                         arrival time                          -0.848    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 rgmii_port_3_rd[3]
                            (input port clocked by pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_port_3_rxc fall@-4.000ns - pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 1.955ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.778ns = ( 6.778 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    R2                                                0.000    -2.800 r  rgmii_port_3_rd[3] (IN)
                         net (fo=0)                   0.000    -2.800    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxd[3]
    R2                   IBUF (Prop_ibuf_I_O)         0.549    -2.251 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -2.251    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/p_0_out
    IDELAY_X1Y115        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.406    -0.845 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -0.845    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/p_4_out
    ILOGIC_X1Y115        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc fall edge)
                                                     -4.000    -4.000 f  
    U2                                                0.000    -4.000 f  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000    -4.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.696    -3.304 f  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.392    -2.912    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       1.312    -1.600 f  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.378    -1.222    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y115        IDDR                                         f  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000    -1.222    
                         clock uncertainty            0.025    -1.197    
    ILOGIC_X1Y115        IDDR (Hold_iddr_C_D)         0.166    -1.031    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          1.031    
                         arrival time                          -0.845    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 rgmii_port_3_rd[1]
                            (input port clocked by pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_port_3_rxc rise@-8.000ns - pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        1.969ns  (logic 1.969ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.778ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    R3                                                0.000    -6.800 r  rgmii_port_3_rd[1] (IN)
                         net (fo=0)                   0.000    -6.800    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxd[1]
    R3                   IBUF (Prop_ibuf_I_O)         0.562    -6.238 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -6.238    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/p_2_out
    IDELAY_X1Y116        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.406    -4.831 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.831    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/p_6_out
    ILOGIC_X1Y116        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                     -8.000    -8.000 r  
    U2                                                0.000    -8.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000    -8.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.696    -7.304 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.392    -6.912    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       1.312    -5.600 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.378    -5.222    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y116        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -5.222    
                         clock uncertainty            0.025    -5.197    
    ILOGIC_X1Y116        IDDR (Hold_iddr_C_D)         0.166    -5.031    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.031    
                         arrival time                          -4.831    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 rgmii_port_3_rx_ctl
                            (input port clocked by pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_port_3_rxc fall@-4.000ns - pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 1.976ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns = ( 6.771 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    U1                                                0.000    -2.800 r  rgmii_port_3_rx_ctl (IN)
                         net (fo=0)                   0.000    -2.800    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rx_ctl
    U1                   IBUF (Prop_ibuf_I_O)         0.570    -2.230 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -2.230    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_ibuf
    IDELAY_X1Y121        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.406    -0.824 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000    -0.824    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X1Y121        IDDR                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc fall edge)
                                                     -4.000    -4.000 f  
    U2                                                0.000    -4.000 f  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000    -4.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.696    -3.304 f  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.392    -2.912    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       1.312    -1.600 f  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.371    -1.229    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y121        IDDR                                         f  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000    -1.229    
                         clock uncertainty            0.025    -1.204    
    ILOGIC_X1Y121        IDDR (Hold_iddr_C_D)         0.166    -1.038    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          1.038    
                         arrival time                          -0.824    
  -------------------------------------------------------------------
                         slack                                  0.214    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.478ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.478ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.269ns (12.753%)  route 1.840ns (87.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.297ns = ( 12.297 - 10.000 ) 
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       1.405     2.461    pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X79Y53         FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y53         FDPE (Prop_fdpe_C_Q)         0.269     2.730 f  pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.840     4.570    pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X63Y63         FDPE                                         f  pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       1.281    12.297    pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X63Y63         FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.122    12.419    
                         clock uncertainty           -0.154    12.265    
    SLICE_X63Y63         FDPE (Recov_fdpe_C_PRE)     -0.217    12.048    pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.048    
                         arrival time                          -4.570    
  -------------------------------------------------------------------
                         slack                                  7.478    

Slack (MET) :             7.478ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.269ns (12.753%)  route 1.840ns (87.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.297ns = ( 12.297 - 10.000 ) 
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       1.405     2.461    pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X79Y53         FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y53         FDPE (Prop_fdpe_C_Q)         0.269     2.730 f  pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.840     4.570    pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X63Y63         FDPE                                         f  pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       1.281    12.297    pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X63Y63         FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.122    12.419    
                         clock uncertainty           -0.154    12.265    
    SLICE_X63Y63         FDPE (Recov_fdpe_C_PRE)     -0.217    12.048    pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         12.048    
                         arrival time                          -4.570    
  -------------------------------------------------------------------
                         slack                                  7.478    

Slack (MET) :             7.478ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.269ns (12.753%)  route 1.840ns (87.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.297ns = ( 12.297 - 10.000 ) 
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       1.405     2.461    pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X79Y53         FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y53         FDPE (Prop_fdpe_C_Q)         0.269     2.730 f  pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.840     4.570    pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X63Y63         FDPE                                         f  pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       1.281    12.297    pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X63Y63         FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.122    12.419    
                         clock uncertainty           -0.154    12.265    
    SLICE_X63Y63         FDPE (Recov_fdpe_C_PRE)     -0.217    12.048    pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         12.048    
                         arrival time                          -4.570    
  -------------------------------------------------------------------
                         slack                                  7.478    

Slack (MET) :             7.667ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.404ns (21.253%)  route 1.497ns (78.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.322ns = ( 12.322 - 10.000 ) 
    Source Clock Delay      (SCD):    2.482ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       1.426     2.482    pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y102        FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDPE (Prop_fdpe_C_Q)         0.246     2.728 f  pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.620     3.348    pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y102        LUT3 (Prop_lut3_I2_O)        0.158     3.506 f  pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.877     4.383    pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X28Y104        FDCE                                         f  pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       1.306    12.322    pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y104        FDCE                                         r  pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.137    12.459    
                         clock uncertainty           -0.154    12.305    
    SLICE_X28Y104        FDCE (Recov_fdce_C_CLR)     -0.255    12.050    pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.050    
                         arrival time                          -4.383    
  -------------------------------------------------------------------
                         slack                                  7.667    

Slack (MET) :             7.667ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.404ns (21.253%)  route 1.497ns (78.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.322ns = ( 12.322 - 10.000 ) 
    Source Clock Delay      (SCD):    2.482ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       1.426     2.482    pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y102        FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDPE (Prop_fdpe_C_Q)         0.246     2.728 f  pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.620     3.348    pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y102        LUT3 (Prop_lut3_I2_O)        0.158     3.506 f  pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.877     4.383    pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X28Y104        FDCE                                         f  pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       1.306    12.322    pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y104        FDCE                                         r  pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.137    12.459    
                         clock uncertainty           -0.154    12.305    
    SLICE_X28Y104        FDCE (Recov_fdce_C_CLR)     -0.255    12.050    pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.050    
                         arrival time                          -4.383    
  -------------------------------------------------------------------
                         slack                                  7.667    

Slack (MET) :             7.667ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.404ns (21.253%)  route 1.497ns (78.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.322ns = ( 12.322 - 10.000 ) 
    Source Clock Delay      (SCD):    2.482ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       1.426     2.482    pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y102        FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDPE (Prop_fdpe_C_Q)         0.246     2.728 f  pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.620     3.348    pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y102        LUT3 (Prop_lut3_I2_O)        0.158     3.506 f  pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.877     4.383    pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X28Y104        FDCE                                         f  pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       1.306    12.322    pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y104        FDCE                                         r  pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.137    12.459    
                         clock uncertainty           -0.154    12.305    
    SLICE_X28Y104        FDCE (Recov_fdce_C_CLR)     -0.255    12.050    pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.050    
                         arrival time                          -4.383    
  -------------------------------------------------------------------
                         slack                                  7.667    

Slack (MET) :             7.667ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.404ns (21.253%)  route 1.497ns (78.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.322ns = ( 12.322 - 10.000 ) 
    Source Clock Delay      (SCD):    2.482ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       1.426     2.482    pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y102        FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDPE (Prop_fdpe_C_Q)         0.246     2.728 f  pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.620     3.348    pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y102        LUT3 (Prop_lut3_I2_O)        0.158     3.506 f  pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.877     4.383    pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X28Y104        FDCE                                         f  pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       1.306    12.322    pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y104        FDCE                                         r  pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.137    12.459    
                         clock uncertainty           -0.154    12.305    
    SLICE_X28Y104        FDCE (Recov_fdce_C_CLR)     -0.255    12.050    pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.050    
                         arrival time                          -4.383    
  -------------------------------------------------------------------
                         slack                                  7.667    

Slack (MET) :             7.667ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.404ns (21.253%)  route 1.497ns (78.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.322ns = ( 12.322 - 10.000 ) 
    Source Clock Delay      (SCD):    2.482ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       1.426     2.482    pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y102        FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDPE (Prop_fdpe_C_Q)         0.246     2.728 f  pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.620     3.348    pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y102        LUT3 (Prop_lut3_I2_O)        0.158     3.506 f  pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.877     4.383    pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X28Y104        FDCE                                         f  pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       1.306    12.322    pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y104        FDCE                                         r  pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.137    12.459    
                         clock uncertainty           -0.154    12.305    
    SLICE_X28Y104        FDCE (Recov_fdce_C_CLR)     -0.255    12.050    pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.050    
                         arrival time                          -4.383    
  -------------------------------------------------------------------
                         slack                                  7.667    

Slack (MET) :             7.669ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.899ns  (logic 0.404ns (21.279%)  route 1.495ns (78.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.322ns = ( 12.322 - 10.000 ) 
    Source Clock Delay      (SCD):    2.482ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       1.426     2.482    pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y102        FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDPE (Prop_fdpe_C_Q)         0.246     2.728 f  pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.620     3.348    pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y102        LUT3 (Prop_lut3_I2_O)        0.158     3.506 f  pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.874     4.381    pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y104        FDCE                                         f  pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       1.306    12.322    pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y104        FDCE                                         r  pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.137    12.459    
                         clock uncertainty           -0.154    12.305    
    SLICE_X29Y104        FDCE (Recov_fdce_C_CLR)     -0.255    12.050    pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.050    
                         arrival time                          -4.381    
  -------------------------------------------------------------------
                         slack                                  7.669    

Slack (MET) :             7.669ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.899ns  (logic 0.404ns (21.279%)  route 1.495ns (78.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.322ns = ( 12.322 - 10.000 ) 
    Source Clock Delay      (SCD):    2.482ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       1.426     2.482    pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y102        FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDPE (Prop_fdpe_C_Q)         0.246     2.728 f  pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.620     3.348    pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y102        LUT3 (Prop_lut3_I2_O)        0.158     3.506 f  pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.874     4.381    pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y104        FDCE                                         f  pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       1.306    12.322    pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y104        FDCE                                         r  pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.137    12.459    
                         clock uncertainty           -0.154    12.305    
    SLICE_X29Y104        FDCE (Recov_fdce_C_CLR)     -0.255    12.050    pz_7z030_axieth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.050    
                         arrival time                          -4.381    
  -------------------------------------------------------------------
                         slack                                  7.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.107ns (52.594%)  route 0.096ns (47.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       0.549     0.891    pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X32Y90         FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDPE (Prop_fdpe_C_Q)         0.107     0.998 f  pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.096     1.094    pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X32Y91         FDCE                                         f  pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       0.750     1.130    pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X32Y91         FDCE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.225     0.905    
    SLICE_X32Y91         FDCE (Remov_fdce_C_CLR)     -0.086     0.819    pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.107ns (52.594%)  route 0.096ns (47.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       0.549     0.891    pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X32Y90         FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDPE (Prop_fdpe_C_Q)         0.107     0.998 f  pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.096     1.094    pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X32Y91         FDCE                                         f  pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       0.750     1.130    pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X32Y91         FDCE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.225     0.905    
    SLICE_X32Y91         FDCE (Remov_fdce_C_CLR)     -0.086     0.819    pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.091ns (45.600%)  route 0.109ns (54.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       0.633     0.975    pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X31Y48         FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDPE (Prop_fdpe_C_Q)         0.091     1.066 f  pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.109     1.175    pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X30Y49         FDPE                                         f  pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       0.853     1.233    pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X30Y49         FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.244     0.989    
    SLICE_X30Y49         FDPE (Remov_fdpe_C_PRE)     -0.090     0.899    pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.091ns (45.600%)  route 0.109ns (54.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       0.633     0.975    pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X31Y48         FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDPE (Prop_fdpe_C_Q)         0.091     1.066 f  pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.109     1.175    pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X30Y49         FDPE                                         f  pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       0.853     1.233    pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X30Y49         FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.244     0.989    
    SLICE_X30Y49         FDPE (Remov_fdpe_C_PRE)     -0.090     0.899    pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.107ns (52.594%)  route 0.096ns (47.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       0.551     0.893    pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X38Y52         FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDPE (Prop_fdpe_C_Q)         0.107     1.000 f  pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.096     1.096    pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X38Y53         FDCE                                         f  pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       0.750     1.130    pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X38Y53         FDCE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.224     0.906    
    SLICE_X38Y53         FDCE (Remov_fdce_C_CLR)     -0.086     0.820    pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.107ns (52.594%)  route 0.096ns (47.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       0.551     0.893    pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X38Y52         FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDPE (Prop_fdpe_C_Q)         0.107     1.000 f  pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.096     1.096    pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X38Y53         FDCE                                         f  pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       0.750     1.130    pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X38Y53         FDCE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.224     0.906    
    SLICE_X38Y53         FDCE (Remov_fdce_C_CLR)     -0.086     0.820    pz_7z030_axieth_i/axi_mem_intercon/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.107ns (52.594%)  route 0.096ns (47.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       0.549     0.891    pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X32Y90         FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDPE (Prop_fdpe_C_Q)         0.107     0.998 f  pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.096     1.094    pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X32Y91         FDPE                                         f  pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       0.750     1.130    pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X32Y91         FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.225     0.905    
    SLICE_X32Y91         FDPE (Remov_fdpe_C_PRE)     -0.088     0.817    pz_7z030_axieth_i/axi_mem_intercon/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.118ns (45.317%)  route 0.142ns (54.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    1.008ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       0.666     1.008    pz_7z030_axieth_i/axi_mem_intercon/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X2Y14          FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDPE (Prop_fdpe_C_Q)         0.118     1.126 f  pz_7z030_axieth_i/axi_mem_intercon/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.142     1.268    pz_7z030_axieth_i/axi_mem_intercon/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y14          FDCE                                         f  pz_7z030_axieth_i/axi_mem_intercon/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       0.886     1.266    pz_7z030_axieth_i/axi_mem_intercon/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X4Y14          FDCE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.226     1.040    
    SLICE_X4Y14          FDCE (Remov_fdce_C_CLR)     -0.050     0.990    pz_7z030_axieth_i/axi_mem_intercon/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.118ns (45.317%)  route 0.142ns (54.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    1.008ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       0.666     1.008    pz_7z030_axieth_i/axi_mem_intercon/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X2Y14          FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDPE (Prop_fdpe_C_Q)         0.118     1.126 f  pz_7z030_axieth_i/axi_mem_intercon/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.142     1.268    pz_7z030_axieth_i/axi_mem_intercon/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y14          FDCE                                         f  pz_7z030_axieth_i/axi_mem_intercon/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       0.886     1.266    pz_7z030_axieth_i/axi_mem_intercon/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X4Y14          FDCE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.226     1.040    
    SLICE_X4Y14          FDCE (Remov_fdce_C_CLR)     -0.050     0.990    pz_7z030_axieth_i/axi_mem_intercon/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.118ns (45.317%)  route 0.142ns (54.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    1.008ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       0.666     1.008    pz_7z030_axieth_i/axi_mem_intercon/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X2Y14          FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDPE (Prop_fdpe_C_Q)         0.118     1.126 f  pz_7z030_axieth_i/axi_mem_intercon/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.142     1.268    pz_7z030_axieth_i/axi_mem_intercon/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y14          FDCE                                         f  pz_7z030_axieth_i/axi_mem_intercon/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pz_7z030_axieth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    pz_7z030_axieth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  pz_7z030_axieth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14696, routed)       0.886     1.266    pz_7z030_axieth_i/axi_mem_intercon/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X4Y14          FDCE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.226     1.040    
    SLICE_X4Y14          FDCE (Remov_fdce_C_CLR)     -0.050     0.990    pz_7z030_axieth_i/axi_mem_intercon/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.278    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_pz_7z030_axieth_clk_wiz_0_0
  To Clock:  clk_out1_pz_7z030_axieth_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.686ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@8.000ns - clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.269ns (13.954%)  route 1.659ns (86.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns = ( 6.375 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    -0.675ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.398    -2.201    pz_7z030_axieth_i/axi_mem_intercon/s11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X35Y57         FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDPE (Prop_fdpe_C_Q)         0.269    -1.932 f  pz_7z030_axieth_i/axi_mem_intercon/s11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=22, routed)          1.659    -0.273    pz_7z030_axieth_i/axi_mem_intercon/s11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X71Y55         FDPE                                         f  pz_7z030_axieth_i/axi_mem_intercon/s11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     8.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    10.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     3.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     5.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.288     6.375    pz_7z030_axieth_i/axi_mem_intercon/s11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X71Y55         FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.675     5.699    
                         clock uncertainty           -0.069     5.630    
    SLICE_X71Y55         FDPE (Recov_fdpe_C_PRE)     -0.217     5.413    pz_7z030_axieth_i/axi_mem_intercon/s11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          5.413    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  5.686    

Slack (MET) :             5.686ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@8.000ns - clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.269ns (13.954%)  route 1.659ns (86.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns = ( 6.375 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    -0.675ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.398    -2.201    pz_7z030_axieth_i/axi_mem_intercon/s11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X35Y57         FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDPE (Prop_fdpe_C_Q)         0.269    -1.932 f  pz_7z030_axieth_i/axi_mem_intercon/s11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=22, routed)          1.659    -0.273    pz_7z030_axieth_i/axi_mem_intercon/s11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X71Y55         FDPE                                         f  pz_7z030_axieth_i/axi_mem_intercon/s11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     8.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    10.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     3.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     5.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.288     6.375    pz_7z030_axieth_i/axi_mem_intercon/s11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X71Y55         FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.675     5.699    
                         clock uncertainty           -0.069     5.630    
    SLICE_X71Y55         FDPE (Recov_fdpe_C_PRE)     -0.217     5.413    pz_7z030_axieth_i/axi_mem_intercon/s11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          5.413    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  5.686    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@8.000ns - clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.308ns (21.267%)  route 1.140ns (78.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns = ( 6.374 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.945ns
    Clock Pessimism Removal (CPR):    -0.675ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.654    -1.945    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X26Y49         FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDPE (Prop_fdpe_C_Q)         0.308    -1.637 f  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=22, routed)          1.140    -0.497    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X35Y51         FDCE                                         f  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     8.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    10.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     3.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     5.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.287     6.374    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X35Y51         FDCE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.675     5.698    
                         clock uncertainty           -0.069     5.629    
    SLICE_X35Y51         FDCE (Recov_fdce_C_CLR)     -0.255     5.374    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          5.374    
                         arrival time                           0.497    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@8.000ns - clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.308ns (21.267%)  route 1.140ns (78.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns = ( 6.374 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.945ns
    Clock Pessimism Removal (CPR):    -0.675ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.654    -1.945    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X26Y49         FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDPE (Prop_fdpe_C_Q)         0.308    -1.637 f  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=22, routed)          1.140    -0.497    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X35Y51         FDCE                                         f  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     8.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    10.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     3.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     5.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.287     6.374    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X35Y51         FDCE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.675     5.698    
                         clock uncertainty           -0.069     5.629    
    SLICE_X35Y51         FDCE (Recov_fdce_C_CLR)     -0.255     5.374    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          5.374    
                         arrival time                           0.497    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@8.000ns - clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.308ns (21.267%)  route 1.140ns (78.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns = ( 6.374 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.945ns
    Clock Pessimism Removal (CPR):    -0.675ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.654    -1.945    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X26Y49         FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDPE (Prop_fdpe_C_Q)         0.308    -1.637 f  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=22, routed)          1.140    -0.497    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X35Y51         FDCE                                         f  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     8.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    10.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     3.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     5.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.287     6.374    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X35Y51         FDCE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.675     5.698    
                         clock uncertainty           -0.069     5.629    
    SLICE_X35Y51         FDCE (Recov_fdce_C_CLR)     -0.255     5.374    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          5.374    
                         arrival time                           0.497    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@8.000ns - clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.308ns (21.267%)  route 1.140ns (78.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns = ( 6.374 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.945ns
    Clock Pessimism Removal (CPR):    -0.675ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.654    -1.945    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X26Y49         FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDPE (Prop_fdpe_C_Q)         0.308    -1.637 f  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=22, routed)          1.140    -0.497    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X35Y51         FDCE                                         f  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     8.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    10.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     3.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     5.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.287     6.374    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X35Y51         FDCE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.675     5.698    
                         clock uncertainty           -0.069     5.629    
    SLICE_X35Y51         FDCE (Recov_fdce_C_CLR)     -0.255     5.374    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          5.374    
                         arrival time                           0.497    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@8.000ns - clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.308ns (21.267%)  route 1.140ns (78.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns = ( 6.374 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.945ns
    Clock Pessimism Removal (CPR):    -0.675ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.654    -1.945    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X26Y49         FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDPE (Prop_fdpe_C_Q)         0.308    -1.637 f  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=22, routed)          1.140    -0.497    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X35Y51         FDCE                                         f  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     8.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    10.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     3.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     5.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.287     6.374    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X35Y51         FDCE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.675     5.698    
                         clock uncertainty           -0.069     5.629    
    SLICE_X35Y51         FDCE (Recov_fdce_C_CLR)     -0.255     5.374    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          5.374    
                         arrival time                           0.497    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@8.000ns - clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.308ns (21.267%)  route 1.140ns (78.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns = ( 6.374 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.945ns
    Clock Pessimism Removal (CPR):    -0.675ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.654    -1.945    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X26Y49         FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDPE (Prop_fdpe_C_Q)         0.308    -1.637 f  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=22, routed)          1.140    -0.497    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X35Y51         FDCE                                         f  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     8.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    10.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     3.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     5.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.287     6.374    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X35Y51         FDCE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.675     5.698    
                         clock uncertainty           -0.069     5.629    
    SLICE_X35Y51         FDCE (Recov_fdce_C_CLR)     -0.255     5.374    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          5.374    
                         arrival time                           0.497    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.872ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@8.000ns - clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.308ns (17.970%)  route 1.406ns (82.030%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 6.567 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.945ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.654    -1.945    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X26Y49         FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDPE (Prop_fdpe_C_Q)         0.308    -1.637 f  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=22, routed)          1.406    -0.231    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X40Y49         FDCE                                         f  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     8.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    10.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     3.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     5.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.480     6.567    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X40Y49         FDCE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.601     5.965    
                         clock uncertainty           -0.069     5.896    
    SLICE_X40Y49         FDCE (Recov_fdce_C_CLR)     -0.255     5.641    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          5.641    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  5.872    

Slack (MET) :             5.872ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@8.000ns - clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.308ns (17.970%)  route 1.406ns (82.030%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 6.567 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.945ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.200    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.594 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -3.719    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.599 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.654    -1.945    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X26Y49         FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDPE (Prop_fdpe_C_Q)         0.308    -1.637 f  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=22, routed)          1.406    -0.231    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X40Y49         FDCE                                         f  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    D5                                                0.000     8.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     8.853 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    10.002    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     3.214 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.974    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     5.087 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       1.480     6.567    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X40Y49         FDCE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.601     5.965    
                         clock uncertainty           -0.069     5.896    
    SLICE_X40Y49         FDCE (Recov_fdce_C_CLR)     -0.255     5.641    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                          5.641    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  5.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns - clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.049%)  route 0.147ns (57.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.548ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782    -1.951 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756    -1.195    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.169 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.582    -0.587    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X26Y50         FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDPE (Prop_fdpe_C_Q)         0.107    -0.480 f  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.147    -0.333    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X26Y49         FDCE                                         f  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.855    -0.548    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X26Y49         FDCE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.225    -0.322    
    SLICE_X26Y49         FDCE (Remov_fdce_C_CLR)     -0.086    -0.408    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns - clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.049%)  route 0.147ns (57.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.548ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782    -1.951 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756    -1.195    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.169 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.582    -0.587    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X26Y50         FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDPE (Prop_fdpe_C_Q)         0.107    -0.480 f  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.147    -0.333    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X26Y49         FDCE                                         f  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.855    -0.548    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X26Y49         FDCE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.225    -0.322    
    SLICE_X26Y49         FDCE (Remov_fdce_C_CLR)     -0.086    -0.408    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns - clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.049%)  route 0.147ns (57.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.548ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782    -1.951 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756    -1.195    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.169 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.582    -0.587    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X26Y50         FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDPE (Prop_fdpe_C_Q)         0.107    -0.480 f  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.147    -0.333    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X26Y49         FDPE                                         f  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.855    -0.548    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X26Y49         FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.225    -0.322    
    SLICE_X26Y49         FDPE (Remov_fdpe_C_PRE)     -0.088    -0.410    pz_7z030_axieth_i/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns - clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.173%)  route 0.147ns (61.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.620ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782    -1.951 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756    -1.195    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.169 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.634    -0.535    pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X25Y49         FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDPE (Prop_fdpe_C_Q)         0.091    -0.444 f  pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.147    -0.297    pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X25Y50         FDCE                                         f  pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.783    -0.620    pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X25Y50         FDCE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.225    -0.394    
    SLICE_X25Y50         FDCE (Remov_fdce_C_CLR)     -0.107    -0.501    pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns - clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.173%)  route 0.147ns (61.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.620ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782    -1.951 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756    -1.195    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.169 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.634    -0.535    pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X25Y49         FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDPE (Prop_fdpe_C_Q)         0.091    -0.444 f  pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.147    -0.297    pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X25Y50         FDCE                                         f  pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.783    -0.620    pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X25Y50         FDCE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.225    -0.394    
    SLICE_X25Y50         FDCE (Remov_fdce_C_CLR)     -0.107    -0.501    pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns - clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.173%)  route 0.147ns (61.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.620ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782    -1.951 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756    -1.195    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.169 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.634    -0.535    pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X25Y49         FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDPE (Prop_fdpe_C_Q)         0.091    -0.444 f  pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.147    -0.297    pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X25Y50         FDPE                                         f  pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.783    -0.620    pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X25Y50         FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.225    -0.394    
    SLICE_X25Y50         FDPE (Remov_fdpe_C_PRE)     -0.110    -0.504    pz_7z030_axieth_i/axi_mem_intercon/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns - clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.091ns (32.600%)  route 0.188ns (67.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.583ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782    -1.951 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756    -1.195    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.169 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.669    -0.500    pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X5Y45          FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.091    -0.409 f  pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.188    -0.221    pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X7Y50          FDPE                                         f  pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.820    -0.583    pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X7Y50          FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.225    -0.357    
    SLICE_X7Y50          FDPE (Remov_fdpe_C_PRE)     -0.110    -0.467    pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns - clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.091ns (32.600%)  route 0.188ns (67.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.583ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782    -1.951 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756    -1.195    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.169 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.669    -0.500    pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X5Y45          FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.091    -0.409 f  pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.188    -0.221    pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X7Y50          FDPE                                         f  pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.820    -0.583    pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X7Y50          FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.225    -0.357    
    SLICE_X7Y50          FDPE (Remov_fdpe_C_PRE)     -0.110    -0.467    pz_7z030_axieth_i/axi_mem_intercon/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns - clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.091ns (25.769%)  route 0.262ns (74.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.672ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782    -1.951 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756    -1.195    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.169 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.529    -0.640    pz_7z030_axieth_i/axi_mem_intercon/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X56Y73         FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDPE (Prop_fdpe_C_Q)         0.091    -0.549 f  pz_7z030_axieth_i/axi_mem_intercon/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.262    -0.287    pz_7z030_axieth_i/axi_mem_intercon/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X58Y77         FDPE                                         f  pz_7z030_axieth_i/axi_mem_intercon/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.731    -0.672    pz_7z030_axieth_i/axi_mem_intercon/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X58Y77         FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.225    -0.446    
    SLICE_X58Y77         FDPE (Remov_fdpe_C_PRE)     -0.090    -0.536    pz_7z030_axieth_i/axi_mem_intercon/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_mem_intercon/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_mem_intercon/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_pz_7z030_axieth_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns - clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.091ns (25.769%)  route 0.262ns (74.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.672ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.831    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782    -1.951 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756    -1.195    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.169 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.529    -0.640    pz_7z030_axieth_i/axi_mem_intercon/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X56Y73         FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDPE (Prop_fdpe_C_Q)         0.091    -0.549 f  pz_7z030_axieth_i/axi_mem_intercon/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.262    -0.287    pz_7z030_axieth_i/axi_mem_intercon/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X58Y77         FDPE                                         f  pz_7z030_axieth_i/axi_mem_intercon/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pz_7z030_axieth_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ref_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.961    pz_7z030_axieth_i/clk_wiz_0/inst/clk_in1_pz_7z030_axieth_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.256 r  pz_7z030_axieth_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.433    pz_7z030_axieth_i/clk_wiz_0/inst/clk_out1_pz_7z030_axieth_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.403 r  pz_7z030_axieth_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28029, routed)       0.731    -0.672    pz_7z030_axieth_i/axi_mem_intercon/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X58Y77         FDPE                                         r  pz_7z030_axieth_i/axi_mem_intercon/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.225    -0.446    
    SLICE_X58Y77         FDPE (Remov_fdpe_C_PRE)     -0.090    -0.536    pz_7z030_axieth_i/axi_mem_intercon/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.249    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rgmii_port_0_rxc
  To Clock:  rgmii_port_0_rxc

Setup :            0  Failing Endpoints,  Worst Slack        6.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.442ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.868ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (recovery check against rising-edge clock rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_0_rxc rise@8.000ns - rgmii_port_0_rxc rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.308ns (34.840%)  route 0.576ns (65.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.938ns = ( 9.938 - 8.000 ) 
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.670     0.670 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.481     1.151    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.377     1.528 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.658     2.186    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X118Y163       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y163       FDRE (Prop_fdre_C_Q)         0.308     2.494 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.576     3.070    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X118Y164       FDCE                                         f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      8.000     8.000 r  
    B4                                                0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.545     8.545 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.407     8.952    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.370     9.322 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.616     9.938    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X118Y164       FDCE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism              0.227    10.165    
                         clock uncertainty           -0.035    10.129    
    SLICE_X118Y164       FDCE (Recov_fdce_C_CLR)     -0.192     9.937    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                          9.937    
                         arrival time                          -3.070    
  -------------------------------------------------------------------
                         slack                                  6.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (removal check against rising-edge clock rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_0_rxc rise@0.000ns - rgmii_port_0_rxc rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.118ns (29.133%)  route 0.287ns (70.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.071     0.071 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.287    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.090     0.377 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.271     0.648    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X118Y163       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y163       FDRE (Prop_fdre_C_Q)         0.118     0.766 f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.287     1.053    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X118Y164       FDCE                                         f  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    B4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.487    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.093     0.580 r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.308     0.888    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X118Y164       FDCE                                         r  pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism             -0.227     0.661    
    SLICE_X118Y164       FDCE (Remov_fdce_C_CLR)     -0.050     0.611    pz_7z030_axieth_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1f27_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         -0.611    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.442    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rgmii_port_1_rxc
  To Clock:  rgmii_port_1_rxc

Setup :            0  Failing Endpoints,  Worst Slack        7.055ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.306ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.055ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (recovery check against rising-edge clock rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_1_rxc rise@8.000ns - rgmii_port_1_rxc rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.269ns (38.460%)  route 0.430ns (61.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.924ns = ( 9.924 - 8.000 ) 
    Source Clock Delay      (SCD):    2.168ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.663     0.663 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.481     1.144    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.377     1.521 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.647     2.168    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X117Y172       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y172       FDRE (Prop_fdre_C_Q)         0.269     2.437 f  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.430     2.868    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X118Y172       FDCE                                         f  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      8.000     8.000 r  
    D3                                                0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.539     8.539 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.407     8.946    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.370     9.316 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.608     9.924    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X118Y172       FDCE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism              0.227    10.150    
                         clock uncertainty           -0.035    10.115    
    SLICE_X118Y172       FDCE (Recov_fdce_C_CLR)     -0.192     9.923    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                          9.923    
                         arrival time                          -2.868    
  -------------------------------------------------------------------
                         slack                                  7.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (removal check against rising-edge clock rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_1_rxc rise@0.000ns - rgmii_port_1_rxc rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.100ns (37.254%)  route 0.168ns (62.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.065     0.065 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.281    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.090     0.371 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.264     0.635    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X117Y172       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y172       FDRE (Prop_fdre_C_Q)         0.100     0.735 f  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.168     0.903    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X118Y172       FDCE                                         f  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.480    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.093     0.573 r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.300     0.873    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X118Y172       FDCE                                         r  pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism             -0.227     0.647    
    SLICE_X118Y172       FDCE (Remov_fdce_C_CLR)     -0.050     0.597    pz_7z030_axieth_i/axi_ethernet_1/inst/mac/inst/bd_df76_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         -0.597    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.306    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rgmii_port_2_rxc
  To Clock:  rgmii_port_2_rxc

Setup :            0  Failing Endpoints,  Worst Slack        6.985ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.985ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (recovery check against rising-edge clock rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_2_rxc rise@8.000ns - rgmii_port_2_rxc rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.269ns (39.478%)  route 0.412ns (60.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.016ns = ( 10.016 - 8.000 ) 
    Source Clock Delay      (SCD):    2.265ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    T2                                                0.000     0.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.697     0.697 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.481     1.178    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.377     1.555 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.710     2.265    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X110Y115       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDRE (Prop_fdre_C_Q)         0.269     2.534 f  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.412     2.946    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X109Y117       FDCE                                         f  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      8.000     8.000 r  
    T2                                                0.000     8.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.572     8.572 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.407     8.979    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.370     9.349 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.667    10.016    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X109Y117       FDCE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism              0.206    10.222    
                         clock uncertainty           -0.035    10.187    
    SLICE_X109Y117       FDCE (Recov_fdce_C_CLR)     -0.255     9.932    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                          9.932    
                         arrival time                          -2.946    
  -------------------------------------------------------------------
                         slack                                  6.985    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (removal check against rising-edge clock rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_2_rxc rise@0.000ns - rgmii_port_2_rxc rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.100ns (35.922%)  route 0.178ns (64.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.942ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    T2                                                0.000     0.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.098     0.098 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.314    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.090     0.404 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.299     0.703    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X110Y115       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDRE (Prop_fdre_C_Q)         0.100     0.803 f  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.178     0.981    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X109Y117       FDCE                                         f  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    T2                                                0.000     0.000 r  rgmii_port_2_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc
    T2                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.514    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.093     0.607 r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.335     0.942    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X109Y117       FDCE                                         r  pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism             -0.203     0.739    
    SLICE_X109Y117       FDCE (Remov_fdce_C_CLR)     -0.069     0.670    pz_7z030_axieth_i/axi_ethernet_2/inst/mac/inst/bd_df86_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.311    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rgmii_port_3_rxc
  To Clock:  rgmii_port_3_rxc

Setup :            0  Failing Endpoints,  Worst Slack        6.928ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.928ns  (required time - arrival time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (recovery check against rising-edge clock rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_3_rxc rise@8.000ns - rgmii_port_3_rxc rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.269ns (35.333%)  route 0.492ns (64.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 9.958 - 8.000 ) 
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    U2                                                0.000     0.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.696     0.696 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.481     1.177    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     1.554 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.651     2.205    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X119Y119       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y119       FDRE (Prop_fdre_C_Q)         0.269     2.474 f  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.492     2.967    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X119Y120       FDCE                                         f  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      8.000     8.000 r  
    U2                                                0.000     8.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     8.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.571     8.571 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.407     8.978    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     9.348 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.610     9.958    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X119Y120       FDCE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism              0.227    10.185    
                         clock uncertainty           -0.035    10.150    
    SLICE_X119Y120       FDCE (Recov_fdce_C_CLR)     -0.255     9.895    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -2.967    
  -------------------------------------------------------------------
                         slack                                  6.928    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (removal check against rising-edge clock rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_3_rxc rise@0.000ns - rgmii_port_3_rxc rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.100ns (29.212%)  route 0.242ns (70.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.670ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    U2                                                0.000     0.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.097     0.097 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.313    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090     0.403 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.267     0.670    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X119Y119       FDRE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y119       FDRE (Prop_fdre_C_Q)         0.100     0.770 f  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.242     1.013    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X119Y120       FDCE                                         f  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    U2                                                0.000     0.000 r  rgmii_port_3_rxc (IN)
                         net (fo=0)                   0.000     0.000    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc
    U2                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.513    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093     0.606 r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=2121, routed)        0.302     0.908    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X119Y120       FDCE                                         r  pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism             -0.227     0.681    
    SLICE_X119Y120       FDCE (Remov_fdce_C_CLR)     -0.069     0.612    pz_7z030_axieth_i/axi_ethernet_3/inst/mac/inst/bd_1fd7_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         -0.612    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.400    





