Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto bade65d856d84da2aa0cba8b2edf716b --incr --debug typical --relax --mt 8 -L work -L secureip --snapshot vivado_tb_CoraZ7_behav work.vivado_tb_CoraZ7 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package work.common
Compiling package ieee.math_real
Compiling architecture logic of entity work.i2c_master [\i2c_master(input_clk=125000000,...]
Compiling architecture behavioral of entity work.i2c_user_lcd [\i2c_user_lcd(bus_clk=100000)\]
Compiling architecture behavioral of entity work.i2c_user_adc [\i2c_user_adc(bus_clk=100000)\]
Compiling architecture behavioral of entity work.pwm [pwm_default]
Compiling architecture behavioral of entity work.clock_gen [clock_gen_default]
Compiling architecture behavioral of entity work.btn_debounce_toggle [\btn_debounce_toggle(cntr_max="0...]
Compiling architecture arch of entity work.Reset_Delay [reset_delay_default]
Compiling architecture behavioral of entity work.top_level [top_level_default]
Compiling architecture behavioral of entity work.CoraZ7 [coraz7_default]
Compiling architecture tb of entity work.vivado_tb_coraz7
Built simulation snapshot vivado_tb_CoraZ7_behav
