// Seed: 1297847984
module module_0 ();
  bit id_1;
  logic [-1 : -1] id_2;
  assign module_1.id_12 = 0;
  assign id_2 = id_2;
  always @(1 or posedge id_2 + 1) id_1 = id_2;
  logic id_3;
  localparam id_4 = 1;
endmodule
module module_1 #(
    parameter id_12 = 32'd40
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12
);
  input wire _id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  wire [id_12 : 1] id_13;
endmodule
