{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607294330140 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607294330165 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 06 19:38:49 2020 " "Processing started: Sun Dec 06 19:38:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607294330165 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607294330165 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_pipeline -c MIPS_pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_pipeline -c MIPS_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607294330166 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607294333586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_pipeline-arch_name " "Found design unit 1: MIPS_pipeline-arch_name" {  } { { "MIPS_pipeline.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/MIPS_pipeline.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607294365912 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_pipeline " "Found entity 1: MIPS_pipeline" {  } { { "MIPS_pipeline.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/MIPS_pipeline.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607294365912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607294365912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontroleula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontroleula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidadeControleULA-arch_name " "Found design unit 1: unidadeControleULA-arch_name" {  } { { "unidadeControleULA.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/unidadeControleULA.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607294365946 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidadeControleULA " "Found entity 1: unidadeControleULA" {  } { { "unidadeControleULA.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/unidadeControleULA.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607294365946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607294365946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrolefd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrolefd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidadeControleFD-arch_name " "Found design unit 1: unidadeControleFD-arch_name" {  } { { "unidadeControleFD.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/unidadeControleFD.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607294365982 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidadeControleFD " "Found entity 1: unidadeControleFD" {  } { { "unidadeControleFD.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/unidadeControleFD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607294365982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607294365982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/ULA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607294366021 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607294366021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607294366021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607294366064 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607294366064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607294366064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/somaConstante.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607294366104 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/somaConstante.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607294366104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607294366104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shftleft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shftleft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shftLEFT-arch_name " "Found design unit 1: shftLEFT-arch_name" {  } { { "shftLEFT.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/shftLEFT.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607294366139 ""} { "Info" "ISGN_ENTITY_NAME" "1 shftLEFT " "Found entity 1: shftLEFT" {  } { { "shftLEFT.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/shftLEFT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607294366139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607294366139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/ROMMIPS.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607294366183 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607294366183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607294366183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "RegistradorGenerico.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/RegistradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607294366237 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "RegistradorGenerico.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/RegistradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607294366237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607294366237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rammips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/RAMMIPS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607294366273 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607294366273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607294366273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/muxGenerico4x1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607294366307 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607294366307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607294366307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607294366334 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607294366334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607294366334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendesinalgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendesinalgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/estendeSinalGenerico.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607294366364 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607294366364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607294366364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constantesmips.vhd 1 0 " "Found 1 design units, including 0 entities, in source file constantesmips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constantesMIPS " "Found design unit 1: constantesMIPS" {  } { { "constantesMIPS.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/constantesMIPS.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607294366390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607294366390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/bancoRegistradores.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607294366414 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/bancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607294366414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607294366414 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_pipeline " "Elaborating entity \"MIPS_pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607294367246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 muxGenerico4x1:MUX_jump " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"muxGenerico4x1:MUX_jump\"" {  } { { "MIPS_pipeline.vhd" "MUX_jump" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/MIPS_pipeline.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607294367570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "MIPS_pipeline.vhd" "PC" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/MIPS_pipeline.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607294367589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:somadorPC " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:somadorPC\"" {  } { { "MIPS_pipeline.vhd" "somadorPC" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/MIPS_pipeline.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607294367607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:ROM_mips " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:ROM_mips\"" {  } { { "MIPS_pipeline.vhd" "ROM_mips" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/MIPS_pipeline.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607294367625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:etapaBusca " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:etapaBusca\"" {  } { { "MIPS_pipeline.vhd" "etapaBusca" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/MIPS_pipeline.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607294367647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadeControleFD unidadeControleFD:UC " "Elaborating entity \"unidadeControleFD\" for hierarchy \"unidadeControleFD:UC\"" {  } { { "MIPS_pipeline.vhd" "UC" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/MIPS_pipeline.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607294367665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:bancoRegistrador " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:bancoRegistrador\"" {  } { { "MIPS_pipeline.vhd" "bancoRegistrador" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/MIPS_pipeline.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607294367695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico estendeSinalGenerico:extensor " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"estendeSinalGenerico:extensor\"" {  } { { "MIPS_pipeline.vhd" "extensor" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/MIPS_pipeline.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607294367725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX_LUI " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX_LUI\"" {  } { { "MIPS_pipeline.vhd" "MUX_LUI" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/MIPS_pipeline.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607294367748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:REG_ID " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:REG_ID\"" {  } { { "MIPS_pipeline.vhd" "REG_ID" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/MIPS_pipeline.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607294367779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico somadorGenerico:somador_somador " "Elaborating entity \"somadorGenerico\" for hierarchy \"somadorGenerico:somador_somador\"" {  } { { "MIPS_pipeline.vhd" "somador_somador" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/MIPS_pipeline.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607294367800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shftLEFT shftLEFT:LEFT_sinal_extendido " "Elaborating entity \"shftLEFT\" for hierarchy \"shftLEFT:LEFT_sinal_extendido\"" {  } { { "MIPS_pipeline.vhd" "LEFT_sinal_extendido" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/MIPS_pipeline.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607294367819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA\"" {  } { { "MIPS_pipeline.vhd" "ULA" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/MIPS_pipeline.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607294367839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadeControleULA unidadeControleULA:UC_ULA " "Elaborating entity \"unidadeControleULA\" for hierarchy \"unidadeControleULA:UC_ULA\"" {  } { { "MIPS_pipeline.vhd" "UC_ULA" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/MIPS_pipeline.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607294367874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 muxGenerico4x1:mux_RT_RD " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"muxGenerico4x1:mux_RT_RD\"" {  } { { "MIPS_pipeline.vhd" "mux_RT_RD" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/MIPS_pipeline.vhd" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607294367905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:REG_EX " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:REG_EX\"" {  } { { "MIPS_pipeline.vhd" "REG_EX" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/MIPS_pipeline.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607294367929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS RAMMIPS:RAM_mips " "Elaborating entity \"RAMMIPS\" for hierarchy \"RAMMIPS:RAM_mips\"" {  } { { "MIPS_pipeline.vhd" "RAM_mips" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/MIPS_pipeline.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607294367958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:REG_MEM " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:REG_MEM\"" {  } { { "MIPS_pipeline.vhd" "REG_MEM" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/MIPS_pipeline.vhd" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607294367981 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "bancoRegistradores:bancoRegistrador\|registrador_rtl_0 " "Inferred RAM node \"bancoRegistradores:bancoRegistrador\|registrador_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1607294369574 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "bancoRegistradores:bancoRegistrador\|registrador_rtl_1 " "Inferred RAM node \"bancoRegistradores:bancoRegistrador\|registrador_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1607294369583 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROMMIPS:ROM_mips\|memROM " "RAM logic \"ROMMIPS:ROM_mips\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/ROMMIPS.vhd" 91 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1607294369585 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1607294369585 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAMMIPS:RAM_mips\|memRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAMMIPS:RAM_mips\|memRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE RAMcontent.mif " "Parameter INIT_FILE set to RAMcontent.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "bancoRegistradores:bancoRegistrador\|registrador_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"bancoRegistradores:bancoRegistrador\|registrador_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif " "Parameter INIT_FILE set to db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "bancoRegistradores:bancoRegistrador\|registrador_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"bancoRegistradores:bancoRegistrador\|registrador_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif " "Parameter INIT_FILE set to db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607294370405 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607294370405 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1607294370405 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAMMIPS:RAM_mips\|altsyncram:memRAM_rtl_0 " "Elaborated megafunction instantiation \"RAMMIPS:RAM_mips\|altsyncram:memRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607294370734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAMMIPS:RAM_mips\|altsyncram:memRAM_rtl_0 " "Instantiated megafunction \"RAMMIPS:RAM_mips\|altsyncram:memRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607294370734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607294370734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607294370734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607294370734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607294370734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607294370734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607294370734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607294370734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607294370734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607294370734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607294370734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607294370734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607294370734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607294370734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE RAMcontent.mif " "Parameter \"INIT_FILE\" = \"RAMcontent.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607294370734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607294370734 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607294370734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3jp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3jp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3jp1 " "Found entity 1: altsyncram_3jp1" {  } { { "db/altsyncram_3jp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/db/altsyncram_3jp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607294370932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607294370932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bancoRegistradores:bancoRegistrador\|altsyncram:registrador_rtl_0 " "Elaborated megafunction instantiation \"bancoRegistradores:bancoRegistrador\|altsyncram:registrador_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607294371024 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bancoRegistradores:bancoRegistrador\|altsyncram:registrador_rtl_0 " "Instantiated megafunction \"bancoRegistradores:bancoRegistrador\|altsyncram:registrador_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607294371024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607294371024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607294371024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607294371024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607294371024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607294371024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607294371024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607294371024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607294371024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607294371024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607294371024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607294371024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607294371024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607294371024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607294371024 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607294371024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d1p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d1p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d1p1 " "Found entity 1: altsyncram_d1p1" {  } { { "db/altsyncram_d1p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_pipeline/db/altsyncram_d1p1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607294371281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607294371281 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607294374706 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607294377873 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607294377873 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1060 " "Implemented 1060 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607294378505 ""} { "Info" "ICUT_CUT_TM_OPINS" "134 " "Implemented 134 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607294378505 ""} { "Info" "ICUT_CUT_TM_LCELLS" "829 " "Implemented 829 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607294378505 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1607294378505 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607294378505 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607294378600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 06 19:39:38 2020 " "Processing ended: Sun Dec 06 19:39:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607294378600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607294378600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:31 " "Total CPU time (on all processors): 00:01:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607294378600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607294378600 ""}
