Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri May 12 10:15:55 2023
| Host         : DESKTOP-H9O19A2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fpga_wrapper_timing_summary_routed.rpt -pb fpga_wrapper_timing_summary_routed.pb -rpx fpga_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/exec_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.672        0.000                      0                 1948        0.050        0.000                      0                 1948       18.750        0.000                       0                   869  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         32.672        0.000                      0                 1929        0.050        0.000                      0                 1929       18.750        0.000                       0                   869  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              34.066        0.000                      0                   19        1.057        0.000                      0                   19  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       32.672ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.672ns  (required time - arrival time)
  Source:                 fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.699ns  (logic 2.189ns (32.678%)  route 4.510ns (67.322%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 42.701 - 40.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         1.682     2.990    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X6Y48          FDRE                                         r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.478     3.468 r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.070     4.538    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47][15]
    SLICE_X10Y50         LUT3 (Prop_lut3_I1_O)        0.301     4.839 f  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           1.030     5.868    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X10Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.992 r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2/O
                         net (fo=20, routed)          1.598     7.591    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X8Y45          LUT4 (Prop_lut4_I3_O)        0.124     7.715 r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.715    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X8Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.248 r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.248    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.571 r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.812     9.383    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X9Y47          LUT3 (Prop_lut3_I0_O)        0.306     9.689 r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     9.689    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1_n_0
    SLICE_X9Y47          FDRE                                         r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    41.101    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    41.192 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         1.508    42.701    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X9Y47          FDRE                                         r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.230    42.931    
                         clock uncertainty           -0.601    42.330    
    SLICE_X9Y47          FDRE (Setup_fdre_C_D)        0.031    42.361    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         42.361    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                 32.672    

Slack (MET) :             32.700ns  (required time - arrival time)
  Source:                 fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.714ns  (logic 2.212ns (32.948%)  route 4.502ns (67.052%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 42.700 - 40.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         1.682     2.990    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X6Y48          FDRE                                         r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.478     3.468 r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.070     4.538    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47][15]
    SLICE_X10Y50         LUT3 (Prop_lut3_I1_O)        0.301     4.839 f  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           1.030     5.868    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X10Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.992 r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2/O
                         net (fo=20, routed)          1.598     7.591    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X8Y45          LUT4 (Prop_lut4_I3_O)        0.124     7.715 r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.715    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X8Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.248 r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.248    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.563 r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.804     9.367    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X9Y44          LUT3 (Prop_lut3_I0_O)        0.337     9.704 r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.704    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1_n_0
    SLICE_X9Y44          FDRE                                         r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    41.101    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    41.192 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         1.507    42.700    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X9Y44          FDRE                                         r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.230    42.930    
                         clock uncertainty           -0.601    42.329    
    SLICE_X9Y44          FDRE (Setup_fdre_C_D)        0.075    42.404    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         42.404    
                         arrival time                          -9.704    
  -------------------------------------------------------------------
                         slack                                 32.700    

Slack (MET) :             32.882ns  (required time - arrival time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.555ns  (logic 3.203ns (48.865%)  route 3.352ns (51.135%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 42.700 - 40.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         1.680     2.988    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/s00_axi_aclk
    SLICE_X13Y42         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.419     3.407 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[3]/Q
                         net (fo=8, routed)           0.972     4.379    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/do_reg[7][3]
    SLICE_X15Y40         LUT6 (Prop_lut6_I3_O)        0.297     4.676 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9/O
                         net (fo=2, routed)           0.795     5.471    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9_n_0
    SLICE_X16Y40         LUT4 (Prop_lut4_I0_O)        0.153     5.624 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_1/O
                         net (fo=2, routed)           0.679     6.303    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res_reg[7]_2[1]
    SLICE_X16Y40         LUT5 (Prop_lut5_I4_O)        0.331     6.634 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.634    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/do_reg[7][3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.010 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.010    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.333 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__1/O[1]
                         net (fo=2, routed)           0.905     8.239    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/R[9]
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.306     8.545 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res[8]_i_4/O
                         net (fo=1, routed)           0.000     8.545    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res[8]_i_4_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.095 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.095    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/CO[0]
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.209 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.209    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[12]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.543 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.543    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[16]_i_1_n_6
    SLICE_X11Y43         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    41.101    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    41.192 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         1.507    42.700    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X11Y43         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[17]/C
                         clock pessimism              0.264    42.964    
                         clock uncertainty           -0.601    42.363    
    SLICE_X11Y43         FDCE (Setup_fdce_C_D)        0.062    42.425    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[17]
  -------------------------------------------------------------------
                         required time                         42.425    
                         arrival time                          -9.543    
  -------------------------------------------------------------------
                         slack                                 32.882    

Slack (MET) :             32.977ns  (required time - arrival time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 3.108ns (48.113%)  route 3.352ns (51.887%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 42.700 - 40.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         1.680     2.988    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/s00_axi_aclk
    SLICE_X13Y42         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.419     3.407 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[3]/Q
                         net (fo=8, routed)           0.972     4.379    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/do_reg[7][3]
    SLICE_X15Y40         LUT6 (Prop_lut6_I3_O)        0.297     4.676 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9/O
                         net (fo=2, routed)           0.795     5.471    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9_n_0
    SLICE_X16Y40         LUT4 (Prop_lut4_I0_O)        0.153     5.624 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_1/O
                         net (fo=2, routed)           0.679     6.303    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res_reg[7]_2[1]
    SLICE_X16Y40         LUT5 (Prop_lut5_I4_O)        0.331     6.634 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.634    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/do_reg[7][3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.010 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.010    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.333 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__1/O[1]
                         net (fo=2, routed)           0.905     8.239    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/R[9]
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.306     8.545 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res[8]_i_4/O
                         net (fo=1, routed)           0.000     8.545    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res[8]_i_4_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.095 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.095    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/CO[0]
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.209 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.209    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[12]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.448 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.448    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[16]_i_1_n_5
    SLICE_X11Y43         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    41.101    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    41.192 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         1.507    42.700    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X11Y43         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[18]/C
                         clock pessimism              0.264    42.964    
                         clock uncertainty           -0.601    42.363    
    SLICE_X11Y43         FDCE (Setup_fdce_C_D)        0.062    42.425    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[18]
  -------------------------------------------------------------------
                         required time                         42.425    
                         arrival time                          -9.448    
  -------------------------------------------------------------------
                         slack                                 32.977    

Slack (MET) :             32.993ns  (required time - arrival time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.444ns  (logic 3.092ns (47.984%)  route 3.352ns (52.016%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 42.700 - 40.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         1.680     2.988    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/s00_axi_aclk
    SLICE_X13Y42         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.419     3.407 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[3]/Q
                         net (fo=8, routed)           0.972     4.379    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/do_reg[7][3]
    SLICE_X15Y40         LUT6 (Prop_lut6_I3_O)        0.297     4.676 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9/O
                         net (fo=2, routed)           0.795     5.471    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9_n_0
    SLICE_X16Y40         LUT4 (Prop_lut4_I0_O)        0.153     5.624 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_1/O
                         net (fo=2, routed)           0.679     6.303    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res_reg[7]_2[1]
    SLICE_X16Y40         LUT5 (Prop_lut5_I4_O)        0.331     6.634 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.634    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/do_reg[7][3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.010 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.010    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.333 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__1/O[1]
                         net (fo=2, routed)           0.905     8.239    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/R[9]
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.306     8.545 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res[8]_i_4/O
                         net (fo=1, routed)           0.000     8.545    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res[8]_i_4_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.095 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.095    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/CO[0]
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.209 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.209    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[12]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.432 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.432    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[16]_i_1_n_7
    SLICE_X11Y43         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    41.101    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    41.192 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         1.507    42.700    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X11Y43         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[16]/C
                         clock pessimism              0.264    42.964    
                         clock uncertainty           -0.601    42.363    
    SLICE_X11Y43         FDCE (Setup_fdce_C_D)        0.062    42.425    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[16]
  -------------------------------------------------------------------
                         required time                         42.425    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                 32.993    

Slack (MET) :             32.995ns  (required time - arrival time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.441ns  (logic 3.089ns (47.960%)  route 3.352ns (52.040%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 42.699 - 40.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         1.680     2.988    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/s00_axi_aclk
    SLICE_X13Y42         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.419     3.407 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[3]/Q
                         net (fo=8, routed)           0.972     4.379    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/do_reg[7][3]
    SLICE_X15Y40         LUT6 (Prop_lut6_I3_O)        0.297     4.676 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9/O
                         net (fo=2, routed)           0.795     5.471    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9_n_0
    SLICE_X16Y40         LUT4 (Prop_lut4_I0_O)        0.153     5.624 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_1/O
                         net (fo=2, routed)           0.679     6.303    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res_reg[7]_2[1]
    SLICE_X16Y40         LUT5 (Prop_lut5_I4_O)        0.331     6.634 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.634    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/do_reg[7][3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.010 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.010    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.333 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__1/O[1]
                         net (fo=2, routed)           0.905     8.239    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/R[9]
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.306     8.545 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res[8]_i_4/O
                         net (fo=1, routed)           0.000     8.545    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res[8]_i_4_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.095 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.095    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/CO[0]
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.429 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.429    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[12]_i_1_n_6
    SLICE_X11Y42         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    41.101    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    41.192 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         1.506    42.699    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X11Y42         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[13]/C
                         clock pessimism              0.264    42.963    
                         clock uncertainty           -0.601    42.362    
    SLICE_X11Y42         FDCE (Setup_fdce_C_D)        0.062    42.424    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[13]
  -------------------------------------------------------------------
                         required time                         42.424    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                 32.995    

Slack (MET) :             33.016ns  (required time - arrival time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.420ns  (logic 3.068ns (47.790%)  route 3.352ns (52.210%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 42.699 - 40.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         1.680     2.988    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/s00_axi_aclk
    SLICE_X13Y42         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.419     3.407 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[3]/Q
                         net (fo=8, routed)           0.972     4.379    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/do_reg[7][3]
    SLICE_X15Y40         LUT6 (Prop_lut6_I3_O)        0.297     4.676 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9/O
                         net (fo=2, routed)           0.795     5.471    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9_n_0
    SLICE_X16Y40         LUT4 (Prop_lut4_I0_O)        0.153     5.624 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_1/O
                         net (fo=2, routed)           0.679     6.303    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res_reg[7]_2[1]
    SLICE_X16Y40         LUT5 (Prop_lut5_I4_O)        0.331     6.634 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.634    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/do_reg[7][3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.010 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.010    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.333 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__1/O[1]
                         net (fo=2, routed)           0.905     8.239    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/R[9]
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.306     8.545 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res[8]_i_4/O
                         net (fo=1, routed)           0.000     8.545    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res[8]_i_4_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.095 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.095    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/CO[0]
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.408 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.408    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[12]_i_1_n_4
    SLICE_X11Y42         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    41.101    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    41.192 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         1.506    42.699    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X11Y42         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[15]/C
                         clock pessimism              0.264    42.963    
                         clock uncertainty           -0.601    42.362    
    SLICE_X11Y42         FDCE (Setup_fdce_C_D)        0.062    42.424    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[15]
  -------------------------------------------------------------------
                         required time                         42.424    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                 33.016    

Slack (MET) :             33.076ns  (required time - arrival time)
  Source:                 fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.339ns  (logic 2.095ns (33.047%)  route 4.244ns (66.953%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 42.701 - 40.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         1.682     2.990    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X6Y48          FDRE                                         r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.478     3.468 r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.070     4.538    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47][15]
    SLICE_X10Y50         LUT3 (Prop_lut3_I1_O)        0.301     4.839 f  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           1.030     5.868    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X10Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.992 r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2/O
                         net (fo=20, routed)          1.598     7.591    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X8Y45          LUT4 (Prop_lut4_I3_O)        0.124     7.715 r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.715    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X8Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.248 r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.248    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.487 r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.547     9.033    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X9Y47          LUT3 (Prop_lut3_I0_O)        0.296     9.329 r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.329    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1_n_0
    SLICE_X9Y47          FDRE                                         r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    41.101    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    41.192 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         1.508    42.701    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X9Y47          FDRE                                         r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.230    42.931    
                         clock uncertainty           -0.601    42.330    
    SLICE_X9Y47          FDRE (Setup_fdre_C_D)        0.075    42.405    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         42.405    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                 33.076    

Slack (MET) :             33.090ns  (required time - arrival time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.346ns  (logic 2.994ns (47.181%)  route 3.352ns (52.819%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 42.699 - 40.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         1.680     2.988    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/s00_axi_aclk
    SLICE_X13Y42         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.419     3.407 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[3]/Q
                         net (fo=8, routed)           0.972     4.379    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/do_reg[7][3]
    SLICE_X15Y40         LUT6 (Prop_lut6_I3_O)        0.297     4.676 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9/O
                         net (fo=2, routed)           0.795     5.471    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9_n_0
    SLICE_X16Y40         LUT4 (Prop_lut4_I0_O)        0.153     5.624 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_1/O
                         net (fo=2, routed)           0.679     6.303    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res_reg[7]_2[1]
    SLICE_X16Y40         LUT5 (Prop_lut5_I4_O)        0.331     6.634 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.634    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/do_reg[7][3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.010 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.010    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.333 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__1/O[1]
                         net (fo=2, routed)           0.905     8.239    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/R[9]
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.306     8.545 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res[8]_i_4/O
                         net (fo=1, routed)           0.000     8.545    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res[8]_i_4_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.095 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.095    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/CO[0]
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.334 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.334    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[12]_i_1_n_5
    SLICE_X11Y42         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    41.101    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    41.192 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         1.506    42.699    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X11Y42         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[14]/C
                         clock pessimism              0.264    42.963    
                         clock uncertainty           -0.601    42.362    
    SLICE_X11Y42         FDCE (Setup_fdce_C_D)        0.062    42.424    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[14]
  -------------------------------------------------------------------
                         required time                         42.424    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                 33.090    

Slack (MET) :             33.106ns  (required time - arrival time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.330ns  (logic 2.978ns (47.048%)  route 3.352ns (52.952%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 42.699 - 40.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         1.680     2.988    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/s00_axi_aclk
    SLICE_X13Y42         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.419     3.407 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[3]/Q
                         net (fo=8, routed)           0.972     4.379    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/do_reg[7][3]
    SLICE_X15Y40         LUT6 (Prop_lut6_I3_O)        0.297     4.676 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9/O
                         net (fo=2, routed)           0.795     5.471    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9_n_0
    SLICE_X16Y40         LUT4 (Prop_lut4_I0_O)        0.153     5.624 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_1/O
                         net (fo=2, routed)           0.679     6.303    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res_reg[7]_2[1]
    SLICE_X16Y40         LUT5 (Prop_lut5_I4_O)        0.331     6.634 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.634    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/do_reg[7][3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.010 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.010    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.333 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__1/O[1]
                         net (fo=2, routed)           0.905     8.239    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/R[9]
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.306     8.545 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res[8]_i_4/O
                         net (fo=1, routed)           0.000     8.545    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res[8]_i_4_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.095 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.095    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/CO[0]
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.318 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.318    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[12]_i_1_n_7
    SLICE_X11Y42         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    41.101    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    41.192 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         1.506    42.699    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X11Y42         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[12]/C
                         clock pessimism              0.264    42.963    
                         clock uncertainty           -0.601    42.362    
    SLICE_X11Y42         FDCE (Setup_fdce_C_D)        0.062    42.424    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[12]
  -------------------------------------------------------------------
                         required time                         42.424    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                 33.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.818%)  route 0.186ns (59.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         0.584     0.925    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/Q
                         net (fo=1, routed)           0.186     1.238    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[25]
    SLICE_X2Y50          FDRE                                         r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         0.853     1.223    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y50          FDRE                                         r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)        -0.006     1.188    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.367%)  route 0.189ns (59.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         0.582     0.923    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.189     1.240    fpga_i/processing_system7_0/inst/M_AXI_GP0_BID[7]
    PS7_X0Y0             PS7                                          r  fpga_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         0.893     1.263    fpga_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  fpga_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[7])
                                                     -0.053     1.181    fpga_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.775%)  route 0.232ns (62.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         0.582     0.923    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.232     1.296    fpga_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  fpga_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         0.893     1.263    fpga_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  fpga_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.234    fpga_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.909%)  route 0.193ns (60.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         0.582     0.923    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.193     1.243    fpga_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  fpga_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         0.893     1.263    fpga_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  fpga_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                     -0.054     1.180    fpga_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.743%)  route 0.194ns (60.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         0.582     0.923    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.194     1.245    fpga_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  fpga_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         0.893     1.263    fpga_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  fpga_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    fpga_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.223ns (50.292%)  route 0.220ns (49.708%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         0.584     0.925    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[5]/Q
                         net (fo=1, routed)           0.220     1.273    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[5]
    SLICE_X3Y49          LUT3 (Prop_lut3_I2_O)        0.095     1.368 r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.368    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[5]_i_1__1_n_0
    SLICE_X3Y49          FDRE                                         r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         0.854     1.224    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y49          FDRE                                         r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.107     1.302    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.809%)  route 0.211ns (62.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         0.584     0.925    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.211     1.263    fpga_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  fpga_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         0.893     1.263    fpga_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  fpga_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.180    fpga_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.820%)  route 0.253ns (64.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         0.584     0.925    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.253     1.318    fpga_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  fpga_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         0.893     1.263    fpga_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  fpga_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.234    fpga_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.530%)  route 0.280ns (66.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         0.582     0.923    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.280     1.343    fpga_i/processing_system7_0/inst/M_AXI_GP0_BID[0]
    PS7_X0Y0             PS7                                          r  fpga_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         0.893     1.263    fpga_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  fpga_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[0])
                                                      0.000     1.234    fpga_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         0.564     0.905    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y38          FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.164     1.069 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/Q
                         net (fo=1, routed)           0.145     1.214    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X8Y39          SRLC32E                                      r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         0.832     1.202    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y39          SRLC32E                                      r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.281     0.921    
    SLICE_X8Y39          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.104    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         40.000      37.845     BUFGCTRL_X0Y15  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C      n/a            1.000         40.000      39.000     SLICE_X10Y36    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C      n/a            1.000         40.000      39.000     SLICE_X10Y36    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDSE/C      n/a            1.000         40.000      39.000     SLICE_X10Y36    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         40.000      39.000     SLICE_X8Y36     fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         40.000      39.000     SLICE_X6Y47     fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         40.000      39.000     SLICE_X6Y47     fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         40.000      39.000     SLICE_X6Y47     fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         40.000      39.000     SLICE_X6Y47     fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         40.000      39.000     SLICE_X8Y48     fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         20.000      18.750     SLICE_X12Y42    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/RAM_reg_0_7_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         20.000      18.750     SLICE_X12Y42    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/RAM_reg_0_7_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         20.000      18.750     SLICE_X12Y42    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/RAM_reg_0_7_2_2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         20.000      18.750     SLICE_X12Y42    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/RAM_reg_0_7_3_3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         20.000      18.750     SLICE_X12Y41    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/RAM_reg_0_7_4_4/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         20.000      18.750     SLICE_X12Y41    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/RAM_reg_0_7_5_5/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         20.000      18.750     SLICE_X12Y41    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/RAM_reg_0_7_6_6/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         20.000      18.750     SLICE_X12Y41    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/RAM_reg_0_7_7_7/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         20.000      18.750     SLICE_X12Y42    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/RAM_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         20.000      18.750     SLICE_X12Y42    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/RAM_reg_0_7_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         20.000      18.750     SLICE_X12Y42    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/RAM_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         20.000      18.750     SLICE_X12Y42    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/RAM_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         20.000      18.750     SLICE_X12Y42    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/RAM_reg_0_7_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         20.000      18.750     SLICE_X12Y42    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/RAM_reg_0_7_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         20.000      18.750     SLICE_X12Y42    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/RAM_reg_0_7_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         20.000      18.750     SLICE_X12Y42    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/RAM_reg_0_7_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         20.000      18.750     SLICE_X12Y42    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/RAM_reg_0_7_3_3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         20.000      18.750     SLICE_X12Y42    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/RAM_reg_0_7_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         20.000      18.750     SLICE_X12Y41    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/RAM_reg_0_7_4_4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         20.000      18.750     SLICE_X12Y41    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/RAM_reg_0_7_4_4/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       34.066ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.066ns  (required time - arrival time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/last_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 0.828ns (16.993%)  route 4.045ns (83.007%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 42.697 - 40.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         1.675     2.983    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/s00_axi_aclk
    SLICE_X15Y42         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/last_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/last_reg[5]/Q
                         net (fo=4, routed)           1.176     4.615    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/last_reg__0[5]
    SLICE_X14Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.739 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/index[5]_i_9/O
                         net (fo=2, routed)           0.647     5.386    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/index[5]_i_9_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     5.510 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res[0]_i_7/O
                         net (fo=1, routed)           1.075     6.584    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res[0]_i_7_n_0
    SLICE_X13Y42         LUT4 (Prop_lut4_I2_O)        0.124     6.708 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res[0]_i_2/O
                         net (fo=19, routed)          1.147     7.856    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/mac_init
    SLICE_X11Y39         FDCE                                         f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    41.101    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    41.192 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         1.505    42.698    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X11Y39         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[0]/C
                         clock pessimism              0.230    42.928    
                         clock uncertainty           -0.601    42.327    
    SLICE_X11Y39         FDCE (Recov_fdce_C_CLR)     -0.405    41.922    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[0]
  -------------------------------------------------------------------
                         required time                         41.922    
                         arrival time                          -7.856    
  -------------------------------------------------------------------
                         slack                                 34.066    

Slack (MET) :             34.066ns  (required time - arrival time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/last_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 0.828ns (16.993%)  route 4.045ns (83.007%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 42.697 - 40.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         1.675     2.983    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/s00_axi_aclk
    SLICE_X15Y42         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/last_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/last_reg[5]/Q
                         net (fo=4, routed)           1.176     4.615    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/last_reg__0[5]
    SLICE_X14Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.739 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/index[5]_i_9/O
                         net (fo=2, routed)           0.647     5.386    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/index[5]_i_9_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     5.510 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res[0]_i_7/O
                         net (fo=1, routed)           1.075     6.584    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res[0]_i_7_n_0
    SLICE_X13Y42         LUT4 (Prop_lut4_I2_O)        0.124     6.708 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res[0]_i_2/O
                         net (fo=19, routed)          1.147     7.856    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/mac_init
    SLICE_X11Y39         FDCE                                         f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    41.101    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    41.192 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         1.505    42.698    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X11Y39         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[1]/C
                         clock pessimism              0.230    42.928    
                         clock uncertainty           -0.601    42.327    
    SLICE_X11Y39         FDCE (Recov_fdce_C_CLR)     -0.405    41.922    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[1]
  -------------------------------------------------------------------
                         required time                         41.922    
                         arrival time                          -7.856    
  -------------------------------------------------------------------
                         slack                                 34.066    

Slack (MET) :             34.066ns  (required time - arrival time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/last_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 0.828ns (16.993%)  route 4.045ns (83.007%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 42.697 - 40.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         1.675     2.983    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/s00_axi_aclk
    SLICE_X15Y42         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/last_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/last_reg[5]/Q
                         net (fo=4, routed)           1.176     4.615    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/last_reg__0[5]
    SLICE_X14Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.739 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/index[5]_i_9/O
                         net (fo=2, routed)           0.647     5.386    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/index[5]_i_9_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     5.510 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res[0]_i_7/O
                         net (fo=1, routed)           1.075     6.584    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res[0]_i_7_n_0
    SLICE_X13Y42         LUT4 (Prop_lut4_I2_O)        0.124     6.708 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res[0]_i_2/O
                         net (fo=19, routed)          1.147     7.856    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/mac_init
    SLICE_X11Y39         FDCE                                         f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    41.101    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    41.192 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         1.505    42.698    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X11Y39         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[2]/C
                         clock pessimism              0.230    42.928    
                         clock uncertainty           -0.601    42.327    
    SLICE_X11Y39         FDCE (Recov_fdce_C_CLR)     -0.405    41.922    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[2]
  -------------------------------------------------------------------
                         required time                         41.922    
                         arrival time                          -7.856    
  -------------------------------------------------------------------
                         slack                                 34.066    

Slack (MET) :             34.066ns  (required time - arrival time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/last_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 0.828ns (16.993%)  route 4.045ns (83.007%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 42.697 - 40.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         1.675     2.983    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/s00_axi_aclk
    SLICE_X15Y42         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/last_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/last_reg[5]/Q
                         net (fo=4, routed)           1.176     4.615    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/last_reg__0[5]
    SLICE_X14Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.739 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/index[5]_i_9/O
                         net (fo=2, routed)           0.647     5.386    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/index[5]_i_9_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     5.510 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res[0]_i_7/O
                         net (fo=1, routed)           1.075     6.584    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res[0]_i_7_n_0
    SLICE_X13Y42         LUT4 (Prop_lut4_I2_O)        0.124     6.708 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res[0]_i_2/O
                         net (fo=19, routed)          1.147     7.856    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/mac_init
    SLICE_X11Y39         FDCE                                         f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    41.101    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    41.192 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         1.505    42.698    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X11Y39         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[3]/C
                         clock pessimism              0.230    42.928    
                         clock uncertainty           -0.601    42.327    
    SLICE_X11Y39         FDCE (Recov_fdce_C_CLR)     -0.405    41.922    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[3]
  -------------------------------------------------------------------
                         required time                         41.922    
                         arrival time                          -7.856    
  -------------------------------------------------------------------
                         slack                                 34.066    

Slack (MET) :             34.115ns  (required time - arrival time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/last_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.824ns  (logic 0.828ns (17.165%)  route 3.996ns (82.835%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 42.697 - 40.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         1.675     2.983    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/s00_axi_aclk
    SLICE_X15Y42         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/last_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/last_reg[5]/Q
                         net (fo=4, routed)           1.176     4.615    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/last_reg__0[5]
    SLICE_X14Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.739 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/index[5]_i_9/O
                         net (fo=2, routed)           0.647     5.386    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/index[5]_i_9_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     5.510 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res[0]_i_7/O
                         net (fo=1, routed)           1.075     6.584    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res[0]_i_7_n_0
    SLICE_X13Y42         LUT4 (Prop_lut4_I2_O)        0.124     6.708 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res[0]_i_2/O
                         net (fo=19, routed)          1.098     7.807    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/mac_init
    SLICE_X11Y40         FDCE                                         f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    41.101    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    41.192 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         1.505    42.698    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X11Y40         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[4]/C
                         clock pessimism              0.230    42.928    
                         clock uncertainty           -0.601    42.327    
    SLICE_X11Y40         FDCE (Recov_fdce_C_CLR)     -0.405    41.922    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[4]
  -------------------------------------------------------------------
                         required time                         41.922    
                         arrival time                          -7.807    
  -------------------------------------------------------------------
                         slack                                 34.115    

Slack (MET) :             34.115ns  (required time - arrival time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/last_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.824ns  (logic 0.828ns (17.165%)  route 3.996ns (82.835%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 42.697 - 40.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         1.675     2.983    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/s00_axi_aclk
    SLICE_X15Y42         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/last_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/last_reg[5]/Q
                         net (fo=4, routed)           1.176     4.615    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/last_reg__0[5]
    SLICE_X14Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.739 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/index[5]_i_9/O
                         net (fo=2, routed)           0.647     5.386    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/index[5]_i_9_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     5.510 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res[0]_i_7/O
                         net (fo=1, routed)           1.075     6.584    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res[0]_i_7_n_0
    SLICE_X13Y42         LUT4 (Prop_lut4_I2_O)        0.124     6.708 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res[0]_i_2/O
                         net (fo=19, routed)          1.098     7.807    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/mac_init
    SLICE_X11Y40         FDCE                                         f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    41.101    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    41.192 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         1.505    42.698    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X11Y40         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[5]/C
                         clock pessimism              0.230    42.928    
                         clock uncertainty           -0.601    42.327    
    SLICE_X11Y40         FDCE (Recov_fdce_C_CLR)     -0.405    41.922    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[5]
  -------------------------------------------------------------------
                         required time                         41.922    
                         arrival time                          -7.807    
  -------------------------------------------------------------------
                         slack                                 34.115    

Slack (MET) :             34.115ns  (required time - arrival time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/last_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.824ns  (logic 0.828ns (17.165%)  route 3.996ns (82.835%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 42.697 - 40.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         1.675     2.983    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/s00_axi_aclk
    SLICE_X15Y42         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/last_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/last_reg[5]/Q
                         net (fo=4, routed)           1.176     4.615    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/last_reg__0[5]
    SLICE_X14Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.739 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/index[5]_i_9/O
                         net (fo=2, routed)           0.647     5.386    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/index[5]_i_9_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     5.510 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res[0]_i_7/O
                         net (fo=1, routed)           1.075     6.584    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res[0]_i_7_n_0
    SLICE_X13Y42         LUT4 (Prop_lut4_I2_O)        0.124     6.708 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res[0]_i_2/O
                         net (fo=19, routed)          1.098     7.807    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/mac_init
    SLICE_X11Y40         FDCE                                         f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    41.101    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    41.192 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         1.505    42.698    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X11Y40         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[6]/C
                         clock pessimism              0.230    42.928    
                         clock uncertainty           -0.601    42.327    
    SLICE_X11Y40         FDCE (Recov_fdce_C_CLR)     -0.405    41.922    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[6]
  -------------------------------------------------------------------
                         required time                         41.922    
                         arrival time                          -7.807    
  -------------------------------------------------------------------
                         slack                                 34.115    

Slack (MET) :             34.115ns  (required time - arrival time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/last_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.824ns  (logic 0.828ns (17.165%)  route 3.996ns (82.835%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 42.697 - 40.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         1.675     2.983    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/s00_axi_aclk
    SLICE_X15Y42         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/last_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/last_reg[5]/Q
                         net (fo=4, routed)           1.176     4.615    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/last_reg__0[5]
    SLICE_X14Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.739 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/index[5]_i_9/O
                         net (fo=2, routed)           0.647     5.386    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/index[5]_i_9_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     5.510 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res[0]_i_7/O
                         net (fo=1, routed)           1.075     6.584    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res[0]_i_7_n_0
    SLICE_X13Y42         LUT4 (Prop_lut4_I2_O)        0.124     6.708 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res[0]_i_2/O
                         net (fo=19, routed)          1.098     7.807    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/mac_init
    SLICE_X11Y40         FDCE                                         f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    41.101    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    41.192 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         1.505    42.698    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X11Y40         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[7]/C
                         clock pessimism              0.230    42.928    
                         clock uncertainty           -0.601    42.327    
    SLICE_X11Y40         FDCE (Recov_fdce_C_CLR)     -0.405    41.922    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[7]
  -------------------------------------------------------------------
                         required time                         41.922    
                         arrival time                          -7.807    
  -------------------------------------------------------------------
                         slack                                 34.115    

Slack (MET) :             34.119ns  (required time - arrival time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/last_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 0.828ns (17.172%)  route 3.994ns (82.828%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 42.700 - 40.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         1.675     2.983    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/s00_axi_aclk
    SLICE_X15Y42         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/last_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/last_reg[5]/Q
                         net (fo=4, routed)           1.176     4.615    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/last_reg__0[5]
    SLICE_X14Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.739 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/index[5]_i_9/O
                         net (fo=2, routed)           0.647     5.386    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/index[5]_i_9_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     5.510 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res[0]_i_7/O
                         net (fo=1, routed)           1.075     6.584    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res[0]_i_7_n_0
    SLICE_X13Y42         LUT4 (Prop_lut4_I2_O)        0.124     6.708 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res[0]_i_2/O
                         net (fo=19, routed)          1.097     7.805    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/mac_init
    SLICE_X11Y43         FDCE                                         f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    41.101    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    41.192 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         1.507    42.700    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X11Y43         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[16]/C
                         clock pessimism              0.230    42.930    
                         clock uncertainty           -0.601    42.329    
    SLICE_X11Y43         FDCE (Recov_fdce_C_CLR)     -0.405    41.924    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[16]
  -------------------------------------------------------------------
                         required time                         41.924    
                         arrival time                          -7.805    
  -------------------------------------------------------------------
                         slack                                 34.119    

Slack (MET) :             34.119ns  (required time - arrival time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/last_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 0.828ns (17.172%)  route 3.994ns (82.828%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 42.700 - 40.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         1.675     2.983    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/s00_axi_aclk
    SLICE_X15Y42         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/last_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/last_reg[5]/Q
                         net (fo=4, routed)           1.176     4.615    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/last_reg__0[5]
    SLICE_X14Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.739 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/index[5]_i_9/O
                         net (fo=2, routed)           0.647     5.386    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/index[5]_i_9_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     5.510 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res[0]_i_7/O
                         net (fo=1, routed)           1.075     6.584    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res[0]_i_7_n_0
    SLICE_X13Y42         LUT4 (Prop_lut4_I2_O)        0.124     6.708 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res[0]_i_2/O
                         net (fo=19, routed)          1.097     7.805    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/mac_init
    SLICE_X11Y43         FDCE                                         f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    41.101    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    41.192 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         1.507    42.700    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X11Y43         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[17]/C
                         clock pessimism              0.230    42.930    
                         clock uncertainty           -0.601    42.329    
    SLICE_X11Y43         FDCE (Recov_fdce_C_CLR)     -0.405    41.924    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[17]
  -------------------------------------------------------------------
                         required time                         41.924    
                         arrival time                          -7.805    
  -------------------------------------------------------------------
                         slack                                 34.119    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.226ns (23.068%)  route 0.754ns (76.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         0.585     0.926    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y43          FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.128     1.054 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=6, routed)           0.434     1.487    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/Q[1]
    SLICE_X13Y42         LUT4 (Prop_lut4_I0_O)        0.098     1.585 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res[0]_i_2/O
                         net (fo=19, routed)          0.320     1.905    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/mac_init
    SLICE_X11Y41         FDCE                                         f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         0.833     1.203    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X11Y41         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[10]/C
                         clock pessimism             -0.262     0.941    
    SLICE_X11Y41         FDCE (Remov_fdce_C_CLR)     -0.092     0.849    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.226ns (23.068%)  route 0.754ns (76.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         0.585     0.926    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y43          FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.128     1.054 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=6, routed)           0.434     1.487    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/Q[1]
    SLICE_X13Y42         LUT4 (Prop_lut4_I0_O)        0.098     1.585 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res[0]_i_2/O
                         net (fo=19, routed)          0.320     1.905    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/mac_init
    SLICE_X11Y41         FDCE                                         f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         0.833     1.203    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X11Y41         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[11]/C
                         clock pessimism             -0.262     0.941    
    SLICE_X11Y41         FDCE (Remov_fdce_C_CLR)     -0.092     0.849    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.226ns (23.068%)  route 0.754ns (76.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         0.585     0.926    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y43          FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.128     1.054 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=6, routed)           0.434     1.487    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/Q[1]
    SLICE_X13Y42         LUT4 (Prop_lut4_I0_O)        0.098     1.585 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res[0]_i_2/O
                         net (fo=19, routed)          0.320     1.905    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/mac_init
    SLICE_X11Y41         FDCE                                         f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         0.833     1.203    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X11Y41         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[8]/C
                         clock pessimism             -0.262     0.941    
    SLICE_X11Y41         FDCE (Remov_fdce_C_CLR)     -0.092     0.849    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.226ns (23.068%)  route 0.754ns (76.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         0.585     0.926    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y43          FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.128     1.054 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=6, routed)           0.434     1.487    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/Q[1]
    SLICE_X13Y42         LUT4 (Prop_lut4_I0_O)        0.098     1.585 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res[0]_i_2/O
                         net (fo=19, routed)          0.320     1.905    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/mac_init
    SLICE_X11Y41         FDCE                                         f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         0.833     1.203    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X11Y41         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[9]/C
                         clock pessimism             -0.262     0.941    
    SLICE_X11Y41         FDCE (Remov_fdce_C_CLR)     -0.092     0.849    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.120ns  (arrival time - required time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.226ns (21.668%)  route 0.817ns (78.332%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         0.585     0.926    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y43          FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.128     1.054 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=6, routed)           0.434     1.487    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/Q[1]
    SLICE_X13Y42         LUT4 (Prop_lut4_I0_O)        0.098     1.585 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res[0]_i_2/O
                         net (fo=19, routed)          0.383     1.969    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/mac_init
    SLICE_X11Y42         FDCE                                         f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         0.833     1.203    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X11Y42         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[12]/C
                         clock pessimism             -0.262     0.941    
    SLICE_X11Y42         FDCE (Remov_fdce_C_CLR)     -0.092     0.849    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.120ns  (arrival time - required time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.226ns (21.668%)  route 0.817ns (78.332%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         0.585     0.926    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y43          FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.128     1.054 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=6, routed)           0.434     1.487    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/Q[1]
    SLICE_X13Y42         LUT4 (Prop_lut4_I0_O)        0.098     1.585 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res[0]_i_2/O
                         net (fo=19, routed)          0.383     1.969    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/mac_init
    SLICE_X11Y42         FDCE                                         f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         0.833     1.203    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X11Y42         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[13]/C
                         clock pessimism             -0.262     0.941    
    SLICE_X11Y42         FDCE (Remov_fdce_C_CLR)     -0.092     0.849    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.120ns  (arrival time - required time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.226ns (21.668%)  route 0.817ns (78.332%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         0.585     0.926    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y43          FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.128     1.054 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=6, routed)           0.434     1.487    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/Q[1]
    SLICE_X13Y42         LUT4 (Prop_lut4_I0_O)        0.098     1.585 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res[0]_i_2/O
                         net (fo=19, routed)          0.383     1.969    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/mac_init
    SLICE_X11Y42         FDCE                                         f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         0.833     1.203    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X11Y42         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[14]/C
                         clock pessimism             -0.262     0.941    
    SLICE_X11Y42         FDCE (Remov_fdce_C_CLR)     -0.092     0.849    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.120ns  (arrival time - required time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.226ns (21.668%)  route 0.817ns (78.332%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         0.585     0.926    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y43          FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.128     1.054 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=6, routed)           0.434     1.487    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/Q[1]
    SLICE_X13Y42         LUT4 (Prop_lut4_I0_O)        0.098     1.585 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res[0]_i_2/O
                         net (fo=19, routed)          0.383     1.969    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/mac_init
    SLICE_X11Y42         FDCE                                         f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         0.833     1.203    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X11Y42         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[15]/C
                         clock pessimism             -0.262     0.941    
    SLICE_X11Y42         FDCE (Remov_fdce_C_CLR)     -0.092     0.849    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.172ns  (arrival time - required time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.226ns (20.613%)  route 0.870ns (79.387%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         0.585     0.926    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y43          FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.128     1.054 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=6, routed)           0.434     1.487    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/Q[1]
    SLICE_X13Y42         LUT4 (Prop_lut4_I0_O)        0.098     1.585 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res[0]_i_2/O
                         net (fo=19, routed)          0.437     2.022    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/mac_init
    SLICE_X11Y43         FDCE                                         f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         0.834     1.204    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X11Y43         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[16]/C
                         clock pessimism             -0.262     0.942    
    SLICE_X11Y43         FDCE (Remov_fdce_C_CLR)     -0.092     0.850    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.172ns  (arrival time - required time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.226ns (20.613%)  route 0.870ns (79.387%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         0.585     0.926    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y43          FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.128     1.054 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=6, routed)           0.434     1.487    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/Q[1]
    SLICE_X13Y42         LUT4 (Prop_lut4_I0_O)        0.098     1.585 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res[0]_i_2/O
                         net (fo=19, routed)          0.437     2.022    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/mac_init
    SLICE_X11Y43         FDCE                                         f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=869, routed)         0.834     1.204    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X11Y43         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[17]/C
                         clock pessimism             -0.262     0.942    
    SLICE_X11Y43         FDCE (Remov_fdce_C_CLR)     -0.092     0.850    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  1.172    





