;redcode
;assert 1
	SPL 0, <922
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD #0, -92
	ADD 12, @10
	SUB #72, @200
	SLT #270, <1
	JMZ 210, 60
	SUB @-127, 109
	MOV 12, @910
	SUB @-127, 109
	SLT -7, <-30
	JMP @12, #200
	JMP @12, #200
	ADD 12, @10
	ADD 12, @10
	SPL 0, <922
	CMP -7, -930
	SUB @-127, 109
	CMP @0, @2
	SUB #72, @200
	SUB <527, 101
	JMN @72, #300
	MOV #72, @200
	SUB #72, @200
	SUB <127, 181
	JMZ 210, 60
	SPL 0, <922
	SUB 0, 922
	SPL 0, <920
	JMN -7, @-20
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, <922
	JMZ -12, <10
	SUB 12, @10
	SLT -7, <-30
	DAT <72, <-300
	DAT <72, <300
	SUB <127, 181
	ADD 210, 60
	SUB <127, 181
	DAT <72, <300
	DAT <72, <-300
	SUB #72, @200
	SUB 12, @10
	SPL 0, <922
	MOV -1, <-20
	ADD 12, @10
	SUB #72, @200
	SLT 321, 40
	SUB @0, @2
	SUB #72, @200
	SPL 0, <922
	ADD 210, 60
