// Seed: 3467146252
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input logic id_3,
    output id_4,
    input id_5,
    input logic id_6,
    output logic id_7,
    output id_8
);
  type_15(
      1, id_1, id_5, 1'd0
  );
  logic id_9;
  assign id_8 = id_3;
  type_0 id_10 (
      .id_0(id_7),
      .id_1(id_0),
      .id_2(id_3),
      .id_3(id_5),
      .id_4((1))
  );
endmodule
