** Name: SymmetricalOpAmp94

.MACRO SymmetricalOpAmp94 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 out2FirstStage out2FirstStage sourceNmos sourceNmos nmos4 L=1e-6 W=10e-6
mDiodeTransistorPmos2 ibias ibias sourcePmos sourcePmos pmos4 L=2e-6 W=8e-6
mDiodeTransistorPmos3 inSourceStageBiasComplementarySecondStage inSourceStageBiasComplementarySecondStage sourcePmos sourcePmos pmos4 L=2e-6 W=379e-6
mDiodeTransistorPmos4 innerComplementarySecondStage innerComplementarySecondStage inSourceStageBiasComplementarySecondStage inSourceStageBiasComplementarySecondStage pmos4 L=2e-6 W=181e-6
mNormalTransistorNmos5 inSourceTransconductanceComplementarySecondStage out2FirstStage FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 nmos4 L=1e-6 W=147e-6
mNormalTransistorNmos6 innerComplementarySecondStage out2FirstStage TransconductanceComplementarySecondStageYinner TransconductanceComplementarySecondStageYinner nmos4 L=1e-6 W=382e-6
mNormalTransistorNmos7 out out2FirstStage SecondStageYinnerTransconductance SecondStageYinnerTransconductance nmos4 L=1e-6 W=382e-6
mNormalTransistorNmos8 out1FirstStage out2FirstStage FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 nmos4 L=1e-6 W=147e-6
mNormalTransistorNmos9 FirstStageYinnerTransistorStack1Load1 out1FirstStage sourceNmos sourceNmos nmos4 L=4e-6 W=53e-6
mNormalTransistorNmos10 FirstStageYinnerTransistorStack2Load1 inSourceTransconductanceComplementarySecondStage sourceNmos sourceNmos nmos4 L=4e-6 W=53e-6
mNormalTransistorNmos11 SecondStageYinnerTransconductance out1FirstStage sourceNmos sourceNmos nmos4 L=4e-6 W=141e-6
mNormalTransistorNmos12 TransconductanceComplementarySecondStageYinner inSourceTransconductanceComplementarySecondStage sourceNmos sourceNmos nmos4 L=4e-6 W=141e-6
mNormalTransistorPmos13 inSourceTransconductanceComplementarySecondStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance pmos4 L=4e-6 W=392e-6
mNormalTransistorPmos14 out innerComplementarySecondStage SecondStageYinnerStageBias SecondStageYinnerStageBias pmos4 L=2e-6 W=379e-6
mNormalTransistorPmos15 out1FirstStage in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance pmos4 L=4e-6 W=392e-6
mNormalTransistorPmos16 out2FirstStage ibias sourcePmos sourcePmos pmos4 L=2e-6 W=357e-6
mNormalTransistorPmos17 FirstStageYsourceTransconductance ibias sourcePmos sourcePmos pmos4 L=2e-6 W=548e-6
mNormalTransistorPmos18 SecondStageYinnerStageBias inSourceStageBiasComplementarySecondStage sourcePmos sourcePmos pmos4 L=2e-6 W=379e-6
Capacitor1 out sourceNmos 10e-12
.EOM SymmetricalOpAmp94

** Expected Performance Values: 
** Gain: 85 dB
** Power consumption: 14.9061 mW
** Area: 10218 (mu_m)^2
** Transit frequency: 64.8841 MHz
** Transit frequency with error factor: 64.8841 MHz
** Slew rate: 178.696 V/mu_s
** Phase margin: 67.0361Â°
** CMRR: 126 dB
** negPSRR: 56 dB
** posPSRR: 103 dB
** VoutMax: 3.40001 V
** VoutMin: 0.720001 V
** VcmMax: 3.62001 V
** VcmMin: -0.00999999 V


** Expected Currents: 
** NormalTransistorPmos: -445.724 muA
** NormalTransistorNmos: 347.754 muA
** NormalTransistorNmos: 347.753 muA
** NormalTransistorNmos: 347.754 muA
** NormalTransistorNmos: 347.753 muA
** NormalTransistorPmos: -695.507 muA
** NormalTransistorPmos: -347.753 muA
** NormalTransistorPmos: -347.753 muA
** NormalTransistorNmos: 910.02 muA
** NormalTransistorNmos: 910.021 muA
** NormalTransistorPmos: -910.019 muA
** NormalTransistorPmos: -910.02 muA
** DiodeTransistorPmos: -910.021 muA
** DiodeTransistorPmos: -910.022 muA
** NormalTransistorNmos: 910.022 muA
** NormalTransistorNmos: 910.021 muA
** DiodeTransistorNmos: 445.725 muA
** DiodeTransistorPmos: -9.99899 muA


** Expected Voltages: 
** ibias: 4.06101  V
** in1: 2.5  V
** in2: 2.5  V
** inSourceStageBiasComplementarySecondStage: 3.91601  V
** inSourceTransconductanceComplementarySecondStage: 0.960001  V
** innerComplementarySecondStage: 2.60201  V
** out: 2.5  V
** out1FirstStage: 0.960001  V
** out2FirstStage: 1.12701  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerTransistorStack1Load1: 0.555001  V
** innerTransistorStack2Load1: 0.555001  V
** sourceTransconductance: 3.50801  V
** innerStageBias: 3.68201  V
** innerTransconductance: 0.555001  V
** inner: 0.555001  V


.END