{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1478018981589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1478018981599 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 01 17:49:41 2016 " "Processing started: Tue Nov 01 17:49:41 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1478018981599 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478018981599 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_rtc -c fpga_rtc " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_rtc -c fpga_rtc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478018981599 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1478018982659 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1478018982660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/skydrive/documenten/univ/es/git/fpga_seg/hw/modelsim/testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /skydrive/documenten/univ/es/git/fpga_seg/hw/modelsim/testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rtc_tb-bench " "Found design unit 1: rtc_tb-bench" {  } { { "../modelsim/testbench.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/modelsim/testbench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478018999464 ""} { "Info" "ISGN_ENTITY_NAME" "1 rtc_tb " "Found entity 1: rtc_tb" {  } { { "../modelsim/testbench.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/modelsim/testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478018999464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478018999464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtcmodule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtcmodule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rtc-comp " "Found design unit 1: rtc-comp" {  } { { "rtcmodule.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/rtcmodule.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478018999469 ""} { "Info" "ISGN_ENTITY_NAME" "1 rtc " "Found entity 1: rtc" {  } { { "rtcmodule.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/rtcmodule.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478018999469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478018999469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/skydrive/documenten/univ/es/git/fpga_seg/hw/hdl/de0_nano_soc_7_segment_extension.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /skydrive/documenten/univ/es/git/fpga_seg/hw/hdl/de0_nano_soc_7_segment_extension.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE0_Nano_Soc_7_segment_extension-rtl " "Found design unit 1: DE0_Nano_Soc_7_segment_extension-rtl" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 110 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478018999473 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_Soc_7_segment_extension " "Found entity 1: DE0_Nano_Soc_7_segment_extension" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478018999473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478018999473 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_Nano_Soc_7_segment_extension " "Elaborating entity \"DE0_Nano_Soc_7_segment_extension\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1478018999572 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_CONVST DE0_Nano_Soc_7_segment_extension.vhd(24) " "VHDL Signal Declaration warning at DE0_Nano_Soc_7_segment_extension.vhd(24): used implicit default value for signal \"ADC_CONVST\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1478018999575 "|DE0_Nano_Soc_7_segment_extension"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_SCK DE0_Nano_Soc_7_segment_extension.vhd(25) " "VHDL Signal Declaration warning at DE0_Nano_Soc_7_segment_extension.vhd(25): used implicit default value for signal \"ADC_SCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1478018999576 "|DE0_Nano_Soc_7_segment_extension"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_SDI DE0_Nano_Soc_7_segment_extension.vhd(26) " "VHDL Signal Declaration warning at DE0_Nano_Soc_7_segment_extension.vhd(26): used implicit default value for signal \"ADC_SDI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1478018999576 "|DE0_Nano_Soc_7_segment_extension"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LED DE0_Nano_Soc_7_segment_extension.vhd(42) " "VHDL Signal Declaration warning at DE0_Nano_Soc_7_segment_extension.vhd(42): used implicit default value for signal \"LED\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1478018999576 "|DE0_Nano_Soc_7_segment_extension"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SelSeg DE0_Nano_Soc_7_segment_extension.vhd(51) " "VHDL Signal Declaration warning at DE0_Nano_Soc_7_segment_extension.vhd(51): used implicit default value for signal \"SelSeg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1478018999577 "|DE0_Nano_Soc_7_segment_extension"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Reset_Led DE0_Nano_Soc_7_segment_extension.vhd(52) " "VHDL Signal Declaration warning at DE0_Nano_Soc_7_segment_extension.vhd(52): used implicit default value for signal \"Reset_Led\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1478018999577 "|DE0_Nano_Soc_7_segment_extension"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "nSelDig DE0_Nano_Soc_7_segment_extension.vhd(53) " "VHDL Signal Declaration warning at DE0_Nano_Soc_7_segment_extension.vhd(53): used implicit default value for signal \"nSelDig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1478018999577 "|DE0_Nano_Soc_7_segment_extension"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LedButton DE0_Nano_Soc_7_segment_extension.vhd(56) " "VHDL Signal Declaration warning at DE0_Nano_Soc_7_segment_extension.vhd(56): used implicit default value for signal \"LedButton\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1478018999577 "|DE0_Nano_Soc_7_segment_extension"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_DDR3_ADDR DE0_Nano_Soc_7_segment_extension.vhd(60) " "VHDL Signal Declaration warning at DE0_Nano_Soc_7_segment_extension.vhd(60): used implicit default value for signal \"HPS_DDR3_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1478018999578 "|DE0_Nano_Soc_7_segment_extension"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_DDR3_BA DE0_Nano_Soc_7_segment_extension.vhd(61) " "VHDL Signal Declaration warning at DE0_Nano_Soc_7_segment_extension.vhd(61): used implicit default value for signal \"HPS_DDR3_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1478018999578 "|DE0_Nano_Soc_7_segment_extension"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_DDR3_CAS_N DE0_Nano_Soc_7_segment_extension.vhd(62) " "VHDL Signal Declaration warning at DE0_Nano_Soc_7_segment_extension.vhd(62): used implicit default value for signal \"HPS_DDR3_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1478018999578 "|DE0_Nano_Soc_7_segment_extension"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_DDR3_CK_N DE0_Nano_Soc_7_segment_extension.vhd(63) " "VHDL Signal Declaration warning at DE0_Nano_Soc_7_segment_extension.vhd(63): used implicit default value for signal \"HPS_DDR3_CK_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1478018999578 "|DE0_Nano_Soc_7_segment_extension"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_DDR3_CK_P DE0_Nano_Soc_7_segment_extension.vhd(64) " "VHDL Signal Declaration warning at DE0_Nano_Soc_7_segment_extension.vhd(64): used implicit default value for signal \"HPS_DDR3_CK_P\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1478018999578 "|DE0_Nano_Soc_7_segment_extension"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_DDR3_CKE DE0_Nano_Soc_7_segment_extension.vhd(65) " "VHDL Signal Declaration warning at DE0_Nano_Soc_7_segment_extension.vhd(65): used implicit default value for signal \"HPS_DDR3_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1478018999578 "|DE0_Nano_Soc_7_segment_extension"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_DDR3_CS_N DE0_Nano_Soc_7_segment_extension.vhd(66) " "VHDL Signal Declaration warning at DE0_Nano_Soc_7_segment_extension.vhd(66): used implicit default value for signal \"HPS_DDR3_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1478018999579 "|DE0_Nano_Soc_7_segment_extension"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_DDR3_DM DE0_Nano_Soc_7_segment_extension.vhd(67) " "VHDL Signal Declaration warning at DE0_Nano_Soc_7_segment_extension.vhd(67): used implicit default value for signal \"HPS_DDR3_DM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1478018999579 "|DE0_Nano_Soc_7_segment_extension"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_DDR3_ODT DE0_Nano_Soc_7_segment_extension.vhd(71) " "VHDL Signal Declaration warning at DE0_Nano_Soc_7_segment_extension.vhd(71): used implicit default value for signal \"HPS_DDR3_ODT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 71 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1478018999579 "|DE0_Nano_Soc_7_segment_extension"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_DDR3_RAS_N DE0_Nano_Soc_7_segment_extension.vhd(72) " "VHDL Signal Declaration warning at DE0_Nano_Soc_7_segment_extension.vhd(72): used implicit default value for signal \"HPS_DDR3_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1478018999579 "|DE0_Nano_Soc_7_segment_extension"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_DDR3_RESET_N DE0_Nano_Soc_7_segment_extension.vhd(73) " "VHDL Signal Declaration warning at DE0_Nano_Soc_7_segment_extension.vhd(73): used implicit default value for signal \"HPS_DDR3_RESET_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 73 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1478018999579 "|DE0_Nano_Soc_7_segment_extension"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_DDR3_WE_N DE0_Nano_Soc_7_segment_extension.vhd(75) " "VHDL Signal Declaration warning at DE0_Nano_Soc_7_segment_extension.vhd(75): used implicit default value for signal \"HPS_DDR3_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 75 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1478018999579 "|DE0_Nano_Soc_7_segment_extension"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_ENET_GTX_CLK DE0_Nano_Soc_7_segment_extension.vhd(76) " "VHDL Signal Declaration warning at DE0_Nano_Soc_7_segment_extension.vhd(76): used implicit default value for signal \"HPS_ENET_GTX_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 76 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1478018999580 "|DE0_Nano_Soc_7_segment_extension"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_ENET_MDC DE0_Nano_Soc_7_segment_extension.vhd(78) " "VHDL Signal Declaration warning at DE0_Nano_Soc_7_segment_extension.vhd(78): used implicit default value for signal \"HPS_ENET_MDC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 78 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1478018999580 "|DE0_Nano_Soc_7_segment_extension"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_ENET_TX_DATA DE0_Nano_Soc_7_segment_extension.vhd(83) " "VHDL Signal Declaration warning at DE0_Nano_Soc_7_segment_extension.vhd(83): used implicit default value for signal \"HPS_ENET_TX_DATA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 83 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1478018999580 "|DE0_Nano_Soc_7_segment_extension"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_ENET_TX_EN DE0_Nano_Soc_7_segment_extension.vhd(84) " "VHDL Signal Declaration warning at DE0_Nano_Soc_7_segment_extension.vhd(84): used implicit default value for signal \"HPS_ENET_TX_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 84 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1478018999580 "|DE0_Nano_Soc_7_segment_extension"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_SD_CLK DE0_Nano_Soc_7_segment_extension.vhd(93) " "VHDL Signal Declaration warning at DE0_Nano_Soc_7_segment_extension.vhd(93): used implicit default value for signal \"HPS_SD_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 93 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1478018999581 "|DE0_Nano_Soc_7_segment_extension"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_SPIM_CLK DE0_Nano_Soc_7_segment_extension.vhd(96) " "VHDL Signal Declaration warning at DE0_Nano_Soc_7_segment_extension.vhd(96): used implicit default value for signal \"HPS_SPIM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 96 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1478018999581 "|DE0_Nano_Soc_7_segment_extension"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_SPIM_MOSI DE0_Nano_Soc_7_segment_extension.vhd(98) " "VHDL Signal Declaration warning at DE0_Nano_Soc_7_segment_extension.vhd(98): used implicit default value for signal \"HPS_SPIM_MOSI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 98 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1478018999581 "|DE0_Nano_Soc_7_segment_extension"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_UART_TX DE0_Nano_Soc_7_segment_extension.vhd(101) " "VHDL Signal Declaration warning at DE0_Nano_Soc_7_segment_extension.vhd(101): used implicit default value for signal \"HPS_UART_TX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 101 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1478018999581 "|DE0_Nano_Soc_7_segment_extension"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_USB_STP DE0_Nano_Soc_7_segment_extension.vhd(106) " "VHDL Signal Declaration warning at DE0_Nano_Soc_7_segment_extension.vhd(106): used implicit default value for signal \"HPS_USB_STP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 106 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1478018999582 "|DE0_Nano_Soc_7_segment_extension"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_CONV_USB_N " "bidirectional pin \"HPS_CONV_USB_N\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[0\] " "bidirectional pin \"HPS_DDR3_DQ\[0\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[1\] " "bidirectional pin \"HPS_DDR3_DQ\[1\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[2\] " "bidirectional pin \"HPS_DDR3_DQ\[2\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[3\] " "bidirectional pin \"HPS_DDR3_DQ\[3\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[4\] " "bidirectional pin \"HPS_DDR3_DQ\[4\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[5\] " "bidirectional pin \"HPS_DDR3_DQ\[5\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[6\] " "bidirectional pin \"HPS_DDR3_DQ\[6\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[7\] " "bidirectional pin \"HPS_DDR3_DQ\[7\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[8\] " "bidirectional pin \"HPS_DDR3_DQ\[8\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[9\] " "bidirectional pin \"HPS_DDR3_DQ\[9\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[10\] " "bidirectional pin \"HPS_DDR3_DQ\[10\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[11\] " "bidirectional pin \"HPS_DDR3_DQ\[11\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[12\] " "bidirectional pin \"HPS_DDR3_DQ\[12\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[13\] " "bidirectional pin \"HPS_DDR3_DQ\[13\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[14\] " "bidirectional pin \"HPS_DDR3_DQ\[14\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[15\] " "bidirectional pin \"HPS_DDR3_DQ\[15\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[16\] " "bidirectional pin \"HPS_DDR3_DQ\[16\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[17\] " "bidirectional pin \"HPS_DDR3_DQ\[17\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[18\] " "bidirectional pin \"HPS_DDR3_DQ\[18\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[19\] " "bidirectional pin \"HPS_DDR3_DQ\[19\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[20\] " "bidirectional pin \"HPS_DDR3_DQ\[20\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[21\] " "bidirectional pin \"HPS_DDR3_DQ\[21\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[22\] " "bidirectional pin \"HPS_DDR3_DQ\[22\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[23\] " "bidirectional pin \"HPS_DDR3_DQ\[23\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[24\] " "bidirectional pin \"HPS_DDR3_DQ\[24\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[25\] " "bidirectional pin \"HPS_DDR3_DQ\[25\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[26\] " "bidirectional pin \"HPS_DDR3_DQ\[26\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[27\] " "bidirectional pin \"HPS_DDR3_DQ\[27\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[28\] " "bidirectional pin \"HPS_DDR3_DQ\[28\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[29\] " "bidirectional pin \"HPS_DDR3_DQ\[29\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[30\] " "bidirectional pin \"HPS_DDR3_DQ\[30\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[31\] " "bidirectional pin \"HPS_DDR3_DQ\[31\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[0\] " "bidirectional pin \"HPS_DDR3_DQS_N\[0\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[1\] " "bidirectional pin \"HPS_DDR3_DQS_N\[1\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[2\] " "bidirectional pin \"HPS_DDR3_DQS_N\[2\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[3\] " "bidirectional pin \"HPS_DDR3_DQS_N\[3\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[0\] " "bidirectional pin \"HPS_DDR3_DQS_P\[0\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[1\] " "bidirectional pin \"HPS_DDR3_DQS_P\[1\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[2\] " "bidirectional pin \"HPS_DDR3_DQS_P\[2\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[3\] " "bidirectional pin \"HPS_DDR3_DQS_P\[3\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_ENET_INT_N " "bidirectional pin \"HPS_ENET_INT_N\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_ENET_MDIO " "bidirectional pin \"HPS_ENET_MDIO\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_GSENSOR_INT " "bidirectional pin \"HPS_GSENSOR_INT\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C0_SCLK " "bidirectional pin \"HPS_I2C0_SCLK\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C0_SDAT " "bidirectional pin \"HPS_I2C0_SDAT\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C1_SCLK " "bidirectional pin \"HPS_I2C1_SCLK\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 88 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C1_SDAT " "bidirectional pin \"HPS_I2C1_SDAT\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_KEY_N " "bidirectional pin \"HPS_KEY_N\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 90 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LED " "bidirectional pin \"HPS_LED\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LTC_GPIO " "bidirectional pin \"HPS_LTC_GPIO\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_SD_CMD " "bidirectional pin \"HPS_SD_CMD\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_SD_DATA\[0\] " "bidirectional pin \"HPS_SD_DATA\[0\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_SD_DATA\[1\] " "bidirectional pin \"HPS_SD_DATA\[1\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_SD_DATA\[2\] " "bidirectional pin \"HPS_SD_DATA\[2\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_SD_DATA\[3\] " "bidirectional pin \"HPS_SD_DATA\[3\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_SPIM_SS " "bidirectional pin \"HPS_SPIM_SS\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 99 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[0\] " "bidirectional pin \"HPS_USB_DATA\[0\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[1\] " "bidirectional pin \"HPS_USB_DATA\[1\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[2\] " "bidirectional pin \"HPS_USB_DATA\[2\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[3\] " "bidirectional pin \"HPS_USB_DATA\[3\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[4\] " "bidirectional pin \"HPS_USB_DATA\[4\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[5\] " "bidirectional pin \"HPS_USB_DATA\[5\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[6\] " "bidirectional pin \"HPS_USB_DATA\[6\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[7\] " "bidirectional pin \"HPS_USB_DATA\[7\]\" has no driver" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1478019000465 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1478019000465 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCK GND " "Pin \"ADC_SCK\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|ADC_SCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SDI GND " "Pin \"ADC_SDI\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|ADC_SDI"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SelSeg\[0\] GND " "Pin \"SelSeg\[0\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|SelSeg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SelSeg\[1\] GND " "Pin \"SelSeg\[1\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|SelSeg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SelSeg\[2\] GND " "Pin \"SelSeg\[2\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|SelSeg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SelSeg\[3\] GND " "Pin \"SelSeg\[3\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|SelSeg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SelSeg\[4\] GND " "Pin \"SelSeg\[4\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|SelSeg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SelSeg\[5\] GND " "Pin \"SelSeg\[5\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|SelSeg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SelSeg\[6\] GND " "Pin \"SelSeg\[6\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|SelSeg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SelSeg\[7\] GND " "Pin \"SelSeg\[7\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|SelSeg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reset_Led GND " "Pin \"Reset_Led\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|Reset_Led"} { "Warning" "WMLS_MLS_STUCK_PIN" "nSelDig\[0\] GND " "Pin \"nSelDig\[0\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|nSelDig[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nSelDig\[1\] GND " "Pin \"nSelDig\[1\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|nSelDig[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nSelDig\[2\] GND " "Pin \"nSelDig\[2\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|nSelDig[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nSelDig\[3\] GND " "Pin \"nSelDig\[3\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|nSelDig[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nSelDig\[4\] GND " "Pin \"nSelDig\[4\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|nSelDig[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nSelDig\[5\] GND " "Pin \"nSelDig\[5\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|nSelDig[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LedButton\[0\] GND " "Pin \"LedButton\[0\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|LedButton[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LedButton\[1\] GND " "Pin \"LedButton\[1\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|LedButton[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LedButton\[2\] GND " "Pin \"LedButton\[2\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|LedButton[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LedButton\[3\] GND " "Pin \"LedButton\[3\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|LedButton[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[0\] GND " "Pin \"HPS_DDR3_ADDR\[0\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|HPS_DDR3_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[1\] GND " "Pin \"HPS_DDR3_ADDR\[1\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|HPS_DDR3_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[2\] GND " "Pin \"HPS_DDR3_ADDR\[2\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|HPS_DDR3_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[3\] GND " "Pin \"HPS_DDR3_ADDR\[3\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|HPS_DDR3_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[4\] GND " "Pin \"HPS_DDR3_ADDR\[4\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|HPS_DDR3_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[5\] GND " "Pin \"HPS_DDR3_ADDR\[5\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|HPS_DDR3_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[6\] GND " "Pin \"HPS_DDR3_ADDR\[6\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|HPS_DDR3_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[7\] GND " "Pin \"HPS_DDR3_ADDR\[7\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|HPS_DDR3_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[8\] GND " "Pin \"HPS_DDR3_ADDR\[8\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|HPS_DDR3_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[9\] GND " "Pin \"HPS_DDR3_ADDR\[9\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|HPS_DDR3_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[10\] GND " "Pin \"HPS_DDR3_ADDR\[10\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|HPS_DDR3_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[11\] GND " "Pin \"HPS_DDR3_ADDR\[11\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|HPS_DDR3_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[12\] GND " "Pin \"HPS_DDR3_ADDR\[12\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|HPS_DDR3_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[13\] GND " "Pin \"HPS_DDR3_ADDR\[13\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|HPS_DDR3_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[14\] GND " "Pin \"HPS_DDR3_ADDR\[14\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|HPS_DDR3_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_BA\[0\] GND " "Pin \"HPS_DDR3_BA\[0\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|HPS_DDR3_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_BA\[1\] GND " "Pin \"HPS_DDR3_BA\[1\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|HPS_DDR3_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_BA\[2\] GND " "Pin \"HPS_DDR3_BA\[2\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|HPS_DDR3_BA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_CAS_N GND " "Pin \"HPS_DDR3_CAS_N\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|HPS_DDR3_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_CK_N GND " "Pin \"HPS_DDR3_CK_N\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|HPS_DDR3_CK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_CK_P GND " "Pin \"HPS_DDR3_CK_P\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|HPS_DDR3_CK_P"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_CKE GND " "Pin \"HPS_DDR3_CKE\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|HPS_DDR3_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_CS_N GND " "Pin \"HPS_DDR3_CS_N\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|HPS_DDR3_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[0\] GND " "Pin \"HPS_DDR3_DM\[0\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|HPS_DDR3_DM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[1\] GND " "Pin \"HPS_DDR3_DM\[1\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|HPS_DDR3_DM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[2\] GND " "Pin \"HPS_DDR3_DM\[2\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|HPS_DDR3_DM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[3\] GND " "Pin \"HPS_DDR3_DM\[3\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|HPS_DDR3_DM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ODT GND " "Pin \"HPS_DDR3_ODT\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|HPS_DDR3_ODT"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_RAS_N GND " "Pin \"HPS_DDR3_RAS_N\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|HPS_DDR3_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_RESET_N GND " "Pin \"HPS_DDR3_RESET_N\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|HPS_DDR3_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_WE_N GND " "Pin \"HPS_DDR3_WE_N\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|HPS_DDR3_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_GTX_CLK GND " "Pin \"HPS_ENET_GTX_CLK\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|HPS_ENET_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_MDC GND " "Pin \"HPS_ENET_MDC\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|HPS_ENET_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_DATA\[0\] GND " "Pin \"HPS_ENET_TX_DATA\[0\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|HPS_ENET_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_DATA\[1\] GND " "Pin \"HPS_ENET_TX_DATA\[1\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|HPS_ENET_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_DATA\[2\] GND " "Pin \"HPS_ENET_TX_DATA\[2\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|HPS_ENET_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_DATA\[3\] GND " "Pin \"HPS_ENET_TX_DATA\[3\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|HPS_ENET_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_EN GND " "Pin \"HPS_ENET_TX_EN\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|HPS_ENET_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_SD_CLK GND " "Pin \"HPS_SD_CLK\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|HPS_SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_SPIM_CLK GND " "Pin \"HPS_SPIM_CLK\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|HPS_SPIM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_SPIM_MOSI GND " "Pin \"HPS_SPIM_MOSI\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|HPS_SPIM_MOSI"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_UART_TX GND " "Pin \"HPS_UART_TX\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|HPS_UART_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_USB_STP GND " "Pin \"HPS_USB_STP\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478019000518 "|DE0_Nano_Soc_7_segment_extension|HPS_USB_STP"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1478019000518 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1478019000874 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478019000874 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "34 " "Design contains 34 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDO " "No output dependent on input pin \"ADC_SDO\"" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478019001100 "|DE0_Nano_Soc_7_segment_extension|ADC_SDO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK1_50 " "No output dependent on input pin \"FPGA_CLK1_50\"" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478019001100 "|DE0_Nano_Soc_7_segment_extension|FPGA_CLK1_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478019001100 "|DE0_Nano_Soc_7_segment_extension|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478019001100 "|DE0_Nano_Soc_7_segment_extension|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[0\] " "No output dependent on input pin \"KEY_N\[0\]\"" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478019001100 "|DE0_Nano_Soc_7_segment_extension|KEY_N[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[1\] " "No output dependent on input pin \"KEY_N\[1\]\"" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478019001100 "|DE0_Nano_Soc_7_segment_extension|KEY_N[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478019001100 "|DE0_Nano_Soc_7_segment_extension|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478019001100 "|DE0_Nano_Soc_7_segment_extension|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478019001100 "|DE0_Nano_Soc_7_segment_extension|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478019001100 "|DE0_Nano_Soc_7_segment_extension|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SwLed\[0\] " "No output dependent on input pin \"SwLed\[0\]\"" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478019001100 "|DE0_Nano_Soc_7_segment_extension|SwLed[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SwLed\[1\] " "No output dependent on input pin \"SwLed\[1\]\"" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478019001100 "|DE0_Nano_Soc_7_segment_extension|SwLed[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SwLed\[2\] " "No output dependent on input pin \"SwLed\[2\]\"" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478019001100 "|DE0_Nano_Soc_7_segment_extension|SwLed[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SwLed\[3\] " "No output dependent on input pin \"SwLed\[3\]\"" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478019001100 "|DE0_Nano_Soc_7_segment_extension|SwLed[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SwLed\[4\] " "No output dependent on input pin \"SwLed\[4\]\"" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478019001100 "|DE0_Nano_Soc_7_segment_extension|SwLed[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SwLed\[5\] " "No output dependent on input pin \"SwLed\[5\]\"" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478019001100 "|DE0_Nano_Soc_7_segment_extension|SwLed[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SwLed\[6\] " "No output dependent on input pin \"SwLed\[6\]\"" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478019001100 "|DE0_Nano_Soc_7_segment_extension|SwLed[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SwLed\[7\] " "No output dependent on input pin \"SwLed\[7\]\"" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478019001100 "|DE0_Nano_Soc_7_segment_extension|SwLed[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nButton\[0\] " "No output dependent on input pin \"nButton\[0\]\"" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478019001100 "|DE0_Nano_Soc_7_segment_extension|nButton[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nButton\[1\] " "No output dependent on input pin \"nButton\[1\]\"" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478019001100 "|DE0_Nano_Soc_7_segment_extension|nButton[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nButton\[2\] " "No output dependent on input pin \"nButton\[2\]\"" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478019001100 "|DE0_Nano_Soc_7_segment_extension|nButton[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nButton\[3\] " "No output dependent on input pin \"nButton\[3\]\"" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478019001100 "|DE0_Nano_Soc_7_segment_extension|nButton[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_DDR3_RZQ " "No output dependent on input pin \"HPS_DDR3_RZQ\"" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478019001100 "|DE0_Nano_Soc_7_segment_extension|HPS_DDR3_RZQ"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_CLK " "No output dependent on input pin \"HPS_ENET_RX_CLK\"" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478019001100 "|DE0_Nano_Soc_7_segment_extension|HPS_ENET_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[0\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[0\]\"" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478019001100 "|DE0_Nano_Soc_7_segment_extension|HPS_ENET_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[1\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[1\]\"" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478019001100 "|DE0_Nano_Soc_7_segment_extension|HPS_ENET_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[2\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[2\]\"" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478019001100 "|DE0_Nano_Soc_7_segment_extension|HPS_ENET_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[3\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[3\]\"" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478019001100 "|DE0_Nano_Soc_7_segment_extension|HPS_ENET_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DV " "No output dependent on input pin \"HPS_ENET_RX_DV\"" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478019001100 "|DE0_Nano_Soc_7_segment_extension|HPS_ENET_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_SPIM_MISO " "No output dependent on input pin \"HPS_SPIM_MISO\"" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478019001100 "|DE0_Nano_Soc_7_segment_extension|HPS_SPIM_MISO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_UART_RX " "No output dependent on input pin \"HPS_UART_RX\"" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478019001100 "|DE0_Nano_Soc_7_segment_extension|HPS_UART_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_USB_CLKOUT " "No output dependent on input pin \"HPS_USB_CLKOUT\"" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478019001100 "|DE0_Nano_Soc_7_segment_extension|HPS_USB_CLKOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_USB_DIR " "No output dependent on input pin \"HPS_USB_DIR\"" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478019001100 "|DE0_Nano_Soc_7_segment_extension|HPS_USB_DIR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_USB_NXT " "No output dependent on input pin \"HPS_USB_NXT\"" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478019001100 "|DE0_Nano_Soc_7_segment_extension|HPS_USB_NXT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1478019001100 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "225 " "Implemented 225 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1478019001102 ""} { "Info" "ICUT_CUT_TM_OPINS" "73 " "Implemented 73 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1478019001102 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "118 " "Implemented 118 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1478019001102 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1478019001102 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 258 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 258 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "962 " "Peak virtual memory: 962 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1478019001149 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 01 17:50:01 2016 " "Processing ended: Tue Nov 01 17:50:01 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1478019001149 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1478019001149 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1478019001149 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1478019001149 ""}
