DATA_ONLY,VAR_0
LCDC_DMA_CTRL_REG,VAR_1
LCDC_DUAL_FRAME_BUFFER_ENABLE,VAR_2
LCDC_PALETTE_LOAD_MODE,FUNC_0
LCDC_PALETTE_LOAD_MODE_MASK,VAR_3
LCDC_RASTER_CTRL_REG,VAR_4
LCDC_RASTER_ENABLE,VAR_5
drm_crtc_vblank_on,FUNC_1
ktime_get,FUNC_2
mutex_lock,FUNC_3
mutex_unlock,FUNC_4
pm_runtime_get_sync,FUNC_5
reset,FUNC_6
spin_lock_irqsave,FUNC_7
spin_unlock_irqrestore,FUNC_8
tilcdc_clear,FUNC_9
tilcdc_crtc_enable_irqs,FUNC_10
tilcdc_crtc_set_mode,FUNC_11
tilcdc_set,FUNC_12
tilcdc_write_mask,FUNC_13
to_tilcdc_crtc,FUNC_14
tilcdc_crtc_enable,FUNC_15
crtc,VAR_6
dev,VAR_7
tilcdc_crtc,VAR_8
flags,VAR_9
