verilog xil_defaultlib --include "../../../../fast_inverse_square_root_acc.srcs/sources_1/bd/fiser_fixed_acc/ipshared/ec67/hdl" --include "../../../../fast_inverse_square_root_acc.srcs/sources_1/bd/fiser_fixed_acc/ipshared/70cf/hdl" --include "../../../../fast_inverse_square_root_acc.srcs/sources_1/bd/fiser_fixed_acc/ip/fiser_fixed_acc_processing_system7_0_0" \
"../../../bd/fiser_fixed_acc/ip/fiser_fixed_acc_processing_system7_0_0/sim/fiser_fixed_acc_processing_system7_0_0.v" \

sv xil_defaultlib --include "../../../../fast_inverse_square_root_acc.srcs/sources_1/bd/fiser_fixed_acc/ipshared/ec67/hdl" --include "../../../../fast_inverse_square_root_acc.srcs/sources_1/bd/fiser_fixed_acc/ipshared/70cf/hdl" --include "../../../../fast_inverse_square_root_acc.srcs/sources_1/bd/fiser_fixed_acc/ip/fiser_fixed_acc_processing_system7_0_0" \
"../../../bd/fiser_fixed_acc/ipshared/438f/src/fisr_fixed_ip_v1_0_S00_AXI.v" \

verilog xil_defaultlib --include "../../../../fast_inverse_square_root_acc.srcs/sources_1/bd/fiser_fixed_acc/ipshared/ec67/hdl" --include "../../../../fast_inverse_square_root_acc.srcs/sources_1/bd/fiser_fixed_acc/ipshared/70cf/hdl" --include "../../../../fast_inverse_square_root_acc.srcs/sources_1/bd/fiser_fixed_acc/ip/fiser_fixed_acc_processing_system7_0_0" \
"../../../bd/fiser_fixed_acc/ipshared/438f/hdl/fisr_fixed_ip_v1_0.v" \
"../../../bd/fiser_fixed_acc/ip/fiser_fixed_acc_fisr_fixed_ip_0_0/sim/fiser_fixed_acc_fisr_fixed_ip_0_0.v" \
"../../../bd/fiser_fixed_acc/sim/fiser_fixed_acc.v" \
"../../../bd/fiser_fixed_acc/ip/fiser_fixed_acc_auto_pc_0/sim/fiser_fixed_acc_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
