[1] D. Alcantara, V. Volkov, S. Sengupta, M. Mitzenmacher,
J. Owens, and N. Amenta. Building an efﬁcient hash table
on the GPU. GPU Computing Gems, 2:39–53, 2011.
[2] J.A. Chapman, I. Ho, S. Sunkara, S. Luo, G.P. Schroth, and
D.S. Rokhsar. Meraculous: De Novo Genome Assembly with
Short Paired-End Reads. PLoS ONE, 6(8):1–13, 2011.
[3] S. Chen and S.W. Schlosser. Map-Reduce meets wider
varieties of applications. Intel Research Pittsburgh, Tech. Rep.
IRP-TR-08-05, 2008.
[4] Sanjay Ghemawat and Paul Menage. Tcmalloc: Threadcaching malloc, 2007.
Retrieved from: http://googperftools.sourceforge.net/doc/tcmalloc.html.
[5] S. Han, K. Jang, K. Park, and S. Moon. PacketShader: a GPUaccelerated software router. In Proc. of the ACM SIGCOMM
Conf., pages 195–206, 2010.
[6] B. He, W. Fang, Q. Luo, N.K. Govindaraju, and T. Wang.
Mars: a MapReduce framework on graphics processors. In
Proc. of the 17th Intl. Conﬂ. on Parallel Architectures and
Compilation Techniques, pages 260–269, 2008.
[7] C. Hong, D. Chen, W. Chen, W. Zheng, and H. Lin. MapCG:
writing parallel program portable between CPU and GPU. In
Proc. of the 19th Intl. Conf. on Parallel Architectures and
Compilation Techniques, pages 217–226, 2010.
[8] F. Khorasani, M. Belviranli, R. Gupta, and L. Bhuyan. Stadium Hashing: scalable and ﬂexible hashing on GPUs. In
Proc. of the 2015 Intl. Conf. on Parallel Architecture and
Compilation (PACT), pages 63–74, 2015.
[9] R. Mokhtari, A. Abbasi, F. Khunjush, and R. Azimi. Soren:
Adaptive MapReduce for Programmable GPUs. In Proc. of
the 4th Workshop on Programmability Issues for Multi-Core
Computers (MULTIPROG), pages 118–134, 2011.
[10] R. Mokhtari and M. Stumm. BigKernel – High Performance
CPU-GPU Communication Pipelining for Big Data-Style
Applications. In Proc. of the IEEE 28th Intl. Parallel and
Distributed Processing Symp. (IPDPS), pages 819–828, 2014.
[11] Nvidia. GP100 Pascal Whitepaper. Retrieved from: https :
//images.nvidia.com/content/pdf /tesla/whitepaper/
pascal−architecture − whitepaper.pdf , 2016.
[12] J. Talbot, R.M. Yoo, and C. Kozyrakis. Phoenix++: modular
MapReduce for shared-memory systems. In Proc. of the 2nd
Intl. workshop on MapReduce and its Applications, pages 9–
16, 2011.
[13] S. Tzeng and L. Wei. Parallel white noise generation on a
GPU via cryptographic hash. In Proc. of the 2008 Symp. on
Interactive 3D Graphics and Games, pages 79–87, 2008.
[14] K. Zhang, K. Wang, Y. Yuan, L. Guo, R. Lee, and X. Zhang.
Mega-KV: a case for GPUs to maximize the throughput of inmemory key-value stores. In Proc. of the VLDB Endowment,
pages 1226–1237, 2015.
[15] Y. Zhang, F. Mueller, X. Cui, and T. Potok. GPU-accelerated
text mining. In Proc. of the Workshop on Exploiting Parallelism Using GPUs and Other Hardware-assisted Methods,
pages 1–6, 2009.
[16] T. Zheng, D. Nellans, A. Zulﬁqar, M. Stephenson, and
S. Keckler. Towards high performance paged memory for
GPUs. In Proc. of the 2016 Intl. Symp. on High Performance
Computer Architecture (HPCA), pages 345–357, 2016.
