<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>axi_7segled</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>axi_7segled_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>1386e52f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>axi_7segled_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>1386e52f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>bd005ccc</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>dda4df14</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>CA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>CB</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>CC</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>CD</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>CE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>CF</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>CG</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DP</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/axi_7segled_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/char_led_control.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/clock_divider.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/hex2led.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/data2leds.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axi_7segled_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_e8c5d989</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/axi_7segled_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/char_led_control.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/clock_divider.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/hex2led.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/data2leds.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axi_7segled_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/axi_7segled_v1_0/data/axi_7segled.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_7segled_v1_0/data/axi_7segled.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_7segled_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_7segled_v1_0/src/axi_7segled.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_7segled_v1_0/src/axi_7segled.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_7segled_v1_0/src/axi_7segled_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/axi_7segled_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_dda4df14</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">axi_7segled_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">artix7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>axi_7segled_v1.0</xilinx:displayName>
      <xilinx:coreRevision>14</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-09-30T22:02:17Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3958d4f_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eb95400_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d775fc9_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61c82c45_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@624ff6ad_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ce1f337_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44eda205_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cc503e7_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@280319bc_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@207a0e1b_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cbe4200_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55de63dc_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d54a5f8_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33ce15e5_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f0a5e82_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@250f0766_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57846648_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47e6639f_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71a9c3a0_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e8ecf20_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7775ecc3_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@697a61a1_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28b696df_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@285afe22_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@786857d4_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42a90e07_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15edd16e_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a51e366_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ad78182_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dfd93fc_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61124554_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44aadcde_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@522b392e_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61429adb_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@756fbcea_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60495ab2_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@252eeb32_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bba331b_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54cb6e7d_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3677f98e_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73d51bc0_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6734197d_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23d5e020_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d1adf65_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77512c6a_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eb0a197_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@845ffe5_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39c731f4_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5429453e_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ca528f9_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38c89fd8_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2edb6093_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a22d8ff_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e80c48_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fbaf9ae_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@200dd344_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71c356c3_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@306cba10_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c303ae2_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17f2d596_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d926772_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31da97eb_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70d77fd7_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@246e14cf_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@482845cd_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a4788e1_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5657869f_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6406c931_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@116685b3_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@431d767f_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a5be3b7_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@334dc83d_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@124631a_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65bf5b75_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38848c21_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3972657c_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ae13460_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74996d33_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57a24901_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@231091c4_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56bcb9ef_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ad111ad_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a3fa801_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a052ae0_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b681866_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9241863_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@280de75f_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@221b996a_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ee901d6_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@544f236b_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4364fec4_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@543b789_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@482419b6_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@261154ad_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c212871_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@345e5463_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bbc50f8_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5628472e_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a40c356_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@794e0bb3_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b3441c_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53ab816d_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@392ddc09_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a795e29_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@612ddefb_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a347ea4_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cb5860a_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56e49f0_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@105a66b7_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2645d4c5_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dbcc2da_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26635fa1_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f28aab_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d26d6e1_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@180d248b_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e1cc266_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42dbcc69_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72f4250c_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@381f1a41_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68b03f5e_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@163bcec2_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27fde9db_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b1c959_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22b09444_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ceaeabc_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dc8d832_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aebda5d_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79bb6a8a_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56f7e172_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27e45189_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f0144b7_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48f7d76b_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@370f2b3e_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24ca417c_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d3fbb39_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64c01479_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@402605e8_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b86f5f5_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e26a366_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a3655bd_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ff0170c_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4951fec_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/axi_7segled_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="4ac2eb02"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="1e930980"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="cf71c902"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
