// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_81 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        p_read23,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
input  [17:0] p_read21;
input  [17:0] p_read22;
input  [17:0] p_read23;
output  [11:0] ap_return;
input   ap_ce;

reg   [17:0] p_read_186_reg_1408;
wire    ap_block_pp0_stage0_11001;
reg   [17:0] p_read_186_reg_1408_pp0_iter1_reg;
reg   [17:0] p_read_186_reg_1408_pp0_iter2_reg;
reg   [17:0] p_read_186_reg_1408_pp0_iter3_reg;
reg   [17:0] p_read_186_reg_1408_pp0_iter4_reg;
reg   [17:0] p_read_186_reg_1408_pp0_iter5_reg;
wire   [0:0] icmp_ln86_fu_418_p2;
reg   [0:0] icmp_ln86_reg_1413;
reg   [0:0] icmp_ln86_reg_1413_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1413_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1413_pp0_iter3_reg;
wire   [0:0] icmp_ln86_507_fu_424_p2;
reg   [0:0] icmp_ln86_507_reg_1424;
wire   [0:0] icmp_ln86_508_fu_430_p2;
reg   [0:0] icmp_ln86_508_reg_1429;
reg   [0:0] icmp_ln86_508_reg_1429_pp0_iter1_reg;
reg   [0:0] icmp_ln86_508_reg_1429_pp0_iter2_reg;
wire   [0:0] icmp_ln86_509_fu_436_p2;
reg   [0:0] icmp_ln86_509_reg_1435;
wire   [0:0] icmp_ln86_510_fu_442_p2;
reg   [0:0] icmp_ln86_510_reg_1441;
reg   [0:0] icmp_ln86_510_reg_1441_pp0_iter1_reg;
wire   [0:0] icmp_ln86_511_fu_448_p2;
reg   [0:0] icmp_ln86_511_reg_1447;
reg   [0:0] icmp_ln86_511_reg_1447_pp0_iter1_reg;
reg   [0:0] icmp_ln86_511_reg_1447_pp0_iter2_reg;
reg   [0:0] icmp_ln86_511_reg_1447_pp0_iter3_reg;
wire   [0:0] icmp_ln86_512_fu_454_p2;
reg   [0:0] icmp_ln86_512_reg_1453;
reg   [0:0] icmp_ln86_512_reg_1453_pp0_iter1_reg;
reg   [0:0] icmp_ln86_512_reg_1453_pp0_iter2_reg;
reg   [0:0] icmp_ln86_512_reg_1453_pp0_iter3_reg;
wire   [0:0] icmp_ln86_513_fu_460_p2;
reg   [0:0] icmp_ln86_513_reg_1459;
wire   [0:0] icmp_ln86_514_fu_466_p2;
reg   [0:0] icmp_ln86_514_reg_1465;
reg   [0:0] icmp_ln86_514_reg_1465_pp0_iter1_reg;
wire   [0:0] icmp_ln86_515_fu_472_p2;
reg   [0:0] icmp_ln86_515_reg_1471;
reg   [0:0] icmp_ln86_515_reg_1471_pp0_iter1_reg;
reg   [0:0] icmp_ln86_515_reg_1471_pp0_iter2_reg;
wire   [0:0] icmp_ln86_516_fu_478_p2;
reg   [0:0] icmp_ln86_516_reg_1477;
reg   [0:0] icmp_ln86_516_reg_1477_pp0_iter1_reg;
reg   [0:0] icmp_ln86_516_reg_1477_pp0_iter2_reg;
reg   [0:0] icmp_ln86_516_reg_1477_pp0_iter3_reg;
wire   [0:0] icmp_ln86_517_fu_484_p2;
reg   [0:0] icmp_ln86_517_reg_1483;
reg   [0:0] icmp_ln86_517_reg_1483_pp0_iter1_reg;
reg   [0:0] icmp_ln86_517_reg_1483_pp0_iter2_reg;
reg   [0:0] icmp_ln86_517_reg_1483_pp0_iter3_reg;
wire   [0:0] icmp_ln86_518_fu_490_p2;
reg   [0:0] icmp_ln86_518_reg_1489;
reg   [0:0] icmp_ln86_518_reg_1489_pp0_iter1_reg;
reg   [0:0] icmp_ln86_518_reg_1489_pp0_iter2_reg;
reg   [0:0] icmp_ln86_518_reg_1489_pp0_iter3_reg;
reg   [0:0] icmp_ln86_518_reg_1489_pp0_iter4_reg;
wire   [0:0] icmp_ln86_519_fu_496_p2;
reg   [0:0] icmp_ln86_519_reg_1495;
reg   [0:0] icmp_ln86_519_reg_1495_pp0_iter1_reg;
reg   [0:0] icmp_ln86_519_reg_1495_pp0_iter2_reg;
reg   [0:0] icmp_ln86_519_reg_1495_pp0_iter3_reg;
reg   [0:0] icmp_ln86_519_reg_1495_pp0_iter4_reg;
reg   [0:0] icmp_ln86_519_reg_1495_pp0_iter5_reg;
wire   [0:0] icmp_ln86_520_fu_502_p2;
reg   [0:0] icmp_ln86_520_reg_1501;
reg   [0:0] icmp_ln86_520_reg_1501_pp0_iter1_reg;
reg   [0:0] icmp_ln86_520_reg_1501_pp0_iter2_reg;
reg   [0:0] icmp_ln86_520_reg_1501_pp0_iter3_reg;
reg   [0:0] icmp_ln86_520_reg_1501_pp0_iter4_reg;
reg   [0:0] icmp_ln86_520_reg_1501_pp0_iter5_reg;
reg   [0:0] icmp_ln86_520_reg_1501_pp0_iter6_reg;
wire   [0:0] icmp_ln86_521_fu_508_p2;
reg   [0:0] icmp_ln86_521_reg_1507;
reg   [0:0] icmp_ln86_521_reg_1507_pp0_iter1_reg;
wire   [0:0] icmp_ln86_522_fu_514_p2;
reg   [0:0] icmp_ln86_522_reg_1512;
wire   [0:0] icmp_ln86_523_fu_520_p2;
reg   [0:0] icmp_ln86_523_reg_1517;
reg   [0:0] icmp_ln86_523_reg_1517_pp0_iter1_reg;
wire   [0:0] icmp_ln86_524_fu_526_p2;
reg   [0:0] icmp_ln86_524_reg_1522;
reg   [0:0] icmp_ln86_524_reg_1522_pp0_iter1_reg;
wire   [0:0] icmp_ln86_525_fu_532_p2;
reg   [0:0] icmp_ln86_525_reg_1527;
reg   [0:0] icmp_ln86_525_reg_1527_pp0_iter1_reg;
reg   [0:0] icmp_ln86_525_reg_1527_pp0_iter2_reg;
wire   [0:0] icmp_ln86_526_fu_538_p2;
reg   [0:0] icmp_ln86_526_reg_1532;
reg   [0:0] icmp_ln86_526_reg_1532_pp0_iter1_reg;
reg   [0:0] icmp_ln86_526_reg_1532_pp0_iter2_reg;
wire   [0:0] icmp_ln86_527_fu_544_p2;
reg   [0:0] icmp_ln86_527_reg_1537;
reg   [0:0] icmp_ln86_527_reg_1537_pp0_iter1_reg;
reg   [0:0] icmp_ln86_527_reg_1537_pp0_iter2_reg;
wire   [0:0] icmp_ln86_528_fu_550_p2;
reg   [0:0] icmp_ln86_528_reg_1542;
reg   [0:0] icmp_ln86_528_reg_1542_pp0_iter1_reg;
reg   [0:0] icmp_ln86_528_reg_1542_pp0_iter2_reg;
reg   [0:0] icmp_ln86_528_reg_1542_pp0_iter3_reg;
wire   [0:0] icmp_ln86_529_fu_556_p2;
reg   [0:0] icmp_ln86_529_reg_1547;
reg   [0:0] icmp_ln86_529_reg_1547_pp0_iter1_reg;
reg   [0:0] icmp_ln86_529_reg_1547_pp0_iter2_reg;
reg   [0:0] icmp_ln86_529_reg_1547_pp0_iter3_reg;
wire   [0:0] icmp_ln86_530_fu_562_p2;
reg   [0:0] icmp_ln86_530_reg_1552;
reg   [0:0] icmp_ln86_530_reg_1552_pp0_iter1_reg;
reg   [0:0] icmp_ln86_530_reg_1552_pp0_iter2_reg;
reg   [0:0] icmp_ln86_530_reg_1552_pp0_iter3_reg;
wire   [0:0] icmp_ln86_531_fu_568_p2;
reg   [0:0] icmp_ln86_531_reg_1557;
reg   [0:0] icmp_ln86_531_reg_1557_pp0_iter1_reg;
reg   [0:0] icmp_ln86_531_reg_1557_pp0_iter2_reg;
reg   [0:0] icmp_ln86_531_reg_1557_pp0_iter3_reg;
reg   [0:0] icmp_ln86_531_reg_1557_pp0_iter4_reg;
wire   [0:0] icmp_ln86_532_fu_574_p2;
reg   [0:0] icmp_ln86_532_reg_1562;
reg   [0:0] icmp_ln86_532_reg_1562_pp0_iter1_reg;
reg   [0:0] icmp_ln86_532_reg_1562_pp0_iter2_reg;
reg   [0:0] icmp_ln86_532_reg_1562_pp0_iter3_reg;
reg   [0:0] icmp_ln86_532_reg_1562_pp0_iter4_reg;
wire   [0:0] icmp_ln86_533_fu_580_p2;
reg   [0:0] icmp_ln86_533_reg_1567;
reg   [0:0] icmp_ln86_533_reg_1567_pp0_iter1_reg;
reg   [0:0] icmp_ln86_533_reg_1567_pp0_iter2_reg;
reg   [0:0] icmp_ln86_533_reg_1567_pp0_iter3_reg;
reg   [0:0] icmp_ln86_533_reg_1567_pp0_iter4_reg;
wire   [0:0] icmp_ln86_534_fu_586_p2;
reg   [0:0] icmp_ln86_534_reg_1572;
reg   [0:0] icmp_ln86_534_reg_1572_pp0_iter1_reg;
reg   [0:0] icmp_ln86_534_reg_1572_pp0_iter2_reg;
reg   [0:0] icmp_ln86_534_reg_1572_pp0_iter3_reg;
reg   [0:0] icmp_ln86_534_reg_1572_pp0_iter4_reg;
reg   [0:0] icmp_ln86_534_reg_1572_pp0_iter5_reg;
wire   [0:0] icmp_ln86_535_fu_592_p2;
reg   [0:0] icmp_ln86_535_reg_1577;
reg   [0:0] icmp_ln86_535_reg_1577_pp0_iter1_reg;
reg   [0:0] icmp_ln86_535_reg_1577_pp0_iter2_reg;
reg   [0:0] icmp_ln86_535_reg_1577_pp0_iter3_reg;
reg   [0:0] icmp_ln86_535_reg_1577_pp0_iter4_reg;
reg   [0:0] icmp_ln86_535_reg_1577_pp0_iter5_reg;
reg   [0:0] icmp_ln86_535_reg_1577_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_598_p2;
reg   [0:0] and_ln102_reg_1582;
reg   [0:0] and_ln102_reg_1582_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1582_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_609_p2;
reg   [0:0] and_ln104_reg_1592;
wire   [0:0] and_ln102_624_fu_614_p2;
reg   [0:0] and_ln102_624_reg_1598;
wire   [0:0] and_ln104_90_fu_623_p2;
reg   [0:0] and_ln104_90_reg_1605;
wire   [0:0] and_ln102_628_fu_628_p2;
reg   [0:0] and_ln102_628_reg_1610;
wire   [0:0] and_ln102_629_fu_638_p2;
reg   [0:0] and_ln102_629_reg_1616;
wire   [0:0] or_ln117_fu_654_p2;
reg   [0:0] or_ln117_reg_1622;
wire   [0:0] xor_ln104_fu_660_p2;
reg   [0:0] xor_ln104_reg_1627;
wire   [0:0] and_ln102_625_fu_665_p2;
reg   [0:0] and_ln102_625_reg_1633;
wire   [0:0] and_ln104_91_fu_674_p2;
reg   [0:0] and_ln104_91_reg_1639;
reg   [0:0] and_ln104_91_reg_1639_pp0_iter3_reg;
wire   [0:0] and_ln102_630_fu_684_p2;
reg   [0:0] and_ln102_630_reg_1645;
wire   [3:0] select_ln117_497_fu_785_p3;
reg   [3:0] select_ln117_497_reg_1650;
wire   [0:0] or_ln117_448_fu_792_p2;
reg   [0:0] or_ln117_448_reg_1655;
wire   [0:0] and_ln102_623_fu_797_p2;
reg   [0:0] and_ln102_623_reg_1661;
wire   [0:0] and_ln104_89_fu_806_p2;
reg   [0:0] and_ln104_89_reg_1667;
wire   [0:0] and_ln102_626_fu_811_p2;
reg   [0:0] and_ln102_626_reg_1673;
wire   [0:0] and_ln102_632_fu_825_p2;
reg   [0:0] and_ln102_632_reg_1679;
wire   [0:0] or_ln117_452_fu_899_p2;
reg   [0:0] or_ln117_452_reg_1685;
wire   [3:0] select_ln117_503_fu_913_p3;
reg   [3:0] select_ln117_503_reg_1690;
wire   [0:0] and_ln104_92_fu_926_p2;
reg   [0:0] and_ln104_92_reg_1695;
wire   [0:0] and_ln102_627_fu_931_p2;
reg   [0:0] and_ln102_627_reg_1700;
reg   [0:0] and_ln102_627_reg_1700_pp0_iter5_reg;
wire   [0:0] and_ln104_93_fu_940_p2;
reg   [0:0] and_ln104_93_reg_1707;
reg   [0:0] and_ln104_93_reg_1707_pp0_iter5_reg;
reg   [0:0] and_ln104_93_reg_1707_pp0_iter6_reg;
wire   [0:0] and_ln102_633_fu_955_p2;
reg   [0:0] and_ln102_633_reg_1713;
wire   [0:0] or_ln117_457_fu_1038_p2;
reg   [0:0] or_ln117_457_reg_1718;
wire   [4:0] select_ln117_509_fu_1050_p3;
reg   [4:0] select_ln117_509_reg_1723;
wire   [0:0] or_ln117_459_fu_1058_p2;
reg   [0:0] or_ln117_459_reg_1728;
wire   [0:0] or_ln117_461_fu_1064_p2;
reg   [0:0] or_ln117_461_reg_1734;
reg   [0:0] or_ln117_461_reg_1734_pp0_iter5_reg;
wire   [0:0] or_ln117_463_fu_1140_p2;
reg   [0:0] or_ln117_463_reg_1742;
wire   [4:0] select_ln117_515_fu_1153_p3;
reg   [4:0] select_ln117_515_reg_1747;
wire   [0:0] or_ln117_467_fu_1223_p2;
reg   [0:0] or_ln117_467_reg_1752;
wire   [4:0] select_ln117_519_fu_1237_p3;
reg   [4:0] select_ln117_519_reg_1757;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_239_fu_604_p2;
wire   [0:0] xor_ln104_241_fu_618_p2;
wire   [0:0] xor_ln104_245_fu_633_p2;
wire   [0:0] and_ln102_637_fu_643_p2;
wire   [0:0] and_ln102_638_fu_648_p2;
wire   [0:0] xor_ln104_242_fu_669_p2;
wire   [0:0] xor_ln104_246_fu_679_p2;
wire   [0:0] and_ln102_640_fu_697_p2;
wire   [0:0] and_ln102_636_fu_689_p2;
wire   [0:0] xor_ln117_fu_707_p2;
wire   [1:0] zext_ln117_fu_713_p1;
wire   [1:0] select_ln117_fu_717_p3;
wire   [1:0] select_ln117_492_fu_724_p3;
wire   [0:0] and_ln102_639_fu_693_p2;
wire   [2:0] zext_ln117_55_fu_731_p1;
wire   [0:0] or_ln117_444_fu_735_p2;
wire   [2:0] select_ln117_493_fu_740_p3;
wire   [0:0] or_ln117_445_fu_747_p2;
wire   [0:0] and_ln102_641_fu_702_p2;
wire   [2:0] select_ln117_494_fu_751_p3;
wire   [0:0] or_ln117_446_fu_759_p2;
wire   [2:0] select_ln117_495_fu_765_p3;
wire   [2:0] select_ln117_496_fu_773_p3;
wire   [3:0] zext_ln117_56_fu_781_p1;
wire   [0:0] xor_ln104_240_fu_801_p2;
wire   [0:0] xor_ln104_247_fu_816_p2;
wire   [0:0] and_ln102_643_fu_834_p2;
wire   [0:0] and_ln102_631_fu_821_p2;
wire   [0:0] and_ln102_642_fu_830_p2;
wire   [0:0] or_ln117_447_fu_849_p2;
wire   [0:0] and_ln102_644_fu_839_p2;
wire   [3:0] select_ln117_498_fu_854_p3;
wire   [0:0] or_ln117_449_fu_861_p2;
wire   [3:0] select_ln117_499_fu_866_p3;
wire   [0:0] or_ln117_450_fu_873_p2;
wire   [0:0] and_ln102_645_fu_844_p2;
wire   [3:0] select_ln117_500_fu_877_p3;
wire   [0:0] or_ln117_451_fu_885_p2;
wire   [3:0] select_ln117_501_fu_891_p3;
wire   [3:0] select_ln117_502_fu_905_p3;
wire   [0:0] xor_ln104_243_fu_921_p2;
wire   [0:0] xor_ln104_244_fu_935_p2;
wire   [0:0] xor_ln104_248_fu_945_p2;
wire   [0:0] and_ln102_646_fu_960_p2;
wire   [0:0] xor_ln104_249_fu_950_p2;
wire   [0:0] and_ln102_649_fu_974_p2;
wire   [0:0] and_ln102_647_fu_965_p2;
wire   [0:0] or_ln117_453_fu_984_p2;
wire   [3:0] select_ln117_504_fu_989_p3;
wire   [0:0] and_ln102_648_fu_970_p2;
wire   [4:0] zext_ln117_57_fu_996_p1;
wire   [0:0] or_ln117_454_fu_1000_p2;
wire   [4:0] select_ln117_505_fu_1005_p3;
wire   [0:0] or_ln117_455_fu_1012_p2;
wire   [0:0] and_ln102_650_fu_979_p2;
wire   [4:0] select_ln117_506_fu_1016_p3;
wire   [0:0] or_ln117_456_fu_1024_p2;
wire   [4:0] select_ln117_507_fu_1030_p3;
wire   [4:0] select_ln117_508_fu_1042_p3;
wire   [0:0] xor_ln104_250_fu_1068_p2;
wire   [0:0] and_ln102_652_fu_1081_p2;
wire   [0:0] and_ln102_634_fu_1073_p2;
wire   [0:0] and_ln102_651_fu_1077_p2;
wire   [0:0] or_ln117_458_fu_1096_p2;
wire   [0:0] and_ln102_653_fu_1086_p2;
wire   [4:0] select_ln117_510_fu_1101_p3;
wire   [0:0] or_ln117_460_fu_1108_p2;
wire   [4:0] select_ln117_511_fu_1113_p3;
wire   [0:0] and_ln102_654_fu_1091_p2;
wire   [4:0] select_ln117_512_fu_1120_p3;
wire   [0:0] or_ln117_462_fu_1128_p2;
wire   [4:0] select_ln117_513_fu_1133_p3;
wire   [4:0] select_ln117_514_fu_1145_p3;
wire   [0:0] tmp_fu_1161_p3;
wire   [0:0] xor_ln104_251_fu_1168_p2;
wire   [0:0] and_ln102_655_fu_1177_p2;
wire   [0:0] and_ln102_635_fu_1173_p2;
wire   [0:0] and_ln102_656_fu_1183_p2;
wire   [0:0] or_ln117_464_fu_1193_p2;
wire   [0:0] or_ln117_465_fu_1198_p2;
wire   [0:0] and_ln102_657_fu_1188_p2;
wire   [4:0] select_ln117_516_fu_1202_p3;
wire   [0:0] or_ln117_466_fu_1209_p2;
wire   [4:0] select_ln117_517_fu_1215_p3;
wire   [4:0] select_ln117_518_fu_1229_p3;
wire   [0:0] xor_ln104_252_fu_1245_p2;
wire   [0:0] and_ln102_658_fu_1250_p2;
wire   [0:0] and_ln102_659_fu_1255_p2;
wire   [0:0] or_ln117_468_fu_1260_p2;
wire   [11:0] agg_result_fu_1272_p65;
wire   [4:0] agg_result_fu_1272_p66;
wire   [11:0] agg_result_fu_1272_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
reg   [17:0] p_read21_int_reg;
reg   [17:0] p_read22_int_reg;
reg   [17:0] p_read23_int_reg;
wire   [4:0] agg_result_fu_1272_p1;
wire   [4:0] agg_result_fu_1272_p3;
wire   [4:0] agg_result_fu_1272_p5;
wire   [4:0] agg_result_fu_1272_p7;
wire   [4:0] agg_result_fu_1272_p9;
wire   [4:0] agg_result_fu_1272_p11;
wire   [4:0] agg_result_fu_1272_p13;
wire   [4:0] agg_result_fu_1272_p15;
wire   [4:0] agg_result_fu_1272_p17;
wire   [4:0] agg_result_fu_1272_p19;
wire   [4:0] agg_result_fu_1272_p21;
wire   [4:0] agg_result_fu_1272_p23;
wire   [4:0] agg_result_fu_1272_p25;
wire   [4:0] agg_result_fu_1272_p27;
wire   [4:0] agg_result_fu_1272_p29;
wire   [4:0] agg_result_fu_1272_p31;
wire  signed [4:0] agg_result_fu_1272_p33;
wire  signed [4:0] agg_result_fu_1272_p35;
wire  signed [4:0] agg_result_fu_1272_p37;
wire  signed [4:0] agg_result_fu_1272_p39;
wire  signed [4:0] agg_result_fu_1272_p41;
wire  signed [4:0] agg_result_fu_1272_p43;
wire  signed [4:0] agg_result_fu_1272_p45;
wire  signed [4:0] agg_result_fu_1272_p47;
wire  signed [4:0] agg_result_fu_1272_p49;
wire  signed [4:0] agg_result_fu_1272_p51;
wire  signed [4:0] agg_result_fu_1272_p53;
wire  signed [4:0] agg_result_fu_1272_p55;
wire  signed [4:0] agg_result_fu_1272_p57;
wire  signed [4:0] agg_result_fu_1272_p59;
wire  signed [4:0] agg_result_fu_1272_p61;
wire  signed [4:0] agg_result_fu_1272_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_12_1_1_x10 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x10_U652(
    .din0(12'd141),
    .din1(12'd4077),
    .din2(12'd683),
    .din3(12'd192),
    .din4(12'd4075),
    .din5(12'd3938),
    .din6(12'd55),
    .din7(12'd3981),
    .din8(12'd289),
    .din9(12'd3781),
    .din10(12'd1064),
    .din11(12'd4073),
    .din12(12'd131),
    .din13(12'd362),
    .din14(12'd4071),
    .din15(12'd108),
    .din16(12'd3712),
    .din17(12'd712),
    .din18(12'd357),
    .din19(12'd3520),
    .din20(12'd88),
    .din21(12'd376),
    .din22(12'd3903),
    .din23(12'd89),
    .din24(12'd3533),
    .din25(12'd2417),
    .din26(12'd3415),
    .din27(12'd311),
    .din28(12'd4010),
    .din29(12'd237),
    .din30(12'd3457),
    .din31(12'd413),
    .def(agg_result_fu_1272_p65),
    .sel(agg_result_fu_1272_p66),
    .dout(agg_result_fu_1272_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_623_reg_1661 <= and_ln102_623_fu_797_p2;
        and_ln102_624_reg_1598 <= and_ln102_624_fu_614_p2;
        and_ln102_625_reg_1633 <= and_ln102_625_fu_665_p2;
        and_ln102_626_reg_1673 <= and_ln102_626_fu_811_p2;
        and_ln102_627_reg_1700 <= and_ln102_627_fu_931_p2;
        and_ln102_627_reg_1700_pp0_iter5_reg <= and_ln102_627_reg_1700;
        and_ln102_628_reg_1610 <= and_ln102_628_fu_628_p2;
        and_ln102_629_reg_1616 <= and_ln102_629_fu_638_p2;
        and_ln102_630_reg_1645 <= and_ln102_630_fu_684_p2;
        and_ln102_632_reg_1679 <= and_ln102_632_fu_825_p2;
        and_ln102_633_reg_1713 <= and_ln102_633_fu_955_p2;
        and_ln102_reg_1582 <= and_ln102_fu_598_p2;
        and_ln102_reg_1582_pp0_iter1_reg <= and_ln102_reg_1582;
        and_ln102_reg_1582_pp0_iter2_reg <= and_ln102_reg_1582_pp0_iter1_reg;
        and_ln104_89_reg_1667 <= and_ln104_89_fu_806_p2;
        and_ln104_90_reg_1605 <= and_ln104_90_fu_623_p2;
        and_ln104_91_reg_1639 <= and_ln104_91_fu_674_p2;
        and_ln104_91_reg_1639_pp0_iter3_reg <= and_ln104_91_reg_1639;
        and_ln104_92_reg_1695 <= and_ln104_92_fu_926_p2;
        and_ln104_93_reg_1707 <= and_ln104_93_fu_940_p2;
        and_ln104_93_reg_1707_pp0_iter5_reg <= and_ln104_93_reg_1707;
        and_ln104_93_reg_1707_pp0_iter6_reg <= and_ln104_93_reg_1707_pp0_iter5_reg;
        and_ln104_reg_1592 <= and_ln104_fu_609_p2;
        icmp_ln86_507_reg_1424 <= icmp_ln86_507_fu_424_p2;
        icmp_ln86_508_reg_1429 <= icmp_ln86_508_fu_430_p2;
        icmp_ln86_508_reg_1429_pp0_iter1_reg <= icmp_ln86_508_reg_1429;
        icmp_ln86_508_reg_1429_pp0_iter2_reg <= icmp_ln86_508_reg_1429_pp0_iter1_reg;
        icmp_ln86_509_reg_1435 <= icmp_ln86_509_fu_436_p2;
        icmp_ln86_510_reg_1441 <= icmp_ln86_510_fu_442_p2;
        icmp_ln86_510_reg_1441_pp0_iter1_reg <= icmp_ln86_510_reg_1441;
        icmp_ln86_511_reg_1447 <= icmp_ln86_511_fu_448_p2;
        icmp_ln86_511_reg_1447_pp0_iter1_reg <= icmp_ln86_511_reg_1447;
        icmp_ln86_511_reg_1447_pp0_iter2_reg <= icmp_ln86_511_reg_1447_pp0_iter1_reg;
        icmp_ln86_511_reg_1447_pp0_iter3_reg <= icmp_ln86_511_reg_1447_pp0_iter2_reg;
        icmp_ln86_512_reg_1453 <= icmp_ln86_512_fu_454_p2;
        icmp_ln86_512_reg_1453_pp0_iter1_reg <= icmp_ln86_512_reg_1453;
        icmp_ln86_512_reg_1453_pp0_iter2_reg <= icmp_ln86_512_reg_1453_pp0_iter1_reg;
        icmp_ln86_512_reg_1453_pp0_iter3_reg <= icmp_ln86_512_reg_1453_pp0_iter2_reg;
        icmp_ln86_513_reg_1459 <= icmp_ln86_513_fu_460_p2;
        icmp_ln86_514_reg_1465 <= icmp_ln86_514_fu_466_p2;
        icmp_ln86_514_reg_1465_pp0_iter1_reg <= icmp_ln86_514_reg_1465;
        icmp_ln86_515_reg_1471 <= icmp_ln86_515_fu_472_p2;
        icmp_ln86_515_reg_1471_pp0_iter1_reg <= icmp_ln86_515_reg_1471;
        icmp_ln86_515_reg_1471_pp0_iter2_reg <= icmp_ln86_515_reg_1471_pp0_iter1_reg;
        icmp_ln86_516_reg_1477 <= icmp_ln86_516_fu_478_p2;
        icmp_ln86_516_reg_1477_pp0_iter1_reg <= icmp_ln86_516_reg_1477;
        icmp_ln86_516_reg_1477_pp0_iter2_reg <= icmp_ln86_516_reg_1477_pp0_iter1_reg;
        icmp_ln86_516_reg_1477_pp0_iter3_reg <= icmp_ln86_516_reg_1477_pp0_iter2_reg;
        icmp_ln86_517_reg_1483 <= icmp_ln86_517_fu_484_p2;
        icmp_ln86_517_reg_1483_pp0_iter1_reg <= icmp_ln86_517_reg_1483;
        icmp_ln86_517_reg_1483_pp0_iter2_reg <= icmp_ln86_517_reg_1483_pp0_iter1_reg;
        icmp_ln86_517_reg_1483_pp0_iter3_reg <= icmp_ln86_517_reg_1483_pp0_iter2_reg;
        icmp_ln86_518_reg_1489 <= icmp_ln86_518_fu_490_p2;
        icmp_ln86_518_reg_1489_pp0_iter1_reg <= icmp_ln86_518_reg_1489;
        icmp_ln86_518_reg_1489_pp0_iter2_reg <= icmp_ln86_518_reg_1489_pp0_iter1_reg;
        icmp_ln86_518_reg_1489_pp0_iter3_reg <= icmp_ln86_518_reg_1489_pp0_iter2_reg;
        icmp_ln86_518_reg_1489_pp0_iter4_reg <= icmp_ln86_518_reg_1489_pp0_iter3_reg;
        icmp_ln86_519_reg_1495 <= icmp_ln86_519_fu_496_p2;
        icmp_ln86_519_reg_1495_pp0_iter1_reg <= icmp_ln86_519_reg_1495;
        icmp_ln86_519_reg_1495_pp0_iter2_reg <= icmp_ln86_519_reg_1495_pp0_iter1_reg;
        icmp_ln86_519_reg_1495_pp0_iter3_reg <= icmp_ln86_519_reg_1495_pp0_iter2_reg;
        icmp_ln86_519_reg_1495_pp0_iter4_reg <= icmp_ln86_519_reg_1495_pp0_iter3_reg;
        icmp_ln86_519_reg_1495_pp0_iter5_reg <= icmp_ln86_519_reg_1495_pp0_iter4_reg;
        icmp_ln86_520_reg_1501 <= icmp_ln86_520_fu_502_p2;
        icmp_ln86_520_reg_1501_pp0_iter1_reg <= icmp_ln86_520_reg_1501;
        icmp_ln86_520_reg_1501_pp0_iter2_reg <= icmp_ln86_520_reg_1501_pp0_iter1_reg;
        icmp_ln86_520_reg_1501_pp0_iter3_reg <= icmp_ln86_520_reg_1501_pp0_iter2_reg;
        icmp_ln86_520_reg_1501_pp0_iter4_reg <= icmp_ln86_520_reg_1501_pp0_iter3_reg;
        icmp_ln86_520_reg_1501_pp0_iter5_reg <= icmp_ln86_520_reg_1501_pp0_iter4_reg;
        icmp_ln86_520_reg_1501_pp0_iter6_reg <= icmp_ln86_520_reg_1501_pp0_iter5_reg;
        icmp_ln86_521_reg_1507 <= icmp_ln86_521_fu_508_p2;
        icmp_ln86_521_reg_1507_pp0_iter1_reg <= icmp_ln86_521_reg_1507;
        icmp_ln86_522_reg_1512 <= icmp_ln86_522_fu_514_p2;
        icmp_ln86_523_reg_1517 <= icmp_ln86_523_fu_520_p2;
        icmp_ln86_523_reg_1517_pp0_iter1_reg <= icmp_ln86_523_reg_1517;
        icmp_ln86_524_reg_1522 <= icmp_ln86_524_fu_526_p2;
        icmp_ln86_524_reg_1522_pp0_iter1_reg <= icmp_ln86_524_reg_1522;
        icmp_ln86_525_reg_1527 <= icmp_ln86_525_fu_532_p2;
        icmp_ln86_525_reg_1527_pp0_iter1_reg <= icmp_ln86_525_reg_1527;
        icmp_ln86_525_reg_1527_pp0_iter2_reg <= icmp_ln86_525_reg_1527_pp0_iter1_reg;
        icmp_ln86_526_reg_1532 <= icmp_ln86_526_fu_538_p2;
        icmp_ln86_526_reg_1532_pp0_iter1_reg <= icmp_ln86_526_reg_1532;
        icmp_ln86_526_reg_1532_pp0_iter2_reg <= icmp_ln86_526_reg_1532_pp0_iter1_reg;
        icmp_ln86_527_reg_1537 <= icmp_ln86_527_fu_544_p2;
        icmp_ln86_527_reg_1537_pp0_iter1_reg <= icmp_ln86_527_reg_1537;
        icmp_ln86_527_reg_1537_pp0_iter2_reg <= icmp_ln86_527_reg_1537_pp0_iter1_reg;
        icmp_ln86_528_reg_1542 <= icmp_ln86_528_fu_550_p2;
        icmp_ln86_528_reg_1542_pp0_iter1_reg <= icmp_ln86_528_reg_1542;
        icmp_ln86_528_reg_1542_pp0_iter2_reg <= icmp_ln86_528_reg_1542_pp0_iter1_reg;
        icmp_ln86_528_reg_1542_pp0_iter3_reg <= icmp_ln86_528_reg_1542_pp0_iter2_reg;
        icmp_ln86_529_reg_1547 <= icmp_ln86_529_fu_556_p2;
        icmp_ln86_529_reg_1547_pp0_iter1_reg <= icmp_ln86_529_reg_1547;
        icmp_ln86_529_reg_1547_pp0_iter2_reg <= icmp_ln86_529_reg_1547_pp0_iter1_reg;
        icmp_ln86_529_reg_1547_pp0_iter3_reg <= icmp_ln86_529_reg_1547_pp0_iter2_reg;
        icmp_ln86_530_reg_1552 <= icmp_ln86_530_fu_562_p2;
        icmp_ln86_530_reg_1552_pp0_iter1_reg <= icmp_ln86_530_reg_1552;
        icmp_ln86_530_reg_1552_pp0_iter2_reg <= icmp_ln86_530_reg_1552_pp0_iter1_reg;
        icmp_ln86_530_reg_1552_pp0_iter3_reg <= icmp_ln86_530_reg_1552_pp0_iter2_reg;
        icmp_ln86_531_reg_1557 <= icmp_ln86_531_fu_568_p2;
        icmp_ln86_531_reg_1557_pp0_iter1_reg <= icmp_ln86_531_reg_1557;
        icmp_ln86_531_reg_1557_pp0_iter2_reg <= icmp_ln86_531_reg_1557_pp0_iter1_reg;
        icmp_ln86_531_reg_1557_pp0_iter3_reg <= icmp_ln86_531_reg_1557_pp0_iter2_reg;
        icmp_ln86_531_reg_1557_pp0_iter4_reg <= icmp_ln86_531_reg_1557_pp0_iter3_reg;
        icmp_ln86_532_reg_1562 <= icmp_ln86_532_fu_574_p2;
        icmp_ln86_532_reg_1562_pp0_iter1_reg <= icmp_ln86_532_reg_1562;
        icmp_ln86_532_reg_1562_pp0_iter2_reg <= icmp_ln86_532_reg_1562_pp0_iter1_reg;
        icmp_ln86_532_reg_1562_pp0_iter3_reg <= icmp_ln86_532_reg_1562_pp0_iter2_reg;
        icmp_ln86_532_reg_1562_pp0_iter4_reg <= icmp_ln86_532_reg_1562_pp0_iter3_reg;
        icmp_ln86_533_reg_1567 <= icmp_ln86_533_fu_580_p2;
        icmp_ln86_533_reg_1567_pp0_iter1_reg <= icmp_ln86_533_reg_1567;
        icmp_ln86_533_reg_1567_pp0_iter2_reg <= icmp_ln86_533_reg_1567_pp0_iter1_reg;
        icmp_ln86_533_reg_1567_pp0_iter3_reg <= icmp_ln86_533_reg_1567_pp0_iter2_reg;
        icmp_ln86_533_reg_1567_pp0_iter4_reg <= icmp_ln86_533_reg_1567_pp0_iter3_reg;
        icmp_ln86_534_reg_1572 <= icmp_ln86_534_fu_586_p2;
        icmp_ln86_534_reg_1572_pp0_iter1_reg <= icmp_ln86_534_reg_1572;
        icmp_ln86_534_reg_1572_pp0_iter2_reg <= icmp_ln86_534_reg_1572_pp0_iter1_reg;
        icmp_ln86_534_reg_1572_pp0_iter3_reg <= icmp_ln86_534_reg_1572_pp0_iter2_reg;
        icmp_ln86_534_reg_1572_pp0_iter4_reg <= icmp_ln86_534_reg_1572_pp0_iter3_reg;
        icmp_ln86_534_reg_1572_pp0_iter5_reg <= icmp_ln86_534_reg_1572_pp0_iter4_reg;
        icmp_ln86_535_reg_1577 <= icmp_ln86_535_fu_592_p2;
        icmp_ln86_535_reg_1577_pp0_iter1_reg <= icmp_ln86_535_reg_1577;
        icmp_ln86_535_reg_1577_pp0_iter2_reg <= icmp_ln86_535_reg_1577_pp0_iter1_reg;
        icmp_ln86_535_reg_1577_pp0_iter3_reg <= icmp_ln86_535_reg_1577_pp0_iter2_reg;
        icmp_ln86_535_reg_1577_pp0_iter4_reg <= icmp_ln86_535_reg_1577_pp0_iter3_reg;
        icmp_ln86_535_reg_1577_pp0_iter5_reg <= icmp_ln86_535_reg_1577_pp0_iter4_reg;
        icmp_ln86_535_reg_1577_pp0_iter6_reg <= icmp_ln86_535_reg_1577_pp0_iter5_reg;
        icmp_ln86_reg_1413 <= icmp_ln86_fu_418_p2;
        icmp_ln86_reg_1413_pp0_iter1_reg <= icmp_ln86_reg_1413;
        icmp_ln86_reg_1413_pp0_iter2_reg <= icmp_ln86_reg_1413_pp0_iter1_reg;
        icmp_ln86_reg_1413_pp0_iter3_reg <= icmp_ln86_reg_1413_pp0_iter2_reg;
        or_ln117_448_reg_1655 <= or_ln117_448_fu_792_p2;
        or_ln117_452_reg_1685 <= or_ln117_452_fu_899_p2;
        or_ln117_457_reg_1718 <= or_ln117_457_fu_1038_p2;
        or_ln117_459_reg_1728 <= or_ln117_459_fu_1058_p2;
        or_ln117_461_reg_1734 <= or_ln117_461_fu_1064_p2;
        or_ln117_461_reg_1734_pp0_iter5_reg <= or_ln117_461_reg_1734;
        or_ln117_463_reg_1742 <= or_ln117_463_fu_1140_p2;
        or_ln117_467_reg_1752 <= or_ln117_467_fu_1223_p2;
        or_ln117_reg_1622 <= or_ln117_fu_654_p2;
        p_read_186_reg_1408 <= p_read22_int_reg;
        p_read_186_reg_1408_pp0_iter1_reg <= p_read_186_reg_1408;
        p_read_186_reg_1408_pp0_iter2_reg <= p_read_186_reg_1408_pp0_iter1_reg;
        p_read_186_reg_1408_pp0_iter3_reg <= p_read_186_reg_1408_pp0_iter2_reg;
        p_read_186_reg_1408_pp0_iter4_reg <= p_read_186_reg_1408_pp0_iter3_reg;
        p_read_186_reg_1408_pp0_iter5_reg <= p_read_186_reg_1408_pp0_iter4_reg;
        select_ln117_497_reg_1650 <= select_ln117_497_fu_785_p3;
        select_ln117_503_reg_1690 <= select_ln117_503_fu_913_p3;
        select_ln117_509_reg_1723 <= select_ln117_509_fu_1050_p3;
        select_ln117_515_reg_1747 <= select_ln117_515_fu_1153_p3;
        select_ln117_519_reg_1757 <= select_ln117_519_fu_1237_p3;
        xor_ln104_reg_1627 <= xor_ln104_fu_660_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read21_int_reg <= p_read21;
        p_read22_int_reg <= p_read22;
        p_read23_int_reg <= p_read23;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1272_p65 = 'bx;

assign agg_result_fu_1272_p66 = ((or_ln117_468_fu_1260_p2[0:0] == 1'b1) ? select_ln117_519_reg_1757 : 5'd31);

assign and_ln102_623_fu_797_p2 = (xor_ln104_reg_1627 & icmp_ln86_508_reg_1429_pp0_iter2_reg);

assign and_ln102_624_fu_614_p2 = (icmp_ln86_509_reg_1435 & and_ln102_reg_1582);

assign and_ln102_625_fu_665_p2 = (icmp_ln86_510_reg_1441_pp0_iter1_reg & and_ln104_reg_1592);

assign and_ln102_626_fu_811_p2 = (icmp_ln86_511_reg_1447_pp0_iter2_reg & and_ln102_623_fu_797_p2);

assign and_ln102_627_fu_931_p2 = (icmp_ln86_512_reg_1453_pp0_iter3_reg & and_ln104_89_reg_1667);

assign and_ln102_628_fu_628_p2 = (icmp_ln86_513_reg_1459 & and_ln102_624_fu_614_p2);

assign and_ln102_629_fu_638_p2 = (icmp_ln86_514_reg_1465 & and_ln104_90_fu_623_p2);

assign and_ln102_630_fu_684_p2 = (icmp_ln86_515_reg_1471_pp0_iter1_reg & and_ln102_625_fu_665_p2);

assign and_ln102_631_fu_821_p2 = (icmp_ln86_516_reg_1477_pp0_iter2_reg & and_ln104_91_reg_1639);

assign and_ln102_632_fu_825_p2 = (icmp_ln86_517_reg_1483_pp0_iter2_reg & and_ln102_626_fu_811_p2);

assign and_ln102_633_fu_955_p2 = (icmp_ln86_518_reg_1489_pp0_iter3_reg & and_ln104_92_fu_926_p2);

assign and_ln102_634_fu_1073_p2 = (icmp_ln86_519_reg_1495_pp0_iter4_reg & and_ln102_627_reg_1700);

assign and_ln102_635_fu_1173_p2 = (icmp_ln86_520_reg_1501_pp0_iter5_reg & and_ln104_93_reg_1707_pp0_iter5_reg);

assign and_ln102_636_fu_689_p2 = (icmp_ln86_521_reg_1507_pp0_iter1_reg & and_ln102_628_reg_1610);

assign and_ln102_637_fu_643_p2 = (xor_ln104_245_fu_633_p2 & icmp_ln86_522_reg_1512);

assign and_ln102_638_fu_648_p2 = (and_ln102_637_fu_643_p2 & and_ln102_624_fu_614_p2);

assign and_ln102_639_fu_693_p2 = (icmp_ln86_523_reg_1517_pp0_iter1_reg & and_ln102_629_reg_1616);

assign and_ln102_640_fu_697_p2 = (xor_ln104_246_fu_679_p2 & icmp_ln86_524_reg_1522_pp0_iter1_reg);

assign and_ln102_641_fu_702_p2 = (and_ln104_90_reg_1605 & and_ln102_640_fu_697_p2);

assign and_ln102_642_fu_830_p2 = (icmp_ln86_525_reg_1527_pp0_iter2_reg & and_ln102_630_reg_1645);

assign and_ln102_643_fu_834_p2 = (xor_ln104_247_fu_816_p2 & icmp_ln86_526_reg_1532_pp0_iter2_reg);

assign and_ln102_644_fu_839_p2 = (and_ln102_643_fu_834_p2 & and_ln102_625_reg_1633);

assign and_ln102_645_fu_844_p2 = (icmp_ln86_527_reg_1537_pp0_iter2_reg & and_ln102_631_fu_821_p2);

assign and_ln102_646_fu_960_p2 = (xor_ln104_248_fu_945_p2 & icmp_ln86_528_reg_1542_pp0_iter3_reg);

assign and_ln102_647_fu_965_p2 = (and_ln104_91_reg_1639_pp0_iter3_reg & and_ln102_646_fu_960_p2);

assign and_ln102_648_fu_970_p2 = (icmp_ln86_529_reg_1547_pp0_iter3_reg & and_ln102_632_reg_1679);

assign and_ln102_649_fu_974_p2 = (xor_ln104_249_fu_950_p2 & icmp_ln86_530_reg_1552_pp0_iter3_reg);

assign and_ln102_650_fu_979_p2 = (and_ln102_649_fu_974_p2 & and_ln102_626_reg_1673);

assign and_ln102_651_fu_1077_p2 = (icmp_ln86_531_reg_1557_pp0_iter4_reg & and_ln102_633_reg_1713);

assign and_ln102_652_fu_1081_p2 = (xor_ln104_250_fu_1068_p2 & icmp_ln86_532_reg_1562_pp0_iter4_reg);

assign and_ln102_653_fu_1086_p2 = (and_ln104_92_reg_1695 & and_ln102_652_fu_1081_p2);

assign and_ln102_654_fu_1091_p2 = (icmp_ln86_533_reg_1567_pp0_iter4_reg & and_ln102_634_fu_1073_p2);

assign and_ln102_655_fu_1177_p2 = (xor_ln104_251_fu_1168_p2 & tmp_fu_1161_p3);

assign and_ln102_656_fu_1183_p2 = (and_ln102_655_fu_1177_p2 & and_ln102_627_reg_1700_pp0_iter5_reg);

assign and_ln102_657_fu_1188_p2 = (icmp_ln86_534_reg_1572_pp0_iter5_reg & and_ln102_635_fu_1173_p2);

assign and_ln102_658_fu_1250_p2 = (xor_ln104_252_fu_1245_p2 & icmp_ln86_535_reg_1577_pp0_iter6_reg);

assign and_ln102_659_fu_1255_p2 = (and_ln104_93_reg_1707_pp0_iter6_reg & and_ln102_658_fu_1250_p2);

assign and_ln102_fu_598_p2 = (icmp_ln86_fu_418_p2 & icmp_ln86_507_fu_424_p2);

assign and_ln104_89_fu_806_p2 = (xor_ln104_reg_1627 & xor_ln104_240_fu_801_p2);

assign and_ln104_90_fu_623_p2 = (xor_ln104_241_fu_618_p2 & and_ln102_reg_1582);

assign and_ln104_91_fu_674_p2 = (xor_ln104_242_fu_669_p2 & and_ln104_reg_1592);

assign and_ln104_92_fu_926_p2 = (xor_ln104_243_fu_921_p2 & and_ln102_623_reg_1661);

assign and_ln104_93_fu_940_p2 = (xor_ln104_244_fu_935_p2 & and_ln104_89_reg_1667);

assign and_ln104_fu_609_p2 = (xor_ln104_239_fu_604_p2 & icmp_ln86_reg_1413);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1272_p67;

assign icmp_ln86_507_fu_424_p2 = (($signed(p_read14_int_reg) < $signed(18'd742)) ? 1'b1 : 1'b0);

assign icmp_ln86_508_fu_430_p2 = (($signed(p_read5_int_reg) < $signed(18'd657)) ? 1'b1 : 1'b0);

assign icmp_ln86_509_fu_436_p2 = (($signed(p_read1_int_reg) < $signed(18'd170246)) ? 1'b1 : 1'b0);

assign icmp_ln86_510_fu_442_p2 = (($signed(p_read17_int_reg) < $signed(18'd312)) ? 1'b1 : 1'b0);

assign icmp_ln86_511_fu_448_p2 = (($signed(p_read18_int_reg) < $signed(18'd54)) ? 1'b1 : 1'b0);

assign icmp_ln86_512_fu_454_p2 = (($signed(p_read2_int_reg) < $signed(18'd260946)) ? 1'b1 : 1'b0);

assign icmp_ln86_513_fu_460_p2 = (($signed(p_read15_int_reg) < $signed(18'd110)) ? 1'b1 : 1'b0);

assign icmp_ln86_514_fu_466_p2 = (($signed(p_read1_int_reg) < $signed(18'd205)) ? 1'b1 : 1'b0);

assign icmp_ln86_515_fu_472_p2 = (($signed(p_read12_int_reg) < $signed(18'd23704)) ? 1'b1 : 1'b0);

assign icmp_ln86_516_fu_478_p2 = (($signed(p_read6_int_reg) < $signed(18'd258872)) ? 1'b1 : 1'b0);

assign icmp_ln86_517_fu_484_p2 = (($signed(p_read23_int_reg) < $signed(18'd53761)) ? 1'b1 : 1'b0);

assign icmp_ln86_518_fu_490_p2 = (($signed(p_read4_int_reg) < $signed(18'd591)) ? 1'b1 : 1'b0);

assign icmp_ln86_519_fu_496_p2 = (($signed(p_read21_int_reg) < $signed(18'd45077)) ? 1'b1 : 1'b0);

assign icmp_ln86_520_fu_502_p2 = (($signed(p_read10_int_reg) < $signed(18'd356)) ? 1'b1 : 1'b0);

assign icmp_ln86_521_fu_508_p2 = (($signed(p_read3_int_reg) < $signed(18'd1057)) ? 1'b1 : 1'b0);

assign icmp_ln86_522_fu_514_p2 = (($signed(p_read8_int_reg) < $signed(18'd28)) ? 1'b1 : 1'b0);

assign icmp_ln86_523_fu_520_p2 = (($signed(p_read1_int_reg) < $signed(18'd224907)) ? 1'b1 : 1'b0);

assign icmp_ln86_524_fu_526_p2 = (($signed(p_read1_int_reg) < $signed(18'd81174)) ? 1'b1 : 1'b0);

assign icmp_ln86_525_fu_532_p2 = (($signed(p_read20_int_reg) < $signed(18'd73146)) ? 1'b1 : 1'b0);

assign icmp_ln86_526_fu_538_p2 = (($signed(p_read11_int_reg) < $signed(18'd14369)) ? 1'b1 : 1'b0);

assign icmp_ln86_527_fu_544_p2 = (($signed(p_read16_int_reg) < $signed(18'd2132)) ? 1'b1 : 1'b0);

assign icmp_ln86_528_fu_550_p2 = (($signed(p_read1_int_reg) < $signed(18'd22754)) ? 1'b1 : 1'b0);

assign icmp_ln86_529_fu_556_p2 = (($signed(p_read7_int_reg) < $signed(18'd237)) ? 1'b1 : 1'b0);

assign icmp_ln86_530_fu_562_p2 = (($signed(p_read4_int_reg) < $signed(18'd873)) ? 1'b1 : 1'b0);

assign icmp_ln86_531_fu_568_p2 = (($signed(p_read21_int_reg) < $signed(18'd188454)) ? 1'b1 : 1'b0);

assign icmp_ln86_532_fu_574_p2 = (($signed(p_read19_int_reg) < $signed(18'd307)) ? 1'b1 : 1'b0);

assign icmp_ln86_533_fu_580_p2 = (($signed(p_read9_int_reg) < $signed(18'd28)) ? 1'b1 : 1'b0);

assign icmp_ln86_534_fu_586_p2 = (($signed(p_read21_int_reg) < $signed(18'd38491)) ? 1'b1 : 1'b0);

assign icmp_ln86_535_fu_592_p2 = (($signed(p_read13_int_reg) < $signed(18'd113)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_418_p2 = (($signed(p_read1_int_reg) < $signed(18'd250929)) ? 1'b1 : 1'b0);

assign or_ln117_444_fu_735_p2 = (and_ln102_639_fu_693_p2 | and_ln102_624_reg_1598);

assign or_ln117_445_fu_747_p2 = (and_ln102_629_reg_1616 | and_ln102_624_reg_1598);

assign or_ln117_446_fu_759_p2 = (or_ln117_445_fu_747_p2 | and_ln102_641_fu_702_p2);

assign or_ln117_447_fu_849_p2 = (and_ln102_reg_1582_pp0_iter2_reg | and_ln102_642_fu_830_p2);

assign or_ln117_448_fu_792_p2 = (and_ln102_reg_1582_pp0_iter1_reg | and_ln102_630_fu_684_p2);

assign or_ln117_449_fu_861_p2 = (or_ln117_448_reg_1655 | and_ln102_644_fu_839_p2);

assign or_ln117_450_fu_873_p2 = (and_ln102_reg_1582_pp0_iter2_reg | and_ln102_625_reg_1633);

assign or_ln117_451_fu_885_p2 = (or_ln117_450_fu_873_p2 | and_ln102_645_fu_844_p2);

assign or_ln117_452_fu_899_p2 = (or_ln117_450_fu_873_p2 | and_ln102_631_fu_821_p2);

assign or_ln117_453_fu_984_p2 = (or_ln117_452_reg_1685 | and_ln102_647_fu_965_p2);

assign or_ln117_454_fu_1000_p2 = (icmp_ln86_reg_1413_pp0_iter3_reg | and_ln102_648_fu_970_p2);

assign or_ln117_455_fu_1012_p2 = (icmp_ln86_reg_1413_pp0_iter3_reg | and_ln102_632_reg_1679);

assign or_ln117_456_fu_1024_p2 = (or_ln117_455_fu_1012_p2 | and_ln102_650_fu_979_p2);

assign or_ln117_457_fu_1038_p2 = (icmp_ln86_reg_1413_pp0_iter3_reg | and_ln102_626_reg_1673);

assign or_ln117_458_fu_1096_p2 = (or_ln117_457_reg_1718 | and_ln102_651_fu_1077_p2);

assign or_ln117_459_fu_1058_p2 = (or_ln117_457_fu_1038_p2 | and_ln102_633_fu_955_p2);

assign or_ln117_460_fu_1108_p2 = (or_ln117_459_reg_1728 | and_ln102_653_fu_1086_p2);

assign or_ln117_461_fu_1064_p2 = (icmp_ln86_reg_1413_pp0_iter3_reg | and_ln102_623_reg_1661);

assign or_ln117_462_fu_1128_p2 = (or_ln117_461_reg_1734 | and_ln102_654_fu_1091_p2);

assign or_ln117_463_fu_1140_p2 = (or_ln117_461_reg_1734 | and_ln102_634_fu_1073_p2);

assign or_ln117_464_fu_1193_p2 = (or_ln117_463_reg_1742 | and_ln102_656_fu_1183_p2);

assign or_ln117_465_fu_1198_p2 = (or_ln117_461_reg_1734_pp0_iter5_reg | and_ln102_627_reg_1700_pp0_iter5_reg);

assign or_ln117_466_fu_1209_p2 = (or_ln117_465_fu_1198_p2 | and_ln102_657_fu_1188_p2);

assign or_ln117_467_fu_1223_p2 = (or_ln117_465_fu_1198_p2 | and_ln102_635_fu_1173_p2);

assign or_ln117_468_fu_1260_p2 = (or_ln117_467_reg_1752 | and_ln102_659_fu_1255_p2);

assign or_ln117_fu_654_p2 = (and_ln102_638_fu_648_p2 | and_ln102_628_fu_628_p2);

assign select_ln117_492_fu_724_p3 = ((or_ln117_reg_1622[0:0] == 1'b1) ? select_ln117_fu_717_p3 : 2'd3);

assign select_ln117_493_fu_740_p3 = ((and_ln102_624_reg_1598[0:0] == 1'b1) ? zext_ln117_55_fu_731_p1 : 3'd4);

assign select_ln117_494_fu_751_p3 = ((or_ln117_444_fu_735_p2[0:0] == 1'b1) ? select_ln117_493_fu_740_p3 : 3'd5);

assign select_ln117_495_fu_765_p3 = ((or_ln117_445_fu_747_p2[0:0] == 1'b1) ? select_ln117_494_fu_751_p3 : 3'd6);

assign select_ln117_496_fu_773_p3 = ((or_ln117_446_fu_759_p2[0:0] == 1'b1) ? select_ln117_495_fu_765_p3 : 3'd7);

assign select_ln117_497_fu_785_p3 = ((and_ln102_reg_1582_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_56_fu_781_p1 : 4'd8);

assign select_ln117_498_fu_854_p3 = ((or_ln117_447_fu_849_p2[0:0] == 1'b1) ? select_ln117_497_reg_1650 : 4'd9);

assign select_ln117_499_fu_866_p3 = ((or_ln117_448_reg_1655[0:0] == 1'b1) ? select_ln117_498_fu_854_p3 : 4'd10);

assign select_ln117_500_fu_877_p3 = ((or_ln117_449_fu_861_p2[0:0] == 1'b1) ? select_ln117_499_fu_866_p3 : 4'd11);

assign select_ln117_501_fu_891_p3 = ((or_ln117_450_fu_873_p2[0:0] == 1'b1) ? select_ln117_500_fu_877_p3 : 4'd12);

assign select_ln117_502_fu_905_p3 = ((or_ln117_451_fu_885_p2[0:0] == 1'b1) ? select_ln117_501_fu_891_p3 : 4'd13);

assign select_ln117_503_fu_913_p3 = ((or_ln117_452_fu_899_p2[0:0] == 1'b1) ? select_ln117_502_fu_905_p3 : 4'd14);

assign select_ln117_504_fu_989_p3 = ((or_ln117_453_fu_984_p2[0:0] == 1'b1) ? select_ln117_503_reg_1690 : 4'd15);

assign select_ln117_505_fu_1005_p3 = ((icmp_ln86_reg_1413_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_57_fu_996_p1 : 5'd16);

assign select_ln117_506_fu_1016_p3 = ((or_ln117_454_fu_1000_p2[0:0] == 1'b1) ? select_ln117_505_fu_1005_p3 : 5'd17);

assign select_ln117_507_fu_1030_p3 = ((or_ln117_455_fu_1012_p2[0:0] == 1'b1) ? select_ln117_506_fu_1016_p3 : 5'd18);

assign select_ln117_508_fu_1042_p3 = ((or_ln117_456_fu_1024_p2[0:0] == 1'b1) ? select_ln117_507_fu_1030_p3 : 5'd19);

assign select_ln117_509_fu_1050_p3 = ((or_ln117_457_fu_1038_p2[0:0] == 1'b1) ? select_ln117_508_fu_1042_p3 : 5'd20);

assign select_ln117_510_fu_1101_p3 = ((or_ln117_458_fu_1096_p2[0:0] == 1'b1) ? select_ln117_509_reg_1723 : 5'd21);

assign select_ln117_511_fu_1113_p3 = ((or_ln117_459_reg_1728[0:0] == 1'b1) ? select_ln117_510_fu_1101_p3 : 5'd22);

assign select_ln117_512_fu_1120_p3 = ((or_ln117_460_fu_1108_p2[0:0] == 1'b1) ? select_ln117_511_fu_1113_p3 : 5'd23);

assign select_ln117_513_fu_1133_p3 = ((or_ln117_461_reg_1734[0:0] == 1'b1) ? select_ln117_512_fu_1120_p3 : 5'd24);

assign select_ln117_514_fu_1145_p3 = ((or_ln117_462_fu_1128_p2[0:0] == 1'b1) ? select_ln117_513_fu_1133_p3 : 5'd25);

assign select_ln117_515_fu_1153_p3 = ((or_ln117_463_fu_1140_p2[0:0] == 1'b1) ? select_ln117_514_fu_1145_p3 : 5'd26);

assign select_ln117_516_fu_1202_p3 = ((or_ln117_464_fu_1193_p2[0:0] == 1'b1) ? select_ln117_515_reg_1747 : 5'd27);

assign select_ln117_517_fu_1215_p3 = ((or_ln117_465_fu_1198_p2[0:0] == 1'b1) ? select_ln117_516_fu_1202_p3 : 5'd28);

assign select_ln117_518_fu_1229_p3 = ((or_ln117_466_fu_1209_p2[0:0] == 1'b1) ? select_ln117_517_fu_1215_p3 : 5'd29);

assign select_ln117_519_fu_1237_p3 = ((or_ln117_467_fu_1223_p2[0:0] == 1'b1) ? select_ln117_518_fu_1229_p3 : 5'd30);

assign select_ln117_fu_717_p3 = ((and_ln102_628_reg_1610[0:0] == 1'b1) ? zext_ln117_fu_713_p1 : 2'd2);

assign tmp_fu_1161_p3 = p_read_186_reg_1408_pp0_iter5_reg[32'd17];

assign xor_ln104_239_fu_604_p2 = (icmp_ln86_507_reg_1424 ^ 1'd1);

assign xor_ln104_240_fu_801_p2 = (icmp_ln86_508_reg_1429_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_241_fu_618_p2 = (icmp_ln86_509_reg_1435 ^ 1'd1);

assign xor_ln104_242_fu_669_p2 = (icmp_ln86_510_reg_1441_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_243_fu_921_p2 = (icmp_ln86_511_reg_1447_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_244_fu_935_p2 = (icmp_ln86_512_reg_1453_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_245_fu_633_p2 = (icmp_ln86_513_reg_1459 ^ 1'd1);

assign xor_ln104_246_fu_679_p2 = (icmp_ln86_514_reg_1465_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_247_fu_816_p2 = (icmp_ln86_515_reg_1471_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_248_fu_945_p2 = (icmp_ln86_516_reg_1477_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_249_fu_950_p2 = (icmp_ln86_517_reg_1483_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_250_fu_1068_p2 = (icmp_ln86_518_reg_1489_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_251_fu_1168_p2 = (icmp_ln86_519_reg_1495_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_252_fu_1245_p2 = (icmp_ln86_520_reg_1501_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_660_p2 = (icmp_ln86_reg_1413_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_707_p2 = (1'd1 ^ and_ln102_636_fu_689_p2);

assign zext_ln117_55_fu_731_p1 = select_ln117_492_fu_724_p3;

assign zext_ln117_56_fu_781_p1 = select_ln117_496_fu_773_p3;

assign zext_ln117_57_fu_996_p1 = select_ln117_504_fu_989_p3;

assign zext_ln117_fu_713_p1 = xor_ln117_fu_707_p2;

endmodule //conifer_jettag_accelerator_decision_function_81
