Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot neuron_behav xil_defaultlib.neuron xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'pixel' [C:/Xilinx/VivadoProjects/sng2/sng2.srcs/sources_1/new/neuron.v:45]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'weight' [C:/Xilinx/VivadoProjects/sng2/sng2.srcs/sources_1/new/neuron.v:46]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'pixel' [C:/Xilinx/VivadoProjects/sng2/sng2.srcs/sources_1/new/neuron.v:56]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'weight' [C:/Xilinx/VivadoProjects/sng2/sng2.srcs/sources_1/new/neuron.v:57]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'pixel' [C:/Xilinx/VivadoProjects/sng2/sng2.srcs/sources_1/new/neuron.v:67]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'weight' [C:/Xilinx/VivadoProjects/sng2/sng2.srcs/sources_1/new/neuron.v:68]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(seed=32'b01)
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.sng(seed_sng=32'b01)
Compiling module xil_defaultlib.lfsr(seed=32'b010)
Compiling module xil_defaultlib.sng(seed_sng=32'b010)
Compiling module xil_defaultlib.stochastic_multiplier(seed1=32'b...
Compiling module xil_defaultlib.lfsr(seed=32'b01001)
Compiling module xil_defaultlib.sng(seed_sng=32'b01001)
Compiling module xil_defaultlib.lfsr(seed=32'b01010)
Compiling module xil_defaultlib.sng(seed_sng=32'b01010)
Compiling module xil_defaultlib.stochastic_multiplier(seed1=32'b...
Compiling module xil_defaultlib.lfsr(seed=32'b0101)
Compiling module xil_defaultlib.sng(seed_sng=32'b0101)
Compiling module xil_defaultlib.lfsr(seed=32'b0110)
Compiling module xil_defaultlib.sng(seed_sng=32'b0110)
Compiling module xil_defaultlib.stochastic_multiplier(seed1=32'b...
Compiling module xil_defaultlib.stochastic_multiplier
Compiling module xil_defaultlib.neuron
Compiling module xil_defaultlib.glbl
Built simulation snapshot neuron_behav
