module Deco (
	input logic [19:0] addr,
	input logic memWrite,
	output logic wem, we1, we2, we3,
	output logic [3:0] rdsel
);

	always_comb begin
		wem   = 0;
		we1   = 0;
		we2   = 0;
		we3   = 0;
		rdsel = 4'b0000;

		if (addr == 20'h20000) begin
			rdsel = 4'b1000;
			if (memWrite)
				wem = 1;
		end
		else if (addr >= 20'h18000 && addr <= 20'h1FFFF) begin
			rdsel = 4'b0100;
			if (memWrite)
			we1 = 1;
		end
		else if (addr == 20'h10000) begin
			rdsel = 4'b0010;
			if (memWrite)
				we2 = 1;
		end
		else if (addr == 20'h003EB) begin
			rdsel = 4'b0001;
			if (memWrite)
				we3 = 1;
		end
	end

endmodule
