ARM GAS  /tmp/ccsnOAxJ.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	HAL_MspInit:
  26              	.LFB130:
  27              		.file 1 "Firmware/Core/Src/stm32f4xx_hal_msp.c"
   1:Firmware/Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Firmware/Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   * File Name          : stm32f4xx_hal_msp.c
   5:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   6:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   *                      and de-Initialization codes.
   7:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  11:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   *
  18:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  19:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   */
  20:Firmware/Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  21:Firmware/Core/Src/stm32f4xx_hal_msp.c **** 
  22:Firmware/Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Firmware/Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  24:Firmware/Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Firmware/Core/Src/stm32f4xx_hal_msp.c **** 
  26:Firmware/Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Firmware/Core/Src/stm32f4xx_hal_msp.c **** 
  28:Firmware/Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Firmware/Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Firmware/Core/Src/stm32f4xx_hal_msp.c **** 
  31:Firmware/Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /tmp/ccsnOAxJ.s 			page 2


  32:Firmware/Core/Src/stm32f4xx_hal_msp.c **** 
  33:Firmware/Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Firmware/Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Firmware/Core/Src/stm32f4xx_hal_msp.c ****  
  36:Firmware/Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Firmware/Core/Src/stm32f4xx_hal_msp.c **** 
  38:Firmware/Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Firmware/Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Firmware/Core/Src/stm32f4xx_hal_msp.c **** 
  41:Firmware/Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Firmware/Core/Src/stm32f4xx_hal_msp.c **** 
  43:Firmware/Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Firmware/Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Firmware/Core/Src/stm32f4xx_hal_msp.c **** 
  46:Firmware/Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Firmware/Core/Src/stm32f4xx_hal_msp.c **** 
  48:Firmware/Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Firmware/Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Firmware/Core/Src/stm32f4xx_hal_msp.c **** 
  51:Firmware/Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Firmware/Core/Src/stm32f4xx_hal_msp.c **** 
  53:Firmware/Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Firmware/Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Firmware/Core/Src/stm32f4xx_hal_msp.c **** 
  56:Firmware/Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Firmware/Core/Src/stm32f4xx_hal_msp.c **** 
  58:Firmware/Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Firmware/Core/Src/stm32f4xx_hal_msp.c **** 
  60:Firmware/Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Firmware/Core/Src/stm32f4xx_hal_msp.c **** /**
  62:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   */
  64:Firmware/Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Firmware/Core/Src/stm32f4xx_hal_msp.c **** {
  28              		.loc 1 65 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32 0000 80B5     		push	{r7, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 7, -8
  36              		.cfi_offset 14, -4
  37 0002 82B0     		sub	sp, sp, #8
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  40 0004 00AF     		add	r7, sp, #0
  41              	.LCFI2:
  42              		.cfi_def_cfa_register 7
  43              	.LBB2:
  66:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Firmware/Core/Src/stm32f4xx_hal_msp.c **** 
  68:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Firmware/Core/Src/stm32f4xx_hal_msp.c **** 
  70:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  44              		.loc 1 70 0
  45 0006 0023     		movs	r3, #0
ARM GAS  /tmp/ccsnOAxJ.s 			page 3


  46 0008 7B60     		str	r3, [r7, #4]
  47 000a 124B     		ldr	r3, .L2
  48 000c 5B6C     		ldr	r3, [r3, #68]
  49 000e 114A     		ldr	r2, .L2
  50 0010 43F48043 		orr	r3, r3, #16384
  51 0014 5364     		str	r3, [r2, #68]
  52 0016 0F4B     		ldr	r3, .L2
  53 0018 5B6C     		ldr	r3, [r3, #68]
  54 001a 03F48043 		and	r3, r3, #16384
  55 001e 7B60     		str	r3, [r7, #4]
  56 0020 7B68     		ldr	r3, [r7, #4]
  57              	.LBE2:
  58              	.LBB3:
  71:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  59              		.loc 1 71 0
  60 0022 0023     		movs	r3, #0
  61 0024 3B60     		str	r3, [r7]
  62 0026 0B4B     		ldr	r3, .L2
  63 0028 1B6C     		ldr	r3, [r3, #64]
  64 002a 0A4A     		ldr	r2, .L2
  65 002c 43F08053 		orr	r3, r3, #268435456
  66 0030 1364     		str	r3, [r2, #64]
  67 0032 084B     		ldr	r3, .L2
  68 0034 1B6C     		ldr	r3, [r3, #64]
  69 0036 03F08053 		and	r3, r3, #268435456
  70 003a 3B60     		str	r3, [r7]
  71 003c 3B68     		ldr	r3, [r7]
  72              	.LBE3:
  72:Firmware/Core/Src/stm32f4xx_hal_msp.c **** 
  73:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  74:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  75:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  73              		.loc 1 75 0
  74 003e 0022     		movs	r2, #0
  75 0040 0F21     		movs	r1, #15
  76 0042 6FF00100 		mvn	r0, #1
  77 0046 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  76:Firmware/Core/Src/stm32f4xx_hal_msp.c **** 
  77:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Firmware/Core/Src/stm32f4xx_hal_msp.c **** 
  79:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Firmware/Core/Src/stm32f4xx_hal_msp.c **** }
  78              		.loc 1 80 0
  79 004a 00BF     		nop
  80 004c 0837     		adds	r7, r7, #8
  81              	.LCFI3:
  82              		.cfi_def_cfa_offset 8
  83 004e BD46     		mov	sp, r7
  84              	.LCFI4:
  85              		.cfi_def_cfa_register 13
  86              		@ sp needed
  87 0050 80BD     		pop	{r7, pc}
  88              	.L3:
  89 0052 00BF     		.align	2
  90              	.L2:
  91 0054 00380240 		.word	1073887232
  92              		.cfi_endproc
ARM GAS  /tmp/ccsnOAxJ.s 			page 4


  93              	.LFE130:
  95              		.section	.text.HAL_UART_MspInit,"ax",%progbits
  96              		.align	1
  97              		.global	HAL_UART_MspInit
  98              		.syntax unified
  99              		.thumb
 100              		.thumb_func
 101              		.fpu fpv4-sp-d16
 103              	HAL_UART_MspInit:
 104              	.LFB131:
  81:Firmware/Core/Src/stm32f4xx_hal_msp.c **** 
  82:Firmware/Core/Src/stm32f4xx_hal_msp.c **** /**
  83:Firmware/Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
  84:Firmware/Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  85:Firmware/Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
  86:Firmware/Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  87:Firmware/Core/Src/stm32f4xx_hal_msp.c **** */
  88:Firmware/Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
  89:Firmware/Core/Src/stm32f4xx_hal_msp.c **** {
 105              		.loc 1 89 0
 106              		.cfi_startproc
 107              		@ args = 0, pretend = 0, frame = 40
 108              		@ frame_needed = 1, uses_anonymous_args = 0
 109 0000 80B5     		push	{r7, lr}
 110              	.LCFI5:
 111              		.cfi_def_cfa_offset 8
 112              		.cfi_offset 7, -8
 113              		.cfi_offset 14, -4
 114 0002 8AB0     		sub	sp, sp, #40
 115              	.LCFI6:
 116              		.cfi_def_cfa_offset 48
 117 0004 00AF     		add	r7, sp, #0
 118              	.LCFI7:
 119              		.cfi_def_cfa_register 7
 120 0006 7860     		str	r0, [r7, #4]
  90:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 121              		.loc 1 90 0
 122 0008 07F11403 		add	r3, r7, #20
 123 000c 0022     		movs	r2, #0
 124 000e 1A60     		str	r2, [r3]
 125 0010 5A60     		str	r2, [r3, #4]
 126 0012 9A60     		str	r2, [r3, #8]
 127 0014 DA60     		str	r2, [r3, #12]
 128 0016 1A61     		str	r2, [r3, #16]
  91:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART3)
 129              		.loc 1 91 0
 130 0018 7B68     		ldr	r3, [r7, #4]
 131 001a 1B68     		ldr	r3, [r3]
 132 001c 194A     		ldr	r2, .L7
 133 001e 9342     		cmp	r3, r2
 134 0020 2CD1     		bne	.L6
 135              	.LBB4:
  92:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   {
  93:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 0 */
  94:Firmware/Core/Src/stm32f4xx_hal_msp.c **** 
  95:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 0 */
  96:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
ARM GAS  /tmp/ccsnOAxJ.s 			page 5


  97:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_ENABLE();
 136              		.loc 1 97 0
 137 0022 0023     		movs	r3, #0
 138 0024 3B61     		str	r3, [r7, #16]
 139 0026 184B     		ldr	r3, .L7+4
 140 0028 1B6C     		ldr	r3, [r3, #64]
 141 002a 174A     		ldr	r2, .L7+4
 142 002c 43F48023 		orr	r3, r3, #262144
 143 0030 1364     		str	r3, [r2, #64]
 144 0032 154B     		ldr	r3, .L7+4
 145 0034 1B6C     		ldr	r3, [r3, #64]
 146 0036 03F48023 		and	r3, r3, #262144
 147 003a 3B61     		str	r3, [r7, #16]
 148 003c 3B69     		ldr	r3, [r7, #16]
 149              	.LBE4:
 150              	.LBB5:
  98:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   
  99:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 151              		.loc 1 99 0
 152 003e 0023     		movs	r3, #0
 153 0040 FB60     		str	r3, [r7, #12]
 154 0042 114B     		ldr	r3, .L7+4
 155 0044 1B6B     		ldr	r3, [r3, #48]
 156 0046 104A     		ldr	r2, .L7+4
 157 0048 43F00803 		orr	r3, r3, #8
 158 004c 1363     		str	r3, [r2, #48]
 159 004e 0E4B     		ldr	r3, .L7+4
 160 0050 1B6B     		ldr	r3, [r3, #48]
 161 0052 03F00803 		and	r3, r3, #8
 162 0056 FB60     		str	r3, [r7, #12]
 163 0058 FB68     		ldr	r3, [r7, #12]
 164              	.LBE5:
 100:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration    
 101:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     PD8     ------> USART3_TX
 102:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     PD9     ------> USART3_RX 
 103:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     */
 104:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 165              		.loc 1 104 0
 166 005a 4FF44073 		mov	r3, #768
 167 005e 7B61     		str	r3, [r7, #20]
 105:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 168              		.loc 1 105 0
 169 0060 0223     		movs	r3, #2
 170 0062 BB61     		str	r3, [r7, #24]
 106:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 171              		.loc 1 106 0
 172 0064 0123     		movs	r3, #1
 173 0066 FB61     		str	r3, [r7, #28]
 107:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 174              		.loc 1 107 0
 175 0068 0323     		movs	r3, #3
 176 006a 3B62     		str	r3, [r7, #32]
 108:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 177              		.loc 1 108 0
 178 006c 0723     		movs	r3, #7
 179 006e 7B62     		str	r3, [r7, #36]
 109:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
ARM GAS  /tmp/ccsnOAxJ.s 			page 6


 180              		.loc 1 109 0
 181 0070 07F11403 		add	r3, r7, #20
 182 0074 1946     		mov	r1, r3
 183 0076 0548     		ldr	r0, .L7+8
 184 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 185              	.L6:
 110:Firmware/Core/Src/stm32f4xx_hal_msp.c **** 
 111:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 112:Firmware/Core/Src/stm32f4xx_hal_msp.c **** 
 113:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 1 */
 114:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   }
 115:Firmware/Core/Src/stm32f4xx_hal_msp.c **** 
 116:Firmware/Core/Src/stm32f4xx_hal_msp.c **** }
 186              		.loc 1 116 0
 187 007c 00BF     		nop
 188 007e 2837     		adds	r7, r7, #40
 189              	.LCFI8:
 190              		.cfi_def_cfa_offset 8
 191 0080 BD46     		mov	sp, r7
 192              	.LCFI9:
 193              		.cfi_def_cfa_register 13
 194              		@ sp needed
 195 0082 80BD     		pop	{r7, pc}
 196              	.L8:
 197              		.align	2
 198              	.L7:
 199 0084 00480040 		.word	1073760256
 200 0088 00380240 		.word	1073887232
 201 008c 000C0240 		.word	1073875968
 202              		.cfi_endproc
 203              	.LFE131:
 205              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 206              		.align	1
 207              		.global	HAL_UART_MspDeInit
 208              		.syntax unified
 209              		.thumb
 210              		.thumb_func
 211              		.fpu fpv4-sp-d16
 213              	HAL_UART_MspDeInit:
 214              	.LFB132:
 117:Firmware/Core/Src/stm32f4xx_hal_msp.c **** 
 118:Firmware/Core/Src/stm32f4xx_hal_msp.c **** /**
 119:Firmware/Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 120:Firmware/Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 121:Firmware/Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 122:Firmware/Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 123:Firmware/Core/Src/stm32f4xx_hal_msp.c **** */
 124:Firmware/Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 125:Firmware/Core/Src/stm32f4xx_hal_msp.c **** {
 215              		.loc 1 125 0
 216              		.cfi_startproc
 217              		@ args = 0, pretend = 0, frame = 8
 218              		@ frame_needed = 1, uses_anonymous_args = 0
 219 0000 80B5     		push	{r7, lr}
 220              	.LCFI10:
 221              		.cfi_def_cfa_offset 8
 222              		.cfi_offset 7, -8
ARM GAS  /tmp/ccsnOAxJ.s 			page 7


 223              		.cfi_offset 14, -4
 224 0002 82B0     		sub	sp, sp, #8
 225              	.LCFI11:
 226              		.cfi_def_cfa_offset 16
 227 0004 00AF     		add	r7, sp, #0
 228              	.LCFI12:
 229              		.cfi_def_cfa_register 7
 230 0006 7860     		str	r0, [r7, #4]
 126:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART3)
 231              		.loc 1 126 0
 232 0008 7B68     		ldr	r3, [r7, #4]
 233 000a 1B68     		ldr	r3, [r3]
 234 000c 084A     		ldr	r2, .L12
 235 000e 9342     		cmp	r3, r2
 236 0010 0AD1     		bne	.L11
 127:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   {
 128:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 0 */
 129:Firmware/Core/Src/stm32f4xx_hal_msp.c **** 
 130:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 0 */
 131:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 132:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_DISABLE();
 237              		.loc 1 132 0
 238 0012 084B     		ldr	r3, .L12+4
 239 0014 1B6C     		ldr	r3, [r3, #64]
 240 0016 074A     		ldr	r2, .L12+4
 241 0018 23F48023 		bic	r3, r3, #262144
 242 001c 1364     		str	r3, [r2, #64]
 133:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   
 134:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration    
 135:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     PD8     ------> USART3_TX
 136:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     PD9     ------> USART3_RX 
 137:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     */
 138:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, STLK_RX_Pin|STLK_TX_Pin);
 243              		.loc 1 138 0
 244 001e 4FF44071 		mov	r1, #768
 245 0022 0548     		ldr	r0, .L12+8
 246 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 247              	.L11:
 139:Firmware/Core/Src/stm32f4xx_hal_msp.c **** 
 140:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 141:Firmware/Core/Src/stm32f4xx_hal_msp.c **** 
 142:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 1 */
 143:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   }
 144:Firmware/Core/Src/stm32f4xx_hal_msp.c **** 
 145:Firmware/Core/Src/stm32f4xx_hal_msp.c **** }
 248              		.loc 1 145 0
 249 0028 00BF     		nop
 250 002a 0837     		adds	r7, r7, #8
 251              	.LCFI13:
 252              		.cfi_def_cfa_offset 8
 253 002c BD46     		mov	sp, r7
 254              	.LCFI14:
 255              		.cfi_def_cfa_register 13
 256              		@ sp needed
 257 002e 80BD     		pop	{r7, pc}
 258              	.L13:
 259              		.align	2
ARM GAS  /tmp/ccsnOAxJ.s 			page 8


 260              	.L12:
 261 0030 00480040 		.word	1073760256
 262 0034 00380240 		.word	1073887232
 263 0038 000C0240 		.word	1073875968
 264              		.cfi_endproc
 265              	.LFE132:
 267              		.section	.text.HAL_PCD_MspInit,"ax",%progbits
 268              		.align	1
 269              		.global	HAL_PCD_MspInit
 270              		.syntax unified
 271              		.thumb
 272              		.thumb_func
 273              		.fpu fpv4-sp-d16
 275              	HAL_PCD_MspInit:
 276              	.LFB133:
 146:Firmware/Core/Src/stm32f4xx_hal_msp.c **** 
 147:Firmware/Core/Src/stm32f4xx_hal_msp.c **** /**
 148:Firmware/Core/Src/stm32f4xx_hal_msp.c **** * @brief PCD MSP Initialization
 149:Firmware/Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 150:Firmware/Core/Src/stm32f4xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 151:Firmware/Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 152:Firmware/Core/Src/stm32f4xx_hal_msp.c **** */
 153:Firmware/Core/Src/stm32f4xx_hal_msp.c **** void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
 154:Firmware/Core/Src/stm32f4xx_hal_msp.c **** {
 277              		.loc 1 154 0
 278              		.cfi_startproc
 279              		@ args = 0, pretend = 0, frame = 40
 280              		@ frame_needed = 1, uses_anonymous_args = 0
 281 0000 80B5     		push	{r7, lr}
 282              	.LCFI15:
 283              		.cfi_def_cfa_offset 8
 284              		.cfi_offset 7, -8
 285              		.cfi_offset 14, -4
 286 0002 8AB0     		sub	sp, sp, #40
 287              	.LCFI16:
 288              		.cfi_def_cfa_offset 48
 289 0004 00AF     		add	r7, sp, #0
 290              	.LCFI17:
 291              		.cfi_def_cfa_register 7
 292 0006 7860     		str	r0, [r7, #4]
 155:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 293              		.loc 1 155 0
 294 0008 07F11403 		add	r3, r7, #20
 295 000c 0022     		movs	r2, #0
 296 000e 1A60     		str	r2, [r3]
 297 0010 5A60     		str	r2, [r3, #4]
 298 0012 9A60     		str	r2, [r3, #8]
 299 0014 DA60     		str	r2, [r3, #12]
 300 0016 1A61     		str	r2, [r3, #16]
 156:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_FS)
 301              		.loc 1 156 0
 302 0018 7B68     		ldr	r3, [r7, #4]
 303 001a 1B68     		ldr	r3, [r3]
 304 001c B3F1A04F 		cmp	r3, #1342177280
 305 0020 3FD1     		bne	.L16
 306              	.LBB6:
 157:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   {
ARM GAS  /tmp/ccsnOAxJ.s 			page 9


 158:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */
 159:Firmware/Core/Src/stm32f4xx_hal_msp.c **** 
 160:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspInit 0 */
 161:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   
 162:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 307              		.loc 1 162 0
 308 0022 0023     		movs	r3, #0
 309 0024 3B61     		str	r3, [r7, #16]
 310 0026 214B     		ldr	r3, .L17
 311 0028 1B6B     		ldr	r3, [r3, #48]
 312 002a 204A     		ldr	r2, .L17
 313 002c 43F00103 		orr	r3, r3, #1
 314 0030 1363     		str	r3, [r2, #48]
 315 0032 1E4B     		ldr	r3, .L17
 316 0034 1B6B     		ldr	r3, [r3, #48]
 317 0036 03F00103 		and	r3, r3, #1
 318 003a 3B61     		str	r3, [r7, #16]
 319 003c 3B69     		ldr	r3, [r7, #16]
 320              	.LBE6:
 163:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration    
 164:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     PA8     ------> USB_OTG_FS_SOF
 165:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USB_OTG_FS_VBUS
 166:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USB_OTG_FS_ID
 167:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     PA11     ------> USB_OTG_FS_DM
 168:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     PA12     ------> USB_OTG_FS_DP 
 169:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     */
 170:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 321              		.loc 1 170 0
 322 003e 4FF4E853 		mov	r3, #7424
 323 0042 7B61     		str	r3, [r7, #20]
 171:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 324              		.loc 1 171 0
 325 0044 0223     		movs	r3, #2
 326 0046 BB61     		str	r3, [r7, #24]
 172:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 327              		.loc 1 172 0
 328 0048 0023     		movs	r3, #0
 329 004a FB61     		str	r3, [r7, #28]
 173:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 330              		.loc 1 173 0
 331 004c 0323     		movs	r3, #3
 332 004e 3B62     		str	r3, [r7, #32]
 174:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 333              		.loc 1 174 0
 334 0050 0A23     		movs	r3, #10
 335 0052 7B62     		str	r3, [r7, #36]
 175:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 336              		.loc 1 175 0
 337 0054 07F11403 		add	r3, r7, #20
 338 0058 1946     		mov	r1, r3
 339 005a 1548     		ldr	r0, .L17+4
 340 005c FFF7FEFF 		bl	HAL_GPIO_Init
 176:Firmware/Core/Src/stm32f4xx_hal_msp.c **** 
 177:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USB_VBUS_Pin;
 341              		.loc 1 177 0
 342 0060 4FF40073 		mov	r3, #512
 343 0064 7B61     		str	r3, [r7, #20]
ARM GAS  /tmp/ccsnOAxJ.s 			page 10


 178:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 344              		.loc 1 178 0
 345 0066 0023     		movs	r3, #0
 346 0068 BB61     		str	r3, [r7, #24]
 179:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 347              		.loc 1 179 0
 348 006a 0023     		movs	r3, #0
 349 006c FB61     		str	r3, [r7, #28]
 180:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 350              		.loc 1 180 0
 351 006e 07F11403 		add	r3, r7, #20
 352 0072 1946     		mov	r1, r3
 353 0074 0E48     		ldr	r0, .L17+4
 354 0076 FFF7FEFF 		bl	HAL_GPIO_Init
 181:Firmware/Core/Src/stm32f4xx_hal_msp.c **** 
 182:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 183:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 355              		.loc 1 183 0
 356 007a 0C4B     		ldr	r3, .L17
 357 007c 5B6B     		ldr	r3, [r3, #52]
 358 007e 0B4A     		ldr	r2, .L17
 359 0080 43F08003 		orr	r3, r3, #128
 360 0084 5363     		str	r3, [r2, #52]
 361              	.LBB7:
 362 0086 0023     		movs	r3, #0
 363 0088 FB60     		str	r3, [r7, #12]
 364 008a 084B     		ldr	r3, .L17
 365 008c 5B6C     		ldr	r3, [r3, #68]
 366 008e 074A     		ldr	r2, .L17
 367 0090 43F48043 		orr	r3, r3, #16384
 368 0094 5364     		str	r3, [r2, #68]
 369 0096 054B     		ldr	r3, .L17
 370 0098 5B6C     		ldr	r3, [r3, #68]
 371 009a 03F48043 		and	r3, r3, #16384
 372 009e FB60     		str	r3, [r7, #12]
 373 00a0 FB68     		ldr	r3, [r7, #12]
 374              	.L16:
 375              	.LBE7:
 184:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 185:Firmware/Core/Src/stm32f4xx_hal_msp.c **** 
 186:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspInit 1 */
 187:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   }
 188:Firmware/Core/Src/stm32f4xx_hal_msp.c **** 
 189:Firmware/Core/Src/stm32f4xx_hal_msp.c **** }
 376              		.loc 1 189 0
 377 00a2 00BF     		nop
 378 00a4 2837     		adds	r7, r7, #40
 379              	.LCFI18:
 380              		.cfi_def_cfa_offset 8
 381 00a6 BD46     		mov	sp, r7
 382              	.LCFI19:
 383              		.cfi_def_cfa_register 13
 384              		@ sp needed
 385 00a8 80BD     		pop	{r7, pc}
 386              	.L18:
 387 00aa 00BF     		.align	2
 388              	.L17:
ARM GAS  /tmp/ccsnOAxJ.s 			page 11


 389 00ac 00380240 		.word	1073887232
 390 00b0 00000240 		.word	1073872896
 391              		.cfi_endproc
 392              	.LFE133:
 394              		.section	.text.HAL_PCD_MspDeInit,"ax",%progbits
 395              		.align	1
 396              		.global	HAL_PCD_MspDeInit
 397              		.syntax unified
 398              		.thumb
 399              		.thumb_func
 400              		.fpu fpv4-sp-d16
 402              	HAL_PCD_MspDeInit:
 403              	.LFB134:
 190:Firmware/Core/Src/stm32f4xx_hal_msp.c **** 
 191:Firmware/Core/Src/stm32f4xx_hal_msp.c **** /**
 192:Firmware/Core/Src/stm32f4xx_hal_msp.c **** * @brief PCD MSP De-Initialization
 193:Firmware/Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 194:Firmware/Core/Src/stm32f4xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 195:Firmware/Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 196:Firmware/Core/Src/stm32f4xx_hal_msp.c **** */
 197:Firmware/Core/Src/stm32f4xx_hal_msp.c **** void HAL_PCD_MspDeInit(PCD_HandleTypeDef* hpcd)
 198:Firmware/Core/Src/stm32f4xx_hal_msp.c **** {
 404              		.loc 1 198 0
 405              		.cfi_startproc
 406              		@ args = 0, pretend = 0, frame = 8
 407              		@ frame_needed = 1, uses_anonymous_args = 0
 408 0000 80B5     		push	{r7, lr}
 409              	.LCFI20:
 410              		.cfi_def_cfa_offset 8
 411              		.cfi_offset 7, -8
 412              		.cfi_offset 14, -4
 413 0002 82B0     		sub	sp, sp, #8
 414              	.LCFI21:
 415              		.cfi_def_cfa_offset 16
 416 0004 00AF     		add	r7, sp, #0
 417              	.LCFI22:
 418              		.cfi_def_cfa_register 7
 419 0006 7860     		str	r0, [r7, #4]
 199:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_FS)
 420              		.loc 1 199 0
 421 0008 7B68     		ldr	r3, [r7, #4]
 422 000a 1B68     		ldr	r3, [r3]
 423 000c B3F1A04F 		cmp	r3, #1342177280
 424 0010 0AD1     		bne	.L21
 200:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   {
 201:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspDeInit 0 */
 202:Firmware/Core/Src/stm32f4xx_hal_msp.c **** 
 203:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspDeInit 0 */
 204:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 205:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USB_OTG_FS_CLK_DISABLE();
 425              		.loc 1 205 0
 426 0012 074B     		ldr	r3, .L22
 427 0014 5B6B     		ldr	r3, [r3, #52]
 428 0016 064A     		ldr	r2, .L22
 429 0018 23F08003 		bic	r3, r3, #128
 430 001c 5363     		str	r3, [r2, #52]
 206:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   
ARM GAS  /tmp/ccsnOAxJ.s 			page 12


 207:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration    
 208:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     PA8     ------> USB_OTG_FS_SOF
 209:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USB_OTG_FS_VBUS
 210:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USB_OTG_FS_ID
 211:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     PA11     ------> USB_OTG_FS_DM
 212:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     PA12     ------> USB_OTG_FS_DP 
 213:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     */
 214:Firmware/Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USB_SOF_Pin|USB_VBUS_Pin|USB_ID_Pin|USB_DM_Pin 
 431              		.loc 1 214 0
 432 001e 4FF4F851 		mov	r1, #7936
 433 0022 0448     		ldr	r0, .L22+4
 434 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 435              	.L21:
 215:Firmware/Core/Src/stm32f4xx_hal_msp.c ****                           |USB_DP_Pin);
 216:Firmware/Core/Src/stm32f4xx_hal_msp.c **** 
 217:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspDeInit 1 */
 218:Firmware/Core/Src/stm32f4xx_hal_msp.c **** 
 219:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspDeInit 1 */
 220:Firmware/Core/Src/stm32f4xx_hal_msp.c ****   }
 221:Firmware/Core/Src/stm32f4xx_hal_msp.c **** 
 222:Firmware/Core/Src/stm32f4xx_hal_msp.c **** }
 436              		.loc 1 222 0
 437 0028 00BF     		nop
 438 002a 0837     		adds	r7, r7, #8
 439              	.LCFI23:
 440              		.cfi_def_cfa_offset 8
 441 002c BD46     		mov	sp, r7
 442              	.LCFI24:
 443              		.cfi_def_cfa_register 13
 444              		@ sp needed
 445 002e 80BD     		pop	{r7, pc}
 446              	.L23:
 447              		.align	2
 448              	.L22:
 449 0030 00380240 		.word	1073887232
 450 0034 00000240 		.word	1073872896
 451              		.cfi_endproc
 452              	.LFE134:
 454              		.text
 455              	.Letext0:
 456              		.file 2 "/home/zht/stm32tools/arm-gcc/arm-none-eabi/include/machine/_default_types.h"
 457              		.file 3 "/home/zht/stm32tools/arm-gcc/arm-none-eabi/include/sys/_stdint.h"
 458              		.file 4 "Firmware/Drivers/CMSIS/Include/core_cm4.h"
 459              		.file 5 "Firmware/Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 460              		.file 6 "Firmware/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 461              		.file 7 "Firmware/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 462              		.file 8 "Firmware/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 463              		.file 9 "Firmware/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 464              		.file 10 "Firmware/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 465              		.file 11 "Firmware/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_usb.h"
 466              		.file 12 "Firmware/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pcd.h"
 467              		.file 13 "Firmware/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
ARM GAS  /tmp/ccsnOAxJ.s 			page 13


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/ccsnOAxJ.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccsnOAxJ.s:25     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccsnOAxJ.s:91     .text.HAL_MspInit:0000000000000054 $d
     /tmp/ccsnOAxJ.s:96     .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccsnOAxJ.s:103    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccsnOAxJ.s:199    .text.HAL_UART_MspInit:0000000000000084 $d
     /tmp/ccsnOAxJ.s:206    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccsnOAxJ.s:213    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccsnOAxJ.s:261    .text.HAL_UART_MspDeInit:0000000000000030 $d
     /tmp/ccsnOAxJ.s:268    .text.HAL_PCD_MspInit:0000000000000000 $t
     /tmp/ccsnOAxJ.s:275    .text.HAL_PCD_MspInit:0000000000000000 HAL_PCD_MspInit
     /tmp/ccsnOAxJ.s:389    .text.HAL_PCD_MspInit:00000000000000ac $d
     /tmp/ccsnOAxJ.s:395    .text.HAL_PCD_MspDeInit:0000000000000000 $t
     /tmp/ccsnOAxJ.s:402    .text.HAL_PCD_MspDeInit:0000000000000000 HAL_PCD_MspDeInit
     /tmp/ccsnOAxJ.s:449    .text.HAL_PCD_MspDeInit:0000000000000030 $d
                           .group:0000000000000000 wm4.0.66eb26e6ef234a179f62cd8806fe3c00
                           .group:0000000000000000 wm4.stm32f4xx_hal_conf.h.24.03c00010d617045ebb35c82914a9515b
                           .group:0000000000000000 wm4.stm32f4xx.h.55.60c09cb5ab474e463c44285ed7739f1f
                           .group:0000000000000000 wm4.stm32f446xx.h.51.16a9122ede9860ebbb552c9e423d1ecd
                           .group:0000000000000000 wm4._newlib_version.h.4.875b979a44719054cd750d0952ad3fd6
                           .group:0000000000000000 wm4.features.h.33.318b64d71e0957639cfb30f1db1f7ec8
                           .group:0000000000000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:0000000000000000 wm4._intsup.h.10.cce27fed8484c08a33f522034c30d2b5
                           .group:0000000000000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:0000000000000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:0000000000000000 wm4.cmsis_version.h.32.4d5822004c01a829a975260e854b5f8e
                           .group:0000000000000000 wm4.core_cm4.h.66.e4ff136c4a17abc46741866f64f8e729
                           .group:0000000000000000 wm4.cmsis_gcc.h.26.f42444deefab66ffa141b9b9fddb57a3
                           .group:0000000000000000 wm4.core_cm4.h.174.059a5e001a9e729091d1407208e93224
                           .group:0000000000000000 wm4.mpu_armv7.h.32.27b4593cb2f8d3152ca5d97a9d72b321
                           .group:0000000000000000 wm4.stm32f446xx.h.934.08868cf5988b286c95ce57658833140b
                           .group:0000000000000000 wm4.stm32f4xx.h.212.729f0f890654645a3f47ccc0cc2b00e7
                           .group:0000000000000000 wm4.stm32_hal_legacy.h.23.24c1109a8eb6b9f423a3627922c83f30
                           .group:0000000000000000 wm4.stddef.h.39.a38874c8f8a57e66301090908ec2a69f
                           .group:0000000000000000 wm4.stm32f4xx_hal_def.h.58.2d2c85d5b9693a63e90566b806e8a752
                           .group:0000000000000000 wm4.stm32f4xx_hal_rcc_ex.h.22.ed8712e28628f6d35bd6f8847ee2f18f
                           .group:0000000000000000 wm4.stm32f4xx_hal_rcc.h.108.0c18a3cfc2dd91bdf92470b4bd0ea1b5
                           .group:0000000000000000 wm4.stm32f4xx_hal_exti.h.22.e3c6ea1ecbc30ac4867071b634937175
                           .group:0000000000000000 wm4.stm32f4xx_hal_gpio.h.22.be2c6bcf9722096ea8f49a41bf6aa50c
                           .group:0000000000000000 wm4.stm32f4xx_hal_gpio_ex.h.22.6858f59ca8a52c645189c74569e4d5b8
                           .group:0000000000000000 wm4.stm32f4xx_hal_gpio.h.264.978ac12eab1d3b3400b35b8c427e2c33
                           .group:0000000000000000 wm4.stm32f4xx_hal_dma.h.22.fffce20ac9119c50557659c75e75ab1c
                           .group:0000000000000000 wm4.stm32f4xx_hal_dma.h.721.a1e57ffbc615f926e6509c5acc65e492
                           .group:0000000000000000 wm4.stm32f4xx_hal_cortex.h.22.e6aa3b847b5388be63c32d1f9e696ef7
                           .group:0000000000000000 wm4.stm32f4xx_hal_flash.h.22.31b301be2655c3eb8583e51c8231544a
                           .group:0000000000000000 wm4.stm32f4xx_hal_flash_ex.h.22.df74a74dd40656a7fcd7d90cedd190b4
                           .group:0000000000000000 wm4.stm32f4xx_hal_flash.h.363.51efdf0f6c88f683efb89d7cc95cc1be
                           .group:0000000000000000 wm4.stm32f4xx_hal_pwr.h.22.2c27d93ae187efe3a73816f03a329970
                           .group:0000000000000000 wm4.stm32f4xx_hal_pwr_ex.h.22.cf49f655fb514fa1eda6a251fa1b2f1a
                           .group:0000000000000000 wm4.stm32f4xx_hal_pwr.h.337.60b43975c84527a23cb6994b23165a5e
                           .group:0000000000000000 wm4.stm32f4xx_hal_tim.h.22.9c16860ec2cc7f3d941608a8f521bc4a
                           .group:0000000000000000 wm4.stm32f4xx_hal_tim_ex.h.22.ab99a7fa30daa00d91e82a48801a7f30
                           .group:0000000000000000 wm4.stm32f4xx_hal_uart.h.22.1edfd0da9670bd23245390d2a3da576d
                           .group:0000000000000000 wm4.stm32f4xx_ll_usb.h.22.9dd425f23cc4ee09cc013b784f1d3b1a
                           .group:0000000000000000 wm4.stm32f4xx_hal_pcd.h.155.99d086aed65c9e0b877f5c367a6472c1
ARM GAS  /tmp/ccsnOAxJ.s 			page 14


                           .group:0000000000000000 wm4.stm32f4xx_hal.h.72.a5a58188aa461a0614f1e58e159c7840
                           .group:0000000000000000 wm4.main.h.61.fe245643c967f5b254f53157b3e67e33

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_GPIO_Init
HAL_GPIO_DeInit
