# RISC-V based MYTH Workshop
A 5-day RISC-V based CPU Core Design MYTH (Microprocessor for You in Thirty Hours) Workshop, offered by for VLSI System Design (VSD) and Redwood EDA. In a short span of 5-days, the basic RISC-V ISA was studied & a simple RISC-V core with base instruction set was implemented. Under the software section, the programming languages that have been used are C, Assembly language and some Pseudo codes. The RISC-V CPU Core has been designed with the help of Transaction Level Verilog(TL-Verilog) in addition with the Makerchip IDE Platform. Daywise details are given below.

## Day 1 : RISC-V ISA & GNU compiler toolchain 
![Introduction](https://github.com/sneh2411/RISC-V-Based-Myth/blob/c250a8eb4c8890a9f267eb631c8255efaee4666b/Introduction.jpg)
![App_to_Hardware](https://github.com/sneh2411/RISC-V-Based-Myth/blob/f765950e465c86ba00eef1e9cb441ff8340d7fc5/App_to_Hardware.jpg)
![image](https://github.com/sneh2411/RISC-V-Based-Myth/blob/4687ff6b62ba03718a40a691b1d248140914e629/signedmaxmin.png)
## Day 2 : Basics of ABI (Application Binary Interface) 
### Simulation of C Program using Function Call
![Image](https://github.com/sneh2411/RISC-V-Based-Myth/blob/98720b4905286dd475febb276454bd60f4c58b9b/Simulat_C_FuncCall1.png)
![Image](https://github.com/sneh2411/RISC-V-Based-Myth/blob/18517496319e86a3799e369c6781f84816fe15df/SimulationofCusing_2.png)
![Image](https://github.com/sneh2411/RISC-V-Based-Myth/blob/0cf50cd9599edfca3e0e51d0754be28d88090b27/SimuC_Func_3.png)
![Image](https://github.com/sneh2411/RISC-V-Based-Myth/blob/3ae9e7e5b7f3a919063f9250ea9c8ff1b7e7f0e3/SimulationofCusingFunccall_4.png)
![Image](https://github.com/sneh2411/RISC-V-Based-Myth/blob/b28a87f538cba4ff11ea36968418d66a83b56e57/SimulationoC%20using%20func_5.png)
### Simulation of C Program on RISCV CPU
![Image](https://github.com/sneh2411/RISC-V-Based-Myth/blob/d03c345b6feaa30cddbd95bc62219f11732561c5/Simulation%20ofCusing%20RISCV.png)
## Day3 : Digital Logic with TL-Verilog and Makerchip
### Introduction to Makerchip
![Image](https://github.com/sneh2411/RISC-V-Based-Myth/blob/2b2560c17d246f594e0fe9f378398a8977d2722e/Introduction%20to%20MakerChip.jpg)
### Combinational Circuits
#### Fibonacci series Lab
![Image](https://github.com/sneh2411/RISC-V-Based-Myth/blob/6db168eb40e3cd044358743b19028fc8d7e4c4c4/fibonacci.jpg)
#### Lab on Free running Oscillator
![Image](https://github.com/sneh2411/RISC-V-Based-Myth/blob/fdeefbc6b36375f14a087debda3f1eb22f7f4676/free%20running%20oscillator.jpg)
#### Combinational Calculator
![Image](https://github.com/sneh2411/RISC-V-Based-Myth/blob/b217b4a60ccd408d22752b49e71c9660d2e72408/Combinational%20Calculator.jpg)
#### Seqential Calculator
![Image](https://github.com/sneh2411/RISC-V-Based-Myth/blob/de209b9a5d628578ce775b27f59d714fae959b53/Sequential_calculator.JPG)
#### 2 Cycle Pipeline Calculator
![Image](https://github.com/sneh2411/RISC-V-Based-Myth/blob/9ea5559930c5cf7c198a76f149298ebaed9df82b/Pipeline%20Calculator.jpg)
## Day 4 : Basic RISCV CPU microarchitecture
### Simple RISCV Microarchitecture
![Image](https://github.com/sneh2411/RISC-V-Based-Myth/blob/2d4d2b19b7628bb96f76ff52b7be89db34622f4b/Vizal.jpg)
### Istruction Decode
![Image](https://github.com/sneh2411/RISC-V-Based-Myth/blob/11d181f04cb1a264786d7d39f423380d0cd0696e/Inst_decode.jpg)
## Day 5 : Complete Piplined RISCV CPU Microarchitecture
### Complete Pipeline design
![Image](https://github.com/sneh2411/RISC-V-Based-Myth/blob/7b58c712a8895911a49148971effeb60e8bc2971/Final%20Pipeline%20design.jpg)
![Image](https://github.com/sneh2411/RISC-V-Based-Myth/blob/78879be95cbc8548ed9430beea608167b70e227b/Waveform_Final_Pipeline%20Design.jpg)
  
## ACKNOWLEDGEMENT
My sincere thanks to Mr.Kunal Ghosh and Mr.Steve Hoover for providing a platform to explore the field of opensource technology in VLSI domain.


