$date
	Sat Aug 03 02:42:44 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module module_counter_tb $end
$var wire 6 ! count_o [5:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module COUNTER $end
$var wire 1 " clk $end
$var wire 6 $ count_o [5:0] $end
$var wire 1 # rst $end
$var parameter 32 % COUNT $end
$var parameter 32 & WIDTH_COUNT $end
$var reg 4 ' clk_counter [3:0] $end
$var reg 6 ( led_count_r [5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 &
b1010 %
$end
#0
$dumpvars
bx (
b0 '
bx $
1#
0"
bx !
$end
#30000
0#
#60000
1#
#300060000
