Generated by Fabric Compiler ( version 2021.4-SP1.2 <build 96435> ) at Sun Feb 19 10:11:10 2023

Timing Constraint:
-------------------------------------------------------
create_clock -name {sys_clk} [get_ports {sys_clk}] -period {20.000} -waveform {0.000 10.000}

Logical Constraint:
+--------------------------------------------------------+
| Object               | Attribute          | Value     
+--------------------------------------------------------+
| i:sys_clk_ibuf       | PAP_DONT_TOUCH     | TRUE      
| i:sys_rst_n_ibuf     | PAP_DONT_TOUCH     | TRUE      
| i:uart_rxd_ibuf      | PAP_DONT_TOUCH     | TRUE      
+--------------------------------------------------------+

IO Constraint :
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME      | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | IO_REGISTER     | VIRTUAL_IO     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| uart_txd      | output            | T10     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_clk       | input             | B5      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_rst_n     | input             | G5      | 1.5       | LVCMOS15       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| uart_rxd      | input             | R10     | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+----------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst     | Clk_Inst_Name     | Net_Name       | Fanout     
+----------------------------------------------------------------------------------------------+
| O                   | sys_clk_ibuf        | clkbufg_0         | nt_sys_clk     | 1          
+----------------------------------------------------------------------------------------------+


Reset Signal:
+--------------------------------------------------------+
| Net_Name           | Rst_Source_Inst     | Fanout     
+--------------------------------------------------------+
| u_uart_loop/N2     | u_uart_loop/N2      | 70         
+--------------------------------------------------------+


CE Signal:
+---------------------------------------------------------------------+
| Net_Name                       | CE_Source_Inst       | Fanout     
+---------------------------------------------------------------------+
| u_uart_loop/recv_done_flag     | u_uart_loop/N1       | 8          
| u_uart_loop/N18                | u_uart_loop/N18      | 2          
| u_uart_recv/N145               | u_uart_recv/N145     | 4          
| u_uart_send/N116               | u_uart_send/N116     | 4          
| u_uart_send/N104               | u_uart_send/N104     | 9          
| u_uart_send/N124               | u_uart_send/N124     | 1          
+---------------------------------------------------------------------+


Other High Fanout Signal:
+-----------------------------------------------------------------------------+
| Net_Name                       | Driver                       | Fanout     
+-----------------------------------------------------------------------------+
| ntclkbufg_0                    | clkbufg_0                    | 70         
| u_uart_loop/N2                 | u_uart_loop/N2               | 70         
| u_uart_recv/rx_flag            | u_uart_recv/rx_flag          | 23         
| u_uart_recv/rx_cnt [0]         | u_uart_recv/rx_cnt[0]        | 18         
| uart_tx_busy                   | u_uart_send/tx_flag          | 17         
| u_uart_recv/rx_cnt [2]         | u_uart_recv/rx_cnt[2]        | 16         
| u_uart_recv/rx_cnt [1]         | u_uart_recv/rx_cnt[1]        | 15         
| u_uart_recv/rx_cnt [3]         | u_uart_recv/rx_cnt[3]        | 13         
| u_uart_send/uart_en_d0         | u_uart_send/uart_en_d0       | 11         
| u_uart_send/uart_en_d1         | u_uart_send/uart_en_d1       | 10         
| u_uart_send/N27                | u_uart_send/N27_mux8_3       | 9          
| u_uart_loop/recv_done_flag     | u_uart_loop/N1               | 9          
| u_uart_send/N104               | u_uart_send/N104             | 9          
| u_uart_recv/N22                | u_uart_recv/N22_mux8_3       | 9          
| u_uart_recv/uart_rxd_d1        | u_uart_recv/uart_rxd_d1      | 9          
| u_uart_send/tx_cnt [0]         | u_uart_send/tx_cnt[0]        | 8          
| u_uart_send/tx_cnt [1]         | u_uart_send/tx_cnt[1]        | 8          
| u_uart_send/tx_cnt [2]         | u_uart_send/tx_cnt[2]        | 6          
| u_uart_recv/clk_cnt [0]        | u_uart_recv/clk_cnt[0]       | 5          
| u_uart_send/tx_cnt [3]         | u_uart_send/tx_cnt[3]        | 5          
| u_uart_recv/clk_cnt [5]        | u_uart_recv/clk_cnt[5]       | 4          
| u_uart_recv/clk_cnt [6]        | u_uart_recv/clk_cnt[6]       | 4          
| u_uart_recv/clk_cnt [7]        | u_uart_recv/clk_cnt[7]       | 4          
| u_uart_recv/clk_cnt [8]        | u_uart_recv/clk_cnt[8]       | 4          
| u_uart_recv/clk_cnt [1]        | u_uart_recv/clk_cnt[1]       | 4          
| u_uart_recv/clk_cnt [2]        | u_uart_recv/clk_cnt[2]       | 4          
| u_uart_recv/clk_cnt [3]        | u_uart_recv/clk_cnt[3]       | 4          
| u_uart_send/clk_cnt [5]        | u_uart_send/clk_cnt[5]       | 4          
| u_uart_loop/recv_done_d0       | u_uart_loop/recv_done_d0     | 4          
| u_uart_send/clk_cnt [0]        | u_uart_send/clk_cnt[0]       | 4          
| u_uart_send/N116               | u_uart_send/N116             | 4          
| u_uart_recv/N100               | u_uart_recv/N100_13          | 4          
| u_uart_recv/N145               | u_uart_recv/N145             | 4          
| u_uart_recv/_N1059             | u_uart_recv/N159_1           | 4          
| u_uart_recv/clk_cnt [4]        | u_uart_recv/clk_cnt[4]       | 4          
| u_uart_send/clk_cnt [2]        | u_uart_send/clk_cnt[2]       | 3          
| u_uart_send/clk_cnt [8]        | u_uart_send/clk_cnt[8]       | 3          
| u_uart_send/clk_cnt [7]        | u_uart_send/clk_cnt[7]       | 3          
| u_uart_send/clk_cnt [6]        | u_uart_send/clk_cnt[6]       | 3          
| u_uart_recv/_N1060             | u_uart_recv/N159_2           | 3          
| u_uart_send/clk_cnt [4]        | u_uart_send/clk_cnt[4]       | 3          
| u_uart_send/clk_cnt [3]        | u_uart_send/clk_cnt[3]       | 3          
| u_uart_send/clk_cnt [1]        | u_uart_send/clk_cnt[1]       | 3          
| u_uart_loop/recv_done_d1       | u_uart_loop/recv_done_d1     | 3          
| u_uart_recv/rxdata [0]         | u_uart_recv/rxdata[0]        | 2          
| u_uart_send/_N1074             | u_uart_send/N12_5            | 2          
| u_uart_recv/rxdata [6]         | u_uart_recv/rxdata[6]        | 2          
| u_uart_loop/N18                | u_uart_loop/N18              | 2          
| u_uart_recv/rxdata [2]         | u_uart_recv/rxdata[2]        | 2          
| u_uart_recv/_N1065             | u_uart_recv/N167_1           | 2          
| u_uart_recv/rxdata [4]         | u_uart_recv/rxdata[4]        | 2          
| u_uart_recv/uart_rxd_d0        | u_uart_recv/uart_rxd_d0      | 2          
| u_uart_recv/rxdata [5]         | u_uart_recv/rxdata[5]        | 2          
| u_uart_recv/_N1067             | u_uart_recv/N167_3           | 2          
| u_uart_recv/_N1068             | u_uart_recv/N167_4           | 2          
| u_uart_send/_N1075             | u_uart_send/N114_7           | 2          
| u_uart_recv/rxdata [7]         | u_uart_recv/rxdata[7]        | 2          
| u_uart_recv/N88                | u_uart_recv/N88              | 2          
| u_uart_recv/rxdata [3]         | u_uart_recv/rxdata[3]        | 2          
| u_uart_recv/rxdata [1]         | u_uart_recv/rxdata[1]        | 2          
+-----------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.00 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 70       | 26304         | 1                   
| LUT                   | 86       | 17536         | 1                   
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 0        | 48            | 0                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 4        | 240           | 2                   
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 0        | 6             | 0                   
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 1        | 20            | 5                   
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Virtual IO Port Info:
NULL

Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                             
+-----------------------------------------------------------------------------------------------------+
| Input      | C:/Users/93462/PdsProject/fpga-learn/project/synthesize/uart_loopback_top_syn.adf     
| Output     | C:/Users/93462/PdsProject/fpga-learn/project/device_map/uart_loopback_top_map.adf     
|            | C:/Users/93462/PdsProject/fpga-learn/project/device_map/uart_loopback_top_dmr.prt     
|            | C:/Users/93462/PdsProject/fpga-learn/project/device_map/uart_loopback_top.dmr         
+-----------------------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 198,221,824 bytes
Total CPU  time to dev_map completion : 0.875 sec
Process Total CPU  time to dev_map completion : 0.891 sec
Total real time to dev_map completion : 4.000 sec
