// Seed: 1620338514
module module_0;
  assign id_1 = id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  tri  id_0,
    output wand id_1,
    output wire id_2
);
  wire id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
endmodule
module module_3 (
    output uwire id_0,
    output wor id_1,
    input wor id_2,
    input tri1 id_3,
    input supply1 id_4
    , id_7,
    output tri0 id_5
);
  wire id_8;
  wire id_9;
  wor  id_10 = 1 ? id_3 : id_7;
  module_2 modCall_1 (
      id_8,
      id_8,
      id_8
  );
  always @(posedge id_3) force id_9 = 1;
endmodule
