<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2018.02.25.18:49:06"
 outputDirectory="/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/ip/int_osc/int_osc/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="MAX 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10M08SAU169C8G"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="8"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clkout" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="0" />
   <property name="clockRateKnown" value="false" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clkout" direction="output" role="clk" width="1" />
  </interface>
  <interface name="oscena" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="oscena" direction="input" role="oscena" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="int_osc:1.0:AUTO_DEVICE=10M08SAU169C8G,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=8,AUTO_GENERATION_ID=1519606146,AUTO_UNIQUE_ID=(altera_int_osc:17.1:CBX_AUTO_BLACKBOX=ALL,CLOCK_FREQUENCY=116,CLOCK_FREQUENCY_1=116,CLOCK_FREQUENCY_2=77,DEVICE_FAMILY=MAX 10,DEVICE_ID=08,INFORMATION=The output frequency for 10M02, 10M04, 10M08, 10M16, and 10M25 devices is 55~116MHz &lt;br&gt;The output frequency for 10M40, and 10M50 devices is 35~77MHz &lt;br&gt;,PART_NAME=10M08SAU169C8G)"
   instancePathKey="int_osc"
   kind="int_osc"
   version="1.0"
   name="int_osc">
  <parameter name="AUTO_GENERATION_ID" value="1519606146" />
  <parameter name="AUTO_DEVICE" value="10M08SAU169C8G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <generatedFiles>
   <file
       path="/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/ip/int_osc/int_osc.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/scratch/cad/tools/altera/17.1/ip/altera/altera_int_osc/altera_int_osc_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="int_osc">queue size: 0 starting:int_osc "int_osc"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="int_osc"><![CDATA["<b>int_osc</b>" reuses <b>altera_int_osc</b> "<b>submodules/altera_int_osc</b>"]]></message>
   <message level="Debug" culprit="int_osc">queue size: 0 starting:altera_int_osc "submodules/altera_int_osc"</message>
   <message level="Info" culprit="int_osc_0">Generating top-level entity altera_int_osc.</message>
   <message level="Info" culprit="int_osc_0"><![CDATA["<b>int_osc</b>" instantiated <b>altera_int_osc</b> "<b>int_osc_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_int_osc:17.1:CBX_AUTO_BLACKBOX=ALL,CLOCK_FREQUENCY=116,CLOCK_FREQUENCY_1=116,CLOCK_FREQUENCY_2=77,DEVICE_FAMILY=MAX 10,DEVICE_ID=08,INFORMATION=The output frequency for 10M02, 10M04, 10M08, 10M16, and 10M25 devices is 55~116MHz &lt;br&gt;The output frequency for 10M40, and 10M50 devices is 35~77MHz &lt;br&gt;,PART_NAME=10M08SAU169C8G"
   instancePathKey="int_osc:.:int_osc_0"
   kind="altera_int_osc"
   version="17.1"
   name="altera_int_osc">
  <parameter name="CLOCK_FREQUENCY_2" value="77" />
  <parameter name="CLOCK_FREQUENCY_1" value="116" />
  <parameter name="PART_NAME" value="10M08SAU169C8G" />
  <parameter name="CLOCK_FREQUENCY" value="116" />
  <parameter
     name="INFORMATION"
     value="The output frequency for 10M02, 10M04, 10M08, 10M16, and 10M25 devices is 55~116MHz &lt;br&gt;The output frequency for 10M40, and 10M50 devices is 35~77MHz &lt;br&gt;" />
  <parameter name="DEVICE_FAMILY" value="MAX 10" />
  <parameter name="CBX_AUTO_BLACKBOX" value="ALL" />
  <parameter name="DEVICE_ID" value="08" />
  <generatedFiles>
   <file
       path="/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/scratch/cad/tools/altera/17.1/ip/altera/altera_int_osc/altera_int_osc_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="int_osc" as="int_osc_0" />
  <messages>
   <message level="Debug" culprit="int_osc">queue size: 0 starting:altera_int_osc "submodules/altera_int_osc"</message>
   <message level="Info" culprit="int_osc_0">Generating top-level entity altera_int_osc.</message>
   <message level="Info" culprit="int_osc_0"><![CDATA["<b>int_osc</b>" instantiated <b>altera_int_osc</b> "<b>int_osc_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
