Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Apr 27 13:07:51 2016
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_timing -file ./reports/timing/23bit_normal_adder_timing.rpt
| Design       : normal_adder
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            s[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.485ns  (logic 4.926ns (29.878%)  route 11.560ns (70.122%))
  Logic Levels:           13  (IBUF=1 LUT3=1 LUT5=9 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  a_IBUF[1]_inst/O
                         net (fo=3, routed)           2.253     3.192    a_IBUF[1]
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     3.316 r  s_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.987     4.303    c_2
    SLICE_X43Y26         LUT5 (Prop_lut5_I2_O)        0.124     4.427 r  s_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           0.171     4.598    c_4
    SLICE_X43Y26         LUT5 (Prop_lut5_I2_O)        0.124     4.722 r  s_OBUF[8]_inst_i_2/O
                         net (fo=3, routed)           0.459     5.181    c_6
    SLICE_X43Y30         LUT5 (Prop_lut5_I2_O)        0.124     5.305 r  s_OBUF[10]_inst_i_2/O
                         net (fo=3, routed)           0.657     5.962    c_8
    SLICE_X43Y31         LUT5 (Prop_lut5_I2_O)        0.124     6.086 r  s_OBUF[12]_inst_i_2/O
                         net (fo=3, routed)           0.816     6.902    c_1010_out
    SLICE_X43Y33         LUT5 (Prop_lut5_I2_O)        0.124     7.026 r  s_OBUF[14]_inst_i_2/O
                         net (fo=3, routed)           0.592     7.617    c_12
    SLICE_X43Y35         LUT5 (Prop_lut5_I2_O)        0.124     7.741 r  s_OBUF[16]_inst_i_2/O
                         net (fo=3, routed)           0.816     8.557    c_14
    SLICE_X43Y37         LUT5 (Prop_lut5_I2_O)        0.124     8.681 r  s_OBUF[18]_inst_i_2/O
                         net (fo=3, routed)           0.816     9.497    c_16
    SLICE_X43Y39         LUT5 (Prop_lut5_I2_O)        0.124     9.621 r  s_OBUF[20]_inst_i_2/O
                         net (fo=3, routed)           0.592    10.212    c_18
    SLICE_X43Y41         LUT5 (Prop_lut5_I2_O)        0.124    10.336 r  s_OBUF[22]_inst_i_2/O
                         net (fo=2, routed)           0.949    11.285    c_2022_out
    SLICE_X43Y45         LUT3 (Prop_lut3_I0_O)        0.124    11.409 r  s_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           2.453    13.862    s_OBUF[21]
    H18                  OBUF (Prop_obuf_I_O)         2.623    16.485 r  s_OBUF[21]_inst/O
                         net (fo=0)                   0.000    16.485    s[21]
    H18                                                               r  s[21] (OUT)
  -------------------------------------------------------------------    -------------------




