<profile>

<section name = "Vitis HLS Report for 'Loop_VITIS_LOOP_70_5_proc3'" level="0">
<item name = "Date">Wed Jan 28 08:25:39 2026
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">matrix_multiply_16x16_proj</item>
<item name = "Solution">int8_16x16_solution (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flga2104-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.650 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">265, 265, 1.325 us, 1.325 us, 256, 256, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_70_5_VITIS_LOOP_72_6">263, 263, 9, 1, 1, 256, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1040, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 117, -</column>
<column name="Register">-, -, 444, 32, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln70_fu_180_p2">+, 0, 0, 15, 8, 1</column>
<column name="j_fu_193_p2">+, 0, 0, 12, 5, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state9_pp0_stage0_iter8">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_217">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_396">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_401">and, 0, 0, 2, 1, 1</column>
<column name="first_iter_0_fu_174_p2">icmp, 0, 0, 12, 5, 1</column>
<column name="icmp_ln70_fu_205_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="icmp_ln72_fu_199_p2">icmp, 0, 0, 13, 5, 6</column>
<column name="lshr_ln73_fu_268_p2">lshr, 0, 0, 950, 256, 256</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln70_fu_166_p3">select, 0, 0, 5, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="C_blk_n">9, 2, 1, 2</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">9, 2, 1, 2</column>
<column name="ap_phi_mux_icmp_ln727_phi_fu_143_p4">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten4_load">9, 2, 8, 16</column>
<column name="ap_sig_allocacmp_indvar_flatten4_load_1">9, 2, 8, 16</column>
<column name="ap_sig_allocacmp_j6_load">9, 2, 5, 10</column>
<column name="c_stream_blk_n">9, 2, 1, 2</column>
<column name="gmem_c_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_c_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_c_blk_n_W">9, 2, 1, 2</column>
<column name="indvar_flatten4_fu_80">9, 2, 8, 16</column>
<column name="j6_fu_84">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="first_iter_08_reg_128">1, 0, 1, 0</column>
<column name="first_iter_08_reg_128_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="first_iter_0_reg_311">1, 0, 1, 0</column>
<column name="gmem_c_addr_reg_329">64, 0, 64, 0</column>
<column name="icmp_ln70_reg_325">1, 0, 1, 0</column>
<column name="icmp_ln72_reg_320">1, 0, 1, 0</column>
<column name="indvar_flatten4_fu_80">8, 0, 8, 0</column>
<column name="j6_fu_84">5, 0, 5, 0</column>
<column name="row_c15_fu_88">256, 0, 256, 0</column>
<column name="trunc_ln73_1_reg_334">16, 0, 16, 0</column>
<column name="trunc_ln73_reg_315">4, 0, 4, 0</column>
<column name="trunc_ln73_reg_315_pp0_iter1_reg">4, 0, 4, 0</column>
<column name="icmp_ln70_reg_325">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_70_5_proc3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_70_5_proc3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_70_5_proc3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_VITIS_LOOP_70_5_proc3, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_70_5_proc3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_VITIS_LOOP_70_5_proc3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_VITIS_LOOP_70_5_proc3, return value</column>
<column name="C_dout">in, 64, ap_fifo, C, pointer</column>
<column name="C_num_data_valid">in, 3, ap_fifo, C, pointer</column>
<column name="C_fifo_cap">in, 3, ap_fifo, C, pointer</column>
<column name="C_empty_n">in, 1, ap_fifo, C, pointer</column>
<column name="C_read">out, 1, ap_fifo, C, pointer</column>
<column name="c_stream_dout">in, 256, ap_fifo, c_stream, pointer</column>
<column name="c_stream_num_data_valid">in, 3, ap_fifo, c_stream, pointer</column>
<column name="c_stream_fifo_cap">in, 3, ap_fifo, c_stream, pointer</column>
<column name="c_stream_empty_n">in, 1, ap_fifo, c_stream, pointer</column>
<column name="c_stream_read">out, 1, ap_fifo, c_stream, pointer</column>
<column name="m_axi_gmem_c_AWVALID">out, 1, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_AWREADY">in, 1, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_AWADDR">out, 64, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_AWID">out, 1, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_AWLEN">out, 32, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_AWSIZE">out, 3, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_AWBURST">out, 2, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_AWLOCK">out, 2, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_AWCACHE">out, 4, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_AWPROT">out, 3, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_AWQOS">out, 4, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_AWREGION">out, 4, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_AWUSER">out, 1, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_WVALID">out, 1, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_WREADY">in, 1, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_WDATA">out, 16, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_WSTRB">out, 2, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_WLAST">out, 1, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_WID">out, 1, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_WUSER">out, 1, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_ARVALID">out, 1, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_ARREADY">in, 1, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_ARADDR">out, 64, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_ARID">out, 1, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_ARLEN">out, 32, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_ARSIZE">out, 3, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_ARBURST">out, 2, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_ARLOCK">out, 2, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_ARCACHE">out, 4, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_ARPROT">out, 3, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_ARQOS">out, 4, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_ARREGION">out, 4, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_ARUSER">out, 1, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_RVALID">in, 1, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_RREADY">out, 1, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_RDATA">in, 16, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_RLAST">in, 1, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_RID">in, 1, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_RFIFONUM">in, 10, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_RUSER">in, 1, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_RRESP">in, 2, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_BVALID">in, 1, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_BREADY">out, 1, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_BRESP">in, 2, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_BID">in, 1, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_BUSER">in, 1, m_axi, gmem_c, pointer</column>
</table>
</item>
</section>
</profile>
