head	1.2;
access;
symbols
	binutils-2_24-branch:1.2.0.20
	binutils-2_24-branchpoint:1.2
	binutils-2_21_1:1.2
	binutils-2_23_2:1.2
	binutils-2_23_1:1.2
	binutils-2_23:1.2
	binutils-2_23-branch:1.2.0.18
	binutils-2_23-branchpoint:1.2
	binutils-2_22_branch:1.2.0.16
	binutils-2_22:1.2
	binutils-2_22-branch:1.2.0.14
	binutils-2_22-branchpoint:1.2
	binutils-2_21:1.2
	binutils-2_21-branch:1.2.0.12
	binutils-2_21-branchpoint:1.2
	binutils-2_20_1:1.2
	binutils-2_20:1.2
	binutils-arc-20081103-branch:1.2.0.10
	binutils-arc-20081103-branchpoint:1.2
	binutils-2_20-branch:1.2.0.8
	binutils-2_20-branchpoint:1.2
	dje-cgen-play1-branch:1.2.0.6
	dje-cgen-play1-branchpoint:1.2
	arc-20081103-branch:1.2.0.4
	arc-20081103-branchpoint:1.2
	binutils-2_19_1:1.2
	binutils-2_19:1.2
	binutils-2_19-branch:1.2.0.2
	binutils-2_19-branchpoint:1.2
	binutils-2_18:1.1
	binutils-2_18-branch:1.1.0.12
	binutils-2_18-branchpoint:1.1
	binutils-csl-coldfire-4_1-32:1.1
	binutils-csl-sourcerygxx-4_1-32:1.1
	binutils-csl-innovasic-fido-3_4_4-33:1.1
	binutils-csl-sourcerygxx-3_4_4-32:1.1
	binutils-csl-coldfire-4_1-30:1.1
	binutils-csl-sourcerygxx-4_1-30:1.1
	binutils-csl-coldfire-4_1-28:1.1
	binutils-csl-sourcerygxx-4_1-29:1.1
	binutils-csl-sourcerygxx-4_1-28:1.1
	binutils-csl-arm-2006q3-27:1.1
	binutils-csl-sourcerygxx-4_1-27:1.1
	binutils-csl-arm-2006q3-26:1.1
	binutils-csl-sourcerygxx-4_1-26:1.1
	binutils-csl-sourcerygxx-4_1-25:1.1
	binutils-csl-sourcerygxx-4_1-24:1.1
	binutils-csl-sourcerygxx-4_1-23:1.1
	binutils-csl-sourcerygxx-4_1-21:1.1
	binutils-csl-arm-2006q3-21:1.1
	binutils-csl-sourcerygxx-4_1-22:1.1
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.1
	binutils-csl-sourcerygxx-4_1-20:1.1
	binutils-csl-arm-2006q3-19:1.1
	binutils-csl-sourcerygxx-4_1-19:1.1
	binutils-csl-sourcerygxx-4_1-18:1.1
	binutils-csl-renesas-4_1-9:1.1
	binutils-csl-sourcerygxx-3_4_4-25:1.1
	binutils-csl-renesas-4_1-8:1.1
	binutils-csl-renesas-4_1-7:1.1
	binutils-csl-renesas-4_1-6:1.1
	binutils-csl-sourcerygxx-4_1-17:1.1
	binutils-csl-sourcerygxx-4_1-14:1.1
	binutils-csl-sourcerygxx-4_1-15:1.1
	binutils-csl-sourcerygxx-4_1-13:1.1
	binutils-2_17:1.1
	binutils-csl-sourcerygxx-4_1-12:1.1
	binutils-csl-sourcerygxx-3_4_4-21:1.1
	binutils-csl-wrs-linux-3_4_4-24:1.1
	binutils-csl-wrs-linux-3_4_4-23:1.1
	binutils-csl-sourcerygxx-4_1-9:1.1
	binutils-csl-sourcerygxx-4_1-8:1.1
	binutils-csl-sourcerygxx-4_1-7:1.1
	binutils-csl-arm-2006q1-6:1.1
	binutils-csl-sourcerygxx-4_1-6:1.1
	binutils-csl-wrs-linux-3_4_4-22:1.1
	binutils-csl-coldfire-4_1-11:1.1
	binutils-csl-sourcerygxx-3_4_4-19:1.1
	binutils-csl-coldfire-4_1-10:1.1
	binutils-csl-sourcerygxx-4_1-5:1.1
	binutils-csl-sourcerygxx-4_1-4:1.1
	binutils-csl-wrs-linux-3_4_4-21:1.1
	binutils-csl-morpho-4_1-4:1.1
	binutils-csl-sourcerygxx-3_4_4-17:1.1
	binutils-csl-wrs-linux-3_4_4-20:1.1
	binutils-2_17-branch:1.1.0.10
	binutils-2_17-branchpoint:1.1
	binutils-csl-2_17-branch:1.1.0.8
	binutils-csl-2_17-branchpoint:1.1
	binutils-csl-gxxpro-3_4-branch:1.1.0.6
	binutils-csl-gxxpro-3_4-branchpoint:1.1
	binutils-2_16_1:1.1
	binutils-csl-arm-2005q1b:1.1
	binutils-2_16:1.1
	binutils-csl-arm-2005q1a:1.1
	binutils-csl-arm-2005q1-branch:1.1.0.4
	binutils-csl-arm-2005q1-branchpoint:1.1
	binutils-2_16-branch:1.1.0.2
	binutils-2_16-branchpoint:1.1
	csl-arm-2004-q3d:1.1
	csl-arm-2004-q3:1.1
	binutils_latest_snapshot:1.2;
locks; strict;
comment	@# @;


1.2
date	2007.11.14.22.31.54;	author hjl;	state Exp;
branches;
next	1.1;

1.1
date	2004.05.26.17.48.59;	author hjl;	state Exp;
branches;
next	;


desc
@@


1.2
log
@gas/

2007-11-14  Tristan Gingold  <gingold@@adacore.com>

	* config/tc-ia64.c (AR_RUC): Defined.
	(ar): Add "ar.ruc".
	(specify_resource): Handle AR_RUC like AR_ITC.

gas/testsuite/

2007-11-14  H.J. Lu  <hongjiu.lu@@intel.com>

	* gas/ia64/dv-raw-err.s: Add tests for ar.ruc.
	* gas/ia64/dv-waw-err.s: Likewise.
	* gas/ia64/invalid-ar.s: Likewise.

	* gas/ia64/regs.s: Add tests for ar.ruc and ar44.

	* gas/ia64/dv-raw-err.l: Updated.
	* gas/ia64/dv-waw-err.l: Likewise.
	* gas/ia64/invalid-ar.l: Likewise.
	* gas/ia64/regs.d: Likewise.

opcodes/

2007-11-14  H.J. Lu  <hongjiu.lu@@intel.com>

	* ia64-ic.tbl: Updated for Itanium 9100 series.
	* ia64-raw.tbl: Likewise.
	* ia64-waw.tbl: Likewise.
	* ia64-asmtab.c: Regenerated.

2007-11-14  Tristan Gingold  <gingold@@adacore.com>

	* ia64-dis.c (print_insn_ia64): Handle ar.ruc.
	* ia64-gen.c (lookup_regindex): Likewise.
@
text
@// AR 0 to AR 47 can be accessed only by M unit.
	mov.i r1 = ar0
	mov.i r1 = ar1
	mov.i r1 = ar2
	mov.i r1 = ar3
	mov.i r1 = ar4
	mov.i r1 = ar5
	mov.i r1 = ar6
	mov.i r1 = ar7
	mov.i r1 = ar8
	mov.i r1 = ar9
	mov.i r1 = ar10
	mov.i r1 = ar11
	mov.i r1 = ar12
	mov.i r1 = ar13
	mov.i r1 = ar14
	mov.i r1 = ar15
	mov.i r1 = ar16
	mov.i r1 = ar17
	mov.i r1 = ar18
	mov.i r1 = ar19
	mov.i r1 = ar20
	mov.i r1 = ar21
	mov.i r1 = ar22
	mov.i r1 = ar23
	mov.i r1 = ar24
	mov.i r1 = ar25
	mov.i r1 = ar26
	mov.i r1 = ar27
	mov.i r1 = ar28
	mov.i r1 = ar29
	mov.i r1 = ar30
	mov.i r1 = ar31
	mov.i r1 = ar32
	mov.i r1 = ar33
	mov.i r1 = ar34
	mov.i r1 = ar35
	mov.i r1 = ar36
	mov.i r1 = ar37
	mov.i r1 = ar38
	mov.i r1 = ar39
	mov.i r1 = ar40
	mov.i r1 = ar41
	mov.i r1 = ar42
	mov.i r1 = ar43
	mov.i r1 = ar44
	mov.i r1 = ar45
	mov.i r1 = ar46
	mov.i r1 = ar47

// AR 48 to 63 can be accessed by I or M units.

// AR 64 to AR 111 can be accessed only by I unit.
	mov.m r1 = ar64
	mov.m r1 = ar65
	mov.m r1 = ar66
	mov.m r1 = ar67
	mov.m r1 = ar68
	mov.m r1 = ar69
	mov.m r1 = ar70
	mov.m r1 = ar71
	mov.m r1 = ar72
	mov.m r1 = ar73
	mov.m r1 = ar74
	mov.m r1 = ar75
	mov.m r1 = ar76
	mov.m r1 = ar77
	mov.m r1 = ar78
	mov.m r1 = ar79
	mov.m r1 = ar80
	mov.m r1 = ar81
	mov.m r1 = ar82
	mov.m r1 = ar83
	mov.m r1 = ar84
	mov.m r1 = ar85
	mov.m r1 = ar86
	mov.m r1 = ar87
	mov.m r1 = ar88
	mov.m r1 = ar89
	mov.m r1 = ar90
	mov.m r1 = ar91
	mov.m r1 = ar92
	mov.m r1 = ar93
	mov.m r1 = ar94
	mov.m r1 = ar95
	mov.m r1 = ar96
	mov.m r1 = ar97
	mov.m r1 = ar98
	mov.m r1 = ar99
	mov.m r1 = ar100
	mov.m r1 = ar101
	mov.m r1 = ar102
	mov.m r1 = ar103
	mov.m r1 = ar104
	mov.m r1 = ar105
	mov.m r1 = ar106
	mov.m r1 = ar107
	mov.m r1 = ar108
	mov.m r1 = ar109
	mov.m r1 = ar110
	mov.m r1 = ar111

// AR 112 to 127 can be accessed by I or M units.

// AR K0 to AR ITC can be accessed only by M unit.
	mov.i r1 = ar.k0
	mov.i r1 = ar.k1
	mov.i r1 = ar.k2
	mov.i r1 = ar.k3
	mov.i r1 = ar.k4
	mov.i r1 = ar.k5
	mov.i r1 = ar.k6
	mov.i r1 = ar.k7
	mov.i r1 = ar.rsc
	mov.i r1 = ar.bsp
	mov.i r1 = ar.bspstore
	mov.i r1 = ar.rnat
	mov.i r1 = ar.fcr
	mov.i r1 = ar.eflag
	mov.i r1 = ar.csd
	mov.i r1 = ar.ssd
	mov.i r1 = ar.cflg
	mov.i r1 = ar.fsr
	mov.i r1 = ar.fir
	mov.i r1 = ar.fdr
	mov.i r1 = ar.ccv
	mov.i r1 = ar.unat
	mov.i r1 = ar.fpsr
	mov.i r1 = ar.itc
	mov.i r1 = ar.ruc

// AR PFS, LC and EC can be accessed only by I unit.
	mov.m r1 = ar.pfs
	mov.m r1 = ar.lc
	mov.m r1 = ar.ec
@


1.1
log
@2004-05-26  H.J. Lu  <hongjiu.lu@@intel.com>

	* gas/ia64/ia64.exp: Run invalid-ar.

	* gas/ia64/invalid-ar.l: New file. Test invalid AR access.
	* gas/ia64/invalid-ar.s: Likewise.
@
text
@d130 1
@

