######## IP Build Summary Report #######
########################################
#Info only 
########################################
ip_top_module_name = hqm_credit_hist_pipe
KitVendor          = Intel
KitLibrary         = Intel
ip_version         = 1.0

########################################
# RTL Parameters (info only)
########################################
#RTL Parameter	Value

########################################
# Ports with PortWidth and PortDirection (info only)
########################################
#Port_name	PortWidth	Port_Direction
aqed_chp_sch_data	[(@work.hqm_core_pkg.BITS_AQED_CHP_SCH_T-1):0]		in
aqed_chp_sch_ready	1		out
aqed_chp_sch_v	1		in
chp_alarm_down_data	[(@work.hqm_AW_pkg.BITS_AW_ALARM_T-1):0]		out
chp_alarm_down_ready	1		in
chp_alarm_down_v	1		out
chp_alarm_up_data	[(@work.hqm_AW_pkg.BITS_AW_ALARM_T-1):0]		in
chp_alarm_up_ready	1		out
chp_alarm_up_v	1		in
chp_cfg_req_down	[(@work.hqm_AW_pkg.BITS_CFG_REQ_T-1):0]		out
chp_cfg_req_down_read	1		out
chp_cfg_req_down_write	1		out
chp_cfg_req_up	[(@work.hqm_AW_pkg.BITS_CFG_REQ_T-1):0]		in
chp_cfg_req_up_read	1		in
chp_cfg_req_up_write	1		in
chp_cfg_rsp_down	[(@work.hqm_AW_pkg.BITS_CFG_RSP_T-1):0]		out
chp_cfg_rsp_down_ack	1		out
chp_cfg_rsp_up	[(@work.hqm_AW_pkg.BITS_CFG_RSP_T-1):0]		in
chp_cfg_rsp_up_ack	1		in
chp_lsp_cmp_data	[(@work.hqm_core_pkg.BITS_CHP_LSP_CMP_T-1):0]		out
chp_lsp_cmp_ready	1		in
chp_lsp_cmp_v	1		out
chp_lsp_ldb_cq_off	[(@work.hqm_core_pkg.HQM_NUM_LB_CQ-1):0]		out
chp_lsp_token_data	[(@work.hqm_core_pkg.BITS_CHP_LSP_TOKEN_T-1):0]		out
chp_lsp_token_ready	1		in
chp_lsp_token_v	1		out
chp_reset_done	1		out
chp_rop_hcw_data	[(@work.hqm_core_pkg.BITS_CHP_ROP_HCW_T-1):0]		out
chp_rop_hcw_ready	1		in
chp_rop_hcw_v	1		out
chp_unit_idle	1		out
chp_unit_pipeidle	1		out
cwdi_interrupt_w_req_ready	1		in
cwdi_interrupt_w_req_valid	1		out
hcw_enq_w_req	[(@work.hqm_pkg.BITS_HCW_ENQ_W_REQ_T-1):0]		in
hcw_enq_w_req_ready	1		out
hcw_enq_w_req_valid	1		in
hcw_sched_w_req	[(@work.hqm_pkg.BITS_HCW_SCHED_W_REQ_T-1):0]		out
hcw_sched_w_req_ready	1		in
hcw_sched_w_req_valid	1		out
hqm_gated_clk	1		in
hqm_gated_rst_b_active_chp	1		in
hqm_gated_rst_b_chp	1		in
hqm_gated_rst_b_done_chp	1		out
hqm_gated_rst_b_start_chp	1		in
hqm_inp_gated_clk	1		in
hqm_inp_gated_rst_b_chp	1		in
hqm_pgcb_clk	1		in
hqm_pgcb_rst_b_chp	1		in
hqm_pgcb_rst_b_start_chp	1		in
hqm_proc_clk_en_chp	1		out
hqm_proc_reset_done	1		in
hqm_rst_prep_chp	1		in
interrupt_w_req	[(@work.hqm_pkg.BITS_INTERRUPT_W_REQ_T-1):0]		out
interrupt_w_req_ready	1		in
interrupt_w_req_valid	1		out
master_chp_timestamp	[15:0]		in
qed_chp_sch_data	[(@work.hqm_core_pkg.BITS_QED_CHP_SCH_T-1):0]		in
qed_chp_sch_ready	1		out
qed_chp_sch_v	1		in
rf_aqed_chp_sch_rx_sync_mem_raddr	[1:0]		out
rf_aqed_chp_sch_rx_sync_mem_rclk	1		out
rf_aqed_chp_sch_rx_sync_mem_rclk_rst_n	1		out
rf_aqed_chp_sch_rx_sync_mem_rdata	[178:0]		in
rf_aqed_chp_sch_rx_sync_mem_re	1		out
rf_aqed_chp_sch_rx_sync_mem_waddr	[1:0]		out
rf_aqed_chp_sch_rx_sync_mem_wclk	1		out
rf_aqed_chp_sch_rx_sync_mem_wclk_rst_n	1		out
rf_aqed_chp_sch_rx_sync_mem_wdata	[178:0]		out
rf_aqed_chp_sch_rx_sync_mem_we	1		out
rf_chp_chp_rop_hcw_fifo_mem_raddr	[3:0]		out
rf_chp_chp_rop_hcw_fifo_mem_rclk	1		out
rf_chp_chp_rop_hcw_fifo_mem_rclk_rst_n	1		out
rf_chp_chp_rop_hcw_fifo_mem_rdata	[200:0]		in
rf_chp_chp_rop_hcw_fifo_mem_re	1		out
rf_chp_chp_rop_hcw_fifo_mem_waddr	[3:0]		out
rf_chp_chp_rop_hcw_fifo_mem_wclk	1		out
rf_chp_chp_rop_hcw_fifo_mem_wclk_rst_n	1		out
rf_chp_chp_rop_hcw_fifo_mem_wdata	[200:0]		out
rf_chp_chp_rop_hcw_fifo_mem_we	1		out
rf_chp_lsp_ap_cmp_fifo_mem_raddr	[3:0]		out
rf_chp_lsp_ap_cmp_fifo_mem_rclk	1		out
rf_chp_lsp_ap_cmp_fifo_mem_rclk_rst_n	1		out
rf_chp_lsp_ap_cmp_fifo_mem_rdata	[73:0]		in
rf_chp_lsp_ap_cmp_fifo_mem_re	1		out
rf_chp_lsp_ap_cmp_fifo_mem_waddr	[3:0]		out
rf_chp_lsp_ap_cmp_fifo_mem_wclk	1		out
rf_chp_lsp_ap_cmp_fifo_mem_wclk_rst_n	1		out
rf_chp_lsp_ap_cmp_fifo_mem_wdata	[73:0]		out
rf_chp_lsp_ap_cmp_fifo_mem_we	1		out
rf_chp_lsp_tok_fifo_mem_raddr	[3:0]		out
rf_chp_lsp_tok_fifo_mem_rclk	1		out
rf_chp_lsp_tok_fifo_mem_rclk_rst_n	1		out
rf_chp_lsp_tok_fifo_mem_rdata	[28:0]		in
rf_chp_lsp_tok_fifo_mem_re	1		out
rf_chp_lsp_tok_fifo_mem_waddr	[3:0]		out
rf_chp_lsp_tok_fifo_mem_wclk	1		out
rf_chp_lsp_tok_fifo_mem_wclk_rst_n	1		out
rf_chp_lsp_tok_fifo_mem_wdata	[28:0]		out
rf_chp_lsp_tok_fifo_mem_we	1		out
rf_chp_sys_tx_fifo_mem_raddr	[2:0]		out
rf_chp_sys_tx_fifo_mem_rclk	1		out
rf_chp_sys_tx_fifo_mem_rclk_rst_n	1		out
rf_chp_sys_tx_fifo_mem_rdata	[199:0]		in
rf_chp_sys_tx_fifo_mem_re	1		out
rf_chp_sys_tx_fifo_mem_waddr	[2:0]		out
rf_chp_sys_tx_fifo_mem_wclk	1		out
rf_chp_sys_tx_fifo_mem_wclk_rst_n	1		out
rf_chp_sys_tx_fifo_mem_wdata	[199:0]		out
rf_chp_sys_tx_fifo_mem_we	1		out
rf_cmp_id_chk_enbl_mem_raddr	[5:0]		out
rf_cmp_id_chk_enbl_mem_rclk	1		out
rf_cmp_id_chk_enbl_mem_rclk_rst_n	1		out
rf_cmp_id_chk_enbl_mem_rdata	[1:0]		in
rf_cmp_id_chk_enbl_mem_re	1		out
rf_cmp_id_chk_enbl_mem_waddr	[5:0]		out
rf_cmp_id_chk_enbl_mem_wclk	1		out
rf_cmp_id_chk_enbl_mem_wclk_rst_n	1		out
rf_cmp_id_chk_enbl_mem_wdata	[1:0]		out
rf_cmp_id_chk_enbl_mem_we	1		out
rf_count_rmw_pipe_dir_mem_raddr	[5:0]		out
rf_count_rmw_pipe_dir_mem_rclk	1		out
rf_count_rmw_pipe_dir_mem_rclk_rst_n	1		out
rf_count_rmw_pipe_dir_mem_rdata	[15:0]		in
rf_count_rmw_pipe_dir_mem_re	1		out
rf_count_rmw_pipe_dir_mem_waddr	[5:0]		out
rf_count_rmw_pipe_dir_mem_wclk	1		out
rf_count_rmw_pipe_dir_mem_wclk_rst_n	1		out
rf_count_rmw_pipe_dir_mem_wdata	[15:0]		out
rf_count_rmw_pipe_dir_mem_we	1		out
rf_count_rmw_pipe_ldb_mem_raddr	[5:0]		out
rf_count_rmw_pipe_ldb_mem_rclk	1		out
rf_count_rmw_pipe_ldb_mem_rclk_rst_n	1		out
rf_count_rmw_pipe_ldb_mem_rdata	[15:0]		in
rf_count_rmw_pipe_ldb_mem_re	1		out
rf_count_rmw_pipe_ldb_mem_waddr	[5:0]		out
rf_count_rmw_pipe_ldb_mem_wclk	1		out
rf_count_rmw_pipe_ldb_mem_wclk_rst_n	1		out
rf_count_rmw_pipe_ldb_mem_wdata	[15:0]		out
rf_count_rmw_pipe_ldb_mem_we	1		out
rf_count_rmw_pipe_wd_dir_mem_raddr	[5:0]		out
rf_count_rmw_pipe_wd_dir_mem_rclk	1		out
rf_count_rmw_pipe_wd_dir_mem_rclk_rst_n	1		out
rf_count_rmw_pipe_wd_dir_mem_rdata	[9:0]		in
rf_count_rmw_pipe_wd_dir_mem_re	1		out
rf_count_rmw_pipe_wd_dir_mem_waddr	[5:0]		out
rf_count_rmw_pipe_wd_dir_mem_wclk	1		out
rf_count_rmw_pipe_wd_dir_mem_wclk_rst_n	1		out
rf_count_rmw_pipe_wd_dir_mem_wdata	[9:0]		out
rf_count_rmw_pipe_wd_dir_mem_we	1		out
rf_count_rmw_pipe_wd_ldb_mem_raddr	[5:0]		out
rf_count_rmw_pipe_wd_ldb_mem_rclk	1		out
rf_count_rmw_pipe_wd_ldb_mem_rclk_rst_n	1		out
rf_count_rmw_pipe_wd_ldb_mem_rdata	[9:0]		in
rf_count_rmw_pipe_wd_ldb_mem_re	1		out
rf_count_rmw_pipe_wd_ldb_mem_waddr	[5:0]		out
rf_count_rmw_pipe_wd_ldb_mem_wclk	1		out
rf_count_rmw_pipe_wd_ldb_mem_wclk_rst_n	1		out
rf_count_rmw_pipe_wd_ldb_mem_wdata	[9:0]		out
rf_count_rmw_pipe_wd_ldb_mem_we	1		out
rf_dir_cq_depth_raddr	[5:0]		out
rf_dir_cq_depth_rclk	1		out
rf_dir_cq_depth_rclk_rst_n	1		out
rf_dir_cq_depth_rdata	[12:0]		in
rf_dir_cq_depth_re	1		out
rf_dir_cq_depth_waddr	[5:0]		out
rf_dir_cq_depth_wclk	1		out
rf_dir_cq_depth_wclk_rst_n	1		out
rf_dir_cq_depth_wdata	[12:0]		out
rf_dir_cq_depth_we	1		out
rf_dir_cq_intr_thresh_raddr	[5:0]		out
rf_dir_cq_intr_thresh_rclk	1		out
rf_dir_cq_intr_thresh_rclk_rst_n	1		out
rf_dir_cq_intr_thresh_rdata	[14:0]		in
rf_dir_cq_intr_thresh_re	1		out
rf_dir_cq_intr_thresh_waddr	[5:0]		out
rf_dir_cq_intr_thresh_wclk	1		out
rf_dir_cq_intr_thresh_wclk_rst_n	1		out
rf_dir_cq_intr_thresh_wdata	[14:0]		out
rf_dir_cq_intr_thresh_we	1		out
rf_dir_cq_token_depth_select_raddr	[5:0]		out
rf_dir_cq_token_depth_select_rclk	1		out
rf_dir_cq_token_depth_select_rclk_rst_n	1		out
rf_dir_cq_token_depth_select_rdata	[5:0]		in
rf_dir_cq_token_depth_select_re	1		out
rf_dir_cq_token_depth_select_waddr	[5:0]		out
rf_dir_cq_token_depth_select_wclk	1		out
rf_dir_cq_token_depth_select_wclk_rst_n	1		out
rf_dir_cq_token_depth_select_wdata	[5:0]		out
rf_dir_cq_token_depth_select_we	1		out
rf_dir_cq_wptr_raddr	[5:0]		out
rf_dir_cq_wptr_rclk	1		out
rf_dir_cq_wptr_rclk_rst_n	1		out
rf_dir_cq_wptr_rdata	[12:0]		in
rf_dir_cq_wptr_re	1		out
rf_dir_cq_wptr_waddr	[5:0]		out
rf_dir_cq_wptr_wclk	1		out
rf_dir_cq_wptr_wclk_rst_n	1		out
rf_dir_cq_wptr_wdata	[12:0]		out
rf_dir_cq_wptr_we	1		out
rf_hcw_enq_w_rx_sync_mem_raddr	[3:0]		out
rf_hcw_enq_w_rx_sync_mem_rclk	1		out
rf_hcw_enq_w_rx_sync_mem_rclk_rst_n	1		out
rf_hcw_enq_w_rx_sync_mem_rdata	[159:0]		in
rf_hcw_enq_w_rx_sync_mem_re	1		out
rf_hcw_enq_w_rx_sync_mem_waddr	[3:0]		out
rf_hcw_enq_w_rx_sync_mem_wclk	1		out
rf_hcw_enq_w_rx_sync_mem_wclk_rst_n	1		out
rf_hcw_enq_w_rx_sync_mem_wdata	[159:0]		out
rf_hcw_enq_w_rx_sync_mem_we	1		out
rf_hist_list_a_minmax_raddr	[5:0]		out
rf_hist_list_a_minmax_rclk	1		out
rf_hist_list_a_minmax_rclk_rst_n	1		out
rf_hist_list_a_minmax_rdata	[29:0]		in
rf_hist_list_a_minmax_re	1		out
rf_hist_list_a_minmax_waddr	[5:0]		out
rf_hist_list_a_minmax_wclk	1		out
rf_hist_list_a_minmax_wclk_rst_n	1		out
rf_hist_list_a_minmax_wdata	[29:0]		out
rf_hist_list_a_minmax_we	1		out
rf_hist_list_a_ptr_raddr	[5:0]		out
rf_hist_list_a_ptr_rclk	1		out
rf_hist_list_a_ptr_rclk_rst_n	1		out
rf_hist_list_a_ptr_rdata	[31:0]		in
rf_hist_list_a_ptr_re	1		out
rf_hist_list_a_ptr_waddr	[5:0]		out
rf_hist_list_a_ptr_wclk	1		out
rf_hist_list_a_ptr_wclk_rst_n	1		out
rf_hist_list_a_ptr_wdata	[31:0]		out
rf_hist_list_a_ptr_we	1		out
rf_hist_list_minmax_raddr	[5:0]		out
rf_hist_list_minmax_rclk	1		out
rf_hist_list_minmax_rclk_rst_n	1		out
rf_hist_list_minmax_rdata	[29:0]		in
rf_hist_list_minmax_re	1		out
rf_hist_list_minmax_waddr	[5:0]		out
rf_hist_list_minmax_wclk	1		out
rf_hist_list_minmax_wclk_rst_n	1		out
rf_hist_list_minmax_wdata	[29:0]		out
rf_hist_list_minmax_we	1		out
rf_hist_list_ptr_raddr	[5:0]		out
rf_hist_list_ptr_rclk	1		out
rf_hist_list_ptr_rclk_rst_n	1		out
rf_hist_list_ptr_rdata	[31:0]		in
rf_hist_list_ptr_re	1		out
rf_hist_list_ptr_waddr	[5:0]		out
rf_hist_list_ptr_wclk	1		out
rf_hist_list_ptr_wclk_rst_n	1		out
rf_hist_list_ptr_wdata	[31:0]		out
rf_hist_list_ptr_we	1		out
rf_ldb_cq_depth_raddr	[5:0]		out
rf_ldb_cq_depth_rclk	1		out
rf_ldb_cq_depth_rclk_rst_n	1		out
rf_ldb_cq_depth_rdata	[12:0]		in
rf_ldb_cq_depth_re	1		out
rf_ldb_cq_depth_waddr	[5:0]		out
rf_ldb_cq_depth_wclk	1		out
rf_ldb_cq_depth_wclk_rst_n	1		out
rf_ldb_cq_depth_wdata	[12:0]		out
rf_ldb_cq_depth_we	1		out
rf_ldb_cq_intr_thresh_raddr	[5:0]		out
rf_ldb_cq_intr_thresh_rclk	1		out
rf_ldb_cq_intr_thresh_rclk_rst_n	1		out
rf_ldb_cq_intr_thresh_rdata	[12:0]		in
rf_ldb_cq_intr_thresh_re	1		out
rf_ldb_cq_intr_thresh_waddr	[5:0]		out
rf_ldb_cq_intr_thresh_wclk	1		out
rf_ldb_cq_intr_thresh_wclk_rst_n	1		out
rf_ldb_cq_intr_thresh_wdata	[12:0]		out
rf_ldb_cq_intr_thresh_we	1		out
rf_ldb_cq_on_off_threshold_raddr	[5:0]		out
rf_ldb_cq_on_off_threshold_rclk	1		out
rf_ldb_cq_on_off_threshold_rclk_rst_n	1		out
rf_ldb_cq_on_off_threshold_rdata	[31:0]		in
rf_ldb_cq_on_off_threshold_re	1		out
rf_ldb_cq_on_off_threshold_waddr	[5:0]		out
rf_ldb_cq_on_off_threshold_wclk	1		out
rf_ldb_cq_on_off_threshold_wclk_rst_n	1		out
rf_ldb_cq_on_off_threshold_wdata	[31:0]		out
rf_ldb_cq_on_off_threshold_we	1		out
rf_ldb_cq_token_depth_select_raddr	[5:0]		out
rf_ldb_cq_token_depth_select_rclk	1		out
rf_ldb_cq_token_depth_select_rclk_rst_n	1		out
rf_ldb_cq_token_depth_select_rdata	[5:0]		in
rf_ldb_cq_token_depth_select_re	1		out
rf_ldb_cq_token_depth_select_waddr	[5:0]		out
rf_ldb_cq_token_depth_select_wclk	1		out
rf_ldb_cq_token_depth_select_wclk_rst_n	1		out
rf_ldb_cq_token_depth_select_wdata	[5:0]		out
rf_ldb_cq_token_depth_select_we	1		out
rf_ldb_cq_wptr_raddr	[5:0]		out
rf_ldb_cq_wptr_rclk	1		out
rf_ldb_cq_wptr_rclk_rst_n	1		out
rf_ldb_cq_wptr_rdata	[12:0]		in
rf_ldb_cq_wptr_re	1		out
rf_ldb_cq_wptr_waddr	[5:0]		out
rf_ldb_cq_wptr_wclk	1		out
rf_ldb_cq_wptr_wclk_rst_n	1		out
rf_ldb_cq_wptr_wdata	[12:0]		out
rf_ldb_cq_wptr_we	1		out
rf_ord_qid_sn_map_raddr	[4:0]		out
rf_ord_qid_sn_map_rclk	1		out
rf_ord_qid_sn_map_rclk_rst_n	1		out
rf_ord_qid_sn_map_rdata	[11:0]		in
rf_ord_qid_sn_map_re	1		out
rf_ord_qid_sn_map_waddr	[4:0]		out
rf_ord_qid_sn_map_wclk	1		out
rf_ord_qid_sn_map_wclk_rst_n	1		out
rf_ord_qid_sn_map_wdata	[11:0]		out
rf_ord_qid_sn_map_we	1		out
rf_ord_qid_sn_raddr	[4:0]		out
rf_ord_qid_sn_rclk	1		out
rf_ord_qid_sn_rclk_rst_n	1		out
rf_ord_qid_sn_rdata	[11:0]		in
rf_ord_qid_sn_re	1		out
rf_ord_qid_sn_waddr	[4:0]		out
rf_ord_qid_sn_wclk	1		out
rf_ord_qid_sn_wclk_rst_n	1		out
rf_ord_qid_sn_wdata	[11:0]		out
rf_ord_qid_sn_we	1		out
rf_outbound_hcw_fifo_mem_raddr	[3:0]		out
rf_outbound_hcw_fifo_mem_rclk	1		out
rf_outbound_hcw_fifo_mem_rclk_rst_n	1		out
rf_outbound_hcw_fifo_mem_rdata	[159:0]		in
rf_outbound_hcw_fifo_mem_re	1		out
rf_outbound_hcw_fifo_mem_waddr	[3:0]		out
rf_outbound_hcw_fifo_mem_wclk	1		out
rf_outbound_hcw_fifo_mem_wclk_rst_n	1		out
rf_outbound_hcw_fifo_mem_wdata	[159:0]		out
rf_outbound_hcw_fifo_mem_we	1		out
rf_qed_chp_sch_flid_ret_rx_sync_mem_raddr	[1:0]		out
rf_qed_chp_sch_flid_ret_rx_sync_mem_rclk	1		out
rf_qed_chp_sch_flid_ret_rx_sync_mem_rclk_rst_n	1		out
rf_qed_chp_sch_flid_ret_rx_sync_mem_rdata	[25:0]		in
rf_qed_chp_sch_flid_ret_rx_sync_mem_re	1		out
rf_qed_chp_sch_flid_ret_rx_sync_mem_waddr	[1:0]		out
rf_qed_chp_sch_flid_ret_rx_sync_mem_wclk	1		out
rf_qed_chp_sch_flid_ret_rx_sync_mem_wclk_rst_n	1		out
rf_qed_chp_sch_flid_ret_rx_sync_mem_wdata	[25:0]		out
rf_qed_chp_sch_flid_ret_rx_sync_mem_we	1		out
rf_qed_chp_sch_rx_sync_mem_raddr	[2:0]		out
rf_qed_chp_sch_rx_sync_mem_rclk	1		out
rf_qed_chp_sch_rx_sync_mem_rclk_rst_n	1		out
rf_qed_chp_sch_rx_sync_mem_rdata	[176:0]		in
rf_qed_chp_sch_rx_sync_mem_re	1		out
rf_qed_chp_sch_rx_sync_mem_waddr	[2:0]		out
rf_qed_chp_sch_rx_sync_mem_wclk	1		out
rf_qed_chp_sch_rx_sync_mem_wclk_rst_n	1		out
rf_qed_chp_sch_rx_sync_mem_wdata	[176:0]		out
rf_qed_chp_sch_rx_sync_mem_we	1		out
rf_qed_to_cq_fifo_mem_raddr	[2:0]		out
rf_qed_to_cq_fifo_mem_rclk	1		out
rf_qed_to_cq_fifo_mem_rclk_rst_n	1		out
rf_qed_to_cq_fifo_mem_rdata	[196:0]		in
rf_qed_to_cq_fifo_mem_re	1		out
rf_qed_to_cq_fifo_mem_waddr	[2:0]		out
rf_qed_to_cq_fifo_mem_wclk	1		out
rf_qed_to_cq_fifo_mem_wclk_rst_n	1		out
rf_qed_to_cq_fifo_mem_wdata	[196:0]		out
rf_qed_to_cq_fifo_mem_we	1		out
rf_threshold_r_pipe_dir_mem_raddr	[5:0]		out
rf_threshold_r_pipe_dir_mem_rclk	1		out
rf_threshold_r_pipe_dir_mem_rclk_rst_n	1		out
rf_threshold_r_pipe_dir_mem_rdata	[13:0]		in
rf_threshold_r_pipe_dir_mem_re	1		out
rf_threshold_r_pipe_dir_mem_waddr	[5:0]		out
rf_threshold_r_pipe_dir_mem_wclk	1		out
rf_threshold_r_pipe_dir_mem_wclk_rst_n	1		out
rf_threshold_r_pipe_dir_mem_wdata	[13:0]		out
rf_threshold_r_pipe_dir_mem_we	1		out
rf_threshold_r_pipe_ldb_mem_raddr	[5:0]		out
rf_threshold_r_pipe_ldb_mem_rclk	1		out
rf_threshold_r_pipe_ldb_mem_rclk_rst_n	1		out
rf_threshold_r_pipe_ldb_mem_rdata	[13:0]		in
rf_threshold_r_pipe_ldb_mem_re	1		out
rf_threshold_r_pipe_ldb_mem_waddr	[5:0]		out
rf_threshold_r_pipe_ldb_mem_wclk	1		out
rf_threshold_r_pipe_ldb_mem_wclk_rst_n	1		out
rf_threshold_r_pipe_ldb_mem_wdata	[13:0]		out
rf_threshold_r_pipe_ldb_mem_we	1		out
rop_clk_enable	1		out
rop_clk_idle	1		in
rop_unit_idle	1		in
sr_freelist_0_addr	[10:0]		out
sr_freelist_0_clk	1		out
sr_freelist_0_clk_rst_n	1		out
sr_freelist_0_rdata	[15:0]		in
sr_freelist_0_re	1		out
sr_freelist_0_wdata	[15:0]		out
sr_freelist_0_we	1		out
sr_freelist_1_addr	[10:0]		out
sr_freelist_1_clk	1		out
sr_freelist_1_clk_rst_n	1		out
sr_freelist_1_rdata	[15:0]		in
sr_freelist_1_re	1		out
sr_freelist_1_wdata	[15:0]		out
sr_freelist_1_we	1		out
sr_freelist_2_addr	[10:0]		out
sr_freelist_2_clk	1		out
sr_freelist_2_clk_rst_n	1		out
sr_freelist_2_rdata	[15:0]		in
sr_freelist_2_re	1		out
sr_freelist_2_wdata	[15:0]		out
sr_freelist_2_we	1		out
sr_freelist_3_addr	[10:0]		out
sr_freelist_3_clk	1		out
sr_freelist_3_clk_rst_n	1		out
sr_freelist_3_rdata	[15:0]		in
sr_freelist_3_re	1		out
sr_freelist_3_wdata	[15:0]		out
sr_freelist_3_we	1		out
sr_freelist_4_addr	[10:0]		out
sr_freelist_4_clk	1		out
sr_freelist_4_clk_rst_n	1		out
sr_freelist_4_rdata	[15:0]		in
sr_freelist_4_re	1		out
sr_freelist_4_wdata	[15:0]		out
sr_freelist_4_we	1		out
sr_freelist_5_addr	[10:0]		out
sr_freelist_5_clk	1		out
sr_freelist_5_clk_rst_n	1		out
sr_freelist_5_rdata	[15:0]		in
sr_freelist_5_re	1		out
sr_freelist_5_wdata	[15:0]		out
sr_freelist_5_we	1		out
sr_freelist_6_addr	[10:0]		out
sr_freelist_6_clk	1		out
sr_freelist_6_clk_rst_n	1		out
sr_freelist_6_rdata	[15:0]		in
sr_freelist_6_re	1		out
sr_freelist_6_wdata	[15:0]		out
sr_freelist_6_we	1		out
sr_freelist_7_addr	[10:0]		out
sr_freelist_7_clk	1		out
sr_freelist_7_clk_rst_n	1		out
sr_freelist_7_rdata	[15:0]		in
sr_freelist_7_re	1		out
sr_freelist_7_wdata	[15:0]		out
sr_freelist_7_we	1		out
sr_hist_list_a_addr	[10:0]		out
sr_hist_list_a_clk	1		out
sr_hist_list_a_clk_rst_n	1		out
sr_hist_list_a_rdata	[65:0]		in
sr_hist_list_a_re	1		out
sr_hist_list_a_wdata	[65:0]		out
sr_hist_list_a_we	1		out
sr_hist_list_addr	[10:0]		out
sr_hist_list_clk	1		out
sr_hist_list_clk_rst_n	1		out
sr_hist_list_rdata	[65:0]		in
sr_hist_list_re	1		out
sr_hist_list_wdata	[65:0]		out
sr_hist_list_we	1		out
visa_str_chp_lsp_cmp_data	1		out
wd_clkreq	1		out

########################################
# Non-standard Interfaces Ports (info only)
########################################
aqed_chp_sch_data
aqed_chp_sch_ready
aqed_chp_sch_v
chp_alarm_down_data
chp_alarm_down_ready
chp_alarm_down_v
chp_alarm_up_data
chp_alarm_up_ready
chp_alarm_up_v
chp_cfg_req_down
chp_cfg_req_down_read
chp_cfg_req_down_write
chp_cfg_req_up
chp_cfg_req_up_read
chp_cfg_req_up_write
chp_cfg_rsp_down
chp_cfg_rsp_down_ack
chp_cfg_rsp_up
chp_cfg_rsp_up_ack
chp_lsp_cmp_data
chp_lsp_cmp_ready
chp_lsp_cmp_v
chp_lsp_ldb_cq_off
chp_lsp_token_data
chp_lsp_token_ready
chp_lsp_token_v
chp_reset_done
chp_rop_hcw_data
chp_rop_hcw_ready
chp_rop_hcw_v
chp_unit_idle
chp_unit_pipeidle
cwdi_interrupt_w_req_ready
cwdi_interrupt_w_req_valid
hcw_enq_w_req
hcw_enq_w_req_ready
hcw_enq_w_req_valid
hcw_sched_w_req
hcw_sched_w_req_ready
hcw_sched_w_req_valid
hqm_gated_clk
hqm_gated_rst_b_active_chp
hqm_gated_rst_b_chp
hqm_gated_rst_b_done_chp
hqm_gated_rst_b_start_chp
hqm_inp_gated_clk
hqm_inp_gated_rst_b_chp
hqm_pgcb_clk
hqm_pgcb_rst_b_chp
hqm_pgcb_rst_b_start_chp
hqm_proc_clk_en_chp
hqm_proc_reset_done
hqm_rst_prep_chp
interrupt_w_req
interrupt_w_req_ready
interrupt_w_req_valid
master_chp_timestamp
qed_chp_sch_data
qed_chp_sch_ready
qed_chp_sch_v
rf_aqed_chp_sch_rx_sync_mem_raddr
rf_aqed_chp_sch_rx_sync_mem_rclk
rf_aqed_chp_sch_rx_sync_mem_rclk_rst_n
rf_aqed_chp_sch_rx_sync_mem_rdata
rf_aqed_chp_sch_rx_sync_mem_re
rf_aqed_chp_sch_rx_sync_mem_waddr
rf_aqed_chp_sch_rx_sync_mem_wclk
rf_aqed_chp_sch_rx_sync_mem_wclk_rst_n
rf_aqed_chp_sch_rx_sync_mem_wdata
rf_aqed_chp_sch_rx_sync_mem_we
rf_chp_chp_rop_hcw_fifo_mem_raddr
rf_chp_chp_rop_hcw_fifo_mem_rclk
rf_chp_chp_rop_hcw_fifo_mem_rclk_rst_n
rf_chp_chp_rop_hcw_fifo_mem_rdata
rf_chp_chp_rop_hcw_fifo_mem_re
rf_chp_chp_rop_hcw_fifo_mem_waddr
rf_chp_chp_rop_hcw_fifo_mem_wclk
rf_chp_chp_rop_hcw_fifo_mem_wclk_rst_n
rf_chp_chp_rop_hcw_fifo_mem_wdata
rf_chp_chp_rop_hcw_fifo_mem_we
rf_chp_lsp_ap_cmp_fifo_mem_raddr
rf_chp_lsp_ap_cmp_fifo_mem_rclk
rf_chp_lsp_ap_cmp_fifo_mem_rclk_rst_n
rf_chp_lsp_ap_cmp_fifo_mem_rdata
rf_chp_lsp_ap_cmp_fifo_mem_re
rf_chp_lsp_ap_cmp_fifo_mem_waddr
rf_chp_lsp_ap_cmp_fifo_mem_wclk
rf_chp_lsp_ap_cmp_fifo_mem_wclk_rst_n
rf_chp_lsp_ap_cmp_fifo_mem_wdata
rf_chp_lsp_ap_cmp_fifo_mem_we
rf_chp_lsp_tok_fifo_mem_raddr
rf_chp_lsp_tok_fifo_mem_rclk
rf_chp_lsp_tok_fifo_mem_rclk_rst_n
rf_chp_lsp_tok_fifo_mem_rdata
rf_chp_lsp_tok_fifo_mem_re
rf_chp_lsp_tok_fifo_mem_waddr
rf_chp_lsp_tok_fifo_mem_wclk
rf_chp_lsp_tok_fifo_mem_wclk_rst_n
rf_chp_lsp_tok_fifo_mem_wdata
rf_chp_lsp_tok_fifo_mem_we
rf_chp_sys_tx_fifo_mem_raddr
rf_chp_sys_tx_fifo_mem_rclk
rf_chp_sys_tx_fifo_mem_rclk_rst_n
rf_chp_sys_tx_fifo_mem_rdata
rf_chp_sys_tx_fifo_mem_re
rf_chp_sys_tx_fifo_mem_waddr
rf_chp_sys_tx_fifo_mem_wclk
rf_chp_sys_tx_fifo_mem_wclk_rst_n
rf_chp_sys_tx_fifo_mem_wdata
rf_chp_sys_tx_fifo_mem_we
rf_cmp_id_chk_enbl_mem_raddr
rf_cmp_id_chk_enbl_mem_rclk
rf_cmp_id_chk_enbl_mem_rclk_rst_n
rf_cmp_id_chk_enbl_mem_rdata
rf_cmp_id_chk_enbl_mem_re
rf_cmp_id_chk_enbl_mem_waddr
rf_cmp_id_chk_enbl_mem_wclk
rf_cmp_id_chk_enbl_mem_wclk_rst_n
rf_cmp_id_chk_enbl_mem_wdata
rf_cmp_id_chk_enbl_mem_we
rf_count_rmw_pipe_dir_mem_raddr
rf_count_rmw_pipe_dir_mem_rclk
rf_count_rmw_pipe_dir_mem_rclk_rst_n
rf_count_rmw_pipe_dir_mem_rdata
rf_count_rmw_pipe_dir_mem_re
rf_count_rmw_pipe_dir_mem_waddr
rf_count_rmw_pipe_dir_mem_wclk
rf_count_rmw_pipe_dir_mem_wclk_rst_n
rf_count_rmw_pipe_dir_mem_wdata
rf_count_rmw_pipe_dir_mem_we
rf_count_rmw_pipe_ldb_mem_raddr
rf_count_rmw_pipe_ldb_mem_rclk
rf_count_rmw_pipe_ldb_mem_rclk_rst_n
rf_count_rmw_pipe_ldb_mem_rdata
rf_count_rmw_pipe_ldb_mem_re
rf_count_rmw_pipe_ldb_mem_waddr
rf_count_rmw_pipe_ldb_mem_wclk
rf_count_rmw_pipe_ldb_mem_wclk_rst_n
rf_count_rmw_pipe_ldb_mem_wdata
rf_count_rmw_pipe_ldb_mem_we
rf_count_rmw_pipe_wd_dir_mem_raddr
rf_count_rmw_pipe_wd_dir_mem_rclk
rf_count_rmw_pipe_wd_dir_mem_rclk_rst_n
rf_count_rmw_pipe_wd_dir_mem_rdata
rf_count_rmw_pipe_wd_dir_mem_re
rf_count_rmw_pipe_wd_dir_mem_waddr
rf_count_rmw_pipe_wd_dir_mem_wclk
rf_count_rmw_pipe_wd_dir_mem_wclk_rst_n
rf_count_rmw_pipe_wd_dir_mem_wdata
rf_count_rmw_pipe_wd_dir_mem_we
rf_count_rmw_pipe_wd_ldb_mem_raddr
rf_count_rmw_pipe_wd_ldb_mem_rclk
rf_count_rmw_pipe_wd_ldb_mem_rclk_rst_n
rf_count_rmw_pipe_wd_ldb_mem_rdata
rf_count_rmw_pipe_wd_ldb_mem_re
rf_count_rmw_pipe_wd_ldb_mem_waddr
rf_count_rmw_pipe_wd_ldb_mem_wclk
rf_count_rmw_pipe_wd_ldb_mem_wclk_rst_n
rf_count_rmw_pipe_wd_ldb_mem_wdata
rf_count_rmw_pipe_wd_ldb_mem_we
rf_dir_cq_depth_raddr
rf_dir_cq_depth_rclk
rf_dir_cq_depth_rclk_rst_n
rf_dir_cq_depth_rdata
rf_dir_cq_depth_re
rf_dir_cq_depth_waddr
rf_dir_cq_depth_wclk
rf_dir_cq_depth_wclk_rst_n
rf_dir_cq_depth_wdata
rf_dir_cq_depth_we
rf_dir_cq_intr_thresh_raddr
rf_dir_cq_intr_thresh_rclk
rf_dir_cq_intr_thresh_rclk_rst_n
rf_dir_cq_intr_thresh_rdata
rf_dir_cq_intr_thresh_re
rf_dir_cq_intr_thresh_waddr
rf_dir_cq_intr_thresh_wclk
rf_dir_cq_intr_thresh_wclk_rst_n
rf_dir_cq_intr_thresh_wdata
rf_dir_cq_intr_thresh_we
rf_dir_cq_token_depth_select_raddr
rf_dir_cq_token_depth_select_rclk
rf_dir_cq_token_depth_select_rclk_rst_n
rf_dir_cq_token_depth_select_rdata
rf_dir_cq_token_depth_select_re
rf_dir_cq_token_depth_select_waddr
rf_dir_cq_token_depth_select_wclk
rf_dir_cq_token_depth_select_wclk_rst_n
rf_dir_cq_token_depth_select_wdata
rf_dir_cq_token_depth_select_we
rf_dir_cq_wptr_raddr
rf_dir_cq_wptr_rclk
rf_dir_cq_wptr_rclk_rst_n
rf_dir_cq_wptr_rdata
rf_dir_cq_wptr_re
rf_dir_cq_wptr_waddr
rf_dir_cq_wptr_wclk
rf_dir_cq_wptr_wclk_rst_n
rf_dir_cq_wptr_wdata
rf_dir_cq_wptr_we
rf_hcw_enq_w_rx_sync_mem_raddr
rf_hcw_enq_w_rx_sync_mem_rclk
rf_hcw_enq_w_rx_sync_mem_rclk_rst_n
rf_hcw_enq_w_rx_sync_mem_rdata
rf_hcw_enq_w_rx_sync_mem_re
rf_hcw_enq_w_rx_sync_mem_waddr
rf_hcw_enq_w_rx_sync_mem_wclk
rf_hcw_enq_w_rx_sync_mem_wclk_rst_n
rf_hcw_enq_w_rx_sync_mem_wdata
rf_hcw_enq_w_rx_sync_mem_we
rf_hist_list_a_minmax_raddr
rf_hist_list_a_minmax_rclk
rf_hist_list_a_minmax_rclk_rst_n
rf_hist_list_a_minmax_rdata
rf_hist_list_a_minmax_re
rf_hist_list_a_minmax_waddr
rf_hist_list_a_minmax_wclk
rf_hist_list_a_minmax_wclk_rst_n
rf_hist_list_a_minmax_wdata
rf_hist_list_a_minmax_we
rf_hist_list_a_ptr_raddr
rf_hist_list_a_ptr_rclk
rf_hist_list_a_ptr_rclk_rst_n
rf_hist_list_a_ptr_rdata
rf_hist_list_a_ptr_re
rf_hist_list_a_ptr_waddr
rf_hist_list_a_ptr_wclk
rf_hist_list_a_ptr_wclk_rst_n
rf_hist_list_a_ptr_wdata
rf_hist_list_a_ptr_we
rf_hist_list_minmax_raddr
rf_hist_list_minmax_rclk
rf_hist_list_minmax_rclk_rst_n
rf_hist_list_minmax_rdata
rf_hist_list_minmax_re
rf_hist_list_minmax_waddr
rf_hist_list_minmax_wclk
rf_hist_list_minmax_wclk_rst_n
rf_hist_list_minmax_wdata
rf_hist_list_minmax_we
rf_hist_list_ptr_raddr
rf_hist_list_ptr_rclk
rf_hist_list_ptr_rclk_rst_n
rf_hist_list_ptr_rdata
rf_hist_list_ptr_re
rf_hist_list_ptr_waddr
rf_hist_list_ptr_wclk
rf_hist_list_ptr_wclk_rst_n
rf_hist_list_ptr_wdata
rf_hist_list_ptr_we
rf_ldb_cq_depth_raddr
rf_ldb_cq_depth_rclk
rf_ldb_cq_depth_rclk_rst_n
rf_ldb_cq_depth_rdata
rf_ldb_cq_depth_re
rf_ldb_cq_depth_waddr
rf_ldb_cq_depth_wclk
rf_ldb_cq_depth_wclk_rst_n
rf_ldb_cq_depth_wdata
rf_ldb_cq_depth_we
rf_ldb_cq_intr_thresh_raddr
rf_ldb_cq_intr_thresh_rclk
rf_ldb_cq_intr_thresh_rclk_rst_n
rf_ldb_cq_intr_thresh_rdata
rf_ldb_cq_intr_thresh_re
rf_ldb_cq_intr_thresh_waddr
rf_ldb_cq_intr_thresh_wclk
rf_ldb_cq_intr_thresh_wclk_rst_n
rf_ldb_cq_intr_thresh_wdata
rf_ldb_cq_intr_thresh_we
rf_ldb_cq_on_off_threshold_raddr
rf_ldb_cq_on_off_threshold_rclk
rf_ldb_cq_on_off_threshold_rclk_rst_n
rf_ldb_cq_on_off_threshold_rdata
rf_ldb_cq_on_off_threshold_re
rf_ldb_cq_on_off_threshold_waddr
rf_ldb_cq_on_off_threshold_wclk
rf_ldb_cq_on_off_threshold_wclk_rst_n
rf_ldb_cq_on_off_threshold_wdata
rf_ldb_cq_on_off_threshold_we
rf_ldb_cq_token_depth_select_raddr
rf_ldb_cq_token_depth_select_rclk
rf_ldb_cq_token_depth_select_rclk_rst_n
rf_ldb_cq_token_depth_select_rdata
rf_ldb_cq_token_depth_select_re
rf_ldb_cq_token_depth_select_waddr
rf_ldb_cq_token_depth_select_wclk
rf_ldb_cq_token_depth_select_wclk_rst_n
rf_ldb_cq_token_depth_select_wdata
rf_ldb_cq_token_depth_select_we
rf_ldb_cq_wptr_raddr
rf_ldb_cq_wptr_rclk
rf_ldb_cq_wptr_rclk_rst_n
rf_ldb_cq_wptr_rdata
rf_ldb_cq_wptr_re
rf_ldb_cq_wptr_waddr
rf_ldb_cq_wptr_wclk
rf_ldb_cq_wptr_wclk_rst_n
rf_ldb_cq_wptr_wdata
rf_ldb_cq_wptr_we
rf_ord_qid_sn_map_raddr
rf_ord_qid_sn_map_rclk
rf_ord_qid_sn_map_rclk_rst_n
rf_ord_qid_sn_map_rdata
rf_ord_qid_sn_map_re
rf_ord_qid_sn_map_waddr
rf_ord_qid_sn_map_wclk
rf_ord_qid_sn_map_wclk_rst_n
rf_ord_qid_sn_map_wdata
rf_ord_qid_sn_map_we
rf_ord_qid_sn_raddr
rf_ord_qid_sn_rclk
rf_ord_qid_sn_rclk_rst_n
rf_ord_qid_sn_rdata
rf_ord_qid_sn_re
rf_ord_qid_sn_waddr
rf_ord_qid_sn_wclk
rf_ord_qid_sn_wclk_rst_n
rf_ord_qid_sn_wdata
rf_ord_qid_sn_we
rf_outbound_hcw_fifo_mem_raddr
rf_outbound_hcw_fifo_mem_rclk
rf_outbound_hcw_fifo_mem_rclk_rst_n
rf_outbound_hcw_fifo_mem_rdata
rf_outbound_hcw_fifo_mem_re
rf_outbound_hcw_fifo_mem_waddr
rf_outbound_hcw_fifo_mem_wclk
rf_outbound_hcw_fifo_mem_wclk_rst_n
rf_outbound_hcw_fifo_mem_wdata
rf_outbound_hcw_fifo_mem_we
rf_qed_chp_sch_flid_ret_rx_sync_mem_raddr
rf_qed_chp_sch_flid_ret_rx_sync_mem_rclk
rf_qed_chp_sch_flid_ret_rx_sync_mem_rclk_rst_n
rf_qed_chp_sch_flid_ret_rx_sync_mem_rdata
rf_qed_chp_sch_flid_ret_rx_sync_mem_re
rf_qed_chp_sch_flid_ret_rx_sync_mem_waddr
rf_qed_chp_sch_flid_ret_rx_sync_mem_wclk
rf_qed_chp_sch_flid_ret_rx_sync_mem_wclk_rst_n
rf_qed_chp_sch_flid_ret_rx_sync_mem_wdata
rf_qed_chp_sch_flid_ret_rx_sync_mem_we
rf_qed_chp_sch_rx_sync_mem_raddr
rf_qed_chp_sch_rx_sync_mem_rclk
rf_qed_chp_sch_rx_sync_mem_rclk_rst_n
rf_qed_chp_sch_rx_sync_mem_rdata
rf_qed_chp_sch_rx_sync_mem_re
rf_qed_chp_sch_rx_sync_mem_waddr
rf_qed_chp_sch_rx_sync_mem_wclk
rf_qed_chp_sch_rx_sync_mem_wclk_rst_n
rf_qed_chp_sch_rx_sync_mem_wdata
rf_qed_chp_sch_rx_sync_mem_we
rf_qed_to_cq_fifo_mem_raddr
rf_qed_to_cq_fifo_mem_rclk
rf_qed_to_cq_fifo_mem_rclk_rst_n
rf_qed_to_cq_fifo_mem_rdata
rf_qed_to_cq_fifo_mem_re
rf_qed_to_cq_fifo_mem_waddr
rf_qed_to_cq_fifo_mem_wclk
rf_qed_to_cq_fifo_mem_wclk_rst_n
rf_qed_to_cq_fifo_mem_wdata
rf_qed_to_cq_fifo_mem_we
rf_threshold_r_pipe_dir_mem_raddr
rf_threshold_r_pipe_dir_mem_rclk
rf_threshold_r_pipe_dir_mem_rclk_rst_n
rf_threshold_r_pipe_dir_mem_rdata
rf_threshold_r_pipe_dir_mem_re
rf_threshold_r_pipe_dir_mem_waddr
rf_threshold_r_pipe_dir_mem_wclk
rf_threshold_r_pipe_dir_mem_wclk_rst_n
rf_threshold_r_pipe_dir_mem_wdata
rf_threshold_r_pipe_dir_mem_we
rf_threshold_r_pipe_ldb_mem_raddr
rf_threshold_r_pipe_ldb_mem_rclk
rf_threshold_r_pipe_ldb_mem_rclk_rst_n
rf_threshold_r_pipe_ldb_mem_rdata
rf_threshold_r_pipe_ldb_mem_re
rf_threshold_r_pipe_ldb_mem_waddr
rf_threshold_r_pipe_ldb_mem_wclk
rf_threshold_r_pipe_ldb_mem_wclk_rst_n
rf_threshold_r_pipe_ldb_mem_wdata
rf_threshold_r_pipe_ldb_mem_we
rop_clk_enable
rop_clk_idle
rop_unit_idle
sr_freelist_0_addr
sr_freelist_0_clk
sr_freelist_0_clk_rst_n
sr_freelist_0_rdata
sr_freelist_0_re
sr_freelist_0_wdata
sr_freelist_0_we
sr_freelist_1_addr
sr_freelist_1_clk
sr_freelist_1_clk_rst_n
sr_freelist_1_rdata
sr_freelist_1_re
sr_freelist_1_wdata
sr_freelist_1_we
sr_freelist_2_addr
sr_freelist_2_clk
sr_freelist_2_clk_rst_n
sr_freelist_2_rdata
sr_freelist_2_re
sr_freelist_2_wdata
sr_freelist_2_we
sr_freelist_3_addr
sr_freelist_3_clk
sr_freelist_3_clk_rst_n
sr_freelist_3_rdata
sr_freelist_3_re
sr_freelist_3_wdata
sr_freelist_3_we
sr_freelist_4_addr
sr_freelist_4_clk
sr_freelist_4_clk_rst_n
sr_freelist_4_rdata
sr_freelist_4_re
sr_freelist_4_wdata
sr_freelist_4_we
sr_freelist_5_addr
sr_freelist_5_clk
sr_freelist_5_clk_rst_n
sr_freelist_5_rdata
sr_freelist_5_re
sr_freelist_5_wdata
sr_freelist_5_we
sr_freelist_6_addr
sr_freelist_6_clk
sr_freelist_6_clk_rst_n
sr_freelist_6_rdata
sr_freelist_6_re
sr_freelist_6_wdata
sr_freelist_6_we
sr_freelist_7_addr
sr_freelist_7_clk
sr_freelist_7_clk_rst_n
sr_freelist_7_rdata
sr_freelist_7_re
sr_freelist_7_wdata
sr_freelist_7_we
sr_hist_list_a_addr
sr_hist_list_a_clk
sr_hist_list_a_clk_rst_n
sr_hist_list_a_rdata
sr_hist_list_a_re
sr_hist_list_a_wdata
sr_hist_list_a_we
sr_hist_list_addr
sr_hist_list_clk
sr_hist_list_clk_rst_n
sr_hist_list_rdata
sr_hist_list_re
sr_hist_list_wdata
sr_hist_list_we
visa_str_chp_lsp_cmp_data
wd_clkreq

#########################################################################
# Non-standard Interfaces Ports with IfUnconnected attribute 
#########################################################################

#########################################################################
# Non-standard Interfaces Ports with user defined tags 
#########################################################################

#########################################################################
# Statistics                                                            
# Num Standard               : 0                                 
# Num AdHoc                  : 455                               
# Num AdHoc (attribute)      : 0                          
# Num AdHoc (user tagged)    : 0                          
#########################################################################
