Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue May 14 17:28:46 2024
| Host         : stud209-4 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file oled_top_timing_summary_routed.rpt -pb oled_top_timing_summary_routed.pb -rpx oled_top_timing_summary_routed.rpx -warn_on_violation
| Design       : oled_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.683        0.000                      0                  743        0.082        0.000                      0                  743        3.750        0.000                       0                   368  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk100MHz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100MHz           4.683        0.000                      0                  743        0.082        0.000                      0                  743        3.750        0.000                       0                   368  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz
  To Clock:  clk100MHz

Setup :            0  Failing Endpoints,  Worst Slack        4.683ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.683ns  (required time - arrival time)
  Source:                 Operation/cnt_ind_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operation/addr_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 1.272ns (26.892%)  route 3.458ns (73.108%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.510ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.748     5.510    Operation/CLK_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  Operation/cnt_ind_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.518     6.028 r  Operation/cnt_ind_reg[0]/Q
                         net (fo=51, routed)          1.599     7.627    Operation/cnt_ind_reg[0]
    SLICE_X10Y37         LUT5 (Prop_lut5_I0_O)        0.124     7.751 r  Operation/addr_reg_i_79/O
                         net (fo=1, routed)           0.000     7.751    Operation/addr_reg_i_79_n_0
    SLICE_X10Y37         MUXF7 (Prop_muxf7_I0_O)      0.209     7.960 r  Operation/addr_reg_i_35/O
                         net (fo=1, routed)           0.581     8.541    Operation/addr_reg_i_35_n_0
    SLICE_X10Y34         LUT6 (Prop_lut6_I5_O)        0.297     8.838 r  Operation/addr_reg_i_12/O
                         net (fo=1, routed)           0.455     9.293    Operation/addr_reg_i_12_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.417 r  Operation/addr_reg_i_2/O
                         net (fo=1, routed)           0.824    10.240    Operation/addr_reg_i_2_n_0
    RAMB18_X0Y14         RAMB18E1                                     r  Operation/addr_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.612    15.094    Operation/CLK_IBUF_BUFG
    RAMB18_X0Y14         RAMB18E1                                     r  Operation/addr_reg/CLKARDCLK
                         clock pessimism              0.430    15.525    
                         clock uncertainty           -0.035    15.489    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.923    Operation/addr_reg
  -------------------------------------------------------------------
                         required time                         14.923    
                         arrival time                         -10.240    
  -------------------------------------------------------------------
                         slack                                  4.683    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 Operation/current_screen_reg[3][15][6]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operation/addr_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        4.620ns  (logic 1.014ns (21.947%)  route 3.606ns (78.053%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.511ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.749     5.511    Operation/CLK_IBUF_BUFG
    SLICE_X10Y35         FDSE                                         r  Operation/current_screen_reg[3][15][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDSE (Prop_fdse_C_Q)         0.518     6.029 r  Operation/current_screen_reg[3][15][6]/Q
                         net (fo=12, routed)          1.190     7.219    Operation/current_screen_reg[3][15]_6[6]
    SLICE_X12Y35         LUT5 (Prop_lut5_I1_O)        0.124     7.343 r  Operation/addr_reg_i_41/O
                         net (fo=2, routed)           0.701     8.044    Operation/data1[5]
    SLICE_X12Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.168 r  Operation/addr_reg_i_43/O
                         net (fo=1, routed)           0.670     8.838    Operation/addr_reg_i_43_n_0
    SLICE_X12Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.962 r  Operation/addr_reg_i_15/O
                         net (fo=1, routed)           0.449     9.411    Operation/addr_reg_i_15_n_0
    SLICE_X11Y34         LUT6 (Prop_lut6_I0_O)        0.124     9.535 r  Operation/addr_reg_i_3/O
                         net (fo=1, routed)           0.597    10.132    Operation/addr_reg_i_3_n_0
    RAMB18_X0Y14         RAMB18E1                                     r  Operation/addr_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.612    15.094    Operation/CLK_IBUF_BUFG
    RAMB18_X0Y14         RAMB18E1                                     r  Operation/addr_reg/CLKARDCLK
                         clock pessimism              0.394    15.489    
                         clock uncertainty           -0.035    15.453    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.887    Operation/addr_reg
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                         -10.132    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.824ns  (required time - arrival time)
  Source:                 Operation/current_screen_reg[3][4][6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operation/addr_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 1.409ns (30.954%)  route 3.143ns (69.046%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.511ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.749     5.511    Operation/CLK_IBUF_BUFG
    SLICE_X10Y35         FDRE                                         r  Operation/current_screen_reg[3][4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.478     5.989 r  Operation/current_screen_reg[3][4][6]/Q
                         net (fo=27, routed)          1.221     7.210    Operation/current_screen_reg[3][4]_4[6]
    SLICE_X12Y36         LUT4 (Prop_lut4_I0_O)        0.296     7.506 r  Operation/addr_reg_i_87/O
                         net (fo=1, routed)           0.601     8.107    Operation/data9[2]
    SLICE_X11Y33         LUT6 (Prop_lut6_I3_O)        0.124     8.231 r  Operation/addr_reg_i_62/O
                         net (fo=1, routed)           0.000     8.231    Operation/addr_reg_i_62_n_0
    SLICE_X11Y33         MUXF7 (Prop_muxf7_I0_O)      0.212     8.443 r  Operation/addr_reg_i_26/O
                         net (fo=1, routed)           0.436     8.880    Operation/addr_reg_i_26_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I4_O)        0.299     9.179 r  Operation/addr_reg_i_6/O
                         net (fo=1, routed)           0.885    10.063    Operation/addr_reg_i_6_n_0
    RAMB18_X0Y14         RAMB18E1                                     r  Operation/addr_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.612    15.094    Operation/CLK_IBUF_BUFG
    RAMB18_X0Y14         RAMB18E1                                     r  Operation/addr_reg/CLKARDCLK
                         clock pessimism              0.394    15.489    
                         clock uncertainty           -0.035    15.453    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.887    Operation/addr_reg
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                         -10.063    
  -------------------------------------------------------------------
                         slack                                  4.824    

Slack (MET) :             4.985ns  (required time - arrival time)
  Source:                 Operation/current_screen_reg[3][4][6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operation/addr_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 1.645ns (37.461%)  route 2.746ns (62.539%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.511ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.749     5.511    Operation/CLK_IBUF_BUFG
    SLICE_X10Y35         FDRE                                         r  Operation/current_screen_reg[3][4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.478     5.989 r  Operation/current_screen_reg[3][4][6]/Q
                         net (fo=27, routed)          1.221     7.210    Operation/current_screen_reg[3][4]_4[6]
    SLICE_X12Y36         LUT5 (Prop_lut5_I1_O)        0.325     7.535 r  Operation/addr_reg_i_89/O
                         net (fo=1, routed)           0.278     7.813    Operation/data6[0]
    SLICE_X12Y36         LUT6 (Prop_lut6_I5_O)        0.331     8.144 r  Operation/addr_reg_i_76/O
                         net (fo=1, routed)           0.000     8.144    Operation/addr_reg_i_76_n_0
    SLICE_X12Y36         MUXF7 (Prop_muxf7_I1_O)      0.214     8.358 r  Operation/addr_reg_i_31/O
                         net (fo=1, routed)           0.653     9.011    Operation/addr_reg_i_31_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I2_O)        0.297     9.308 r  Operation/addr_reg_i_8/O
                         net (fo=1, routed)           0.594     9.903    Operation/addr_reg_i_8_n_0
    RAMB18_X0Y14         RAMB18E1                                     r  Operation/addr_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.612    15.094    Operation/CLK_IBUF_BUFG
    RAMB18_X0Y14         RAMB18E1                                     r  Operation/addr_reg/CLKARDCLK
                         clock pessimism              0.394    15.489    
                         clock uncertainty           -0.035    15.453    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.887    Operation/addr_reg
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -9.903    
  -------------------------------------------------------------------
                         slack                                  4.985    

Slack (MET) :             5.088ns  (required time - arrival time)
  Source:                 Operation/cnt_page_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operation/addr_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 1.061ns (24.532%)  route 3.264ns (75.468%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.510ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.748     5.510    Operation/CLK_IBUF_BUFG
    SLICE_X9Y35          FDRE                                         r  Operation/cnt_page_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.456     5.966 r  Operation/cnt_page_reg[0]/Q
                         net (fo=64, routed)          1.307     7.274    Operation/cnt_page_reg_n_0_[0]
    SLICE_X11Y37         LUT4 (Prop_lut4_I1_O)        0.154     7.428 r  Operation/addr_reg_i_67/O
                         net (fo=1, routed)           0.625     8.053    Operation/addr_reg_i_67_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I5_O)        0.327     8.380 r  Operation/addr_reg_i_27/O
                         net (fo=1, routed)           0.596     8.976    Operation/addr_reg_i_27_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I0_O)        0.124     9.100 r  Operation/addr_reg_i_7/O
                         net (fo=1, routed)           0.735     9.835    Operation/addr_reg_i_7_n_0
    RAMB18_X0Y14         RAMB18E1                                     r  Operation/addr_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.612    15.094    Operation/CLK_IBUF_BUFG
    RAMB18_X0Y14         RAMB18E1                                     r  Operation/addr_reg/CLKARDCLK
                         clock pessimism              0.430    15.525    
                         clock uncertainty           -0.035    15.489    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.923    Operation/addr_reg
  -------------------------------------------------------------------
                         required time                         14.923    
                         arrival time                          -9.835    
  -------------------------------------------------------------------
                         slack                                  5.088    

Slack (MET) :             5.362ns  (required time - arrival time)
  Source:                 Operation/cnt_ind_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operation/addr_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 1.285ns (31.721%)  route 2.766ns (68.279%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.510ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.748     5.510    Operation/CLK_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  Operation/cnt_ind_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.478     5.988 r  Operation/cnt_ind_reg[1]/Q
                         net (fo=34, routed)          1.615     7.603    Operation/cnt_ind_reg[1]
    SLICE_X10Y34         LUT6 (Prop_lut6_I0_O)        0.301     7.904 r  Operation/addr_reg_i_52/O
                         net (fo=1, routed)           0.000     7.904    Operation/addr_reg_i_52_n_0
    SLICE_X10Y34         MUXF7 (Prop_muxf7_I0_O)      0.209     8.113 r  Operation/addr_reg_i_20/O
                         net (fo=1, routed)           0.415     8.529    Operation/addr_reg_i_20_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I4_O)        0.297     8.826 r  Operation/addr_reg_i_4/O
                         net (fo=1, routed)           0.736     9.561    Operation/addr_reg_i_4_n_0
    RAMB18_X0Y14         RAMB18E1                                     r  Operation/addr_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.612    15.094    Operation/CLK_IBUF_BUFG
    RAMB18_X0Y14         RAMB18E1                                     r  Operation/addr_reg/CLKARDCLK
                         clock pessimism              0.430    15.525    
                         clock uncertainty           -0.035    15.489    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.923    Operation/addr_reg
  -------------------------------------------------------------------
                         required time                         14.923    
                         arrival time                          -9.561    
  -------------------------------------------------------------------
                         slack                                  5.362    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 uart_top/master/addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top/master/addr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 1.059ns (25.227%)  route 3.139ns (74.773%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns = ( 15.131 - 10.000 ) 
    Source Clock Delay      (SCD):    5.588ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.826     5.588    uart_top/master/CLK_IBUF_BUFG
    SLICE_X6Y16          FDCE                                         r  uart_top/master/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.478     6.066 r  uart_top/master/addr_reg[3]/Q
                         net (fo=20, routed)          1.014     7.080    uart_top/master/Q[3]
    SLICE_X3Y17          LUT5 (Prop_lut5_I0_O)        0.301     7.381 r  uart_top/master/addr[4]_i_5/O
                         net (fo=1, routed)           0.718     8.100    uart_top/master/addr[4]_i_5_n_0
    SLICE_X5Y16          LUT5 (Prop_lut5_I3_O)        0.124     8.224 r  uart_top/master/addr[4]_i_4/O
                         net (fo=3, routed)           0.835     9.059    uart_top/master/rec_trn0__0
    SLICE_X6Y16          LUT5 (Prop_lut5_I4_O)        0.156     9.215 r  uart_top/master/addr[4]_i_1/O
                         net (fo=5, routed)           0.572     9.786    uart_top/master/addr[4]_i_1_n_0
    SLICE_X6Y16          FDCE                                         r  uart_top/master/addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.648    15.131    uart_top/master/CLK_IBUF_BUFG
    SLICE_X6Y16          FDCE                                         r  uart_top/master/addr_reg[0]/C
                         clock pessimism              0.457    15.588    
                         clock uncertainty           -0.035    15.553    
    SLICE_X6Y16          FDCE (Setup_fdce_C_CE)      -0.400    15.153    uart_top/master/addr_reg[0]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -9.786    
  -------------------------------------------------------------------
                         slack                                  5.367    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 uart_top/master/addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top/master/addr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 1.059ns (25.227%)  route 3.139ns (74.773%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns = ( 15.131 - 10.000 ) 
    Source Clock Delay      (SCD):    5.588ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.826     5.588    uart_top/master/CLK_IBUF_BUFG
    SLICE_X6Y16          FDCE                                         r  uart_top/master/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.478     6.066 r  uart_top/master/addr_reg[3]/Q
                         net (fo=20, routed)          1.014     7.080    uart_top/master/Q[3]
    SLICE_X3Y17          LUT5 (Prop_lut5_I0_O)        0.301     7.381 r  uart_top/master/addr[4]_i_5/O
                         net (fo=1, routed)           0.718     8.100    uart_top/master/addr[4]_i_5_n_0
    SLICE_X5Y16          LUT5 (Prop_lut5_I3_O)        0.124     8.224 r  uart_top/master/addr[4]_i_4/O
                         net (fo=3, routed)           0.835     9.059    uart_top/master/rec_trn0__0
    SLICE_X6Y16          LUT5 (Prop_lut5_I4_O)        0.156     9.215 r  uart_top/master/addr[4]_i_1/O
                         net (fo=5, routed)           0.572     9.786    uart_top/master/addr[4]_i_1_n_0
    SLICE_X6Y16          FDCE                                         r  uart_top/master/addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.648    15.131    uart_top/master/CLK_IBUF_BUFG
    SLICE_X6Y16          FDCE                                         r  uart_top/master/addr_reg[1]/C
                         clock pessimism              0.457    15.588    
                         clock uncertainty           -0.035    15.553    
    SLICE_X6Y16          FDCE (Setup_fdce_C_CE)      -0.400    15.153    uart_top/master/addr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -9.786    
  -------------------------------------------------------------------
                         slack                                  5.367    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 uart_top/master/addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top/master/addr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 1.059ns (25.227%)  route 3.139ns (74.773%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns = ( 15.131 - 10.000 ) 
    Source Clock Delay      (SCD):    5.588ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.826     5.588    uart_top/master/CLK_IBUF_BUFG
    SLICE_X6Y16          FDCE                                         r  uart_top/master/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.478     6.066 r  uart_top/master/addr_reg[3]/Q
                         net (fo=20, routed)          1.014     7.080    uart_top/master/Q[3]
    SLICE_X3Y17          LUT5 (Prop_lut5_I0_O)        0.301     7.381 r  uart_top/master/addr[4]_i_5/O
                         net (fo=1, routed)           0.718     8.100    uart_top/master/addr[4]_i_5_n_0
    SLICE_X5Y16          LUT5 (Prop_lut5_I3_O)        0.124     8.224 r  uart_top/master/addr[4]_i_4/O
                         net (fo=3, routed)           0.835     9.059    uart_top/master/rec_trn0__0
    SLICE_X6Y16          LUT5 (Prop_lut5_I4_O)        0.156     9.215 r  uart_top/master/addr[4]_i_1/O
                         net (fo=5, routed)           0.572     9.786    uart_top/master/addr[4]_i_1_n_0
    SLICE_X6Y16          FDCE                                         r  uart_top/master/addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.648    15.131    uart_top/master/CLK_IBUF_BUFG
    SLICE_X6Y16          FDCE                                         r  uart_top/master/addr_reg[2]/C
                         clock pessimism              0.457    15.588    
                         clock uncertainty           -0.035    15.553    
    SLICE_X6Y16          FDCE (Setup_fdce_C_CE)      -0.400    15.153    uart_top/master/addr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -9.786    
  -------------------------------------------------------------------
                         slack                                  5.367    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 uart_top/master/addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top/master/addr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 1.059ns (25.227%)  route 3.139ns (74.773%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns = ( 15.131 - 10.000 ) 
    Source Clock Delay      (SCD):    5.588ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.826     5.588    uart_top/master/CLK_IBUF_BUFG
    SLICE_X6Y16          FDCE                                         r  uart_top/master/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.478     6.066 r  uart_top/master/addr_reg[3]/Q
                         net (fo=20, routed)          1.014     7.080    uart_top/master/Q[3]
    SLICE_X3Y17          LUT5 (Prop_lut5_I0_O)        0.301     7.381 r  uart_top/master/addr[4]_i_5/O
                         net (fo=1, routed)           0.718     8.100    uart_top/master/addr[4]_i_5_n_0
    SLICE_X5Y16          LUT5 (Prop_lut5_I3_O)        0.124     8.224 r  uart_top/master/addr[4]_i_4/O
                         net (fo=3, routed)           0.835     9.059    uart_top/master/rec_trn0__0
    SLICE_X6Y16          LUT5 (Prop_lut5_I4_O)        0.156     9.215 r  uart_top/master/addr[4]_i_1/O
                         net (fo=5, routed)           0.572     9.786    uart_top/master/addr[4]_i_1_n_0
    SLICE_X6Y16          FDCE                                         r  uart_top/master/addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.648    15.131    uart_top/master/CLK_IBUF_BUFG
    SLICE_X6Y16          FDCE                                         r  uart_top/master/addr_reg[3]/C
                         clock pessimism              0.457    15.588    
                         clock uncertainty           -0.035    15.553    
    SLICE_X6Y16          FDCE (Setup_fdce_C_CE)      -0.400    15.153    uart_top/master/addr_reg[3]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -9.786    
  -------------------------------------------------------------------
                         slack                                  5.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 uart_top/slave/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top/slave/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.669%)  route 0.136ns (45.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.613     1.560    uart_top/slave/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X2Y21          FDRE                                         r  uart_top/slave/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164     1.724 r  uart_top/slave/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.136     1.860    uart_top/slave/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X4Y20          SRL16E                                       r  uart_top/slave/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.881     2.075    uart_top/slave/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X4Y20          SRL16E                                       r  uart_top/slave/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.480     1.595    
    SLICE_X4Y20          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.778    uart_top/slave/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 uart_top/master/data_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top/memory/mem_reg_0_15_0_0__6/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.202%)  route 0.110ns (43.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.617     1.564    uart_top/master/CLK_IBUF_BUFG
    SLICE_X7Y17          FDCE                                         r  uart_top/master/data_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.141     1.705 r  uart_top/master/data_in_reg[3]/Q
                         net (fo=2, routed)           0.110     1.815    uart_top/memory/mem_reg_0_15_0_0__6/D
    SLICE_X4Y17          RAMS32                                       r  uart_top/memory/mem_reg_0_15_0_0__6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.884     2.078    uart_top/memory/mem_reg_0_15_0_0__6/WCLK
    SLICE_X4Y17          RAMS32                                       r  uart_top/memory/mem_reg_0_15_0_0__6/SP/CLK
                         clock pessimism             -0.500     1.578    
    SLICE_X4Y17          RAMS32 (Hold_rams32_CLK_I)
                                                      0.124     1.702    uart_top/memory/mem_reg_0_15_0_0__6/SP
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 uart_top/master/data_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top/memory/mem_reg_0_15_0_0__11/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.615     1.562    uart_top/master/CLK_IBUF_BUFG
    SLICE_X5Y19          FDCE                                         r  uart_top/master/data_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.141     1.703 r  uart_top/master/data_in_reg[6]/Q
                         net (fo=2, routed)           0.111     1.814    uart_top/memory/mem_reg_0_15_0_0__11/D
    SLICE_X6Y18          RAMS32                                       r  uart_top/memory/mem_reg_0_15_0_0__11/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.883     2.077    uart_top/memory/mem_reg_0_15_0_0__11/WCLK
    SLICE_X6Y18          RAMS32                                       r  uart_top/memory/mem_reg_0_15_0_0__11/SP/CLK
                         clock pessimism             -0.500     1.577    
    SLICE_X6Y18          RAMS32 (Hold_rams32_CLK_I)
                                                      0.124     1.701    uart_top/memory/mem_reg_0_15_0_0__11/SP
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 uart_top/master/data_in_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top/memory/mem_reg_0_15_0_0/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.615     1.562    uart_top/master/CLK_IBUF_BUFG
    SLICE_X5Y19          FDCE                                         r  uart_top/master/data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.141     1.703 r  uart_top/master/data_in_reg[0]/Q
                         net (fo=2, routed)           0.113     1.816    uart_top/memory/mem_reg_0_15_0_0/D
    SLICE_X6Y18          RAMS32                                       r  uart_top/memory/mem_reg_0_15_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.883     2.077    uart_top/memory/mem_reg_0_15_0_0/WCLK
    SLICE_X6Y18          RAMS32                                       r  uart_top/memory/mem_reg_0_15_0_0/SP/CLK
                         clock pessimism             -0.500     1.577    
    SLICE_X6Y18          RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     1.698    uart_top/memory/mem_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 uart_top/master/data_in_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top/memory/mem_reg_0_15_0_0__4/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.687%)  route 0.112ns (44.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.617     1.564    uart_top/master/CLK_IBUF_BUFG
    SLICE_X7Y17          FDCE                                         r  uart_top/master/data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.141     1.705 r  uart_top/master/data_in_reg[2]/Q
                         net (fo=2, routed)           0.112     1.817    uart_top/memory/mem_reg_0_15_0_0__4/D
    SLICE_X4Y17          RAMS32                                       r  uart_top/memory/mem_reg_0_15_0_0__4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.884     2.078    uart_top/memory/mem_reg_0_15_0_0__4/WCLK
    SLICE_X4Y17          RAMS32                                       r  uart_top/memory/mem_reg_0_15_0_0__4/SP/CLK
                         clock pessimism             -0.500     1.578    
    SLICE_X4Y17          RAMS32 (Hold_rams32_CLK_I)
                                                      0.120     1.698    uart_top/memory/mem_reg_0_15_0_0__4/SP
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 uart_top/master/data_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top/memory/mem_reg_0_15_0_0__13/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.615     1.562    uart_top/master/CLK_IBUF_BUFG
    SLICE_X5Y19          FDCE                                         r  uart_top/master/data_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.141     1.703 r  uart_top/master/data_in_reg[7]/Q
                         net (fo=2, routed)           0.112     1.815    uart_top/memory/mem_reg_0_15_0_0__13/D
    SLICE_X6Y18          RAMS32                                       r  uart_top/memory/mem_reg_0_15_0_0__13/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.883     2.077    uart_top/memory/mem_reg_0_15_0_0__13/WCLK
    SLICE_X6Y18          RAMS32                                       r  uart_top/memory/mem_reg_0_15_0_0__13/SP/CLK
                         clock pessimism             -0.500     1.577    
    SLICE_X6Y18          RAMS32 (Hold_rams32_CLK_I)
                                                      0.114     1.691    uart_top/memory/mem_reg_0_15_0_0__13/SP
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 uart_top/master/data_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top/memory/mem_reg_0_15_0_0__8/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.701%)  route 0.112ns (44.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.617     1.564    uart_top/master/CLK_IBUF_BUFG
    SLICE_X7Y17          FDCE                                         r  uart_top/master/data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.141     1.705 r  uart_top/master/data_in_reg[4]/Q
                         net (fo=2, routed)           0.112     1.817    uart_top/memory/mem_reg_0_15_0_0__8/D
    SLICE_X4Y17          RAMS32                                       r  uart_top/memory/mem_reg_0_15_0_0__8/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.884     2.078    uart_top/memory/mem_reg_0_15_0_0__8/WCLK
    SLICE_X4Y17          RAMS32                                       r  uart_top/memory/mem_reg_0_15_0_0__8/SP/CLK
                         clock pessimism             -0.500     1.578    
    SLICE_X4Y17          RAMS32 (Hold_rams32_CLK_I)
                                                      0.114     1.692    uart_top/memory/mem_reg_0_15_0_0__8/SP
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 uart_top/master/data_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top/memory/mem_reg_0_15_0_0__7/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.617     1.564    uart_top/master/CLK_IBUF_BUFG
    SLICE_X7Y17          FDCE                                         r  uart_top/master/data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.141     1.705 r  uart_top/master/data_in_reg[4]/Q
                         net (fo=2, routed)           0.124     1.829    uart_top/memory/mem_reg_0_15_0_0__7/D
    SLICE_X6Y17          RAMS32                                       r  uart_top/memory/mem_reg_0_15_0_0__7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.884     2.078    uart_top/memory/mem_reg_0_15_0_0__7/WCLK
    SLICE_X6Y17          RAMS32                                       r  uart_top/memory/mem_reg_0_15_0_0__7/SP/CLK
                         clock pessimism             -0.501     1.577    
    SLICE_X6Y17          RAMS32 (Hold_rams32_CLK_I)
                                                      0.124     1.701    uart_top/memory/mem_reg_0_15_0_0__7/SP
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Operation/SPI_COMP/shift_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operation/SPI_COMP/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.908%)  route 0.076ns (29.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.593     1.540    Operation/SPI_COMP/CLK_IBUF_BUFG
    SLICE_X9Y40          FDRE                                         r  Operation/SPI_COMP/shift_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141     1.681 f  Operation/SPI_COMP/shift_counter_reg[2]/Q
                         net (fo=4, routed)           0.076     1.757    Operation/SPI_COMP/shift_counter_reg[2]
    SLICE_X8Y40          LUT5 (Prop_lut5_I4_O)        0.045     1.802 r  Operation/SPI_COMP/FSM_onehot_current_state[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.802    Operation/SPI_COMP/FSM_onehot_current_state[2]_i_1__1_n_0
    SLICE_X8Y40          FDRE                                         r  Operation/SPI_COMP/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.862     2.056    Operation/SPI_COMP/CLK_IBUF_BUFG
    SLICE_X8Y40          FDRE                                         r  Operation/SPI_COMP/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.503     1.553    
    SLICE_X8Y40          FDRE (Hold_fdre_C_D)         0.121     1.674    Operation/SPI_COMP/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 uart_top/master/data_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top/memory/mem_reg_0_15_0_0__9/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.617     1.564    uart_top/master/CLK_IBUF_BUFG
    SLICE_X7Y17          FDCE                                         r  uart_top/master/data_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.128     1.692 r  uart_top/master/data_in_reg[5]/Q
                         net (fo=2, routed)           0.075     1.767    uart_top/memory/mem_reg_0_15_0_0__9/D
    SLICE_X6Y17          RAMS32                                       r  uart_top/memory/mem_reg_0_15_0_0__9/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.884     2.078    uart_top/memory/mem_reg_0_15_0_0__9/WCLK
    SLICE_X6Y17          RAMS32                                       r  uart_top/memory/mem_reg_0_15_0_0__9/SP/CLK
                         clock pessimism             -0.501     1.577    
    SLICE_X6Y17          RAMS32 (Hold_rams32_CLK_I)
                                                      0.060     1.637    uart_top/memory/mem_reg_0_15_0_0__9/SP
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14   Operation/addr_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X5Y40    FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y40    FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y37    FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y36    FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X4Y40    Init/FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y40    Init/FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y40    Init/FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y40    Init/FSM_onehot_current_state_reg[3]/C
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y18    uart_top/memory/mem_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y18    uart_top/memory/mem_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y18    uart_top/memory/mem_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y18    uart_top/memory/mem_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y18    uart_top/memory/mem_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y18    uart_top/memory/mem_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y18    uart_top/memory/mem_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y18    uart_top/memory/mem_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y18    uart_top/memory/mem_reg_0_15_0_0__11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y18    uart_top/memory/mem_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y18    uart_top/memory/mem_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y18    uart_top/memory/mem_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y18    uart_top/memory/mem_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y18    uart_top/memory/mem_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y18    uart_top/memory/mem_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y18    uart_top/memory/mem_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y18    uart_top/memory/mem_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y18    uart_top/memory/mem_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y18    uart_top/memory/mem_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y18    uart_top/memory/mem_reg_0_15_0_0__11/SP/CLK



