<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sat Jun  1 16:39:05 2024" VIVADOVERSION="2023.2">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z020" NAME="MEMDesign" PACKAGE="clg400" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT DIR="I" LEFT="143" NAME="DataIn_1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DataIn_1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="LAYER_1_INPUT_DATA_MEMCONTROL" PORT="DataIn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clk" SIGIS="undef" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CONFIG_BLOCKRAM" PORT="clka"/>
        <CONNECTION INSTANCE="LAYER_2_BLOCKRAM" PORT="clka"/>
        <CONNECTION INSTANCE="LAYER_3_BLOCKRAM" PORT="clka"/>
        <CONNECTION INSTANCE="GCONTROLIN_BRAM" PORT="clka"/>
        <CONNECTION INSTANCE="CONFIG_MEMCONTROL" PORT="clk"/>
        <CONNECTION INSTANCE="ARRAYTOP" PORT="clk"/>
        <CONNECTION INSTANCE="LAYER_1_CLK_MUX" PORT="DataIn_2"/>
        <CONNECTION INSTANCE="LAYER_2_INPUT_DATA_MEMCONTROL" PORT="clk"/>
        <CONNECTION INSTANCE="LAYER_3_INPUT_DATA_MEMCONTROL" PORT="clk"/>
        <CONNECTION INSTANCE="GCONTROLIN_MEM_CONTROL" PORT="clk"/>
        <CONNECTION INSTANCE="LAYER_1_OUTPUT_MAPPER" PORT="clk"/>
        <CONNECTION INSTANCE="LAYER_2_OUTPUT_MAPPER" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clk_data" SIGIS="undef" SIGNAME="External_Ports_clk_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="LAYER_1_CLK_MUX" PORT="DataIn_1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="42" NAME="dataIn" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_dataIn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CONFIG_MEMCONTROL" PORT="DataIn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="143" NAME="dataOut" RIGHT="0" SIGIS="undef" SIGNAME="ARRAYTOP_dataOut">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ARRAYTOP" PORT="dataOut"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ena" SIGIS="undef" SIGNAME="CONFIG_MEMCONTROL_MEMEn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CONFIG_MEMCONTROL" PORT="MEMEn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="endLatency" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_endLatency">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CONFIG_MEMCONTROL" PORT="endLatency"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="endLatency_1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_endLatency_1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="LAYER_1_INPUT_DATA_MEMCONTROL" PORT="endLatency"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="endLatency_2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_endLatency_2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="LAYER_2_INPUT_DATA_MEMCONTROL" PORT="endLatency"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="endLatency_3" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_endLatency_3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="LAYER_3_INPUT_DATA_MEMCONTROL" PORT="endLatency"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="endLatency_4" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_endLatency_4">
      <CONNECTIONS>
        <CONNECTION INSTANCE="GCONTROLIN_MEM_CONTROL" PORT="endLatency"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="125" NAME="gControlIn" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_gControlIn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="GCONTROLIN_MEM_CONTROL" PORT="DataIn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="outDataOut" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_1_OUTPUT_MAPPER_outDataOut">
      <CONNECTIONS>
        <CONNECTION INSTANCE="LAYER_1_OUTPUT_MAPPER" PORT="outDataOut"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst" SIGIS="undef" SIGNAME="External_Ports_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CONFIG_BLOCKRAM" PORT="rsta"/>
        <CONNECTION INSTANCE="LAYER_1_INPUT_BLOCKRAM" PORT="rsta"/>
        <CONNECTION INSTANCE="LAYER_2_BLOCKRAM" PORT="rsta"/>
        <CONNECTION INSTANCE="LAYER_3_BLOCKRAM" PORT="rsta"/>
        <CONNECTION INSTANCE="GCONTROLIN_BRAM" PORT="rsta"/>
        <CONNECTION INSTANCE="CONFIG_MEMCONTROL" PORT="rst"/>
        <CONNECTION INSTANCE="ARRAYTOP" PORT="rst"/>
        <CONNECTION INSTANCE="LAYER_1_INPUT_DATA_MEMCONTROL" PORT="rst"/>
        <CONNECTION INSTANCE="LAYER_2_INPUT_DATA_MEMCONTROL" PORT="rst"/>
        <CONNECTION INSTANCE="LAYER_3_INPUT_DATA_MEMCONTROL" PORT="rst"/>
        <CONNECTION INSTANCE="GCONTROLIN_MEM_CONTROL" PORT="rst"/>
        <CONNECTION INSTANCE="LAYER_1_OUTPUT_MAPPER" PORT="reset"/>
        <CONNECTION INSTANCE="LAYER_2_OUTPUT_MAPPER" PORT="reset"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="4" NAME="startAddr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_startAddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CONFIG_MEMCONTROL" PORT="startAddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="startAddr_1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_startAddr_1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="LAYER_1_INPUT_DATA_MEMCONTROL" PORT="startAddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="4" NAME="startAddr_4" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_startAddr_4">
      <CONNECTIONS>
        <CONNECTION INSTANCE="GCONTROLIN_MEM_CONTROL" PORT="startAddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="startLatency" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_startLatency">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CONFIG_MEMCONTROL" PORT="startLatency"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="startLatency_1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_startLatency_1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="LAYER_1_INPUT_DATA_MEMCONTROL" PORT="startLatency"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="startLatency_2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_startLatency_2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="LAYER_2_INPUT_DATA_MEMCONTROL" PORT="startLatency"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="startLatency_3" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_startLatency_3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="LAYER_3_INPUT_DATA_MEMCONTROL" PORT="startLatency"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="startLatency_4" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_startLatency_4">
      <CONNECTIONS>
        <CONNECTION INSTANCE="GCONTROLIN_MEM_CONTROL" PORT="startLatency"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="strideInterval" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_strideInterval">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CONFIG_MEMCONTROL" PORT="strideInterval"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="strideInterval_1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_strideInterval_1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="LAYER_1_INPUT_DATA_MEMCONTROL" PORT="strideInterval"/>
        <CONNECTION INSTANCE="LAYER_2_INPUT_DATA_MEMCONTROL" PORT="strideInterval"/>
        <CONNECTION INSTANCE="LAYER_3_INPUT_DATA_MEMCONTROL" PORT="strideInterval"/>
        <CONNECTION INSTANCE="GCONTROLIN_MEM_CONTROL" PORT="strideInterval"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="valid" SIGIS="undef" SIGNAME="External_Ports_valid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CONFIG_MEMCONTROL" PORT="valid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="valid_1" SIGIS="undef" SIGNAME="External_Ports_valid_1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="LAYER_1_INPUT_DATA_MEMCONTROL" PORT="valid"/>
        <CONNECTION INSTANCE="LAYER_1_CLK_MUX" PORT="sel"/>
        <CONNECTION INSTANCE="LAYER_1_OUTPUT_MAPPER" PORT="valid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="valid_2" SIGIS="undef" SIGNAME="External_Ports_valid_2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="LAYER_2_VALID_MUX" PORT="DataIn_1"/>
        <CONNECTION INSTANCE="LAYER_2_OUTPUT_MAPPER" PORT="valid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="valid_3" SIGIS="undef" SIGNAME="External_Ports_valid_3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="LAYER_3_VALID_MUX" PORT="DataIn_1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="valid_4" SIGIS="undef" SIGNAME="External_Ports_valid_4">
      <CONNECTIONS>
        <CONNECTION INSTANCE="GCONTROLIN_MEM_CONTROL" PORT="valid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="writeEn" SIGIS="undef" SIGNAME="External_Ports_writeEn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CONFIG_MEMCONTROL" PORT="writeEn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="writeEn_1" SIGIS="undef" SIGNAME="External_Ports_writeEn_1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="LAYER_1_INPUT_DATA_MEMCONTROL" PORT="writeEn"/>
        <CONNECTION INSTANCE="LAYER_1_OUTPUT_MAPPER" PORT="writeEn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="writeEn_4" SIGIS="undef" SIGNAME="External_Ports_writeEn_4">
      <CONNECTIONS>
        <CONNECTION INSTANCE="GCONTROLIN_MEM_CONTROL" PORT="writeEn"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/ARRAYTOP" HWVERSION="1.0" INSTANCE="ARRAYTOP" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ArrayTop" VLNV="xilinx.com:module_ref:ArrayTop:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="MEMDesign_ArrayTop_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="configIn" RIGHT="0" SIGIS="undef" SIGNAME="CADA_LaneSplit_0_dataOut1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CADA_LaneSplit_0" PORT="dataOut1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="35" NAME="controlIn" RIGHT="0" SIGIS="undef" SIGNAME="CADA_LaneSplit_0_dataOut2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CADA_LaneSplit_0" PORT="dataOut2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1727" NAME="dataIn" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_DATA_MUX_DataOut_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_DATA_MUX" PORT="DataOut_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="143" NAME="dataOut" RIGHT="0" SIGIS="undef" SIGNAME="ARRAYTOP_dataOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dataOut"/>
            <CONNECTION INSTANCE="LAYER_1_OUTPUT_MAPPER" PORT="dataIn"/>
            <CONNECTION INSTANCE="LAYER_2_OUTPUT_MAPPER" PORT="dataIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="125" NAME="gControlIn" RIGHT="0" SIGIS="undef" SIGNAME="GCONTROLIN_MEM_CONTROL_DataOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GCONTROLIN_MEM_CONTROL" PORT="DataOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/CADA_LaneSplit_0" HWVERSION="1.0" INSTANCE="CADA_LaneSplit_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="CADA_LaneSplit" VLNV="xilinx.com:module_ref:CADA_LaneSplit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="MEMDesign_CADA_LaneSplit_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="42" NAME="dataIn" RIGHT="0" SIGIS="undef" SIGNAME="CONFIG_MEMCONTROL_DataOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CONFIG_MEMCONTROL" PORT="DataOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="dataOut1" RIGHT="0" SIGIS="undef" SIGNAME="CADA_LaneSplit_0_dataOut1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ARRAYTOP" PORT="configIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="35" NAME="dataOut2" RIGHT="0" SIGIS="undef" SIGNAME="CADA_LaneSplit_0_dataOut2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ARRAYTOP" PORT="controlIn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/CONFIG_BLOCKRAM" HWVERSION="8.4" INSTANCE="CONFIG_BLOCKRAM" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="1"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     5.96135 mW"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="1"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="43"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="43"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="43"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="43"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Component_Name" VALUE="MEMDesign_blk_mem_gen_0_0"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="true"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="Memory_Type" VALUE="Single_Port_RAM"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="0"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="Read_Width_A" VALUE="43"/>
        <PARAMETER NAME="Read_Width_B" VALUE="43"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="true"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="32"/>
        <PARAMETER NAME="Write_Width_A" VALUE="43"/>
        <PARAMETER NAME="Write_Width_B" VALUE="43"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="4" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="CONFIG_MEMCONTROL_addrOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CONFIG_MEMCONTROL" PORT="addrOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clka" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="42" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="CONFIG_MEMCONTROL_MEMout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CONFIG_MEMCONTROL" PORT="MEMout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="42" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="CONFIG_BLOCKRAM_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CONFIG_MEMCONTROL" PORT="MEMin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="CONFIG_MEMCONTROL_MEMEn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CONFIG_MEMCONTROL" PORT="MEMEn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rsta_busy" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="CONFIG_MEMCONTROL_MWMWen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CONFIG_MEMCONTROL" PORT="MWMWen"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rsta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/CONFIG_MEMCONTROL" HWVERSION="1.0" INSTANCE="CONFIG_MEMCONTROL" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="CADA_MEMControl" VLNV="xilinx.com:module_ref:CADA_MEMControl:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Data_bitWidth" VALUE="43"/>
        <PARAMETER NAME="addr_BW" VALUE="5"/>
        <PARAMETER NAME="latency_BW" VALUE="16"/>
        <PARAMETER NAME="stride_BW" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="MEMDesign_CADA_MEMControl_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="42" NAME="DataIn" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_dataIn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dataIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="42" NAME="DataOut" RIGHT="0" SIGIS="undef" SIGNAME="CONFIG_MEMCONTROL_DataOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CADA_LaneSplit_0" PORT="dataIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MEMEn" SIGIS="undef" SIGNAME="CONFIG_MEMCONTROL_MEMEn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CONFIG_BLOCKRAM" PORT="ena"/>
            <CONNECTION INSTANCE="External_Ports" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="42" NAME="MEMin" RIGHT="0" SIGIS="undef" SIGNAME="CONFIG_BLOCKRAM_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CONFIG_BLOCKRAM" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="42" NAME="MEMout" RIGHT="0" SIGIS="undef" SIGNAME="CONFIG_MEMCONTROL_MEMout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CONFIG_BLOCKRAM" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MWMWen" SIGIS="undef" SIGNAME="CONFIG_MEMCONTROL_MWMWen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CONFIG_BLOCKRAM" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="addrOut" RIGHT="0" SIGIS="undef" SIGNAME="CONFIG_MEMCONTROL_addrOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CONFIG_BLOCKRAM" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="endLatency" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_endLatency">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="endLatency"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="startAddr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_startAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="startAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="startLatency" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_startLatency">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="startLatency"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="strideInterval" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_strideInterval">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="strideInterval"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="valid" SIGIS="undef" SIGNAME="External_Ports_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="writeEn" SIGIS="undef" SIGNAME="External_Ports_writeEn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="writeEn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/GCONTROLIN_BRAM" HWVERSION="8.4" INSTANCE="GCONTROLIN_BRAM" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="2"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="1"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     13.3307 mW"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="1"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="126"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="126"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="126"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="126"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Component_Name" VALUE="MEMDesign_CONFIG_BLOCKRAM_0"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="true"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="Memory_Type" VALUE="Single_Port_RAM"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="0"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="Read_Width_A" VALUE="126"/>
        <PARAMETER NAME="Read_Width_B" VALUE="126"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="true"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="32"/>
        <PARAMETER NAME="Write_Width_A" VALUE="126"/>
        <PARAMETER NAME="Write_Width_B" VALUE="126"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="4" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="GCONTROLIN_MEM_CONTROL_addrOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GCONTROLIN_MEM_CONTROL" PORT="addrOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clka" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="125" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="GCONTROLIN_MEM_CONTROL_MEMout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GCONTROLIN_MEM_CONTROL" PORT="MEMout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="125" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="GCONTROLIN_BRAM_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GCONTROLIN_MEM_CONTROL" PORT="MEMin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="GCONTROLIN_MEM_CONTROL_MEMEn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GCONTROLIN_MEM_CONTROL" PORT="MEMEn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rsta_busy" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="GCONTROLIN_MEM_CONTROL_MWMWen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GCONTROLIN_MEM_CONTROL" PORT="MWMWen"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rsta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/GCONTROLIN_MEM_CONTROL" HWVERSION="1.0" INSTANCE="GCONTROLIN_MEM_CONTROL" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="CADA_MEMControl" VLNV="xilinx.com:module_ref:CADA_MEMControl:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Data_bitWidth" VALUE="126"/>
        <PARAMETER NAME="addr_BW" VALUE="5"/>
        <PARAMETER NAME="latency_BW" VALUE="16"/>
        <PARAMETER NAME="stride_BW" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="MEMDesign_CONFIG_MEMCONTROL_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="125" NAME="DataIn" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_gControlIn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gControlIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="125" NAME="DataOut" RIGHT="0" SIGIS="undef" SIGNAME="GCONTROLIN_MEM_CONTROL_DataOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ARRAYTOP" PORT="gControlIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MEMEn" SIGIS="undef" SIGNAME="GCONTROLIN_MEM_CONTROL_MEMEn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GCONTROLIN_BRAM" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="125" NAME="MEMin" RIGHT="0" SIGIS="undef" SIGNAME="GCONTROLIN_BRAM_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GCONTROLIN_BRAM" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="125" NAME="MEMout" RIGHT="0" SIGIS="undef" SIGNAME="GCONTROLIN_MEM_CONTROL_MEMout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GCONTROLIN_BRAM" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MWMWen" SIGIS="undef" SIGNAME="GCONTROLIN_MEM_CONTROL_MWMWen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GCONTROLIN_BRAM" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="addrOut" RIGHT="0" SIGIS="undef" SIGNAME="GCONTROLIN_MEM_CONTROL_addrOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GCONTROLIN_BRAM" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="endLatency" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_endLatency_4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="endLatency_4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="startAddr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_startAddr_4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="startAddr_4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="startLatency" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_startLatency_4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="startLatency_4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="strideInterval" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_strideInterval_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="strideInterval_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="valid" SIGIS="undef" SIGNAME="External_Ports_valid_4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="valid_4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="writeEn" SIGIS="undef" SIGNAME="External_Ports_writeEn_4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="writeEn_4"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/LAYER_1_CLK_MUX" HWVERSION="1.0" INSTANCE="LAYER_1_CLK_MUX" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="HA_1BM" VLNV="xilinx.com:module_ref:HA_1BM:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Mux_BW" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="MEMDesign_HA_1BM_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="DataIn_1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_clk_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="DataIn_2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DataOut_1" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_1_CLK_MUX_DataOut_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_1_INPUT_BLOCKRAM" PORT="clka"/>
            <CONNECTION INSTANCE="LAYER_1_INPUT_DATA_MEMCONTROL" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sel" SIGIS="undef" SIGNAME="External_Ports_valid_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="valid_1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/LAYER_1_INPUT_BLOCKRAM" HWVERSION="8.4" INSTANCE="LAYER_1_INPUT_BLOCKRAM" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="2"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="1"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     13.9643 mW"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="1"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="MEMDesign_blk_mem_gen_0_1.mif"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="1"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="16"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="16"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="144"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="144"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="16"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="16"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="144"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="144"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="Coe_File" VALUE="layer1_im2col.coe"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Component_Name" VALUE="MEMDesign_blk_mem_gen_0_1"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="true"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="Load_Init_File" VALUE="true"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="Memory_Type" VALUE="Single_Port_RAM"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="0"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="Read_Width_A" VALUE="144"/>
        <PARAMETER NAME="Read_Width_B" VALUE="144"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="true"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="16"/>
        <PARAMETER NAME="Write_Width_A" VALUE="144"/>
        <PARAMETER NAME="Write_Width_B" VALUE="144"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_1_INPUT_DATA_MEMCONTROL_addrOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_1_INPUT_DATA_MEMCONTROL" PORT="addrOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clka" SIGIS="clk" SIGNAME="LAYER_1_CLK_MUX_DataOut_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_1_CLK_MUX" PORT="DataOut_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="143" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_1_INPUT_DATA_MEMCONTROL_MEMout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_1_INPUT_DATA_MEMCONTROL" PORT="MEMout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="143" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_1_INPUT_BLOCKRAM_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_1_INPUT_DATA_MEMCONTROL" PORT="MEMin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="LAYER_1_INPUT_DATA_MEMCONTROL_MEMEn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_1_INPUT_DATA_MEMCONTROL" PORT="MEMEn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rsta_busy" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_1_INPUT_DATA_MEMCONTROL_MWMWen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_1_INPUT_DATA_MEMCONTROL" PORT="MWMWen"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rsta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/LAYER_1_INPUT_DATA_MEMCONTROL" HWVERSION="1.0" INSTANCE="LAYER_1_INPUT_DATA_MEMCONTROL" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="CADA_MEMControl" VLNV="xilinx.com:module_ref:CADA_MEMControl:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Data_bitWidth" VALUE="144"/>
        <PARAMETER NAME="addr_BW" VALUE="4"/>
        <PARAMETER NAME="latency_BW" VALUE="16"/>
        <PARAMETER NAME="stride_BW" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="MEMDesign_CADA_MEMControl_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="143" NAME="DataIn" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DataIn_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DataIn_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="143" NAME="DataOut" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_1_INPUT_DATA_MEMCONTROL_DataOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_1_MEM_TO_ARRAY" PORT="from_mem"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MEMEn" SIGIS="undef" SIGNAME="LAYER_1_INPUT_DATA_MEMCONTROL_MEMEn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_1_INPUT_BLOCKRAM" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="143" NAME="MEMin" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_1_INPUT_BLOCKRAM_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_1_INPUT_BLOCKRAM" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="143" NAME="MEMout" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_1_INPUT_DATA_MEMCONTROL_MEMout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_1_INPUT_BLOCKRAM" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MWMWen" SIGIS="undef" SIGNAME="LAYER_1_INPUT_DATA_MEMCONTROL_MWMWen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_1_INPUT_BLOCKRAM" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="addrOut" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_1_INPUT_DATA_MEMCONTROL_addrOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_1_INPUT_BLOCKRAM" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="LAYER_1_CLK_MUX_DataOut_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_1_CLK_MUX" PORT="DataOut_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="endLatency" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_endLatency_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="endLatency_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="startAddr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_startAddr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="startAddr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="startLatency" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_startLatency_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="startLatency_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="strideInterval" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_strideInterval_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="strideInterval_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="valid" SIGIS="undef" SIGNAME="External_Ports_valid_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="valid_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="writeEn" SIGIS="undef" SIGNAME="External_Ports_writeEn_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="writeEn_1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/LAYER_1_MEM_TO_ARRAY" HWVERSION="1.0" INSTANCE="LAYER_1_MEM_TO_ARRAY" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mem_to_array_1" VLNV="xilinx.com:module_ref:mem_to_array_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="MEMDesign_mem_to_array_1_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="143" NAME="from_mem" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_1_INPUT_DATA_MEMCONTROL_DataOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_1_INPUT_DATA_MEMCONTROL" PORT="DataOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1727" NAME="to_array" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_1_MEM_TO_ARRAY_to_array">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_DATA_MUX" PORT="DataIn_1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/LAYER_1_OUTPUT_MAPPER" HWVERSION="1.0" INSTANCE="LAYER_1_OUTPUT_MAPPER" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="output_mapper" VLNV="xilinx.com:module_ref:output_mapper:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="MEMDesign_output_mapper_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="143" NAME="dataIn" RIGHT="0" SIGIS="undef" SIGNAME="ARRAYTOP_dataOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ARRAYTOP" PORT="dataOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="done" SIGIS="undef" SIGNAME="LAYER_1_OUTPUT_MAPPER_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_DATA_MUX" PORT="sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="outDataOut" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_1_OUTPUT_MAPPER_outDataOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_2_INPUT_DATA_MEMCONTROL" PORT="DataIn"/>
            <CONNECTION INSTANCE="External_Ports" PORT="outDataOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="startAddr" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_1_OUTPUT_MAPPER_startAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_2_INPUT_DATA_MEMCONTROL" PORT="startAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="valid" SIGIS="undef" SIGNAME="External_Ports_valid_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="valid_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="writeEn" SIGIS="undef" SIGNAME="External_Ports_writeEn_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="writeEn_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="writeOut" SIGIS="undef" SIGNAME="LAYER_1_OUTPUT_MAPPER_writeOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_2_VALID_MUX" PORT="DataIn_2"/>
            <CONNECTION INSTANCE="LAYER_2_VALID_MUX" PORT="sel"/>
            <CONNECTION INSTANCE="LAYER_2_INPUT_DATA_MEMCONTROL" PORT="writeEn"/>
            <CONNECTION INSTANCE="LAYER_2_OUTPUT_MAPPER" PORT="writeEn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/LAYER_2_3_INPUT_MUX" HWVERSION="1.0" INSTANCE="LAYER_2_3_INPUT_MUX" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="HA_1BM" VLNV="xilinx.com:module_ref:HA_1BM:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Mux_BW" VALUE="64"/>
        <PARAMETER NAME="Component_Name" VALUE="MEMDesign_HA_1BM_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="63" NAME="DataIn_1" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_2_INPUT_DATA_MEMCONTROL_DataOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_2_INPUT_DATA_MEMCONTROL" PORT="DataOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="DataIn_2" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_3_INPUT_DATA_MEMCONTROL_DataOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_3_INPUT_DATA_MEMCONTROL" PORT="DataOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="DataOut_1" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_2_3_INPUT_MUX_DataOut_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_2_MEM_TO_ARRAY" PORT="from_mem"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sel" SIGIS="undef" SIGNAME="LAYER_2_OUTPUT_MAPPER_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_2_OUTPUT_MAPPER" PORT="done"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/LAYER_2_BLOCKRAM" HWVERSION="8.4" INSTANCE="LAYER_2_BLOCKRAM" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="1"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     6.700549 mW"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="1"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="64"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="64"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="64"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Component_Name" VALUE="MEMDesign_blk_mem_gen_1_0"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="true"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="Memory_Type" VALUE="Single_Port_RAM"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="0"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="Read_Width_A" VALUE="64"/>
        <PARAMETER NAME="Read_Width_B" VALUE="64"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="true"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="32"/>
        <PARAMETER NAME="Write_Width_A" VALUE="64"/>
        <PARAMETER NAME="Write_Width_B" VALUE="64"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="4" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_2_INPUT_DATA_MEMCONTROL_addrOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_2_INPUT_DATA_MEMCONTROL" PORT="addrOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clka" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_2_INPUT_DATA_MEMCONTROL_MEMout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_2_INPUT_DATA_MEMCONTROL" PORT="MEMout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_2_BLOCKRAM_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_2_INPUT_DATA_MEMCONTROL" PORT="MEMin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="LAYER_2_INPUT_DATA_MEMCONTROL_MEMEn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_2_INPUT_DATA_MEMCONTROL" PORT="MEMEn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rsta_busy" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_2_INPUT_DATA_MEMCONTROL_MWMWen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_2_INPUT_DATA_MEMCONTROL" PORT="MWMWen"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rsta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/LAYER_2_INPUT_DATA_MEMCONTROL" HWVERSION="1.0" INSTANCE="LAYER_2_INPUT_DATA_MEMCONTROL" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="CADA_MEMControl" VLNV="xilinx.com:module_ref:CADA_MEMControl:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Data_bitWidth" VALUE="64"/>
        <PARAMETER NAME="addr_BW" VALUE="5"/>
        <PARAMETER NAME="latency_BW" VALUE="16"/>
        <PARAMETER NAME="stride_BW" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="MEMDesign_CADA_MEMControl_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="63" NAME="DataIn" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_1_OUTPUT_MAPPER_outDataOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_1_OUTPUT_MAPPER" PORT="outDataOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="DataOut" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_2_INPUT_DATA_MEMCONTROL_DataOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_2_3_INPUT_MUX" PORT="DataIn_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MEMEn" SIGIS="undef" SIGNAME="LAYER_2_INPUT_DATA_MEMCONTROL_MEMEn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_2_BLOCKRAM" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="MEMin" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_2_BLOCKRAM_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_2_BLOCKRAM" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="MEMout" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_2_INPUT_DATA_MEMCONTROL_MEMout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_2_BLOCKRAM" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MWMWen" SIGIS="undef" SIGNAME="LAYER_2_INPUT_DATA_MEMCONTROL_MWMWen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_2_BLOCKRAM" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="addrOut" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_2_INPUT_DATA_MEMCONTROL_addrOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_2_BLOCKRAM" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="endLatency" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_endLatency_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="endLatency_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="startAddr" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_1_OUTPUT_MAPPER_startAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_1_OUTPUT_MAPPER" PORT="startAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="startLatency" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_startLatency_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="startLatency_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="strideInterval" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_strideInterval_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="strideInterval_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="valid" SIGIS="undef" SIGNAME="LAYER_2_VALID_MUX_DataOut_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_2_VALID_MUX" PORT="DataOut_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="writeEn" SIGIS="undef" SIGNAME="LAYER_1_OUTPUT_MAPPER_writeOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_1_OUTPUT_MAPPER" PORT="writeOut"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/LAYER_2_MEM_TO_ARRAY" HWVERSION="1.0" INSTANCE="LAYER_2_MEM_TO_ARRAY" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mem_to_array_2" VLNV="xilinx.com:module_ref:mem_to_array_2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="MEMDesign_mem_to_array_2_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="63" NAME="from_mem" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_2_3_INPUT_MUX_DataOut_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_2_3_INPUT_MUX" PORT="DataOut_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="stage" SIGIS="undef" SIGNAME="LAYER_2_OUTPUT_MAPPER_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_2_OUTPUT_MAPPER" PORT="done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1727" NAME="to_array" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_2_MEM_TO_ARRAY_to_array">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_DATA_MUX" PORT="DataIn_2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/LAYER_2_OUTPUT_MAPPER" HWVERSION="1.0" INSTANCE="LAYER_2_OUTPUT_MAPPER" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="output_mapper_2" VLNV="xilinx.com:module_ref:output_mapper_2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="MEMDesign_output_mapper_2_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="143" NAME="dataIn" RIGHT="0" SIGIS="undef" SIGNAME="ARRAYTOP_dataOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ARRAYTOP" PORT="dataOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="done" SIGIS="undef" SIGNAME="LAYER_2_OUTPUT_MAPPER_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_2_3_INPUT_MUX" PORT="sel"/>
            <CONNECTION INSTANCE="LAYER_2_MEM_TO_ARRAY" PORT="stage"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="outDataOut" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_2_OUTPUT_MAPPER_outDataOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_3_INPUT_DATA_MEMCONTROL" PORT="DataIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="startAddr" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_2_OUTPUT_MAPPER_startAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_3_INPUT_DATA_MEMCONTROL" PORT="startAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="valid" SIGIS="undef" SIGNAME="External_Ports_valid_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="valid_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="writeEn" SIGIS="undef" SIGNAME="LAYER_1_OUTPUT_MAPPER_writeOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_1_OUTPUT_MAPPER" PORT="writeOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="writeOut" SIGIS="undef" SIGNAME="LAYER_2_OUTPUT_MAPPER_writeOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_3_VALID_MUX" PORT="DataIn_2"/>
            <CONNECTION INSTANCE="LAYER_3_VALID_MUX" PORT="sel"/>
            <CONNECTION INSTANCE="LAYER_3_INPUT_DATA_MEMCONTROL" PORT="writeEn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/LAYER_2_VALID_MUX" HWVERSION="1.0" INSTANCE="LAYER_2_VALID_MUX" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="HA_1BM" VLNV="xilinx.com:module_ref:HA_1BM:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Mux_BW" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="MEMDesign_HA_1BM_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="DataIn_1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_valid_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="valid_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="DataIn_2" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_1_OUTPUT_MAPPER_writeOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_1_OUTPUT_MAPPER" PORT="writeOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DataOut_1" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_2_VALID_MUX_DataOut_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_2_INPUT_DATA_MEMCONTROL" PORT="valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sel" SIGIS="undef" SIGNAME="LAYER_1_OUTPUT_MAPPER_writeOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_1_OUTPUT_MAPPER" PORT="writeOut"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/LAYER_3_BLOCKRAM" HWVERSION="8.4" INSTANCE="LAYER_3_BLOCKRAM" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="1"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     6.700549 mW"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="1"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="64"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="64"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="64"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Component_Name" VALUE="MEMDesign_LAYER_2_BLOCKRAM_0"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="true"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="Memory_Type" VALUE="Single_Port_RAM"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="0"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="Read_Width_A" VALUE="64"/>
        <PARAMETER NAME="Read_Width_B" VALUE="64"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="true"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="32"/>
        <PARAMETER NAME="Write_Width_A" VALUE="64"/>
        <PARAMETER NAME="Write_Width_B" VALUE="64"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="4" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_3_INPUT_DATA_MEMCONTROL_addrOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_3_INPUT_DATA_MEMCONTROL" PORT="addrOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clka" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_3_INPUT_DATA_MEMCONTROL_MEMout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_3_INPUT_DATA_MEMCONTROL" PORT="MEMout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_3_BLOCKRAM_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_3_INPUT_DATA_MEMCONTROL" PORT="MEMin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="LAYER_3_INPUT_DATA_MEMCONTROL_MWMWen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_3_INPUT_DATA_MEMCONTROL" PORT="MWMWen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rsta_busy" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_3_INPUT_DATA_MEMCONTROL_MEMEn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_3_INPUT_DATA_MEMCONTROL" PORT="MEMEn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rsta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/LAYER_3_INPUT_DATA_MEMCONTROL" HWVERSION="1.0" INSTANCE="LAYER_3_INPUT_DATA_MEMCONTROL" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="CADA_MEMControl" VLNV="xilinx.com:module_ref:CADA_MEMControl:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Data_bitWidth" VALUE="64"/>
        <PARAMETER NAME="addr_BW" VALUE="5"/>
        <PARAMETER NAME="latency_BW" VALUE="16"/>
        <PARAMETER NAME="stride_BW" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="MEMDesign_LAYER_2_INPUT_DATA_MEMCONTROL_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="63" NAME="DataIn" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_2_OUTPUT_MAPPER_outDataOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_2_OUTPUT_MAPPER" PORT="outDataOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="DataOut" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_3_INPUT_DATA_MEMCONTROL_DataOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_2_3_INPUT_MUX" PORT="DataIn_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MEMEn" SIGIS="undef" SIGNAME="LAYER_3_INPUT_DATA_MEMCONTROL_MEMEn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_3_BLOCKRAM" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="MEMin" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_3_BLOCKRAM_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_3_BLOCKRAM" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="MEMout" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_3_INPUT_DATA_MEMCONTROL_MEMout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_3_BLOCKRAM" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MWMWen" SIGIS="undef" SIGNAME="LAYER_3_INPUT_DATA_MEMCONTROL_MWMWen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_3_BLOCKRAM" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="addrOut" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_3_INPUT_DATA_MEMCONTROL_addrOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_3_BLOCKRAM" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="endLatency" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_endLatency_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="endLatency_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="startAddr" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_2_OUTPUT_MAPPER_startAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_2_OUTPUT_MAPPER" PORT="startAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="startLatency" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_startLatency_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="startLatency_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="strideInterval" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_strideInterval_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="strideInterval_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="valid" SIGIS="undef" SIGNAME="LAYER_3_VALID_MUX_DataOut_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_3_VALID_MUX" PORT="DataOut_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="writeEn" SIGIS="undef" SIGNAME="LAYER_2_OUTPUT_MAPPER_writeOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_2_OUTPUT_MAPPER" PORT="writeOut"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/LAYER_3_VALID_MUX" HWVERSION="1.0" INSTANCE="LAYER_3_VALID_MUX" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="HA_1BM" VLNV="xilinx.com:module_ref:HA_1BM:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Mux_BW" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="MEMDesign_LAYER_2_VALID_MUX_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="DataIn_1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_valid_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="valid_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="DataIn_2" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_2_OUTPUT_MAPPER_writeOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_2_OUTPUT_MAPPER" PORT="writeOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DataOut_1" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_3_VALID_MUX_DataOut_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_3_INPUT_DATA_MEMCONTROL" PORT="valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sel" SIGIS="undef" SIGNAME="LAYER_2_OUTPUT_MAPPER_writeOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_2_OUTPUT_MAPPER" PORT="writeOut"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/LAYER_DATA_MUX" HWVERSION="1.0" INSTANCE="LAYER_DATA_MUX" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="HA_1BM" VLNV="xilinx.com:module_ref:HA_1BM:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Mux_BW" VALUE="1728"/>
        <PARAMETER NAME="Component_Name" VALUE="MEMDesign_HA_1BM_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1727" NAME="DataIn_1" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_1_MEM_TO_ARRAY_to_array">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_1_MEM_TO_ARRAY" PORT="to_array"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1727" NAME="DataIn_2" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_2_MEM_TO_ARRAY_to_array">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_2_MEM_TO_ARRAY" PORT="to_array"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1727" NAME="DataOut_1" RIGHT="0" SIGIS="undef" SIGNAME="LAYER_DATA_MUX_DataOut_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ARRAYTOP" PORT="dataIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sel" SIGIS="undef" SIGNAME="LAYER_1_OUTPUT_MAPPER_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LAYER_1_OUTPUT_MAPPER" PORT="done"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
