// Seed: 4252695767
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1'b0;
  wire id_5;
  id_6 :
  assert property (@(negedge id_3 or posedge (1)) 1 - id_2)
  else;
endmodule
module module_1;
  uwire id_1;
  assign id_1 = 1;
  assign id_1 = id_1;
  module_0(
      id_1, id_1, id_1, id_1
  );
  for (id_2 = id_2; id_2; id_1 = id_1) wire id_3;
endmodule
