# Time-to-Digital-Converter
I have Designed Counter based Time to Digital Converter using Verilog and implemented it on Altera DE2 FPGA board for hardware verification and design it in ASIC for comparing its results with the FPGA at 45nm Technology on Cadence Virtuoso 
