static int F_1 ( void )\r\n{\r\nT_1 V_1 , V_2 , V_3 , V_4 ;\r\nT_1 V_5 = V_6 ;\r\nunsigned char V_7 [] = L_1 ;\r\nV_1 = ( V_8 & 0xffffff00 ) | ( V_9 & 0xff ) ;\r\nV_3 = F_2 ( V_7 ) ;\r\nF_3 ( L_2 ,\r\nV_1 , V_10 ) ;\r\n__asm__ __volatile__(\r\n"push %%ebp\n"\r\n"out %%al, (%%dx)\n"\r\n"pop %%ebp\n"\r\n: "=D" (result),\r\n"=a" (dummy), "=b" (dummy), "=c" (dummy), "=d" (dummy),\r\n"=S" (dummy)\r\n: "a" (command), "b" (function), "c" (0), "d" (smi_port),\r\n"D" (0), "S" (magic)\r\n: "memory"\r\n);\r\nF_3 ( L_3 , V_2 ) ;\r\nreturn V_2 ;\r\n}\r\nstatic int F_4 ( unsigned int * V_11 , unsigned int * V_12 )\r\n{\r\nT_1 V_1 , V_2 = 0 , V_13 , V_14 , V_15 , V_4 ;\r\nT_1 V_16 = 0 ;\r\nT_1 V_5 = V_17 ;\r\nif ( ! ( V_18 . V_19 & 0xFFFF ) ) {\r\nF_3 ( L_4 ) ;\r\nreturn - V_20 ;\r\n}\r\nV_1 = ( V_8 & 0xffffff00 ) | ( V_9 & 0xff ) ;\r\nF_3 ( L_5 ,\r\nV_1 , V_10 ) ;\r\n__asm__ __volatile__(\r\n"push %%ebp\n"\r\n"out %%al, (%%dx)\n"\r\n"pop %%ebp"\r\n: "=a" (result),\r\n"=b" (high_mhz),\r\n"=c" (low_mhz),\r\n"=d" (state), "=D" (edi), "=S" (dummy)\r\n: "a" (command),\r\n"b" (function),\r\n"c" (state),\r\n"d" (smi_port), "S" (0), "D" (0)\r\n);\r\nF_3 ( L_6 ,\r\nV_2 , V_15 , V_14 ) ;\r\nif ( ( V_14 + V_15 ) < 600 )\r\nreturn - V_21 ;\r\n* V_12 = V_14 * 1000 ;\r\n* V_11 = V_15 * 1000 ;\r\nreturn V_2 ;\r\n}\r\nstatic void F_5 ( unsigned int V_16 )\r\n{\r\nunsigned int V_2 = 0 , V_1 , V_22 , V_4 ;\r\nunsigned long V_23 ;\r\nunsigned int V_5 = V_24 ;\r\nunsigned int V_25 = 0 ;\r\nif ( V_16 > 0x1 )\r\nreturn;\r\nF_6 () ;\r\nF_7 ( V_23 ) ;\r\nV_1 = ( V_8 & 0xffffff00 ) | ( V_9 & 0xff ) ;\r\nF_3 ( L_7\r\nL_8 ,\r\nV_16 , V_1 , V_10 ) ;\r\ndo {\r\nif ( V_25 ) {\r\nF_3 ( L_9 ,\r\nV_25 , V_2 ) ;\r\nF_8 () ;\r\nF_9 ( V_25 * 50 ) ;\r\nF_10 () ;\r\n}\r\nV_25 ++ ;\r\n__asm__ __volatile__(\r\n"push %%ebp\n"\r\n"out %%al, (%%dx)\n"\r\n"pop %%ebp"\r\n: "=b" (new_state), "=D" (result),\r\n"=c" (dummy), "=a" (dummy),\r\n"=d" (dummy), "=S" (dummy)\r\n: "a" (command), "b" (function), "c" (state),\r\n"d" (smi_port), "S" (0), "D" (0)\r\n);\r\n} while ( ( V_22 != V_16 ) && ( V_25 <= V_26 ) );\r\nF_11 ( V_23 ) ;\r\nF_12 () ;\r\nif ( V_22 == V_16 )\r\nF_3 ( L_10\r\nL_11 ,\r\n( V_27 [ V_22 ] . V_28 / 1000 ) ,\r\nV_25 , V_2 ) ;\r\nelse\r\nF_13 ( V_29 L_12\r\nL_13 ,\r\nV_16 , V_22 , V_2 ) ;\r\nreturn;\r\n}\r\nstatic int F_14 ( struct V_30 * V_31 , unsigned int V_32 )\r\n{\r\nF_5 ( V_32 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_15 ( struct V_30 * V_31 )\r\n{\r\nint V_2 ;\r\nunsigned int * V_11 , * V_12 ;\r\nif ( V_31 -> V_33 != 0 )\r\nreturn - V_20 ;\r\nV_2 = F_1 () ;\r\nif ( V_2 ) {\r\nF_3 ( L_14 ) ;\r\nreturn - V_21 ;\r\n}\r\nV_11 = & V_27 [ V_34 ] . V_28 ;\r\nV_12 = & V_27 [ V_35 ] . V_28 ;\r\nV_2 = F_4 ( V_11 , V_12 ) ;\r\nif ( V_2 ) {\r\nF_3 ( L_15\r\nL_16 ) ;\r\nV_2 = F_16 ( V_36 ,\r\nV_11 , V_12 ,\r\nNULL ,\r\n& F_5 ) ;\r\nif ( V_2 ) {\r\nF_3 ( L_17\r\nL_18 ) ;\r\nreturn V_2 ;\r\n} else\r\nF_3 ( L_19 ) ;\r\n}\r\nV_31 -> V_37 . V_38 = V_39 ;\r\nreturn F_17 ( V_31 , V_27 ) ;\r\n}\r\nstatic unsigned int F_18 ( unsigned int V_33 )\r\n{\r\nif ( V_33 )\r\nreturn - V_20 ;\r\nreturn F_19 ( V_36 ) ;\r\n}\r\nstatic int F_20 ( struct V_30 * V_31 )\r\n{\r\nint V_2 = F_1 () ;\r\nif ( V_2 )\r\nF_3 ( L_20 ) ;\r\nreturn V_2 ;\r\n}\r\nstatic int T_2 F_21 ( void )\r\n{\r\nif ( ! F_22 ( V_40 ) )\r\nreturn - V_20 ;\r\nV_36 = F_23 () ;\r\nswitch ( V_36 ) {\r\ncase V_41 :\r\ncase V_42 :\r\ncase V_43 :\r\nbreak;\r\ndefault:\r\nV_36 = 0 ;\r\n}\r\nif ( ! V_36 ) {\r\nF_3 ( L_21 ) ;\r\nreturn - V_20 ;\r\n}\r\nF_3 ( L_22\r\nL_23 ,\r\nV_18 . V_44 , V_18 . V_1 ,\r\nV_18 . V_19 , V_18 . V_45 ) ;\r\nif ( ( V_18 . V_44 != 0x47534943 ) && (\r\n( V_10 == 0 ) || ( V_9 == 0 ) ) )\r\nreturn - V_20 ;\r\nif ( V_8 == 1 )\r\nV_8 = 0x47534943 ;\r\nelse\r\nV_8 = V_18 . V_44 ;\r\nif ( ( V_10 > 0xff ) || ( V_10 < 0 ) )\r\nreturn - V_21 ;\r\nelse if ( V_10 == 0 )\r\nV_10 = V_18 . V_1 & 0xff ;\r\nif ( ( V_9 > 0xff ) || ( V_9 < 0 ) )\r\nreturn - V_21 ;\r\nelse if ( V_9 == 0 )\r\nV_9 = ( V_18 . V_1 >> 16 ) & 0xff ;\r\nreturn F_24 ( & V_46 ) ;\r\n}\r\nstatic void T_3 F_25 ( void )\r\n{\r\nF_26 ( & V_46 ) ;\r\n}
