{"Source Block": ["hdl/library/util_rfifo/util_rfifo.v@109:122@HdlStmProcess", "  assign fifo_rst = ~rstn;\n\n  // independent clocks and buswidths- simply expect\n  // user to set a reasonable threshold on the full signal\n\n  always @(posedge s_clk) begin\n    s_rd <= ~fifo_wfull;\n    fifo_wr <= ~fifo_wfull;\n  end\n\n  genvar s;\n  generate\n  for (s = 0; s < S_DATA_WIDTH; s = s + 1) begin: g_wdata\n  assign fifo_wdata[s] = s_rdata[(S_DATA_WIDTH-1)-s];\n"], "Clone Blocks": [["hdl/library/util_rfifo/util_rfifo.v@116:128", "    fifo_wr <= ~fifo_wfull;\n  end\n\n  genvar s;\n  generate\n  for (s = 0; s < S_DATA_WIDTH; s = s + 1) begin: g_wdata\n  assign fifo_wdata[s] = s_rdata[(S_DATA_WIDTH-1)-s];\n  end\n  endgenerate\n\n  // read is non-destructive\n\n  assign fifo_rd = m_rd;\n"], ["hdl/library/util_rfifo/util_rfifo.v@114:124", "  always @(posedge s_clk) begin\n    s_rd <= ~fifo_wfull;\n    fifo_wr <= ~fifo_wfull;\n  end\n\n  genvar s;\n  generate\n  for (s = 0; s < S_DATA_WIDTH; s = s + 1) begin: g_wdata\n  assign fifo_wdata[s] = s_rdata[(S_DATA_WIDTH-1)-s];\n  end\n  endgenerate\n"]], "Diff Content": {"Delete": [[114, "  always @(posedge s_clk) begin\n"], [115, "    s_rd <= ~fifo_wfull;\n"], [116, "    fifo_wr <= ~fifo_wfull;\n"], [117, "  end\n"]], "Add": [[117, "  assign fifo_wr = dma_rd;\n"]]}}