{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 19:28:46 2017 " "Info: Processing started: Fri Dec 08 19:28:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off COUNTER32B -c COUNTER32B " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off COUNTER32B -c COUNTER32B" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter32b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER32B " "Info: Found entity 1: COUNTER32B" {  } { { "COUNTER32B.v" "" { Text "D:/Documents/Desktop/EDA/EDA实验/EDA实验四/COUNTER32B/COUNTER32B.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "COUNTER32B COUNTER32B.v(1) " "Error (10228): Verilog HDL error at COUNTER32B.v(1): module \"COUNTER32B\" cannot be declared more than once" {  } { { "../FTCTRL/COUNTER32B.v" "" { Text "D:/Documents/Desktop/EDA/EDA实验/EDA实验四/FTCTRL/COUNTER32B.v" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "COUNTER32B COUNTER32B.v(1) " "Info (10499): HDL info at COUNTER32B.v(1): see declaration for object \"COUNTER32B\"" {  } { { "COUNTER32B.v" "" { Text "D:/Documents/Desktop/EDA/EDA实验/EDA实验四/COUNTER32B/COUNTER32B.v" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/desktop/eda/eda实验/eda实验四/ftctrl/counter32b.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file /documents/desktop/eda/eda实验/eda实验四/ftctrl/counter32b.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/desktop/eda/eda实验/eda实验四/ftctrl/block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /documents/desktop/eda/eda实验/eda实验四/ftctrl/block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "../FTCTRL/Block1.bdf" "" { Schematic "D:/Documents/Desktop/EDA/EDA实验/EDA实验四/FTCTRL/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Error: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 08 19:28:46 2017 " "Error: Processing ended: Fri Dec 08 19:28:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
