<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\impl\gwsynthesis\RISCY.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\tangnano9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Tang_nano_9K_LCD.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Oct 24 02:07:05 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>12341</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>6248</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>203</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.500
<td>0.000</td>
<td>37.037</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.500
<td>0.000</td>
<td>37.037</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>148.148</td>
<td>6.750
<td>0.000</td>
<td>74.074</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>222.222</td>
<td>4.500
<td>0.000</td>
<td>111.111</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td style="color: #FF0000;" class = "error">21.643(MHz)</td>
<td>22</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>13.500(MHz)</td>
<td>40.315(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of slower_clock/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of slower_clock/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of slower_clock/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-821.394</td>
<td>203</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-9.167</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>45.804</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-9.027</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>45.664</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-8.837</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>45.474</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-8.651</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>45.288</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-8.594</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_16_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>45.231</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-8.400</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_24_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>45.037</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-8.125</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>44.762</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-8.122</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>44.759</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-8.062</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_27_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>44.699</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-7.951</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>44.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-7.946</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>44.584</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-7.931</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>44.568</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-7.781</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_19_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>44.418</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-7.754</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>44.391</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-7.541</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>44.178</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-7.260</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_26_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.897</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-7.190</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.827</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-7.149</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_29_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.786</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-7.107</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.744</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-7.070</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>flashController/data_out_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.707</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-7.044</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>flashController/data_out_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.681</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-6.902</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.539</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-6.867</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_30_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.504</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-6.842</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.479</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-6.819</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_28_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.456</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>counter27mhz/subCounter_0_s0/Q</td>
<td>counter27mhz/subCounter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>counter27mhz/subCounter_9_s0/Q</td>
<td>counter27mhz/subCounter_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>counter1mhz/subCounter_5_s0/Q</td>
<td>counter1mhz/subCounter_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>flashController/navigator/bitsToSend_3_s1/Q</td>
<td>flashController/navigator/bitsToSend_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>flashController/navigator/bitsToSend_6_s1/Q</td>
<td>flashController/navigator/bitsToSend_6_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>flashController/navigator/bitsToSend_8_s1/Q</td>
<td>flashController/navigator/bitsToSend_8_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>flashController/navigator/counter_5_s0/Q</td>
<td>flashController/navigator/counter_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>flashController/navigator/counter_31_s0/Q</td>
<td>flashController/navigator/counter_31_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>mem/cnt_1_s3/Q</td>
<td>mem/cnt_1_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>mem/cnt_2_s0/Q</td>
<td>mem/cnt_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>cpu_1/IFID_instrColdStart_s3/Q</td>
<td>cpu_1/IFID_instrColdStart_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>txCounter_2_s2/Q</td>
<td>txCounter_2_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>txCounter_8_s2/Q</td>
<td>txCounter_8_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>txCounter_12_s2/Q</td>
<td>txCounter_12_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>txCounter_15_s2/Q</td>
<td>txCounter_15_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>txCounter_17_s2/Q</td>
<td>txCounter_17_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>txCounter_18_s2/Q</td>
<td>txCounter_18_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>txCounter_22_s2/Q</td>
<td>txCounter_22_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.709</td>
<td>counter27mhz/counter_0_s1/Q</td>
<td>counter27mhz/counter_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>20</td>
<td>0.709</td>
<td>counter27mhz/subCounter_1_s0/Q</td>
<td>counter27mhz/subCounter_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>21</td>
<td>0.709</td>
<td>counter27mhz/subCounter_3_s0/Q</td>
<td>counter27mhz/subCounter_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>counter27mhz/subCounter_8_s0/Q</td>
<td>counter27mhz/subCounter_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>counter1mhz/subCounter_4_s0/Q</td>
<td>counter1mhz/subCounter_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>D1/PixelCtr_4_s0/Q</td>
<td>D1/PixelCtr_4_s0/D</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>flashController/navigator/currentByteNum_3_s0/Q</td>
<td>flashController/navigator/currentByteNum_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>30.550</td>
<td>cpu_1/PC_17_s0/Q</td>
<td>cpu_1/PC_OLD_17_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.444</td>
</tr>
<tr>
<td>2</td>
<td>31.165</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_10_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.829</td>
</tr>
<tr>
<td>3</td>
<td>31.169</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_3_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.824</td>
</tr>
<tr>
<td>4</td>
<td>31.169</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_19_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.824</td>
</tr>
<tr>
<td>5</td>
<td>31.298</td>
<td>cpu_1/PC_18_s0/Q</td>
<td>cpu_1/PC_OLD_18_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.696</td>
</tr>
<tr>
<td>6</td>
<td>31.473</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_11_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.521</td>
</tr>
<tr>
<td>7</td>
<td>31.477</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_14_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.516</td>
</tr>
<tr>
<td>8</td>
<td>32.122</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_5_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.872</td>
</tr>
<tr>
<td>9</td>
<td>32.122</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_31_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.872</td>
</tr>
<tr>
<td>10</td>
<td>32.126</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_28_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.867</td>
</tr>
<tr>
<td>11</td>
<td>32.134</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_24_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.860</td>
</tr>
<tr>
<td>12</td>
<td>32.144</td>
<td>cpu_1/PC_20_s0/Q</td>
<td>cpu_1/PC_OLD_20_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.850</td>
</tr>
<tr>
<td>13</td>
<td>32.167</td>
<td>cpu_1/PC_20_s0/Q</td>
<td>cpu_1/PC_OLD_20_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.827</td>
</tr>
<tr>
<td>14</td>
<td>32.213</td>
<td>cpu_1/PC_18_s0/Q</td>
<td>cpu_1/PC_OLD_18_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.780</td>
</tr>
<tr>
<td>15</td>
<td>32.318</td>
<td>cpu_1/PC_17_s0/Q</td>
<td>cpu_1/PC_OLD_17_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.676</td>
</tr>
<tr>
<td>16</td>
<td>32.407</td>
<td>cpu_1/PC_0_s0/Q</td>
<td>cpu_1/PC_OLD_0_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.587</td>
</tr>
<tr>
<td>17</td>
<td>32.453</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_31_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.541</td>
</tr>
<tr>
<td>18</td>
<td>32.501</td>
<td>cpu_1/PC_0_s0/Q</td>
<td>cpu_1/PC_OLD_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.493</td>
</tr>
<tr>
<td>19</td>
<td>32.602</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_6_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.392</td>
</tr>
<tr>
<td>20</td>
<td>32.602</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_6_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.392</td>
</tr>
<tr>
<td>21</td>
<td>32.602</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_7_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.392</td>
</tr>
<tr>
<td>22</td>
<td>32.602</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_7_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.392</td>
</tr>
<tr>
<td>23</td>
<td>32.602</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_8_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.392</td>
</tr>
<tr>
<td>24</td>
<td>32.602</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_8_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.392</td>
</tr>
<tr>
<td>25</td>
<td>32.602</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_10_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.392</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/R_tmp_4_s5/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>2</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/R_tmp_3_s5/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>3</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/R_tmp_2_s4/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>4</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/G_tmp_5_s5/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>5</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/G_tmp_4_s5/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>6</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/G_tmp_3_s4/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>7</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/B_tmp_4_s3/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>8</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/B_tmp_3_s3/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>9</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/B_tmp_2_s3/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>10</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_0_s3/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>11</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_1_s3/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>12</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_5_s3/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>13</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_8_s3/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>14</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>15</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_3_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>16</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_4_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>17</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_6_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>18</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_7_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>19</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_9_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>20</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_10_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>21</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>22</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>23</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>24</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>25</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_4_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>led_4_s1</td>
</tr>
<tr>
<td>2</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>led_2_s1</td>
</tr>
<tr>
<td>3</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>txCounter_22_s2</td>
</tr>
<tr>
<td>4</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>txCounter_14_s2</td>
</tr>
<tr>
<td>5</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>state_0_s3</td>
</tr>
<tr>
<td>6</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_1/keepDelayInstr_s0</td>
</tr>
<tr>
<td>7</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_1/MEMWB_DMemOut_0_s0</td>
</tr>
<tr>
<td>8</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_1/IFID_PC_11_s1</td>
</tr>
<tr>
<td>9</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_1/EXMEM_BranchALUOut_15_s1</td>
</tr>
<tr>
<td>10</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_1/cpu_regs/data[17]_30_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>48.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R18C25[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>4.593</td>
<td>1.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[3][A]</td>
<td>cpu_1/wRegData_31_s7/I2</td>
</tr>
<tr>
<td>5.625</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s7/F</td>
</tr>
<tr>
<td>6.455</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_31_s2/I0</td>
</tr>
<tr>
<td>7.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s2/F</td>
</tr>
<tr>
<td>9.701</td>
<td>2.147</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[3][B]</td>
<td>cpu_1/wRegData_9_s0/I0</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R21C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_9_s0/F</td>
</tr>
<tr>
<td>11.636</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td>cpu_1/ALUInA_9_s3/I0</td>
</tr>
<tr>
<td>12.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s3/F</td>
</tr>
<tr>
<td>13.922</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td>cpu_1/ALUInA_9_s0/I0</td>
</tr>
<tr>
<td>14.744</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s0/F</td>
</tr>
<tr>
<td>17.369</td>
<td>2.626</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/I0</td>
</tr>
<tr>
<td>18.327</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>18.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>18.384</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>18.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>18.441</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>18.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>18.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>18.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>18.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>18.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>18.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>18.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>18.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>18.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>18.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>18.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>18.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>18.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>18.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>18.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>18.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>18.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>19.460</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/SUM</td>
</tr>
<tr>
<td>20.441</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[3][B]</td>
<td>cpu_1/n2035_s15/I2</td>
</tr>
<tr>
<td>21.067</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C7[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s15/F</td>
</tr>
<tr>
<td>22.696</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td>cpu_1/n2035_s19/I3</td>
</tr>
<tr>
<td>23.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s19/F</td>
</tr>
<tr>
<td>23.523</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td>cpu_1/n2035_s16/I3</td>
</tr>
<tr>
<td>24.148</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s16/F</td>
</tr>
<tr>
<td>24.567</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td>cpu_1/n2035_s12/I1</td>
</tr>
<tr>
<td>25.193</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s12/F</td>
</tr>
<tr>
<td>25.997</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td>cpu_1/n2035_s6/I1</td>
</tr>
<tr>
<td>26.623</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s6/F</td>
</tr>
<tr>
<td>27.912</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C9[2][A]</td>
<td>cpu_1/n2035_s3/I2</td>
</tr>
<tr>
<td>28.734</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s3/F</td>
</tr>
<tr>
<td>31.832</td>
<td>3.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][B]</td>
<td>bu/data_read_31_s23/I0</td>
</tr>
<tr>
<td>32.858</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C30[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s23/F</td>
</tr>
<tr>
<td>33.277</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[3][B]</td>
<td>bu/data_read_31_s12/I1</td>
</tr>
<tr>
<td>33.903</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C31[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s12/F</td>
</tr>
<tr>
<td>35.053</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>bu/data_read_31_s14/I1</td>
</tr>
<tr>
<td>35.875</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s14/F</td>
</tr>
<tr>
<td>38.841</td>
<td>2.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17[3][B]</td>
<td>bu/data_read_31_s36/I3</td>
</tr>
<tr>
<td>39.873</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R24C17[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s36/F</td>
</tr>
<tr>
<td>43.022</td>
<td>3.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[2][A]</td>
<td>bu/n241_s6/I3</td>
</tr>
<tr>
<td>43.648</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C37[2][A]</td>
<td style=" background: #97FFFF;">bu/n241_s6/F</td>
</tr>
<tr>
<td>43.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[2][A]</td>
<td>bu/n241_s3/I0</td>
</tr>
<tr>
<td>43.797</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C37[2][A]</td>
<td style=" background: #97FFFF;">bu/n241_s3/O</td>
</tr>
<tr>
<td>45.745</td>
<td>1.948</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[3][B]</td>
<td>bu/data_read_0_s0/I0</td>
</tr>
<tr>
<td>46.371</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_0_s0/F</td>
</tr>
<tr>
<td>47.510</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>bu/data_read_0_s/I0</td>
</tr>
<tr>
<td>48.136</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_0_s/F</td>
</tr>
<tr>
<td>48.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_0_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.172, 35.307%; route: 29.174, 63.692%; tC2Q: 0.458, 1.001%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.027</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R18C25[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>4.593</td>
<td>1.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[3][A]</td>
<td>cpu_1/wRegData_31_s7/I2</td>
</tr>
<tr>
<td>5.625</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s7/F</td>
</tr>
<tr>
<td>6.455</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_31_s2/I0</td>
</tr>
<tr>
<td>7.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s2/F</td>
</tr>
<tr>
<td>9.701</td>
<td>2.147</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[3][B]</td>
<td>cpu_1/wRegData_9_s0/I0</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R21C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_9_s0/F</td>
</tr>
<tr>
<td>11.636</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td>cpu_1/ALUInA_9_s3/I0</td>
</tr>
<tr>
<td>12.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s3/F</td>
</tr>
<tr>
<td>13.922</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td>cpu_1/ALUInA_9_s0/I0</td>
</tr>
<tr>
<td>14.744</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s0/F</td>
</tr>
<tr>
<td>17.369</td>
<td>2.626</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/I0</td>
</tr>
<tr>
<td>18.327</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>18.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>18.384</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>18.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>18.441</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>18.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>18.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>18.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>18.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>18.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>18.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>18.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>18.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>18.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>18.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>18.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>18.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>18.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>18.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>18.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>18.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>18.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>19.460</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/SUM</td>
</tr>
<tr>
<td>20.441</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[3][B]</td>
<td>cpu_1/n2035_s15/I2</td>
</tr>
<tr>
<td>21.067</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C7[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s15/F</td>
</tr>
<tr>
<td>22.696</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td>cpu_1/n2035_s19/I3</td>
</tr>
<tr>
<td>23.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s19/F</td>
</tr>
<tr>
<td>23.523</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td>cpu_1/n2035_s16/I3</td>
</tr>
<tr>
<td>24.148</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s16/F</td>
</tr>
<tr>
<td>24.567</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td>cpu_1/n2035_s12/I1</td>
</tr>
<tr>
<td>25.193</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s12/F</td>
</tr>
<tr>
<td>25.997</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td>cpu_1/n2035_s6/I1</td>
</tr>
<tr>
<td>26.623</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s6/F</td>
</tr>
<tr>
<td>27.912</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C9[2][A]</td>
<td>cpu_1/n2035_s3/I2</td>
</tr>
<tr>
<td>28.734</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s3/F</td>
</tr>
<tr>
<td>31.344</td>
<td>2.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>programMemory_inst/wen0_s6/I0</td>
</tr>
<tr>
<td>32.166</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s6/F</td>
</tr>
<tr>
<td>33.305</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>programMemory_inst/wen0_s3/I3</td>
</tr>
<tr>
<td>34.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R20C31[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s3/F</td>
</tr>
<tr>
<td>35.764</td>
<td>1.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>bu/n143_s3/I2</td>
</tr>
<tr>
<td>36.390</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>R20C36[2][A]</td>
<td style=" background: #97FFFF;">bu/n143_s3/F</td>
</tr>
<tr>
<td>39.565</td>
<td>3.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[3][A]</td>
<td>bu/data_read_31_s17/I1</td>
</tr>
<tr>
<td>40.597</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R12C15[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s17/F</td>
</tr>
<tr>
<td>43.047</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>bu/data_read_10_s5/I1</td>
</tr>
<tr>
<td>43.673</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_10_s5/F</td>
</tr>
<tr>
<td>44.812</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td>bu/data_read_10_s0/I3</td>
</tr>
<tr>
<td>45.911</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_10_s0/F</td>
</tr>
<tr>
<td>47.370</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[1][A]</td>
<td>bu/data_read_10_s/I0</td>
</tr>
<tr>
<td>47.996</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C23[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_10_s/F</td>
</tr>
<tr>
<td>47.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[1][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[1][A]</td>
<td>cpu_1/MEMWB_DMemOut_10_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C23[1][A]</td>
<td>cpu_1/MEMWB_DMemOut_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.569, 36.284%; route: 28.637, 62.712%; tC2Q: 0.458, 1.004%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R18C25[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>4.593</td>
<td>1.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[3][A]</td>
<td>cpu_1/wRegData_31_s7/I2</td>
</tr>
<tr>
<td>5.625</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s7/F</td>
</tr>
<tr>
<td>6.455</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_31_s2/I0</td>
</tr>
<tr>
<td>7.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s2/F</td>
</tr>
<tr>
<td>9.701</td>
<td>2.147</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[3][B]</td>
<td>cpu_1/wRegData_9_s0/I0</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R21C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_9_s0/F</td>
</tr>
<tr>
<td>11.636</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td>cpu_1/ALUInA_9_s3/I0</td>
</tr>
<tr>
<td>12.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s3/F</td>
</tr>
<tr>
<td>13.922</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td>cpu_1/ALUInA_9_s0/I0</td>
</tr>
<tr>
<td>14.744</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s0/F</td>
</tr>
<tr>
<td>17.369</td>
<td>2.626</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/I0</td>
</tr>
<tr>
<td>18.327</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>18.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>18.384</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>18.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>18.441</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>18.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>18.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>18.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>18.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>18.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>18.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>18.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>18.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>18.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>18.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>18.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>18.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>18.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>18.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>18.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>18.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>18.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>19.460</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/SUM</td>
</tr>
<tr>
<td>20.441</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[3][B]</td>
<td>cpu_1/n2035_s15/I2</td>
</tr>
<tr>
<td>21.067</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C7[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s15/F</td>
</tr>
<tr>
<td>22.696</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td>cpu_1/n2035_s19/I3</td>
</tr>
<tr>
<td>23.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s19/F</td>
</tr>
<tr>
<td>23.523</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td>cpu_1/n2035_s16/I3</td>
</tr>
<tr>
<td>24.148</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s16/F</td>
</tr>
<tr>
<td>24.567</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td>cpu_1/n2035_s12/I1</td>
</tr>
<tr>
<td>25.193</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s12/F</td>
</tr>
<tr>
<td>25.997</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td>cpu_1/n2035_s6/I1</td>
</tr>
<tr>
<td>26.623</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s6/F</td>
</tr>
<tr>
<td>27.912</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C9[2][A]</td>
<td>cpu_1/n2035_s3/I2</td>
</tr>
<tr>
<td>28.734</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s3/F</td>
</tr>
<tr>
<td>31.344</td>
<td>2.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>programMemory_inst/wen0_s6/I0</td>
</tr>
<tr>
<td>32.166</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s6/F</td>
</tr>
<tr>
<td>33.305</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>programMemory_inst/wen0_s3/I3</td>
</tr>
<tr>
<td>34.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R20C31[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s3/F</td>
</tr>
<tr>
<td>35.764</td>
<td>1.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>bu/n143_s3/I2</td>
</tr>
<tr>
<td>36.390</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>R20C36[2][A]</td>
<td style=" background: #97FFFF;">bu/n143_s3/F</td>
</tr>
<tr>
<td>39.565</td>
<td>3.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[3][A]</td>
<td>bu/data_read_31_s17/I1</td>
</tr>
<tr>
<td>40.597</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R12C15[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s17/F</td>
</tr>
<tr>
<td>43.582</td>
<td>2.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>bu/data_read_3_s5/I1</td>
</tr>
<tr>
<td>44.681</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_3_s5/F</td>
</tr>
<tr>
<td>45.486</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td>bu/data_read_3_s0/I3</td>
</tr>
<tr>
<td>46.288</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_3_s0/F</td>
</tr>
<tr>
<td>46.707</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][B]</td>
<td>bu/data_read_3_s/I0</td>
</tr>
<tr>
<td>47.806</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C34[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_3_s/F</td>
</tr>
<tr>
<td>47.806</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_3_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C34[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.218, 37.864%; route: 27.797, 61.128%; tC2Q: 0.458, 1.008%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.651</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R18C25[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>4.593</td>
<td>1.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[3][A]</td>
<td>cpu_1/wRegData_31_s7/I2</td>
</tr>
<tr>
<td>5.625</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s7/F</td>
</tr>
<tr>
<td>6.455</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_31_s2/I0</td>
</tr>
<tr>
<td>7.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s2/F</td>
</tr>
<tr>
<td>9.701</td>
<td>2.147</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[3][B]</td>
<td>cpu_1/wRegData_9_s0/I0</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R21C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_9_s0/F</td>
</tr>
<tr>
<td>11.636</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td>cpu_1/ALUInA_9_s3/I0</td>
</tr>
<tr>
<td>12.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s3/F</td>
</tr>
<tr>
<td>13.922</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td>cpu_1/ALUInA_9_s0/I0</td>
</tr>
<tr>
<td>14.744</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s0/F</td>
</tr>
<tr>
<td>17.369</td>
<td>2.626</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/I0</td>
</tr>
<tr>
<td>18.327</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>18.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>18.384</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>18.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>18.441</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>18.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>18.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>18.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>18.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>18.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>18.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>18.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>18.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>18.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>18.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>18.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>18.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>18.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>18.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>18.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>18.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>18.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>19.460</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/SUM</td>
</tr>
<tr>
<td>20.441</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[3][B]</td>
<td>cpu_1/n2035_s15/I2</td>
</tr>
<tr>
<td>21.067</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C7[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s15/F</td>
</tr>
<tr>
<td>22.696</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td>cpu_1/n2035_s19/I3</td>
</tr>
<tr>
<td>23.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s19/F</td>
</tr>
<tr>
<td>23.523</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td>cpu_1/n2035_s16/I3</td>
</tr>
<tr>
<td>24.148</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s16/F</td>
</tr>
<tr>
<td>24.567</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td>cpu_1/n2035_s12/I1</td>
</tr>
<tr>
<td>25.193</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s12/F</td>
</tr>
<tr>
<td>25.997</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td>cpu_1/n2035_s6/I1</td>
</tr>
<tr>
<td>26.623</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s6/F</td>
</tr>
<tr>
<td>27.912</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C9[2][A]</td>
<td>cpu_1/n2035_s3/I2</td>
</tr>
<tr>
<td>28.734</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s3/F</td>
</tr>
<tr>
<td>31.344</td>
<td>2.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>programMemory_inst/wen0_s6/I0</td>
</tr>
<tr>
<td>32.166</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s6/F</td>
</tr>
<tr>
<td>33.305</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>programMemory_inst/wen0_s3/I3</td>
</tr>
<tr>
<td>34.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R20C31[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s3/F</td>
</tr>
<tr>
<td>35.764</td>
<td>1.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>bu/n143_s3/I2</td>
</tr>
<tr>
<td>36.390</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>R20C36[2][A]</td>
<td style=" background: #97FFFF;">bu/n143_s3/F</td>
</tr>
<tr>
<td>39.565</td>
<td>3.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[3][A]</td>
<td>bu/data_read_31_s17/I1</td>
</tr>
<tr>
<td>40.597</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R12C15[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s17/F</td>
</tr>
<tr>
<td>44.213</td>
<td>3.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td>bu/data_read_31_s6/I1</td>
</tr>
<tr>
<td>45.035</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s6/F</td>
</tr>
<tr>
<td>45.041</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][B]</td>
<td>bu/data_read_31_s0/I2</td>
</tr>
<tr>
<td>46.102</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C33[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s0/F</td>
</tr>
<tr>
<td>46.521</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>bu/data_read_31_s/I0</td>
</tr>
<tr>
<td>47.620</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s/F</td>
</tr>
<tr>
<td>47.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>cpu_1/MEMWB_DMemOut_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.200, 37.979%; route: 27.629, 61.008%; tC2Q: 0.458, 1.012%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R18C25[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>4.593</td>
<td>1.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[3][A]</td>
<td>cpu_1/wRegData_31_s7/I2</td>
</tr>
<tr>
<td>5.625</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s7/F</td>
</tr>
<tr>
<td>6.455</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_31_s2/I0</td>
</tr>
<tr>
<td>7.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s2/F</td>
</tr>
<tr>
<td>9.701</td>
<td>2.147</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[3][B]</td>
<td>cpu_1/wRegData_9_s0/I0</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R21C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_9_s0/F</td>
</tr>
<tr>
<td>11.636</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td>cpu_1/ALUInA_9_s3/I0</td>
</tr>
<tr>
<td>12.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s3/F</td>
</tr>
<tr>
<td>13.922</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td>cpu_1/ALUInA_9_s0/I0</td>
</tr>
<tr>
<td>14.744</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s0/F</td>
</tr>
<tr>
<td>17.369</td>
<td>2.626</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/I0</td>
</tr>
<tr>
<td>18.327</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>18.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>18.384</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>18.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>18.441</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>18.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>18.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>18.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>18.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>18.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>18.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>18.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>18.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>18.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>18.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>18.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>18.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>18.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>18.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>18.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>18.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>18.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>19.460</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/SUM</td>
</tr>
<tr>
<td>20.441</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[3][B]</td>
<td>cpu_1/n2035_s15/I2</td>
</tr>
<tr>
<td>21.067</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C7[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s15/F</td>
</tr>
<tr>
<td>22.696</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td>cpu_1/n2035_s19/I3</td>
</tr>
<tr>
<td>23.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s19/F</td>
</tr>
<tr>
<td>23.523</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td>cpu_1/n2035_s16/I3</td>
</tr>
<tr>
<td>24.148</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s16/F</td>
</tr>
<tr>
<td>24.567</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td>cpu_1/n2035_s12/I1</td>
</tr>
<tr>
<td>25.193</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s12/F</td>
</tr>
<tr>
<td>25.997</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td>cpu_1/n2035_s6/I1</td>
</tr>
<tr>
<td>26.623</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s6/F</td>
</tr>
<tr>
<td>27.912</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C9[2][A]</td>
<td>cpu_1/n2035_s3/I2</td>
</tr>
<tr>
<td>28.734</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s3/F</td>
</tr>
<tr>
<td>31.832</td>
<td>3.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][B]</td>
<td>bu/data_read_31_s23/I0</td>
</tr>
<tr>
<td>32.858</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C30[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s23/F</td>
</tr>
<tr>
<td>33.277</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[3][B]</td>
<td>bu/data_read_31_s12/I1</td>
</tr>
<tr>
<td>33.903</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C31[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s12/F</td>
</tr>
<tr>
<td>35.053</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>bu/data_read_31_s14/I1</td>
</tr>
<tr>
<td>35.875</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s14/F</td>
</tr>
<tr>
<td>38.841</td>
<td>2.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17[3][B]</td>
<td>bu/data_read_31_s36/I3</td>
</tr>
<tr>
<td>39.873</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R24C17[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s36/F</td>
</tr>
<tr>
<td>42.686</td>
<td>2.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[3][A]</td>
<td>bu/n225_s6/I3</td>
</tr>
<tr>
<td>43.508</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[3][A]</td>
<td style=" background: #97FFFF;">bu/n225_s6/F</td>
</tr>
<tr>
<td>43.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[3][A]</td>
<td>bu/n225_s3/I0</td>
</tr>
<tr>
<td>43.657</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[3][A]</td>
<td style=" background: #97FFFF;">bu/n225_s3/O</td>
</tr>
<tr>
<td>44.950</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>bu/data_read_16_s0/I0</td>
</tr>
<tr>
<td>45.772</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_16_s0/F</td>
</tr>
<tr>
<td>46.741</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>bu/data_read_16_s/I0</td>
</tr>
<tr>
<td>47.563</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_16_s/F</td>
</tr>
<tr>
<td>47.563</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_16_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.760, 37.054%; route: 28.013, 61.933%; tC2Q: 0.458, 1.013%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.400</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R18C25[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>4.593</td>
<td>1.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[3][A]</td>
<td>cpu_1/wRegData_31_s7/I2</td>
</tr>
<tr>
<td>5.625</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s7/F</td>
</tr>
<tr>
<td>6.455</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_31_s2/I0</td>
</tr>
<tr>
<td>7.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s2/F</td>
</tr>
<tr>
<td>9.701</td>
<td>2.147</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[3][B]</td>
<td>cpu_1/wRegData_9_s0/I0</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R21C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_9_s0/F</td>
</tr>
<tr>
<td>11.636</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td>cpu_1/ALUInA_9_s3/I0</td>
</tr>
<tr>
<td>12.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s3/F</td>
</tr>
<tr>
<td>13.922</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td>cpu_1/ALUInA_9_s0/I0</td>
</tr>
<tr>
<td>14.744</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s0/F</td>
</tr>
<tr>
<td>17.369</td>
<td>2.626</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/I0</td>
</tr>
<tr>
<td>18.327</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>18.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>18.384</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>18.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>18.441</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>18.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>18.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>18.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>18.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>18.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>18.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>18.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>18.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>18.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>18.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>18.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>18.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>18.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>18.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>18.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>18.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>18.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>19.460</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/SUM</td>
</tr>
<tr>
<td>20.441</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[3][B]</td>
<td>cpu_1/n2035_s15/I2</td>
</tr>
<tr>
<td>21.067</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C7[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s15/F</td>
</tr>
<tr>
<td>22.696</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td>cpu_1/n2035_s19/I3</td>
</tr>
<tr>
<td>23.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s19/F</td>
</tr>
<tr>
<td>23.523</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td>cpu_1/n2035_s16/I3</td>
</tr>
<tr>
<td>24.148</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s16/F</td>
</tr>
<tr>
<td>24.567</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td>cpu_1/n2035_s12/I1</td>
</tr>
<tr>
<td>25.193</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s12/F</td>
</tr>
<tr>
<td>25.997</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td>cpu_1/n2035_s6/I1</td>
</tr>
<tr>
<td>26.623</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s6/F</td>
</tr>
<tr>
<td>27.912</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C9[2][A]</td>
<td>cpu_1/n2035_s3/I2</td>
</tr>
<tr>
<td>28.734</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s3/F</td>
</tr>
<tr>
<td>31.832</td>
<td>3.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][B]</td>
<td>bu/data_read_31_s23/I0</td>
</tr>
<tr>
<td>32.858</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C30[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s23/F</td>
</tr>
<tr>
<td>33.277</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[3][B]</td>
<td>bu/data_read_31_s12/I1</td>
</tr>
<tr>
<td>33.903</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C31[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s12/F</td>
</tr>
<tr>
<td>35.053</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>bu/data_read_31_s14/I1</td>
</tr>
<tr>
<td>35.875</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s14/F</td>
</tr>
<tr>
<td>38.841</td>
<td>2.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17[3][B]</td>
<td>bu/data_read_31_s36/I3</td>
</tr>
<tr>
<td>39.873</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R24C17[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s36/F</td>
</tr>
<tr>
<td>43.034</td>
<td>3.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[3][A]</td>
<td>bu/n217_s12/I3</td>
</tr>
<tr>
<td>43.660</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C37[3][A]</td>
<td style=" background: #97FFFF;">bu/n217_s12/F</td>
</tr>
<tr>
<td>43.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[3][A]</td>
<td>bu/n217_s3/I0</td>
</tr>
<tr>
<td>43.809</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C37[3][A]</td>
<td style=" background: #97FFFF;">bu/n217_s3/O</td>
</tr>
<tr>
<td>45.102</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[0][B]</td>
<td>bu/data_read_24_s0/I1</td>
</tr>
<tr>
<td>46.128</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C28[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s0/F</td>
</tr>
<tr>
<td>46.547</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>bu/data_read_24_s/I0</td>
</tr>
<tr>
<td>47.369</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s/F</td>
</tr>
<tr>
<td>47.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_24_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.768, 37.232%; route: 27.811, 61.751%; tC2Q: 0.458, 1.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R18C25[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>4.593</td>
<td>1.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[3][A]</td>
<td>cpu_1/wRegData_31_s7/I2</td>
</tr>
<tr>
<td>5.625</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s7/F</td>
</tr>
<tr>
<td>6.455</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_31_s2/I0</td>
</tr>
<tr>
<td>7.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s2/F</td>
</tr>
<tr>
<td>9.701</td>
<td>2.147</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[3][B]</td>
<td>cpu_1/wRegData_9_s0/I0</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R21C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_9_s0/F</td>
</tr>
<tr>
<td>11.636</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td>cpu_1/ALUInA_9_s3/I0</td>
</tr>
<tr>
<td>12.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s3/F</td>
</tr>
<tr>
<td>13.922</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td>cpu_1/ALUInA_9_s0/I0</td>
</tr>
<tr>
<td>14.744</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s0/F</td>
</tr>
<tr>
<td>17.369</td>
<td>2.626</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/I0</td>
</tr>
<tr>
<td>18.327</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>18.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>18.384</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>18.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>18.441</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>18.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>18.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>18.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>18.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>18.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>18.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>18.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>18.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>18.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>18.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>18.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>18.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>18.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>18.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>18.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>18.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>18.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>19.460</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/SUM</td>
</tr>
<tr>
<td>20.441</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[3][B]</td>
<td>cpu_1/n2035_s15/I2</td>
</tr>
<tr>
<td>21.067</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C7[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s15/F</td>
</tr>
<tr>
<td>22.696</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td>cpu_1/n2035_s19/I3</td>
</tr>
<tr>
<td>23.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s19/F</td>
</tr>
<tr>
<td>23.523</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td>cpu_1/n2035_s16/I3</td>
</tr>
<tr>
<td>24.148</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s16/F</td>
</tr>
<tr>
<td>24.567</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td>cpu_1/n2035_s12/I1</td>
</tr>
<tr>
<td>25.193</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s12/F</td>
</tr>
<tr>
<td>25.997</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td>cpu_1/n2035_s6/I1</td>
</tr>
<tr>
<td>26.623</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s6/F</td>
</tr>
<tr>
<td>27.912</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C9[2][A]</td>
<td>cpu_1/n2035_s3/I2</td>
</tr>
<tr>
<td>28.734</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s3/F</td>
</tr>
<tr>
<td>31.344</td>
<td>2.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>programMemory_inst/wen0_s6/I0</td>
</tr>
<tr>
<td>32.166</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s6/F</td>
</tr>
<tr>
<td>33.305</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>programMemory_inst/wen0_s3/I3</td>
</tr>
<tr>
<td>34.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R20C31[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s3/F</td>
</tr>
<tr>
<td>35.764</td>
<td>1.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>bu/n143_s3/I2</td>
</tr>
<tr>
<td>36.390</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>R20C36[2][A]</td>
<td style=" background: #97FFFF;">bu/n143_s3/F</td>
</tr>
<tr>
<td>39.565</td>
<td>3.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[3][A]</td>
<td>bu/data_read_31_s17/I1</td>
</tr>
<tr>
<td>40.597</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R12C15[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s17/F</td>
</tr>
<tr>
<td>42.756</td>
<td>2.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>bu/data_read_7_s5/I1</td>
</tr>
<tr>
<td>43.382</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_7_s5/F</td>
</tr>
<tr>
<td>44.186</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[3][A]</td>
<td>bu/data_read_7_s0/I3</td>
</tr>
<tr>
<td>44.812</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_7_s0/F</td>
</tr>
<tr>
<td>46.272</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>bu/data_read_7_s/I0</td>
</tr>
<tr>
<td>47.094</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_7_s/F</td>
</tr>
<tr>
<td>47.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_7_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.292, 36.397%; route: 28.011, 62.579%; tC2Q: 0.458, 1.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.122</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R18C25[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>4.593</td>
<td>1.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[3][A]</td>
<td>cpu_1/wRegData_31_s7/I2</td>
</tr>
<tr>
<td>5.625</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s7/F</td>
</tr>
<tr>
<td>6.455</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_31_s2/I0</td>
</tr>
<tr>
<td>7.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s2/F</td>
</tr>
<tr>
<td>9.701</td>
<td>2.147</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[3][B]</td>
<td>cpu_1/wRegData_9_s0/I0</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R21C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_9_s0/F</td>
</tr>
<tr>
<td>11.636</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td>cpu_1/ALUInA_9_s3/I0</td>
</tr>
<tr>
<td>12.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s3/F</td>
</tr>
<tr>
<td>13.922</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td>cpu_1/ALUInA_9_s0/I0</td>
</tr>
<tr>
<td>14.744</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s0/F</td>
</tr>
<tr>
<td>17.369</td>
<td>2.626</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/I0</td>
</tr>
<tr>
<td>18.327</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>18.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>18.384</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>18.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>18.441</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>18.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>18.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>18.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>18.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>18.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>18.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>18.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>18.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>18.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>18.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>18.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>18.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>18.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>18.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>18.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>18.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>18.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>19.460</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/SUM</td>
</tr>
<tr>
<td>20.441</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[3][B]</td>
<td>cpu_1/n2035_s15/I2</td>
</tr>
<tr>
<td>21.067</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C7[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s15/F</td>
</tr>
<tr>
<td>22.696</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td>cpu_1/n2035_s19/I3</td>
</tr>
<tr>
<td>23.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s19/F</td>
</tr>
<tr>
<td>23.523</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td>cpu_1/n2035_s16/I3</td>
</tr>
<tr>
<td>24.148</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s16/F</td>
</tr>
<tr>
<td>24.567</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td>cpu_1/n2035_s12/I1</td>
</tr>
<tr>
<td>25.193</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s12/F</td>
</tr>
<tr>
<td>25.997</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td>cpu_1/n2035_s6/I1</td>
</tr>
<tr>
<td>26.623</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s6/F</td>
</tr>
<tr>
<td>27.912</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C9[2][A]</td>
<td>cpu_1/n2035_s3/I2</td>
</tr>
<tr>
<td>28.734</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s3/F</td>
</tr>
<tr>
<td>31.344</td>
<td>2.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>programMemory_inst/wen0_s6/I0</td>
</tr>
<tr>
<td>32.166</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s6/F</td>
</tr>
<tr>
<td>33.305</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>programMemory_inst/wen0_s3/I3</td>
</tr>
<tr>
<td>34.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R20C31[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s3/F</td>
</tr>
<tr>
<td>35.764</td>
<td>1.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>bu/n143_s3/I2</td>
</tr>
<tr>
<td>36.390</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>R20C36[2][A]</td>
<td style=" background: #97FFFF;">bu/n143_s3/F</td>
</tr>
<tr>
<td>39.565</td>
<td>3.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[3][A]</td>
<td>bu/data_read_31_s17/I1</td>
</tr>
<tr>
<td>40.597</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R12C15[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s17/F</td>
</tr>
<tr>
<td>43.570</td>
<td>2.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[2][B]</td>
<td>bu/data_read_12_s5/I1</td>
</tr>
<tr>
<td>44.596</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C29[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_12_s5/F</td>
</tr>
<tr>
<td>45.015</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][B]</td>
<td>bu/data_read_12_s0/I3</td>
</tr>
<tr>
<td>45.640</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_12_s0/F</td>
</tr>
<tr>
<td>46.059</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>bu/data_read_12_s/I0</td>
</tr>
<tr>
<td>47.091</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_12_s/F</td>
</tr>
<tr>
<td>47.091</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_12_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.901, 37.760%; route: 27.400, 61.216%; tC2Q: 0.458, 1.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R18C25[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>4.593</td>
<td>1.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[3][A]</td>
<td>cpu_1/wRegData_31_s7/I2</td>
</tr>
<tr>
<td>5.625</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s7/F</td>
</tr>
<tr>
<td>6.455</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_31_s2/I0</td>
</tr>
<tr>
<td>7.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s2/F</td>
</tr>
<tr>
<td>9.701</td>
<td>2.147</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[3][B]</td>
<td>cpu_1/wRegData_9_s0/I0</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R21C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_9_s0/F</td>
</tr>
<tr>
<td>11.636</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td>cpu_1/ALUInA_9_s3/I0</td>
</tr>
<tr>
<td>12.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s3/F</td>
</tr>
<tr>
<td>13.922</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td>cpu_1/ALUInA_9_s0/I0</td>
</tr>
<tr>
<td>14.744</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s0/F</td>
</tr>
<tr>
<td>17.369</td>
<td>2.626</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/I0</td>
</tr>
<tr>
<td>18.327</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>18.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>18.384</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>18.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>18.441</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>18.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>18.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>18.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>18.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>18.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>18.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>18.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>18.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>18.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>18.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>18.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>18.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>18.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>18.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>18.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>18.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>18.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>19.460</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/SUM</td>
</tr>
<tr>
<td>20.441</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[3][B]</td>
<td>cpu_1/n2035_s15/I2</td>
</tr>
<tr>
<td>21.067</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C7[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s15/F</td>
</tr>
<tr>
<td>22.696</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td>cpu_1/n2035_s19/I3</td>
</tr>
<tr>
<td>23.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s19/F</td>
</tr>
<tr>
<td>23.523</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td>cpu_1/n2035_s16/I3</td>
</tr>
<tr>
<td>24.148</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s16/F</td>
</tr>
<tr>
<td>24.567</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td>cpu_1/n2035_s12/I1</td>
</tr>
<tr>
<td>25.193</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s12/F</td>
</tr>
<tr>
<td>25.997</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td>cpu_1/n2035_s6/I1</td>
</tr>
<tr>
<td>26.623</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s6/F</td>
</tr>
<tr>
<td>27.912</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C9[2][A]</td>
<td>cpu_1/n2035_s3/I2</td>
</tr>
<tr>
<td>28.734</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s3/F</td>
</tr>
<tr>
<td>31.344</td>
<td>2.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>programMemory_inst/wen0_s6/I0</td>
</tr>
<tr>
<td>32.166</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s6/F</td>
</tr>
<tr>
<td>33.305</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>programMemory_inst/wen0_s3/I3</td>
</tr>
<tr>
<td>34.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R20C31[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s3/F</td>
</tr>
<tr>
<td>35.764</td>
<td>1.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>bu/n143_s3/I2</td>
</tr>
<tr>
<td>36.390</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>R20C36[2][A]</td>
<td style=" background: #97FFFF;">bu/n143_s3/F</td>
</tr>
<tr>
<td>39.565</td>
<td>3.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[3][A]</td>
<td>bu/data_read_31_s17/I1</td>
</tr>
<tr>
<td>40.597</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R12C15[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s17/F</td>
</tr>
<tr>
<td>43.098</td>
<td>2.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td>bu/data_read_27_s5/I1</td>
</tr>
<tr>
<td>44.197</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_27_s5/F</td>
</tr>
<tr>
<td>44.687</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>bu/data_read_27_s0/I3</td>
</tr>
<tr>
<td>45.719</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_27_s0/F</td>
</tr>
<tr>
<td>46.209</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>bu/data_read_27_s/I0</td>
</tr>
<tr>
<td>47.031</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_27_s/F</td>
</tr>
<tr>
<td>47.031</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_27_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.171, 38.415%; route: 27.070, 60.560%; tC2Q: 0.458, 1.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R18C25[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>4.593</td>
<td>1.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[3][A]</td>
<td>cpu_1/wRegData_31_s7/I2</td>
</tr>
<tr>
<td>5.625</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s7/F</td>
</tr>
<tr>
<td>6.455</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_31_s2/I0</td>
</tr>
<tr>
<td>7.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s2/F</td>
</tr>
<tr>
<td>9.701</td>
<td>2.147</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[3][B]</td>
<td>cpu_1/wRegData_9_s0/I0</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R21C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_9_s0/F</td>
</tr>
<tr>
<td>11.636</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td>cpu_1/ALUInA_9_s3/I0</td>
</tr>
<tr>
<td>12.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s3/F</td>
</tr>
<tr>
<td>13.922</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td>cpu_1/ALUInA_9_s0/I0</td>
</tr>
<tr>
<td>14.744</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s0/F</td>
</tr>
<tr>
<td>17.369</td>
<td>2.626</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/I0</td>
</tr>
<tr>
<td>18.327</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>18.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>18.384</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>18.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>18.441</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>18.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>18.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>18.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>18.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>18.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>18.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>18.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>18.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>18.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>18.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>18.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>18.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>18.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>18.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>18.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>18.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>18.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>19.460</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/SUM</td>
</tr>
<tr>
<td>20.441</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[3][B]</td>
<td>cpu_1/n2035_s15/I2</td>
</tr>
<tr>
<td>21.067</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C7[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s15/F</td>
</tr>
<tr>
<td>22.696</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td>cpu_1/n2035_s19/I3</td>
</tr>
<tr>
<td>23.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s19/F</td>
</tr>
<tr>
<td>23.523</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td>cpu_1/n2035_s16/I3</td>
</tr>
<tr>
<td>24.148</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s16/F</td>
</tr>
<tr>
<td>24.567</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td>cpu_1/n2035_s12/I1</td>
</tr>
<tr>
<td>25.193</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s12/F</td>
</tr>
<tr>
<td>25.997</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td>cpu_1/n2035_s6/I1</td>
</tr>
<tr>
<td>26.623</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s6/F</td>
</tr>
<tr>
<td>27.912</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C9[2][A]</td>
<td>cpu_1/n2035_s3/I2</td>
</tr>
<tr>
<td>28.734</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s3/F</td>
</tr>
<tr>
<td>31.344</td>
<td>2.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>programMemory_inst/wen0_s6/I0</td>
</tr>
<tr>
<td>32.166</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s6/F</td>
</tr>
<tr>
<td>33.305</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>programMemory_inst/wen0_s3/I3</td>
</tr>
<tr>
<td>34.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R20C31[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s3/F</td>
</tr>
<tr>
<td>35.764</td>
<td>1.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>bu/n143_s3/I2</td>
</tr>
<tr>
<td>36.390</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>R20C36[2][A]</td>
<td style=" background: #97FFFF;">bu/n143_s3/F</td>
</tr>
<tr>
<td>39.565</td>
<td>3.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[3][A]</td>
<td>bu/data_read_31_s17/I1</td>
</tr>
<tr>
<td>40.597</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R12C15[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s17/F</td>
</tr>
<tr>
<td>42.568</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>bu/data_read_13_s5/I1</td>
</tr>
<tr>
<td>43.390</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_13_s5/F</td>
</tr>
<tr>
<td>44.849</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td>bu/data_read_13_s0/I3</td>
</tr>
<tr>
<td>45.875</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_13_s0/F</td>
</tr>
<tr>
<td>46.294</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][B]</td>
<td>bu/data_read_13_s/I0</td>
</tr>
<tr>
<td>46.920</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C20[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_13_s/F</td>
</tr>
<tr>
<td>46.920</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_13_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C20[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.692, 37.436%; route: 27.438, 61.536%; tC2Q: 0.458, 1.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.915</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R18C25[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>4.593</td>
<td>1.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[3][A]</td>
<td>cpu_1/wRegData_31_s7/I2</td>
</tr>
<tr>
<td>5.625</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s7/F</td>
</tr>
<tr>
<td>6.455</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_31_s2/I0</td>
</tr>
<tr>
<td>7.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s2/F</td>
</tr>
<tr>
<td>9.701</td>
<td>2.147</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[3][B]</td>
<td>cpu_1/wRegData_9_s0/I0</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R21C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_9_s0/F</td>
</tr>
<tr>
<td>11.636</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td>cpu_1/ALUInA_9_s3/I0</td>
</tr>
<tr>
<td>12.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s3/F</td>
</tr>
<tr>
<td>13.922</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td>cpu_1/ALUInA_9_s0/I0</td>
</tr>
<tr>
<td>14.744</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s0/F</td>
</tr>
<tr>
<td>17.369</td>
<td>2.626</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/I0</td>
</tr>
<tr>
<td>18.327</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>18.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>18.384</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>18.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>18.441</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>18.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>18.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>18.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>18.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>18.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>18.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>18.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>18.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>18.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>18.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>18.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>18.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>18.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>18.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>18.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>18.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>18.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>19.460</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/SUM</td>
</tr>
<tr>
<td>20.441</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[3][B]</td>
<td>cpu_1/n2035_s15/I2</td>
</tr>
<tr>
<td>21.067</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C7[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s15/F</td>
</tr>
<tr>
<td>22.696</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td>cpu_1/n2035_s19/I3</td>
</tr>
<tr>
<td>23.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s19/F</td>
</tr>
<tr>
<td>23.523</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td>cpu_1/n2035_s16/I3</td>
</tr>
<tr>
<td>24.148</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s16/F</td>
</tr>
<tr>
<td>24.567</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td>cpu_1/n2035_s12/I1</td>
</tr>
<tr>
<td>25.193</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s12/F</td>
</tr>
<tr>
<td>25.997</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td>cpu_1/n2035_s6/I1</td>
</tr>
<tr>
<td>26.623</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s6/F</td>
</tr>
<tr>
<td>27.912</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C9[2][A]</td>
<td>cpu_1/n2035_s3/I2</td>
</tr>
<tr>
<td>28.734</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s3/F</td>
</tr>
<tr>
<td>31.344</td>
<td>2.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>programMemory_inst/wen0_s6/I0</td>
</tr>
<tr>
<td>32.166</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s6/F</td>
</tr>
<tr>
<td>33.305</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>programMemory_inst/wen0_s3/I3</td>
</tr>
<tr>
<td>34.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R20C31[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s3/F</td>
</tr>
<tr>
<td>35.764</td>
<td>1.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>bu/n143_s3/I2</td>
</tr>
<tr>
<td>36.390</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>R20C36[2][A]</td>
<td style=" background: #97FFFF;">bu/n143_s3/F</td>
</tr>
<tr>
<td>39.565</td>
<td>3.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[3][A]</td>
<td>bu/data_read_31_s17/I1</td>
</tr>
<tr>
<td>40.597</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R12C15[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s17/F</td>
</tr>
<tr>
<td>43.086</td>
<td>2.489</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td>bu/data_read_2_s5/I1</td>
</tr>
<tr>
<td>43.908</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_2_s5/F</td>
</tr>
<tr>
<td>44.712</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[0][B]</td>
<td>bu/data_read_2_s0/I3</td>
</tr>
<tr>
<td>45.811</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C28[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_2_s0/F</td>
</tr>
<tr>
<td>45.816</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[2][B]</td>
<td>bu/data_read_2_s/I0</td>
</tr>
<tr>
<td>46.915</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C28[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_2_s/F</td>
</tr>
<tr>
<td>46.915</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_2_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C28[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.238, 38.665%; route: 26.887, 60.307%; tC2Q: 0.458, 1.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.931</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R18C25[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>4.593</td>
<td>1.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[3][A]</td>
<td>cpu_1/wRegData_31_s7/I2</td>
</tr>
<tr>
<td>5.625</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s7/F</td>
</tr>
<tr>
<td>6.455</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_31_s2/I0</td>
</tr>
<tr>
<td>7.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s2/F</td>
</tr>
<tr>
<td>9.701</td>
<td>2.147</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[3][B]</td>
<td>cpu_1/wRegData_9_s0/I0</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R21C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_9_s0/F</td>
</tr>
<tr>
<td>11.636</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td>cpu_1/ALUInA_9_s3/I0</td>
</tr>
<tr>
<td>12.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s3/F</td>
</tr>
<tr>
<td>13.922</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td>cpu_1/ALUInA_9_s0/I0</td>
</tr>
<tr>
<td>14.744</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s0/F</td>
</tr>
<tr>
<td>17.369</td>
<td>2.626</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/I0</td>
</tr>
<tr>
<td>18.327</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>18.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>18.384</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>18.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>18.441</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>18.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>18.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>18.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>18.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>18.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>18.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>18.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>18.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>18.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>18.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>18.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>18.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>18.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>18.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>18.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>18.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>18.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>19.460</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/SUM</td>
</tr>
<tr>
<td>20.441</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[3][B]</td>
<td>cpu_1/n2035_s15/I2</td>
</tr>
<tr>
<td>21.067</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C7[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s15/F</td>
</tr>
<tr>
<td>22.696</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td>cpu_1/n2035_s19/I3</td>
</tr>
<tr>
<td>23.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s19/F</td>
</tr>
<tr>
<td>23.523</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td>cpu_1/n2035_s16/I3</td>
</tr>
<tr>
<td>24.148</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s16/F</td>
</tr>
<tr>
<td>24.567</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td>cpu_1/n2035_s12/I1</td>
</tr>
<tr>
<td>25.193</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s12/F</td>
</tr>
<tr>
<td>25.997</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td>cpu_1/n2035_s6/I1</td>
</tr>
<tr>
<td>26.623</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s6/F</td>
</tr>
<tr>
<td>27.912</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C9[2][A]</td>
<td>cpu_1/n2035_s3/I2</td>
</tr>
<tr>
<td>28.734</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s3/F</td>
</tr>
<tr>
<td>31.832</td>
<td>3.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][B]</td>
<td>bu/data_read_31_s23/I0</td>
</tr>
<tr>
<td>32.858</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C30[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s23/F</td>
</tr>
<tr>
<td>33.277</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[3][B]</td>
<td>bu/data_read_31_s12/I1</td>
</tr>
<tr>
<td>33.903</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C31[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s12/F</td>
</tr>
<tr>
<td>35.053</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>bu/data_read_31_s14/I1</td>
</tr>
<tr>
<td>35.875</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s14/F</td>
</tr>
<tr>
<td>38.841</td>
<td>2.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17[3][B]</td>
<td>bu/data_read_31_s36/I3</td>
</tr>
<tr>
<td>39.873</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R24C17[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s36/F</td>
</tr>
<tr>
<td>43.007</td>
<td>3.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[3][A]</td>
<td>bu/n233_s6/I3</td>
</tr>
<tr>
<td>43.829</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C36[3][A]</td>
<td style=" background: #97FFFF;">bu/n233_s6/F</td>
</tr>
<tr>
<td>43.829</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[3][A]</td>
<td>bu/n233_s3/I0</td>
</tr>
<tr>
<td>43.978</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C36[3][A]</td>
<td style=" background: #97FFFF;">bu/n233_s3/O</td>
</tr>
<tr>
<td>45.446</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[2][A]</td>
<td>bu/data_read_8_s0/I0</td>
</tr>
<tr>
<td>46.072</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C32[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_8_s0/F</td>
</tr>
<tr>
<td>46.078</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>bu/data_read_8_s/I0</td>
</tr>
<tr>
<td>46.900</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_8_s/F</td>
</tr>
<tr>
<td>46.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>cpu_1/MEMWB_DMemOut_8_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>cpu_1/MEMWB_DMemOut_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.564, 37.166%; route: 27.546, 61.806%; tC2Q: 0.458, 1.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.781</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R18C25[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>4.593</td>
<td>1.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[3][A]</td>
<td>cpu_1/wRegData_31_s7/I2</td>
</tr>
<tr>
<td>5.625</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s7/F</td>
</tr>
<tr>
<td>6.455</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_31_s2/I0</td>
</tr>
<tr>
<td>7.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s2/F</td>
</tr>
<tr>
<td>9.701</td>
<td>2.147</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[3][B]</td>
<td>cpu_1/wRegData_9_s0/I0</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R21C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_9_s0/F</td>
</tr>
<tr>
<td>11.636</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td>cpu_1/ALUInA_9_s3/I0</td>
</tr>
<tr>
<td>12.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s3/F</td>
</tr>
<tr>
<td>13.922</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td>cpu_1/ALUInA_9_s0/I0</td>
</tr>
<tr>
<td>14.744</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s0/F</td>
</tr>
<tr>
<td>17.369</td>
<td>2.626</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/I0</td>
</tr>
<tr>
<td>18.327</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>18.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>18.384</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>18.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>18.441</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>18.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>18.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>18.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>18.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>18.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>18.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>18.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>18.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>18.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>18.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>18.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>18.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>18.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>18.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>18.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>18.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>18.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>19.460</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/SUM</td>
</tr>
<tr>
<td>20.441</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[3][B]</td>
<td>cpu_1/n2035_s15/I2</td>
</tr>
<tr>
<td>21.067</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C7[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s15/F</td>
</tr>
<tr>
<td>22.696</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td>cpu_1/n2035_s19/I3</td>
</tr>
<tr>
<td>23.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s19/F</td>
</tr>
<tr>
<td>23.523</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td>cpu_1/n2035_s16/I3</td>
</tr>
<tr>
<td>24.148</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s16/F</td>
</tr>
<tr>
<td>24.567</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td>cpu_1/n2035_s12/I1</td>
</tr>
<tr>
<td>25.193</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s12/F</td>
</tr>
<tr>
<td>25.997</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td>cpu_1/n2035_s6/I1</td>
</tr>
<tr>
<td>26.623</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s6/F</td>
</tr>
<tr>
<td>27.912</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C9[2][A]</td>
<td>cpu_1/n2035_s3/I2</td>
</tr>
<tr>
<td>28.734</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s3/F</td>
</tr>
<tr>
<td>31.344</td>
<td>2.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>programMemory_inst/wen0_s6/I0</td>
</tr>
<tr>
<td>32.166</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s6/F</td>
</tr>
<tr>
<td>33.305</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>programMemory_inst/wen0_s3/I3</td>
</tr>
<tr>
<td>34.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R20C31[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s3/F</td>
</tr>
<tr>
<td>35.764</td>
<td>1.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>bu/n143_s3/I2</td>
</tr>
<tr>
<td>36.390</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>R20C36[2][A]</td>
<td style=" background: #97FFFF;">bu/n143_s3/F</td>
</tr>
<tr>
<td>39.565</td>
<td>3.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[3][A]</td>
<td>bu/data_read_31_s17/I1</td>
</tr>
<tr>
<td>40.597</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R12C15[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s17/F</td>
</tr>
<tr>
<td>43.092</td>
<td>2.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[0][B]</td>
<td>bu/data_read_19_s5/I1</td>
</tr>
<tr>
<td>44.191</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C31[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_19_s5/F</td>
</tr>
<tr>
<td>44.681</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[2][B]</td>
<td>bu/data_read_19_s0/I3</td>
</tr>
<tr>
<td>45.713</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C31[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_19_s0/F</td>
</tr>
<tr>
<td>45.718</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td>bu/data_read_19_s/I0</td>
</tr>
<tr>
<td>46.750</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_19_s/F</td>
</tr>
<tr>
<td>46.750</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_19_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C31[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.381, 39.130%; route: 26.579, 59.838%; tC2Q: 0.458, 1.032%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.754</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R18C25[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>4.593</td>
<td>1.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[3][A]</td>
<td>cpu_1/wRegData_31_s7/I2</td>
</tr>
<tr>
<td>5.625</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s7/F</td>
</tr>
<tr>
<td>6.455</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_31_s2/I0</td>
</tr>
<tr>
<td>7.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s2/F</td>
</tr>
<tr>
<td>9.701</td>
<td>2.147</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[3][B]</td>
<td>cpu_1/wRegData_9_s0/I0</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R21C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_9_s0/F</td>
</tr>
<tr>
<td>11.636</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td>cpu_1/ALUInA_9_s3/I0</td>
</tr>
<tr>
<td>12.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s3/F</td>
</tr>
<tr>
<td>13.922</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td>cpu_1/ALUInA_9_s0/I0</td>
</tr>
<tr>
<td>14.744</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s0/F</td>
</tr>
<tr>
<td>17.369</td>
<td>2.626</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/I0</td>
</tr>
<tr>
<td>18.327</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>18.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>18.384</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>18.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>18.441</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>18.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>18.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>18.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>18.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>18.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>18.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>18.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>18.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>18.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>18.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>18.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>18.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>18.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>18.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>18.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>18.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>18.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>19.460</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/SUM</td>
</tr>
<tr>
<td>20.441</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[3][B]</td>
<td>cpu_1/n2035_s15/I2</td>
</tr>
<tr>
<td>21.067</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C7[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s15/F</td>
</tr>
<tr>
<td>22.696</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td>cpu_1/n2035_s19/I3</td>
</tr>
<tr>
<td>23.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s19/F</td>
</tr>
<tr>
<td>23.523</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td>cpu_1/n2035_s16/I3</td>
</tr>
<tr>
<td>24.148</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s16/F</td>
</tr>
<tr>
<td>24.567</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td>cpu_1/n2035_s12/I1</td>
</tr>
<tr>
<td>25.193</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s12/F</td>
</tr>
<tr>
<td>25.997</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td>cpu_1/n2035_s6/I1</td>
</tr>
<tr>
<td>26.623</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s6/F</td>
</tr>
<tr>
<td>27.912</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C9[2][A]</td>
<td>cpu_1/n2035_s3/I2</td>
</tr>
<tr>
<td>28.734</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s3/F</td>
</tr>
<tr>
<td>31.344</td>
<td>2.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>programMemory_inst/wen0_s6/I0</td>
</tr>
<tr>
<td>32.166</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s6/F</td>
</tr>
<tr>
<td>33.305</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>programMemory_inst/wen0_s3/I3</td>
</tr>
<tr>
<td>34.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R20C31[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s3/F</td>
</tr>
<tr>
<td>35.764</td>
<td>1.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>bu/n143_s3/I2</td>
</tr>
<tr>
<td>36.390</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>R20C36[2][A]</td>
<td style=" background: #97FFFF;">bu/n143_s3/F</td>
</tr>
<tr>
<td>39.565</td>
<td>3.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[3][A]</td>
<td>bu/data_read_31_s17/I1</td>
</tr>
<tr>
<td>40.597</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R12C15[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s17/F</td>
</tr>
<tr>
<td>44.225</td>
<td>3.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>bu/data_read_15_s5/I1</td>
</tr>
<tr>
<td>44.851</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_15_s5/F</td>
</tr>
<tr>
<td>44.857</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td>bu/data_read_15_s0/I3</td>
</tr>
<tr>
<td>45.482</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_15_s0/F</td>
</tr>
<tr>
<td>45.901</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td>bu/data_read_15_s/I0</td>
</tr>
<tr>
<td>46.723</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_15_s/F</td>
</tr>
<tr>
<td>46.723</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_15_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C32[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.291, 36.699%; route: 27.641, 62.268%; tC2Q: 0.458, 1.032%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.509</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R18C25[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>4.593</td>
<td>1.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[3][A]</td>
<td>cpu_1/wRegData_31_s7/I2</td>
</tr>
<tr>
<td>5.625</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s7/F</td>
</tr>
<tr>
<td>6.455</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_31_s2/I0</td>
</tr>
<tr>
<td>7.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s2/F</td>
</tr>
<tr>
<td>9.701</td>
<td>2.147</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[3][B]</td>
<td>cpu_1/wRegData_9_s0/I0</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R21C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_9_s0/F</td>
</tr>
<tr>
<td>11.636</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td>cpu_1/ALUInA_9_s3/I0</td>
</tr>
<tr>
<td>12.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s3/F</td>
</tr>
<tr>
<td>13.922</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td>cpu_1/ALUInA_9_s0/I0</td>
</tr>
<tr>
<td>14.744</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s0/F</td>
</tr>
<tr>
<td>17.369</td>
<td>2.626</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/I0</td>
</tr>
<tr>
<td>18.327</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>18.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>18.384</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>18.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>18.441</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>18.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>18.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>18.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>18.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>18.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>18.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>18.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>18.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>18.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>18.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>18.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>18.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>18.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>18.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>18.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>18.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>18.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>19.460</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/SUM</td>
</tr>
<tr>
<td>20.441</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[3][B]</td>
<td>cpu_1/n2035_s15/I2</td>
</tr>
<tr>
<td>21.067</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C7[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s15/F</td>
</tr>
<tr>
<td>22.696</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td>cpu_1/n2035_s19/I3</td>
</tr>
<tr>
<td>23.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s19/F</td>
</tr>
<tr>
<td>23.523</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td>cpu_1/n2035_s16/I3</td>
</tr>
<tr>
<td>24.148</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s16/F</td>
</tr>
<tr>
<td>24.567</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td>cpu_1/n2035_s12/I1</td>
</tr>
<tr>
<td>25.193</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s12/F</td>
</tr>
<tr>
<td>25.997</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td>cpu_1/n2035_s6/I1</td>
</tr>
<tr>
<td>26.623</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s6/F</td>
</tr>
<tr>
<td>27.912</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C9[2][A]</td>
<td>cpu_1/n2035_s3/I2</td>
</tr>
<tr>
<td>28.734</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s3/F</td>
</tr>
<tr>
<td>31.344</td>
<td>2.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>programMemory_inst/wen0_s6/I0</td>
</tr>
<tr>
<td>32.166</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s6/F</td>
</tr>
<tr>
<td>33.305</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>programMemory_inst/wen0_s3/I3</td>
</tr>
<tr>
<td>34.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R20C31[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s3/F</td>
</tr>
<tr>
<td>35.764</td>
<td>1.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>bu/n143_s3/I2</td>
</tr>
<tr>
<td>36.390</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>R20C36[2][A]</td>
<td style=" background: #97FFFF;">bu/n143_s3/F</td>
</tr>
<tr>
<td>39.565</td>
<td>3.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[3][A]</td>
<td>bu/data_read_31_s17/I1</td>
</tr>
<tr>
<td>40.597</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R12C15[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s17/F</td>
</tr>
<tr>
<td>43.070</td>
<td>2.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[3][A]</td>
<td>bu/data_read_23_s5/I1</td>
</tr>
<tr>
<td>44.102</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_23_s5/F</td>
</tr>
<tr>
<td>44.439</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][B]</td>
<td>bu/data_read_23_s0/I3</td>
</tr>
<tr>
<td>45.465</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C26[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_23_s0/F</td>
</tr>
<tr>
<td>45.883</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td>bu/data_read_23_s/I0</td>
</tr>
<tr>
<td>46.509</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_23_s/F</td>
</tr>
<tr>
<td>46.509</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C25[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.902, 38.259%; route: 26.817, 60.703%; tC2Q: 0.458, 1.037%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R18C25[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>4.593</td>
<td>1.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[3][A]</td>
<td>cpu_1/wRegData_31_s7/I2</td>
</tr>
<tr>
<td>5.625</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s7/F</td>
</tr>
<tr>
<td>6.455</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_31_s2/I0</td>
</tr>
<tr>
<td>7.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s2/F</td>
</tr>
<tr>
<td>9.701</td>
<td>2.147</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[3][B]</td>
<td>cpu_1/wRegData_9_s0/I0</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R21C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_9_s0/F</td>
</tr>
<tr>
<td>11.636</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td>cpu_1/ALUInA_9_s3/I0</td>
</tr>
<tr>
<td>12.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s3/F</td>
</tr>
<tr>
<td>13.922</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td>cpu_1/ALUInA_9_s0/I0</td>
</tr>
<tr>
<td>14.744</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s0/F</td>
</tr>
<tr>
<td>17.369</td>
<td>2.626</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/I0</td>
</tr>
<tr>
<td>18.327</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>18.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>18.384</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>18.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>18.441</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>18.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>18.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>18.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>18.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>18.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>18.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>18.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>18.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>18.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>18.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>18.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>18.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>18.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>18.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>18.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>18.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>18.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>19.460</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/SUM</td>
</tr>
<tr>
<td>20.441</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[3][B]</td>
<td>cpu_1/n2035_s15/I2</td>
</tr>
<tr>
<td>21.067</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C7[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s15/F</td>
</tr>
<tr>
<td>22.696</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td>cpu_1/n2035_s19/I3</td>
</tr>
<tr>
<td>23.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s19/F</td>
</tr>
<tr>
<td>23.523</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td>cpu_1/n2035_s16/I3</td>
</tr>
<tr>
<td>24.148</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s16/F</td>
</tr>
<tr>
<td>24.567</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td>cpu_1/n2035_s12/I1</td>
</tr>
<tr>
<td>25.193</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s12/F</td>
</tr>
<tr>
<td>25.997</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td>cpu_1/n2035_s6/I1</td>
</tr>
<tr>
<td>26.623</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s6/F</td>
</tr>
<tr>
<td>27.912</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C9[2][A]</td>
<td>cpu_1/n2035_s3/I2</td>
</tr>
<tr>
<td>28.734</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s3/F</td>
</tr>
<tr>
<td>31.344</td>
<td>2.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>programMemory_inst/wen0_s6/I0</td>
</tr>
<tr>
<td>32.166</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s6/F</td>
</tr>
<tr>
<td>33.305</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>programMemory_inst/wen0_s3/I3</td>
</tr>
<tr>
<td>34.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R20C31[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s3/F</td>
</tr>
<tr>
<td>35.764</td>
<td>1.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>bu/n143_s3/I2</td>
</tr>
<tr>
<td>36.390</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>R20C36[2][A]</td>
<td style=" background: #97FFFF;">bu/n143_s3/F</td>
</tr>
<tr>
<td>39.565</td>
<td>3.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[3][A]</td>
<td>bu/data_read_31_s17/I1</td>
</tr>
<tr>
<td>40.597</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R12C15[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s17/F</td>
</tr>
<tr>
<td>43.079</td>
<td>2.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td>bu/data_read_26_s5/I1</td>
</tr>
<tr>
<td>44.140</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_26_s5/F</td>
</tr>
<tr>
<td>44.559</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>bu/data_read_26_s0/I3</td>
</tr>
<tr>
<td>45.184</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_26_s0/F</td>
</tr>
<tr>
<td>45.603</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[0][B]</td>
<td>bu/data_read_26_s/I0</td>
</tr>
<tr>
<td>46.229</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C26[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_26_s/F</td>
</tr>
<tr>
<td>46.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_26_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C26[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.530, 37.656%; route: 26.909, 61.300%; tC2Q: 0.458, 1.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R18C25[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>4.593</td>
<td>1.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[3][A]</td>
<td>cpu_1/wRegData_31_s7/I2</td>
</tr>
<tr>
<td>5.625</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s7/F</td>
</tr>
<tr>
<td>6.455</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_31_s2/I0</td>
</tr>
<tr>
<td>7.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s2/F</td>
</tr>
<tr>
<td>9.701</td>
<td>2.147</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[3][B]</td>
<td>cpu_1/wRegData_9_s0/I0</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R21C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_9_s0/F</td>
</tr>
<tr>
<td>11.636</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td>cpu_1/ALUInA_9_s3/I0</td>
</tr>
<tr>
<td>12.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s3/F</td>
</tr>
<tr>
<td>13.922</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td>cpu_1/ALUInA_9_s0/I0</td>
</tr>
<tr>
<td>14.744</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s0/F</td>
</tr>
<tr>
<td>17.369</td>
<td>2.626</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/I0</td>
</tr>
<tr>
<td>18.327</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>18.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>18.384</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>18.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>18.441</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>18.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>18.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>18.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>18.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>18.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>18.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>18.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>18.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>18.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>18.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>18.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>18.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>18.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>18.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>18.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>18.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>18.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>19.460</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/SUM</td>
</tr>
<tr>
<td>20.441</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[3][B]</td>
<td>cpu_1/n2035_s15/I2</td>
</tr>
<tr>
<td>21.067</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C7[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s15/F</td>
</tr>
<tr>
<td>22.696</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td>cpu_1/n2035_s19/I3</td>
</tr>
<tr>
<td>23.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s19/F</td>
</tr>
<tr>
<td>23.523</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td>cpu_1/n2035_s16/I3</td>
</tr>
<tr>
<td>24.148</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s16/F</td>
</tr>
<tr>
<td>24.567</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td>cpu_1/n2035_s12/I1</td>
</tr>
<tr>
<td>25.193</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s12/F</td>
</tr>
<tr>
<td>25.997</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td>cpu_1/n2035_s6/I1</td>
</tr>
<tr>
<td>26.623</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s6/F</td>
</tr>
<tr>
<td>27.912</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C9[2][A]</td>
<td>cpu_1/n2035_s3/I2</td>
</tr>
<tr>
<td>28.734</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s3/F</td>
</tr>
<tr>
<td>31.344</td>
<td>2.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>programMemory_inst/wen0_s6/I0</td>
</tr>
<tr>
<td>32.166</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s6/F</td>
</tr>
<tr>
<td>33.305</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>programMemory_inst/wen0_s3/I3</td>
</tr>
<tr>
<td>34.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R20C31[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s3/F</td>
</tr>
<tr>
<td>35.764</td>
<td>1.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>bu/n143_s3/I2</td>
</tr>
<tr>
<td>36.390</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>R20C36[2][A]</td>
<td style=" background: #97FFFF;">bu/n143_s3/F</td>
</tr>
<tr>
<td>39.565</td>
<td>3.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[3][A]</td>
<td>bu/data_read_31_s17/I1</td>
</tr>
<tr>
<td>40.597</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R12C15[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s17/F</td>
</tr>
<tr>
<td>43.079</td>
<td>2.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[2][A]</td>
<td>bu/data_read_4_s5/I1</td>
</tr>
<tr>
<td>43.901</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_4_s5/F</td>
</tr>
<tr>
<td>43.907</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[3][A]</td>
<td>bu/data_read_4_s0/I3</td>
</tr>
<tr>
<td>44.729</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_4_s0/F</td>
</tr>
<tr>
<td>45.533</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[2][A]</td>
<td>bu/data_read_4_s/I0</td>
</tr>
<tr>
<td>46.159</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C29[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_4_s/F</td>
</tr>
<tr>
<td>46.159</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_4_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C29[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.488, 37.620%; route: 26.881, 61.334%; tC2Q: 0.458, 1.046%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.149</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R18C25[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>4.593</td>
<td>1.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[3][A]</td>
<td>cpu_1/wRegData_31_s7/I2</td>
</tr>
<tr>
<td>5.625</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s7/F</td>
</tr>
<tr>
<td>6.455</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_31_s2/I0</td>
</tr>
<tr>
<td>7.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s2/F</td>
</tr>
<tr>
<td>9.701</td>
<td>2.147</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[3][B]</td>
<td>cpu_1/wRegData_9_s0/I0</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R21C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_9_s0/F</td>
</tr>
<tr>
<td>11.636</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td>cpu_1/ALUInA_9_s3/I0</td>
</tr>
<tr>
<td>12.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s3/F</td>
</tr>
<tr>
<td>13.922</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td>cpu_1/ALUInA_9_s0/I0</td>
</tr>
<tr>
<td>14.744</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s0/F</td>
</tr>
<tr>
<td>17.369</td>
<td>2.626</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/I0</td>
</tr>
<tr>
<td>18.327</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>18.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>18.384</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>18.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>18.441</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>18.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>18.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>18.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>18.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>18.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>18.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>18.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>18.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>18.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>18.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>18.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>18.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>18.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>18.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>18.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>18.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>18.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>19.460</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/SUM</td>
</tr>
<tr>
<td>20.441</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[3][B]</td>
<td>cpu_1/n2035_s15/I2</td>
</tr>
<tr>
<td>21.067</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C7[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s15/F</td>
</tr>
<tr>
<td>22.696</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td>cpu_1/n2035_s19/I3</td>
</tr>
<tr>
<td>23.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s19/F</td>
</tr>
<tr>
<td>23.523</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td>cpu_1/n2035_s16/I3</td>
</tr>
<tr>
<td>24.148</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s16/F</td>
</tr>
<tr>
<td>24.567</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td>cpu_1/n2035_s12/I1</td>
</tr>
<tr>
<td>25.193</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s12/F</td>
</tr>
<tr>
<td>25.997</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td>cpu_1/n2035_s6/I1</td>
</tr>
<tr>
<td>26.623</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s6/F</td>
</tr>
<tr>
<td>27.912</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C9[2][A]</td>
<td>cpu_1/n2035_s3/I2</td>
</tr>
<tr>
<td>28.734</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s3/F</td>
</tr>
<tr>
<td>31.344</td>
<td>2.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>programMemory_inst/wen0_s6/I0</td>
</tr>
<tr>
<td>32.166</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s6/F</td>
</tr>
<tr>
<td>33.305</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>programMemory_inst/wen0_s3/I3</td>
</tr>
<tr>
<td>34.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R20C31[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s3/F</td>
</tr>
<tr>
<td>35.764</td>
<td>1.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>bu/n143_s3/I2</td>
</tr>
<tr>
<td>36.390</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>R20C36[2][A]</td>
<td style=" background: #97FFFF;">bu/n143_s3/F</td>
</tr>
<tr>
<td>39.565</td>
<td>3.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[3][A]</td>
<td>bu/data_read_31_s17/I1</td>
</tr>
<tr>
<td>40.597</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R12C15[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s17/F</td>
</tr>
<tr>
<td>42.579</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>bu/data_read_29_s5/I1</td>
</tr>
<tr>
<td>43.205</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_29_s5/F</td>
</tr>
<tr>
<td>44.664</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>bu/data_read_29_s0/I3</td>
</tr>
<tr>
<td>45.290</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_29_s0/F</td>
</tr>
<tr>
<td>45.296</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>bu/data_read_29_s/I0</td>
</tr>
<tr>
<td>46.118</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_29_s/F</td>
</tr>
<tr>
<td>46.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_29_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.292, 37.208%; route: 27.036, 61.745%; tC2Q: 0.458, 1.047%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R18C25[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>4.593</td>
<td>1.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[3][A]</td>
<td>cpu_1/wRegData_31_s7/I2</td>
</tr>
<tr>
<td>5.625</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s7/F</td>
</tr>
<tr>
<td>6.455</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_31_s2/I0</td>
</tr>
<tr>
<td>7.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s2/F</td>
</tr>
<tr>
<td>9.701</td>
<td>2.147</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[3][B]</td>
<td>cpu_1/wRegData_9_s0/I0</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R21C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_9_s0/F</td>
</tr>
<tr>
<td>11.636</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td>cpu_1/ALUInA_9_s3/I0</td>
</tr>
<tr>
<td>12.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s3/F</td>
</tr>
<tr>
<td>13.922</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td>cpu_1/ALUInA_9_s0/I0</td>
</tr>
<tr>
<td>14.744</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s0/F</td>
</tr>
<tr>
<td>17.369</td>
<td>2.626</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/I0</td>
</tr>
<tr>
<td>18.327</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>18.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>18.384</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>18.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>18.441</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>18.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>18.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>18.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>18.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>18.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>18.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>18.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>18.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>18.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>18.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>18.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>18.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>18.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>18.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>18.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>18.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>18.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>19.460</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/SUM</td>
</tr>
<tr>
<td>20.441</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[3][B]</td>
<td>cpu_1/n2035_s15/I2</td>
</tr>
<tr>
<td>21.067</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C7[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s15/F</td>
</tr>
<tr>
<td>22.696</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td>cpu_1/n2035_s19/I3</td>
</tr>
<tr>
<td>23.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s19/F</td>
</tr>
<tr>
<td>23.523</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td>cpu_1/n2035_s16/I3</td>
</tr>
<tr>
<td>24.148</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s16/F</td>
</tr>
<tr>
<td>24.567</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td>cpu_1/n2035_s12/I1</td>
</tr>
<tr>
<td>25.193</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s12/F</td>
</tr>
<tr>
<td>25.997</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td>cpu_1/n2035_s6/I1</td>
</tr>
<tr>
<td>26.623</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s6/F</td>
</tr>
<tr>
<td>27.912</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C9[2][A]</td>
<td>cpu_1/n2035_s3/I2</td>
</tr>
<tr>
<td>28.734</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s3/F</td>
</tr>
<tr>
<td>31.344</td>
<td>2.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>programMemory_inst/wen0_s6/I0</td>
</tr>
<tr>
<td>32.166</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s6/F</td>
</tr>
<tr>
<td>33.305</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>programMemory_inst/wen0_s3/I3</td>
</tr>
<tr>
<td>34.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R20C31[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s3/F</td>
</tr>
<tr>
<td>35.764</td>
<td>1.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>bu/n143_s3/I2</td>
</tr>
<tr>
<td>36.390</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>R20C36[2][A]</td>
<td style=" background: #97FFFF;">bu/n143_s3/F</td>
</tr>
<tr>
<td>39.565</td>
<td>3.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[3][A]</td>
<td>bu/data_read_31_s17/I1</td>
</tr>
<tr>
<td>40.597</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R12C15[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s17/F</td>
</tr>
<tr>
<td>42.574</td>
<td>1.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[2][A]</td>
<td>bu/data_read_6_s5/I1</td>
</tr>
<tr>
<td>43.606</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C18[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_6_s5/F</td>
</tr>
<tr>
<td>43.612</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>bu/data_read_6_s0/I3</td>
</tr>
<tr>
<td>44.434</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_6_s0/F</td>
</tr>
<tr>
<td>45.254</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C16[2][A]</td>
<td>bu/data_read_6_s/I0</td>
</tr>
<tr>
<td>46.076</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C16[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_6_s/F</td>
</tr>
<tr>
<td>46.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C16[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_6_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C16[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.894, 38.620%; route: 26.392, 60.332%; tC2Q: 0.458, 1.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.070</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.038</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R18C25[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>4.593</td>
<td>1.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[3][A]</td>
<td>cpu_1/wRegData_31_s7/I2</td>
</tr>
<tr>
<td>5.625</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s7/F</td>
</tr>
<tr>
<td>6.455</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_31_s2/I0</td>
</tr>
<tr>
<td>7.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s2/F</td>
</tr>
<tr>
<td>9.701</td>
<td>2.147</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[3][B]</td>
<td>cpu_1/wRegData_9_s0/I0</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R21C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_9_s0/F</td>
</tr>
<tr>
<td>11.636</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td>cpu_1/ALUInA_9_s3/I0</td>
</tr>
<tr>
<td>12.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s3/F</td>
</tr>
<tr>
<td>13.922</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td>cpu_1/ALUInA_9_s0/I0</td>
</tr>
<tr>
<td>14.744</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s0/F</td>
</tr>
<tr>
<td>17.369</td>
<td>2.626</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/I0</td>
</tr>
<tr>
<td>18.327</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>18.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>18.384</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>18.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>18.441</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>18.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>18.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>18.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>18.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>18.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>18.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>18.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>18.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>18.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>18.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>18.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>18.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>18.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>18.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>18.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>18.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>18.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>19.460</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/SUM</td>
</tr>
<tr>
<td>20.441</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[3][B]</td>
<td>cpu_1/n2035_s15/I2</td>
</tr>
<tr>
<td>21.067</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C7[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s15/F</td>
</tr>
<tr>
<td>22.696</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td>cpu_1/n2035_s19/I3</td>
</tr>
<tr>
<td>23.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s19/F</td>
</tr>
<tr>
<td>23.523</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td>cpu_1/n2035_s16/I3</td>
</tr>
<tr>
<td>24.148</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s16/F</td>
</tr>
<tr>
<td>24.567</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td>cpu_1/n2035_s12/I1</td>
</tr>
<tr>
<td>25.193</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s12/F</td>
</tr>
<tr>
<td>25.997</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td>cpu_1/n2035_s6/I1</td>
</tr>
<tr>
<td>26.623</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s6/F</td>
</tr>
<tr>
<td>27.912</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C9[2][A]</td>
<td>cpu_1/n2035_s3/I2</td>
</tr>
<tr>
<td>28.734</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s3/F</td>
</tr>
<tr>
<td>31.344</td>
<td>2.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>programMemory_inst/wen0_s6/I0</td>
</tr>
<tr>
<td>32.166</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s6/F</td>
</tr>
<tr>
<td>33.305</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>programMemory_inst/wen0_s3/I3</td>
</tr>
<tr>
<td>34.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R20C31[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s3/F</td>
</tr>
<tr>
<td>35.764</td>
<td>1.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>bu/n143_s3/I2</td>
</tr>
<tr>
<td>36.390</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>R20C36[2][A]</td>
<td style=" background: #97FFFF;">bu/n143_s3/F</td>
</tr>
<tr>
<td>38.445</td>
<td>2.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[0][B]</td>
<td>flashController/n559_s16/I0</td>
</tr>
<tr>
<td>39.477</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R25C43[0][B]</td>
<td style=" background: #97FFFF;">flashController/n559_s16/F</td>
</tr>
<tr>
<td>41.623</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[2][B]</td>
<td>flashController/n573_s19/I3</td>
</tr>
<tr>
<td>42.722</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C36[2][B]</td>
<td style=" background: #97FFFF;">flashController/n573_s19/F</td>
</tr>
<tr>
<td>43.527</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[1][A]</td>
<td>flashController/n573_s17/I3</td>
</tr>
<tr>
<td>44.588</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C37[1][A]</td>
<td style=" background: #97FFFF;">flashController/n573_s17/F</td>
</tr>
<tr>
<td>45.006</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C38[1][B]</td>
<td>flashController/n573_s15/I3</td>
</tr>
<tr>
<td>46.038</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C38[1][B]</td>
<td style=" background: #97FFFF;">flashController/n573_s15/F</td>
</tr>
<tr>
<td>46.038</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[1][B]</td>
<td style=" font-weight:bold;">flashController/data_out_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C38[1][B]</td>
<td>flashController/data_out_0_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C38[1][B]</td>
<td>flashController/data_out_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.410, 39.834%; route: 25.838, 59.118%; tC2Q: 0.458, 1.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R18C25[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>4.593</td>
<td>1.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[3][A]</td>
<td>cpu_1/wRegData_31_s7/I2</td>
</tr>
<tr>
<td>5.625</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s7/F</td>
</tr>
<tr>
<td>6.455</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_31_s2/I0</td>
</tr>
<tr>
<td>7.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s2/F</td>
</tr>
<tr>
<td>9.701</td>
<td>2.147</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[3][B]</td>
<td>cpu_1/wRegData_9_s0/I0</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R21C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_9_s0/F</td>
</tr>
<tr>
<td>11.636</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td>cpu_1/ALUInA_9_s3/I0</td>
</tr>
<tr>
<td>12.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s3/F</td>
</tr>
<tr>
<td>13.922</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td>cpu_1/ALUInA_9_s0/I0</td>
</tr>
<tr>
<td>14.744</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s0/F</td>
</tr>
<tr>
<td>17.369</td>
<td>2.626</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/I0</td>
</tr>
<tr>
<td>18.327</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>18.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>18.384</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>18.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>18.441</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>18.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>18.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>18.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>18.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>18.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>18.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>18.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>18.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>18.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>18.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>18.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>18.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>18.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>18.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>18.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>18.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>18.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>19.460</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/SUM</td>
</tr>
<tr>
<td>20.441</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[3][B]</td>
<td>cpu_1/n2035_s15/I2</td>
</tr>
<tr>
<td>21.067</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C7[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s15/F</td>
</tr>
<tr>
<td>22.696</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td>cpu_1/n2035_s19/I3</td>
</tr>
<tr>
<td>23.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s19/F</td>
</tr>
<tr>
<td>23.523</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td>cpu_1/n2035_s16/I3</td>
</tr>
<tr>
<td>24.148</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s16/F</td>
</tr>
<tr>
<td>24.567</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td>cpu_1/n2035_s12/I1</td>
</tr>
<tr>
<td>25.193</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s12/F</td>
</tr>
<tr>
<td>25.997</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td>cpu_1/n2035_s6/I1</td>
</tr>
<tr>
<td>26.623</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s6/F</td>
</tr>
<tr>
<td>27.912</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C9[2][A]</td>
<td>cpu_1/n2035_s3/I2</td>
</tr>
<tr>
<td>28.734</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s3/F</td>
</tr>
<tr>
<td>31.344</td>
<td>2.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>programMemory_inst/wen0_s6/I0</td>
</tr>
<tr>
<td>32.166</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s6/F</td>
</tr>
<tr>
<td>33.305</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>programMemory_inst/wen0_s3/I3</td>
</tr>
<tr>
<td>34.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R20C31[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s3/F</td>
</tr>
<tr>
<td>35.764</td>
<td>1.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>bu/n143_s3/I2</td>
</tr>
<tr>
<td>36.390</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>R20C36[2][A]</td>
<td style=" background: #97FFFF;">bu/n143_s3/F</td>
</tr>
<tr>
<td>38.445</td>
<td>2.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[0][B]</td>
<td>flashController/n559_s16/I0</td>
</tr>
<tr>
<td>39.477</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R25C43[0][B]</td>
<td style=" background: #97FFFF;">flashController/n559_s16/F</td>
</tr>
<tr>
<td>41.633</td>
<td>2.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][B]</td>
<td>flashController/n560_s19/I3</td>
</tr>
<tr>
<td>42.659</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C36[0][B]</td>
<td style=" background: #97FFFF;">flashController/n560_s19/F</td>
</tr>
<tr>
<td>43.078</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[0][B]</td>
<td>flashController/n560_s17/I3</td>
</tr>
<tr>
<td>44.177</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C36[0][B]</td>
<td style=" background: #97FFFF;">flashController/n560_s17/F</td>
</tr>
<tr>
<td>44.981</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[2][A]</td>
<td>flashController/n560_s15/I3</td>
</tr>
<tr>
<td>46.013</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C35[2][A]</td>
<td style=" background: #97FFFF;">flashController/n560_s15/F</td>
</tr>
<tr>
<td>46.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[2][A]</td>
<td style=" font-weight:bold;">flashController/data_out_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[2][A]</td>
<td>flashController/data_out_13_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C35[2][A]</td>
<td>flashController/data_out_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.375, 39.777%; route: 25.848, 59.174%; tC2Q: 0.458, 1.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.871</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R18C25[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>4.593</td>
<td>1.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[3][A]</td>
<td>cpu_1/wRegData_31_s7/I2</td>
</tr>
<tr>
<td>5.625</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s7/F</td>
</tr>
<tr>
<td>6.455</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_31_s2/I0</td>
</tr>
<tr>
<td>7.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s2/F</td>
</tr>
<tr>
<td>9.701</td>
<td>2.147</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[3][B]</td>
<td>cpu_1/wRegData_9_s0/I0</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R21C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_9_s0/F</td>
</tr>
<tr>
<td>11.636</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td>cpu_1/ALUInA_9_s3/I0</td>
</tr>
<tr>
<td>12.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s3/F</td>
</tr>
<tr>
<td>13.922</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td>cpu_1/ALUInA_9_s0/I0</td>
</tr>
<tr>
<td>14.744</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s0/F</td>
</tr>
<tr>
<td>17.369</td>
<td>2.626</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/I0</td>
</tr>
<tr>
<td>18.327</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>18.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>18.384</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>18.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>18.441</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>18.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>18.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>18.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>18.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>18.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>18.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>18.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>18.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>18.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>18.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>18.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>18.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>18.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>18.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>18.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>18.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>18.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>19.460</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/SUM</td>
</tr>
<tr>
<td>20.441</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[3][B]</td>
<td>cpu_1/n2035_s15/I2</td>
</tr>
<tr>
<td>21.067</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C7[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s15/F</td>
</tr>
<tr>
<td>22.696</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td>cpu_1/n2035_s19/I3</td>
</tr>
<tr>
<td>23.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s19/F</td>
</tr>
<tr>
<td>23.523</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td>cpu_1/n2035_s16/I3</td>
</tr>
<tr>
<td>24.148</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s16/F</td>
</tr>
<tr>
<td>24.567</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td>cpu_1/n2035_s12/I1</td>
</tr>
<tr>
<td>25.193</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s12/F</td>
</tr>
<tr>
<td>25.997</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td>cpu_1/n2035_s6/I1</td>
</tr>
<tr>
<td>26.623</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s6/F</td>
</tr>
<tr>
<td>27.912</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C9[2][A]</td>
<td>cpu_1/n2035_s3/I2</td>
</tr>
<tr>
<td>28.734</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s3/F</td>
</tr>
<tr>
<td>31.344</td>
<td>2.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>programMemory_inst/wen0_s6/I0</td>
</tr>
<tr>
<td>32.166</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s6/F</td>
</tr>
<tr>
<td>33.305</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>programMemory_inst/wen0_s3/I3</td>
</tr>
<tr>
<td>34.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R20C31[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s3/F</td>
</tr>
<tr>
<td>35.764</td>
<td>1.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>bu/n143_s3/I2</td>
</tr>
<tr>
<td>36.390</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>R20C36[2][A]</td>
<td style=" background: #97FFFF;">bu/n143_s3/F</td>
</tr>
<tr>
<td>39.565</td>
<td>3.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[3][A]</td>
<td>bu/data_read_31_s17/I1</td>
</tr>
<tr>
<td>40.597</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R12C15[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s17/F</td>
</tr>
<tr>
<td>42.579</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td>bu/data_read_14_s5/I1</td>
</tr>
<tr>
<td>43.381</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_14_s5/F</td>
</tr>
<tr>
<td>43.800</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[0][B]</td>
<td>bu/data_read_14_s0/I3</td>
</tr>
<tr>
<td>44.826</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C17[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_14_s0/F</td>
</tr>
<tr>
<td>45.245</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[1][A]</td>
<td>bu/data_read_14_s/I0</td>
</tr>
<tr>
<td>45.871</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C16[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_14_s/F</td>
</tr>
<tr>
<td>45.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C16[1][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[1][A]</td>
<td>cpu_1/MEMWB_DMemOut_14_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C16[1][A]</td>
<td>cpu_1/MEMWB_DMemOut_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.672, 38.292%; route: 26.409, 60.655%; tC2Q: 0.458, 1.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.836</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R18C25[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>4.593</td>
<td>1.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[3][A]</td>
<td>cpu_1/wRegData_31_s7/I2</td>
</tr>
<tr>
<td>5.625</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s7/F</td>
</tr>
<tr>
<td>6.455</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_31_s2/I0</td>
</tr>
<tr>
<td>7.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s2/F</td>
</tr>
<tr>
<td>9.701</td>
<td>2.147</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[3][B]</td>
<td>cpu_1/wRegData_9_s0/I0</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R21C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_9_s0/F</td>
</tr>
<tr>
<td>11.636</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td>cpu_1/ALUInA_9_s3/I0</td>
</tr>
<tr>
<td>12.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s3/F</td>
</tr>
<tr>
<td>13.922</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td>cpu_1/ALUInA_9_s0/I0</td>
</tr>
<tr>
<td>14.744</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s0/F</td>
</tr>
<tr>
<td>17.369</td>
<td>2.626</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/I0</td>
</tr>
<tr>
<td>18.327</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>18.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>18.384</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>18.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>18.441</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>18.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>18.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>18.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>18.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>18.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>18.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>18.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>18.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>18.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>18.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>18.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>18.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>18.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>18.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>18.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>18.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>18.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>19.460</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/SUM</td>
</tr>
<tr>
<td>20.441</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[3][B]</td>
<td>cpu_1/n2035_s15/I2</td>
</tr>
<tr>
<td>21.067</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C7[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s15/F</td>
</tr>
<tr>
<td>22.696</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td>cpu_1/n2035_s19/I3</td>
</tr>
<tr>
<td>23.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s19/F</td>
</tr>
<tr>
<td>23.523</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td>cpu_1/n2035_s16/I3</td>
</tr>
<tr>
<td>24.148</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s16/F</td>
</tr>
<tr>
<td>24.567</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td>cpu_1/n2035_s12/I1</td>
</tr>
<tr>
<td>25.193</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s12/F</td>
</tr>
<tr>
<td>25.997</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td>cpu_1/n2035_s6/I1</td>
</tr>
<tr>
<td>26.623</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s6/F</td>
</tr>
<tr>
<td>27.912</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C9[2][A]</td>
<td>cpu_1/n2035_s3/I2</td>
</tr>
<tr>
<td>28.734</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s3/F</td>
</tr>
<tr>
<td>31.344</td>
<td>2.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>programMemory_inst/wen0_s6/I0</td>
</tr>
<tr>
<td>32.166</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s6/F</td>
</tr>
<tr>
<td>33.305</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>programMemory_inst/wen0_s3/I3</td>
</tr>
<tr>
<td>34.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R20C31[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s3/F</td>
</tr>
<tr>
<td>35.764</td>
<td>1.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>bu/n143_s3/I2</td>
</tr>
<tr>
<td>36.390</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>R20C36[2][A]</td>
<td style=" background: #97FFFF;">bu/n143_s3/F</td>
</tr>
<tr>
<td>39.565</td>
<td>3.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[3][A]</td>
<td>bu/data_read_31_s17/I1</td>
</tr>
<tr>
<td>40.597</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R12C15[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s17/F</td>
</tr>
<tr>
<td>42.756</td>
<td>2.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C25[3][A]</td>
<td>bu/data_read_30_s6/I1</td>
</tr>
<tr>
<td>43.578</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_30_s6/F</td>
</tr>
<tr>
<td>43.583</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C25[0][B]</td>
<td>bu/data_read_30_s0/I3</td>
</tr>
<tr>
<td>44.405</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_30_s0/F</td>
</tr>
<tr>
<td>45.210</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>bu/data_read_30_s/I0</td>
</tr>
<tr>
<td>45.836</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_30_s/F</td>
</tr>
<tr>
<td>45.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_30_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.488, 37.900%; route: 26.558, 61.046%; tC2Q: 0.458, 1.054%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R18C25[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>4.593</td>
<td>1.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[3][A]</td>
<td>cpu_1/wRegData_31_s7/I2</td>
</tr>
<tr>
<td>5.625</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s7/F</td>
</tr>
<tr>
<td>6.455</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_31_s2/I0</td>
</tr>
<tr>
<td>7.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s2/F</td>
</tr>
<tr>
<td>9.701</td>
<td>2.147</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[3][B]</td>
<td>cpu_1/wRegData_9_s0/I0</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R21C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_9_s0/F</td>
</tr>
<tr>
<td>11.636</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td>cpu_1/ALUInA_9_s3/I0</td>
</tr>
<tr>
<td>12.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s3/F</td>
</tr>
<tr>
<td>13.922</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td>cpu_1/ALUInA_9_s0/I0</td>
</tr>
<tr>
<td>14.744</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s0/F</td>
</tr>
<tr>
<td>17.369</td>
<td>2.626</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/I0</td>
</tr>
<tr>
<td>18.327</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>18.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>18.384</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>18.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>18.441</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>18.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>18.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>18.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>18.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>18.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>18.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>18.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>18.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>18.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>18.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>18.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>18.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>18.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>18.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>18.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>18.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>18.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>19.460</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/SUM</td>
</tr>
<tr>
<td>20.441</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[3][B]</td>
<td>cpu_1/n2035_s15/I2</td>
</tr>
<tr>
<td>21.067</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C7[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s15/F</td>
</tr>
<tr>
<td>22.696</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td>cpu_1/n2035_s19/I3</td>
</tr>
<tr>
<td>23.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s19/F</td>
</tr>
<tr>
<td>23.523</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td>cpu_1/n2035_s16/I3</td>
</tr>
<tr>
<td>24.148</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s16/F</td>
</tr>
<tr>
<td>24.567</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td>cpu_1/n2035_s12/I1</td>
</tr>
<tr>
<td>25.193</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s12/F</td>
</tr>
<tr>
<td>25.997</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td>cpu_1/n2035_s6/I1</td>
</tr>
<tr>
<td>26.623</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s6/F</td>
</tr>
<tr>
<td>27.912</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C9[2][A]</td>
<td>cpu_1/n2035_s3/I2</td>
</tr>
<tr>
<td>28.734</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s3/F</td>
</tr>
<tr>
<td>31.344</td>
<td>2.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>programMemory_inst/wen0_s6/I0</td>
</tr>
<tr>
<td>32.166</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s6/F</td>
</tr>
<tr>
<td>33.305</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>programMemory_inst/wen0_s3/I3</td>
</tr>
<tr>
<td>34.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R20C31[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s3/F</td>
</tr>
<tr>
<td>35.764</td>
<td>1.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>bu/n143_s3/I2</td>
</tr>
<tr>
<td>36.390</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>R20C36[2][A]</td>
<td style=" background: #97FFFF;">bu/n143_s3/F</td>
</tr>
<tr>
<td>39.565</td>
<td>3.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[3][A]</td>
<td>bu/data_read_31_s17/I1</td>
</tr>
<tr>
<td>40.597</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R12C15[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s17/F</td>
</tr>
<tr>
<td>42.260</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[1][B]</td>
<td>bu/data_read_1_s5/I1</td>
</tr>
<tr>
<td>43.286</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C19[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_1_s5/F</td>
</tr>
<tr>
<td>43.705</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>bu/data_read_1_s0/I3</td>
</tr>
<tr>
<td>44.766</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_1_s0/F</td>
</tr>
<tr>
<td>45.185</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>bu/data_read_1_s/I0</td>
</tr>
<tr>
<td>45.811</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_1_s/F</td>
</tr>
<tr>
<td>45.811</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_1_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.931, 38.941%; route: 26.089, 60.005%; tC2Q: 0.458, 1.054%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R18C25[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>4.593</td>
<td>1.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[3][A]</td>
<td>cpu_1/wRegData_31_s7/I2</td>
</tr>
<tr>
<td>5.625</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s7/F</td>
</tr>
<tr>
<td>6.455</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_31_s2/I0</td>
</tr>
<tr>
<td>7.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s2/F</td>
</tr>
<tr>
<td>9.701</td>
<td>2.147</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[3][B]</td>
<td>cpu_1/wRegData_9_s0/I0</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R21C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_9_s0/F</td>
</tr>
<tr>
<td>11.636</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td>cpu_1/ALUInA_9_s3/I0</td>
</tr>
<tr>
<td>12.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s3/F</td>
</tr>
<tr>
<td>13.922</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td>cpu_1/ALUInA_9_s0/I0</td>
</tr>
<tr>
<td>14.744</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_9_s0/F</td>
</tr>
<tr>
<td>17.369</td>
<td>2.626</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/I0</td>
</tr>
<tr>
<td>18.327</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>18.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>18.384</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>18.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>18.441</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>18.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>18.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>18.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>18.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>18.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>18.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>18.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>18.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>18.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>18.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>18.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>18.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>18.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>18.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>18.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>18.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>18.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>19.460</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/SUM</td>
</tr>
<tr>
<td>20.441</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[3][B]</td>
<td>cpu_1/n2035_s15/I2</td>
</tr>
<tr>
<td>21.067</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C7[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s15/F</td>
</tr>
<tr>
<td>22.696</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td>cpu_1/n2035_s19/I3</td>
</tr>
<tr>
<td>23.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s19/F</td>
</tr>
<tr>
<td>23.523</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td>cpu_1/n2035_s16/I3</td>
</tr>
<tr>
<td>24.148</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s16/F</td>
</tr>
<tr>
<td>24.567</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td>cpu_1/n2035_s12/I1</td>
</tr>
<tr>
<td>25.193</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s12/F</td>
</tr>
<tr>
<td>25.997</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td>cpu_1/n2035_s6/I1</td>
</tr>
<tr>
<td>26.623</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s6/F</td>
</tr>
<tr>
<td>27.912</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C9[2][A]</td>
<td>cpu_1/n2035_s3/I2</td>
</tr>
<tr>
<td>28.734</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s3/F</td>
</tr>
<tr>
<td>31.344</td>
<td>2.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>programMemory_inst/wen0_s6/I0</td>
</tr>
<tr>
<td>32.166</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s6/F</td>
</tr>
<tr>
<td>33.305</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>programMemory_inst/wen0_s3/I3</td>
</tr>
<tr>
<td>34.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R20C31[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s3/F</td>
</tr>
<tr>
<td>35.764</td>
<td>1.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>bu/n143_s3/I2</td>
</tr>
<tr>
<td>36.390</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>R20C36[2][A]</td>
<td style=" background: #97FFFF;">bu/n143_s3/F</td>
</tr>
<tr>
<td>39.565</td>
<td>3.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[3][A]</td>
<td>bu/data_read_31_s17/I1</td>
</tr>
<tr>
<td>40.597</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R12C15[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s17/F</td>
</tr>
<tr>
<td>42.430</td>
<td>1.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[2][A]</td>
<td>bu/data_read_28_s5/I1</td>
</tr>
<tr>
<td>43.232</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C25[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_28_s5/F</td>
</tr>
<tr>
<td>43.651</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[1][B]</td>
<td>bu/data_read_28_s0/I3</td>
</tr>
<tr>
<td>44.683</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C26[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_28_s0/F</td>
</tr>
<tr>
<td>44.689</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[0][A]</td>
<td>bu/data_read_28_s/I0</td>
</tr>
<tr>
<td>45.788</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C26[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_28_s/F</td>
</tr>
<tr>
<td>45.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_28_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C26[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.151, 39.468%; route: 25.846, 59.478%; tC2Q: 0.458, 1.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter27mhz/subCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter27mhz/subCounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td>counter27mhz/subCounter_0_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C32[1][A]</td>
<td style=" font-weight:bold;">counter27mhz/subCounter_0_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td>counter27mhz/n63_s3/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td style=" background: #97FFFF;">counter27mhz/n63_s3/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td style=" font-weight:bold;">counter27mhz/subCounter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td>counter27mhz/subCounter_0_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C32[1][A]</td>
<td>counter27mhz/subCounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter27mhz/subCounter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter27mhz/subCounter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>counter27mhz/subCounter_9_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C32[1][A]</td>
<td style=" font-weight:bold;">counter27mhz/subCounter_9_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>counter27mhz/n54_s4/I3</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">counter27mhz/n54_s4/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" font-weight:bold;">counter27mhz/subCounter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>counter27mhz/subCounter_9_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>counter27mhz/subCounter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter1mhz/subCounter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/subCounter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[1][A]</td>
<td>counter1mhz/subCounter_5_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C46[1][A]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_5_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[1][A]</td>
<td>counter1mhz/n61_s2/I3</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C46[1][A]</td>
<td style=" background: #97FFFF;">counter1mhz/n61_s2/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C46[1][A]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[1][A]</td>
<td>counter1mhz/subCounter_5_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C46[1][A]</td>
<td>counter1mhz/subCounter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>flashController/navigator/bitsToSend_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/navigator/bitsToSend_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[1][A]</td>
<td>flashController/navigator/bitsToSend_3_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C41[1][A]</td>
<td style=" font-weight:bold;">flashController/navigator/bitsToSend_3_s1/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[1][A]</td>
<td>flashController/navigator/n50_s4/I3</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C41[1][A]</td>
<td style=" background: #97FFFF;">flashController/navigator/n50_s4/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C41[1][A]</td>
<td style=" font-weight:bold;">flashController/navigator/bitsToSend_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[1][A]</td>
<td>flashController/navigator/bitsToSend_3_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C41[1][A]</td>
<td>flashController/navigator/bitsToSend_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>flashController/navigator/bitsToSend_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/navigator/bitsToSend_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[0][A]</td>
<td>flashController/navigator/bitsToSend_6_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C42[0][A]</td>
<td style=" font-weight:bold;">flashController/navigator/bitsToSend_6_s1/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[0][A]</td>
<td>flashController/navigator/n47_s4/I3</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C42[0][A]</td>
<td style=" background: #97FFFF;">flashController/navigator/n47_s4/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[0][A]</td>
<td style=" font-weight:bold;">flashController/navigator/bitsToSend_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[0][A]</td>
<td>flashController/navigator/bitsToSend_6_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C42[0][A]</td>
<td>flashController/navigator/bitsToSend_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>flashController/navigator/bitsToSend_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/navigator/bitsToSend_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[0][A]</td>
<td>flashController/navigator/bitsToSend_8_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C41[0][A]</td>
<td style=" font-weight:bold;">flashController/navigator/bitsToSend_8_s1/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[0][A]</td>
<td>flashController/navigator/n45_s3/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C41[0][A]</td>
<td style=" background: #97FFFF;">flashController/navigator/n45_s3/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C41[0][A]</td>
<td style=" font-weight:bold;">flashController/navigator/bitsToSend_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[0][A]</td>
<td>flashController/navigator/bitsToSend_8_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C41[0][A]</td>
<td>flashController/navigator/bitsToSend_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>flashController/navigator/counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/navigator/counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td>flashController/navigator/counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R26C40[0][A]</td>
<td style=" font-weight:bold;">flashController/navigator/counter_5_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td>flashController/navigator/n2127_s17/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td style=" background: #97FFFF;">flashController/navigator/n2127_s17/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td style=" font-weight:bold;">flashController/navigator/counter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td>flashController/navigator/counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C40[0][A]</td>
<td>flashController/navigator/counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>flashController/navigator/counter_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/navigator/counter_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C43[1][A]</td>
<td>flashController/navigator/counter_31_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R24C43[1][A]</td>
<td style=" font-weight:bold;">flashController/navigator/counter_31_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C43[1][A]</td>
<td>flashController/navigator/n2101_s17/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C43[1][A]</td>
<td style=" background: #97FFFF;">flashController/navigator/n2101_s17/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[1][A]</td>
<td style=" font-weight:bold;">flashController/navigator/counter_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C43[1][A]</td>
<td>flashController/navigator/counter_31_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C43[1][A]</td>
<td>flashController/navigator/counter_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem/cnt_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/cnt_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>mem/cnt_1_s3/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C35[1][A]</td>
<td style=" font-weight:bold;">mem/cnt_1_s3/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>mem/n216_s3/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">mem/n216_s3/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" font-weight:bold;">mem/cnt_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>mem/cnt_1_s3/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>mem/cnt_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem/cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td>mem/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C34[1][A]</td>
<td style=" font-weight:bold;">mem/cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td>mem/n215_s1/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td style=" background: #97FFFF;">mem/n215_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td style=" font-weight:bold;">mem/cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td>mem/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C34[1][A]</td>
<td>mem/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IFID_instrColdStart_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/IFID_instrColdStart_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td>cpu_1/IFID_instrColdStart_s3/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C22[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IFID_instrColdStart_s3/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td>cpu_1/n734_s6/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n734_s6/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IFID_instrColdStart_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td>cpu_1/IFID_instrColdStart_s3/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C22[0][A]</td>
<td>cpu_1/IFID_instrColdStart_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>txCounter_2_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C31[1][A]</td>
<td style=" font-weight:bold;">txCounter_2_s2/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>n706_s9/I3</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td style=" background: #97FFFF;">n706_s9/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td style=" font-weight:bold;">txCounter_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>txCounter_2_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>txCounter_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>txCounter_8_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C32[1][A]</td>
<td style=" font-weight:bold;">txCounter_8_s2/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>n694_s9/I3</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">n694_s9/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" font-weight:bold;">txCounter_8_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>txCounter_8_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>txCounter_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_12_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_12_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>txCounter_12_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C31[0][A]</td>
<td style=" font-weight:bold;">txCounter_12_s2/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>n686_s9/I3</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">n686_s9/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" font-weight:bold;">txCounter_12_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>txCounter_12_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>txCounter_12_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_15_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_15_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>txCounter_15_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">txCounter_15_s2/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>n680_s9/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">n680_s9/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">txCounter_15_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>txCounter_15_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>txCounter_15_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_17_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_17_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td>txCounter_17_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C33[0][A]</td>
<td style=" font-weight:bold;">txCounter_17_s2/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td>n676_s9/I3</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td style=" background: #97FFFF;">n676_s9/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td style=" font-weight:bold;">txCounter_17_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td>txCounter_17_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C33[0][A]</td>
<td>txCounter_17_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_18_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_18_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>txCounter_18_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">txCounter_18_s2/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>n674_s9/I3</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td style=" background: #97FFFF;">n674_s9/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">txCounter_18_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>txCounter_18_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>txCounter_18_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_22_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_22_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>txCounter_22_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">txCounter_22_s2/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>n666_s9/I3</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">n666_s9/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">txCounter_22_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>txCounter_22_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>txCounter_22_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter27mhz/counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter27mhz/counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>counter27mhz/counter_0_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C32[0][A]</td>
<td style=" font-weight:bold;">counter27mhz/counter_0_s1/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>counter27mhz/n52_s3/I0</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td style=" background: #97FFFF;">counter27mhz/n52_s3/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td style=" font-weight:bold;">counter27mhz/counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>counter27mhz/counter_0_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>counter27mhz/counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter27mhz/subCounter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter27mhz/subCounter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[1][A]</td>
<td>counter27mhz/subCounter_1_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C32[1][A]</td>
<td style=" font-weight:bold;">counter27mhz/subCounter_1_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[1][A]</td>
<td>counter27mhz/n62_s2/I1</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C32[1][A]</td>
<td style=" background: #97FFFF;">counter27mhz/n62_s2/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[1][A]</td>
<td style=" font-weight:bold;">counter27mhz/subCounter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[1][A]</td>
<td>counter27mhz/subCounter_1_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C32[1][A]</td>
<td>counter27mhz/subCounter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter27mhz/subCounter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter27mhz/subCounter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>counter27mhz/subCounter_3_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C32[0][A]</td>
<td style=" font-weight:bold;">counter27mhz/subCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>counter27mhz/n60_s2/I3</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">counter27mhz/n60_s2/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" font-weight:bold;">counter27mhz/subCounter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>counter27mhz/subCounter_3_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>counter27mhz/subCounter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter27mhz/subCounter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter27mhz/subCounter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>counter27mhz/subCounter_8_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C32[0][A]</td>
<td style=" font-weight:bold;">counter27mhz/subCounter_8_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>counter27mhz/n55_s2/I2</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td style=" background: #97FFFF;">counter27mhz/n55_s2/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td style=" font-weight:bold;">counter27mhz/subCounter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>counter27mhz/subCounter_8_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>counter27mhz/subCounter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter1mhz/subCounter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/subCounter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[0][A]</td>
<td>counter1mhz/subCounter_4_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R21C46[0][A]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_4_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[0][A]</td>
<td>counter1mhz/n62_s2/I3</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C46[0][A]</td>
<td style=" background: #97FFFF;">counter1mhz/n62_s2/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C46[0][A]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[0][A]</td>
<td>counter1mhz/subCounter_4_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C46[0][A]</td>
<td>counter1mhz/subCounter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>D1/PixelCtr_4_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C35[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_4_s0/Q</td>
</tr>
<tr>
<td>3.009</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>D1/n32842_s2/I3</td>
</tr>
<tr>
<td>3.381</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td style=" background: #97FFFF;">D1/n32842_s2/F</td>
</tr>
<tr>
<td>3.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>D1/PixelCtr_4_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>D1/PixelCtr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>flashController/navigator/currentByteNum_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/navigator/currentByteNum_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[1][A]</td>
<td>flashController/navigator/currentByteNum_3_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R24C45[1][A]</td>
<td style=" font-weight:bold;">flashController/navigator/currentByteNum_3_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[1][A]</td>
<td>flashController/navigator/n2393_s19/I2</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C45[1][A]</td>
<td style=" background: #97FFFF;">flashController/navigator/n2393_s19/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C45[1][A]</td>
<td style=" font-weight:bold;">flashController/navigator/currentByteNum_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[1][A]</td>
<td>flashController/navigator/currentByteNum_3_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C45[1][A]</td>
<td>flashController/navigator/currentByteNum_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][B]</td>
<td>cpu_1/PC_17_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R27C24[0][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_17_s0/Q</td>
</tr>
<tr>
<td>5.572</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C11[3][B]</td>
<td>cpu_1/n2709_s1/I1</td>
</tr>
<tr>
<td>6.671</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C11[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2709_s1/F</td>
</tr>
<tr>
<td>8.775</td>
<td>2.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C11[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_17_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C11[1][A]</td>
<td>cpu_1/PC_OLD_17_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C11[1][A]</td>
<td>cpu_1/PC_OLD_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 17.056%; route: 4.886, 75.831%; tC2Q: 0.458, 7.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.165</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1755</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[2][B]</td>
<td>cpu_1/n2737_s1/I0</td>
</tr>
<tr>
<td>6.388</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2737_s1/F</td>
</tr>
<tr>
<td>8.161</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_10_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[1][B]</td>
<td>cpu_1/PC_OLD_10_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C30[1][B]</td>
<td>cpu_1/PC_OLD_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 10.739%; route: 4.745, 81.398%; tC2Q: 0.458, 7.863%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.169</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1755</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.757</td>
<td>2.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td>cpu_1/n2765_s1/I0</td>
</tr>
<tr>
<td>6.383</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2765_s1/F</td>
</tr>
<tr>
<td>8.156</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[2][A]</td>
<td>cpu_1/PC_OLD_3_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C30[2][A]</td>
<td>cpu_1/PC_OLD_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 10.748%; route: 4.740, 81.383%; tC2Q: 0.458, 7.869%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.169</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1755</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.757</td>
<td>2.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][B]</td>
<td>cpu_1/n2701_s1/I0</td>
</tr>
<tr>
<td>6.383</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2701_s1/F</td>
</tr>
<tr>
<td>8.156</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_19_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td>cpu_1/PC_OLD_19_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C32[1][A]</td>
<td>cpu_1/PC_OLD_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 10.748%; route: 4.740, 81.383%; tC2Q: 0.458, 7.869%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.298</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>cpu_1/PC_18_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R26C24[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_18_s0/Q</td>
</tr>
<tr>
<td>5.707</td>
<td>2.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C7[2][A]</td>
<td>cpu_1/n2707_s2/I0</td>
</tr>
<tr>
<td>6.739</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C7[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2707_s2/F</td>
</tr>
<tr>
<td>8.028</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C7[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C7[1][A]</td>
<td>cpu_1/PC_OLD_18_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C7[1][A]</td>
<td>cpu_1/PC_OLD_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.119%; route: 4.205, 73.834%; tC2Q: 0.458, 8.047%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1755</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.757</td>
<td>2.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>cpu_1/n2733_s1/I0</td>
</tr>
<tr>
<td>6.383</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2733_s1/F</td>
</tr>
<tr>
<td>7.853</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_11_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td>cpu_1/PC_OLD_11_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C32[1][A]</td>
<td>cpu_1/PC_OLD_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 11.339%; route: 4.437, 80.360%; tC2Q: 0.458, 8.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1755</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.752</td>
<td>2.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C11[3][B]</td>
<td>cpu_1/n2721_s1/I0</td>
</tr>
<tr>
<td>6.378</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C11[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2721_s1/F</td>
</tr>
<tr>
<td>7.848</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_14_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11[0][B]</td>
<td>cpu_1/PC_OLD_14_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C11[0][B]</td>
<td>cpu_1/PC_OLD_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 11.348%; route: 4.432, 80.344%; tC2Q: 0.458, 8.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.122</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1755</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.757</td>
<td>2.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[2][A]</td>
<td>cpu_1/n2759_s2/I1</td>
</tr>
<tr>
<td>6.383</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2759_s2/F</td>
</tr>
<tr>
<td>7.204</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>cpu_1/PC_OLD_5_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>cpu_1/PC_OLD_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.849%; route: 3.788, 77.743%; tC2Q: 0.458, 9.408%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.122</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1755</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.757</td>
<td>2.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][A]</td>
<td>cpu_1/n2651_s1/I0</td>
</tr>
<tr>
<td>6.383</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2651_s1/F</td>
</tr>
<tr>
<td>7.204</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_31_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td>cpu_1/PC_OLD_31_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C27[1][A]</td>
<td>cpu_1/PC_OLD_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.849%; route: 3.788, 77.743%; tC2Q: 0.458, 9.408%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1755</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.752</td>
<td>2.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[2][A]</td>
<td>cpu_1/n2667_s2/I1</td>
</tr>
<tr>
<td>6.378</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2667_s2/F</td>
</tr>
<tr>
<td>7.199</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_28_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[0][B]</td>
<td>cpu_1/PC_OLD_28_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C26[0][B]</td>
<td>cpu_1/PC_OLD_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.861%; route: 3.783, 77.722%; tC2Q: 0.458, 9.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.134</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1755</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C26[0][A]</td>
<td>cpu_1/n2681_s1/I0</td>
</tr>
<tr>
<td>6.388</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2681_s1/F</td>
</tr>
<tr>
<td>7.192</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_24_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[1][A]</td>
<td>cpu_1/PC_OLD_24_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C25[1][A]</td>
<td>cpu_1/PC_OLD_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.881%; route: 3.776, 77.688%; tC2Q: 0.458, 9.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>cpu_1/PC_20_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R25C26[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_20_s0/Q</td>
</tr>
<tr>
<td>5.746</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[2][B]</td>
<td>cpu_1/n2699_s2/I0</td>
</tr>
<tr>
<td>6.845</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2699_s2/F</td>
</tr>
<tr>
<td>7.181</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[2][A]</td>
<td>cpu_1/PC_OLD_20_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C14[2][A]</td>
<td>cpu_1/PC_OLD_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.662%; route: 3.292, 67.887%; tC2Q: 0.458, 9.451%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>cpu_1/PC_20_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R25C26[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_20_s0/Q</td>
</tr>
<tr>
<td>5.724</td>
<td>2.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[0][B]</td>
<td>cpu_1/n2697_s1/I1</td>
</tr>
<tr>
<td>6.823</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2697_s1/F</td>
</tr>
<tr>
<td>7.159</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_20_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[0][A]</td>
<td>cpu_1/PC_OLD_20_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C14[0][A]</td>
<td>cpu_1/PC_OLD_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.768%; route: 3.270, 67.736%; tC2Q: 0.458, 9.495%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>cpu_1/PC_18_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R26C24[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_18_s0/Q</td>
</tr>
<tr>
<td>5.744</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C7[2][B]</td>
<td>cpu_1/n2705_s1/I1</td>
</tr>
<tr>
<td>6.776</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C7[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2705_s1/F</td>
</tr>
<tr>
<td>7.112</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C7[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_18_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C7[2][A]</td>
<td>cpu_1/PC_OLD_18_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C7[2][A]</td>
<td>cpu_1/PC_OLD_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.588%; route: 3.290, 68.825%; tC2Q: 0.458, 9.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][B]</td>
<td>cpu_1/PC_17_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R27C24[0][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_17_s0/Q</td>
</tr>
<tr>
<td>5.572</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C11[2][B]</td>
<td>cpu_1/n2711_s2/I0</td>
</tr>
<tr>
<td>6.671</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C11[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2711_s2/F</td>
</tr>
<tr>
<td>7.007</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C11[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C11[0][A]</td>
<td>cpu_1/PC_OLD_17_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C11[0][A]</td>
<td>cpu_1/PC_OLD_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.505%; route: 3.118, 66.692%; tC2Q: 0.458, 9.803%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.407</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>cpu_1/PC_0_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R23C23[1][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_0_s0/Q</td>
</tr>
<tr>
<td>5.550</td>
<td>2.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[2][B]</td>
<td>cpu_1/n2777_s1/I1</td>
</tr>
<tr>
<td>6.582</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C15[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2777_s1/F</td>
</tr>
<tr>
<td>6.919</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[1][A]</td>
<td>cpu_1/PC_OLD_0_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C15[1][A]</td>
<td>cpu_1/PC_OLD_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 22.500%; route: 3.096, 67.508%; tC2Q: 0.458, 9.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1755</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.757</td>
<td>2.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td>cpu_1/n2653_s2/I1</td>
</tr>
<tr>
<td>6.383</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2653_s2/F</td>
</tr>
<tr>
<td>6.873</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_31_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td>cpu_1/PC_OLD_31_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C27[2][A]</td>
<td>cpu_1/PC_OLD_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 13.785%; route: 3.457, 76.122%; tC2Q: 0.458, 10.093%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>cpu_1/PC_0_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R23C23[1][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_0_s0/Q</td>
</tr>
<tr>
<td>5.389</td>
<td>2.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[0][B]</td>
<td>cpu_1/n2779_s2/I0</td>
</tr>
<tr>
<td>6.488</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C14[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2779_s2/F</td>
</tr>
<tr>
<td>6.825</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[2][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[2][B]</td>
<td>cpu_1/PC_OLD_0_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C14[2][B]</td>
<td>cpu_1/PC_OLD_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 24.463%; route: 2.935, 65.335%; tC2Q: 0.458, 10.202%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1755</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[3][A]</td>
<td>cpu_1/n2753_s1/I0</td>
</tr>
<tr>
<td>6.388</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2753_s1/F</td>
</tr>
<tr>
<td>6.724</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_6_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[2][A]</td>
<td>cpu_1/PC_OLD_6_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C28[2][A]</td>
<td>cpu_1/PC_OLD_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 14.254%; route: 3.308, 75.310%; tC2Q: 0.458, 10.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1755</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][B]</td>
<td>cpu_1/n2755_s2/I1</td>
</tr>
<tr>
<td>6.388</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2755_s2/F</td>
</tr>
<tr>
<td>6.724</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td>cpu_1/PC_OLD_6_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C28[0][A]</td>
<td>cpu_1/PC_OLD_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 14.254%; route: 3.308, 75.310%; tC2Q: 0.458, 10.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1755</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[3][B]</td>
<td>cpu_1/n2749_s1/I0</td>
</tr>
<tr>
<td>6.388</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2749_s1/F</td>
</tr>
<tr>
<td>6.724</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_7_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>cpu_1/PC_OLD_7_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>cpu_1/PC_OLD_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 14.254%; route: 3.308, 75.310%; tC2Q: 0.458, 10.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1755</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td>cpu_1/n2751_s2/I1</td>
</tr>
<tr>
<td>6.388</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2751_s2/F</td>
</tr>
<tr>
<td>6.724</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>cpu_1/PC_OLD_7_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>cpu_1/PC_OLD_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 14.254%; route: 3.308, 75.310%; tC2Q: 0.458, 10.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1755</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][B]</td>
<td>cpu_1/n2745_s1/I0</td>
</tr>
<tr>
<td>6.388</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2745_s1/F</td>
</tr>
<tr>
<td>6.724</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_8_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>cpu_1/PC_OLD_8_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>cpu_1/PC_OLD_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 14.254%; route: 3.308, 75.310%; tC2Q: 0.458, 10.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1755</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[3][A]</td>
<td>cpu_1/n2747_s2/I1</td>
</tr>
<tr>
<td>6.388</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C31[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2747_s2/F</td>
</tr>
<tr>
<td>6.724</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>cpu_1/PC_OLD_8_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>cpu_1/PC_OLD_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 14.254%; route: 3.308, 75.310%; tC2Q: 0.458, 10.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1755</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[3][B]</td>
<td>cpu_1/n2739_s2/I1</td>
</tr>
<tr>
<td>6.388</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2739_s2/F</td>
</tr>
<tr>
<td>6.724</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td>cpu_1/PC_OLD_10_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C30[0][B]</td>
<td>cpu_1/PC_OLD_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 14.254%; route: 3.308, 75.310%; tC2Q: 0.458, 10.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/R_tmp_4_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[0][A]</td>
<td style=" font-weight:bold;">D1/R_tmp_4_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[0][A]</td>
<td>D1/R_tmp_4_s5/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/R_tmp_4_s5</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C40[0][A]</td>
<td>D1/R_tmp_4_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/R_tmp_3_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[0][B]</td>
<td style=" font-weight:bold;">D1/R_tmp_3_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[0][B]</td>
<td>D1/R_tmp_3_s5/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/R_tmp_3_s5</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C40[0][B]</td>
<td>D1/R_tmp_3_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/R_tmp_2_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[1][A]</td>
<td style=" font-weight:bold;">D1/R_tmp_2_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[1][A]</td>
<td>D1/R_tmp_2_s4/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/R_tmp_2_s4</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C40[1][A]</td>
<td>D1/R_tmp_2_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/G_tmp_5_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][B]</td>
<td style=" font-weight:bold;">D1/G_tmp_5_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][B]</td>
<td>D1/G_tmp_5_s5/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/G_tmp_5_s5</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C41[1][B]</td>
<td>D1/G_tmp_5_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/G_tmp_4_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[0][B]</td>
<td style=" font-weight:bold;">D1/G_tmp_4_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[0][B]</td>
<td>D1/G_tmp_4_s5/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/G_tmp_4_s5</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C40[0][B]</td>
<td>D1/G_tmp_4_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/G_tmp_3_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[0][A]</td>
<td style=" font-weight:bold;">D1/G_tmp_3_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[0][A]</td>
<td>D1/G_tmp_3_s4/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/G_tmp_3_s4</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C41[0][A]</td>
<td>D1/G_tmp_3_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/B_tmp_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td style=" font-weight:bold;">D1/B_tmp_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td>D1/B_tmp_4_s3/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/B_tmp_4_s3</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C41[0][A]</td>
<td>D1/B_tmp_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/B_tmp_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[0][B]</td>
<td style=" font-weight:bold;">D1/B_tmp_3_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[0][B]</td>
<td>D1/B_tmp_3_s3/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/B_tmp_3_s3</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C41[0][B]</td>
<td>D1/B_tmp_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/B_tmp_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[1][A]</td>
<td style=" font-weight:bold;">D1/B_tmp_2_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[1][A]</td>
<td>D1/B_tmp_2_s3/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/B_tmp_2_s3</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C41[1][A]</td>
<td>D1/B_tmp_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td>D1/LineCtr_0_s3/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_0_s3</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C34[1][A]</td>
<td>D1/LineCtr_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[1][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[1][B]</td>
<td>D1/LineCtr_1_s3/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_1_s3</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C34[1][B]</td>
<td>D1/LineCtr_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_5_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_5_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td>D1/LineCtr_5_s3/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_5_s3</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C34[1][B]</td>
<td>D1/LineCtr_5_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_8_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_8_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td>D1/LineCtr_8_s3/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_8_s3</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C34[1][B]</td>
<td>D1/LineCtr_8_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[2][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[2][A]</td>
<td>D1/LineCtr_2_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_2_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C34[2][A]</td>
<td>D1/LineCtr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>D1/LineCtr_3_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_3_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>D1/LineCtr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td>D1/LineCtr_4_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_4_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C35[0][B]</td>
<td>D1/LineCtr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>D1/LineCtr_6_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_6_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>D1/LineCtr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>D1/LineCtr_7_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_7_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>D1/LineCtr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>D1/LineCtr_9_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_9_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>D1/LineCtr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>D1/PixelCtr_10_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_10_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>D1/PixelCtr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[1][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[1][B]</td>
<td>D1/PixelCtr_0_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_0_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C35[1][B]</td>
<td>D1/PixelCtr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td>D1/PixelCtr_1_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C35[2][A]</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td>D1/PixelCtr_2_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_2_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C35[1][A]</td>
<td>D1/PixelCtr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[2][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[2][A]</td>
<td>D1/PixelCtr_3_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_3_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C35[2][A]</td>
<td>D1/PixelCtr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>D1/PixelCtr_4_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_4_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>D1/PixelCtr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>led_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>led_4_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>led_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>led_2_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>txCounter_22_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>txCounter_22_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>txCounter_22_s2/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>txCounter_14_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>txCounter_14_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>txCounter_14_s2/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>state_0_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>state_0_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>state_0_s3/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_1/keepDelayInstr_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_1/keepDelayInstr_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_1/keepDelayInstr_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_1/MEMWB_DMemOut_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_1/MEMWB_DMemOut_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_1/MEMWB_DMemOut_0_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_1/IFID_PC_11_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_1/IFID_PC_11_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_1/IFID_PC_11_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_1/EXMEM_BranchALUOut_15_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_1/EXMEM_BranchALUOut_15_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_1/EXMEM_BranchALUOut_15_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_1/cpu_regs/data[17]_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_1/cpu_regs/data[17]_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_1/cpu_regs/data[17]_30_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1983</td>
<td>clk_d</td>
<td>-9.167</td>
<td>0.262</td>
</tr>
<tr>
<td>1755</td>
<td>reset</td>
<td>27.240</td>
<td>2.971</td>
</tr>
<tr>
<td>520</td>
<td>imm_j[11]</td>
<td>17.193</td>
<td>3.857</td>
</tr>
<tr>
<td>517</td>
<td>imm_j[15]</td>
<td>19.049</td>
<td>3.543</td>
</tr>
<tr>
<td>273</td>
<td>EXMEM_ALUOut_31_11</td>
<td>26.111</td>
<td>2.479</td>
</tr>
<tr>
<td>262</td>
<td>imm_j[1]</td>
<td>16.805</td>
<td>3.653</td>
</tr>
<tr>
<td>261</td>
<td>imm_j[16]</td>
<td>18.799</td>
<td>3.813</td>
</tr>
<tr>
<td>220</td>
<td>dataOutTxt[2]</td>
<td>3.619</td>
<td>2.358</td>
</tr>
<tr>
<td>193</td>
<td>dataOutTxt[1]</td>
<td>4.244</td>
<td>4.912</td>
</tr>
<tr>
<td>185</td>
<td>dataOutTxt[0]</td>
<td>2.784</td>
<td>3.596</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R15C19</td>
<td>93.06%</td>
</tr>
<tr>
<td>R17C20</td>
<td>93.06%</td>
</tr>
<tr>
<td>R23C20</td>
<td>93.06%</td>
</tr>
<tr>
<td>R25C19</td>
<td>93.06%</td>
</tr>
<tr>
<td>R18C15</td>
<td>90.28%</td>
</tr>
<tr>
<td>R25C14</td>
<td>90.28%</td>
</tr>
<tr>
<td>R17C34</td>
<td>88.89%</td>
</tr>
<tr>
<td>R18C20</td>
<td>88.89%</td>
</tr>
<tr>
<td>R14C26</td>
<td>88.89%</td>
</tr>
<tr>
<td>R23C19</td>
<td>88.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
