
spi_f103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002cd0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08002ddc  08002ddc  00012ddc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002e3c  08002e3c  0002005c  2**0
                  CONTENTS
  4 .ARM          00000000  08002e3c  08002e3c  0002005c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002e3c  08002e3c  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002e3c  08002e3c  00012e3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002e40  08002e40  00012e40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08002e44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000020c  2000005c  08002ea0  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000268  08002ea0  00020268  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020085  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008d93  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000018cb  00000000  00000000  00028e5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000880  00000000  00000000  0002a728  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000685  00000000  00000000  0002afa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016654  00000000  00000000  0002b62d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000a499  00000000  00000000  00041c81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00081ece  00000000  00000000  0004c11a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002718  00000000  00000000  000cdfe8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  000d0700  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002dc4 	.word	0x08002dc4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08002dc4 	.word	0x08002dc4

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b094      	sub	sp, #80	; 0x50
 8000150:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000152:	f000 fa6d 	bl	8000630 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000156:	f000 f82b 	bl	80001b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015a:	f000 f8c1 	bl	80002e0 <MX_GPIO_Init>
  MX_SPI1_Init();
 800015e:	f000 f863 	bl	8000228 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8000162:	f000 f893 	bl	800028c <MX_USART2_UART_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {


	HAL_SPI_Receive_IT(&hspi1, (uint8_t*)spi_buf, 12);
 8000166:	1d3b      	adds	r3, r7, #4
 8000168:	220c      	movs	r2, #12
 800016a:	4619      	mov	r1, r3
 800016c:	480d      	ldr	r0, [pc, #52]	; (80001a4 <main+0x58>)
 800016e:	f001 fab5 	bl	80016dc <HAL_SPI_Receive_IT>
    HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000172:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000176:	480c      	ldr	r0, [pc, #48]	; (80001a8 <main+0x5c>)
 8000178:	f000 fe02 	bl	8000d80 <HAL_GPIO_TogglePin>
    HAL_Delay(50);
 800017c:	2032      	movs	r0, #50	; 0x32
 800017e:	f000 fab9 	bl	80006f4 <HAL_Delay>

	uart_buf_len = sprintf(uart_buff, spi_buf);
 8000182:	1d3a      	adds	r2, r7, #4
 8000184:	f107 0318 	add.w	r3, r7, #24
 8000188:	4611      	mov	r1, r2
 800018a:	4618      	mov	r0, r3
 800018c:	f002 f968 	bl	8002460 <siprintf>
 8000190:	64f8      	str	r0, [r7, #76]	; 0x4c
	HAL_UART_Transmit(&huart2, (uint8_t *)uart_buff, uart_buf_len, 100);
 8000192:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000194:	b29a      	uxth	r2, r3
 8000196:	f107 0118 	add.w	r1, r7, #24
 800019a:	2364      	movs	r3, #100	; 0x64
 800019c:	4803      	ldr	r0, [pc, #12]	; (80001ac <main+0x60>)
 800019e:	f001 ffe0 	bl	8002162 <HAL_UART_Transmit>
  {
 80001a2:	e7e0      	b.n	8000166 <main+0x1a>
 80001a4:	20000078 	.word	0x20000078
 80001a8:	40011000 	.word	0x40011000
 80001ac:	200000d0 	.word	0x200000d0

080001b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001b0:	b580      	push	{r7, lr}
 80001b2:	b090      	sub	sp, #64	; 0x40
 80001b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001b6:	f107 0318 	add.w	r3, r7, #24
 80001ba:	2228      	movs	r2, #40	; 0x28
 80001bc:	2100      	movs	r1, #0
 80001be:	4618      	mov	r0, r3
 80001c0:	f002 f96e 	bl	80024a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001c4:	1d3b      	adds	r3, r7, #4
 80001c6:	2200      	movs	r2, #0
 80001c8:	601a      	str	r2, [r3, #0]
 80001ca:	605a      	str	r2, [r3, #4]
 80001cc:	609a      	str	r2, [r3, #8]
 80001ce:	60da      	str	r2, [r3, #12]
 80001d0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001d2:	2302      	movs	r3, #2
 80001d4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001d6:	2301      	movs	r3, #1
 80001d8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80001da:	2310      	movs	r3, #16
 80001dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80001de:	2300      	movs	r3, #0
 80001e0:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001e2:	f107 0318 	add.w	r3, r7, #24
 80001e6:	4618      	mov	r0, r3
 80001e8:	f000 fde4 	bl	8000db4 <HAL_RCC_OscConfig>
 80001ec:	4603      	mov	r3, r0
 80001ee:	2b00      	cmp	r3, #0
 80001f0:	d001      	beq.n	80001f6 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80001f2:	f000 f8b5 	bl	8000360 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001f6:	230f      	movs	r3, #15
 80001f8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80001fa:	2300      	movs	r3, #0
 80001fc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001fe:	2300      	movs	r3, #0
 8000200:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000202:	2300      	movs	r3, #0
 8000204:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000206:	2300      	movs	r3, #0
 8000208:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800020a:	1d3b      	adds	r3, r7, #4
 800020c:	2100      	movs	r1, #0
 800020e:	4618      	mov	r0, r3
 8000210:	f001 f852 	bl	80012b8 <HAL_RCC_ClockConfig>
 8000214:	4603      	mov	r3, r0
 8000216:	2b00      	cmp	r3, #0
 8000218:	d001      	beq.n	800021e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800021a:	f000 f8a1 	bl	8000360 <Error_Handler>
  }
}
 800021e:	bf00      	nop
 8000220:	3740      	adds	r7, #64	; 0x40
 8000222:	46bd      	mov	sp, r7
 8000224:	bd80      	pop	{r7, pc}
	...

08000228 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000228:	b580      	push	{r7, lr}
 800022a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800022c:	4b15      	ldr	r3, [pc, #84]	; (8000284 <MX_SPI1_Init+0x5c>)
 800022e:	4a16      	ldr	r2, [pc, #88]	; (8000288 <MX_SPI1_Init+0x60>)
 8000230:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 8000232:	4b14      	ldr	r3, [pc, #80]	; (8000284 <MX_SPI1_Init+0x5c>)
 8000234:	2200      	movs	r2, #0
 8000236:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000238:	4b12      	ldr	r3, [pc, #72]	; (8000284 <MX_SPI1_Init+0x5c>)
 800023a:	2200      	movs	r2, #0
 800023c:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800023e:	4b11      	ldr	r3, [pc, #68]	; (8000284 <MX_SPI1_Init+0x5c>)
 8000240:	2200      	movs	r2, #0
 8000242:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000244:	4b0f      	ldr	r3, [pc, #60]	; (8000284 <MX_SPI1_Init+0x5c>)
 8000246:	2200      	movs	r2, #0
 8000248:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800024a:	4b0e      	ldr	r3, [pc, #56]	; (8000284 <MX_SPI1_Init+0x5c>)
 800024c:	2200      	movs	r2, #0
 800024e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000250:	4b0c      	ldr	r3, [pc, #48]	; (8000284 <MX_SPI1_Init+0x5c>)
 8000252:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000256:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000258:	4b0a      	ldr	r3, [pc, #40]	; (8000284 <MX_SPI1_Init+0x5c>)
 800025a:	2200      	movs	r2, #0
 800025c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800025e:	4b09      	ldr	r3, [pc, #36]	; (8000284 <MX_SPI1_Init+0x5c>)
 8000260:	2200      	movs	r2, #0
 8000262:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000264:	4b07      	ldr	r3, [pc, #28]	; (8000284 <MX_SPI1_Init+0x5c>)
 8000266:	2200      	movs	r2, #0
 8000268:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800026a:	4b06      	ldr	r3, [pc, #24]	; (8000284 <MX_SPI1_Init+0x5c>)
 800026c:	220a      	movs	r2, #10
 800026e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000270:	4804      	ldr	r0, [pc, #16]	; (8000284 <MX_SPI1_Init+0x5c>)
 8000272:	f001 f9af 	bl	80015d4 <HAL_SPI_Init>
 8000276:	4603      	mov	r3, r0
 8000278:	2b00      	cmp	r3, #0
 800027a:	d001      	beq.n	8000280 <MX_SPI1_Init+0x58>
  {
    Error_Handler();
 800027c:	f000 f870 	bl	8000360 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000280:	bf00      	nop
 8000282:	bd80      	pop	{r7, pc}
 8000284:	20000078 	.word	0x20000078
 8000288:	40013000 	.word	0x40013000

0800028c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800028c:	b580      	push	{r7, lr}
 800028e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000290:	4b11      	ldr	r3, [pc, #68]	; (80002d8 <MX_USART2_UART_Init+0x4c>)
 8000292:	4a12      	ldr	r2, [pc, #72]	; (80002dc <MX_USART2_UART_Init+0x50>)
 8000294:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000296:	4b10      	ldr	r3, [pc, #64]	; (80002d8 <MX_USART2_UART_Init+0x4c>)
 8000298:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800029c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800029e:	4b0e      	ldr	r3, [pc, #56]	; (80002d8 <MX_USART2_UART_Init+0x4c>)
 80002a0:	2200      	movs	r2, #0
 80002a2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80002a4:	4b0c      	ldr	r3, [pc, #48]	; (80002d8 <MX_USART2_UART_Init+0x4c>)
 80002a6:	2200      	movs	r2, #0
 80002a8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80002aa:	4b0b      	ldr	r3, [pc, #44]	; (80002d8 <MX_USART2_UART_Init+0x4c>)
 80002ac:	2200      	movs	r2, #0
 80002ae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80002b0:	4b09      	ldr	r3, [pc, #36]	; (80002d8 <MX_USART2_UART_Init+0x4c>)
 80002b2:	220c      	movs	r2, #12
 80002b4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80002b6:	4b08      	ldr	r3, [pc, #32]	; (80002d8 <MX_USART2_UART_Init+0x4c>)
 80002b8:	2200      	movs	r2, #0
 80002ba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80002bc:	4b06      	ldr	r3, [pc, #24]	; (80002d8 <MX_USART2_UART_Init+0x4c>)
 80002be:	2200      	movs	r2, #0
 80002c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80002c2:	4805      	ldr	r0, [pc, #20]	; (80002d8 <MX_USART2_UART_Init+0x4c>)
 80002c4:	f001 fefd 	bl	80020c2 <HAL_UART_Init>
 80002c8:	4603      	mov	r3, r0
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d001      	beq.n	80002d2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80002ce:	f000 f847 	bl	8000360 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80002d2:	bf00      	nop
 80002d4:	bd80      	pop	{r7, pc}
 80002d6:	bf00      	nop
 80002d8:	200000d0 	.word	0x200000d0
 80002dc:	40004400 	.word	0x40004400

080002e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002e0:	b580      	push	{r7, lr}
 80002e2:	b086      	sub	sp, #24
 80002e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002e6:	f107 0308 	add.w	r3, r7, #8
 80002ea:	2200      	movs	r2, #0
 80002ec:	601a      	str	r2, [r3, #0]
 80002ee:	605a      	str	r2, [r3, #4]
 80002f0:	609a      	str	r2, [r3, #8]
 80002f2:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80002f4:	4b18      	ldr	r3, [pc, #96]	; (8000358 <MX_GPIO_Init+0x78>)
 80002f6:	699b      	ldr	r3, [r3, #24]
 80002f8:	4a17      	ldr	r2, [pc, #92]	; (8000358 <MX_GPIO_Init+0x78>)
 80002fa:	f043 0310 	orr.w	r3, r3, #16
 80002fe:	6193      	str	r3, [r2, #24]
 8000300:	4b15      	ldr	r3, [pc, #84]	; (8000358 <MX_GPIO_Init+0x78>)
 8000302:	699b      	ldr	r3, [r3, #24]
 8000304:	f003 0310 	and.w	r3, r3, #16
 8000308:	607b      	str	r3, [r7, #4]
 800030a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800030c:	4b12      	ldr	r3, [pc, #72]	; (8000358 <MX_GPIO_Init+0x78>)
 800030e:	699b      	ldr	r3, [r3, #24]
 8000310:	4a11      	ldr	r2, [pc, #68]	; (8000358 <MX_GPIO_Init+0x78>)
 8000312:	f043 0304 	orr.w	r3, r3, #4
 8000316:	6193      	str	r3, [r2, #24]
 8000318:	4b0f      	ldr	r3, [pc, #60]	; (8000358 <MX_GPIO_Init+0x78>)
 800031a:	699b      	ldr	r3, [r3, #24]
 800031c:	f003 0304 	and.w	r3, r3, #4
 8000320:	603b      	str	r3, [r7, #0]
 8000322:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000324:	2200      	movs	r2, #0
 8000326:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800032a:	480c      	ldr	r0, [pc, #48]	; (800035c <MX_GPIO_Init+0x7c>)
 800032c:	f000 fd10 	bl	8000d50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000330:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000334:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000336:	2301      	movs	r3, #1
 8000338:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800033a:	2300      	movs	r3, #0
 800033c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800033e:	2302      	movs	r3, #2
 8000340:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000342:	f107 0308 	add.w	r3, r7, #8
 8000346:	4619      	mov	r1, r3
 8000348:	4804      	ldr	r0, [pc, #16]	; (800035c <MX_GPIO_Init+0x7c>)
 800034a:	f000 fb7d 	bl	8000a48 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800034e:	bf00      	nop
 8000350:	3718      	adds	r7, #24
 8000352:	46bd      	mov	sp, r7
 8000354:	bd80      	pop	{r7, pc}
 8000356:	bf00      	nop
 8000358:	40021000 	.word	0x40021000
 800035c:	40011000 	.word	0x40011000

08000360 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000360:	b480      	push	{r7}
 8000362:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000364:	b672      	cpsid	i
}
 8000366:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000368:	e7fe      	b.n	8000368 <Error_Handler+0x8>
	...

0800036c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800036c:	b480      	push	{r7}
 800036e:	b085      	sub	sp, #20
 8000370:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000372:	4b15      	ldr	r3, [pc, #84]	; (80003c8 <HAL_MspInit+0x5c>)
 8000374:	699b      	ldr	r3, [r3, #24]
 8000376:	4a14      	ldr	r2, [pc, #80]	; (80003c8 <HAL_MspInit+0x5c>)
 8000378:	f043 0301 	orr.w	r3, r3, #1
 800037c:	6193      	str	r3, [r2, #24]
 800037e:	4b12      	ldr	r3, [pc, #72]	; (80003c8 <HAL_MspInit+0x5c>)
 8000380:	699b      	ldr	r3, [r3, #24]
 8000382:	f003 0301 	and.w	r3, r3, #1
 8000386:	60bb      	str	r3, [r7, #8]
 8000388:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800038a:	4b0f      	ldr	r3, [pc, #60]	; (80003c8 <HAL_MspInit+0x5c>)
 800038c:	69db      	ldr	r3, [r3, #28]
 800038e:	4a0e      	ldr	r2, [pc, #56]	; (80003c8 <HAL_MspInit+0x5c>)
 8000390:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000394:	61d3      	str	r3, [r2, #28]
 8000396:	4b0c      	ldr	r3, [pc, #48]	; (80003c8 <HAL_MspInit+0x5c>)
 8000398:	69db      	ldr	r3, [r3, #28]
 800039a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800039e:	607b      	str	r3, [r7, #4]
 80003a0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80003a2:	4b0a      	ldr	r3, [pc, #40]	; (80003cc <HAL_MspInit+0x60>)
 80003a4:	685b      	ldr	r3, [r3, #4]
 80003a6:	60fb      	str	r3, [r7, #12]
 80003a8:	68fb      	ldr	r3, [r7, #12]
 80003aa:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80003ae:	60fb      	str	r3, [r7, #12]
 80003b0:	68fb      	ldr	r3, [r7, #12]
 80003b2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80003b6:	60fb      	str	r3, [r7, #12]
 80003b8:	4a04      	ldr	r2, [pc, #16]	; (80003cc <HAL_MspInit+0x60>)
 80003ba:	68fb      	ldr	r3, [r7, #12]
 80003bc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003be:	bf00      	nop
 80003c0:	3714      	adds	r7, #20
 80003c2:	46bd      	mov	sp, r7
 80003c4:	bc80      	pop	{r7}
 80003c6:	4770      	bx	lr
 80003c8:	40021000 	.word	0x40021000
 80003cc:	40010000 	.word	0x40010000

080003d0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80003d0:	b580      	push	{r7, lr}
 80003d2:	b088      	sub	sp, #32
 80003d4:	af00      	add	r7, sp, #0
 80003d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003d8:	f107 0310 	add.w	r3, r7, #16
 80003dc:	2200      	movs	r2, #0
 80003de:	601a      	str	r2, [r3, #0]
 80003e0:	605a      	str	r2, [r3, #4]
 80003e2:	609a      	str	r2, [r3, #8]
 80003e4:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	4a1f      	ldr	r2, [pc, #124]	; (8000468 <HAL_SPI_MspInit+0x98>)
 80003ec:	4293      	cmp	r3, r2
 80003ee:	d137      	bne.n	8000460 <HAL_SPI_MspInit+0x90>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80003f0:	4b1e      	ldr	r3, [pc, #120]	; (800046c <HAL_SPI_MspInit+0x9c>)
 80003f2:	699b      	ldr	r3, [r3, #24]
 80003f4:	4a1d      	ldr	r2, [pc, #116]	; (800046c <HAL_SPI_MspInit+0x9c>)
 80003f6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80003fa:	6193      	str	r3, [r2, #24]
 80003fc:	4b1b      	ldr	r3, [pc, #108]	; (800046c <HAL_SPI_MspInit+0x9c>)
 80003fe:	699b      	ldr	r3, [r3, #24]
 8000400:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000404:	60fb      	str	r3, [r7, #12]
 8000406:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000408:	4b18      	ldr	r3, [pc, #96]	; (800046c <HAL_SPI_MspInit+0x9c>)
 800040a:	699b      	ldr	r3, [r3, #24]
 800040c:	4a17      	ldr	r2, [pc, #92]	; (800046c <HAL_SPI_MspInit+0x9c>)
 800040e:	f043 0304 	orr.w	r3, r3, #4
 8000412:	6193      	str	r3, [r2, #24]
 8000414:	4b15      	ldr	r3, [pc, #84]	; (800046c <HAL_SPI_MspInit+0x9c>)
 8000416:	699b      	ldr	r3, [r3, #24]
 8000418:	f003 0304 	and.w	r3, r3, #4
 800041c:	60bb      	str	r3, [r7, #8]
 800041e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000420:	23a0      	movs	r3, #160	; 0xa0
 8000422:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000424:	2300      	movs	r3, #0
 8000426:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000428:	2300      	movs	r3, #0
 800042a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800042c:	f107 0310 	add.w	r3, r7, #16
 8000430:	4619      	mov	r1, r3
 8000432:	480f      	ldr	r0, [pc, #60]	; (8000470 <HAL_SPI_MspInit+0xa0>)
 8000434:	f000 fb08 	bl	8000a48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000438:	2340      	movs	r3, #64	; 0x40
 800043a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800043c:	2302      	movs	r3, #2
 800043e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000440:	2303      	movs	r3, #3
 8000442:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000444:	f107 0310 	add.w	r3, r7, #16
 8000448:	4619      	mov	r1, r3
 800044a:	4809      	ldr	r0, [pc, #36]	; (8000470 <HAL_SPI_MspInit+0xa0>)
 800044c:	f000 fafc 	bl	8000a48 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8000450:	2200      	movs	r2, #0
 8000452:	2100      	movs	r1, #0
 8000454:	2023      	movs	r0, #35	; 0x23
 8000456:	f000 fa48 	bl	80008ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800045a:	2023      	movs	r0, #35	; 0x23
 800045c:	f000 fa61 	bl	8000922 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000460:	bf00      	nop
 8000462:	3720      	adds	r7, #32
 8000464:	46bd      	mov	sp, r7
 8000466:	bd80      	pop	{r7, pc}
 8000468:	40013000 	.word	0x40013000
 800046c:	40021000 	.word	0x40021000
 8000470:	40010800 	.word	0x40010800

08000474 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	b088      	sub	sp, #32
 8000478:	af00      	add	r7, sp, #0
 800047a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800047c:	f107 0310 	add.w	r3, r7, #16
 8000480:	2200      	movs	r2, #0
 8000482:	601a      	str	r2, [r3, #0]
 8000484:	605a      	str	r2, [r3, #4]
 8000486:	609a      	str	r2, [r3, #8]
 8000488:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	681b      	ldr	r3, [r3, #0]
 800048e:	4a1b      	ldr	r2, [pc, #108]	; (80004fc <HAL_UART_MspInit+0x88>)
 8000490:	4293      	cmp	r3, r2
 8000492:	d12f      	bne.n	80004f4 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000494:	4b1a      	ldr	r3, [pc, #104]	; (8000500 <HAL_UART_MspInit+0x8c>)
 8000496:	69db      	ldr	r3, [r3, #28]
 8000498:	4a19      	ldr	r2, [pc, #100]	; (8000500 <HAL_UART_MspInit+0x8c>)
 800049a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800049e:	61d3      	str	r3, [r2, #28]
 80004a0:	4b17      	ldr	r3, [pc, #92]	; (8000500 <HAL_UART_MspInit+0x8c>)
 80004a2:	69db      	ldr	r3, [r3, #28]
 80004a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80004a8:	60fb      	str	r3, [r7, #12]
 80004aa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004ac:	4b14      	ldr	r3, [pc, #80]	; (8000500 <HAL_UART_MspInit+0x8c>)
 80004ae:	699b      	ldr	r3, [r3, #24]
 80004b0:	4a13      	ldr	r2, [pc, #76]	; (8000500 <HAL_UART_MspInit+0x8c>)
 80004b2:	f043 0304 	orr.w	r3, r3, #4
 80004b6:	6193      	str	r3, [r2, #24]
 80004b8:	4b11      	ldr	r3, [pc, #68]	; (8000500 <HAL_UART_MspInit+0x8c>)
 80004ba:	699b      	ldr	r3, [r3, #24]
 80004bc:	f003 0304 	and.w	r3, r3, #4
 80004c0:	60bb      	str	r3, [r7, #8]
 80004c2:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80004c4:	2304      	movs	r3, #4
 80004c6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004c8:	2302      	movs	r3, #2
 80004ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004cc:	2303      	movs	r3, #3
 80004ce:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004d0:	f107 0310 	add.w	r3, r7, #16
 80004d4:	4619      	mov	r1, r3
 80004d6:	480b      	ldr	r0, [pc, #44]	; (8000504 <HAL_UART_MspInit+0x90>)
 80004d8:	f000 fab6 	bl	8000a48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80004dc:	2308      	movs	r3, #8
 80004de:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004e0:	2300      	movs	r3, #0
 80004e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004e4:	2300      	movs	r3, #0
 80004e6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004e8:	f107 0310 	add.w	r3, r7, #16
 80004ec:	4619      	mov	r1, r3
 80004ee:	4805      	ldr	r0, [pc, #20]	; (8000504 <HAL_UART_MspInit+0x90>)
 80004f0:	f000 faaa 	bl	8000a48 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80004f4:	bf00      	nop
 80004f6:	3720      	adds	r7, #32
 80004f8:	46bd      	mov	sp, r7
 80004fa:	bd80      	pop	{r7, pc}
 80004fc:	40004400 	.word	0x40004400
 8000500:	40021000 	.word	0x40021000
 8000504:	40010800 	.word	0x40010800

08000508 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000508:	b480      	push	{r7}
 800050a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800050c:	e7fe      	b.n	800050c <NMI_Handler+0x4>

0800050e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800050e:	b480      	push	{r7}
 8000510:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000512:	e7fe      	b.n	8000512 <HardFault_Handler+0x4>

08000514 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000514:	b480      	push	{r7}
 8000516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000518:	e7fe      	b.n	8000518 <MemManage_Handler+0x4>

0800051a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800051a:	b480      	push	{r7}
 800051c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800051e:	e7fe      	b.n	800051e <BusFault_Handler+0x4>

08000520 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000520:	b480      	push	{r7}
 8000522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000524:	e7fe      	b.n	8000524 <UsageFault_Handler+0x4>

08000526 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000526:	b480      	push	{r7}
 8000528:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800052a:	bf00      	nop
 800052c:	46bd      	mov	sp, r7
 800052e:	bc80      	pop	{r7}
 8000530:	4770      	bx	lr

08000532 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000532:	b480      	push	{r7}
 8000534:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000536:	bf00      	nop
 8000538:	46bd      	mov	sp, r7
 800053a:	bc80      	pop	{r7}
 800053c:	4770      	bx	lr

0800053e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800053e:	b480      	push	{r7}
 8000540:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000542:	bf00      	nop
 8000544:	46bd      	mov	sp, r7
 8000546:	bc80      	pop	{r7}
 8000548:	4770      	bx	lr

0800054a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800054a:	b580      	push	{r7, lr}
 800054c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800054e:	f000 f8b5 	bl	80006bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000552:	bf00      	nop
 8000554:	bd80      	pop	{r7, pc}
	...

08000558 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 800055c:	4802      	ldr	r0, [pc, #8]	; (8000568 <SPI1_IRQHandler+0x10>)
 800055e:	f001 f9ef 	bl	8001940 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8000562:	bf00      	nop
 8000564:	bd80      	pop	{r7, pc}
 8000566:	bf00      	nop
 8000568:	20000078 	.word	0x20000078

0800056c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b086      	sub	sp, #24
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000574:	4a14      	ldr	r2, [pc, #80]	; (80005c8 <_sbrk+0x5c>)
 8000576:	4b15      	ldr	r3, [pc, #84]	; (80005cc <_sbrk+0x60>)
 8000578:	1ad3      	subs	r3, r2, r3
 800057a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800057c:	697b      	ldr	r3, [r7, #20]
 800057e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000580:	4b13      	ldr	r3, [pc, #76]	; (80005d0 <_sbrk+0x64>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	2b00      	cmp	r3, #0
 8000586:	d102      	bne.n	800058e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000588:	4b11      	ldr	r3, [pc, #68]	; (80005d0 <_sbrk+0x64>)
 800058a:	4a12      	ldr	r2, [pc, #72]	; (80005d4 <_sbrk+0x68>)
 800058c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800058e:	4b10      	ldr	r3, [pc, #64]	; (80005d0 <_sbrk+0x64>)
 8000590:	681a      	ldr	r2, [r3, #0]
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	4413      	add	r3, r2
 8000596:	693a      	ldr	r2, [r7, #16]
 8000598:	429a      	cmp	r2, r3
 800059a:	d207      	bcs.n	80005ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800059c:	f001 ff88 	bl	80024b0 <__errno>
 80005a0:	4603      	mov	r3, r0
 80005a2:	220c      	movs	r2, #12
 80005a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80005a6:	f04f 33ff 	mov.w	r3, #4294967295
 80005aa:	e009      	b.n	80005c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80005ac:	4b08      	ldr	r3, [pc, #32]	; (80005d0 <_sbrk+0x64>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80005b2:	4b07      	ldr	r3, [pc, #28]	; (80005d0 <_sbrk+0x64>)
 80005b4:	681a      	ldr	r2, [r3, #0]
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	4413      	add	r3, r2
 80005ba:	4a05      	ldr	r2, [pc, #20]	; (80005d0 <_sbrk+0x64>)
 80005bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80005be:	68fb      	ldr	r3, [r7, #12]
}
 80005c0:	4618      	mov	r0, r3
 80005c2:	3718      	adds	r7, #24
 80005c4:	46bd      	mov	sp, r7
 80005c6:	bd80      	pop	{r7, pc}
 80005c8:	20005000 	.word	0x20005000
 80005cc:	00000400 	.word	0x00000400
 80005d0:	20000118 	.word	0x20000118
 80005d4:	20000268 	.word	0x20000268

080005d8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80005d8:	b480      	push	{r7}
 80005da:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80005dc:	bf00      	nop
 80005de:	46bd      	mov	sp, r7
 80005e0:	bc80      	pop	{r7}
 80005e2:	4770      	bx	lr

080005e4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80005e4:	f7ff fff8 	bl	80005d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005e8:	480b      	ldr	r0, [pc, #44]	; (8000618 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80005ea:	490c      	ldr	r1, [pc, #48]	; (800061c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80005ec:	4a0c      	ldr	r2, [pc, #48]	; (8000620 <LoopFillZerobss+0x16>)
  movs r3, #0
 80005ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005f0:	e002      	b.n	80005f8 <LoopCopyDataInit>

080005f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005f6:	3304      	adds	r3, #4

080005f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005fc:	d3f9      	bcc.n	80005f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005fe:	4a09      	ldr	r2, [pc, #36]	; (8000624 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000600:	4c09      	ldr	r4, [pc, #36]	; (8000628 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000602:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000604:	e001      	b.n	800060a <LoopFillZerobss>

08000606 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000606:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000608:	3204      	adds	r2, #4

0800060a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800060a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800060c:	d3fb      	bcc.n	8000606 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800060e:	f001 ff55 	bl	80024bc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000612:	f7ff fd9b 	bl	800014c <main>
  bx lr
 8000616:	4770      	bx	lr
  ldr r0, =_sdata
 8000618:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800061c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000620:	08002e44 	.word	0x08002e44
  ldr r2, =_sbss
 8000624:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000628:	20000268 	.word	0x20000268

0800062c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800062c:	e7fe      	b.n	800062c <ADC1_2_IRQHandler>
	...

08000630 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000634:	4b08      	ldr	r3, [pc, #32]	; (8000658 <HAL_Init+0x28>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	4a07      	ldr	r2, [pc, #28]	; (8000658 <HAL_Init+0x28>)
 800063a:	f043 0310 	orr.w	r3, r3, #16
 800063e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000640:	2003      	movs	r0, #3
 8000642:	f000 f947 	bl	80008d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000646:	200f      	movs	r0, #15
 8000648:	f000 f808 	bl	800065c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800064c:	f7ff fe8e 	bl	800036c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000650:	2300      	movs	r3, #0
}
 8000652:	4618      	mov	r0, r3
 8000654:	bd80      	pop	{r7, pc}
 8000656:	bf00      	nop
 8000658:	40022000 	.word	0x40022000

0800065c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000664:	4b12      	ldr	r3, [pc, #72]	; (80006b0 <HAL_InitTick+0x54>)
 8000666:	681a      	ldr	r2, [r3, #0]
 8000668:	4b12      	ldr	r3, [pc, #72]	; (80006b4 <HAL_InitTick+0x58>)
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	4619      	mov	r1, r3
 800066e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000672:	fbb3 f3f1 	udiv	r3, r3, r1
 8000676:	fbb2 f3f3 	udiv	r3, r2, r3
 800067a:	4618      	mov	r0, r3
 800067c:	f000 f95f 	bl	800093e <HAL_SYSTICK_Config>
 8000680:	4603      	mov	r3, r0
 8000682:	2b00      	cmp	r3, #0
 8000684:	d001      	beq.n	800068a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000686:	2301      	movs	r3, #1
 8000688:	e00e      	b.n	80006a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	2b0f      	cmp	r3, #15
 800068e:	d80a      	bhi.n	80006a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000690:	2200      	movs	r2, #0
 8000692:	6879      	ldr	r1, [r7, #4]
 8000694:	f04f 30ff 	mov.w	r0, #4294967295
 8000698:	f000 f927 	bl	80008ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800069c:	4a06      	ldr	r2, [pc, #24]	; (80006b8 <HAL_InitTick+0x5c>)
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80006a2:	2300      	movs	r3, #0
 80006a4:	e000      	b.n	80006a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80006a6:	2301      	movs	r3, #1
}
 80006a8:	4618      	mov	r0, r3
 80006aa:	3708      	adds	r7, #8
 80006ac:	46bd      	mov	sp, r7
 80006ae:	bd80      	pop	{r7, pc}
 80006b0:	20000000 	.word	0x20000000
 80006b4:	20000008 	.word	0x20000008
 80006b8:	20000004 	.word	0x20000004

080006bc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006bc:	b480      	push	{r7}
 80006be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006c0:	4b05      	ldr	r3, [pc, #20]	; (80006d8 <HAL_IncTick+0x1c>)
 80006c2:	781b      	ldrb	r3, [r3, #0]
 80006c4:	461a      	mov	r2, r3
 80006c6:	4b05      	ldr	r3, [pc, #20]	; (80006dc <HAL_IncTick+0x20>)
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	4413      	add	r3, r2
 80006cc:	4a03      	ldr	r2, [pc, #12]	; (80006dc <HAL_IncTick+0x20>)
 80006ce:	6013      	str	r3, [r2, #0]
}
 80006d0:	bf00      	nop
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bc80      	pop	{r7}
 80006d6:	4770      	bx	lr
 80006d8:	20000008 	.word	0x20000008
 80006dc:	2000011c 	.word	0x2000011c

080006e0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006e0:	b480      	push	{r7}
 80006e2:	af00      	add	r7, sp, #0
  return uwTick;
 80006e4:	4b02      	ldr	r3, [pc, #8]	; (80006f0 <HAL_GetTick+0x10>)
 80006e6:	681b      	ldr	r3, [r3, #0]
}
 80006e8:	4618      	mov	r0, r3
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bc80      	pop	{r7}
 80006ee:	4770      	bx	lr
 80006f0:	2000011c 	.word	0x2000011c

080006f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b084      	sub	sp, #16
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80006fc:	f7ff fff0 	bl	80006e0 <HAL_GetTick>
 8000700:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000706:	68fb      	ldr	r3, [r7, #12]
 8000708:	f1b3 3fff 	cmp.w	r3, #4294967295
 800070c:	d005      	beq.n	800071a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800070e:	4b0a      	ldr	r3, [pc, #40]	; (8000738 <HAL_Delay+0x44>)
 8000710:	781b      	ldrb	r3, [r3, #0]
 8000712:	461a      	mov	r2, r3
 8000714:	68fb      	ldr	r3, [r7, #12]
 8000716:	4413      	add	r3, r2
 8000718:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800071a:	bf00      	nop
 800071c:	f7ff ffe0 	bl	80006e0 <HAL_GetTick>
 8000720:	4602      	mov	r2, r0
 8000722:	68bb      	ldr	r3, [r7, #8]
 8000724:	1ad3      	subs	r3, r2, r3
 8000726:	68fa      	ldr	r2, [r7, #12]
 8000728:	429a      	cmp	r2, r3
 800072a:	d8f7      	bhi.n	800071c <HAL_Delay+0x28>
  {
  }
}
 800072c:	bf00      	nop
 800072e:	bf00      	nop
 8000730:	3710      	adds	r7, #16
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}
 8000736:	bf00      	nop
 8000738:	20000008 	.word	0x20000008

0800073c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800073c:	b480      	push	{r7}
 800073e:	b085      	sub	sp, #20
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	f003 0307 	and.w	r3, r3, #7
 800074a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800074c:	4b0c      	ldr	r3, [pc, #48]	; (8000780 <__NVIC_SetPriorityGrouping+0x44>)
 800074e:	68db      	ldr	r3, [r3, #12]
 8000750:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000752:	68ba      	ldr	r2, [r7, #8]
 8000754:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000758:	4013      	ands	r3, r2
 800075a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800075c:	68fb      	ldr	r3, [r7, #12]
 800075e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000760:	68bb      	ldr	r3, [r7, #8]
 8000762:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000764:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000768:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800076c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800076e:	4a04      	ldr	r2, [pc, #16]	; (8000780 <__NVIC_SetPriorityGrouping+0x44>)
 8000770:	68bb      	ldr	r3, [r7, #8]
 8000772:	60d3      	str	r3, [r2, #12]
}
 8000774:	bf00      	nop
 8000776:	3714      	adds	r7, #20
 8000778:	46bd      	mov	sp, r7
 800077a:	bc80      	pop	{r7}
 800077c:	4770      	bx	lr
 800077e:	bf00      	nop
 8000780:	e000ed00 	.word	0xe000ed00

08000784 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000784:	b480      	push	{r7}
 8000786:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000788:	4b04      	ldr	r3, [pc, #16]	; (800079c <__NVIC_GetPriorityGrouping+0x18>)
 800078a:	68db      	ldr	r3, [r3, #12]
 800078c:	0a1b      	lsrs	r3, r3, #8
 800078e:	f003 0307 	and.w	r3, r3, #7
}
 8000792:	4618      	mov	r0, r3
 8000794:	46bd      	mov	sp, r7
 8000796:	bc80      	pop	{r7}
 8000798:	4770      	bx	lr
 800079a:	bf00      	nop
 800079c:	e000ed00 	.word	0xe000ed00

080007a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007a0:	b480      	push	{r7}
 80007a2:	b083      	sub	sp, #12
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	4603      	mov	r3, r0
 80007a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	db0b      	blt.n	80007ca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80007b2:	79fb      	ldrb	r3, [r7, #7]
 80007b4:	f003 021f 	and.w	r2, r3, #31
 80007b8:	4906      	ldr	r1, [pc, #24]	; (80007d4 <__NVIC_EnableIRQ+0x34>)
 80007ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007be:	095b      	lsrs	r3, r3, #5
 80007c0:	2001      	movs	r0, #1
 80007c2:	fa00 f202 	lsl.w	r2, r0, r2
 80007c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80007ca:	bf00      	nop
 80007cc:	370c      	adds	r7, #12
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bc80      	pop	{r7}
 80007d2:	4770      	bx	lr
 80007d4:	e000e100 	.word	0xe000e100

080007d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007d8:	b480      	push	{r7}
 80007da:	b083      	sub	sp, #12
 80007dc:	af00      	add	r7, sp, #0
 80007de:	4603      	mov	r3, r0
 80007e0:	6039      	str	r1, [r7, #0]
 80007e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	db0a      	blt.n	8000802 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007ec:	683b      	ldr	r3, [r7, #0]
 80007ee:	b2da      	uxtb	r2, r3
 80007f0:	490c      	ldr	r1, [pc, #48]	; (8000824 <__NVIC_SetPriority+0x4c>)
 80007f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007f6:	0112      	lsls	r2, r2, #4
 80007f8:	b2d2      	uxtb	r2, r2
 80007fa:	440b      	add	r3, r1
 80007fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000800:	e00a      	b.n	8000818 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000802:	683b      	ldr	r3, [r7, #0]
 8000804:	b2da      	uxtb	r2, r3
 8000806:	4908      	ldr	r1, [pc, #32]	; (8000828 <__NVIC_SetPriority+0x50>)
 8000808:	79fb      	ldrb	r3, [r7, #7]
 800080a:	f003 030f 	and.w	r3, r3, #15
 800080e:	3b04      	subs	r3, #4
 8000810:	0112      	lsls	r2, r2, #4
 8000812:	b2d2      	uxtb	r2, r2
 8000814:	440b      	add	r3, r1
 8000816:	761a      	strb	r2, [r3, #24]
}
 8000818:	bf00      	nop
 800081a:	370c      	adds	r7, #12
 800081c:	46bd      	mov	sp, r7
 800081e:	bc80      	pop	{r7}
 8000820:	4770      	bx	lr
 8000822:	bf00      	nop
 8000824:	e000e100 	.word	0xe000e100
 8000828:	e000ed00 	.word	0xe000ed00

0800082c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800082c:	b480      	push	{r7}
 800082e:	b089      	sub	sp, #36	; 0x24
 8000830:	af00      	add	r7, sp, #0
 8000832:	60f8      	str	r0, [r7, #12]
 8000834:	60b9      	str	r1, [r7, #8]
 8000836:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000838:	68fb      	ldr	r3, [r7, #12]
 800083a:	f003 0307 	and.w	r3, r3, #7
 800083e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000840:	69fb      	ldr	r3, [r7, #28]
 8000842:	f1c3 0307 	rsb	r3, r3, #7
 8000846:	2b04      	cmp	r3, #4
 8000848:	bf28      	it	cs
 800084a:	2304      	movcs	r3, #4
 800084c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800084e:	69fb      	ldr	r3, [r7, #28]
 8000850:	3304      	adds	r3, #4
 8000852:	2b06      	cmp	r3, #6
 8000854:	d902      	bls.n	800085c <NVIC_EncodePriority+0x30>
 8000856:	69fb      	ldr	r3, [r7, #28]
 8000858:	3b03      	subs	r3, #3
 800085a:	e000      	b.n	800085e <NVIC_EncodePriority+0x32>
 800085c:	2300      	movs	r3, #0
 800085e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000860:	f04f 32ff 	mov.w	r2, #4294967295
 8000864:	69bb      	ldr	r3, [r7, #24]
 8000866:	fa02 f303 	lsl.w	r3, r2, r3
 800086a:	43da      	mvns	r2, r3
 800086c:	68bb      	ldr	r3, [r7, #8]
 800086e:	401a      	ands	r2, r3
 8000870:	697b      	ldr	r3, [r7, #20]
 8000872:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000874:	f04f 31ff 	mov.w	r1, #4294967295
 8000878:	697b      	ldr	r3, [r7, #20]
 800087a:	fa01 f303 	lsl.w	r3, r1, r3
 800087e:	43d9      	mvns	r1, r3
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000884:	4313      	orrs	r3, r2
         );
}
 8000886:	4618      	mov	r0, r3
 8000888:	3724      	adds	r7, #36	; 0x24
 800088a:	46bd      	mov	sp, r7
 800088c:	bc80      	pop	{r7}
 800088e:	4770      	bx	lr

08000890 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b082      	sub	sp, #8
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	3b01      	subs	r3, #1
 800089c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80008a0:	d301      	bcc.n	80008a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008a2:	2301      	movs	r3, #1
 80008a4:	e00f      	b.n	80008c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008a6:	4a0a      	ldr	r2, [pc, #40]	; (80008d0 <SysTick_Config+0x40>)
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	3b01      	subs	r3, #1
 80008ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008ae:	210f      	movs	r1, #15
 80008b0:	f04f 30ff 	mov.w	r0, #4294967295
 80008b4:	f7ff ff90 	bl	80007d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008b8:	4b05      	ldr	r3, [pc, #20]	; (80008d0 <SysTick_Config+0x40>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008be:	4b04      	ldr	r3, [pc, #16]	; (80008d0 <SysTick_Config+0x40>)
 80008c0:	2207      	movs	r2, #7
 80008c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008c4:	2300      	movs	r3, #0
}
 80008c6:	4618      	mov	r0, r3
 80008c8:	3708      	adds	r7, #8
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bd80      	pop	{r7, pc}
 80008ce:	bf00      	nop
 80008d0:	e000e010 	.word	0xe000e010

080008d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b082      	sub	sp, #8
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008dc:	6878      	ldr	r0, [r7, #4]
 80008de:	f7ff ff2d 	bl	800073c <__NVIC_SetPriorityGrouping>
}
 80008e2:	bf00      	nop
 80008e4:	3708      	adds	r7, #8
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}

080008ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80008ea:	b580      	push	{r7, lr}
 80008ec:	b086      	sub	sp, #24
 80008ee:	af00      	add	r7, sp, #0
 80008f0:	4603      	mov	r3, r0
 80008f2:	60b9      	str	r1, [r7, #8]
 80008f4:	607a      	str	r2, [r7, #4]
 80008f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80008f8:	2300      	movs	r3, #0
 80008fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80008fc:	f7ff ff42 	bl	8000784 <__NVIC_GetPriorityGrouping>
 8000900:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000902:	687a      	ldr	r2, [r7, #4]
 8000904:	68b9      	ldr	r1, [r7, #8]
 8000906:	6978      	ldr	r0, [r7, #20]
 8000908:	f7ff ff90 	bl	800082c <NVIC_EncodePriority>
 800090c:	4602      	mov	r2, r0
 800090e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000912:	4611      	mov	r1, r2
 8000914:	4618      	mov	r0, r3
 8000916:	f7ff ff5f 	bl	80007d8 <__NVIC_SetPriority>
}
 800091a:	bf00      	nop
 800091c:	3718      	adds	r7, #24
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}

08000922 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000922:	b580      	push	{r7, lr}
 8000924:	b082      	sub	sp, #8
 8000926:	af00      	add	r7, sp, #0
 8000928:	4603      	mov	r3, r0
 800092a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800092c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000930:	4618      	mov	r0, r3
 8000932:	f7ff ff35 	bl	80007a0 <__NVIC_EnableIRQ>
}
 8000936:	bf00      	nop
 8000938:	3708      	adds	r7, #8
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}

0800093e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800093e:	b580      	push	{r7, lr}
 8000940:	b082      	sub	sp, #8
 8000942:	af00      	add	r7, sp, #0
 8000944:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000946:	6878      	ldr	r0, [r7, #4]
 8000948:	f7ff ffa2 	bl	8000890 <SysTick_Config>
 800094c:	4603      	mov	r3, r0
}
 800094e:	4618      	mov	r0, r3
 8000950:	3708      	adds	r7, #8
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}
	...

08000958 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000958:	b580      	push	{r7, lr}
 800095a:	b084      	sub	sp, #16
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000960:	2300      	movs	r3, #0
 8000962:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800096a:	b2db      	uxtb	r3, r3
 800096c:	2b02      	cmp	r3, #2
 800096e:	d005      	beq.n	800097c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	2204      	movs	r2, #4
 8000974:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000976:	2301      	movs	r3, #1
 8000978:	73fb      	strb	r3, [r7, #15]
 800097a:	e051      	b.n	8000a20 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	681a      	ldr	r2, [r3, #0]
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	f022 020e 	bic.w	r2, r2, #14
 800098a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	681a      	ldr	r2, [r3, #0]
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	f022 0201 	bic.w	r2, r2, #1
 800099a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	4a22      	ldr	r2, [pc, #136]	; (8000a2c <HAL_DMA_Abort_IT+0xd4>)
 80009a2:	4293      	cmp	r3, r2
 80009a4:	d029      	beq.n	80009fa <HAL_DMA_Abort_IT+0xa2>
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	4a21      	ldr	r2, [pc, #132]	; (8000a30 <HAL_DMA_Abort_IT+0xd8>)
 80009ac:	4293      	cmp	r3, r2
 80009ae:	d022      	beq.n	80009f6 <HAL_DMA_Abort_IT+0x9e>
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	4a1f      	ldr	r2, [pc, #124]	; (8000a34 <HAL_DMA_Abort_IT+0xdc>)
 80009b6:	4293      	cmp	r3, r2
 80009b8:	d01a      	beq.n	80009f0 <HAL_DMA_Abort_IT+0x98>
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	4a1e      	ldr	r2, [pc, #120]	; (8000a38 <HAL_DMA_Abort_IT+0xe0>)
 80009c0:	4293      	cmp	r3, r2
 80009c2:	d012      	beq.n	80009ea <HAL_DMA_Abort_IT+0x92>
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	4a1c      	ldr	r2, [pc, #112]	; (8000a3c <HAL_DMA_Abort_IT+0xe4>)
 80009ca:	4293      	cmp	r3, r2
 80009cc:	d00a      	beq.n	80009e4 <HAL_DMA_Abort_IT+0x8c>
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	4a1b      	ldr	r2, [pc, #108]	; (8000a40 <HAL_DMA_Abort_IT+0xe8>)
 80009d4:	4293      	cmp	r3, r2
 80009d6:	d102      	bne.n	80009de <HAL_DMA_Abort_IT+0x86>
 80009d8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80009dc:	e00e      	b.n	80009fc <HAL_DMA_Abort_IT+0xa4>
 80009de:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80009e2:	e00b      	b.n	80009fc <HAL_DMA_Abort_IT+0xa4>
 80009e4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80009e8:	e008      	b.n	80009fc <HAL_DMA_Abort_IT+0xa4>
 80009ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80009ee:	e005      	b.n	80009fc <HAL_DMA_Abort_IT+0xa4>
 80009f0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80009f4:	e002      	b.n	80009fc <HAL_DMA_Abort_IT+0xa4>
 80009f6:	2310      	movs	r3, #16
 80009f8:	e000      	b.n	80009fc <HAL_DMA_Abort_IT+0xa4>
 80009fa:	2301      	movs	r3, #1
 80009fc:	4a11      	ldr	r2, [pc, #68]	; (8000a44 <HAL_DMA_Abort_IT+0xec>)
 80009fe:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	2201      	movs	r2, #1
 8000a04:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d003      	beq.n	8000a20 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a1c:	6878      	ldr	r0, [r7, #4]
 8000a1e:	4798      	blx	r3
    } 
  }
  return status;
 8000a20:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a22:	4618      	mov	r0, r3
 8000a24:	3710      	adds	r7, #16
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}
 8000a2a:	bf00      	nop
 8000a2c:	40020008 	.word	0x40020008
 8000a30:	4002001c 	.word	0x4002001c
 8000a34:	40020030 	.word	0x40020030
 8000a38:	40020044 	.word	0x40020044
 8000a3c:	40020058 	.word	0x40020058
 8000a40:	4002006c 	.word	0x4002006c
 8000a44:	40020000 	.word	0x40020000

08000a48 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	b08b      	sub	sp, #44	; 0x2c
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
 8000a50:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a52:	2300      	movs	r3, #0
 8000a54:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000a56:	2300      	movs	r3, #0
 8000a58:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a5a:	e169      	b.n	8000d30 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000a5c:	2201      	movs	r2, #1
 8000a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a60:	fa02 f303 	lsl.w	r3, r2, r3
 8000a64:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a66:	683b      	ldr	r3, [r7, #0]
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	69fa      	ldr	r2, [r7, #28]
 8000a6c:	4013      	ands	r3, r2
 8000a6e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000a70:	69ba      	ldr	r2, [r7, #24]
 8000a72:	69fb      	ldr	r3, [r7, #28]
 8000a74:	429a      	cmp	r2, r3
 8000a76:	f040 8158 	bne.w	8000d2a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000a7a:	683b      	ldr	r3, [r7, #0]
 8000a7c:	685b      	ldr	r3, [r3, #4]
 8000a7e:	4a9a      	ldr	r2, [pc, #616]	; (8000ce8 <HAL_GPIO_Init+0x2a0>)
 8000a80:	4293      	cmp	r3, r2
 8000a82:	d05e      	beq.n	8000b42 <HAL_GPIO_Init+0xfa>
 8000a84:	4a98      	ldr	r2, [pc, #608]	; (8000ce8 <HAL_GPIO_Init+0x2a0>)
 8000a86:	4293      	cmp	r3, r2
 8000a88:	d875      	bhi.n	8000b76 <HAL_GPIO_Init+0x12e>
 8000a8a:	4a98      	ldr	r2, [pc, #608]	; (8000cec <HAL_GPIO_Init+0x2a4>)
 8000a8c:	4293      	cmp	r3, r2
 8000a8e:	d058      	beq.n	8000b42 <HAL_GPIO_Init+0xfa>
 8000a90:	4a96      	ldr	r2, [pc, #600]	; (8000cec <HAL_GPIO_Init+0x2a4>)
 8000a92:	4293      	cmp	r3, r2
 8000a94:	d86f      	bhi.n	8000b76 <HAL_GPIO_Init+0x12e>
 8000a96:	4a96      	ldr	r2, [pc, #600]	; (8000cf0 <HAL_GPIO_Init+0x2a8>)
 8000a98:	4293      	cmp	r3, r2
 8000a9a:	d052      	beq.n	8000b42 <HAL_GPIO_Init+0xfa>
 8000a9c:	4a94      	ldr	r2, [pc, #592]	; (8000cf0 <HAL_GPIO_Init+0x2a8>)
 8000a9e:	4293      	cmp	r3, r2
 8000aa0:	d869      	bhi.n	8000b76 <HAL_GPIO_Init+0x12e>
 8000aa2:	4a94      	ldr	r2, [pc, #592]	; (8000cf4 <HAL_GPIO_Init+0x2ac>)
 8000aa4:	4293      	cmp	r3, r2
 8000aa6:	d04c      	beq.n	8000b42 <HAL_GPIO_Init+0xfa>
 8000aa8:	4a92      	ldr	r2, [pc, #584]	; (8000cf4 <HAL_GPIO_Init+0x2ac>)
 8000aaa:	4293      	cmp	r3, r2
 8000aac:	d863      	bhi.n	8000b76 <HAL_GPIO_Init+0x12e>
 8000aae:	4a92      	ldr	r2, [pc, #584]	; (8000cf8 <HAL_GPIO_Init+0x2b0>)
 8000ab0:	4293      	cmp	r3, r2
 8000ab2:	d046      	beq.n	8000b42 <HAL_GPIO_Init+0xfa>
 8000ab4:	4a90      	ldr	r2, [pc, #576]	; (8000cf8 <HAL_GPIO_Init+0x2b0>)
 8000ab6:	4293      	cmp	r3, r2
 8000ab8:	d85d      	bhi.n	8000b76 <HAL_GPIO_Init+0x12e>
 8000aba:	2b12      	cmp	r3, #18
 8000abc:	d82a      	bhi.n	8000b14 <HAL_GPIO_Init+0xcc>
 8000abe:	2b12      	cmp	r3, #18
 8000ac0:	d859      	bhi.n	8000b76 <HAL_GPIO_Init+0x12e>
 8000ac2:	a201      	add	r2, pc, #4	; (adr r2, 8000ac8 <HAL_GPIO_Init+0x80>)
 8000ac4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ac8:	08000b43 	.word	0x08000b43
 8000acc:	08000b1d 	.word	0x08000b1d
 8000ad0:	08000b2f 	.word	0x08000b2f
 8000ad4:	08000b71 	.word	0x08000b71
 8000ad8:	08000b77 	.word	0x08000b77
 8000adc:	08000b77 	.word	0x08000b77
 8000ae0:	08000b77 	.word	0x08000b77
 8000ae4:	08000b77 	.word	0x08000b77
 8000ae8:	08000b77 	.word	0x08000b77
 8000aec:	08000b77 	.word	0x08000b77
 8000af0:	08000b77 	.word	0x08000b77
 8000af4:	08000b77 	.word	0x08000b77
 8000af8:	08000b77 	.word	0x08000b77
 8000afc:	08000b77 	.word	0x08000b77
 8000b00:	08000b77 	.word	0x08000b77
 8000b04:	08000b77 	.word	0x08000b77
 8000b08:	08000b77 	.word	0x08000b77
 8000b0c:	08000b25 	.word	0x08000b25
 8000b10:	08000b39 	.word	0x08000b39
 8000b14:	4a79      	ldr	r2, [pc, #484]	; (8000cfc <HAL_GPIO_Init+0x2b4>)
 8000b16:	4293      	cmp	r3, r2
 8000b18:	d013      	beq.n	8000b42 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000b1a:	e02c      	b.n	8000b76 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000b1c:	683b      	ldr	r3, [r7, #0]
 8000b1e:	68db      	ldr	r3, [r3, #12]
 8000b20:	623b      	str	r3, [r7, #32]
          break;
 8000b22:	e029      	b.n	8000b78 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000b24:	683b      	ldr	r3, [r7, #0]
 8000b26:	68db      	ldr	r3, [r3, #12]
 8000b28:	3304      	adds	r3, #4
 8000b2a:	623b      	str	r3, [r7, #32]
          break;
 8000b2c:	e024      	b.n	8000b78 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000b2e:	683b      	ldr	r3, [r7, #0]
 8000b30:	68db      	ldr	r3, [r3, #12]
 8000b32:	3308      	adds	r3, #8
 8000b34:	623b      	str	r3, [r7, #32]
          break;
 8000b36:	e01f      	b.n	8000b78 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000b38:	683b      	ldr	r3, [r7, #0]
 8000b3a:	68db      	ldr	r3, [r3, #12]
 8000b3c:	330c      	adds	r3, #12
 8000b3e:	623b      	str	r3, [r7, #32]
          break;
 8000b40:	e01a      	b.n	8000b78 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000b42:	683b      	ldr	r3, [r7, #0]
 8000b44:	689b      	ldr	r3, [r3, #8]
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d102      	bne.n	8000b50 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000b4a:	2304      	movs	r3, #4
 8000b4c:	623b      	str	r3, [r7, #32]
          break;
 8000b4e:	e013      	b.n	8000b78 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000b50:	683b      	ldr	r3, [r7, #0]
 8000b52:	689b      	ldr	r3, [r3, #8]
 8000b54:	2b01      	cmp	r3, #1
 8000b56:	d105      	bne.n	8000b64 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b58:	2308      	movs	r3, #8
 8000b5a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	69fa      	ldr	r2, [r7, #28]
 8000b60:	611a      	str	r2, [r3, #16]
          break;
 8000b62:	e009      	b.n	8000b78 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b64:	2308      	movs	r3, #8
 8000b66:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	69fa      	ldr	r2, [r7, #28]
 8000b6c:	615a      	str	r2, [r3, #20]
          break;
 8000b6e:	e003      	b.n	8000b78 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000b70:	2300      	movs	r3, #0
 8000b72:	623b      	str	r3, [r7, #32]
          break;
 8000b74:	e000      	b.n	8000b78 <HAL_GPIO_Init+0x130>
          break;
 8000b76:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000b78:	69bb      	ldr	r3, [r7, #24]
 8000b7a:	2bff      	cmp	r3, #255	; 0xff
 8000b7c:	d801      	bhi.n	8000b82 <HAL_GPIO_Init+0x13a>
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	e001      	b.n	8000b86 <HAL_GPIO_Init+0x13e>
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	3304      	adds	r3, #4
 8000b86:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000b88:	69bb      	ldr	r3, [r7, #24]
 8000b8a:	2bff      	cmp	r3, #255	; 0xff
 8000b8c:	d802      	bhi.n	8000b94 <HAL_GPIO_Init+0x14c>
 8000b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b90:	009b      	lsls	r3, r3, #2
 8000b92:	e002      	b.n	8000b9a <HAL_GPIO_Init+0x152>
 8000b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b96:	3b08      	subs	r3, #8
 8000b98:	009b      	lsls	r3, r3, #2
 8000b9a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000b9c:	697b      	ldr	r3, [r7, #20]
 8000b9e:	681a      	ldr	r2, [r3, #0]
 8000ba0:	210f      	movs	r1, #15
 8000ba2:	693b      	ldr	r3, [r7, #16]
 8000ba4:	fa01 f303 	lsl.w	r3, r1, r3
 8000ba8:	43db      	mvns	r3, r3
 8000baa:	401a      	ands	r2, r3
 8000bac:	6a39      	ldr	r1, [r7, #32]
 8000bae:	693b      	ldr	r3, [r7, #16]
 8000bb0:	fa01 f303 	lsl.w	r3, r1, r3
 8000bb4:	431a      	orrs	r2, r3
 8000bb6:	697b      	ldr	r3, [r7, #20]
 8000bb8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000bba:	683b      	ldr	r3, [r7, #0]
 8000bbc:	685b      	ldr	r3, [r3, #4]
 8000bbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	f000 80b1 	beq.w	8000d2a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000bc8:	4b4d      	ldr	r3, [pc, #308]	; (8000d00 <HAL_GPIO_Init+0x2b8>)
 8000bca:	699b      	ldr	r3, [r3, #24]
 8000bcc:	4a4c      	ldr	r2, [pc, #304]	; (8000d00 <HAL_GPIO_Init+0x2b8>)
 8000bce:	f043 0301 	orr.w	r3, r3, #1
 8000bd2:	6193      	str	r3, [r2, #24]
 8000bd4:	4b4a      	ldr	r3, [pc, #296]	; (8000d00 <HAL_GPIO_Init+0x2b8>)
 8000bd6:	699b      	ldr	r3, [r3, #24]
 8000bd8:	f003 0301 	and.w	r3, r3, #1
 8000bdc:	60bb      	str	r3, [r7, #8]
 8000bde:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000be0:	4a48      	ldr	r2, [pc, #288]	; (8000d04 <HAL_GPIO_Init+0x2bc>)
 8000be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000be4:	089b      	lsrs	r3, r3, #2
 8000be6:	3302      	adds	r3, #2
 8000be8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bec:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000bee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bf0:	f003 0303 	and.w	r3, r3, #3
 8000bf4:	009b      	lsls	r3, r3, #2
 8000bf6:	220f      	movs	r2, #15
 8000bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8000bfc:	43db      	mvns	r3, r3
 8000bfe:	68fa      	ldr	r2, [r7, #12]
 8000c00:	4013      	ands	r3, r2
 8000c02:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	4a40      	ldr	r2, [pc, #256]	; (8000d08 <HAL_GPIO_Init+0x2c0>)
 8000c08:	4293      	cmp	r3, r2
 8000c0a:	d013      	beq.n	8000c34 <HAL_GPIO_Init+0x1ec>
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	4a3f      	ldr	r2, [pc, #252]	; (8000d0c <HAL_GPIO_Init+0x2c4>)
 8000c10:	4293      	cmp	r3, r2
 8000c12:	d00d      	beq.n	8000c30 <HAL_GPIO_Init+0x1e8>
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	4a3e      	ldr	r2, [pc, #248]	; (8000d10 <HAL_GPIO_Init+0x2c8>)
 8000c18:	4293      	cmp	r3, r2
 8000c1a:	d007      	beq.n	8000c2c <HAL_GPIO_Init+0x1e4>
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	4a3d      	ldr	r2, [pc, #244]	; (8000d14 <HAL_GPIO_Init+0x2cc>)
 8000c20:	4293      	cmp	r3, r2
 8000c22:	d101      	bne.n	8000c28 <HAL_GPIO_Init+0x1e0>
 8000c24:	2303      	movs	r3, #3
 8000c26:	e006      	b.n	8000c36 <HAL_GPIO_Init+0x1ee>
 8000c28:	2304      	movs	r3, #4
 8000c2a:	e004      	b.n	8000c36 <HAL_GPIO_Init+0x1ee>
 8000c2c:	2302      	movs	r3, #2
 8000c2e:	e002      	b.n	8000c36 <HAL_GPIO_Init+0x1ee>
 8000c30:	2301      	movs	r3, #1
 8000c32:	e000      	b.n	8000c36 <HAL_GPIO_Init+0x1ee>
 8000c34:	2300      	movs	r3, #0
 8000c36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000c38:	f002 0203 	and.w	r2, r2, #3
 8000c3c:	0092      	lsls	r2, r2, #2
 8000c3e:	4093      	lsls	r3, r2
 8000c40:	68fa      	ldr	r2, [r7, #12]
 8000c42:	4313      	orrs	r3, r2
 8000c44:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000c46:	492f      	ldr	r1, [pc, #188]	; (8000d04 <HAL_GPIO_Init+0x2bc>)
 8000c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c4a:	089b      	lsrs	r3, r3, #2
 8000c4c:	3302      	adds	r3, #2
 8000c4e:	68fa      	ldr	r2, [r7, #12]
 8000c50:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c54:	683b      	ldr	r3, [r7, #0]
 8000c56:	685b      	ldr	r3, [r3, #4]
 8000c58:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d006      	beq.n	8000c6e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000c60:	4b2d      	ldr	r3, [pc, #180]	; (8000d18 <HAL_GPIO_Init+0x2d0>)
 8000c62:	689a      	ldr	r2, [r3, #8]
 8000c64:	492c      	ldr	r1, [pc, #176]	; (8000d18 <HAL_GPIO_Init+0x2d0>)
 8000c66:	69bb      	ldr	r3, [r7, #24]
 8000c68:	4313      	orrs	r3, r2
 8000c6a:	608b      	str	r3, [r1, #8]
 8000c6c:	e006      	b.n	8000c7c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000c6e:	4b2a      	ldr	r3, [pc, #168]	; (8000d18 <HAL_GPIO_Init+0x2d0>)
 8000c70:	689a      	ldr	r2, [r3, #8]
 8000c72:	69bb      	ldr	r3, [r7, #24]
 8000c74:	43db      	mvns	r3, r3
 8000c76:	4928      	ldr	r1, [pc, #160]	; (8000d18 <HAL_GPIO_Init+0x2d0>)
 8000c78:	4013      	ands	r3, r2
 8000c7a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c7c:	683b      	ldr	r3, [r7, #0]
 8000c7e:	685b      	ldr	r3, [r3, #4]
 8000c80:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d006      	beq.n	8000c96 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000c88:	4b23      	ldr	r3, [pc, #140]	; (8000d18 <HAL_GPIO_Init+0x2d0>)
 8000c8a:	68da      	ldr	r2, [r3, #12]
 8000c8c:	4922      	ldr	r1, [pc, #136]	; (8000d18 <HAL_GPIO_Init+0x2d0>)
 8000c8e:	69bb      	ldr	r3, [r7, #24]
 8000c90:	4313      	orrs	r3, r2
 8000c92:	60cb      	str	r3, [r1, #12]
 8000c94:	e006      	b.n	8000ca4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000c96:	4b20      	ldr	r3, [pc, #128]	; (8000d18 <HAL_GPIO_Init+0x2d0>)
 8000c98:	68da      	ldr	r2, [r3, #12]
 8000c9a:	69bb      	ldr	r3, [r7, #24]
 8000c9c:	43db      	mvns	r3, r3
 8000c9e:	491e      	ldr	r1, [pc, #120]	; (8000d18 <HAL_GPIO_Init+0x2d0>)
 8000ca0:	4013      	ands	r3, r2
 8000ca2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000ca4:	683b      	ldr	r3, [r7, #0]
 8000ca6:	685b      	ldr	r3, [r3, #4]
 8000ca8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d006      	beq.n	8000cbe <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000cb0:	4b19      	ldr	r3, [pc, #100]	; (8000d18 <HAL_GPIO_Init+0x2d0>)
 8000cb2:	685a      	ldr	r2, [r3, #4]
 8000cb4:	4918      	ldr	r1, [pc, #96]	; (8000d18 <HAL_GPIO_Init+0x2d0>)
 8000cb6:	69bb      	ldr	r3, [r7, #24]
 8000cb8:	4313      	orrs	r3, r2
 8000cba:	604b      	str	r3, [r1, #4]
 8000cbc:	e006      	b.n	8000ccc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000cbe:	4b16      	ldr	r3, [pc, #88]	; (8000d18 <HAL_GPIO_Init+0x2d0>)
 8000cc0:	685a      	ldr	r2, [r3, #4]
 8000cc2:	69bb      	ldr	r3, [r7, #24]
 8000cc4:	43db      	mvns	r3, r3
 8000cc6:	4914      	ldr	r1, [pc, #80]	; (8000d18 <HAL_GPIO_Init+0x2d0>)
 8000cc8:	4013      	ands	r3, r2
 8000cca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000ccc:	683b      	ldr	r3, [r7, #0]
 8000cce:	685b      	ldr	r3, [r3, #4]
 8000cd0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d021      	beq.n	8000d1c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000cd8:	4b0f      	ldr	r3, [pc, #60]	; (8000d18 <HAL_GPIO_Init+0x2d0>)
 8000cda:	681a      	ldr	r2, [r3, #0]
 8000cdc:	490e      	ldr	r1, [pc, #56]	; (8000d18 <HAL_GPIO_Init+0x2d0>)
 8000cde:	69bb      	ldr	r3, [r7, #24]
 8000ce0:	4313      	orrs	r3, r2
 8000ce2:	600b      	str	r3, [r1, #0]
 8000ce4:	e021      	b.n	8000d2a <HAL_GPIO_Init+0x2e2>
 8000ce6:	bf00      	nop
 8000ce8:	10320000 	.word	0x10320000
 8000cec:	10310000 	.word	0x10310000
 8000cf0:	10220000 	.word	0x10220000
 8000cf4:	10210000 	.word	0x10210000
 8000cf8:	10120000 	.word	0x10120000
 8000cfc:	10110000 	.word	0x10110000
 8000d00:	40021000 	.word	0x40021000
 8000d04:	40010000 	.word	0x40010000
 8000d08:	40010800 	.word	0x40010800
 8000d0c:	40010c00 	.word	0x40010c00
 8000d10:	40011000 	.word	0x40011000
 8000d14:	40011400 	.word	0x40011400
 8000d18:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000d1c:	4b0b      	ldr	r3, [pc, #44]	; (8000d4c <HAL_GPIO_Init+0x304>)
 8000d1e:	681a      	ldr	r2, [r3, #0]
 8000d20:	69bb      	ldr	r3, [r7, #24]
 8000d22:	43db      	mvns	r3, r3
 8000d24:	4909      	ldr	r1, [pc, #36]	; (8000d4c <HAL_GPIO_Init+0x304>)
 8000d26:	4013      	ands	r3, r2
 8000d28:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d2c:	3301      	adds	r3, #1
 8000d2e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d30:	683b      	ldr	r3, [r7, #0]
 8000d32:	681a      	ldr	r2, [r3, #0]
 8000d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d36:	fa22 f303 	lsr.w	r3, r2, r3
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	f47f ae8e 	bne.w	8000a5c <HAL_GPIO_Init+0x14>
  }
}
 8000d40:	bf00      	nop
 8000d42:	bf00      	nop
 8000d44:	372c      	adds	r7, #44	; 0x2c
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bc80      	pop	{r7}
 8000d4a:	4770      	bx	lr
 8000d4c:	40010400 	.word	0x40010400

08000d50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d50:	b480      	push	{r7}
 8000d52:	b083      	sub	sp, #12
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
 8000d58:	460b      	mov	r3, r1
 8000d5a:	807b      	strh	r3, [r7, #2]
 8000d5c:	4613      	mov	r3, r2
 8000d5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000d60:	787b      	ldrb	r3, [r7, #1]
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d003      	beq.n	8000d6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000d66:	887a      	ldrh	r2, [r7, #2]
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000d6c:	e003      	b.n	8000d76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000d6e:	887b      	ldrh	r3, [r7, #2]
 8000d70:	041a      	lsls	r2, r3, #16
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	611a      	str	r2, [r3, #16]
}
 8000d76:	bf00      	nop
 8000d78:	370c      	adds	r7, #12
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bc80      	pop	{r7}
 8000d7e:	4770      	bx	lr

08000d80 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b085      	sub	sp, #20
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
 8000d88:	460b      	mov	r3, r1
 8000d8a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	68db      	ldr	r3, [r3, #12]
 8000d90:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000d92:	887a      	ldrh	r2, [r7, #2]
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	4013      	ands	r3, r2
 8000d98:	041a      	lsls	r2, r3, #16
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	43d9      	mvns	r1, r3
 8000d9e:	887b      	ldrh	r3, [r7, #2]
 8000da0:	400b      	ands	r3, r1
 8000da2:	431a      	orrs	r2, r3
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	611a      	str	r2, [r3, #16]
}
 8000da8:	bf00      	nop
 8000daa:	3714      	adds	r7, #20
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bc80      	pop	{r7}
 8000db0:	4770      	bx	lr
	...

08000db4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b086      	sub	sp, #24
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d101      	bne.n	8000dc6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	e272      	b.n	80012ac <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	f003 0301 	and.w	r3, r3, #1
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	f000 8087 	beq.w	8000ee2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000dd4:	4b92      	ldr	r3, [pc, #584]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000dd6:	685b      	ldr	r3, [r3, #4]
 8000dd8:	f003 030c 	and.w	r3, r3, #12
 8000ddc:	2b04      	cmp	r3, #4
 8000dde:	d00c      	beq.n	8000dfa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000de0:	4b8f      	ldr	r3, [pc, #572]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000de2:	685b      	ldr	r3, [r3, #4]
 8000de4:	f003 030c 	and.w	r3, r3, #12
 8000de8:	2b08      	cmp	r3, #8
 8000dea:	d112      	bne.n	8000e12 <HAL_RCC_OscConfig+0x5e>
 8000dec:	4b8c      	ldr	r3, [pc, #560]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000dee:	685b      	ldr	r3, [r3, #4]
 8000df0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000df4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000df8:	d10b      	bne.n	8000e12 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000dfa:	4b89      	ldr	r3, [pc, #548]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d06c      	beq.n	8000ee0 <HAL_RCC_OscConfig+0x12c>
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	685b      	ldr	r3, [r3, #4]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d168      	bne.n	8000ee0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000e0e:	2301      	movs	r3, #1
 8000e10:	e24c      	b.n	80012ac <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	685b      	ldr	r3, [r3, #4]
 8000e16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e1a:	d106      	bne.n	8000e2a <HAL_RCC_OscConfig+0x76>
 8000e1c:	4b80      	ldr	r3, [pc, #512]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	4a7f      	ldr	r2, [pc, #508]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000e22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e26:	6013      	str	r3, [r2, #0]
 8000e28:	e02e      	b.n	8000e88 <HAL_RCC_OscConfig+0xd4>
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	685b      	ldr	r3, [r3, #4]
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d10c      	bne.n	8000e4c <HAL_RCC_OscConfig+0x98>
 8000e32:	4b7b      	ldr	r3, [pc, #492]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	4a7a      	ldr	r2, [pc, #488]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000e38:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e3c:	6013      	str	r3, [r2, #0]
 8000e3e:	4b78      	ldr	r3, [pc, #480]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	4a77      	ldr	r2, [pc, #476]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000e44:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e48:	6013      	str	r3, [r2, #0]
 8000e4a:	e01d      	b.n	8000e88 <HAL_RCC_OscConfig+0xd4>
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	685b      	ldr	r3, [r3, #4]
 8000e50:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000e54:	d10c      	bne.n	8000e70 <HAL_RCC_OscConfig+0xbc>
 8000e56:	4b72      	ldr	r3, [pc, #456]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	4a71      	ldr	r2, [pc, #452]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000e5c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e60:	6013      	str	r3, [r2, #0]
 8000e62:	4b6f      	ldr	r3, [pc, #444]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	4a6e      	ldr	r2, [pc, #440]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000e68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e6c:	6013      	str	r3, [r2, #0]
 8000e6e:	e00b      	b.n	8000e88 <HAL_RCC_OscConfig+0xd4>
 8000e70:	4b6b      	ldr	r3, [pc, #428]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	4a6a      	ldr	r2, [pc, #424]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000e76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e7a:	6013      	str	r3, [r2, #0]
 8000e7c:	4b68      	ldr	r3, [pc, #416]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	4a67      	ldr	r2, [pc, #412]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000e82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e86:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	685b      	ldr	r3, [r3, #4]
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d013      	beq.n	8000eb8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e90:	f7ff fc26 	bl	80006e0 <HAL_GetTick>
 8000e94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e96:	e008      	b.n	8000eaa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e98:	f7ff fc22 	bl	80006e0 <HAL_GetTick>
 8000e9c:	4602      	mov	r2, r0
 8000e9e:	693b      	ldr	r3, [r7, #16]
 8000ea0:	1ad3      	subs	r3, r2, r3
 8000ea2:	2b64      	cmp	r3, #100	; 0x64
 8000ea4:	d901      	bls.n	8000eaa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000ea6:	2303      	movs	r3, #3
 8000ea8:	e200      	b.n	80012ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000eaa:	4b5d      	ldr	r3, [pc, #372]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d0f0      	beq.n	8000e98 <HAL_RCC_OscConfig+0xe4>
 8000eb6:	e014      	b.n	8000ee2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000eb8:	f7ff fc12 	bl	80006e0 <HAL_GetTick>
 8000ebc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ebe:	e008      	b.n	8000ed2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ec0:	f7ff fc0e 	bl	80006e0 <HAL_GetTick>
 8000ec4:	4602      	mov	r2, r0
 8000ec6:	693b      	ldr	r3, [r7, #16]
 8000ec8:	1ad3      	subs	r3, r2, r3
 8000eca:	2b64      	cmp	r3, #100	; 0x64
 8000ecc:	d901      	bls.n	8000ed2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000ece:	2303      	movs	r3, #3
 8000ed0:	e1ec      	b.n	80012ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ed2:	4b53      	ldr	r3, [pc, #332]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d1f0      	bne.n	8000ec0 <HAL_RCC_OscConfig+0x10c>
 8000ede:	e000      	b.n	8000ee2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ee0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	f003 0302 	and.w	r3, r3, #2
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d063      	beq.n	8000fb6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000eee:	4b4c      	ldr	r3, [pc, #304]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000ef0:	685b      	ldr	r3, [r3, #4]
 8000ef2:	f003 030c 	and.w	r3, r3, #12
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d00b      	beq.n	8000f12 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000efa:	4b49      	ldr	r3, [pc, #292]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000efc:	685b      	ldr	r3, [r3, #4]
 8000efe:	f003 030c 	and.w	r3, r3, #12
 8000f02:	2b08      	cmp	r3, #8
 8000f04:	d11c      	bne.n	8000f40 <HAL_RCC_OscConfig+0x18c>
 8000f06:	4b46      	ldr	r3, [pc, #280]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000f08:	685b      	ldr	r3, [r3, #4]
 8000f0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d116      	bne.n	8000f40 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f12:	4b43      	ldr	r3, [pc, #268]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	f003 0302 	and.w	r3, r3, #2
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d005      	beq.n	8000f2a <HAL_RCC_OscConfig+0x176>
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	691b      	ldr	r3, [r3, #16]
 8000f22:	2b01      	cmp	r3, #1
 8000f24:	d001      	beq.n	8000f2a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000f26:	2301      	movs	r3, #1
 8000f28:	e1c0      	b.n	80012ac <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f2a:	4b3d      	ldr	r3, [pc, #244]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	695b      	ldr	r3, [r3, #20]
 8000f36:	00db      	lsls	r3, r3, #3
 8000f38:	4939      	ldr	r1, [pc, #228]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000f3a:	4313      	orrs	r3, r2
 8000f3c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f3e:	e03a      	b.n	8000fb6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	691b      	ldr	r3, [r3, #16]
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d020      	beq.n	8000f8a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f48:	4b36      	ldr	r3, [pc, #216]	; (8001024 <HAL_RCC_OscConfig+0x270>)
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f4e:	f7ff fbc7 	bl	80006e0 <HAL_GetTick>
 8000f52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f54:	e008      	b.n	8000f68 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f56:	f7ff fbc3 	bl	80006e0 <HAL_GetTick>
 8000f5a:	4602      	mov	r2, r0
 8000f5c:	693b      	ldr	r3, [r7, #16]
 8000f5e:	1ad3      	subs	r3, r2, r3
 8000f60:	2b02      	cmp	r3, #2
 8000f62:	d901      	bls.n	8000f68 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000f64:	2303      	movs	r3, #3
 8000f66:	e1a1      	b.n	80012ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f68:	4b2d      	ldr	r3, [pc, #180]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	f003 0302 	and.w	r3, r3, #2
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d0f0      	beq.n	8000f56 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f74:	4b2a      	ldr	r3, [pc, #168]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	695b      	ldr	r3, [r3, #20]
 8000f80:	00db      	lsls	r3, r3, #3
 8000f82:	4927      	ldr	r1, [pc, #156]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000f84:	4313      	orrs	r3, r2
 8000f86:	600b      	str	r3, [r1, #0]
 8000f88:	e015      	b.n	8000fb6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f8a:	4b26      	ldr	r3, [pc, #152]	; (8001024 <HAL_RCC_OscConfig+0x270>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f90:	f7ff fba6 	bl	80006e0 <HAL_GetTick>
 8000f94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f96:	e008      	b.n	8000faa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f98:	f7ff fba2 	bl	80006e0 <HAL_GetTick>
 8000f9c:	4602      	mov	r2, r0
 8000f9e:	693b      	ldr	r3, [r7, #16]
 8000fa0:	1ad3      	subs	r3, r2, r3
 8000fa2:	2b02      	cmp	r3, #2
 8000fa4:	d901      	bls.n	8000faa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000fa6:	2303      	movs	r3, #3
 8000fa8:	e180      	b.n	80012ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000faa:	4b1d      	ldr	r3, [pc, #116]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	f003 0302 	and.w	r3, r3, #2
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d1f0      	bne.n	8000f98 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	f003 0308 	and.w	r3, r3, #8
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d03a      	beq.n	8001038 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	699b      	ldr	r3, [r3, #24]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d019      	beq.n	8000ffe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000fca:	4b17      	ldr	r3, [pc, #92]	; (8001028 <HAL_RCC_OscConfig+0x274>)
 8000fcc:	2201      	movs	r2, #1
 8000fce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fd0:	f7ff fb86 	bl	80006e0 <HAL_GetTick>
 8000fd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000fd6:	e008      	b.n	8000fea <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000fd8:	f7ff fb82 	bl	80006e0 <HAL_GetTick>
 8000fdc:	4602      	mov	r2, r0
 8000fde:	693b      	ldr	r3, [r7, #16]
 8000fe0:	1ad3      	subs	r3, r2, r3
 8000fe2:	2b02      	cmp	r3, #2
 8000fe4:	d901      	bls.n	8000fea <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000fe6:	2303      	movs	r3, #3
 8000fe8:	e160      	b.n	80012ac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000fea:	4b0d      	ldr	r3, [pc, #52]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fee:	f003 0302 	and.w	r3, r3, #2
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d0f0      	beq.n	8000fd8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000ff6:	2001      	movs	r0, #1
 8000ff8:	f000 face 	bl	8001598 <RCC_Delay>
 8000ffc:	e01c      	b.n	8001038 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000ffe:	4b0a      	ldr	r3, [pc, #40]	; (8001028 <HAL_RCC_OscConfig+0x274>)
 8001000:	2200      	movs	r2, #0
 8001002:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001004:	f7ff fb6c 	bl	80006e0 <HAL_GetTick>
 8001008:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800100a:	e00f      	b.n	800102c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800100c:	f7ff fb68 	bl	80006e0 <HAL_GetTick>
 8001010:	4602      	mov	r2, r0
 8001012:	693b      	ldr	r3, [r7, #16]
 8001014:	1ad3      	subs	r3, r2, r3
 8001016:	2b02      	cmp	r3, #2
 8001018:	d908      	bls.n	800102c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800101a:	2303      	movs	r3, #3
 800101c:	e146      	b.n	80012ac <HAL_RCC_OscConfig+0x4f8>
 800101e:	bf00      	nop
 8001020:	40021000 	.word	0x40021000
 8001024:	42420000 	.word	0x42420000
 8001028:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800102c:	4b92      	ldr	r3, [pc, #584]	; (8001278 <HAL_RCC_OscConfig+0x4c4>)
 800102e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001030:	f003 0302 	and.w	r3, r3, #2
 8001034:	2b00      	cmp	r3, #0
 8001036:	d1e9      	bne.n	800100c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	f003 0304 	and.w	r3, r3, #4
 8001040:	2b00      	cmp	r3, #0
 8001042:	f000 80a6 	beq.w	8001192 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001046:	2300      	movs	r3, #0
 8001048:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800104a:	4b8b      	ldr	r3, [pc, #556]	; (8001278 <HAL_RCC_OscConfig+0x4c4>)
 800104c:	69db      	ldr	r3, [r3, #28]
 800104e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001052:	2b00      	cmp	r3, #0
 8001054:	d10d      	bne.n	8001072 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001056:	4b88      	ldr	r3, [pc, #544]	; (8001278 <HAL_RCC_OscConfig+0x4c4>)
 8001058:	69db      	ldr	r3, [r3, #28]
 800105a:	4a87      	ldr	r2, [pc, #540]	; (8001278 <HAL_RCC_OscConfig+0x4c4>)
 800105c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001060:	61d3      	str	r3, [r2, #28]
 8001062:	4b85      	ldr	r3, [pc, #532]	; (8001278 <HAL_RCC_OscConfig+0x4c4>)
 8001064:	69db      	ldr	r3, [r3, #28]
 8001066:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800106a:	60bb      	str	r3, [r7, #8]
 800106c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800106e:	2301      	movs	r3, #1
 8001070:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001072:	4b82      	ldr	r3, [pc, #520]	; (800127c <HAL_RCC_OscConfig+0x4c8>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800107a:	2b00      	cmp	r3, #0
 800107c:	d118      	bne.n	80010b0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800107e:	4b7f      	ldr	r3, [pc, #508]	; (800127c <HAL_RCC_OscConfig+0x4c8>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	4a7e      	ldr	r2, [pc, #504]	; (800127c <HAL_RCC_OscConfig+0x4c8>)
 8001084:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001088:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800108a:	f7ff fb29 	bl	80006e0 <HAL_GetTick>
 800108e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001090:	e008      	b.n	80010a4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001092:	f7ff fb25 	bl	80006e0 <HAL_GetTick>
 8001096:	4602      	mov	r2, r0
 8001098:	693b      	ldr	r3, [r7, #16]
 800109a:	1ad3      	subs	r3, r2, r3
 800109c:	2b64      	cmp	r3, #100	; 0x64
 800109e:	d901      	bls.n	80010a4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80010a0:	2303      	movs	r3, #3
 80010a2:	e103      	b.n	80012ac <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010a4:	4b75      	ldr	r3, [pc, #468]	; (800127c <HAL_RCC_OscConfig+0x4c8>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d0f0      	beq.n	8001092 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	68db      	ldr	r3, [r3, #12]
 80010b4:	2b01      	cmp	r3, #1
 80010b6:	d106      	bne.n	80010c6 <HAL_RCC_OscConfig+0x312>
 80010b8:	4b6f      	ldr	r3, [pc, #444]	; (8001278 <HAL_RCC_OscConfig+0x4c4>)
 80010ba:	6a1b      	ldr	r3, [r3, #32]
 80010bc:	4a6e      	ldr	r2, [pc, #440]	; (8001278 <HAL_RCC_OscConfig+0x4c4>)
 80010be:	f043 0301 	orr.w	r3, r3, #1
 80010c2:	6213      	str	r3, [r2, #32]
 80010c4:	e02d      	b.n	8001122 <HAL_RCC_OscConfig+0x36e>
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	68db      	ldr	r3, [r3, #12]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d10c      	bne.n	80010e8 <HAL_RCC_OscConfig+0x334>
 80010ce:	4b6a      	ldr	r3, [pc, #424]	; (8001278 <HAL_RCC_OscConfig+0x4c4>)
 80010d0:	6a1b      	ldr	r3, [r3, #32]
 80010d2:	4a69      	ldr	r2, [pc, #420]	; (8001278 <HAL_RCC_OscConfig+0x4c4>)
 80010d4:	f023 0301 	bic.w	r3, r3, #1
 80010d8:	6213      	str	r3, [r2, #32]
 80010da:	4b67      	ldr	r3, [pc, #412]	; (8001278 <HAL_RCC_OscConfig+0x4c4>)
 80010dc:	6a1b      	ldr	r3, [r3, #32]
 80010de:	4a66      	ldr	r2, [pc, #408]	; (8001278 <HAL_RCC_OscConfig+0x4c4>)
 80010e0:	f023 0304 	bic.w	r3, r3, #4
 80010e4:	6213      	str	r3, [r2, #32]
 80010e6:	e01c      	b.n	8001122 <HAL_RCC_OscConfig+0x36e>
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	68db      	ldr	r3, [r3, #12]
 80010ec:	2b05      	cmp	r3, #5
 80010ee:	d10c      	bne.n	800110a <HAL_RCC_OscConfig+0x356>
 80010f0:	4b61      	ldr	r3, [pc, #388]	; (8001278 <HAL_RCC_OscConfig+0x4c4>)
 80010f2:	6a1b      	ldr	r3, [r3, #32]
 80010f4:	4a60      	ldr	r2, [pc, #384]	; (8001278 <HAL_RCC_OscConfig+0x4c4>)
 80010f6:	f043 0304 	orr.w	r3, r3, #4
 80010fa:	6213      	str	r3, [r2, #32]
 80010fc:	4b5e      	ldr	r3, [pc, #376]	; (8001278 <HAL_RCC_OscConfig+0x4c4>)
 80010fe:	6a1b      	ldr	r3, [r3, #32]
 8001100:	4a5d      	ldr	r2, [pc, #372]	; (8001278 <HAL_RCC_OscConfig+0x4c4>)
 8001102:	f043 0301 	orr.w	r3, r3, #1
 8001106:	6213      	str	r3, [r2, #32]
 8001108:	e00b      	b.n	8001122 <HAL_RCC_OscConfig+0x36e>
 800110a:	4b5b      	ldr	r3, [pc, #364]	; (8001278 <HAL_RCC_OscConfig+0x4c4>)
 800110c:	6a1b      	ldr	r3, [r3, #32]
 800110e:	4a5a      	ldr	r2, [pc, #360]	; (8001278 <HAL_RCC_OscConfig+0x4c4>)
 8001110:	f023 0301 	bic.w	r3, r3, #1
 8001114:	6213      	str	r3, [r2, #32]
 8001116:	4b58      	ldr	r3, [pc, #352]	; (8001278 <HAL_RCC_OscConfig+0x4c4>)
 8001118:	6a1b      	ldr	r3, [r3, #32]
 800111a:	4a57      	ldr	r2, [pc, #348]	; (8001278 <HAL_RCC_OscConfig+0x4c4>)
 800111c:	f023 0304 	bic.w	r3, r3, #4
 8001120:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	68db      	ldr	r3, [r3, #12]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d015      	beq.n	8001156 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800112a:	f7ff fad9 	bl	80006e0 <HAL_GetTick>
 800112e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001130:	e00a      	b.n	8001148 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001132:	f7ff fad5 	bl	80006e0 <HAL_GetTick>
 8001136:	4602      	mov	r2, r0
 8001138:	693b      	ldr	r3, [r7, #16]
 800113a:	1ad3      	subs	r3, r2, r3
 800113c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001140:	4293      	cmp	r3, r2
 8001142:	d901      	bls.n	8001148 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001144:	2303      	movs	r3, #3
 8001146:	e0b1      	b.n	80012ac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001148:	4b4b      	ldr	r3, [pc, #300]	; (8001278 <HAL_RCC_OscConfig+0x4c4>)
 800114a:	6a1b      	ldr	r3, [r3, #32]
 800114c:	f003 0302 	and.w	r3, r3, #2
 8001150:	2b00      	cmp	r3, #0
 8001152:	d0ee      	beq.n	8001132 <HAL_RCC_OscConfig+0x37e>
 8001154:	e014      	b.n	8001180 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001156:	f7ff fac3 	bl	80006e0 <HAL_GetTick>
 800115a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800115c:	e00a      	b.n	8001174 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800115e:	f7ff fabf 	bl	80006e0 <HAL_GetTick>
 8001162:	4602      	mov	r2, r0
 8001164:	693b      	ldr	r3, [r7, #16]
 8001166:	1ad3      	subs	r3, r2, r3
 8001168:	f241 3288 	movw	r2, #5000	; 0x1388
 800116c:	4293      	cmp	r3, r2
 800116e:	d901      	bls.n	8001174 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001170:	2303      	movs	r3, #3
 8001172:	e09b      	b.n	80012ac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001174:	4b40      	ldr	r3, [pc, #256]	; (8001278 <HAL_RCC_OscConfig+0x4c4>)
 8001176:	6a1b      	ldr	r3, [r3, #32]
 8001178:	f003 0302 	and.w	r3, r3, #2
 800117c:	2b00      	cmp	r3, #0
 800117e:	d1ee      	bne.n	800115e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001180:	7dfb      	ldrb	r3, [r7, #23]
 8001182:	2b01      	cmp	r3, #1
 8001184:	d105      	bne.n	8001192 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001186:	4b3c      	ldr	r3, [pc, #240]	; (8001278 <HAL_RCC_OscConfig+0x4c4>)
 8001188:	69db      	ldr	r3, [r3, #28]
 800118a:	4a3b      	ldr	r2, [pc, #236]	; (8001278 <HAL_RCC_OscConfig+0x4c4>)
 800118c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001190:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	69db      	ldr	r3, [r3, #28]
 8001196:	2b00      	cmp	r3, #0
 8001198:	f000 8087 	beq.w	80012aa <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800119c:	4b36      	ldr	r3, [pc, #216]	; (8001278 <HAL_RCC_OscConfig+0x4c4>)
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	f003 030c 	and.w	r3, r3, #12
 80011a4:	2b08      	cmp	r3, #8
 80011a6:	d061      	beq.n	800126c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	69db      	ldr	r3, [r3, #28]
 80011ac:	2b02      	cmp	r3, #2
 80011ae:	d146      	bne.n	800123e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011b0:	4b33      	ldr	r3, [pc, #204]	; (8001280 <HAL_RCC_OscConfig+0x4cc>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011b6:	f7ff fa93 	bl	80006e0 <HAL_GetTick>
 80011ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011bc:	e008      	b.n	80011d0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011be:	f7ff fa8f 	bl	80006e0 <HAL_GetTick>
 80011c2:	4602      	mov	r2, r0
 80011c4:	693b      	ldr	r3, [r7, #16]
 80011c6:	1ad3      	subs	r3, r2, r3
 80011c8:	2b02      	cmp	r3, #2
 80011ca:	d901      	bls.n	80011d0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80011cc:	2303      	movs	r3, #3
 80011ce:	e06d      	b.n	80012ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011d0:	4b29      	ldr	r3, [pc, #164]	; (8001278 <HAL_RCC_OscConfig+0x4c4>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d1f0      	bne.n	80011be <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	6a1b      	ldr	r3, [r3, #32]
 80011e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011e4:	d108      	bne.n	80011f8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80011e6:	4b24      	ldr	r3, [pc, #144]	; (8001278 <HAL_RCC_OscConfig+0x4c4>)
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	689b      	ldr	r3, [r3, #8]
 80011f2:	4921      	ldr	r1, [pc, #132]	; (8001278 <HAL_RCC_OscConfig+0x4c4>)
 80011f4:	4313      	orrs	r3, r2
 80011f6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80011f8:	4b1f      	ldr	r3, [pc, #124]	; (8001278 <HAL_RCC_OscConfig+0x4c4>)
 80011fa:	685b      	ldr	r3, [r3, #4]
 80011fc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	6a19      	ldr	r1, [r3, #32]
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001208:	430b      	orrs	r3, r1
 800120a:	491b      	ldr	r1, [pc, #108]	; (8001278 <HAL_RCC_OscConfig+0x4c4>)
 800120c:	4313      	orrs	r3, r2
 800120e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001210:	4b1b      	ldr	r3, [pc, #108]	; (8001280 <HAL_RCC_OscConfig+0x4cc>)
 8001212:	2201      	movs	r2, #1
 8001214:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001216:	f7ff fa63 	bl	80006e0 <HAL_GetTick>
 800121a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800121c:	e008      	b.n	8001230 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800121e:	f7ff fa5f 	bl	80006e0 <HAL_GetTick>
 8001222:	4602      	mov	r2, r0
 8001224:	693b      	ldr	r3, [r7, #16]
 8001226:	1ad3      	subs	r3, r2, r3
 8001228:	2b02      	cmp	r3, #2
 800122a:	d901      	bls.n	8001230 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800122c:	2303      	movs	r3, #3
 800122e:	e03d      	b.n	80012ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001230:	4b11      	ldr	r3, [pc, #68]	; (8001278 <HAL_RCC_OscConfig+0x4c4>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001238:	2b00      	cmp	r3, #0
 800123a:	d0f0      	beq.n	800121e <HAL_RCC_OscConfig+0x46a>
 800123c:	e035      	b.n	80012aa <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800123e:	4b10      	ldr	r3, [pc, #64]	; (8001280 <HAL_RCC_OscConfig+0x4cc>)
 8001240:	2200      	movs	r2, #0
 8001242:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001244:	f7ff fa4c 	bl	80006e0 <HAL_GetTick>
 8001248:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800124a:	e008      	b.n	800125e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800124c:	f7ff fa48 	bl	80006e0 <HAL_GetTick>
 8001250:	4602      	mov	r2, r0
 8001252:	693b      	ldr	r3, [r7, #16]
 8001254:	1ad3      	subs	r3, r2, r3
 8001256:	2b02      	cmp	r3, #2
 8001258:	d901      	bls.n	800125e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800125a:	2303      	movs	r3, #3
 800125c:	e026      	b.n	80012ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800125e:	4b06      	ldr	r3, [pc, #24]	; (8001278 <HAL_RCC_OscConfig+0x4c4>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001266:	2b00      	cmp	r3, #0
 8001268:	d1f0      	bne.n	800124c <HAL_RCC_OscConfig+0x498>
 800126a:	e01e      	b.n	80012aa <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	69db      	ldr	r3, [r3, #28]
 8001270:	2b01      	cmp	r3, #1
 8001272:	d107      	bne.n	8001284 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001274:	2301      	movs	r3, #1
 8001276:	e019      	b.n	80012ac <HAL_RCC_OscConfig+0x4f8>
 8001278:	40021000 	.word	0x40021000
 800127c:	40007000 	.word	0x40007000
 8001280:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001284:	4b0b      	ldr	r3, [pc, #44]	; (80012b4 <HAL_RCC_OscConfig+0x500>)
 8001286:	685b      	ldr	r3, [r3, #4]
 8001288:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	6a1b      	ldr	r3, [r3, #32]
 8001294:	429a      	cmp	r2, r3
 8001296:	d106      	bne.n	80012a6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012a2:	429a      	cmp	r2, r3
 80012a4:	d001      	beq.n	80012aa <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80012a6:	2301      	movs	r3, #1
 80012a8:	e000      	b.n	80012ac <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80012aa:	2300      	movs	r3, #0
}
 80012ac:	4618      	mov	r0, r3
 80012ae:	3718      	adds	r7, #24
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	40021000 	.word	0x40021000

080012b8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b084      	sub	sp, #16
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
 80012c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d101      	bne.n	80012cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80012c8:	2301      	movs	r3, #1
 80012ca:	e0d0      	b.n	800146e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80012cc:	4b6a      	ldr	r3, [pc, #424]	; (8001478 <HAL_RCC_ClockConfig+0x1c0>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	f003 0307 	and.w	r3, r3, #7
 80012d4:	683a      	ldr	r2, [r7, #0]
 80012d6:	429a      	cmp	r2, r3
 80012d8:	d910      	bls.n	80012fc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012da:	4b67      	ldr	r3, [pc, #412]	; (8001478 <HAL_RCC_ClockConfig+0x1c0>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	f023 0207 	bic.w	r2, r3, #7
 80012e2:	4965      	ldr	r1, [pc, #404]	; (8001478 <HAL_RCC_ClockConfig+0x1c0>)
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	4313      	orrs	r3, r2
 80012e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80012ea:	4b63      	ldr	r3, [pc, #396]	; (8001478 <HAL_RCC_ClockConfig+0x1c0>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	f003 0307 	and.w	r3, r3, #7
 80012f2:	683a      	ldr	r2, [r7, #0]
 80012f4:	429a      	cmp	r2, r3
 80012f6:	d001      	beq.n	80012fc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80012f8:	2301      	movs	r3, #1
 80012fa:	e0b8      	b.n	800146e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	f003 0302 	and.w	r3, r3, #2
 8001304:	2b00      	cmp	r3, #0
 8001306:	d020      	beq.n	800134a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	f003 0304 	and.w	r3, r3, #4
 8001310:	2b00      	cmp	r3, #0
 8001312:	d005      	beq.n	8001320 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001314:	4b59      	ldr	r3, [pc, #356]	; (800147c <HAL_RCC_ClockConfig+0x1c4>)
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	4a58      	ldr	r2, [pc, #352]	; (800147c <HAL_RCC_ClockConfig+0x1c4>)
 800131a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800131e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f003 0308 	and.w	r3, r3, #8
 8001328:	2b00      	cmp	r3, #0
 800132a:	d005      	beq.n	8001338 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800132c:	4b53      	ldr	r3, [pc, #332]	; (800147c <HAL_RCC_ClockConfig+0x1c4>)
 800132e:	685b      	ldr	r3, [r3, #4]
 8001330:	4a52      	ldr	r2, [pc, #328]	; (800147c <HAL_RCC_ClockConfig+0x1c4>)
 8001332:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001336:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001338:	4b50      	ldr	r3, [pc, #320]	; (800147c <HAL_RCC_ClockConfig+0x1c4>)
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	689b      	ldr	r3, [r3, #8]
 8001344:	494d      	ldr	r1, [pc, #308]	; (800147c <HAL_RCC_ClockConfig+0x1c4>)
 8001346:	4313      	orrs	r3, r2
 8001348:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f003 0301 	and.w	r3, r3, #1
 8001352:	2b00      	cmp	r3, #0
 8001354:	d040      	beq.n	80013d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	2b01      	cmp	r3, #1
 800135c:	d107      	bne.n	800136e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800135e:	4b47      	ldr	r3, [pc, #284]	; (800147c <HAL_RCC_ClockConfig+0x1c4>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001366:	2b00      	cmp	r3, #0
 8001368:	d115      	bne.n	8001396 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800136a:	2301      	movs	r3, #1
 800136c:	e07f      	b.n	800146e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	2b02      	cmp	r3, #2
 8001374:	d107      	bne.n	8001386 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001376:	4b41      	ldr	r3, [pc, #260]	; (800147c <HAL_RCC_ClockConfig+0x1c4>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800137e:	2b00      	cmp	r3, #0
 8001380:	d109      	bne.n	8001396 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001382:	2301      	movs	r3, #1
 8001384:	e073      	b.n	800146e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001386:	4b3d      	ldr	r3, [pc, #244]	; (800147c <HAL_RCC_ClockConfig+0x1c4>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f003 0302 	and.w	r3, r3, #2
 800138e:	2b00      	cmp	r3, #0
 8001390:	d101      	bne.n	8001396 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001392:	2301      	movs	r3, #1
 8001394:	e06b      	b.n	800146e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001396:	4b39      	ldr	r3, [pc, #228]	; (800147c <HAL_RCC_ClockConfig+0x1c4>)
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	f023 0203 	bic.w	r2, r3, #3
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	4936      	ldr	r1, [pc, #216]	; (800147c <HAL_RCC_ClockConfig+0x1c4>)
 80013a4:	4313      	orrs	r3, r2
 80013a6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80013a8:	f7ff f99a 	bl	80006e0 <HAL_GetTick>
 80013ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013ae:	e00a      	b.n	80013c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013b0:	f7ff f996 	bl	80006e0 <HAL_GetTick>
 80013b4:	4602      	mov	r2, r0
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	1ad3      	subs	r3, r2, r3
 80013ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80013be:	4293      	cmp	r3, r2
 80013c0:	d901      	bls.n	80013c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80013c2:	2303      	movs	r3, #3
 80013c4:	e053      	b.n	800146e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013c6:	4b2d      	ldr	r3, [pc, #180]	; (800147c <HAL_RCC_ClockConfig+0x1c4>)
 80013c8:	685b      	ldr	r3, [r3, #4]
 80013ca:	f003 020c 	and.w	r2, r3, #12
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	685b      	ldr	r3, [r3, #4]
 80013d2:	009b      	lsls	r3, r3, #2
 80013d4:	429a      	cmp	r2, r3
 80013d6:	d1eb      	bne.n	80013b0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80013d8:	4b27      	ldr	r3, [pc, #156]	; (8001478 <HAL_RCC_ClockConfig+0x1c0>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	f003 0307 	and.w	r3, r3, #7
 80013e0:	683a      	ldr	r2, [r7, #0]
 80013e2:	429a      	cmp	r2, r3
 80013e4:	d210      	bcs.n	8001408 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013e6:	4b24      	ldr	r3, [pc, #144]	; (8001478 <HAL_RCC_ClockConfig+0x1c0>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f023 0207 	bic.w	r2, r3, #7
 80013ee:	4922      	ldr	r1, [pc, #136]	; (8001478 <HAL_RCC_ClockConfig+0x1c0>)
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	4313      	orrs	r3, r2
 80013f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80013f6:	4b20      	ldr	r3, [pc, #128]	; (8001478 <HAL_RCC_ClockConfig+0x1c0>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f003 0307 	and.w	r3, r3, #7
 80013fe:	683a      	ldr	r2, [r7, #0]
 8001400:	429a      	cmp	r2, r3
 8001402:	d001      	beq.n	8001408 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001404:	2301      	movs	r3, #1
 8001406:	e032      	b.n	800146e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	f003 0304 	and.w	r3, r3, #4
 8001410:	2b00      	cmp	r3, #0
 8001412:	d008      	beq.n	8001426 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001414:	4b19      	ldr	r3, [pc, #100]	; (800147c <HAL_RCC_ClockConfig+0x1c4>)
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	68db      	ldr	r3, [r3, #12]
 8001420:	4916      	ldr	r1, [pc, #88]	; (800147c <HAL_RCC_ClockConfig+0x1c4>)
 8001422:	4313      	orrs	r3, r2
 8001424:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f003 0308 	and.w	r3, r3, #8
 800142e:	2b00      	cmp	r3, #0
 8001430:	d009      	beq.n	8001446 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001432:	4b12      	ldr	r3, [pc, #72]	; (800147c <HAL_RCC_ClockConfig+0x1c4>)
 8001434:	685b      	ldr	r3, [r3, #4]
 8001436:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	691b      	ldr	r3, [r3, #16]
 800143e:	00db      	lsls	r3, r3, #3
 8001440:	490e      	ldr	r1, [pc, #56]	; (800147c <HAL_RCC_ClockConfig+0x1c4>)
 8001442:	4313      	orrs	r3, r2
 8001444:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001446:	f000 f821 	bl	800148c <HAL_RCC_GetSysClockFreq>
 800144a:	4602      	mov	r2, r0
 800144c:	4b0b      	ldr	r3, [pc, #44]	; (800147c <HAL_RCC_ClockConfig+0x1c4>)
 800144e:	685b      	ldr	r3, [r3, #4]
 8001450:	091b      	lsrs	r3, r3, #4
 8001452:	f003 030f 	and.w	r3, r3, #15
 8001456:	490a      	ldr	r1, [pc, #40]	; (8001480 <HAL_RCC_ClockConfig+0x1c8>)
 8001458:	5ccb      	ldrb	r3, [r1, r3]
 800145a:	fa22 f303 	lsr.w	r3, r2, r3
 800145e:	4a09      	ldr	r2, [pc, #36]	; (8001484 <HAL_RCC_ClockConfig+0x1cc>)
 8001460:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001462:	4b09      	ldr	r3, [pc, #36]	; (8001488 <HAL_RCC_ClockConfig+0x1d0>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	4618      	mov	r0, r3
 8001468:	f7ff f8f8 	bl	800065c <HAL_InitTick>

  return HAL_OK;
 800146c:	2300      	movs	r3, #0
}
 800146e:	4618      	mov	r0, r3
 8001470:	3710      	adds	r7, #16
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	40022000 	.word	0x40022000
 800147c:	40021000 	.word	0x40021000
 8001480:	08002ddc 	.word	0x08002ddc
 8001484:	20000000 	.word	0x20000000
 8001488:	20000004 	.word	0x20000004

0800148c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800148c:	b480      	push	{r7}
 800148e:	b087      	sub	sp, #28
 8001490:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001492:	2300      	movs	r3, #0
 8001494:	60fb      	str	r3, [r7, #12]
 8001496:	2300      	movs	r3, #0
 8001498:	60bb      	str	r3, [r7, #8]
 800149a:	2300      	movs	r3, #0
 800149c:	617b      	str	r3, [r7, #20]
 800149e:	2300      	movs	r3, #0
 80014a0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80014a2:	2300      	movs	r3, #0
 80014a4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80014a6:	4b1e      	ldr	r3, [pc, #120]	; (8001520 <HAL_RCC_GetSysClockFreq+0x94>)
 80014a8:	685b      	ldr	r3, [r3, #4]
 80014aa:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	f003 030c 	and.w	r3, r3, #12
 80014b2:	2b04      	cmp	r3, #4
 80014b4:	d002      	beq.n	80014bc <HAL_RCC_GetSysClockFreq+0x30>
 80014b6:	2b08      	cmp	r3, #8
 80014b8:	d003      	beq.n	80014c2 <HAL_RCC_GetSysClockFreq+0x36>
 80014ba:	e027      	b.n	800150c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80014bc:	4b19      	ldr	r3, [pc, #100]	; (8001524 <HAL_RCC_GetSysClockFreq+0x98>)
 80014be:	613b      	str	r3, [r7, #16]
      break;
 80014c0:	e027      	b.n	8001512 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	0c9b      	lsrs	r3, r3, #18
 80014c6:	f003 030f 	and.w	r3, r3, #15
 80014ca:	4a17      	ldr	r2, [pc, #92]	; (8001528 <HAL_RCC_GetSysClockFreq+0x9c>)
 80014cc:	5cd3      	ldrb	r3, [r2, r3]
 80014ce:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d010      	beq.n	80014fc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80014da:	4b11      	ldr	r3, [pc, #68]	; (8001520 <HAL_RCC_GetSysClockFreq+0x94>)
 80014dc:	685b      	ldr	r3, [r3, #4]
 80014de:	0c5b      	lsrs	r3, r3, #17
 80014e0:	f003 0301 	and.w	r3, r3, #1
 80014e4:	4a11      	ldr	r2, [pc, #68]	; (800152c <HAL_RCC_GetSysClockFreq+0xa0>)
 80014e6:	5cd3      	ldrb	r3, [r2, r3]
 80014e8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	4a0d      	ldr	r2, [pc, #52]	; (8001524 <HAL_RCC_GetSysClockFreq+0x98>)
 80014ee:	fb03 f202 	mul.w	r2, r3, r2
 80014f2:	68bb      	ldr	r3, [r7, #8]
 80014f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80014f8:	617b      	str	r3, [r7, #20]
 80014fa:	e004      	b.n	8001506 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	4a0c      	ldr	r2, [pc, #48]	; (8001530 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001500:	fb02 f303 	mul.w	r3, r2, r3
 8001504:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001506:	697b      	ldr	r3, [r7, #20]
 8001508:	613b      	str	r3, [r7, #16]
      break;
 800150a:	e002      	b.n	8001512 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800150c:	4b05      	ldr	r3, [pc, #20]	; (8001524 <HAL_RCC_GetSysClockFreq+0x98>)
 800150e:	613b      	str	r3, [r7, #16]
      break;
 8001510:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001512:	693b      	ldr	r3, [r7, #16]
}
 8001514:	4618      	mov	r0, r3
 8001516:	371c      	adds	r7, #28
 8001518:	46bd      	mov	sp, r7
 800151a:	bc80      	pop	{r7}
 800151c:	4770      	bx	lr
 800151e:	bf00      	nop
 8001520:	40021000 	.word	0x40021000
 8001524:	007a1200 	.word	0x007a1200
 8001528:	08002df4 	.word	0x08002df4
 800152c:	08002e04 	.word	0x08002e04
 8001530:	003d0900 	.word	0x003d0900

08001534 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001534:	b480      	push	{r7}
 8001536:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001538:	4b02      	ldr	r3, [pc, #8]	; (8001544 <HAL_RCC_GetHCLKFreq+0x10>)
 800153a:	681b      	ldr	r3, [r3, #0]
}
 800153c:	4618      	mov	r0, r3
 800153e:	46bd      	mov	sp, r7
 8001540:	bc80      	pop	{r7}
 8001542:	4770      	bx	lr
 8001544:	20000000 	.word	0x20000000

08001548 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800154c:	f7ff fff2 	bl	8001534 <HAL_RCC_GetHCLKFreq>
 8001550:	4602      	mov	r2, r0
 8001552:	4b05      	ldr	r3, [pc, #20]	; (8001568 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001554:	685b      	ldr	r3, [r3, #4]
 8001556:	0a1b      	lsrs	r3, r3, #8
 8001558:	f003 0307 	and.w	r3, r3, #7
 800155c:	4903      	ldr	r1, [pc, #12]	; (800156c <HAL_RCC_GetPCLK1Freq+0x24>)
 800155e:	5ccb      	ldrb	r3, [r1, r3]
 8001560:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001564:	4618      	mov	r0, r3
 8001566:	bd80      	pop	{r7, pc}
 8001568:	40021000 	.word	0x40021000
 800156c:	08002dec 	.word	0x08002dec

08001570 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001574:	f7ff ffde 	bl	8001534 <HAL_RCC_GetHCLKFreq>
 8001578:	4602      	mov	r2, r0
 800157a:	4b05      	ldr	r3, [pc, #20]	; (8001590 <HAL_RCC_GetPCLK2Freq+0x20>)
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	0adb      	lsrs	r3, r3, #11
 8001580:	f003 0307 	and.w	r3, r3, #7
 8001584:	4903      	ldr	r1, [pc, #12]	; (8001594 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001586:	5ccb      	ldrb	r3, [r1, r3]
 8001588:	fa22 f303 	lsr.w	r3, r2, r3
}
 800158c:	4618      	mov	r0, r3
 800158e:	bd80      	pop	{r7, pc}
 8001590:	40021000 	.word	0x40021000
 8001594:	08002dec 	.word	0x08002dec

08001598 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001598:	b480      	push	{r7}
 800159a:	b085      	sub	sp, #20
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80015a0:	4b0a      	ldr	r3, [pc, #40]	; (80015cc <RCC_Delay+0x34>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	4a0a      	ldr	r2, [pc, #40]	; (80015d0 <RCC_Delay+0x38>)
 80015a6:	fba2 2303 	umull	r2, r3, r2, r3
 80015aa:	0a5b      	lsrs	r3, r3, #9
 80015ac:	687a      	ldr	r2, [r7, #4]
 80015ae:	fb02 f303 	mul.w	r3, r2, r3
 80015b2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80015b4:	bf00      	nop
  }
  while (Delay --);
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	1e5a      	subs	r2, r3, #1
 80015ba:	60fa      	str	r2, [r7, #12]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d1f9      	bne.n	80015b4 <RCC_Delay+0x1c>
}
 80015c0:	bf00      	nop
 80015c2:	bf00      	nop
 80015c4:	3714      	adds	r7, #20
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bc80      	pop	{r7}
 80015ca:	4770      	bx	lr
 80015cc:	20000000 	.word	0x20000000
 80015d0:	10624dd3 	.word	0x10624dd3

080015d4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b082      	sub	sp, #8
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d101      	bne.n	80015e6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80015e2:	2301      	movs	r3, #1
 80015e4:	e076      	b.n	80016d4 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d108      	bne.n	8001600 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	685b      	ldr	r3, [r3, #4]
 80015f2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80015f6:	d009      	beq.n	800160c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	2200      	movs	r2, #0
 80015fc:	61da      	str	r2, [r3, #28]
 80015fe:	e005      	b.n	800160c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	2200      	movs	r2, #0
 8001604:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	2200      	movs	r2, #0
 800160a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2200      	movs	r2, #0
 8001610:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001618:	b2db      	uxtb	r3, r3
 800161a:	2b00      	cmp	r3, #0
 800161c:	d106      	bne.n	800162c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	2200      	movs	r2, #0
 8001622:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001626:	6878      	ldr	r0, [r7, #4]
 8001628:	f7fe fed2 	bl	80003d0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	2202      	movs	r2, #2
 8001630:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	681a      	ldr	r2, [r3, #0]
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001642:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	689b      	ldr	r3, [r3, #8]
 8001650:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8001654:	431a      	orrs	r2, r3
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	68db      	ldr	r3, [r3, #12]
 800165a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800165e:	431a      	orrs	r2, r3
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	691b      	ldr	r3, [r3, #16]
 8001664:	f003 0302 	and.w	r3, r3, #2
 8001668:	431a      	orrs	r2, r3
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	695b      	ldr	r3, [r3, #20]
 800166e:	f003 0301 	and.w	r3, r3, #1
 8001672:	431a      	orrs	r2, r3
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	699b      	ldr	r3, [r3, #24]
 8001678:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800167c:	431a      	orrs	r2, r3
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	69db      	ldr	r3, [r3, #28]
 8001682:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001686:	431a      	orrs	r2, r3
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	6a1b      	ldr	r3, [r3, #32]
 800168c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001690:	ea42 0103 	orr.w	r1, r2, r3
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001698:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	430a      	orrs	r2, r1
 80016a2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	699b      	ldr	r3, [r3, #24]
 80016a8:	0c1a      	lsrs	r2, r3, #16
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f002 0204 	and.w	r2, r2, #4
 80016b2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	69da      	ldr	r2, [r3, #28]
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80016c2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	2200      	movs	r2, #0
 80016c8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	2201      	movs	r2, #1
 80016ce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80016d2:	2300      	movs	r3, #0
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	3708      	adds	r7, #8
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}

080016dc <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b086      	sub	sp, #24
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	60f8      	str	r0, [r7, #12]
 80016e4:	60b9      	str	r1, [r7, #8]
 80016e6:	4613      	mov	r3, r2
 80016e8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80016ea:	2300      	movs	r3, #0
 80016ec:	75fb      	strb	r3, [r7, #23]


  if (hspi->State != HAL_SPI_STATE_READY)
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80016f4:	b2db      	uxtb	r3, r3
 80016f6:	2b01      	cmp	r3, #1
 80016f8:	d002      	beq.n	8001700 <HAL_SPI_Receive_IT+0x24>
  {
    errorcode = HAL_BUSY;
 80016fa:	2302      	movs	r3, #2
 80016fc:	75fb      	strb	r3, [r7, #23]
    goto error;
 80016fe:	e07d      	b.n	80017fc <HAL_SPI_Receive_IT+0x120>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	689b      	ldr	r3, [r3, #8]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d110      	bne.n	800172a <HAL_SPI_Receive_IT+0x4e>
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	685b      	ldr	r3, [r3, #4]
 800170c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001710:	d10b      	bne.n	800172a <HAL_SPI_Receive_IT+0x4e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	2204      	movs	r2, #4
 8001716:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 800171a:	88fb      	ldrh	r3, [r7, #6]
 800171c:	68ba      	ldr	r2, [r7, #8]
 800171e:	68b9      	ldr	r1, [r7, #8]
 8001720:	68f8      	ldr	r0, [r7, #12]
 8001722:	f000 f879 	bl	8001818 <HAL_SPI_TransmitReceive_IT>
 8001726:	4603      	mov	r3, r0
 8001728:	e06d      	b.n	8001806 <HAL_SPI_Receive_IT+0x12a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001730:	2b01      	cmp	r3, #1
 8001732:	d101      	bne.n	8001738 <HAL_SPI_Receive_IT+0x5c>
 8001734:	2302      	movs	r3, #2
 8001736:	e066      	b.n	8001806 <HAL_SPI_Receive_IT+0x12a>
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	2201      	movs	r2, #1
 800173c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if ((pData == NULL) || (Size == 0U))
 8001740:	68bb      	ldr	r3, [r7, #8]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d002      	beq.n	800174c <HAL_SPI_Receive_IT+0x70>
 8001746:	88fb      	ldrh	r3, [r7, #6]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d102      	bne.n	8001752 <HAL_SPI_Receive_IT+0x76>
  {
    errorcode = HAL_ERROR;
 800174c:	2301      	movs	r3, #1
 800174e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8001750:	e054      	b.n	80017fc <HAL_SPI_Receive_IT+0x120>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	2204      	movs	r2, #4
 8001756:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	2200      	movs	r2, #0
 800175e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	68ba      	ldr	r2, [r7, #8]
 8001764:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	88fa      	ldrh	r2, [r7, #6]
 800176a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	88fa      	ldrh	r2, [r7, #6]
 8001770:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	2200      	movs	r2, #0
 8001776:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	2200      	movs	r2, #0
 800177c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	2200      	movs	r2, #0
 8001782:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxISR       = NULL;
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	2200      	movs	r2, #0
 8001788:	645a      	str	r2, [r3, #68]	; 0x44

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	68db      	ldr	r3, [r3, #12]
 800178e:	2b00      	cmp	r3, #0
 8001790:	d003      	beq.n	800179a <HAL_SPI_Receive_IT+0xbe>
  {
    hspi->RxISR = SPI_RxISR_16BIT;
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	4a1e      	ldr	r2, [pc, #120]	; (8001810 <HAL_SPI_Receive_IT+0x134>)
 8001796:	641a      	str	r2, [r3, #64]	; 0x40
 8001798:	e002      	b.n	80017a0 <HAL_SPI_Receive_IT+0xc4>
  }
  else
  {
    hspi->RxISR = SPI_RxISR_8BIT;
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	4a1d      	ldr	r2, [pc, #116]	; (8001814 <HAL_SPI_Receive_IT+0x138>)
 800179e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	689b      	ldr	r3, [r3, #8]
 80017a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80017a8:	d10f      	bne.n	80017ca <HAL_SPI_Receive_IT+0xee>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	681a      	ldr	r2, [r3, #0]
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80017b8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80017c8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	685a      	ldr	r2, [r3, #4]
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 80017d8:	605a      	str	r2, [r3, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80017e4:	2b40      	cmp	r3, #64	; 0x40
 80017e6:	d008      	beq.n	80017fa <HAL_SPI_Receive_IT+0x11e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	681a      	ldr	r2, [r3, #0]
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80017f6:	601a      	str	r2, [r3, #0]
 80017f8:	e000      	b.n	80017fc <HAL_SPI_Receive_IT+0x120>
  }

error :
 80017fa:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	2200      	movs	r2, #0
 8001800:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8001804:	7dfb      	ldrb	r3, [r7, #23]
}
 8001806:	4618      	mov	r0, r3
 8001808:	3718      	adds	r7, #24
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	08001d27 	.word	0x08001d27
 8001814:	08001cdd 	.word	0x08001cdd

08001818 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 8001818:	b480      	push	{r7}
 800181a:	b087      	sub	sp, #28
 800181c:	af00      	add	r7, sp, #0
 800181e:	60f8      	str	r0, [r7, #12]
 8001820:	60b9      	str	r1, [r7, #8]
 8001822:	607a      	str	r2, [r7, #4]
 8001824:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8001826:	2300      	movs	r3, #0
 8001828:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001830:	2b01      	cmp	r3, #1
 8001832:	d101      	bne.n	8001838 <HAL_SPI_TransmitReceive_IT+0x20>
 8001834:	2302      	movs	r3, #2
 8001836:	e075      	b.n	8001924 <HAL_SPI_TransmitReceive_IT+0x10c>
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	2201      	movs	r2, #1
 800183c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001846:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800184e:	7dbb      	ldrb	r3, [r7, #22]
 8001850:	2b01      	cmp	r3, #1
 8001852:	d00d      	beq.n	8001870 <HAL_SPI_TransmitReceive_IT+0x58>
 8001854:	693b      	ldr	r3, [r7, #16]
 8001856:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800185a:	d106      	bne.n	800186a <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	689b      	ldr	r3, [r3, #8]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d102      	bne.n	800186a <HAL_SPI_TransmitReceive_IT+0x52>
 8001864:	7dbb      	ldrb	r3, [r7, #22]
 8001866:	2b04      	cmp	r3, #4
 8001868:	d002      	beq.n	8001870 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 800186a:	2302      	movs	r3, #2
 800186c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800186e:	e054      	b.n	800191a <HAL_SPI_TransmitReceive_IT+0x102>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001870:	68bb      	ldr	r3, [r7, #8]
 8001872:	2b00      	cmp	r3, #0
 8001874:	d005      	beq.n	8001882 <HAL_SPI_TransmitReceive_IT+0x6a>
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d002      	beq.n	8001882 <HAL_SPI_TransmitReceive_IT+0x6a>
 800187c:	887b      	ldrh	r3, [r7, #2]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d102      	bne.n	8001888 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 8001882:	2301      	movs	r3, #1
 8001884:	75fb      	strb	r3, [r7, #23]
    goto error;
 8001886:	e048      	b.n	800191a <HAL_SPI_TransmitReceive_IT+0x102>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800188e:	b2db      	uxtb	r3, r3
 8001890:	2b04      	cmp	r3, #4
 8001892:	d003      	beq.n	800189c <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	2205      	movs	r2, #5
 8001898:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	2200      	movs	r2, #0
 80018a0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	68ba      	ldr	r2, [r7, #8]
 80018a6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	887a      	ldrh	r2, [r7, #2]
 80018ac:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	887a      	ldrh	r2, [r7, #2]
 80018b2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	687a      	ldr	r2, [r7, #4]
 80018b8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	887a      	ldrh	r2, [r7, #2]
 80018be:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	887a      	ldrh	r2, [r7, #2]
 80018c4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	68db      	ldr	r3, [r3, #12]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d006      	beq.n	80018dc <HAL_SPI_TransmitReceive_IT+0xc4>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	4a17      	ldr	r2, [pc, #92]	; (8001930 <HAL_SPI_TransmitReceive_IT+0x118>)
 80018d2:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	4a17      	ldr	r2, [pc, #92]	; (8001934 <HAL_SPI_TransmitReceive_IT+0x11c>)
 80018d8:	645a      	str	r2, [r3, #68]	; 0x44
 80018da:	e005      	b.n	80018e8 <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	4a16      	ldr	r2, [pc, #88]	; (8001938 <HAL_SPI_TransmitReceive_IT+0x120>)
 80018e0:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	4a15      	ldr	r2, [pc, #84]	; (800193c <HAL_SPI_TransmitReceive_IT+0x124>)
 80018e6:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	685a      	ldr	r2, [r3, #4]
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 80018f6:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001902:	2b40      	cmp	r3, #64	; 0x40
 8001904:	d008      	beq.n	8001918 <HAL_SPI_TransmitReceive_IT+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	681a      	ldr	r2, [r3, #0]
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001914:	601a      	str	r2, [r3, #0]
 8001916:	e000      	b.n	800191a <HAL_SPI_TransmitReceive_IT+0x102>
  }

error :
 8001918:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	2200      	movs	r2, #0
 800191e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8001922:	7dfb      	ldrb	r3, [r7, #23]
}
 8001924:	4618      	mov	r0, r3
 8001926:	371c      	adds	r7, #28
 8001928:	46bd      	mov	sp, r7
 800192a:	bc80      	pop	{r7}
 800192c:	4770      	bx	lr
 800192e:	bf00      	nop
 8001930:	08001c1f 	.word	0x08001c1f
 8001934:	08001c7f 	.word	0x08001c7f
 8001938:	08001b5b 	.word	0x08001b5b
 800193c:	08001bbf 	.word	0x08001bbf

08001940 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b088      	sub	sp, #32
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	689b      	ldr	r3, [r3, #8]
 8001956:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8001958:	69bb      	ldr	r3, [r7, #24]
 800195a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800195e:	2b00      	cmp	r3, #0
 8001960:	d10e      	bne.n	8001980 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8001962:	69bb      	ldr	r3, [r7, #24]
 8001964:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8001968:	2b00      	cmp	r3, #0
 800196a:	d009      	beq.n	8001980 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800196c:	69fb      	ldr	r3, [r7, #28]
 800196e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001972:	2b00      	cmp	r3, #0
 8001974:	d004      	beq.n	8001980 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800197a:	6878      	ldr	r0, [r7, #4]
 800197c:	4798      	blx	r3
    return;
 800197e:	e0b7      	b.n	8001af0 <HAL_SPI_IRQHandler+0x1b0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8001980:	69bb      	ldr	r3, [r7, #24]
 8001982:	f003 0302 	and.w	r3, r3, #2
 8001986:	2b00      	cmp	r3, #0
 8001988:	d009      	beq.n	800199e <HAL_SPI_IRQHandler+0x5e>
 800198a:	69fb      	ldr	r3, [r7, #28]
 800198c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001990:	2b00      	cmp	r3, #0
 8001992:	d004      	beq.n	800199e <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001998:	6878      	ldr	r0, [r7, #4]
 800199a:	4798      	blx	r3
    return;
 800199c:	e0a8      	b.n	8001af0 <HAL_SPI_IRQHandler+0x1b0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 800199e:	69bb      	ldr	r3, [r7, #24]
 80019a0:	f003 0320 	and.w	r3, r3, #32
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d105      	bne.n	80019b4 <HAL_SPI_IRQHandler+0x74>
 80019a8:	69bb      	ldr	r3, [r7, #24]
 80019aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	f000 809e 	beq.w	8001af0 <HAL_SPI_IRQHandler+0x1b0>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80019b4:	69fb      	ldr	r3, [r7, #28]
 80019b6:	f003 0320 	and.w	r3, r3, #32
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	f000 8098 	beq.w	8001af0 <HAL_SPI_IRQHandler+0x1b0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80019c0:	69bb      	ldr	r3, [r7, #24]
 80019c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d023      	beq.n	8001a12 <HAL_SPI_IRQHandler+0xd2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80019d0:	b2db      	uxtb	r3, r3
 80019d2:	2b03      	cmp	r3, #3
 80019d4:	d011      	beq.n	80019fa <HAL_SPI_IRQHandler+0xba>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019da:	f043 0204 	orr.w	r2, r3, #4
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80019e2:	2300      	movs	r3, #0
 80019e4:	617b      	str	r3, [r7, #20]
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	68db      	ldr	r3, [r3, #12]
 80019ec:	617b      	str	r3, [r7, #20]
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	689b      	ldr	r3, [r3, #8]
 80019f4:	617b      	str	r3, [r7, #20]
 80019f6:	697b      	ldr	r3, [r7, #20]
 80019f8:	e00b      	b.n	8001a12 <HAL_SPI_IRQHandler+0xd2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80019fa:	2300      	movs	r3, #0
 80019fc:	613b      	str	r3, [r7, #16]
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	68db      	ldr	r3, [r3, #12]
 8001a04:	613b      	str	r3, [r7, #16]
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	689b      	ldr	r3, [r3, #8]
 8001a0c:	613b      	str	r3, [r7, #16]
 8001a0e:	693b      	ldr	r3, [r7, #16]
        return;
 8001a10:	e06e      	b.n	8001af0 <HAL_SPI_IRQHandler+0x1b0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8001a12:	69bb      	ldr	r3, [r7, #24]
 8001a14:	f003 0320 	and.w	r3, r3, #32
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d014      	beq.n	8001a46 <HAL_SPI_IRQHandler+0x106>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a20:	f043 0201 	orr.w	r2, r3, #1
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8001a28:	2300      	movs	r3, #0
 8001a2a:	60fb      	str	r3, [r7, #12]
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	689b      	ldr	r3, [r3, #8]
 8001a32:	60fb      	str	r3, [r7, #12]
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	681a      	ldr	r2, [r3, #0]
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001a42:	601a      	str	r2, [r3, #0]
 8001a44:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d04f      	beq.n	8001aee <HAL_SPI_IRQHandler+0x1ae>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	685a      	ldr	r2, [r3, #4]
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8001a5c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	2201      	movs	r2, #1
 8001a62:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8001a66:	69fb      	ldr	r3, [r7, #28]
 8001a68:	f003 0302 	and.w	r3, r3, #2
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d104      	bne.n	8001a7a <HAL_SPI_IRQHandler+0x13a>
 8001a70:	69fb      	ldr	r3, [r7, #28]
 8001a72:	f003 0301 	and.w	r3, r3, #1
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d034      	beq.n	8001ae4 <HAL_SPI_IRQHandler+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	685a      	ldr	r2, [r3, #4]
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f022 0203 	bic.w	r2, r2, #3
 8001a88:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d011      	beq.n	8001ab6 <HAL_SPI_IRQHandler+0x176>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a96:	4a18      	ldr	r2, [pc, #96]	; (8001af8 <HAL_SPI_IRQHandler+0x1b8>)
 8001a98:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f7fe ff5a 	bl	8000958 <HAL_DMA_Abort_IT>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d005      	beq.n	8001ab6 <HAL_SPI_IRQHandler+0x176>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001aae:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d016      	beq.n	8001aec <HAL_SPI_IRQHandler+0x1ac>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ac2:	4a0d      	ldr	r2, [pc, #52]	; (8001af8 <HAL_SPI_IRQHandler+0x1b8>)
 8001ac4:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001aca:	4618      	mov	r0, r3
 8001acc:	f7fe ff44 	bl	8000958 <HAL_DMA_Abort_IT>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d00a      	beq.n	8001aec <HAL_SPI_IRQHandler+0x1ac>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ada:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8001ae2:	e003      	b.n	8001aec <HAL_SPI_IRQHandler+0x1ac>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8001ae4:	6878      	ldr	r0, [r7, #4]
 8001ae6:	f000 f81b 	bl	8001b20 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8001aea:	e000      	b.n	8001aee <HAL_SPI_IRQHandler+0x1ae>
        if (hspi->hdmatx != NULL)
 8001aec:	bf00      	nop
    return;
 8001aee:	bf00      	nop
  }
}
 8001af0:	3720      	adds	r7, #32
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	08001b33 	.word	0x08001b33

08001afc <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b083      	sub	sp, #12
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8001b04:	bf00      	nop
 8001b06:	370c      	adds	r7, #12
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bc80      	pop	{r7}
 8001b0c:	4770      	bx	lr

08001b0e <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001b0e:	b480      	push	{r7}
 8001b10:	b083      	sub	sp, #12
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8001b16:	bf00      	nop
 8001b18:	370c      	adds	r7, #12
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bc80      	pop	{r7}
 8001b1e:	4770      	bx	lr

08001b20 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8001b20:	b480      	push	{r7}
 8001b22:	b083      	sub	sp, #12
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8001b28:	bf00      	nop
 8001b2a:	370c      	adds	r7, #12
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bc80      	pop	{r7}
 8001b30:	4770      	bx	lr

08001b32 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8001b32:	b580      	push	{r7, lr}
 8001b34:	b084      	sub	sp, #16
 8001b36:	af00      	add	r7, sp, #0
 8001b38:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b3e:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	2200      	movs	r2, #0
 8001b44:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	2200      	movs	r2, #0
 8001b4a:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8001b4c:	68f8      	ldr	r0, [r7, #12]
 8001b4e:	f7ff ffe7 	bl	8001b20 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8001b52:	bf00      	nop
 8001b54:	3710      	adds	r7, #16
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}

08001b5a <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8001b5a:	b580      	push	{r7, lr}
 8001b5c:	b082      	sub	sp, #8
 8001b5e:	af00      	add	r7, sp, #0
 8001b60:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f103 020c 	add.w	r2, r3, #12
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b6e:	7812      	ldrb	r2, [r2, #0]
 8001b70:	b2d2      	uxtb	r2, r2
 8001b72:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b78:	1c5a      	adds	r2, r3, #1
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001b82:	b29b      	uxth	r3, r3
 8001b84:	3b01      	subs	r3, #1
 8001b86:	b29a      	uxth	r2, r3
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001b90:	b29b      	uxth	r3, r3
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d10f      	bne.n	8001bb6 <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	685a      	ldr	r2, [r3, #4]
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8001ba4:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001baa:	b29b      	uxth	r3, r3
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d102      	bne.n	8001bb6 <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 8001bb0:	6878      	ldr	r0, [r7, #4]
 8001bb2:	f000 f9d3 	bl	8001f5c <SPI_CloseRxTx_ISR>
    }
  }
}
 8001bb6:	bf00      	nop
 8001bb8:	3708      	adds	r7, #8
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}

08001bbe <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8001bbe:	b580      	push	{r7, lr}
 8001bc0:	b082      	sub	sp, #8
 8001bc2:	af00      	add	r7, sp, #0
 8001bc4:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	330c      	adds	r3, #12
 8001bd0:	7812      	ldrb	r2, [r2, #0]
 8001bd2:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd8:	1c5a      	adds	r2, r3, #1
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001be2:	b29b      	uxth	r3, r3
 8001be4:	3b01      	subs	r3, #1
 8001be6:	b29a      	uxth	r2, r3
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001bf0:	b29b      	uxth	r3, r3
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d10f      	bne.n	8001c16 <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	685a      	ldr	r2, [r3, #4]
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001c04:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001c0a:	b29b      	uxth	r3, r3
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d102      	bne.n	8001c16 <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8001c10:	6878      	ldr	r0, [r7, #4]
 8001c12:	f000 f9a3 	bl	8001f5c <SPI_CloseRxTx_ISR>
    }
  }
}
 8001c16:	bf00      	nop
 8001c18:	3708      	adds	r7, #8
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}

08001c1e <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8001c1e:	b580      	push	{r7, lr}
 8001c20:	b082      	sub	sp, #8
 8001c22:	af00      	add	r7, sp, #0
 8001c24:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	68da      	ldr	r2, [r3, #12]
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c30:	b292      	uxth	r2, r2
 8001c32:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c38:	1c9a      	adds	r2, r3, #2
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001c42:	b29b      	uxth	r3, r3
 8001c44:	3b01      	subs	r3, #1
 8001c46:	b29a      	uxth	r2, r3
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->RxXferCount == 0U)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001c50:	b29b      	uxth	r3, r3
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d10f      	bne.n	8001c76 <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	685a      	ldr	r2, [r3, #4]
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001c64:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001c6a:	b29b      	uxth	r3, r3
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d102      	bne.n	8001c76 <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8001c70:	6878      	ldr	r0, [r7, #4]
 8001c72:	f000 f973 	bl	8001f5c <SPI_CloseRxTx_ISR>
    }
  }
}
 8001c76:	bf00      	nop
 8001c78:	3708      	adds	r7, #8
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}

08001c7e <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8001c7e:	b580      	push	{r7, lr}
 8001c80:	b082      	sub	sp, #8
 8001c82:	af00      	add	r7, sp, #0
 8001c84:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c8a:	881a      	ldrh	r2, [r3, #0]
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c96:	1c9a      	adds	r2, r3, #2
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001ca0:	b29b      	uxth	r3, r3
 8001ca2:	3b01      	subs	r3, #1
 8001ca4:	b29a      	uxth	r2, r3
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001cae:	b29b      	uxth	r3, r3
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d10f      	bne.n	8001cd4 <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	685a      	ldr	r2, [r3, #4]
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001cc2:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001cc8:	b29b      	uxth	r3, r3
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d102      	bne.n	8001cd4 <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 8001cce:	6878      	ldr	r0, [r7, #4]
 8001cd0:	f000 f944 	bl	8001f5c <SPI_CloseRxTx_ISR>
    }
  }
}
 8001cd4:	bf00      	nop
 8001cd6:	3708      	adds	r7, #8
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bd80      	pop	{r7, pc}

08001cdc <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b082      	sub	sp, #8
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f103 020c 	add.w	r2, r3, #12
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cf0:	7812      	ldrb	r2, [r2, #0]
 8001cf2:	b2d2      	uxtb	r2, r2
 8001cf4:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cfa:	1c5a      	adds	r2, r3, #1
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001d04:	b29b      	uxth	r3, r3
 8001d06:	3b01      	subs	r3, #1
 8001d08:	b29a      	uxth	r2, r3
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	87da      	strh	r2, [r3, #62]	; 0x3e
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }

#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001d12:	b29b      	uxth	r3, r3
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d102      	bne.n	8001d1e <SPI_RxISR_8BIT+0x42>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8001d18:	6878      	ldr	r0, [r7, #4]
 8001d1a:	f000 f993 	bl	8002044 <SPI_CloseRx_ISR>
  }
}
 8001d1e:	bf00      	nop
 8001d20:	3708      	adds	r7, #8
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}

08001d26 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8001d26:	b580      	push	{r7, lr}
 8001d28:	b082      	sub	sp, #8
 8001d2a:	af00      	add	r7, sp, #0
 8001d2c:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	68da      	ldr	r2, [r3, #12]
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d38:	b292      	uxth	r2, r2
 8001d3a:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d40:	1c9a      	adds	r2, r3, #2
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001d4a:	b29b      	uxth	r3, r3
 8001d4c:	3b01      	subs	r3, #1
 8001d4e:	b29a      	uxth	r2, r3
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	87da      	strh	r2, [r3, #62]	; 0x3e
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }

#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001d58:	b29b      	uxth	r3, r3
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d102      	bne.n	8001d64 <SPI_RxISR_16BIT+0x3e>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8001d5e:	6878      	ldr	r0, [r7, #4]
 8001d60:	f000 f970 	bl	8002044 <SPI_CloseRx_ISR>
  }
}
 8001d64:	bf00      	nop
 8001d66:	3708      	adds	r7, #8
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}

08001d6c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b088      	sub	sp, #32
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	60f8      	str	r0, [r7, #12]
 8001d74:	60b9      	str	r1, [r7, #8]
 8001d76:	603b      	str	r3, [r7, #0]
 8001d78:	4613      	mov	r3, r2
 8001d7a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8001d7c:	f7fe fcb0 	bl	80006e0 <HAL_GetTick>
 8001d80:	4602      	mov	r2, r0
 8001d82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d84:	1a9b      	subs	r3, r3, r2
 8001d86:	683a      	ldr	r2, [r7, #0]
 8001d88:	4413      	add	r3, r2
 8001d8a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8001d8c:	f7fe fca8 	bl	80006e0 <HAL_GetTick>
 8001d90:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8001d92:	4b39      	ldr	r3, [pc, #228]	; (8001e78 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	015b      	lsls	r3, r3, #5
 8001d98:	0d1b      	lsrs	r3, r3, #20
 8001d9a:	69fa      	ldr	r2, [r7, #28]
 8001d9c:	fb02 f303 	mul.w	r3, r2, r3
 8001da0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001da2:	e054      	b.n	8001e4e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001daa:	d050      	beq.n	8001e4e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8001dac:	f7fe fc98 	bl	80006e0 <HAL_GetTick>
 8001db0:	4602      	mov	r2, r0
 8001db2:	69bb      	ldr	r3, [r7, #24]
 8001db4:	1ad3      	subs	r3, r2, r3
 8001db6:	69fa      	ldr	r2, [r7, #28]
 8001db8:	429a      	cmp	r2, r3
 8001dba:	d902      	bls.n	8001dc2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8001dbc:	69fb      	ldr	r3, [r7, #28]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d13d      	bne.n	8001e3e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	685a      	ldr	r2, [r3, #4]
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8001dd0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001dda:	d111      	bne.n	8001e00 <SPI_WaitFlagStateUntilTimeout+0x94>
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	689b      	ldr	r3, [r3, #8]
 8001de0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001de4:	d004      	beq.n	8001df0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	689b      	ldr	r3, [r3, #8]
 8001dea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001dee:	d107      	bne.n	8001e00 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	681a      	ldr	r2, [r3, #0]
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001dfe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e04:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001e08:	d10f      	bne.n	8001e2a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	681a      	ldr	r2, [r3, #0]
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001e18:	601a      	str	r2, [r3, #0]
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	681a      	ldr	r2, [r3, #0]
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001e28:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	2200      	movs	r2, #0
 8001e36:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8001e3a:	2303      	movs	r3, #3
 8001e3c:	e017      	b.n	8001e6e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d101      	bne.n	8001e48 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8001e44:	2300      	movs	r3, #0
 8001e46:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	3b01      	subs	r3, #1
 8001e4c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	689a      	ldr	r2, [r3, #8]
 8001e54:	68bb      	ldr	r3, [r7, #8]
 8001e56:	4013      	ands	r3, r2
 8001e58:	68ba      	ldr	r2, [r7, #8]
 8001e5a:	429a      	cmp	r2, r3
 8001e5c:	bf0c      	ite	eq
 8001e5e:	2301      	moveq	r3, #1
 8001e60:	2300      	movne	r3, #0
 8001e62:	b2db      	uxtb	r3, r3
 8001e64:	461a      	mov	r2, r3
 8001e66:	79fb      	ldrb	r3, [r7, #7]
 8001e68:	429a      	cmp	r2, r3
 8001e6a:	d19b      	bne.n	8001da4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8001e6c:	2300      	movs	r3, #0
}
 8001e6e:	4618      	mov	r0, r3
 8001e70:	3720      	adds	r7, #32
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	20000000 	.word	0x20000000

08001e7c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b086      	sub	sp, #24
 8001e80:	af02      	add	r7, sp, #8
 8001e82:	60f8      	str	r0, [r7, #12]
 8001e84:	60b9      	str	r1, [r7, #8]
 8001e86:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001e90:	d111      	bne.n	8001eb6 <SPI_EndRxTransaction+0x3a>
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	689b      	ldr	r3, [r3, #8]
 8001e96:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001e9a:	d004      	beq.n	8001ea6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	689b      	ldr	r3, [r3, #8]
 8001ea0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ea4:	d107      	bne.n	8001eb6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	681a      	ldr	r2, [r3, #0]
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001eb4:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	685b      	ldr	r3, [r3, #4]
 8001eba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001ebe:	d117      	bne.n	8001ef0 <SPI_EndRxTransaction+0x74>
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	689b      	ldr	r3, [r3, #8]
 8001ec4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ec8:	d112      	bne.n	8001ef0 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	9300      	str	r3, [sp, #0]
 8001ece:	68bb      	ldr	r3, [r7, #8]
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	2101      	movs	r1, #1
 8001ed4:	68f8      	ldr	r0, [r7, #12]
 8001ed6:	f7ff ff49 	bl	8001d6c <SPI_WaitFlagStateUntilTimeout>
 8001eda:	4603      	mov	r3, r0
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d01a      	beq.n	8001f16 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ee4:	f043 0220 	orr.w	r2, r3, #32
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8001eec:	2303      	movs	r3, #3
 8001eee:	e013      	b.n	8001f18 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	9300      	str	r3, [sp, #0]
 8001ef4:	68bb      	ldr	r3, [r7, #8]
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	2180      	movs	r1, #128	; 0x80
 8001efa:	68f8      	ldr	r0, [r7, #12]
 8001efc:	f7ff ff36 	bl	8001d6c <SPI_WaitFlagStateUntilTimeout>
 8001f00:	4603      	mov	r3, r0
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d007      	beq.n	8001f16 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f0a:	f043 0220 	orr.w	r2, r3, #32
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8001f12:	2303      	movs	r3, #3
 8001f14:	e000      	b.n	8001f18 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8001f16:	2300      	movs	r3, #0
}
 8001f18:	4618      	mov	r0, r3
 8001f1a:	3710      	adds	r7, #16
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd80      	pop	{r7, pc}

08001f20 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b086      	sub	sp, #24
 8001f24:	af02      	add	r7, sp, #8
 8001f26:	60f8      	str	r0, [r7, #12]
 8001f28:	60b9      	str	r1, [r7, #8]
 8001f2a:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	9300      	str	r3, [sp, #0]
 8001f30:	68bb      	ldr	r3, [r7, #8]
 8001f32:	2200      	movs	r2, #0
 8001f34:	2180      	movs	r1, #128	; 0x80
 8001f36:	68f8      	ldr	r0, [r7, #12]
 8001f38:	f7ff ff18 	bl	8001d6c <SPI_WaitFlagStateUntilTimeout>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d007      	beq.n	8001f52 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f46:	f043 0220 	orr.w	r2, r3, #32
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8001f4e:	2303      	movs	r3, #3
 8001f50:	e000      	b.n	8001f54 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8001f52:	2300      	movs	r3, #0
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	3710      	adds	r7, #16
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bd80      	pop	{r7, pc}

08001f5c <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b086      	sub	sp, #24
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8001f64:	4b35      	ldr	r3, [pc, #212]	; (800203c <SPI_CloseRxTx_ISR+0xe0>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a35      	ldr	r2, [pc, #212]	; (8002040 <SPI_CloseRxTx_ISR+0xe4>)
 8001f6a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f6e:	0a5b      	lsrs	r3, r3, #9
 8001f70:	2264      	movs	r2, #100	; 0x64
 8001f72:	fb02 f303 	mul.w	r3, r2, r3
 8001f76:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8001f78:	f7fe fbb2 	bl	80006e0 <HAL_GetTick>
 8001f7c:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	685a      	ldr	r2, [r3, #4]
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f022 0220 	bic.w	r2, r2, #32
 8001f8c:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8001f8e:	693b      	ldr	r3, [r7, #16]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d106      	bne.n	8001fa2 <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f98:	f043 0220 	orr.w	r2, r3, #32
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8001fa0:	e009      	b.n	8001fb6 <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	3b01      	subs	r3, #1
 8001fa6:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	689b      	ldr	r3, [r3, #8]
 8001fae:	f003 0302 	and.w	r3, r3, #2
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d0eb      	beq.n	8001f8e <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8001fb6:	697a      	ldr	r2, [r7, #20]
 8001fb8:	2164      	movs	r1, #100	; 0x64
 8001fba:	6878      	ldr	r0, [r7, #4]
 8001fbc:	f7ff ffb0 	bl	8001f20 <SPI_EndRxTxTransaction>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d005      	beq.n	8001fd2 <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fca:	f043 0220 	orr.w	r2, r3, #32
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	689b      	ldr	r3, [r3, #8]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d10a      	bne.n	8001ff0 <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001fda:	2300      	movs	r3, #0
 8001fdc:	60fb      	str	r3, [r7, #12]
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	68db      	ldr	r3, [r3, #12]
 8001fe4:	60fb      	str	r3, [r7, #12]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	689b      	ldr	r3, [r3, #8]
 8001fec:	60fb      	str	r3, [r7, #12]
 8001fee:	68fb      	ldr	r3, [r7, #12]
    }
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d115      	bne.n	8002024 <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001ffe:	b2db      	uxtb	r3, r3
 8002000:	2b04      	cmp	r3, #4
 8002002:	d107      	bne.n	8002014 <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2201      	movs	r2, #1
 8002008:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 800200c:	6878      	ldr	r0, [r7, #4]
 800200e:	f7ff fd75 	bl	8001afc <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8002012:	e00e      	b.n	8002032 <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2201      	movs	r2, #1
 8002018:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 800201c:	6878      	ldr	r0, [r7, #4]
 800201e:	f7ff fd76 	bl	8001b0e <HAL_SPI_TxRxCpltCallback>
}
 8002022:	e006      	b.n	8002032 <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	2201      	movs	r2, #1
 8002028:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      HAL_SPI_ErrorCallback(hspi);
 800202c:	6878      	ldr	r0, [r7, #4]
 800202e:	f7ff fd77 	bl	8001b20 <HAL_SPI_ErrorCallback>
}
 8002032:	bf00      	nop
 8002034:	3718      	adds	r7, #24
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop
 800203c:	20000000 	.word	0x20000000
 8002040:	057619f1 	.word	0x057619f1

08002044 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b084      	sub	sp, #16
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	685a      	ldr	r2, [r3, #4]
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800205a:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800205c:	f7fe fb40 	bl	80006e0 <HAL_GetTick>
 8002060:	4603      	mov	r3, r0
 8002062:	461a      	mov	r2, r3
 8002064:	2164      	movs	r1, #100	; 0x64
 8002066:	6878      	ldr	r0, [r7, #4]
 8002068:	f7ff ff08 	bl	8001e7c <SPI_EndRxTransaction>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d005      	beq.n	800207e <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002076:	f043 0220 	orr.w	r2, r3, #32
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	689b      	ldr	r3, [r3, #8]
 8002082:	2b00      	cmp	r3, #0
 8002084:	d10a      	bne.n	800209c <SPI_CloseRx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002086:	2300      	movs	r3, #0
 8002088:	60fb      	str	r3, [r7, #12]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	68db      	ldr	r3, [r3, #12]
 8002090:	60fb      	str	r3, [r7, #12]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	60fb      	str	r3, [r7, #12]
 800209a:	68fb      	ldr	r3, [r7, #12]
  }
  hspi->State = HAL_SPI_STATE_READY;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2201      	movs	r2, #1
 80020a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    }
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d103      	bne.n	80020b4 <SPI_CloseRx_ISR+0x70>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 80020ac:	6878      	ldr	r0, [r7, #4]
 80020ae:	f7ff fd25 	bl	8001afc <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 80020b2:	e002      	b.n	80020ba <SPI_CloseRx_ISR+0x76>
      HAL_SPI_ErrorCallback(hspi);
 80020b4:	6878      	ldr	r0, [r7, #4]
 80020b6:	f7ff fd33 	bl	8001b20 <HAL_SPI_ErrorCallback>
}
 80020ba:	bf00      	nop
 80020bc:	3710      	adds	r7, #16
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}

080020c2 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80020c2:	b580      	push	{r7, lr}
 80020c4:	b082      	sub	sp, #8
 80020c6:	af00      	add	r7, sp, #0
 80020c8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d101      	bne.n	80020d4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80020d0:	2301      	movs	r3, #1
 80020d2:	e042      	b.n	800215a <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80020da:	b2db      	uxtb	r3, r3
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d106      	bne.n	80020ee <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2200      	movs	r2, #0
 80020e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80020e8:	6878      	ldr	r0, [r7, #4]
 80020ea:	f7fe f9c3 	bl	8000474 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2224      	movs	r2, #36	; 0x24
 80020f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	68da      	ldr	r2, [r3, #12]
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002104:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002106:	6878      	ldr	r0, [r7, #4]
 8002108:	f000 f91c 	bl	8002344 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	691a      	ldr	r2, [r3, #16]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800211a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	695a      	ldr	r2, [r3, #20]
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800212a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	68da      	ldr	r2, [r3, #12]
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800213a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	2200      	movs	r2, #0
 8002140:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	2220      	movs	r2, #32
 8002146:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2220      	movs	r2, #32
 800214e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2200      	movs	r2, #0
 8002156:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002158:	2300      	movs	r3, #0
}
 800215a:	4618      	mov	r0, r3
 800215c:	3708      	adds	r7, #8
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}

08002162 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002162:	b580      	push	{r7, lr}
 8002164:	b08a      	sub	sp, #40	; 0x28
 8002166:	af02      	add	r7, sp, #8
 8002168:	60f8      	str	r0, [r7, #12]
 800216a:	60b9      	str	r1, [r7, #8]
 800216c:	603b      	str	r3, [r7, #0]
 800216e:	4613      	mov	r3, r2
 8002170:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002172:	2300      	movs	r3, #0
 8002174:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800217c:	b2db      	uxtb	r3, r3
 800217e:	2b20      	cmp	r3, #32
 8002180:	d16d      	bne.n	800225e <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8002182:	68bb      	ldr	r3, [r7, #8]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d002      	beq.n	800218e <HAL_UART_Transmit+0x2c>
 8002188:	88fb      	ldrh	r3, [r7, #6]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d101      	bne.n	8002192 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800218e:	2301      	movs	r3, #1
 8002190:	e066      	b.n	8002260 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	2200      	movs	r2, #0
 8002196:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	2221      	movs	r2, #33	; 0x21
 800219c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80021a0:	f7fe fa9e 	bl	80006e0 <HAL_GetTick>
 80021a4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	88fa      	ldrh	r2, [r7, #6]
 80021aa:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	88fa      	ldrh	r2, [r7, #6]
 80021b0:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	689b      	ldr	r3, [r3, #8]
 80021b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80021ba:	d108      	bne.n	80021ce <HAL_UART_Transmit+0x6c>
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	691b      	ldr	r3, [r3, #16]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d104      	bne.n	80021ce <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80021c4:	2300      	movs	r3, #0
 80021c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80021c8:	68bb      	ldr	r3, [r7, #8]
 80021ca:	61bb      	str	r3, [r7, #24]
 80021cc:	e003      	b.n	80021d6 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80021ce:	68bb      	ldr	r3, [r7, #8]
 80021d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80021d2:	2300      	movs	r3, #0
 80021d4:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80021d6:	e02a      	b.n	800222e <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	9300      	str	r3, [sp, #0]
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	2200      	movs	r2, #0
 80021e0:	2180      	movs	r1, #128	; 0x80
 80021e2:	68f8      	ldr	r0, [r7, #12]
 80021e4:	f000 f840 	bl	8002268 <UART_WaitOnFlagUntilTimeout>
 80021e8:	4603      	mov	r3, r0
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d001      	beq.n	80021f2 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80021ee:	2303      	movs	r3, #3
 80021f0:	e036      	b.n	8002260 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80021f2:	69fb      	ldr	r3, [r7, #28]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d10b      	bne.n	8002210 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80021f8:	69bb      	ldr	r3, [r7, #24]
 80021fa:	881b      	ldrh	r3, [r3, #0]
 80021fc:	461a      	mov	r2, r3
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002206:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002208:	69bb      	ldr	r3, [r7, #24]
 800220a:	3302      	adds	r3, #2
 800220c:	61bb      	str	r3, [r7, #24]
 800220e:	e007      	b.n	8002220 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002210:	69fb      	ldr	r3, [r7, #28]
 8002212:	781a      	ldrb	r2, [r3, #0]
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800221a:	69fb      	ldr	r3, [r7, #28]
 800221c:	3301      	adds	r3, #1
 800221e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002224:	b29b      	uxth	r3, r3
 8002226:	3b01      	subs	r3, #1
 8002228:	b29a      	uxth	r2, r3
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002232:	b29b      	uxth	r3, r3
 8002234:	2b00      	cmp	r3, #0
 8002236:	d1cf      	bne.n	80021d8 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	9300      	str	r3, [sp, #0]
 800223c:	697b      	ldr	r3, [r7, #20]
 800223e:	2200      	movs	r2, #0
 8002240:	2140      	movs	r1, #64	; 0x40
 8002242:	68f8      	ldr	r0, [r7, #12]
 8002244:	f000 f810 	bl	8002268 <UART_WaitOnFlagUntilTimeout>
 8002248:	4603      	mov	r3, r0
 800224a:	2b00      	cmp	r3, #0
 800224c:	d001      	beq.n	8002252 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 800224e:	2303      	movs	r3, #3
 8002250:	e006      	b.n	8002260 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	2220      	movs	r2, #32
 8002256:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 800225a:	2300      	movs	r3, #0
 800225c:	e000      	b.n	8002260 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800225e:	2302      	movs	r3, #2
  }
}
 8002260:	4618      	mov	r0, r3
 8002262:	3720      	adds	r7, #32
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}

08002268 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b090      	sub	sp, #64	; 0x40
 800226c:	af00      	add	r7, sp, #0
 800226e:	60f8      	str	r0, [r7, #12]
 8002270:	60b9      	str	r1, [r7, #8]
 8002272:	603b      	str	r3, [r7, #0]
 8002274:	4613      	mov	r3, r2
 8002276:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002278:	e050      	b.n	800231c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800227a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800227c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002280:	d04c      	beq.n	800231c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002282:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002284:	2b00      	cmp	r3, #0
 8002286:	d007      	beq.n	8002298 <UART_WaitOnFlagUntilTimeout+0x30>
 8002288:	f7fe fa2a 	bl	80006e0 <HAL_GetTick>
 800228c:	4602      	mov	r2, r0
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	1ad3      	subs	r3, r2, r3
 8002292:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002294:	429a      	cmp	r2, r3
 8002296:	d241      	bcs.n	800231c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	330c      	adds	r3, #12
 800229e:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80022a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022a2:	e853 3f00 	ldrex	r3, [r3]
 80022a6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80022a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022aa:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80022ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	330c      	adds	r3, #12
 80022b6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80022b8:	637a      	str	r2, [r7, #52]	; 0x34
 80022ba:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80022bc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80022be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80022c0:	e841 2300 	strex	r3, r2, [r1]
 80022c4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80022c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d1e5      	bne.n	8002298 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	3314      	adds	r3, #20
 80022d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80022d4:	697b      	ldr	r3, [r7, #20]
 80022d6:	e853 3f00 	ldrex	r3, [r3]
 80022da:	613b      	str	r3, [r7, #16]
   return(result);
 80022dc:	693b      	ldr	r3, [r7, #16]
 80022de:	f023 0301 	bic.w	r3, r3, #1
 80022e2:	63bb      	str	r3, [r7, #56]	; 0x38
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	3314      	adds	r3, #20
 80022ea:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80022ec:	623a      	str	r2, [r7, #32]
 80022ee:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80022f0:	69f9      	ldr	r1, [r7, #28]
 80022f2:	6a3a      	ldr	r2, [r7, #32]
 80022f4:	e841 2300 	strex	r3, r2, [r1]
 80022f8:	61bb      	str	r3, [r7, #24]
   return(result);
 80022fa:	69bb      	ldr	r3, [r7, #24]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d1e5      	bne.n	80022cc <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	2220      	movs	r2, #32
 8002304:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	2220      	movs	r2, #32
 800230c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	2200      	movs	r2, #0
 8002314:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8002318:	2303      	movs	r3, #3
 800231a:	e00f      	b.n	800233c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	681a      	ldr	r2, [r3, #0]
 8002322:	68bb      	ldr	r3, [r7, #8]
 8002324:	4013      	ands	r3, r2
 8002326:	68ba      	ldr	r2, [r7, #8]
 8002328:	429a      	cmp	r2, r3
 800232a:	bf0c      	ite	eq
 800232c:	2301      	moveq	r3, #1
 800232e:	2300      	movne	r3, #0
 8002330:	b2db      	uxtb	r3, r3
 8002332:	461a      	mov	r2, r3
 8002334:	79fb      	ldrb	r3, [r7, #7]
 8002336:	429a      	cmp	r2, r3
 8002338:	d09f      	beq.n	800227a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800233a:	2300      	movs	r3, #0
}
 800233c:	4618      	mov	r0, r3
 800233e:	3740      	adds	r7, #64	; 0x40
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}

08002344 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b084      	sub	sp, #16
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	691b      	ldr	r3, [r3, #16]
 8002352:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	68da      	ldr	r2, [r3, #12]
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	430a      	orrs	r2, r1
 8002360:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	689a      	ldr	r2, [r3, #8]
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	691b      	ldr	r3, [r3, #16]
 800236a:	431a      	orrs	r2, r3
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	695b      	ldr	r3, [r3, #20]
 8002370:	4313      	orrs	r3, r2
 8002372:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	68db      	ldr	r3, [r3, #12]
 800237a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800237e:	f023 030c 	bic.w	r3, r3, #12
 8002382:	687a      	ldr	r2, [r7, #4]
 8002384:	6812      	ldr	r2, [r2, #0]
 8002386:	68b9      	ldr	r1, [r7, #8]
 8002388:	430b      	orrs	r3, r1
 800238a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	695b      	ldr	r3, [r3, #20]
 8002392:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	699a      	ldr	r2, [r3, #24]
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	430a      	orrs	r2, r1
 80023a0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4a2c      	ldr	r2, [pc, #176]	; (8002458 <UART_SetConfig+0x114>)
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d103      	bne.n	80023b4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80023ac:	f7ff f8e0 	bl	8001570 <HAL_RCC_GetPCLK2Freq>
 80023b0:	60f8      	str	r0, [r7, #12]
 80023b2:	e002      	b.n	80023ba <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80023b4:	f7ff f8c8 	bl	8001548 <HAL_RCC_GetPCLK1Freq>
 80023b8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80023ba:	68fa      	ldr	r2, [r7, #12]
 80023bc:	4613      	mov	r3, r2
 80023be:	009b      	lsls	r3, r3, #2
 80023c0:	4413      	add	r3, r2
 80023c2:	009a      	lsls	r2, r3, #2
 80023c4:	441a      	add	r2, r3
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	009b      	lsls	r3, r3, #2
 80023cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80023d0:	4a22      	ldr	r2, [pc, #136]	; (800245c <UART_SetConfig+0x118>)
 80023d2:	fba2 2303 	umull	r2, r3, r2, r3
 80023d6:	095b      	lsrs	r3, r3, #5
 80023d8:	0119      	lsls	r1, r3, #4
 80023da:	68fa      	ldr	r2, [r7, #12]
 80023dc:	4613      	mov	r3, r2
 80023de:	009b      	lsls	r3, r3, #2
 80023e0:	4413      	add	r3, r2
 80023e2:	009a      	lsls	r2, r3, #2
 80023e4:	441a      	add	r2, r3
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	009b      	lsls	r3, r3, #2
 80023ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80023f0:	4b1a      	ldr	r3, [pc, #104]	; (800245c <UART_SetConfig+0x118>)
 80023f2:	fba3 0302 	umull	r0, r3, r3, r2
 80023f6:	095b      	lsrs	r3, r3, #5
 80023f8:	2064      	movs	r0, #100	; 0x64
 80023fa:	fb00 f303 	mul.w	r3, r0, r3
 80023fe:	1ad3      	subs	r3, r2, r3
 8002400:	011b      	lsls	r3, r3, #4
 8002402:	3332      	adds	r3, #50	; 0x32
 8002404:	4a15      	ldr	r2, [pc, #84]	; (800245c <UART_SetConfig+0x118>)
 8002406:	fba2 2303 	umull	r2, r3, r2, r3
 800240a:	095b      	lsrs	r3, r3, #5
 800240c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002410:	4419      	add	r1, r3
 8002412:	68fa      	ldr	r2, [r7, #12]
 8002414:	4613      	mov	r3, r2
 8002416:	009b      	lsls	r3, r3, #2
 8002418:	4413      	add	r3, r2
 800241a:	009a      	lsls	r2, r3, #2
 800241c:	441a      	add	r2, r3
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	009b      	lsls	r3, r3, #2
 8002424:	fbb2 f2f3 	udiv	r2, r2, r3
 8002428:	4b0c      	ldr	r3, [pc, #48]	; (800245c <UART_SetConfig+0x118>)
 800242a:	fba3 0302 	umull	r0, r3, r3, r2
 800242e:	095b      	lsrs	r3, r3, #5
 8002430:	2064      	movs	r0, #100	; 0x64
 8002432:	fb00 f303 	mul.w	r3, r0, r3
 8002436:	1ad3      	subs	r3, r2, r3
 8002438:	011b      	lsls	r3, r3, #4
 800243a:	3332      	adds	r3, #50	; 0x32
 800243c:	4a07      	ldr	r2, [pc, #28]	; (800245c <UART_SetConfig+0x118>)
 800243e:	fba2 2303 	umull	r2, r3, r2, r3
 8002442:	095b      	lsrs	r3, r3, #5
 8002444:	f003 020f 	and.w	r2, r3, #15
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	440a      	add	r2, r1
 800244e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002450:	bf00      	nop
 8002452:	3710      	adds	r7, #16
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}
 8002458:	40013800 	.word	0x40013800
 800245c:	51eb851f 	.word	0x51eb851f

08002460 <siprintf>:
 8002460:	b40e      	push	{r1, r2, r3}
 8002462:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002466:	b500      	push	{lr}
 8002468:	b09c      	sub	sp, #112	; 0x70
 800246a:	ab1d      	add	r3, sp, #116	; 0x74
 800246c:	9002      	str	r0, [sp, #8]
 800246e:	9006      	str	r0, [sp, #24]
 8002470:	9107      	str	r1, [sp, #28]
 8002472:	9104      	str	r1, [sp, #16]
 8002474:	4808      	ldr	r0, [pc, #32]	; (8002498 <siprintf+0x38>)
 8002476:	4909      	ldr	r1, [pc, #36]	; (800249c <siprintf+0x3c>)
 8002478:	f853 2b04 	ldr.w	r2, [r3], #4
 800247c:	9105      	str	r1, [sp, #20]
 800247e:	6800      	ldr	r0, [r0, #0]
 8002480:	a902      	add	r1, sp, #8
 8002482:	9301      	str	r3, [sp, #4]
 8002484:	f000 f98e 	bl	80027a4 <_svfiprintf_r>
 8002488:	2200      	movs	r2, #0
 800248a:	9b02      	ldr	r3, [sp, #8]
 800248c:	701a      	strb	r2, [r3, #0]
 800248e:	b01c      	add	sp, #112	; 0x70
 8002490:	f85d eb04 	ldr.w	lr, [sp], #4
 8002494:	b003      	add	sp, #12
 8002496:	4770      	bx	lr
 8002498:	20000058 	.word	0x20000058
 800249c:	ffff0208 	.word	0xffff0208

080024a0 <memset>:
 80024a0:	4603      	mov	r3, r0
 80024a2:	4402      	add	r2, r0
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d100      	bne.n	80024aa <memset+0xa>
 80024a8:	4770      	bx	lr
 80024aa:	f803 1b01 	strb.w	r1, [r3], #1
 80024ae:	e7f9      	b.n	80024a4 <memset+0x4>

080024b0 <__errno>:
 80024b0:	4b01      	ldr	r3, [pc, #4]	; (80024b8 <__errno+0x8>)
 80024b2:	6818      	ldr	r0, [r3, #0]
 80024b4:	4770      	bx	lr
 80024b6:	bf00      	nop
 80024b8:	20000058 	.word	0x20000058

080024bc <__libc_init_array>:
 80024bc:	b570      	push	{r4, r5, r6, lr}
 80024be:	2600      	movs	r6, #0
 80024c0:	4d0c      	ldr	r5, [pc, #48]	; (80024f4 <__libc_init_array+0x38>)
 80024c2:	4c0d      	ldr	r4, [pc, #52]	; (80024f8 <__libc_init_array+0x3c>)
 80024c4:	1b64      	subs	r4, r4, r5
 80024c6:	10a4      	asrs	r4, r4, #2
 80024c8:	42a6      	cmp	r6, r4
 80024ca:	d109      	bne.n	80024e0 <__libc_init_array+0x24>
 80024cc:	f000 fc7a 	bl	8002dc4 <_init>
 80024d0:	2600      	movs	r6, #0
 80024d2:	4d0a      	ldr	r5, [pc, #40]	; (80024fc <__libc_init_array+0x40>)
 80024d4:	4c0a      	ldr	r4, [pc, #40]	; (8002500 <__libc_init_array+0x44>)
 80024d6:	1b64      	subs	r4, r4, r5
 80024d8:	10a4      	asrs	r4, r4, #2
 80024da:	42a6      	cmp	r6, r4
 80024dc:	d105      	bne.n	80024ea <__libc_init_array+0x2e>
 80024de:	bd70      	pop	{r4, r5, r6, pc}
 80024e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80024e4:	4798      	blx	r3
 80024e6:	3601      	adds	r6, #1
 80024e8:	e7ee      	b.n	80024c8 <__libc_init_array+0xc>
 80024ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80024ee:	4798      	blx	r3
 80024f0:	3601      	adds	r6, #1
 80024f2:	e7f2      	b.n	80024da <__libc_init_array+0x1e>
 80024f4:	08002e3c 	.word	0x08002e3c
 80024f8:	08002e3c 	.word	0x08002e3c
 80024fc:	08002e3c 	.word	0x08002e3c
 8002500:	08002e40 	.word	0x08002e40

08002504 <__retarget_lock_acquire_recursive>:
 8002504:	4770      	bx	lr

08002506 <__retarget_lock_release_recursive>:
 8002506:	4770      	bx	lr

08002508 <_free_r>:
 8002508:	b538      	push	{r3, r4, r5, lr}
 800250a:	4605      	mov	r5, r0
 800250c:	2900      	cmp	r1, #0
 800250e:	d040      	beq.n	8002592 <_free_r+0x8a>
 8002510:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002514:	1f0c      	subs	r4, r1, #4
 8002516:	2b00      	cmp	r3, #0
 8002518:	bfb8      	it	lt
 800251a:	18e4      	addlt	r4, r4, r3
 800251c:	f000 f8dc 	bl	80026d8 <__malloc_lock>
 8002520:	4a1c      	ldr	r2, [pc, #112]	; (8002594 <_free_r+0x8c>)
 8002522:	6813      	ldr	r3, [r2, #0]
 8002524:	b933      	cbnz	r3, 8002534 <_free_r+0x2c>
 8002526:	6063      	str	r3, [r4, #4]
 8002528:	6014      	str	r4, [r2, #0]
 800252a:	4628      	mov	r0, r5
 800252c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002530:	f000 b8d8 	b.w	80026e4 <__malloc_unlock>
 8002534:	42a3      	cmp	r3, r4
 8002536:	d908      	bls.n	800254a <_free_r+0x42>
 8002538:	6820      	ldr	r0, [r4, #0]
 800253a:	1821      	adds	r1, r4, r0
 800253c:	428b      	cmp	r3, r1
 800253e:	bf01      	itttt	eq
 8002540:	6819      	ldreq	r1, [r3, #0]
 8002542:	685b      	ldreq	r3, [r3, #4]
 8002544:	1809      	addeq	r1, r1, r0
 8002546:	6021      	streq	r1, [r4, #0]
 8002548:	e7ed      	b.n	8002526 <_free_r+0x1e>
 800254a:	461a      	mov	r2, r3
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	b10b      	cbz	r3, 8002554 <_free_r+0x4c>
 8002550:	42a3      	cmp	r3, r4
 8002552:	d9fa      	bls.n	800254a <_free_r+0x42>
 8002554:	6811      	ldr	r1, [r2, #0]
 8002556:	1850      	adds	r0, r2, r1
 8002558:	42a0      	cmp	r0, r4
 800255a:	d10b      	bne.n	8002574 <_free_r+0x6c>
 800255c:	6820      	ldr	r0, [r4, #0]
 800255e:	4401      	add	r1, r0
 8002560:	1850      	adds	r0, r2, r1
 8002562:	4283      	cmp	r3, r0
 8002564:	6011      	str	r1, [r2, #0]
 8002566:	d1e0      	bne.n	800252a <_free_r+0x22>
 8002568:	6818      	ldr	r0, [r3, #0]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	4408      	add	r0, r1
 800256e:	6010      	str	r0, [r2, #0]
 8002570:	6053      	str	r3, [r2, #4]
 8002572:	e7da      	b.n	800252a <_free_r+0x22>
 8002574:	d902      	bls.n	800257c <_free_r+0x74>
 8002576:	230c      	movs	r3, #12
 8002578:	602b      	str	r3, [r5, #0]
 800257a:	e7d6      	b.n	800252a <_free_r+0x22>
 800257c:	6820      	ldr	r0, [r4, #0]
 800257e:	1821      	adds	r1, r4, r0
 8002580:	428b      	cmp	r3, r1
 8002582:	bf01      	itttt	eq
 8002584:	6819      	ldreq	r1, [r3, #0]
 8002586:	685b      	ldreq	r3, [r3, #4]
 8002588:	1809      	addeq	r1, r1, r0
 800258a:	6021      	streq	r1, [r4, #0]
 800258c:	6063      	str	r3, [r4, #4]
 800258e:	6054      	str	r4, [r2, #4]
 8002590:	e7cb      	b.n	800252a <_free_r+0x22>
 8002592:	bd38      	pop	{r3, r4, r5, pc}
 8002594:	20000260 	.word	0x20000260

08002598 <sbrk_aligned>:
 8002598:	b570      	push	{r4, r5, r6, lr}
 800259a:	4e0e      	ldr	r6, [pc, #56]	; (80025d4 <sbrk_aligned+0x3c>)
 800259c:	460c      	mov	r4, r1
 800259e:	6831      	ldr	r1, [r6, #0]
 80025a0:	4605      	mov	r5, r0
 80025a2:	b911      	cbnz	r1, 80025aa <sbrk_aligned+0x12>
 80025a4:	f000 fbaa 	bl	8002cfc <_sbrk_r>
 80025a8:	6030      	str	r0, [r6, #0]
 80025aa:	4621      	mov	r1, r4
 80025ac:	4628      	mov	r0, r5
 80025ae:	f000 fba5 	bl	8002cfc <_sbrk_r>
 80025b2:	1c43      	adds	r3, r0, #1
 80025b4:	d00a      	beq.n	80025cc <sbrk_aligned+0x34>
 80025b6:	1cc4      	adds	r4, r0, #3
 80025b8:	f024 0403 	bic.w	r4, r4, #3
 80025bc:	42a0      	cmp	r0, r4
 80025be:	d007      	beq.n	80025d0 <sbrk_aligned+0x38>
 80025c0:	1a21      	subs	r1, r4, r0
 80025c2:	4628      	mov	r0, r5
 80025c4:	f000 fb9a 	bl	8002cfc <_sbrk_r>
 80025c8:	3001      	adds	r0, #1
 80025ca:	d101      	bne.n	80025d0 <sbrk_aligned+0x38>
 80025cc:	f04f 34ff 	mov.w	r4, #4294967295
 80025d0:	4620      	mov	r0, r4
 80025d2:	bd70      	pop	{r4, r5, r6, pc}
 80025d4:	20000264 	.word	0x20000264

080025d8 <_malloc_r>:
 80025d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80025dc:	1ccd      	adds	r5, r1, #3
 80025de:	f025 0503 	bic.w	r5, r5, #3
 80025e2:	3508      	adds	r5, #8
 80025e4:	2d0c      	cmp	r5, #12
 80025e6:	bf38      	it	cc
 80025e8:	250c      	movcc	r5, #12
 80025ea:	2d00      	cmp	r5, #0
 80025ec:	4607      	mov	r7, r0
 80025ee:	db01      	blt.n	80025f4 <_malloc_r+0x1c>
 80025f0:	42a9      	cmp	r1, r5
 80025f2:	d905      	bls.n	8002600 <_malloc_r+0x28>
 80025f4:	230c      	movs	r3, #12
 80025f6:	2600      	movs	r6, #0
 80025f8:	603b      	str	r3, [r7, #0]
 80025fa:	4630      	mov	r0, r6
 80025fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002600:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80026d4 <_malloc_r+0xfc>
 8002604:	f000 f868 	bl	80026d8 <__malloc_lock>
 8002608:	f8d8 3000 	ldr.w	r3, [r8]
 800260c:	461c      	mov	r4, r3
 800260e:	bb5c      	cbnz	r4, 8002668 <_malloc_r+0x90>
 8002610:	4629      	mov	r1, r5
 8002612:	4638      	mov	r0, r7
 8002614:	f7ff ffc0 	bl	8002598 <sbrk_aligned>
 8002618:	1c43      	adds	r3, r0, #1
 800261a:	4604      	mov	r4, r0
 800261c:	d155      	bne.n	80026ca <_malloc_r+0xf2>
 800261e:	f8d8 4000 	ldr.w	r4, [r8]
 8002622:	4626      	mov	r6, r4
 8002624:	2e00      	cmp	r6, #0
 8002626:	d145      	bne.n	80026b4 <_malloc_r+0xdc>
 8002628:	2c00      	cmp	r4, #0
 800262a:	d048      	beq.n	80026be <_malloc_r+0xe6>
 800262c:	6823      	ldr	r3, [r4, #0]
 800262e:	4631      	mov	r1, r6
 8002630:	4638      	mov	r0, r7
 8002632:	eb04 0903 	add.w	r9, r4, r3
 8002636:	f000 fb61 	bl	8002cfc <_sbrk_r>
 800263a:	4581      	cmp	r9, r0
 800263c:	d13f      	bne.n	80026be <_malloc_r+0xe6>
 800263e:	6821      	ldr	r1, [r4, #0]
 8002640:	4638      	mov	r0, r7
 8002642:	1a6d      	subs	r5, r5, r1
 8002644:	4629      	mov	r1, r5
 8002646:	f7ff ffa7 	bl	8002598 <sbrk_aligned>
 800264a:	3001      	adds	r0, #1
 800264c:	d037      	beq.n	80026be <_malloc_r+0xe6>
 800264e:	6823      	ldr	r3, [r4, #0]
 8002650:	442b      	add	r3, r5
 8002652:	6023      	str	r3, [r4, #0]
 8002654:	f8d8 3000 	ldr.w	r3, [r8]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d038      	beq.n	80026ce <_malloc_r+0xf6>
 800265c:	685a      	ldr	r2, [r3, #4]
 800265e:	42a2      	cmp	r2, r4
 8002660:	d12b      	bne.n	80026ba <_malloc_r+0xe2>
 8002662:	2200      	movs	r2, #0
 8002664:	605a      	str	r2, [r3, #4]
 8002666:	e00f      	b.n	8002688 <_malloc_r+0xb0>
 8002668:	6822      	ldr	r2, [r4, #0]
 800266a:	1b52      	subs	r2, r2, r5
 800266c:	d41f      	bmi.n	80026ae <_malloc_r+0xd6>
 800266e:	2a0b      	cmp	r2, #11
 8002670:	d917      	bls.n	80026a2 <_malloc_r+0xca>
 8002672:	1961      	adds	r1, r4, r5
 8002674:	42a3      	cmp	r3, r4
 8002676:	6025      	str	r5, [r4, #0]
 8002678:	bf18      	it	ne
 800267a:	6059      	strne	r1, [r3, #4]
 800267c:	6863      	ldr	r3, [r4, #4]
 800267e:	bf08      	it	eq
 8002680:	f8c8 1000 	streq.w	r1, [r8]
 8002684:	5162      	str	r2, [r4, r5]
 8002686:	604b      	str	r3, [r1, #4]
 8002688:	4638      	mov	r0, r7
 800268a:	f104 060b 	add.w	r6, r4, #11
 800268e:	f000 f829 	bl	80026e4 <__malloc_unlock>
 8002692:	f026 0607 	bic.w	r6, r6, #7
 8002696:	1d23      	adds	r3, r4, #4
 8002698:	1af2      	subs	r2, r6, r3
 800269a:	d0ae      	beq.n	80025fa <_malloc_r+0x22>
 800269c:	1b9b      	subs	r3, r3, r6
 800269e:	50a3      	str	r3, [r4, r2]
 80026a0:	e7ab      	b.n	80025fa <_malloc_r+0x22>
 80026a2:	42a3      	cmp	r3, r4
 80026a4:	6862      	ldr	r2, [r4, #4]
 80026a6:	d1dd      	bne.n	8002664 <_malloc_r+0x8c>
 80026a8:	f8c8 2000 	str.w	r2, [r8]
 80026ac:	e7ec      	b.n	8002688 <_malloc_r+0xb0>
 80026ae:	4623      	mov	r3, r4
 80026b0:	6864      	ldr	r4, [r4, #4]
 80026b2:	e7ac      	b.n	800260e <_malloc_r+0x36>
 80026b4:	4634      	mov	r4, r6
 80026b6:	6876      	ldr	r6, [r6, #4]
 80026b8:	e7b4      	b.n	8002624 <_malloc_r+0x4c>
 80026ba:	4613      	mov	r3, r2
 80026bc:	e7cc      	b.n	8002658 <_malloc_r+0x80>
 80026be:	230c      	movs	r3, #12
 80026c0:	4638      	mov	r0, r7
 80026c2:	603b      	str	r3, [r7, #0]
 80026c4:	f000 f80e 	bl	80026e4 <__malloc_unlock>
 80026c8:	e797      	b.n	80025fa <_malloc_r+0x22>
 80026ca:	6025      	str	r5, [r4, #0]
 80026cc:	e7dc      	b.n	8002688 <_malloc_r+0xb0>
 80026ce:	605b      	str	r3, [r3, #4]
 80026d0:	deff      	udf	#255	; 0xff
 80026d2:	bf00      	nop
 80026d4:	20000260 	.word	0x20000260

080026d8 <__malloc_lock>:
 80026d8:	4801      	ldr	r0, [pc, #4]	; (80026e0 <__malloc_lock+0x8>)
 80026da:	f7ff bf13 	b.w	8002504 <__retarget_lock_acquire_recursive>
 80026de:	bf00      	nop
 80026e0:	2000025c 	.word	0x2000025c

080026e4 <__malloc_unlock>:
 80026e4:	4801      	ldr	r0, [pc, #4]	; (80026ec <__malloc_unlock+0x8>)
 80026e6:	f7ff bf0e 	b.w	8002506 <__retarget_lock_release_recursive>
 80026ea:	bf00      	nop
 80026ec:	2000025c 	.word	0x2000025c

080026f0 <__ssputs_r>:
 80026f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80026f4:	461f      	mov	r7, r3
 80026f6:	688e      	ldr	r6, [r1, #8]
 80026f8:	4682      	mov	sl, r0
 80026fa:	42be      	cmp	r6, r7
 80026fc:	460c      	mov	r4, r1
 80026fe:	4690      	mov	r8, r2
 8002700:	680b      	ldr	r3, [r1, #0]
 8002702:	d82c      	bhi.n	800275e <__ssputs_r+0x6e>
 8002704:	898a      	ldrh	r2, [r1, #12]
 8002706:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800270a:	d026      	beq.n	800275a <__ssputs_r+0x6a>
 800270c:	6965      	ldr	r5, [r4, #20]
 800270e:	6909      	ldr	r1, [r1, #16]
 8002710:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002714:	eba3 0901 	sub.w	r9, r3, r1
 8002718:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800271c:	1c7b      	adds	r3, r7, #1
 800271e:	444b      	add	r3, r9
 8002720:	106d      	asrs	r5, r5, #1
 8002722:	429d      	cmp	r5, r3
 8002724:	bf38      	it	cc
 8002726:	461d      	movcc	r5, r3
 8002728:	0553      	lsls	r3, r2, #21
 800272a:	d527      	bpl.n	800277c <__ssputs_r+0x8c>
 800272c:	4629      	mov	r1, r5
 800272e:	f7ff ff53 	bl	80025d8 <_malloc_r>
 8002732:	4606      	mov	r6, r0
 8002734:	b360      	cbz	r0, 8002790 <__ssputs_r+0xa0>
 8002736:	464a      	mov	r2, r9
 8002738:	6921      	ldr	r1, [r4, #16]
 800273a:	f000 fafd 	bl	8002d38 <memcpy>
 800273e:	89a3      	ldrh	r3, [r4, #12]
 8002740:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002744:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002748:	81a3      	strh	r3, [r4, #12]
 800274a:	6126      	str	r6, [r4, #16]
 800274c:	444e      	add	r6, r9
 800274e:	6026      	str	r6, [r4, #0]
 8002750:	463e      	mov	r6, r7
 8002752:	6165      	str	r5, [r4, #20]
 8002754:	eba5 0509 	sub.w	r5, r5, r9
 8002758:	60a5      	str	r5, [r4, #8]
 800275a:	42be      	cmp	r6, r7
 800275c:	d900      	bls.n	8002760 <__ssputs_r+0x70>
 800275e:	463e      	mov	r6, r7
 8002760:	4632      	mov	r2, r6
 8002762:	4641      	mov	r1, r8
 8002764:	6820      	ldr	r0, [r4, #0]
 8002766:	f000 faaf 	bl	8002cc8 <memmove>
 800276a:	2000      	movs	r0, #0
 800276c:	68a3      	ldr	r3, [r4, #8]
 800276e:	1b9b      	subs	r3, r3, r6
 8002770:	60a3      	str	r3, [r4, #8]
 8002772:	6823      	ldr	r3, [r4, #0]
 8002774:	4433      	add	r3, r6
 8002776:	6023      	str	r3, [r4, #0]
 8002778:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800277c:	462a      	mov	r2, r5
 800277e:	f000 fae9 	bl	8002d54 <_realloc_r>
 8002782:	4606      	mov	r6, r0
 8002784:	2800      	cmp	r0, #0
 8002786:	d1e0      	bne.n	800274a <__ssputs_r+0x5a>
 8002788:	4650      	mov	r0, sl
 800278a:	6921      	ldr	r1, [r4, #16]
 800278c:	f7ff febc 	bl	8002508 <_free_r>
 8002790:	230c      	movs	r3, #12
 8002792:	f8ca 3000 	str.w	r3, [sl]
 8002796:	89a3      	ldrh	r3, [r4, #12]
 8002798:	f04f 30ff 	mov.w	r0, #4294967295
 800279c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80027a0:	81a3      	strh	r3, [r4, #12]
 80027a2:	e7e9      	b.n	8002778 <__ssputs_r+0x88>

080027a4 <_svfiprintf_r>:
 80027a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80027a8:	4698      	mov	r8, r3
 80027aa:	898b      	ldrh	r3, [r1, #12]
 80027ac:	4607      	mov	r7, r0
 80027ae:	061b      	lsls	r3, r3, #24
 80027b0:	460d      	mov	r5, r1
 80027b2:	4614      	mov	r4, r2
 80027b4:	b09d      	sub	sp, #116	; 0x74
 80027b6:	d50e      	bpl.n	80027d6 <_svfiprintf_r+0x32>
 80027b8:	690b      	ldr	r3, [r1, #16]
 80027ba:	b963      	cbnz	r3, 80027d6 <_svfiprintf_r+0x32>
 80027bc:	2140      	movs	r1, #64	; 0x40
 80027be:	f7ff ff0b 	bl	80025d8 <_malloc_r>
 80027c2:	6028      	str	r0, [r5, #0]
 80027c4:	6128      	str	r0, [r5, #16]
 80027c6:	b920      	cbnz	r0, 80027d2 <_svfiprintf_r+0x2e>
 80027c8:	230c      	movs	r3, #12
 80027ca:	603b      	str	r3, [r7, #0]
 80027cc:	f04f 30ff 	mov.w	r0, #4294967295
 80027d0:	e0d0      	b.n	8002974 <_svfiprintf_r+0x1d0>
 80027d2:	2340      	movs	r3, #64	; 0x40
 80027d4:	616b      	str	r3, [r5, #20]
 80027d6:	2300      	movs	r3, #0
 80027d8:	9309      	str	r3, [sp, #36]	; 0x24
 80027da:	2320      	movs	r3, #32
 80027dc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80027e0:	2330      	movs	r3, #48	; 0x30
 80027e2:	f04f 0901 	mov.w	r9, #1
 80027e6:	f8cd 800c 	str.w	r8, [sp, #12]
 80027ea:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 800298c <_svfiprintf_r+0x1e8>
 80027ee:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80027f2:	4623      	mov	r3, r4
 80027f4:	469a      	mov	sl, r3
 80027f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80027fa:	b10a      	cbz	r2, 8002800 <_svfiprintf_r+0x5c>
 80027fc:	2a25      	cmp	r2, #37	; 0x25
 80027fe:	d1f9      	bne.n	80027f4 <_svfiprintf_r+0x50>
 8002800:	ebba 0b04 	subs.w	fp, sl, r4
 8002804:	d00b      	beq.n	800281e <_svfiprintf_r+0x7a>
 8002806:	465b      	mov	r3, fp
 8002808:	4622      	mov	r2, r4
 800280a:	4629      	mov	r1, r5
 800280c:	4638      	mov	r0, r7
 800280e:	f7ff ff6f 	bl	80026f0 <__ssputs_r>
 8002812:	3001      	adds	r0, #1
 8002814:	f000 80a9 	beq.w	800296a <_svfiprintf_r+0x1c6>
 8002818:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800281a:	445a      	add	r2, fp
 800281c:	9209      	str	r2, [sp, #36]	; 0x24
 800281e:	f89a 3000 	ldrb.w	r3, [sl]
 8002822:	2b00      	cmp	r3, #0
 8002824:	f000 80a1 	beq.w	800296a <_svfiprintf_r+0x1c6>
 8002828:	2300      	movs	r3, #0
 800282a:	f04f 32ff 	mov.w	r2, #4294967295
 800282e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002832:	f10a 0a01 	add.w	sl, sl, #1
 8002836:	9304      	str	r3, [sp, #16]
 8002838:	9307      	str	r3, [sp, #28]
 800283a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800283e:	931a      	str	r3, [sp, #104]	; 0x68
 8002840:	4654      	mov	r4, sl
 8002842:	2205      	movs	r2, #5
 8002844:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002848:	4850      	ldr	r0, [pc, #320]	; (800298c <_svfiprintf_r+0x1e8>)
 800284a:	f000 fa67 	bl	8002d1c <memchr>
 800284e:	9a04      	ldr	r2, [sp, #16]
 8002850:	b9d8      	cbnz	r0, 800288a <_svfiprintf_r+0xe6>
 8002852:	06d0      	lsls	r0, r2, #27
 8002854:	bf44      	itt	mi
 8002856:	2320      	movmi	r3, #32
 8002858:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800285c:	0711      	lsls	r1, r2, #28
 800285e:	bf44      	itt	mi
 8002860:	232b      	movmi	r3, #43	; 0x2b
 8002862:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002866:	f89a 3000 	ldrb.w	r3, [sl]
 800286a:	2b2a      	cmp	r3, #42	; 0x2a
 800286c:	d015      	beq.n	800289a <_svfiprintf_r+0xf6>
 800286e:	4654      	mov	r4, sl
 8002870:	2000      	movs	r0, #0
 8002872:	f04f 0c0a 	mov.w	ip, #10
 8002876:	9a07      	ldr	r2, [sp, #28]
 8002878:	4621      	mov	r1, r4
 800287a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800287e:	3b30      	subs	r3, #48	; 0x30
 8002880:	2b09      	cmp	r3, #9
 8002882:	d94d      	bls.n	8002920 <_svfiprintf_r+0x17c>
 8002884:	b1b0      	cbz	r0, 80028b4 <_svfiprintf_r+0x110>
 8002886:	9207      	str	r2, [sp, #28]
 8002888:	e014      	b.n	80028b4 <_svfiprintf_r+0x110>
 800288a:	eba0 0308 	sub.w	r3, r0, r8
 800288e:	fa09 f303 	lsl.w	r3, r9, r3
 8002892:	4313      	orrs	r3, r2
 8002894:	46a2      	mov	sl, r4
 8002896:	9304      	str	r3, [sp, #16]
 8002898:	e7d2      	b.n	8002840 <_svfiprintf_r+0x9c>
 800289a:	9b03      	ldr	r3, [sp, #12]
 800289c:	1d19      	adds	r1, r3, #4
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	9103      	str	r1, [sp, #12]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	bfbb      	ittet	lt
 80028a6:	425b      	neglt	r3, r3
 80028a8:	f042 0202 	orrlt.w	r2, r2, #2
 80028ac:	9307      	strge	r3, [sp, #28]
 80028ae:	9307      	strlt	r3, [sp, #28]
 80028b0:	bfb8      	it	lt
 80028b2:	9204      	strlt	r2, [sp, #16]
 80028b4:	7823      	ldrb	r3, [r4, #0]
 80028b6:	2b2e      	cmp	r3, #46	; 0x2e
 80028b8:	d10c      	bne.n	80028d4 <_svfiprintf_r+0x130>
 80028ba:	7863      	ldrb	r3, [r4, #1]
 80028bc:	2b2a      	cmp	r3, #42	; 0x2a
 80028be:	d134      	bne.n	800292a <_svfiprintf_r+0x186>
 80028c0:	9b03      	ldr	r3, [sp, #12]
 80028c2:	3402      	adds	r4, #2
 80028c4:	1d1a      	adds	r2, r3, #4
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	9203      	str	r2, [sp, #12]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	bfb8      	it	lt
 80028ce:	f04f 33ff 	movlt.w	r3, #4294967295
 80028d2:	9305      	str	r3, [sp, #20]
 80028d4:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8002990 <_svfiprintf_r+0x1ec>
 80028d8:	2203      	movs	r2, #3
 80028da:	4650      	mov	r0, sl
 80028dc:	7821      	ldrb	r1, [r4, #0]
 80028de:	f000 fa1d 	bl	8002d1c <memchr>
 80028e2:	b138      	cbz	r0, 80028f4 <_svfiprintf_r+0x150>
 80028e4:	2240      	movs	r2, #64	; 0x40
 80028e6:	9b04      	ldr	r3, [sp, #16]
 80028e8:	eba0 000a 	sub.w	r0, r0, sl
 80028ec:	4082      	lsls	r2, r0
 80028ee:	4313      	orrs	r3, r2
 80028f0:	3401      	adds	r4, #1
 80028f2:	9304      	str	r3, [sp, #16]
 80028f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80028f8:	2206      	movs	r2, #6
 80028fa:	4826      	ldr	r0, [pc, #152]	; (8002994 <_svfiprintf_r+0x1f0>)
 80028fc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002900:	f000 fa0c 	bl	8002d1c <memchr>
 8002904:	2800      	cmp	r0, #0
 8002906:	d038      	beq.n	800297a <_svfiprintf_r+0x1d6>
 8002908:	4b23      	ldr	r3, [pc, #140]	; (8002998 <_svfiprintf_r+0x1f4>)
 800290a:	bb1b      	cbnz	r3, 8002954 <_svfiprintf_r+0x1b0>
 800290c:	9b03      	ldr	r3, [sp, #12]
 800290e:	3307      	adds	r3, #7
 8002910:	f023 0307 	bic.w	r3, r3, #7
 8002914:	3308      	adds	r3, #8
 8002916:	9303      	str	r3, [sp, #12]
 8002918:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800291a:	4433      	add	r3, r6
 800291c:	9309      	str	r3, [sp, #36]	; 0x24
 800291e:	e768      	b.n	80027f2 <_svfiprintf_r+0x4e>
 8002920:	460c      	mov	r4, r1
 8002922:	2001      	movs	r0, #1
 8002924:	fb0c 3202 	mla	r2, ip, r2, r3
 8002928:	e7a6      	b.n	8002878 <_svfiprintf_r+0xd4>
 800292a:	2300      	movs	r3, #0
 800292c:	f04f 0c0a 	mov.w	ip, #10
 8002930:	4619      	mov	r1, r3
 8002932:	3401      	adds	r4, #1
 8002934:	9305      	str	r3, [sp, #20]
 8002936:	4620      	mov	r0, r4
 8002938:	f810 2b01 	ldrb.w	r2, [r0], #1
 800293c:	3a30      	subs	r2, #48	; 0x30
 800293e:	2a09      	cmp	r2, #9
 8002940:	d903      	bls.n	800294a <_svfiprintf_r+0x1a6>
 8002942:	2b00      	cmp	r3, #0
 8002944:	d0c6      	beq.n	80028d4 <_svfiprintf_r+0x130>
 8002946:	9105      	str	r1, [sp, #20]
 8002948:	e7c4      	b.n	80028d4 <_svfiprintf_r+0x130>
 800294a:	4604      	mov	r4, r0
 800294c:	2301      	movs	r3, #1
 800294e:	fb0c 2101 	mla	r1, ip, r1, r2
 8002952:	e7f0      	b.n	8002936 <_svfiprintf_r+0x192>
 8002954:	ab03      	add	r3, sp, #12
 8002956:	9300      	str	r3, [sp, #0]
 8002958:	462a      	mov	r2, r5
 800295a:	4638      	mov	r0, r7
 800295c:	4b0f      	ldr	r3, [pc, #60]	; (800299c <_svfiprintf_r+0x1f8>)
 800295e:	a904      	add	r1, sp, #16
 8002960:	f3af 8000 	nop.w
 8002964:	1c42      	adds	r2, r0, #1
 8002966:	4606      	mov	r6, r0
 8002968:	d1d6      	bne.n	8002918 <_svfiprintf_r+0x174>
 800296a:	89ab      	ldrh	r3, [r5, #12]
 800296c:	065b      	lsls	r3, r3, #25
 800296e:	f53f af2d 	bmi.w	80027cc <_svfiprintf_r+0x28>
 8002972:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002974:	b01d      	add	sp, #116	; 0x74
 8002976:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800297a:	ab03      	add	r3, sp, #12
 800297c:	9300      	str	r3, [sp, #0]
 800297e:	462a      	mov	r2, r5
 8002980:	4638      	mov	r0, r7
 8002982:	4b06      	ldr	r3, [pc, #24]	; (800299c <_svfiprintf_r+0x1f8>)
 8002984:	a904      	add	r1, sp, #16
 8002986:	f000 f87d 	bl	8002a84 <_printf_i>
 800298a:	e7eb      	b.n	8002964 <_svfiprintf_r+0x1c0>
 800298c:	08002e06 	.word	0x08002e06
 8002990:	08002e0c 	.word	0x08002e0c
 8002994:	08002e10 	.word	0x08002e10
 8002998:	00000000 	.word	0x00000000
 800299c:	080026f1 	.word	0x080026f1

080029a0 <_printf_common>:
 80029a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80029a4:	4616      	mov	r6, r2
 80029a6:	4699      	mov	r9, r3
 80029a8:	688a      	ldr	r2, [r1, #8]
 80029aa:	690b      	ldr	r3, [r1, #16]
 80029ac:	4607      	mov	r7, r0
 80029ae:	4293      	cmp	r3, r2
 80029b0:	bfb8      	it	lt
 80029b2:	4613      	movlt	r3, r2
 80029b4:	6033      	str	r3, [r6, #0]
 80029b6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80029ba:	460c      	mov	r4, r1
 80029bc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80029c0:	b10a      	cbz	r2, 80029c6 <_printf_common+0x26>
 80029c2:	3301      	adds	r3, #1
 80029c4:	6033      	str	r3, [r6, #0]
 80029c6:	6823      	ldr	r3, [r4, #0]
 80029c8:	0699      	lsls	r1, r3, #26
 80029ca:	bf42      	ittt	mi
 80029cc:	6833      	ldrmi	r3, [r6, #0]
 80029ce:	3302      	addmi	r3, #2
 80029d0:	6033      	strmi	r3, [r6, #0]
 80029d2:	6825      	ldr	r5, [r4, #0]
 80029d4:	f015 0506 	ands.w	r5, r5, #6
 80029d8:	d106      	bne.n	80029e8 <_printf_common+0x48>
 80029da:	f104 0a19 	add.w	sl, r4, #25
 80029de:	68e3      	ldr	r3, [r4, #12]
 80029e0:	6832      	ldr	r2, [r6, #0]
 80029e2:	1a9b      	subs	r3, r3, r2
 80029e4:	42ab      	cmp	r3, r5
 80029e6:	dc2b      	bgt.n	8002a40 <_printf_common+0xa0>
 80029e8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80029ec:	1e13      	subs	r3, r2, #0
 80029ee:	6822      	ldr	r2, [r4, #0]
 80029f0:	bf18      	it	ne
 80029f2:	2301      	movne	r3, #1
 80029f4:	0692      	lsls	r2, r2, #26
 80029f6:	d430      	bmi.n	8002a5a <_printf_common+0xba>
 80029f8:	4649      	mov	r1, r9
 80029fa:	4638      	mov	r0, r7
 80029fc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002a00:	47c0      	blx	r8
 8002a02:	3001      	adds	r0, #1
 8002a04:	d023      	beq.n	8002a4e <_printf_common+0xae>
 8002a06:	6823      	ldr	r3, [r4, #0]
 8002a08:	6922      	ldr	r2, [r4, #16]
 8002a0a:	f003 0306 	and.w	r3, r3, #6
 8002a0e:	2b04      	cmp	r3, #4
 8002a10:	bf14      	ite	ne
 8002a12:	2500      	movne	r5, #0
 8002a14:	6833      	ldreq	r3, [r6, #0]
 8002a16:	f04f 0600 	mov.w	r6, #0
 8002a1a:	bf08      	it	eq
 8002a1c:	68e5      	ldreq	r5, [r4, #12]
 8002a1e:	f104 041a 	add.w	r4, r4, #26
 8002a22:	bf08      	it	eq
 8002a24:	1aed      	subeq	r5, r5, r3
 8002a26:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8002a2a:	bf08      	it	eq
 8002a2c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002a30:	4293      	cmp	r3, r2
 8002a32:	bfc4      	itt	gt
 8002a34:	1a9b      	subgt	r3, r3, r2
 8002a36:	18ed      	addgt	r5, r5, r3
 8002a38:	42b5      	cmp	r5, r6
 8002a3a:	d11a      	bne.n	8002a72 <_printf_common+0xd2>
 8002a3c:	2000      	movs	r0, #0
 8002a3e:	e008      	b.n	8002a52 <_printf_common+0xb2>
 8002a40:	2301      	movs	r3, #1
 8002a42:	4652      	mov	r2, sl
 8002a44:	4649      	mov	r1, r9
 8002a46:	4638      	mov	r0, r7
 8002a48:	47c0      	blx	r8
 8002a4a:	3001      	adds	r0, #1
 8002a4c:	d103      	bne.n	8002a56 <_printf_common+0xb6>
 8002a4e:	f04f 30ff 	mov.w	r0, #4294967295
 8002a52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a56:	3501      	adds	r5, #1
 8002a58:	e7c1      	b.n	80029de <_printf_common+0x3e>
 8002a5a:	2030      	movs	r0, #48	; 0x30
 8002a5c:	18e1      	adds	r1, r4, r3
 8002a5e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002a62:	1c5a      	adds	r2, r3, #1
 8002a64:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002a68:	4422      	add	r2, r4
 8002a6a:	3302      	adds	r3, #2
 8002a6c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002a70:	e7c2      	b.n	80029f8 <_printf_common+0x58>
 8002a72:	2301      	movs	r3, #1
 8002a74:	4622      	mov	r2, r4
 8002a76:	4649      	mov	r1, r9
 8002a78:	4638      	mov	r0, r7
 8002a7a:	47c0      	blx	r8
 8002a7c:	3001      	adds	r0, #1
 8002a7e:	d0e6      	beq.n	8002a4e <_printf_common+0xae>
 8002a80:	3601      	adds	r6, #1
 8002a82:	e7d9      	b.n	8002a38 <_printf_common+0x98>

08002a84 <_printf_i>:
 8002a84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002a88:	7e0f      	ldrb	r7, [r1, #24]
 8002a8a:	4691      	mov	r9, r2
 8002a8c:	2f78      	cmp	r7, #120	; 0x78
 8002a8e:	4680      	mov	r8, r0
 8002a90:	460c      	mov	r4, r1
 8002a92:	469a      	mov	sl, r3
 8002a94:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002a96:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002a9a:	d807      	bhi.n	8002aac <_printf_i+0x28>
 8002a9c:	2f62      	cmp	r7, #98	; 0x62
 8002a9e:	d80a      	bhi.n	8002ab6 <_printf_i+0x32>
 8002aa0:	2f00      	cmp	r7, #0
 8002aa2:	f000 80d5 	beq.w	8002c50 <_printf_i+0x1cc>
 8002aa6:	2f58      	cmp	r7, #88	; 0x58
 8002aa8:	f000 80c1 	beq.w	8002c2e <_printf_i+0x1aa>
 8002aac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002ab0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002ab4:	e03a      	b.n	8002b2c <_printf_i+0xa8>
 8002ab6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002aba:	2b15      	cmp	r3, #21
 8002abc:	d8f6      	bhi.n	8002aac <_printf_i+0x28>
 8002abe:	a101      	add	r1, pc, #4	; (adr r1, 8002ac4 <_printf_i+0x40>)
 8002ac0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002ac4:	08002b1d 	.word	0x08002b1d
 8002ac8:	08002b31 	.word	0x08002b31
 8002acc:	08002aad 	.word	0x08002aad
 8002ad0:	08002aad 	.word	0x08002aad
 8002ad4:	08002aad 	.word	0x08002aad
 8002ad8:	08002aad 	.word	0x08002aad
 8002adc:	08002b31 	.word	0x08002b31
 8002ae0:	08002aad 	.word	0x08002aad
 8002ae4:	08002aad 	.word	0x08002aad
 8002ae8:	08002aad 	.word	0x08002aad
 8002aec:	08002aad 	.word	0x08002aad
 8002af0:	08002c37 	.word	0x08002c37
 8002af4:	08002b5d 	.word	0x08002b5d
 8002af8:	08002bf1 	.word	0x08002bf1
 8002afc:	08002aad 	.word	0x08002aad
 8002b00:	08002aad 	.word	0x08002aad
 8002b04:	08002c59 	.word	0x08002c59
 8002b08:	08002aad 	.word	0x08002aad
 8002b0c:	08002b5d 	.word	0x08002b5d
 8002b10:	08002aad 	.word	0x08002aad
 8002b14:	08002aad 	.word	0x08002aad
 8002b18:	08002bf9 	.word	0x08002bf9
 8002b1c:	682b      	ldr	r3, [r5, #0]
 8002b1e:	1d1a      	adds	r2, r3, #4
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	602a      	str	r2, [r5, #0]
 8002b24:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002b28:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	e0a0      	b.n	8002c72 <_printf_i+0x1ee>
 8002b30:	6820      	ldr	r0, [r4, #0]
 8002b32:	682b      	ldr	r3, [r5, #0]
 8002b34:	0607      	lsls	r7, r0, #24
 8002b36:	f103 0104 	add.w	r1, r3, #4
 8002b3a:	6029      	str	r1, [r5, #0]
 8002b3c:	d501      	bpl.n	8002b42 <_printf_i+0xbe>
 8002b3e:	681e      	ldr	r6, [r3, #0]
 8002b40:	e003      	b.n	8002b4a <_printf_i+0xc6>
 8002b42:	0646      	lsls	r6, r0, #25
 8002b44:	d5fb      	bpl.n	8002b3e <_printf_i+0xba>
 8002b46:	f9b3 6000 	ldrsh.w	r6, [r3]
 8002b4a:	2e00      	cmp	r6, #0
 8002b4c:	da03      	bge.n	8002b56 <_printf_i+0xd2>
 8002b4e:	232d      	movs	r3, #45	; 0x2d
 8002b50:	4276      	negs	r6, r6
 8002b52:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002b56:	230a      	movs	r3, #10
 8002b58:	4859      	ldr	r0, [pc, #356]	; (8002cc0 <_printf_i+0x23c>)
 8002b5a:	e012      	b.n	8002b82 <_printf_i+0xfe>
 8002b5c:	682b      	ldr	r3, [r5, #0]
 8002b5e:	6820      	ldr	r0, [r4, #0]
 8002b60:	1d19      	adds	r1, r3, #4
 8002b62:	6029      	str	r1, [r5, #0]
 8002b64:	0605      	lsls	r5, r0, #24
 8002b66:	d501      	bpl.n	8002b6c <_printf_i+0xe8>
 8002b68:	681e      	ldr	r6, [r3, #0]
 8002b6a:	e002      	b.n	8002b72 <_printf_i+0xee>
 8002b6c:	0641      	lsls	r1, r0, #25
 8002b6e:	d5fb      	bpl.n	8002b68 <_printf_i+0xe4>
 8002b70:	881e      	ldrh	r6, [r3, #0]
 8002b72:	2f6f      	cmp	r7, #111	; 0x6f
 8002b74:	bf0c      	ite	eq
 8002b76:	2308      	moveq	r3, #8
 8002b78:	230a      	movne	r3, #10
 8002b7a:	4851      	ldr	r0, [pc, #324]	; (8002cc0 <_printf_i+0x23c>)
 8002b7c:	2100      	movs	r1, #0
 8002b7e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002b82:	6865      	ldr	r5, [r4, #4]
 8002b84:	2d00      	cmp	r5, #0
 8002b86:	bfa8      	it	ge
 8002b88:	6821      	ldrge	r1, [r4, #0]
 8002b8a:	60a5      	str	r5, [r4, #8]
 8002b8c:	bfa4      	itt	ge
 8002b8e:	f021 0104 	bicge.w	r1, r1, #4
 8002b92:	6021      	strge	r1, [r4, #0]
 8002b94:	b90e      	cbnz	r6, 8002b9a <_printf_i+0x116>
 8002b96:	2d00      	cmp	r5, #0
 8002b98:	d04b      	beq.n	8002c32 <_printf_i+0x1ae>
 8002b9a:	4615      	mov	r5, r2
 8002b9c:	fbb6 f1f3 	udiv	r1, r6, r3
 8002ba0:	fb03 6711 	mls	r7, r3, r1, r6
 8002ba4:	5dc7      	ldrb	r7, [r0, r7]
 8002ba6:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002baa:	4637      	mov	r7, r6
 8002bac:	42bb      	cmp	r3, r7
 8002bae:	460e      	mov	r6, r1
 8002bb0:	d9f4      	bls.n	8002b9c <_printf_i+0x118>
 8002bb2:	2b08      	cmp	r3, #8
 8002bb4:	d10b      	bne.n	8002bce <_printf_i+0x14a>
 8002bb6:	6823      	ldr	r3, [r4, #0]
 8002bb8:	07de      	lsls	r6, r3, #31
 8002bba:	d508      	bpl.n	8002bce <_printf_i+0x14a>
 8002bbc:	6923      	ldr	r3, [r4, #16]
 8002bbe:	6861      	ldr	r1, [r4, #4]
 8002bc0:	4299      	cmp	r1, r3
 8002bc2:	bfde      	ittt	le
 8002bc4:	2330      	movle	r3, #48	; 0x30
 8002bc6:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002bca:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002bce:	1b52      	subs	r2, r2, r5
 8002bd0:	6122      	str	r2, [r4, #16]
 8002bd2:	464b      	mov	r3, r9
 8002bd4:	4621      	mov	r1, r4
 8002bd6:	4640      	mov	r0, r8
 8002bd8:	f8cd a000 	str.w	sl, [sp]
 8002bdc:	aa03      	add	r2, sp, #12
 8002bde:	f7ff fedf 	bl	80029a0 <_printf_common>
 8002be2:	3001      	adds	r0, #1
 8002be4:	d14a      	bne.n	8002c7c <_printf_i+0x1f8>
 8002be6:	f04f 30ff 	mov.w	r0, #4294967295
 8002bea:	b004      	add	sp, #16
 8002bec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002bf0:	6823      	ldr	r3, [r4, #0]
 8002bf2:	f043 0320 	orr.w	r3, r3, #32
 8002bf6:	6023      	str	r3, [r4, #0]
 8002bf8:	2778      	movs	r7, #120	; 0x78
 8002bfa:	4832      	ldr	r0, [pc, #200]	; (8002cc4 <_printf_i+0x240>)
 8002bfc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002c00:	6823      	ldr	r3, [r4, #0]
 8002c02:	6829      	ldr	r1, [r5, #0]
 8002c04:	061f      	lsls	r7, r3, #24
 8002c06:	f851 6b04 	ldr.w	r6, [r1], #4
 8002c0a:	d402      	bmi.n	8002c12 <_printf_i+0x18e>
 8002c0c:	065f      	lsls	r7, r3, #25
 8002c0e:	bf48      	it	mi
 8002c10:	b2b6      	uxthmi	r6, r6
 8002c12:	07df      	lsls	r7, r3, #31
 8002c14:	bf48      	it	mi
 8002c16:	f043 0320 	orrmi.w	r3, r3, #32
 8002c1a:	6029      	str	r1, [r5, #0]
 8002c1c:	bf48      	it	mi
 8002c1e:	6023      	strmi	r3, [r4, #0]
 8002c20:	b91e      	cbnz	r6, 8002c2a <_printf_i+0x1a6>
 8002c22:	6823      	ldr	r3, [r4, #0]
 8002c24:	f023 0320 	bic.w	r3, r3, #32
 8002c28:	6023      	str	r3, [r4, #0]
 8002c2a:	2310      	movs	r3, #16
 8002c2c:	e7a6      	b.n	8002b7c <_printf_i+0xf8>
 8002c2e:	4824      	ldr	r0, [pc, #144]	; (8002cc0 <_printf_i+0x23c>)
 8002c30:	e7e4      	b.n	8002bfc <_printf_i+0x178>
 8002c32:	4615      	mov	r5, r2
 8002c34:	e7bd      	b.n	8002bb2 <_printf_i+0x12e>
 8002c36:	682b      	ldr	r3, [r5, #0]
 8002c38:	6826      	ldr	r6, [r4, #0]
 8002c3a:	1d18      	adds	r0, r3, #4
 8002c3c:	6961      	ldr	r1, [r4, #20]
 8002c3e:	6028      	str	r0, [r5, #0]
 8002c40:	0635      	lsls	r5, r6, #24
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	d501      	bpl.n	8002c4a <_printf_i+0x1c6>
 8002c46:	6019      	str	r1, [r3, #0]
 8002c48:	e002      	b.n	8002c50 <_printf_i+0x1cc>
 8002c4a:	0670      	lsls	r0, r6, #25
 8002c4c:	d5fb      	bpl.n	8002c46 <_printf_i+0x1c2>
 8002c4e:	8019      	strh	r1, [r3, #0]
 8002c50:	2300      	movs	r3, #0
 8002c52:	4615      	mov	r5, r2
 8002c54:	6123      	str	r3, [r4, #16]
 8002c56:	e7bc      	b.n	8002bd2 <_printf_i+0x14e>
 8002c58:	682b      	ldr	r3, [r5, #0]
 8002c5a:	2100      	movs	r1, #0
 8002c5c:	1d1a      	adds	r2, r3, #4
 8002c5e:	602a      	str	r2, [r5, #0]
 8002c60:	681d      	ldr	r5, [r3, #0]
 8002c62:	6862      	ldr	r2, [r4, #4]
 8002c64:	4628      	mov	r0, r5
 8002c66:	f000 f859 	bl	8002d1c <memchr>
 8002c6a:	b108      	cbz	r0, 8002c70 <_printf_i+0x1ec>
 8002c6c:	1b40      	subs	r0, r0, r5
 8002c6e:	6060      	str	r0, [r4, #4]
 8002c70:	6863      	ldr	r3, [r4, #4]
 8002c72:	6123      	str	r3, [r4, #16]
 8002c74:	2300      	movs	r3, #0
 8002c76:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002c7a:	e7aa      	b.n	8002bd2 <_printf_i+0x14e>
 8002c7c:	462a      	mov	r2, r5
 8002c7e:	4649      	mov	r1, r9
 8002c80:	4640      	mov	r0, r8
 8002c82:	6923      	ldr	r3, [r4, #16]
 8002c84:	47d0      	blx	sl
 8002c86:	3001      	adds	r0, #1
 8002c88:	d0ad      	beq.n	8002be6 <_printf_i+0x162>
 8002c8a:	6823      	ldr	r3, [r4, #0]
 8002c8c:	079b      	lsls	r3, r3, #30
 8002c8e:	d413      	bmi.n	8002cb8 <_printf_i+0x234>
 8002c90:	68e0      	ldr	r0, [r4, #12]
 8002c92:	9b03      	ldr	r3, [sp, #12]
 8002c94:	4298      	cmp	r0, r3
 8002c96:	bfb8      	it	lt
 8002c98:	4618      	movlt	r0, r3
 8002c9a:	e7a6      	b.n	8002bea <_printf_i+0x166>
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	4632      	mov	r2, r6
 8002ca0:	4649      	mov	r1, r9
 8002ca2:	4640      	mov	r0, r8
 8002ca4:	47d0      	blx	sl
 8002ca6:	3001      	adds	r0, #1
 8002ca8:	d09d      	beq.n	8002be6 <_printf_i+0x162>
 8002caa:	3501      	adds	r5, #1
 8002cac:	68e3      	ldr	r3, [r4, #12]
 8002cae:	9903      	ldr	r1, [sp, #12]
 8002cb0:	1a5b      	subs	r3, r3, r1
 8002cb2:	42ab      	cmp	r3, r5
 8002cb4:	dcf2      	bgt.n	8002c9c <_printf_i+0x218>
 8002cb6:	e7eb      	b.n	8002c90 <_printf_i+0x20c>
 8002cb8:	2500      	movs	r5, #0
 8002cba:	f104 0619 	add.w	r6, r4, #25
 8002cbe:	e7f5      	b.n	8002cac <_printf_i+0x228>
 8002cc0:	08002e17 	.word	0x08002e17
 8002cc4:	08002e28 	.word	0x08002e28

08002cc8 <memmove>:
 8002cc8:	4288      	cmp	r0, r1
 8002cca:	b510      	push	{r4, lr}
 8002ccc:	eb01 0402 	add.w	r4, r1, r2
 8002cd0:	d902      	bls.n	8002cd8 <memmove+0x10>
 8002cd2:	4284      	cmp	r4, r0
 8002cd4:	4623      	mov	r3, r4
 8002cd6:	d807      	bhi.n	8002ce8 <memmove+0x20>
 8002cd8:	1e43      	subs	r3, r0, #1
 8002cda:	42a1      	cmp	r1, r4
 8002cdc:	d008      	beq.n	8002cf0 <memmove+0x28>
 8002cde:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002ce2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002ce6:	e7f8      	b.n	8002cda <memmove+0x12>
 8002ce8:	4601      	mov	r1, r0
 8002cea:	4402      	add	r2, r0
 8002cec:	428a      	cmp	r2, r1
 8002cee:	d100      	bne.n	8002cf2 <memmove+0x2a>
 8002cf0:	bd10      	pop	{r4, pc}
 8002cf2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002cf6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002cfa:	e7f7      	b.n	8002cec <memmove+0x24>

08002cfc <_sbrk_r>:
 8002cfc:	b538      	push	{r3, r4, r5, lr}
 8002cfe:	2300      	movs	r3, #0
 8002d00:	4d05      	ldr	r5, [pc, #20]	; (8002d18 <_sbrk_r+0x1c>)
 8002d02:	4604      	mov	r4, r0
 8002d04:	4608      	mov	r0, r1
 8002d06:	602b      	str	r3, [r5, #0]
 8002d08:	f7fd fc30 	bl	800056c <_sbrk>
 8002d0c:	1c43      	adds	r3, r0, #1
 8002d0e:	d102      	bne.n	8002d16 <_sbrk_r+0x1a>
 8002d10:	682b      	ldr	r3, [r5, #0]
 8002d12:	b103      	cbz	r3, 8002d16 <_sbrk_r+0x1a>
 8002d14:	6023      	str	r3, [r4, #0]
 8002d16:	bd38      	pop	{r3, r4, r5, pc}
 8002d18:	20000258 	.word	0x20000258

08002d1c <memchr>:
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	b510      	push	{r4, lr}
 8002d20:	b2c9      	uxtb	r1, r1
 8002d22:	4402      	add	r2, r0
 8002d24:	4293      	cmp	r3, r2
 8002d26:	4618      	mov	r0, r3
 8002d28:	d101      	bne.n	8002d2e <memchr+0x12>
 8002d2a:	2000      	movs	r0, #0
 8002d2c:	e003      	b.n	8002d36 <memchr+0x1a>
 8002d2e:	7804      	ldrb	r4, [r0, #0]
 8002d30:	3301      	adds	r3, #1
 8002d32:	428c      	cmp	r4, r1
 8002d34:	d1f6      	bne.n	8002d24 <memchr+0x8>
 8002d36:	bd10      	pop	{r4, pc}

08002d38 <memcpy>:
 8002d38:	440a      	add	r2, r1
 8002d3a:	4291      	cmp	r1, r2
 8002d3c:	f100 33ff 	add.w	r3, r0, #4294967295
 8002d40:	d100      	bne.n	8002d44 <memcpy+0xc>
 8002d42:	4770      	bx	lr
 8002d44:	b510      	push	{r4, lr}
 8002d46:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002d4a:	4291      	cmp	r1, r2
 8002d4c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002d50:	d1f9      	bne.n	8002d46 <memcpy+0xe>
 8002d52:	bd10      	pop	{r4, pc}

08002d54 <_realloc_r>:
 8002d54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002d58:	4680      	mov	r8, r0
 8002d5a:	4614      	mov	r4, r2
 8002d5c:	460e      	mov	r6, r1
 8002d5e:	b921      	cbnz	r1, 8002d6a <_realloc_r+0x16>
 8002d60:	4611      	mov	r1, r2
 8002d62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002d66:	f7ff bc37 	b.w	80025d8 <_malloc_r>
 8002d6a:	b92a      	cbnz	r2, 8002d78 <_realloc_r+0x24>
 8002d6c:	f7ff fbcc 	bl	8002508 <_free_r>
 8002d70:	4625      	mov	r5, r4
 8002d72:	4628      	mov	r0, r5
 8002d74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002d78:	f000 f81b 	bl	8002db2 <_malloc_usable_size_r>
 8002d7c:	4284      	cmp	r4, r0
 8002d7e:	4607      	mov	r7, r0
 8002d80:	d802      	bhi.n	8002d88 <_realloc_r+0x34>
 8002d82:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8002d86:	d812      	bhi.n	8002dae <_realloc_r+0x5a>
 8002d88:	4621      	mov	r1, r4
 8002d8a:	4640      	mov	r0, r8
 8002d8c:	f7ff fc24 	bl	80025d8 <_malloc_r>
 8002d90:	4605      	mov	r5, r0
 8002d92:	2800      	cmp	r0, #0
 8002d94:	d0ed      	beq.n	8002d72 <_realloc_r+0x1e>
 8002d96:	42bc      	cmp	r4, r7
 8002d98:	4622      	mov	r2, r4
 8002d9a:	4631      	mov	r1, r6
 8002d9c:	bf28      	it	cs
 8002d9e:	463a      	movcs	r2, r7
 8002da0:	f7ff ffca 	bl	8002d38 <memcpy>
 8002da4:	4631      	mov	r1, r6
 8002da6:	4640      	mov	r0, r8
 8002da8:	f7ff fbae 	bl	8002508 <_free_r>
 8002dac:	e7e1      	b.n	8002d72 <_realloc_r+0x1e>
 8002dae:	4635      	mov	r5, r6
 8002db0:	e7df      	b.n	8002d72 <_realloc_r+0x1e>

08002db2 <_malloc_usable_size_r>:
 8002db2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002db6:	1f18      	subs	r0, r3, #4
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	bfbc      	itt	lt
 8002dbc:	580b      	ldrlt	r3, [r1, r0]
 8002dbe:	18c0      	addlt	r0, r0, r3
 8002dc0:	4770      	bx	lr
	...

08002dc4 <_init>:
 8002dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dc6:	bf00      	nop
 8002dc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002dca:	bc08      	pop	{r3}
 8002dcc:	469e      	mov	lr, r3
 8002dce:	4770      	bx	lr

08002dd0 <_fini>:
 8002dd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dd2:	bf00      	nop
 8002dd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002dd6:	bc08      	pop	{r3}
 8002dd8:	469e      	mov	lr, r3
 8002dda:	4770      	bx	lr
