# RISCV-CPU

## Aim
- Implement a Risk-v CPU using hardware description language(HDL), and then download the CPU on FPGA.
## Feature
- The instruction set arthitecture(ISA) is RV32I Base Integer Instruction Set, Version 2.0.
- Using Verilog HDL.
- Pipeline