
microphone_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cc88  08000298  08000298  00010298  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002e8  0800cf20  0800cf20  0001cf20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d208  0800d208  00020860  2**0
                  CONTENTS
  4 .ARM          00000008  0800d208  0800d208  0001d208  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d210  0800d210  00020860  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d210  0800d210  0001d210  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d214  0800d214  0001d214  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000860  24000000  0800d218  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000135c  24000860  0800da78  00020860  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  24001bbc  0800da78  00021bbc  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020860  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003d31c  00000000  00000000  0002088e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004993  00000000  00000000  0005dbaa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a10  00000000  00000000  00062540  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000018d0  00000000  00000000  00063f50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003cbde  00000000  00000000  00065820  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002c98d  00000000  00000000  000a23fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0018ccca  00000000  00000000  000ced8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000d1  00000000  00000000  0025ba55  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007470  00000000  00000000  0025bb28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000860 	.word	0x24000860
 80002b4:	00000000 	.word	0x00000000
 80002b8:	0800cf08 	.word	0x0800cf08

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000864 	.word	0x24000864
 80002d4:	0800cf08 	.word	0x0800cf08

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b96e 	b.w	80005cc <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	4604      	mov	r4, r0
 8000310:	468c      	mov	ip, r1
 8000312:	2b00      	cmp	r3, #0
 8000314:	f040 8083 	bne.w	800041e <__udivmoddi4+0x116>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d947      	bls.n	80003ae <__udivmoddi4+0xa6>
 800031e:	fab2 f282 	clz	r2, r2
 8000322:	b142      	cbz	r2, 8000336 <__udivmoddi4+0x2e>
 8000324:	f1c2 0020 	rsb	r0, r2, #32
 8000328:	fa24 f000 	lsr.w	r0, r4, r0
 800032c:	4091      	lsls	r1, r2
 800032e:	4097      	lsls	r7, r2
 8000330:	ea40 0c01 	orr.w	ip, r0, r1
 8000334:	4094      	lsls	r4, r2
 8000336:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800033a:	0c23      	lsrs	r3, r4, #16
 800033c:	fbbc f6f8 	udiv	r6, ip, r8
 8000340:	fa1f fe87 	uxth.w	lr, r7
 8000344:	fb08 c116 	mls	r1, r8, r6, ip
 8000348:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800034c:	fb06 f10e 	mul.w	r1, r6, lr
 8000350:	4299      	cmp	r1, r3
 8000352:	d909      	bls.n	8000368 <__udivmoddi4+0x60>
 8000354:	18fb      	adds	r3, r7, r3
 8000356:	f106 30ff 	add.w	r0, r6, #4294967295
 800035a:	f080 8119 	bcs.w	8000590 <__udivmoddi4+0x288>
 800035e:	4299      	cmp	r1, r3
 8000360:	f240 8116 	bls.w	8000590 <__udivmoddi4+0x288>
 8000364:	3e02      	subs	r6, #2
 8000366:	443b      	add	r3, r7
 8000368:	1a5b      	subs	r3, r3, r1
 800036a:	b2a4      	uxth	r4, r4
 800036c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000370:	fb08 3310 	mls	r3, r8, r0, r3
 8000374:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000378:	fb00 fe0e 	mul.w	lr, r0, lr
 800037c:	45a6      	cmp	lr, r4
 800037e:	d909      	bls.n	8000394 <__udivmoddi4+0x8c>
 8000380:	193c      	adds	r4, r7, r4
 8000382:	f100 33ff 	add.w	r3, r0, #4294967295
 8000386:	f080 8105 	bcs.w	8000594 <__udivmoddi4+0x28c>
 800038a:	45a6      	cmp	lr, r4
 800038c:	f240 8102 	bls.w	8000594 <__udivmoddi4+0x28c>
 8000390:	3802      	subs	r0, #2
 8000392:	443c      	add	r4, r7
 8000394:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	2600      	movs	r6, #0
 800039e:	b11d      	cbz	r5, 80003a8 <__udivmoddi4+0xa0>
 80003a0:	40d4      	lsrs	r4, r2
 80003a2:	2300      	movs	r3, #0
 80003a4:	e9c5 4300 	strd	r4, r3, [r5]
 80003a8:	4631      	mov	r1, r6
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	b902      	cbnz	r2, 80003b2 <__udivmoddi4+0xaa>
 80003b0:	deff      	udf	#255	; 0xff
 80003b2:	fab2 f282 	clz	r2, r2
 80003b6:	2a00      	cmp	r2, #0
 80003b8:	d150      	bne.n	800045c <__udivmoddi4+0x154>
 80003ba:	1bcb      	subs	r3, r1, r7
 80003bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c0:	fa1f f887 	uxth.w	r8, r7
 80003c4:	2601      	movs	r6, #1
 80003c6:	fbb3 fcfe 	udiv	ip, r3, lr
 80003ca:	0c21      	lsrs	r1, r4, #16
 80003cc:	fb0e 331c 	mls	r3, lr, ip, r3
 80003d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003d4:	fb08 f30c 	mul.w	r3, r8, ip
 80003d8:	428b      	cmp	r3, r1
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0xe4>
 80003dc:	1879      	adds	r1, r7, r1
 80003de:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0xe2>
 80003e4:	428b      	cmp	r3, r1
 80003e6:	f200 80e9 	bhi.w	80005bc <__udivmoddi4+0x2b4>
 80003ea:	4684      	mov	ip, r0
 80003ec:	1ac9      	subs	r1, r1, r3
 80003ee:	b2a3      	uxth	r3, r4
 80003f0:	fbb1 f0fe 	udiv	r0, r1, lr
 80003f4:	fb0e 1110 	mls	r1, lr, r0, r1
 80003f8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003fc:	fb08 f800 	mul.w	r8, r8, r0
 8000400:	45a0      	cmp	r8, r4
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x10c>
 8000404:	193c      	adds	r4, r7, r4
 8000406:	f100 33ff 	add.w	r3, r0, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x10a>
 800040c:	45a0      	cmp	r8, r4
 800040e:	f200 80d9 	bhi.w	80005c4 <__udivmoddi4+0x2bc>
 8000412:	4618      	mov	r0, r3
 8000414:	eba4 0408 	sub.w	r4, r4, r8
 8000418:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800041c:	e7bf      	b.n	800039e <__udivmoddi4+0x96>
 800041e:	428b      	cmp	r3, r1
 8000420:	d909      	bls.n	8000436 <__udivmoddi4+0x12e>
 8000422:	2d00      	cmp	r5, #0
 8000424:	f000 80b1 	beq.w	800058a <__udivmoddi4+0x282>
 8000428:	2600      	movs	r6, #0
 800042a:	e9c5 0100 	strd	r0, r1, [r5]
 800042e:	4630      	mov	r0, r6
 8000430:	4631      	mov	r1, r6
 8000432:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000436:	fab3 f683 	clz	r6, r3
 800043a:	2e00      	cmp	r6, #0
 800043c:	d14a      	bne.n	80004d4 <__udivmoddi4+0x1cc>
 800043e:	428b      	cmp	r3, r1
 8000440:	d302      	bcc.n	8000448 <__udivmoddi4+0x140>
 8000442:	4282      	cmp	r2, r0
 8000444:	f200 80b8 	bhi.w	80005b8 <__udivmoddi4+0x2b0>
 8000448:	1a84      	subs	r4, r0, r2
 800044a:	eb61 0103 	sbc.w	r1, r1, r3
 800044e:	2001      	movs	r0, #1
 8000450:	468c      	mov	ip, r1
 8000452:	2d00      	cmp	r5, #0
 8000454:	d0a8      	beq.n	80003a8 <__udivmoddi4+0xa0>
 8000456:	e9c5 4c00 	strd	r4, ip, [r5]
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0xa0>
 800045c:	f1c2 0320 	rsb	r3, r2, #32
 8000460:	fa20 f603 	lsr.w	r6, r0, r3
 8000464:	4097      	lsls	r7, r2
 8000466:	fa01 f002 	lsl.w	r0, r1, r2
 800046a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800046e:	40d9      	lsrs	r1, r3
 8000470:	4330      	orrs	r0, r6
 8000472:	0c03      	lsrs	r3, r0, #16
 8000474:	fbb1 f6fe 	udiv	r6, r1, lr
 8000478:	fa1f f887 	uxth.w	r8, r7
 800047c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000480:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000484:	fb06 f108 	mul.w	r1, r6, r8
 8000488:	4299      	cmp	r1, r3
 800048a:	fa04 f402 	lsl.w	r4, r4, r2
 800048e:	d909      	bls.n	80004a4 <__udivmoddi4+0x19c>
 8000490:	18fb      	adds	r3, r7, r3
 8000492:	f106 3cff 	add.w	ip, r6, #4294967295
 8000496:	f080 808d 	bcs.w	80005b4 <__udivmoddi4+0x2ac>
 800049a:	4299      	cmp	r1, r3
 800049c:	f240 808a 	bls.w	80005b4 <__udivmoddi4+0x2ac>
 80004a0:	3e02      	subs	r6, #2
 80004a2:	443b      	add	r3, r7
 80004a4:	1a5b      	subs	r3, r3, r1
 80004a6:	b281      	uxth	r1, r0
 80004a8:	fbb3 f0fe 	udiv	r0, r3, lr
 80004ac:	fb0e 3310 	mls	r3, lr, r0, r3
 80004b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004b4:	fb00 f308 	mul.w	r3, r0, r8
 80004b8:	428b      	cmp	r3, r1
 80004ba:	d907      	bls.n	80004cc <__udivmoddi4+0x1c4>
 80004bc:	1879      	adds	r1, r7, r1
 80004be:	f100 3cff 	add.w	ip, r0, #4294967295
 80004c2:	d273      	bcs.n	80005ac <__udivmoddi4+0x2a4>
 80004c4:	428b      	cmp	r3, r1
 80004c6:	d971      	bls.n	80005ac <__udivmoddi4+0x2a4>
 80004c8:	3802      	subs	r0, #2
 80004ca:	4439      	add	r1, r7
 80004cc:	1acb      	subs	r3, r1, r3
 80004ce:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004d2:	e778      	b.n	80003c6 <__udivmoddi4+0xbe>
 80004d4:	f1c6 0c20 	rsb	ip, r6, #32
 80004d8:	fa03 f406 	lsl.w	r4, r3, r6
 80004dc:	fa22 f30c 	lsr.w	r3, r2, ip
 80004e0:	431c      	orrs	r4, r3
 80004e2:	fa20 f70c 	lsr.w	r7, r0, ip
 80004e6:	fa01 f306 	lsl.w	r3, r1, r6
 80004ea:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004ee:	fa21 f10c 	lsr.w	r1, r1, ip
 80004f2:	431f      	orrs	r7, r3
 80004f4:	0c3b      	lsrs	r3, r7, #16
 80004f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fa:	fa1f f884 	uxth.w	r8, r4
 80004fe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000502:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000506:	fb09 fa08 	mul.w	sl, r9, r8
 800050a:	458a      	cmp	sl, r1
 800050c:	fa02 f206 	lsl.w	r2, r2, r6
 8000510:	fa00 f306 	lsl.w	r3, r0, r6
 8000514:	d908      	bls.n	8000528 <__udivmoddi4+0x220>
 8000516:	1861      	adds	r1, r4, r1
 8000518:	f109 30ff 	add.w	r0, r9, #4294967295
 800051c:	d248      	bcs.n	80005b0 <__udivmoddi4+0x2a8>
 800051e:	458a      	cmp	sl, r1
 8000520:	d946      	bls.n	80005b0 <__udivmoddi4+0x2a8>
 8000522:	f1a9 0902 	sub.w	r9, r9, #2
 8000526:	4421      	add	r1, r4
 8000528:	eba1 010a 	sub.w	r1, r1, sl
 800052c:	b2bf      	uxth	r7, r7
 800052e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000532:	fb0e 1110 	mls	r1, lr, r0, r1
 8000536:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800053a:	fb00 f808 	mul.w	r8, r0, r8
 800053e:	45b8      	cmp	r8, r7
 8000540:	d907      	bls.n	8000552 <__udivmoddi4+0x24a>
 8000542:	19e7      	adds	r7, r4, r7
 8000544:	f100 31ff 	add.w	r1, r0, #4294967295
 8000548:	d22e      	bcs.n	80005a8 <__udivmoddi4+0x2a0>
 800054a:	45b8      	cmp	r8, r7
 800054c:	d92c      	bls.n	80005a8 <__udivmoddi4+0x2a0>
 800054e:	3802      	subs	r0, #2
 8000550:	4427      	add	r7, r4
 8000552:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000556:	eba7 0708 	sub.w	r7, r7, r8
 800055a:	fba0 8902 	umull	r8, r9, r0, r2
 800055e:	454f      	cmp	r7, r9
 8000560:	46c6      	mov	lr, r8
 8000562:	4649      	mov	r1, r9
 8000564:	d31a      	bcc.n	800059c <__udivmoddi4+0x294>
 8000566:	d017      	beq.n	8000598 <__udivmoddi4+0x290>
 8000568:	b15d      	cbz	r5, 8000582 <__udivmoddi4+0x27a>
 800056a:	ebb3 020e 	subs.w	r2, r3, lr
 800056e:	eb67 0701 	sbc.w	r7, r7, r1
 8000572:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000576:	40f2      	lsrs	r2, r6
 8000578:	ea4c 0202 	orr.w	r2, ip, r2
 800057c:	40f7      	lsrs	r7, r6
 800057e:	e9c5 2700 	strd	r2, r7, [r5]
 8000582:	2600      	movs	r6, #0
 8000584:	4631      	mov	r1, r6
 8000586:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800058a:	462e      	mov	r6, r5
 800058c:	4628      	mov	r0, r5
 800058e:	e70b      	b.n	80003a8 <__udivmoddi4+0xa0>
 8000590:	4606      	mov	r6, r0
 8000592:	e6e9      	b.n	8000368 <__udivmoddi4+0x60>
 8000594:	4618      	mov	r0, r3
 8000596:	e6fd      	b.n	8000394 <__udivmoddi4+0x8c>
 8000598:	4543      	cmp	r3, r8
 800059a:	d2e5      	bcs.n	8000568 <__udivmoddi4+0x260>
 800059c:	ebb8 0e02 	subs.w	lr, r8, r2
 80005a0:	eb69 0104 	sbc.w	r1, r9, r4
 80005a4:	3801      	subs	r0, #1
 80005a6:	e7df      	b.n	8000568 <__udivmoddi4+0x260>
 80005a8:	4608      	mov	r0, r1
 80005aa:	e7d2      	b.n	8000552 <__udivmoddi4+0x24a>
 80005ac:	4660      	mov	r0, ip
 80005ae:	e78d      	b.n	80004cc <__udivmoddi4+0x1c4>
 80005b0:	4681      	mov	r9, r0
 80005b2:	e7b9      	b.n	8000528 <__udivmoddi4+0x220>
 80005b4:	4666      	mov	r6, ip
 80005b6:	e775      	b.n	80004a4 <__udivmoddi4+0x19c>
 80005b8:	4630      	mov	r0, r6
 80005ba:	e74a      	b.n	8000452 <__udivmoddi4+0x14a>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	4439      	add	r1, r7
 80005c2:	e713      	b.n	80003ec <__udivmoddi4+0xe4>
 80005c4:	3802      	subs	r0, #2
 80005c6:	443c      	add	r4, r7
 80005c8:	e724      	b.n	8000414 <__udivmoddi4+0x10c>
 80005ca:	bf00      	nop

080005cc <__aeabi_idiv0>:
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop

080005d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80005d4:	4b3f      	ldr	r3, [pc, #252]	; (80006d4 <SystemInit+0x104>)
 80005d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80005da:	4a3e      	ldr	r2, [pc, #248]	; (80006d4 <SystemInit+0x104>)
 80005dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80005e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80005e4:	4b3b      	ldr	r3, [pc, #236]	; (80006d4 <SystemInit+0x104>)
 80005e6:	691b      	ldr	r3, [r3, #16]
 80005e8:	4a3a      	ldr	r2, [pc, #232]	; (80006d4 <SystemInit+0x104>)
 80005ea:	f043 0310 	orr.w	r3, r3, #16
 80005ee:	6113      	str	r3, [r2, #16]

#ifdef CORE_CM7
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80005f0:	4b39      	ldr	r3, [pc, #228]	; (80006d8 <SystemInit+0x108>)
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	f003 030f 	and.w	r3, r3, #15
 80005f8:	2b06      	cmp	r3, #6
 80005fa:	d807      	bhi.n	800060c <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80005fc:	4b36      	ldr	r3, [pc, #216]	; (80006d8 <SystemInit+0x108>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	f023 030f 	bic.w	r3, r3, #15
 8000604:	4a34      	ldr	r2, [pc, #208]	; (80006d8 <SystemInit+0x108>)
 8000606:	f043 0307 	orr.w	r3, r3, #7
 800060a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800060c:	4b33      	ldr	r3, [pc, #204]	; (80006dc <SystemInit+0x10c>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	4a32      	ldr	r2, [pc, #200]	; (80006dc <SystemInit+0x10c>)
 8000612:	f043 0301 	orr.w	r3, r3, #1
 8000616:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000618:	4b30      	ldr	r3, [pc, #192]	; (80006dc <SystemInit+0x10c>)
 800061a:	2200      	movs	r2, #0
 800061c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, RC48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800061e:	4b2f      	ldr	r3, [pc, #188]	; (80006dc <SystemInit+0x10c>)
 8000620:	681a      	ldr	r2, [r3, #0]
 8000622:	492e      	ldr	r1, [pc, #184]	; (80006dc <SystemInit+0x10c>)
 8000624:	4b2e      	ldr	r3, [pc, #184]	; (80006e0 <SystemInit+0x110>)
 8000626:	4013      	ands	r3, r2
 8000628:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800062a:	4b2b      	ldr	r3, [pc, #172]	; (80006d8 <SystemInit+0x108>)
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	f003 0308 	and.w	r3, r3, #8
 8000632:	2b00      	cmp	r3, #0
 8000634:	d007      	beq.n	8000646 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000636:	4b28      	ldr	r3, [pc, #160]	; (80006d8 <SystemInit+0x108>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	f023 030f 	bic.w	r3, r3, #15
 800063e:	4a26      	ldr	r2, [pc, #152]	; (80006d8 <SystemInit+0x108>)
 8000640:	f043 0307 	orr.w	r3, r3, #7
 8000644:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000646:	4b25      	ldr	r3, [pc, #148]	; (80006dc <SystemInit+0x10c>)
 8000648:	2200      	movs	r2, #0
 800064a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800064c:	4b23      	ldr	r3, [pc, #140]	; (80006dc <SystemInit+0x10c>)
 800064e:	2200      	movs	r2, #0
 8000650:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000652:	4b22      	ldr	r3, [pc, #136]	; (80006dc <SystemInit+0x10c>)
 8000654:	2200      	movs	r2, #0
 8000656:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000658:	4b20      	ldr	r3, [pc, #128]	; (80006dc <SystemInit+0x10c>)
 800065a:	4a22      	ldr	r2, [pc, #136]	; (80006e4 <SystemInit+0x114>)
 800065c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800065e:	4b1f      	ldr	r3, [pc, #124]	; (80006dc <SystemInit+0x10c>)
 8000660:	4a21      	ldr	r2, [pc, #132]	; (80006e8 <SystemInit+0x118>)
 8000662:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000664:	4b1d      	ldr	r3, [pc, #116]	; (80006dc <SystemInit+0x10c>)
 8000666:	4a21      	ldr	r2, [pc, #132]	; (80006ec <SystemInit+0x11c>)
 8000668:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800066a:	4b1c      	ldr	r3, [pc, #112]	; (80006dc <SystemInit+0x10c>)
 800066c:	2200      	movs	r2, #0
 800066e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000670:	4b1a      	ldr	r3, [pc, #104]	; (80006dc <SystemInit+0x10c>)
 8000672:	4a1e      	ldr	r2, [pc, #120]	; (80006ec <SystemInit+0x11c>)
 8000674:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000676:	4b19      	ldr	r3, [pc, #100]	; (80006dc <SystemInit+0x10c>)
 8000678:	2200      	movs	r2, #0
 800067a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800067c:	4b17      	ldr	r3, [pc, #92]	; (80006dc <SystemInit+0x10c>)
 800067e:	4a1b      	ldr	r2, [pc, #108]	; (80006ec <SystemInit+0x11c>)
 8000680:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000682:	4b16      	ldr	r3, [pc, #88]	; (80006dc <SystemInit+0x10c>)
 8000684:	2200      	movs	r2, #0
 8000686:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000688:	4b14      	ldr	r3, [pc, #80]	; (80006dc <SystemInit+0x10c>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	4a13      	ldr	r2, [pc, #76]	; (80006dc <SystemInit+0x10c>)
 800068e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000692:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000694:	4b11      	ldr	r3, [pc, #68]	; (80006dc <SystemInit+0x10c>)
 8000696:	2200      	movs	r2, #0
 8000698:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 800069a:	4b15      	ldr	r3, [pc, #84]	; (80006f0 <SystemInit+0x120>)
 800069c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800069e:	4a14      	ldr	r2, [pc, #80]	; (80006f0 <SystemInit+0x120>)
 80006a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006a4:	6253      	str	r3, [r2, #36]	; 0x24


  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006a6:	4b13      	ldr	r3, [pc, #76]	; (80006f4 <SystemInit+0x124>)
 80006a8:	681a      	ldr	r2, [r3, #0]
 80006aa:	4b13      	ldr	r3, [pc, #76]	; (80006f8 <SystemInit+0x128>)
 80006ac:	4013      	ands	r3, r2
 80006ae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80006b2:	d202      	bcs.n	80006ba <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80006b4:	4b11      	ldr	r3, [pc, #68]	; (80006fc <SystemInit+0x12c>)
 80006b6:	2201      	movs	r2, #1
 80006b8:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80006ba:	4b11      	ldr	r3, [pc, #68]	; (8000700 <SystemInit+0x130>)
 80006bc:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80006c0:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLASH */
 80006c2:	4b04      	ldr	r3, [pc, #16]	; (80006d4 <SystemInit+0x104>)
 80006c4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80006c8:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 80006ca:	bf00      	nop
 80006cc:	46bd      	mov	sp, r7
 80006ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d2:	4770      	bx	lr
 80006d4:	e000ed00 	.word	0xe000ed00
 80006d8:	52002000 	.word	0x52002000
 80006dc:	58024400 	.word	0x58024400
 80006e0:	eaf6ed7f 	.word	0xeaf6ed7f
 80006e4:	02020200 	.word	0x02020200
 80006e8:	01ff0000 	.word	0x01ff0000
 80006ec:	01010280 	.word	0x01010280
 80006f0:	580000c0 	.word	0x580000c0
 80006f4:	5c001000 	.word	0x5c001000
 80006f8:	ffff0000 	.word	0xffff0000
 80006fc:	51008108 	.word	0x51008108
 8000700:	52004000 	.word	0x52004000

08000704 <matrix_init>:

#include "dsp.h"



void matrix_init(uint32_t numRow, uint32_t numCol, uint16_t* matrix, arm_matrix_instance_q15* instance, uint32_t offset){
 8000704:	b590      	push	{r4, r7, lr}
 8000706:	b087      	sub	sp, #28
 8000708:	af00      	add	r7, sp, #0
 800070a:	60f8      	str	r0, [r7, #12]
 800070c:	60b9      	str	r1, [r7, #8]
 800070e:	607a      	str	r2, [r7, #4]
 8000710:	603b      	str	r3, [r7, #0]

	for(uint32_t i = 0; i < 2; i++){
 8000712:	2300      	movs	r3, #0
 8000714:	617b      	str	r3, [r7, #20]
 8000716:	e014      	b.n	8000742 <matrix_init+0x3e>
		arm_mat_init_q15(&instance[i], numRow, numCol, (q15_t*)&matrix[offset*i]);
 8000718:	697b      	ldr	r3, [r7, #20]
 800071a:	00db      	lsls	r3, r3, #3
 800071c:	683a      	ldr	r2, [r7, #0]
 800071e:	18d0      	adds	r0, r2, r3
 8000720:	68fb      	ldr	r3, [r7, #12]
 8000722:	b299      	uxth	r1, r3
 8000724:	68bb      	ldr	r3, [r7, #8]
 8000726:	b29c      	uxth	r4, r3
 8000728:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800072a:	697a      	ldr	r2, [r7, #20]
 800072c:	fb02 f303 	mul.w	r3, r2, r3
 8000730:	005b      	lsls	r3, r3, #1
 8000732:	687a      	ldr	r2, [r7, #4]
 8000734:	4413      	add	r3, r2
 8000736:	4622      	mov	r2, r4
 8000738:	f00a fa6f 	bl	800ac1a <arm_mat_init_q15>
	for(uint32_t i = 0; i < 2; i++){
 800073c:	697b      	ldr	r3, [r7, #20]
 800073e:	3301      	adds	r3, #1
 8000740:	617b      	str	r3, [r7, #20]
 8000742:	697b      	ldr	r3, [r7, #20]
 8000744:	2b01      	cmp	r3, #1
 8000746:	d9e7      	bls.n	8000718 <matrix_init+0x14>
	}
}
 8000748:	bf00      	nop
 800074a:	bf00      	nop
 800074c:	371c      	adds	r7, #28
 800074e:	46bd      	mov	sp, r7
 8000750:	bd90      	pop	{r4, r7, pc}

08000752 <FIR_Filter_Init>:

void FIR_Filter_Init(dsp_buffer_t* buff, uint32_t channelNumber, float *coeff){
 8000752:	b580      	push	{r7, lr}
 8000754:	b088      	sub	sp, #32
 8000756:	af02      	add	r7, sp, #8
 8000758:	60f8      	str	r0, [r7, #12]
 800075a:	60b9      	str	r1, [r7, #8]
 800075c:	607a      	str	r2, [r7, #4]
	for(uint32_t i = 0; i < channelNumber; i++){
 800075e:	2300      	movs	r3, #0
 8000760:	617b      	str	r3, [r7, #20]
 8000762:	e019      	b.n	8000798 <FIR_Filter_Init+0x46>
		arm_fir_init_f32(&buff[i].Filter_inst, TAPS, &coeff[0], buff[i].state, BLOCK_SIZE);
 8000764:	697b      	ldr	r3, [r7, #20]
 8000766:	f240 72f4 	movw	r2, #2036	; 0x7f4
 800076a:	fb02 f303 	mul.w	r3, r2, r3
 800076e:	68fa      	ldr	r2, [r7, #12]
 8000770:	4413      	add	r3, r2
 8000772:	4618      	mov	r0, r3
 8000774:	697b      	ldr	r3, [r7, #20]
 8000776:	f240 72f4 	movw	r2, #2036	; 0x7f4
 800077a:	fb02 f303 	mul.w	r3, r2, r3
 800077e:	68fa      	ldr	r2, [r7, #12]
 8000780:	4413      	add	r3, r2
 8000782:	330c      	adds	r3, #12
 8000784:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000788:	9200      	str	r2, [sp, #0]
 800078a:	687a      	ldr	r2, [r7, #4]
 800078c:	21fb      	movs	r1, #251	; 0xfb
 800078e:	f00a fa25 	bl	800abdc <arm_fir_init_f32>
	for(uint32_t i = 0; i < channelNumber; i++){
 8000792:	697b      	ldr	r3, [r7, #20]
 8000794:	3301      	adds	r3, #1
 8000796:	617b      	str	r3, [r7, #20]
 8000798:	697a      	ldr	r2, [r7, #20]
 800079a:	68bb      	ldr	r3, [r7, #8]
 800079c:	429a      	cmp	r2, r3
 800079e:	d3e1      	bcc.n	8000764 <FIR_Filter_Init+0x12>
	}
}
 80007a0:	bf00      	nop
 80007a2:	bf00      	nop
 80007a4:	3718      	adds	r7, #24
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}

080007aa <FIR_Filter>:

void FIR_Filter(dsp_buffer_t* dsp, float (*input)[BLOCK_SIZE], float (*output)[BLOCK_SIZE] , uint32_t channelNumber){
 80007aa:	b580      	push	{r7, lr}
 80007ac:	b086      	sub	sp, #24
 80007ae:	af00      	add	r7, sp, #0
 80007b0:	60f8      	str	r0, [r7, #12]
 80007b2:	60b9      	str	r1, [r7, #8]
 80007b4:	607a      	str	r2, [r7, #4]
 80007b6:	603b      	str	r3, [r7, #0]
	for(uint32_t i = 0; i < channelNumber; i++){
 80007b8:	2300      	movs	r3, #0
 80007ba:	617b      	str	r3, [r7, #20]
 80007bc:	e018      	b.n	80007f0 <FIR_Filter+0x46>
		arm_fir_f32(&dsp[i].Filter_inst, &input[i][0], &output[i][0], BLOCK_SIZE);
 80007be:	697b      	ldr	r3, [r7, #20]
 80007c0:	f240 72f4 	movw	r2, #2036	; 0x7f4
 80007c4:	fb02 f303 	mul.w	r3, r2, r3
 80007c8:	68fa      	ldr	r2, [r7, #12]
 80007ca:	4413      	add	r3, r2
 80007cc:	4618      	mov	r0, r3
 80007ce:	697b      	ldr	r3, [r7, #20]
 80007d0:	029b      	lsls	r3, r3, #10
 80007d2:	68ba      	ldr	r2, [r7, #8]
 80007d4:	4413      	add	r3, r2
 80007d6:	4619      	mov	r1, r3
 80007d8:	697b      	ldr	r3, [r7, #20]
 80007da:	029b      	lsls	r3, r3, #10
 80007dc:	687a      	ldr	r2, [r7, #4]
 80007de:	4413      	add	r3, r2
 80007e0:	461a      	mov	r2, r3
 80007e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80007e6:	f00a f989 	bl	800aafc <arm_fir_f32>
	for(uint32_t i = 0; i < channelNumber; i++){
 80007ea:	697b      	ldr	r3, [r7, #20]
 80007ec:	3301      	adds	r3, #1
 80007ee:	617b      	str	r3, [r7, #20]
 80007f0:	697a      	ldr	r2, [r7, #20]
 80007f2:	683b      	ldr	r3, [r7, #0]
 80007f4:	429a      	cmp	r2, r3
 80007f6:	d3e2      	bcc.n	80007be <FIR_Filter+0x14>
	}
}
 80007f8:	bf00      	nop
 80007fa:	bf00      	nop
 80007fc:	3718      	adds	r7, #24
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}

08000802 <Q15_To_Float>:
	for(uint32_t i = 0; i < channelNumber; i++){
		arm_rfft_fast_init_f32(&fft_instance[i], FFT_LEN);
	}
}

void Q15_To_Float(q15_t (*q15)[Q15_FLOAT_LEN], float (*flt)[Q15_FLOAT_LEN], uint32_t channelNumber){
 8000802:	b580      	push	{r7, lr}
 8000804:	b086      	sub	sp, #24
 8000806:	af00      	add	r7, sp, #0
 8000808:	60f8      	str	r0, [r7, #12]
 800080a:	60b9      	str	r1, [r7, #8]
 800080c:	607a      	str	r2, [r7, #4]
	for(uint32_t i = 0; i < channelNumber; i++){
 800080e:	2300      	movs	r3, #0
 8000810:	617b      	str	r3, [r7, #20]
 8000812:	e010      	b.n	8000836 <Q15_To_Float+0x34>
		arm_q15_to_float(&q15[i][0], &flt[i][0], Q15_FLOAT_LEN);
 8000814:	697b      	ldr	r3, [r7, #20]
 8000816:	025b      	lsls	r3, r3, #9
 8000818:	68fa      	ldr	r2, [r7, #12]
 800081a:	4413      	add	r3, r2
 800081c:	4618      	mov	r0, r3
 800081e:	697b      	ldr	r3, [r7, #20]
 8000820:	029b      	lsls	r3, r3, #10
 8000822:	68ba      	ldr	r2, [r7, #8]
 8000824:	4413      	add	r3, r2
 8000826:	f44f 7280 	mov.w	r2, #256	; 0x100
 800082a:	4619      	mov	r1, r3
 800082c:	f00a fa82 	bl	800ad34 <arm_q15_to_float>
	for(uint32_t i = 0; i < channelNumber; i++){
 8000830:	697b      	ldr	r3, [r7, #20]
 8000832:	3301      	adds	r3, #1
 8000834:	617b      	str	r3, [r7, #20]
 8000836:	697a      	ldr	r2, [r7, #20]
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	429a      	cmp	r2, r3
 800083c:	d3ea      	bcc.n	8000814 <Q15_To_Float+0x12>
	}
}
 800083e:	bf00      	nop
 8000840:	bf00      	nop
 8000842:	3718      	adds	r7, #24
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}

08000848 <Float_To_Q15>:

void Float_To_Q15(float (*flt)[Q15_FLOAT_LEN], q15_t (*q15)[Q15_FLOAT_LEN], uint32_t channelNumber){
 8000848:	b580      	push	{r7, lr}
 800084a:	b086      	sub	sp, #24
 800084c:	af00      	add	r7, sp, #0
 800084e:	60f8      	str	r0, [r7, #12]
 8000850:	60b9      	str	r1, [r7, #8]
 8000852:	607a      	str	r2, [r7, #4]
	for(uint32_t i = 0; i < channelNumber; i++){
 8000854:	2300      	movs	r3, #0
 8000856:	617b      	str	r3, [r7, #20]
 8000858:	e010      	b.n	800087c <Float_To_Q15+0x34>
		arm_float_to_q15(&flt[i][0], &q15[i][0], Q15_FLOAT_LEN);
 800085a:	697b      	ldr	r3, [r7, #20]
 800085c:	029b      	lsls	r3, r3, #10
 800085e:	68fa      	ldr	r2, [r7, #12]
 8000860:	4413      	add	r3, r2
 8000862:	4618      	mov	r0, r3
 8000864:	697b      	ldr	r3, [r7, #20]
 8000866:	025b      	lsls	r3, r3, #9
 8000868:	68ba      	ldr	r2, [r7, #8]
 800086a:	4413      	add	r3, r2
 800086c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000870:	4619      	mov	r1, r3
 8000872:	f00a fa2d 	bl	800acd0 <arm_float_to_q15>
	for(uint32_t i = 0; i < channelNumber; i++){
 8000876:	697b      	ldr	r3, [r7, #20]
 8000878:	3301      	adds	r3, #1
 800087a:	617b      	str	r3, [r7, #20]
 800087c:	697a      	ldr	r2, [r7, #20]
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	429a      	cmp	r2, r3
 8000882:	d3ea      	bcc.n	800085a <Float_To_Q15+0x12>
	}
}
 8000884:	bf00      	nop
 8000886:	bf00      	nop
 8000888:	3718      	adds	r7, #24
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}

0800088e <pdm_to_pcm_init>:
 */


#include "pdm_to_pcm.h"

void pdm_to_pcm_init(PDM_Filter_Handler_t* PDM_FilterHandler, PDM_Filter_Config_t* PDM_FilterConfig, uint32_t channelNumber){
 800088e:	b580      	push	{r7, lr}
 8000890:	b086      	sub	sp, #24
 8000892:	af00      	add	r7, sp, #0
 8000894:	60f8      	str	r0, [r7, #12]
 8000896:	60b9      	str	r1, [r7, #8]
 8000898:	607a      	str	r2, [r7, #4]

	  for(uint32_t index = 0; index < channelNumber; index++)
 800089a:	2300      	movs	r3, #0
 800089c:	617b      	str	r3, [r7, #20]
 800089e:	e065      	b.n	800096c <pdm_to_pcm_init+0xde>
	  {
	    /* Init PDM filters */
	    PDM_FilterHandler[index].bit_order  = PDM_FILTER_BIT_ORDER_MSB;
 80008a0:	697b      	ldr	r3, [r7, #20]
 80008a2:	224c      	movs	r2, #76	; 0x4c
 80008a4:	fb02 f303 	mul.w	r3, r2, r3
 80008a8:	68fa      	ldr	r2, [r7, #12]
 80008aa:	4413      	add	r3, r2
 80008ac:	2201      	movs	r2, #1
 80008ae:	801a      	strh	r2, [r3, #0]
	    PDM_FilterHandler[index].endianness = PDM_FILTER_ENDIANNESS_LE;
 80008b0:	697b      	ldr	r3, [r7, #20]
 80008b2:	224c      	movs	r2, #76	; 0x4c
 80008b4:	fb02 f303 	mul.w	r3, r2, r3
 80008b8:	68fa      	ldr	r2, [r7, #12]
 80008ba:	4413      	add	r3, r2
 80008bc:	2200      	movs	r2, #0
 80008be:	805a      	strh	r2, [r3, #2]
	    PDM_FilterHandler[index].high_pass_tap = HIGH_PASS;
 80008c0:	697b      	ldr	r3, [r7, #20]
 80008c2:	224c      	movs	r2, #76	; 0x4c
 80008c4:	fb02 f303 	mul.w	r3, r2, r3
 80008c8:	68fa      	ldr	r2, [r7, #12]
 80008ca:	4413      	add	r3, r2
 80008cc:	2200      	movs	r2, #0
 80008ce:	605a      	str	r2, [r3, #4]
	    PDM_FilterHandler[index].out_ptr_channels = 1;
 80008d0:	697b      	ldr	r3, [r7, #20]
 80008d2:	224c      	movs	r2, #76	; 0x4c
 80008d4:	fb02 f303 	mul.w	r3, r2, r3
 80008d8:	68fa      	ldr	r2, [r7, #12]
 80008da:	4413      	add	r3, r2
 80008dc:	2201      	movs	r2, #1
 80008de:	815a      	strh	r2, [r3, #10]
	    PDM_FilterHandler[index].in_ptr_channels  = channelNumber;
 80008e0:	697b      	ldr	r3, [r7, #20]
 80008e2:	224c      	movs	r2, #76	; 0x4c
 80008e4:	fb02 f303 	mul.w	r3, r2, r3
 80008e8:	68fa      	ldr	r2, [r7, #12]
 80008ea:	4413      	add	r3, r2
 80008ec:	687a      	ldr	r2, [r7, #4]
 80008ee:	b292      	uxth	r2, r2
 80008f0:	811a      	strh	r2, [r3, #8]
	    PDM_Filter_Init((PDM_Filter_Handler_t *)(&PDM_FilterHandler[index]));
 80008f2:	697b      	ldr	r3, [r7, #20]
 80008f4:	224c      	movs	r2, #76	; 0x4c
 80008f6:	fb02 f303 	mul.w	r3, r2, r3
 80008fa:	68fa      	ldr	r2, [r7, #12]
 80008fc:	4413      	add	r3, r2
 80008fe:	4618      	mov	r0, r3
 8000900:	f00b ff26 	bl	800c750 <PDM_Filter_Init>

	    /* Configure PDM filters */
	    PDM_FilterConfig[index].output_samples_number = PCM_CHUNK_SIZE;
 8000904:	697a      	ldr	r2, [r7, #20]
 8000906:	4613      	mov	r3, r2
 8000908:	005b      	lsls	r3, r3, #1
 800090a:	4413      	add	r3, r2
 800090c:	005b      	lsls	r3, r3, #1
 800090e:	461a      	mov	r2, r3
 8000910:	68bb      	ldr	r3, [r7, #8]
 8000912:	4413      	add	r3, r2
 8000914:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000918:	805a      	strh	r2, [r3, #2]
	    PDM_FilterConfig[index].mic_gain = MIC_GAIN;
 800091a:	697a      	ldr	r2, [r7, #20]
 800091c:	4613      	mov	r3, r2
 800091e:	005b      	lsls	r3, r3, #1
 8000920:	4413      	add	r3, r2
 8000922:	005b      	lsls	r3, r3, #1
 8000924:	461a      	mov	r2, r3
 8000926:	68bb      	ldr	r3, [r7, #8]
 8000928:	4413      	add	r3, r2
 800092a:	f64f 72f6 	movw	r2, #65526	; 0xfff6
 800092e:	809a      	strh	r2, [r3, #4]
	    PDM_FilterConfig[index].decimation_factor = DECIMATION;
 8000930:	697a      	ldr	r2, [r7, #20]
 8000932:	4613      	mov	r3, r2
 8000934:	005b      	lsls	r3, r3, #1
 8000936:	4413      	add	r3, r2
 8000938:	005b      	lsls	r3, r3, #1
 800093a:	461a      	mov	r2, r3
 800093c:	68bb      	ldr	r3, [r7, #8]
 800093e:	4413      	add	r3, r2
 8000940:	2202      	movs	r2, #2
 8000942:	801a      	strh	r2, [r3, #0]
	    PDM_Filter_setConfig((PDM_Filter_Handler_t*)&PDM_FilterHandler[index], (PDM_Filter_Config_t*)&PDM_FilterConfig[index]);
 8000944:	697b      	ldr	r3, [r7, #20]
 8000946:	224c      	movs	r2, #76	; 0x4c
 8000948:	fb02 f303 	mul.w	r3, r2, r3
 800094c:	68fa      	ldr	r2, [r7, #12]
 800094e:	18d0      	adds	r0, r2, r3
 8000950:	697a      	ldr	r2, [r7, #20]
 8000952:	4613      	mov	r3, r2
 8000954:	005b      	lsls	r3, r3, #1
 8000956:	4413      	add	r3, r2
 8000958:	005b      	lsls	r3, r3, #1
 800095a:	461a      	mov	r2, r3
 800095c:	68bb      	ldr	r3, [r7, #8]
 800095e:	4413      	add	r3, r2
 8000960:	4619      	mov	r1, r3
 8000962:	f00b ffc5 	bl	800c8f0 <PDM_Filter_setConfig>
	  for(uint32_t index = 0; index < channelNumber; index++)
 8000966:	697b      	ldr	r3, [r7, #20]
 8000968:	3301      	adds	r3, #1
 800096a:	617b      	str	r3, [r7, #20]
 800096c:	697a      	ldr	r2, [r7, #20]
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	429a      	cmp	r2, r3
 8000972:	d395      	bcc.n	80008a0 <pdm_to_pcm_init+0x12>
	  }
}
 8000974:	bf00      	nop
 8000976:	bf00      	nop
 8000978:	3718      	adds	r7, #24
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}
	...

08000980 <pdm_to_pcm>:

void pdm_to_pcm(PDM_Filter_Handler_t* PDM_FilterHandler, uint8_t *pdm, uint16_t (*pcm)[PCM_CHUNK_SIZE],  uint32_t channelNumber){
 8000980:	b580      	push	{r7, lr}
 8000982:	b08a      	sub	sp, #40	; 0x28
 8000984:	af00      	add	r7, sp, #0
 8000986:	60f8      	str	r0, [r7, #12]
 8000988:	60b9      	str	r1, [r7, #8]
 800098a:	607a      	str	r2, [r7, #4]
 800098c:	603b      	str	r3, [r7, #0]
 800098e:	68bb      	ldr	r3, [r7, #8]
 8000990:	623b      	str	r3, [r7, #32]
 8000992:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000996:	61fb      	str	r3, [r7, #28]
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (void *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
 8000998:	69fb      	ldr	r3, [r7, #28]
 800099a:	2b00      	cmp	r3, #0
 800099c:	dd1d      	ble.n	80009da <pdm_to_pcm+0x5a>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 800099e:	6a3b      	ldr	r3, [r7, #32]
 80009a0:	f003 021f 	and.w	r2, r3, #31
 80009a4:	69fb      	ldr	r3, [r7, #28]
 80009a6:	4413      	add	r3, r2
 80009a8:	61bb      	str	r3, [r7, #24]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 80009aa:	6a3b      	ldr	r3, [r7, #32]
 80009ac:	617b      	str	r3, [r7, #20]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80009ae:	f3bf 8f4f 	dsb	sy
}
 80009b2:	bf00      	nop
    
      __DSB();

      do {
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 80009b4:	4a19      	ldr	r2, [pc, #100]	; (8000a1c <pdm_to_pcm+0x9c>)
 80009b6:	697b      	ldr	r3, [r7, #20]
 80009b8:	f8c2 325c 	str.w	r3, [r2, #604]	; 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 80009bc:	697b      	ldr	r3, [r7, #20]
 80009be:	3320      	adds	r3, #32
 80009c0:	617b      	str	r3, [r7, #20]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 80009c2:	69bb      	ldr	r3, [r7, #24]
 80009c4:	3b20      	subs	r3, #32
 80009c6:	61bb      	str	r3, [r7, #24]
      } while ( op_size > 0 );
 80009c8:	69bb      	ldr	r3, [r7, #24]
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	dcf2      	bgt.n	80009b4 <pdm_to_pcm+0x34>
  __ASM volatile ("dsb 0xF":::"memory");
 80009ce:	f3bf 8f4f 	dsb	sy
}
 80009d2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80009d4:	f3bf 8f6f 	isb	sy
}
 80009d8:	bf00      	nop

      __DSB();
      __ISB();
    }
  #endif
}
 80009da:	bf00      	nop

	SCB_InvalidateDCache_by_Addr((uint32_t*)&pdm[0], (uint32_t)((float)BUFFER_SIZE*((float)CHANNEL_NUMBER/2.0)));

	for(uint32_t i = 0; i < channelNumber; i++){
 80009dc:	2300      	movs	r3, #0
 80009de:	627b      	str	r3, [r7, #36]	; 0x24
 80009e0:	e013      	b.n	8000a0a <pdm_to_pcm+0x8a>
		PDM_Filter(&pdm[i], &pcm[i][0], &PDM_FilterHandler[i]);
 80009e2:	68ba      	ldr	r2, [r7, #8]
 80009e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009e6:	18d0      	adds	r0, r2, r3
 80009e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009ea:	025b      	lsls	r3, r3, #9
 80009ec:	687a      	ldr	r2, [r7, #4]
 80009ee:	4413      	add	r3, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009f4:	224c      	movs	r2, #76	; 0x4c
 80009f6:	fb02 f303 	mul.w	r3, r2, r3
 80009fa:	68fa      	ldr	r2, [r7, #12]
 80009fc:	4413      	add	r3, r2
 80009fe:	461a      	mov	r2, r3
 8000a00:	f00c f870 	bl	800cae4 <PDM_Filter>
	for(uint32_t i = 0; i < channelNumber; i++){
 8000a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a06:	3301      	adds	r3, #1
 8000a08:	627b      	str	r3, [r7, #36]	; 0x24
 8000a0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000a0c:	683b      	ldr	r3, [r7, #0]
 8000a0e:	429a      	cmp	r2, r3
 8000a10:	d3e7      	bcc.n	80009e2 <pdm_to_pcm+0x62>
	}


}
 8000a12:	bf00      	nop
 8000a14:	bf00      	nop
 8000a16:	3728      	adds	r7, #40	; 0x28
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	bd80      	pop	{r7, pc}
 8000a1c:	e000ed00 	.word	0xe000ed00

08000a20 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b088      	sub	sp, #32
 8000a24:	af02      	add	r7, sp, #8
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000a26:	4ba9      	ldr	r3, [pc, #676]	; (8000ccc <main+0x2ac>)
 8000a28:	695b      	ldr	r3, [r3, #20]
 8000a2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d11b      	bne.n	8000a6a <main+0x4a>
  __ASM volatile ("dsb 0xF":::"memory");
 8000a32:	f3bf 8f4f 	dsb	sy
}
 8000a36:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000a38:	f3bf 8f6f 	isb	sy
}
 8000a3c:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000a3e:	4ba3      	ldr	r3, [pc, #652]	; (8000ccc <main+0x2ac>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000a46:	f3bf 8f4f 	dsb	sy
}
 8000a4a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000a4c:	f3bf 8f6f 	isb	sy
}
 8000a50:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000a52:	4b9e      	ldr	r3, [pc, #632]	; (8000ccc <main+0x2ac>)
 8000a54:	695b      	ldr	r3, [r3, #20]
 8000a56:	4a9d      	ldr	r2, [pc, #628]	; (8000ccc <main+0x2ac>)
 8000a58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a5c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000a5e:	f3bf 8f4f 	dsb	sy
}
 8000a62:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000a64:	f3bf 8f6f 	isb	sy
}
 8000a68:	e000      	b.n	8000a6c <main+0x4c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000a6a:	bf00      	nop
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000a6c:	4b97      	ldr	r3, [pc, #604]	; (8000ccc <main+0x2ac>)
 8000a6e:	695b      	ldr	r3, [r3, #20]
 8000a70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d138      	bne.n	8000aea <main+0xca>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8000a78:	4b94      	ldr	r3, [pc, #592]	; (8000ccc <main+0x2ac>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000a80:	f3bf 8f4f 	dsb	sy
}
 8000a84:	bf00      	nop
    ccsidr = SCB->CCSIDR;
 8000a86:	4b91      	ldr	r3, [pc, #580]	; (8000ccc <main+0x2ac>)
 8000a88:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000a8c:	613b      	str	r3, [r7, #16]
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000a8e:	693b      	ldr	r3, [r7, #16]
 8000a90:	0b5b      	lsrs	r3, r3, #13
 8000a92:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000a96:	60fb      	str	r3, [r7, #12]
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000a98:	693b      	ldr	r3, [r7, #16]
 8000a9a:	08db      	lsrs	r3, r3, #3
 8000a9c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000aa0:	60bb      	str	r3, [r7, #8]
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	015a      	lsls	r2, r3, #5
 8000aa6:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8000aaa:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000aac:	68ba      	ldr	r2, [r7, #8]
 8000aae:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000ab0:	4986      	ldr	r1, [pc, #536]	; (8000ccc <main+0x2ac>)
 8000ab2:	4313      	orrs	r3, r2
 8000ab4:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
      } while (ways-- != 0U);
 8000ab8:	68bb      	ldr	r3, [r7, #8]
 8000aba:	1e5a      	subs	r2, r3, #1
 8000abc:	60ba      	str	r2, [r7, #8]
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d1ef      	bne.n	8000aa2 <main+0x82>
    } while(sets-- != 0U);
 8000ac2:	68fb      	ldr	r3, [r7, #12]
 8000ac4:	1e5a      	subs	r2, r3, #1
 8000ac6:	60fa      	str	r2, [r7, #12]
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d1e5      	bne.n	8000a98 <main+0x78>
  __ASM volatile ("dsb 0xF":::"memory");
 8000acc:	f3bf 8f4f 	dsb	sy
}
 8000ad0:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000ad2:	4b7e      	ldr	r3, [pc, #504]	; (8000ccc <main+0x2ac>)
 8000ad4:	695b      	ldr	r3, [r3, #20]
 8000ad6:	4a7d      	ldr	r2, [pc, #500]	; (8000ccc <main+0x2ac>)
 8000ad8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000adc:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000ade:	f3bf 8f4f 	dsb	sy
}
 8000ae2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000ae4:	f3bf 8f6f 	isb	sy
}
 8000ae8:	e000      	b.n	8000aec <main+0xcc>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000aea:	bf00      	nop

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000aec:	f000 fde4 	bl	80016b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000af0:	f000 f90c 	bl	8000d0c <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000af4:	4b76      	ldr	r3, [pc, #472]	; (8000cd0 <main+0x2b0>)
 8000af6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000afa:	4a75      	ldr	r2, [pc, #468]	; (8000cd0 <main+0x2b0>)
 8000afc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000b00:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000b04:	4b72      	ldr	r3, [pc, #456]	; (8000cd0 <main+0x2b0>)
 8000b06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000b0e:	607b      	str	r3, [r7, #4]
 8000b10:	687b      	ldr	r3, [r7, #4]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000b12:	2000      	movs	r0, #0
 8000b14:	f004 f882 	bl	8004c1c <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000b18:	2100      	movs	r1, #0
 8000b1a:	2000      	movs	r0, #0
 8000b1c:	f004 f898 	bl	8004c50 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000b20:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000b24:	617b      	str	r3, [r7, #20]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000b26:	bf00      	nop
 8000b28:	4b69      	ldr	r3, [pc, #420]	; (8000cd0 <main+0x2b0>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d104      	bne.n	8000b3e <main+0x11e>
 8000b34:	697b      	ldr	r3, [r7, #20]
 8000b36:	1e5a      	subs	r2, r3, #1
 8000b38:	617a      	str	r2, [r7, #20]
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	dcf4      	bgt.n	8000b28 <main+0x108>
if ( timeout < 0 )
 8000b3e:	697b      	ldr	r3, [r7, #20]
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	da01      	bge.n	8000b48 <main+0x128>
{
Error_Handler();
 8000b44:	f000 fb6a 	bl	800121c <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b48:	f000 fac2 	bl	80010d0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000b4c:	f000 fa98 	bl	8001080 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8000b50:	f000 fa46 	bl	8000fe0 <MX_USART3_UART_Init>
  MX_CRC_Init();
 8000b54:	f000 f95e 	bl	8000e14 <MX_CRC_Init>
  MX_SAI1_Init();
 8000b58:	f000 f986 	bl	8000e68 <MX_SAI1_Init>
  MX_TIM1_Init();
 8000b5c:	f000 f9e6 	bl	8000f2c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  matrix_init(CHANNEL_NUMBER, PCM_CHUNK_SIZE, (uint16_t*)&buffer->pcmBuffer[0][0], &pcmMatrix[0], PCM_CHUNK_SIZE*CHANNEL_NUMBER);
 8000b60:	4b5c      	ldr	r3, [pc, #368]	; (8000cd4 <main+0x2b4>)
 8000b62:	f503 5200 	add.w	r2, r3, #8192	; 0x2000
 8000b66:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000b6a:	9300      	str	r3, [sp, #0]
 8000b6c:	4b5a      	ldr	r3, [pc, #360]	; (8000cd8 <main+0x2b8>)
 8000b6e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b72:	2002      	movs	r0, #2
 8000b74:	f7ff fdc6 	bl	8000704 <matrix_init>
  matrix_init(PCM_CHUNK_SIZE, CHANNEL_NUMBER, (uint16_t*)&buffer->pcmBuffer_Trans[0][0], &pcmMatrix_Trans[0], PCM_CHUNK_SIZE*CHANNEL_NUMBER);
 8000b78:	4b56      	ldr	r3, [pc, #344]	; (8000cd4 <main+0x2b4>)
 8000b7a:	f503 5220 	add.w	r2, r3, #10240	; 0x2800
 8000b7e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000b82:	9300      	str	r3, [sp, #0]
 8000b84:	4b55      	ldr	r3, [pc, #340]	; (8000cdc <main+0x2bc>)
 8000b86:	2102      	movs	r1, #2
 8000b88:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000b8c:	f7ff fdba 	bl	8000704 <matrix_init>

  FIR_Filter_Init(&dsp[0], CHANNEL_NUMBER, &coeff[0]);
 8000b90:	4a53      	ldr	r2, [pc, #332]	; (8000ce0 <main+0x2c0>)
 8000b92:	2102      	movs	r1, #2
 8000b94:	4853      	ldr	r0, [pc, #332]	; (8000ce4 <main+0x2c4>)
 8000b96:	f7ff fddc 	bl	8000752 <FIR_Filter_Init>

  pdm_to_pcm_init((PDM_Filter_Handler_t*)&PDM_FilterHandler[0], (PDM_Filter_Config_t*)&PDM_FilterConfig[0], CHANNEL_NUMBER);
 8000b9a:	2202      	movs	r2, #2
 8000b9c:	4952      	ldr	r1, [pc, #328]	; (8000ce8 <main+0x2c8>)
 8000b9e:	4853      	ldr	r0, [pc, #332]	; (8000cec <main+0x2cc>)
 8000ba0:	f7ff fe75 	bl	800088e <pdm_to_pcm_init>

  timFlag = NONE;
 8000ba4:	4b52      	ldr	r3, [pc, #328]	; (8000cf0 <main+0x2d0>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  HAL_SAI_Receive_DMA(&hsai_BlockA1, (uint8_t*)&buffer->pdmBuffer[0], BUFFER_SIZE);
 8000baa:	4b4a      	ldr	r3, [pc, #296]	; (8000cd4 <main+0x2b4>)
 8000bac:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	4850      	ldr	r0, [pc, #320]	; (8000cf4 <main+0x2d4>)
 8000bb4:	f007 fc7c 	bl	80084b0 <HAL_SAI_Receive_DMA>

  HAL_Delay(2000);
 8000bb8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000bbc:	f000 fe0e 	bl	80017dc <HAL_Delay>

  HAL_TIM_Base_Start_IT(&htim1);
 8000bc0:	484d      	ldr	r0, [pc, #308]	; (8000cf8 <main+0x2d8>)
 8000bc2:	f007 fe49 	bl	8008858 <HAL_TIM_Base_Start_IT>

  while (timFlag != DONE){
 8000bc6:	e07a      	b.n	8000cbe <main+0x29e>

	  //================
	  //Wait for Half of the buffer to be filled
	  while(dmaFlag != HALF){}
 8000bc8:	bf00      	nop
 8000bca:	4b4c      	ldr	r3, [pc, #304]	; (8000cfc <main+0x2dc>)
 8000bcc:	781b      	ldrb	r3, [r3, #0]
 8000bce:	b2db      	uxtb	r3, r3
 8000bd0:	2b04      	cmp	r3, #4
 8000bd2:	d1fa      	bne.n	8000bca <main+0x1aa>
	  //Reset Flag
	  dmaFlag = NONE;
 8000bd4:	4b49      	ldr	r3, [pc, #292]	; (8000cfc <main+0x2dc>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	701a      	strb	r2, [r3, #0]
	  //Filter PDM to PCM
	  pdm_to_pcm(&PDM_FilterHandler[0],	(uint8_t*)&buffer->pdmBuffer[0], (uint16_t(*)[PCM_CHUNK_SIZE])&buffer->pcmBuffer[0][0], CHANNEL_NUMBER);
 8000bda:	4b3e      	ldr	r3, [pc, #248]	; (8000cd4 <main+0x2b4>)
 8000bdc:	4619      	mov	r1, r3
 8000bde:	4b3d      	ldr	r3, [pc, #244]	; (8000cd4 <main+0x2b4>)
 8000be0:	f503 5200 	add.w	r2, r3, #8192	; 0x2000
 8000be4:	2302      	movs	r3, #2
 8000be6:	4841      	ldr	r0, [pc, #260]	; (8000cec <main+0x2cc>)
 8000be8:	f7ff feca 	bl	8000980 <pdm_to_pcm>
	  //Q15 to Float
	  Q15_To_Float((q15_t(*)[PCM_CHUNK_SIZE])&buffer->pcmBuffer[0][0], (float(*)[PCM_CHUNK_SIZE])&buffer->pcmBuffer_flt[0][0], CHANNEL_NUMBER);
 8000bec:	4b39      	ldr	r3, [pc, #228]	; (8000cd4 <main+0x2b4>)
 8000bee:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8000bf2:	4a38      	ldr	r2, [pc, #224]	; (8000cd4 <main+0x2b4>)
 8000bf4:	f502 5140 	add.w	r1, r2, #12288	; 0x3000
 8000bf8:	2202      	movs	r2, #2
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f7ff fe01 	bl	8000802 <Q15_To_Float>
	  //FIR Filter
	  FIR_Filter(&dsp[0], (float(*)[PCM_CHUNK_SIZE])&buffer->pcmBuffer_flt[0][0], (float(*)[PCM_CHUNK_SIZE])&buffer->pcmBuffer_flt[0][0], CHANNEL_NUMBER);
 8000c00:	4b34      	ldr	r3, [pc, #208]	; (8000cd4 <main+0x2b4>)
 8000c02:	f503 5140 	add.w	r1, r3, #12288	; 0x3000
 8000c06:	4b33      	ldr	r3, [pc, #204]	; (8000cd4 <main+0x2b4>)
 8000c08:	f503 5240 	add.w	r2, r3, #12288	; 0x3000
 8000c0c:	2302      	movs	r3, #2
 8000c0e:	4835      	ldr	r0, [pc, #212]	; (8000ce4 <main+0x2c4>)
 8000c10:	f7ff fdcb 	bl	80007aa <FIR_Filter>
	  //Float To Q15
	  Float_To_Q15((float(*)[PCM_CHUNK_SIZE])&buffer->pcmBuffer_flt[0][0], (q15_t(*)[PCM_CHUNK_SIZE])&buffer->pcmBuffer[0][0], CHANNEL_NUMBER);
 8000c14:	4b2f      	ldr	r3, [pc, #188]	; (8000cd4 <main+0x2b4>)
 8000c16:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 8000c1a:	4a2e      	ldr	r2, [pc, #184]	; (8000cd4 <main+0x2b4>)
 8000c1c:	f502 5100 	add.w	r1, r2, #8192	; 0x2000
 8000c20:	2202      	movs	r2, #2
 8000c22:	4618      	mov	r0, r3
 8000c24:	f7ff fe10 	bl	8000848 <Float_To_Q15>
	  //Transpose
	  Transpose_Clean(&pcmMatrix[0], &pcmMatrix_Trans[0]);
 8000c28:	492c      	ldr	r1, [pc, #176]	; (8000cdc <main+0x2bc>)
 8000c2a:	482b      	ldr	r0, [pc, #172]	; (8000cd8 <main+0x2b8>)
 8000c2c:	f000 fa88 	bl	8001140 <Transpose_Clean>
	  //Transmit PCM
	  HAL_UART_Transmit_DMA(&huart3, (uint8_t*)&buffer->pcmBuffer_Trans[0][0], 2*PCM_CHUNK_SIZE*CHANNEL_NUMBER);
 8000c30:	4b28      	ldr	r3, [pc, #160]	; (8000cd4 <main+0x2b4>)
 8000c32:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8000c36:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000c3a:	4619      	mov	r1, r3
 8000c3c:	4830      	ldr	r0, [pc, #192]	; (8000d00 <main+0x2e0>)
 8000c3e:	f008 fb13 	bl	8009268 <HAL_UART_Transmit_DMA>
	  //================

	  //================
	  //Wait for the second Half of the buffer to be filled
	  while(dmaFlag != FULL){}
 8000c42:	bf00      	nop
 8000c44:	4b2d      	ldr	r3, [pc, #180]	; (8000cfc <main+0x2dc>)
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	b2db      	uxtb	r3, r3
 8000c4a:	2b05      	cmp	r3, #5
 8000c4c:	d1fa      	bne.n	8000c44 <main+0x224>
	  //Reset Flag
	  dmaFlag = NONE;
 8000c4e:	4b2b      	ldr	r3, [pc, #172]	; (8000cfc <main+0x2dc>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	701a      	strb	r2, [r3, #0]
	  //Filter PDM to PCM
	  pdm_to_pcm(&PDM_FilterHandler[0],	(uint8_t*)&buffer->pdmBuffer[BUFFER_SIZE/2], (uint16_t(*)[PCM_CHUNK_SIZE])&buffer->pcmBuffer[CHANNEL_NUMBER][0], CHANNEL_NUMBER);
 8000c54:	4b1f      	ldr	r3, [pc, #124]	; (8000cd4 <main+0x2b4>)
 8000c56:	f503 5180 	add.w	r1, r3, #4096	; 0x1000
 8000c5a:	4b1e      	ldr	r3, [pc, #120]	; (8000cd4 <main+0x2b4>)
 8000c5c:	f503 5210 	add.w	r2, r3, #9216	; 0x2400
 8000c60:	2302      	movs	r3, #2
 8000c62:	4822      	ldr	r0, [pc, #136]	; (8000cec <main+0x2cc>)
 8000c64:	f7ff fe8c 	bl	8000980 <pdm_to_pcm>
	  //Q15 to Float
	  Q15_To_Float((q15_t(*)[PCM_CHUNK_SIZE])&buffer->pcmBuffer[CHANNEL_NUMBER][0], (float(*)[PCM_CHUNK_SIZE])&buffer->pcmBuffer_flt[CHANNEL_NUMBER][0], CHANNEL_NUMBER);
 8000c68:	4b1a      	ldr	r3, [pc, #104]	; (8000cd4 <main+0x2b4>)
 8000c6a:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8000c6e:	4a19      	ldr	r2, [pc, #100]	; (8000cd4 <main+0x2b4>)
 8000c70:	f502 5160 	add.w	r1, r2, #14336	; 0x3800
 8000c74:	2202      	movs	r2, #2
 8000c76:	4618      	mov	r0, r3
 8000c78:	f7ff fdc3 	bl	8000802 <Q15_To_Float>
	  //FIR Filter
	  FIR_Filter(&dsp[0], (float(*)[PCM_CHUNK_SIZE])&buffer->pcmBuffer_flt[CHANNEL_NUMBER][0], (float(*)[PCM_CHUNK_SIZE])&buffer->pcmBuffer_flt[CHANNEL_NUMBER][0], CHANNEL_NUMBER);
 8000c7c:	4b15      	ldr	r3, [pc, #84]	; (8000cd4 <main+0x2b4>)
 8000c7e:	f503 5160 	add.w	r1, r3, #14336	; 0x3800
 8000c82:	4b14      	ldr	r3, [pc, #80]	; (8000cd4 <main+0x2b4>)
 8000c84:	f503 5260 	add.w	r2, r3, #14336	; 0x3800
 8000c88:	2302      	movs	r3, #2
 8000c8a:	4816      	ldr	r0, [pc, #88]	; (8000ce4 <main+0x2c4>)
 8000c8c:	f7ff fd8d 	bl	80007aa <FIR_Filter>
	  //Float To Q15
	  Float_To_Q15((float(*)[PCM_CHUNK_SIZE])&buffer->pcmBuffer_flt[CHANNEL_NUMBER][0], (q15_t(*)[PCM_CHUNK_SIZE])&buffer->pcmBuffer[CHANNEL_NUMBER][0], CHANNEL_NUMBER);
 8000c90:	4b10      	ldr	r3, [pc, #64]	; (8000cd4 <main+0x2b4>)
 8000c92:	f503 5360 	add.w	r3, r3, #14336	; 0x3800
 8000c96:	4a0f      	ldr	r2, [pc, #60]	; (8000cd4 <main+0x2b4>)
 8000c98:	f502 5110 	add.w	r1, r2, #9216	; 0x2400
 8000c9c:	2202      	movs	r2, #2
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f7ff fdd2 	bl	8000848 <Float_To_Q15>
	  //Transpose
	  Transpose_Clean(&pcmMatrix[1], &pcmMatrix_Trans[1]);
 8000ca4:	4917      	ldr	r1, [pc, #92]	; (8000d04 <main+0x2e4>)
 8000ca6:	4818      	ldr	r0, [pc, #96]	; (8000d08 <main+0x2e8>)
 8000ca8:	f000 fa4a 	bl	8001140 <Transpose_Clean>
	  //Transmit PCM
	  HAL_UART_Transmit_DMA(&huart3, (uint8_t*)&buffer->pcmBuffer_Trans[PCM_CHUNK_SIZE][0], 2*PCM_CHUNK_SIZE*CHANNEL_NUMBER);
 8000cac:	4b09      	ldr	r3, [pc, #36]	; (8000cd4 <main+0x2b4>)
 8000cae:	f503 5330 	add.w	r3, r3, #11264	; 0x2c00
 8000cb2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000cb6:	4619      	mov	r1, r3
 8000cb8:	4811      	ldr	r0, [pc, #68]	; (8000d00 <main+0x2e0>)
 8000cba:	f008 fad5 	bl	8009268 <HAL_UART_Transmit_DMA>
  while (timFlag != DONE){
 8000cbe:	4b0c      	ldr	r3, [pc, #48]	; (8000cf0 <main+0x2d0>)
 8000cc0:	781b      	ldrb	r3, [r3, #0]
 8000cc2:	b2db      	uxtb	r3, r3
 8000cc4:	2b03      	cmp	r3, #3
 8000cc6:	f47f af7f 	bne.w	8000bc8 <main+0x1a8>
    /* USER CODE BEGIN 3 */
  }



  while(1){}
 8000cca:	e7fe      	b.n	8000cca <main+0x2aa>
 8000ccc:	e000ed00 	.word	0xe000ed00
 8000cd0:	58024400 	.word	0x58024400
 8000cd4:	30040000 	.word	0x30040000
 8000cd8:	24000880 	.word	0x24000880
 8000cdc:	24000890 	.word	0x24000890
 8000ce0:	24000408 	.word	0x24000408
 8000ce4:	240008a0 	.word	0x240008a0
 8000ce8:	2400188c 	.word	0x2400188c
 8000cec:	24001a3c 	.word	0x24001a3c
 8000cf0:	2400087e 	.word	0x2400087e
 8000cf4:	24001b20 	.word	0x24001b20
 8000cf8:	24001ad4 	.word	0x24001ad4
 8000cfc:	2400087d 	.word	0x2400087d
 8000d00:	24001898 	.word	0x24001898
 8000d04:	24000898 	.word	0x24000898
 8000d08:	24000888 	.word	0x24000888

08000d0c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b09c      	sub	sp, #112	; 0x70
 8000d10:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d16:	224c      	movs	r2, #76	; 0x4c
 8000d18:	2100      	movs	r1, #0
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	f00b ff26 	bl	800cb6c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d20:	1d3b      	adds	r3, r7, #4
 8000d22:	2220      	movs	r2, #32
 8000d24:	2100      	movs	r1, #0
 8000d26:	4618      	mov	r0, r3
 8000d28:	f00b ff20 	bl	800cb6c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000d2c:	2004      	movs	r0, #4
 8000d2e:	f003 ffa3 	bl	8004c78 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000d32:	2300      	movs	r3, #0
 8000d34:	603b      	str	r3, [r7, #0]
 8000d36:	4b34      	ldr	r3, [pc, #208]	; (8000e08 <SystemClock_Config+0xfc>)
 8000d38:	699b      	ldr	r3, [r3, #24]
 8000d3a:	4a33      	ldr	r2, [pc, #204]	; (8000e08 <SystemClock_Config+0xfc>)
 8000d3c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000d40:	6193      	str	r3, [r2, #24]
 8000d42:	4b31      	ldr	r3, [pc, #196]	; (8000e08 <SystemClock_Config+0xfc>)
 8000d44:	699b      	ldr	r3, [r3, #24]
 8000d46:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000d4a:	603b      	str	r3, [r7, #0]
 8000d4c:	4b2f      	ldr	r3, [pc, #188]	; (8000e0c <SystemClock_Config+0x100>)
 8000d4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d50:	4a2e      	ldr	r2, [pc, #184]	; (8000e0c <SystemClock_Config+0x100>)
 8000d52:	f043 0301 	orr.w	r3, r3, #1
 8000d56:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000d58:	4b2c      	ldr	r3, [pc, #176]	; (8000e0c <SystemClock_Config+0x100>)
 8000d5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d5c:	f003 0301 	and.w	r3, r3, #1
 8000d60:	603b      	str	r3, [r7, #0]
 8000d62:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000d64:	bf00      	nop
 8000d66:	4b28      	ldr	r3, [pc, #160]	; (8000e08 <SystemClock_Config+0xfc>)
 8000d68:	699b      	ldr	r3, [r3, #24]
 8000d6a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000d6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000d72:	d1f8      	bne.n	8000d66 <SystemClock_Config+0x5a>
  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8000d74:	4b26      	ldr	r3, [pc, #152]	; (8000e10 <SystemClock_Config+0x104>)
 8000d76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d78:	f023 0303 	bic.w	r3, r3, #3
 8000d7c:	4a24      	ldr	r2, [pc, #144]	; (8000e10 <SystemClock_Config+0x104>)
 8000d7e:	f043 0302 	orr.w	r3, r3, #2
 8000d82:	6293      	str	r3, [r2, #40]	; 0x28
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000d84:	2301      	movs	r3, #1
 8000d86:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000d88:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000d8c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d8e:	2302      	movs	r3, #2
 8000d90:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d92:	2302      	movs	r3, #2
 8000d94:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000d96:	2301      	movs	r3, #1
 8000d98:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 120;
 8000d9a:	2378      	movs	r3, #120	; 0x78
 8000d9c:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000d9e:	2302      	movs	r3, #2
 8000da0:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000da2:	2304      	movs	r3, #4
 8000da4:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000da6:	2302      	movs	r3, #2
 8000da8:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000daa:	230c      	movs	r3, #12
 8000dac:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000dae:	2300      	movs	r3, #0
 8000db0:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000db2:	2300      	movs	r3, #0
 8000db4:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000db6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f003 ffb6 	bl	8004d2c <HAL_RCC_OscConfig>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d001      	beq.n	8000dca <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8000dc6:	f000 fa29 	bl	800121c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dca:	233f      	movs	r3, #63	; 0x3f
 8000dcc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000dce:	2303      	movs	r3, #3
 8000dd0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000dd6:	2308      	movs	r3, #8
 8000dd8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV4;
 8000dda:	2350      	movs	r3, #80	; 0x50
 8000ddc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV4;
 8000dde:	2350      	movs	r3, #80	; 0x50
 8000de0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV4;
 8000de2:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8000de6:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV4;
 8000de8:	2350      	movs	r3, #80	; 0x50
 8000dea:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000dec:	1d3b      	adds	r3, r7, #4
 8000dee:	2104      	movs	r1, #4
 8000df0:	4618      	mov	r0, r3
 8000df2:	f004 fbab 	bl	800554c <HAL_RCC_ClockConfig>
 8000df6:	4603      	mov	r3, r0
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d001      	beq.n	8000e00 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8000dfc:	f000 fa0e 	bl	800121c <Error_Handler>
  }
}
 8000e00:	bf00      	nop
 8000e02:	3770      	adds	r7, #112	; 0x70
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bd80      	pop	{r7, pc}
 8000e08:	58024800 	.word	0x58024800
 8000e0c:	58000400 	.word	0x58000400
 8000e10:	58024400 	.word	0x58024400

08000e14 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000e18:	4b11      	ldr	r3, [pc, #68]	; (8000e60 <MX_CRC_Init+0x4c>)
 8000e1a:	4a12      	ldr	r2, [pc, #72]	; (8000e64 <MX_CRC_Init+0x50>)
 8000e1c:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000e1e:	4b10      	ldr	r3, [pc, #64]	; (8000e60 <MX_CRC_Init+0x4c>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000e24:	4b0e      	ldr	r3, [pc, #56]	; (8000e60 <MX_CRC_Init+0x4c>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000e2a:	4b0d      	ldr	r3, [pc, #52]	; (8000e60 <MX_CRC_Init+0x4c>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000e30:	4b0b      	ldr	r3, [pc, #44]	; (8000e60 <MX_CRC_Init+0x4c>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000e36:	4b0a      	ldr	r3, [pc, #40]	; (8000e60 <MX_CRC_Init+0x4c>)
 8000e38:	2201      	movs	r2, #1
 8000e3a:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000e3c:	4808      	ldr	r0, [pc, #32]	; (8000e60 <MX_CRC_Init+0x4c>)
 8000e3e:	f000 fe0d 	bl	8001a5c <HAL_CRC_Init>
 8000e42:	4603      	mov	r3, r0
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d001      	beq.n	8000e4c <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000e48:	f000 f9e8 	bl	800121c <Error_Handler>
  }
  __HAL_CRC_DR_RESET(&hcrc);
 8000e4c:	4b04      	ldr	r3, [pc, #16]	; (8000e60 <MX_CRC_Init+0x4c>)
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	689a      	ldr	r2, [r3, #8]
 8000e52:	4b03      	ldr	r3, [pc, #12]	; (8000e60 <MX_CRC_Init+0x4c>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	f042 0201 	orr.w	r2, r2, #1
 8000e5a:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000e5c:	bf00      	nop
 8000e5e:	bd80      	pop	{r7, pc}
 8000e60:	24001928 	.word	0x24001928
 8000e64:	58024c00 	.word	0x58024c00

08000e68 <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 8000e6c:	4b2d      	ldr	r3, [pc, #180]	; (8000f24 <MX_SAI1_Init+0xbc>)
 8000e6e:	4a2e      	ldr	r2, [pc, #184]	; (8000f28 <MX_SAI1_Init+0xc0>)
 8000e70:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 8000e72:	4b2c      	ldr	r3, [pc, #176]	; (8000f24 <MX_SAI1_Init+0xbc>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_RX;
 8000e78:	4b2a      	ldr	r3, [pc, #168]	; (8000f24 <MX_SAI1_Init+0xbc>)
 8000e7a:	2201      	movs	r2, #1
 8000e7c:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_16;
 8000e7e:	4b29      	ldr	r3, [pc, #164]	; (8000f24 <MX_SAI1_Init+0xbc>)
 8000e80:	2280      	movs	r2, #128	; 0x80
 8000e82:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8000e84:	4b27      	ldr	r3, [pc, #156]	; (8000f24 <MX_SAI1_Init+0xbc>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8000e8a:	4b26      	ldr	r3, [pc, #152]	; (8000f24 <MX_SAI1_Init+0xbc>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8000e90:	4b24      	ldr	r3, [pc, #144]	; (8000f24 <MX_SAI1_Init+0xbc>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000e96:	4b23      	ldr	r3, [pc, #140]	; (8000f24 <MX_SAI1_Init+0xbc>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_DISABLE;
 8000e9c:	4b21      	ldr	r3, [pc, #132]	; (8000f24 <MX_SAI1_Init+0xbc>)
 8000e9e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000ea2:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_FULL;
 8000ea4:	4b1f      	ldr	r3, [pc, #124]	; (8000f24 <MX_SAI1_Init+0xbc>)
 8000ea6:	2204      	movs	r2, #4
 8000ea8:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_MCKDIV;
 8000eaa:	4b1e      	ldr	r3, [pc, #120]	; (8000f24 <MX_SAI1_Init+0xbc>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.Mckdiv = 0;
 8000eb0:	4b1c      	ldr	r3, [pc, #112]	; (8000f24 <MX_SAI1_Init+0xbc>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8000eb6:	4b1b      	ldr	r3, [pc, #108]	; (8000f24 <MX_SAI1_Init+0xbc>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8000ebc:	4b19      	ldr	r3, [pc, #100]	; (8000f24 <MX_SAI1_Init+0xbc>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA1.Init.PdmInit.Activation = ENABLE;
 8000ec2:	4b18      	ldr	r3, [pc, #96]	; (8000f24 <MX_SAI1_Init+0xbc>)
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hsai_BlockA1.Init.PdmInit.MicPairsNbr = 1;
 8000eca:	4b16      	ldr	r3, [pc, #88]	; (8000f24 <MX_SAI1_Init+0xbc>)
 8000ecc:	2201      	movs	r2, #1
 8000ece:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 8000ed0:	4b14      	ldr	r3, [pc, #80]	; (8000f24 <MX_SAI1_Init+0xbc>)
 8000ed2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000ed6:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA1.FrameInit.FrameLength = 16;
 8000ed8:	4b12      	ldr	r3, [pc, #72]	; (8000f24 <MX_SAI1_Init+0xbc>)
 8000eda:	2210      	movs	r2, #16
 8000edc:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8000ede:	4b11      	ldr	r3, [pc, #68]	; (8000f24 <MX_SAI1_Init+0xbc>)
 8000ee0:	2201      	movs	r2, #1
 8000ee2:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8000ee4:	4b0f      	ldr	r3, [pc, #60]	; (8000f24 <MX_SAI1_Init+0xbc>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8000eea:	4b0e      	ldr	r3, [pc, #56]	; (8000f24 <MX_SAI1_Init+0xbc>)
 8000eec:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000ef0:	661a      	str	r2, [r3, #96]	; 0x60
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8000ef2:	4b0c      	ldr	r3, [pc, #48]	; (8000f24 <MX_SAI1_Init+0xbc>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	665a      	str	r2, [r3, #100]	; 0x64
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8000ef8:	4b0a      	ldr	r3, [pc, #40]	; (8000f24 <MX_SAI1_Init+0xbc>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	669a      	str	r2, [r3, #104]	; 0x68
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8000efe:	4b09      	ldr	r3, [pc, #36]	; (8000f24 <MX_SAI1_Init+0xbc>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	66da      	str	r2, [r3, #108]	; 0x6c
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 8000f04:	4b07      	ldr	r3, [pc, #28]	; (8000f24 <MX_SAI1_Init+0xbc>)
 8000f06:	2201      	movs	r2, #1
 8000f08:	671a      	str	r2, [r3, #112]	; 0x70
  hsai_BlockA1.SlotInit.SlotActive = 0x00000001;
 8000f0a:	4b06      	ldr	r3, [pc, #24]	; (8000f24 <MX_SAI1_Init+0xbc>)
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	675a      	str	r2, [r3, #116]	; 0x74
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8000f10:	4804      	ldr	r0, [pc, #16]	; (8000f24 <MX_SAI1_Init+0xbc>)
 8000f12:	f007 f82d 	bl	8007f70 <HAL_SAI_Init>
 8000f16:	4603      	mov	r3, r0
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d001      	beq.n	8000f20 <MX_SAI1_Init+0xb8>
  {
    Error_Handler();
 8000f1c:	f000 f97e 	bl	800121c <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8000f20:	bf00      	nop
 8000f22:	bd80      	pop	{r7, pc}
 8000f24:	24001b20 	.word	0x24001b20
 8000f28:	40015804 	.word	0x40015804

08000f2c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b088      	sub	sp, #32
 8000f30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f32:	f107 0310 	add.w	r3, r7, #16
 8000f36:	2200      	movs	r2, #0
 8000f38:	601a      	str	r2, [r3, #0]
 8000f3a:	605a      	str	r2, [r3, #4]
 8000f3c:	609a      	str	r2, [r3, #8]
 8000f3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f40:	1d3b      	adds	r3, r7, #4
 8000f42:	2200      	movs	r2, #0
 8000f44:	601a      	str	r2, [r3, #0]
 8000f46:	605a      	str	r2, [r3, #4]
 8000f48:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000f4a:	4b23      	ldr	r3, [pc, #140]	; (8000fd8 <MX_TIM1_Init+0xac>)
 8000f4c:	4a23      	ldr	r2, [pc, #140]	; (8000fdc <MX_TIM1_Init+0xb0>)
 8000f4e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 20000;
 8000f50:	4b21      	ldr	r3, [pc, #132]	; (8000fd8 <MX_TIM1_Init+0xac>)
 8000f52:	f644 6220 	movw	r2, #20000	; 0x4e20
 8000f56:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f58:	4b1f      	ldr	r3, [pc, #124]	; (8000fd8 <MX_TIM1_Init+0xac>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 60000;
 8000f5e:	4b1e      	ldr	r3, [pc, #120]	; (8000fd8 <MX_TIM1_Init+0xac>)
 8000f60:	f64e 2260 	movw	r2, #60000	; 0xea60
 8000f64:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f66:	4b1c      	ldr	r3, [pc, #112]	; (8000fd8 <MX_TIM1_Init+0xac>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000f6c:	4b1a      	ldr	r3, [pc, #104]	; (8000fd8 <MX_TIM1_Init+0xac>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f72:	4b19      	ldr	r3, [pc, #100]	; (8000fd8 <MX_TIM1_Init+0xac>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000f78:	4817      	ldr	r0, [pc, #92]	; (8000fd8 <MX_TIM1_Init+0xac>)
 8000f7a:	f007 fc16 	bl	80087aa <HAL_TIM_Base_Init>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d001      	beq.n	8000f88 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8000f84:	f000 f94a 	bl	800121c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f8c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000f8e:	f107 0310 	add.w	r3, r7, #16
 8000f92:	4619      	mov	r1, r3
 8000f94:	4810      	ldr	r0, [pc, #64]	; (8000fd8 <MX_TIM1_Init+0xac>)
 8000f96:	f007 fe1d 	bl	8008bd4 <HAL_TIM_ConfigClockSource>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d001      	beq.n	8000fa4 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8000fa0:	f000 f93c 	bl	800121c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fac:	2300      	movs	r3, #0
 8000fae:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000fb0:	1d3b      	adds	r3, r7, #4
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	4808      	ldr	r0, [pc, #32]	; (8000fd8 <MX_TIM1_Init+0xac>)
 8000fb6:	f008 f861 	bl	800907c <HAL_TIMEx_MasterConfigSynchronization>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d001      	beq.n	8000fc4 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000fc0:	f000 f92c 	bl	800121c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  __HAL_TIM_CLEAR_IT(&htim1, TIM_FLAG_UPDATE);
 8000fc4:	4b04      	ldr	r3, [pc, #16]	; (8000fd8 <MX_TIM1_Init+0xac>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	f06f 0201 	mvn.w	r2, #1
 8000fcc:	611a      	str	r2, [r3, #16]
  /* USER CODE END TIM1_Init 2 */

}
 8000fce:	bf00      	nop
 8000fd0:	3720      	adds	r7, #32
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	24001ad4 	.word	0x24001ad4
 8000fdc:	40010000 	.word	0x40010000

08000fe0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000fe4:	4b23      	ldr	r3, [pc, #140]	; (8001074 <MX_USART3_UART_Init+0x94>)
 8000fe6:	4a24      	ldr	r2, [pc, #144]	; (8001078 <MX_USART3_UART_Init+0x98>)
 8000fe8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 4000000;
 8000fea:	4b22      	ldr	r3, [pc, #136]	; (8001074 <MX_USART3_UART_Init+0x94>)
 8000fec:	4a23      	ldr	r2, [pc, #140]	; (800107c <MX_USART3_UART_Init+0x9c>)
 8000fee:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000ff0:	4b20      	ldr	r3, [pc, #128]	; (8001074 <MX_USART3_UART_Init+0x94>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000ff6:	4b1f      	ldr	r3, [pc, #124]	; (8001074 <MX_USART3_UART_Init+0x94>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000ffc:	4b1d      	ldr	r3, [pc, #116]	; (8001074 <MX_USART3_UART_Init+0x94>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001002:	4b1c      	ldr	r3, [pc, #112]	; (8001074 <MX_USART3_UART_Init+0x94>)
 8001004:	220c      	movs	r2, #12
 8001006:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001008:	4b1a      	ldr	r3, [pc, #104]	; (8001074 <MX_USART3_UART_Init+0x94>)
 800100a:	2200      	movs	r2, #0
 800100c:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800100e:	4b19      	ldr	r3, [pc, #100]	; (8001074 <MX_USART3_UART_Init+0x94>)
 8001010:	2200      	movs	r2, #0
 8001012:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001014:	4b17      	ldr	r3, [pc, #92]	; (8001074 <MX_USART3_UART_Init+0x94>)
 8001016:	2200      	movs	r2, #0
 8001018:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800101a:	4b16      	ldr	r3, [pc, #88]	; (8001074 <MX_USART3_UART_Init+0x94>)
 800101c:	2200      	movs	r2, #0
 800101e:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001020:	4b14      	ldr	r3, [pc, #80]	; (8001074 <MX_USART3_UART_Init+0x94>)
 8001022:	2200      	movs	r2, #0
 8001024:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001026:	4813      	ldr	r0, [pc, #76]	; (8001074 <MX_USART3_UART_Init+0x94>)
 8001028:	f008 f8ce 	bl	80091c8 <HAL_UART_Init>
 800102c:	4603      	mov	r3, r0
 800102e:	2b00      	cmp	r3, #0
 8001030:	d001      	beq.n	8001036 <MX_USART3_UART_Init+0x56>
  {
    Error_Handler();
 8001032:	f000 f8f3 	bl	800121c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_8_8) != HAL_OK)
 8001036:	f04f 4120 	mov.w	r1, #2684354560	; 0xa0000000
 800103a:	480e      	ldr	r0, [pc, #56]	; (8001074 <MX_USART3_UART_Init+0x94>)
 800103c:	f009 fc93 	bl	800a966 <HAL_UARTEx_SetTxFifoThreshold>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d001      	beq.n	800104a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001046:	f000 f8e9 	bl	800121c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_8_8) != HAL_OK)
 800104a:	f04f 6120 	mov.w	r1, #167772160	; 0xa000000
 800104e:	4809      	ldr	r0, [pc, #36]	; (8001074 <MX_USART3_UART_Init+0x94>)
 8001050:	f009 fcc7 	bl	800a9e2 <HAL_UARTEx_SetRxFifoThreshold>
 8001054:	4603      	mov	r3, r0
 8001056:	2b00      	cmp	r3, #0
 8001058:	d001      	beq.n	800105e <MX_USART3_UART_Init+0x7e>
  {
    Error_Handler();
 800105a:	f000 f8df 	bl	800121c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 800105e:	4805      	ldr	r0, [pc, #20]	; (8001074 <MX_USART3_UART_Init+0x94>)
 8001060:	f009 fc48 	bl	800a8f4 <HAL_UARTEx_DisableFifoMode>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d001      	beq.n	800106e <MX_USART3_UART_Init+0x8e>
  {
    Error_Handler();
 800106a:	f000 f8d7 	bl	800121c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800106e:	bf00      	nop
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	24001898 	.word	0x24001898
 8001078:	40004800 	.word	0x40004800
 800107c:	003d0900 	.word	0x003d0900

08001080 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001086:	4b11      	ldr	r3, [pc, #68]	; (80010cc <MX_DMA_Init+0x4c>)
 8001088:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800108c:	4a0f      	ldr	r2, [pc, #60]	; (80010cc <MX_DMA_Init+0x4c>)
 800108e:	f043 0301 	orr.w	r3, r3, #1
 8001092:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001096:	4b0d      	ldr	r3, [pc, #52]	; (80010cc <MX_DMA_Init+0x4c>)
 8001098:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800109c:	f003 0301 	and.w	r3, r3, #1
 80010a0:	607b      	str	r3, [r7, #4]
 80010a2:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80010a4:	2200      	movs	r2, #0
 80010a6:	2100      	movs	r1, #0
 80010a8:	200b      	movs	r0, #11
 80010aa:	f000 fca2 	bl	80019f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80010ae:	200b      	movs	r0, #11
 80010b0:	f000 fcb9 	bl	8001a26 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 80010b4:	2200      	movs	r2, #0
 80010b6:	2100      	movs	r1, #0
 80010b8:	200c      	movs	r0, #12
 80010ba:	f000 fc9a 	bl	80019f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80010be:	200c      	movs	r0, #12
 80010c0:	f000 fcb1 	bl	8001a26 <HAL_NVIC_EnableIRQ>

}
 80010c4:	bf00      	nop
 80010c6:	3708      	adds	r7, #8
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	58024400 	.word	0x58024400

080010d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b085      	sub	sp, #20
 80010d4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80010d6:	4b19      	ldr	r3, [pc, #100]	; (800113c <MX_GPIO_Init+0x6c>)
 80010d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010dc:	4a17      	ldr	r2, [pc, #92]	; (800113c <MX_GPIO_Init+0x6c>)
 80010de:	f043 0310 	orr.w	r3, r3, #16
 80010e2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80010e6:	4b15      	ldr	r3, [pc, #84]	; (800113c <MX_GPIO_Init+0x6c>)
 80010e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010ec:	f003 0310 	and.w	r3, r3, #16
 80010f0:	60fb      	str	r3, [r7, #12]
 80010f2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010f4:	4b11      	ldr	r3, [pc, #68]	; (800113c <MX_GPIO_Init+0x6c>)
 80010f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010fa:	4a10      	ldr	r2, [pc, #64]	; (800113c <MX_GPIO_Init+0x6c>)
 80010fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001100:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001104:	4b0d      	ldr	r3, [pc, #52]	; (800113c <MX_GPIO_Init+0x6c>)
 8001106:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800110a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800110e:	60bb      	str	r3, [r7, #8]
 8001110:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001112:	4b0a      	ldr	r3, [pc, #40]	; (800113c <MX_GPIO_Init+0x6c>)
 8001114:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001118:	4a08      	ldr	r2, [pc, #32]	; (800113c <MX_GPIO_Init+0x6c>)
 800111a:	f043 0308 	orr.w	r3, r3, #8
 800111e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001122:	4b06      	ldr	r3, [pc, #24]	; (800113c <MX_GPIO_Init+0x6c>)
 8001124:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001128:	f003 0308 	and.w	r3, r3, #8
 800112c:	607b      	str	r3, [r7, #4]
 800112e:	687b      	ldr	r3, [r7, #4]

}
 8001130:	bf00      	nop
 8001132:	3714      	adds	r7, #20
 8001134:	46bd      	mov	sp, r7
 8001136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113a:	4770      	bx	lr
 800113c:	58024400 	.word	0x58024400

08001140 <Transpose_Clean>:

/* USER CODE BEGIN 4 */

static void Transpose_Clean(arm_matrix_instance_q15* m1, arm_matrix_instance_q15* m2){
 8001140:	b580      	push	{r7, lr}
 8001142:	b086      	sub	sp, #24
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
 8001148:	6039      	str	r1, [r7, #0]
	arm_mat_trans_q15(&m1[0], &m2[0]);
 800114a:	6839      	ldr	r1, [r7, #0]
 800114c:	6878      	ldr	r0, [r7, #4]
 800114e:	f009 fd7c 	bl	800ac4a <arm_mat_trans_q15>
	SCB_CleanDCache_by_Addr((uint32_t*)&m2->pData[0], 2*CHANNEL_NUMBER*PCM_CHUNK_SIZE);
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	685b      	ldr	r3, [r3, #4]
 8001156:	617b      	str	r3, [r7, #20]
 8001158:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800115c:	613b      	str	r3, [r7, #16]
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
 800115e:	693b      	ldr	r3, [r7, #16]
 8001160:	2b00      	cmp	r3, #0
 8001162:	dd1d      	ble.n	80011a0 <Transpose_Clean+0x60>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8001164:	697b      	ldr	r3, [r7, #20]
 8001166:	f003 021f 	and.w	r2, r3, #31
 800116a:	693b      	ldr	r3, [r7, #16]
 800116c:	4413      	add	r3, r2
 800116e:	60fb      	str	r3, [r7, #12]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 8001174:	f3bf 8f4f 	dsb	sy
}
 8001178:	bf00      	nop
    
      __DSB();

      do {
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 800117a:	4a0c      	ldr	r2, [pc, #48]	; (80011ac <Transpose_Clean+0x6c>)
 800117c:	68bb      	ldr	r3, [r7, #8]
 800117e:	f8c2 3268 	str.w	r3, [r2, #616]	; 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8001182:	68bb      	ldr	r3, [r7, #8]
 8001184:	3320      	adds	r3, #32
 8001186:	60bb      	str	r3, [r7, #8]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	3b20      	subs	r3, #32
 800118c:	60fb      	str	r3, [r7, #12]
      } while ( op_size > 0 );
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	2b00      	cmp	r3, #0
 8001192:	dcf2      	bgt.n	800117a <Transpose_Clean+0x3a>
  __ASM volatile ("dsb 0xF":::"memory");
 8001194:	f3bf 8f4f 	dsb	sy
}
 8001198:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800119a:	f3bf 8f6f 	isb	sy
}
 800119e:	bf00      	nop

      __DSB();
      __ISB();
    }
  #endif
}
 80011a0:	bf00      	nop
}
 80011a2:	bf00      	nop
 80011a4:	3718      	adds	r7, #24
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	e000ed00 	.word	0xe000ed00

080011b0 <HAL_SAI_RxHalfCpltCallback>:

void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai){
 80011b0:	b480      	push	{r7}
 80011b2:	b083      	sub	sp, #12
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
	dmaFlag = HALF;
 80011b8:	4b04      	ldr	r3, [pc, #16]	; (80011cc <HAL_SAI_RxHalfCpltCallback+0x1c>)
 80011ba:	2204      	movs	r2, #4
 80011bc:	701a      	strb	r2, [r3, #0]
}
 80011be:	bf00      	nop
 80011c0:	370c      	adds	r7, #12
 80011c2:	46bd      	mov	sp, r7
 80011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c8:	4770      	bx	lr
 80011ca:	bf00      	nop
 80011cc:	2400087d 	.word	0x2400087d

080011d0 <HAL_SAI_RxCpltCallback>:

void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai){
 80011d0:	b480      	push	{r7}
 80011d2:	b083      	sub	sp, #12
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
	dmaFlag = FULL;
 80011d8:	4b04      	ldr	r3, [pc, #16]	; (80011ec <HAL_SAI_RxCpltCallback+0x1c>)
 80011da:	2205      	movs	r2, #5
 80011dc:	701a      	strb	r2, [r3, #0]
}
 80011de:	bf00      	nop
 80011e0:	370c      	adds	r7, #12
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr
 80011ea:	bf00      	nop
 80011ec:	2400087d 	.word	0x2400087d

080011f0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
  if(htim == &htim1){
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	4a06      	ldr	r2, [pc, #24]	; (8001214 <HAL_TIM_PeriodElapsedCallback+0x24>)
 80011fc:	4293      	cmp	r3, r2
 80011fe:	d105      	bne.n	800120c <HAL_TIM_PeriodElapsedCallback+0x1c>
	  HAL_TIM_Base_Stop_IT(htim);
 8001200:	6878      	ldr	r0, [r7, #4]
 8001202:	f007 fb99 	bl	8008938 <HAL_TIM_Base_Stop_IT>
	  timFlag = DONE;
 8001206:	4b04      	ldr	r3, [pc, #16]	; (8001218 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001208:	2203      	movs	r2, #3
 800120a:	701a      	strb	r2, [r3, #0]
  }
}
 800120c:	bf00      	nop
 800120e:	3708      	adds	r7, #8
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	24001ad4 	.word	0x24001ad4
 8001218:	2400087e 	.word	0x2400087e

0800121c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800121c:	b480      	push	{r7}
 800121e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001220:	b672      	cpsid	i
}
 8001222:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001224:	e7fe      	b.n	8001224 <Error_Handler+0x8>
	...

08001228 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001228:	b480      	push	{r7}
 800122a:	b083      	sub	sp, #12
 800122c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800122e:	4b0a      	ldr	r3, [pc, #40]	; (8001258 <HAL_MspInit+0x30>)
 8001230:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001234:	4a08      	ldr	r2, [pc, #32]	; (8001258 <HAL_MspInit+0x30>)
 8001236:	f043 0302 	orr.w	r3, r3, #2
 800123a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800123e:	4b06      	ldr	r3, [pc, #24]	; (8001258 <HAL_MspInit+0x30>)
 8001240:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001244:	f003 0302 	and.w	r3, r3, #2
 8001248:	607b      	str	r3, [r7, #4]
 800124a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800124c:	bf00      	nop
 800124e:	370c      	adds	r7, #12
 8001250:	46bd      	mov	sp, r7
 8001252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001256:	4770      	bx	lr
 8001258:	58024400 	.word	0x58024400

0800125c <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 800125c:	b480      	push	{r7}
 800125e:	b085      	sub	sp, #20
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	4a0b      	ldr	r2, [pc, #44]	; (8001298 <HAL_CRC_MspInit+0x3c>)
 800126a:	4293      	cmp	r3, r2
 800126c:	d10e      	bne.n	800128c <HAL_CRC_MspInit+0x30>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800126e:	4b0b      	ldr	r3, [pc, #44]	; (800129c <HAL_CRC_MspInit+0x40>)
 8001270:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001274:	4a09      	ldr	r2, [pc, #36]	; (800129c <HAL_CRC_MspInit+0x40>)
 8001276:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800127a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800127e:	4b07      	ldr	r3, [pc, #28]	; (800129c <HAL_CRC_MspInit+0x40>)
 8001280:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001284:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001288:	60fb      	str	r3, [r7, #12]
 800128a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 800128c:	bf00      	nop
 800128e:	3714      	adds	r7, #20
 8001290:	46bd      	mov	sp, r7
 8001292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001296:	4770      	bx	lr
 8001298:	58024c00 	.word	0x58024c00
 800129c:	58024400 	.word	0x58024400

080012a0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b084      	sub	sp, #16
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a0e      	ldr	r2, [pc, #56]	; (80012e8 <HAL_TIM_Base_MspInit+0x48>)
 80012ae:	4293      	cmp	r3, r2
 80012b0:	d116      	bne.n	80012e0 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80012b2:	4b0e      	ldr	r3, [pc, #56]	; (80012ec <HAL_TIM_Base_MspInit+0x4c>)
 80012b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80012b8:	4a0c      	ldr	r2, [pc, #48]	; (80012ec <HAL_TIM_Base_MspInit+0x4c>)
 80012ba:	f043 0301 	orr.w	r3, r3, #1
 80012be:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80012c2:	4b0a      	ldr	r3, [pc, #40]	; (80012ec <HAL_TIM_Base_MspInit+0x4c>)
 80012c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80012c8:	f003 0301 	and.w	r3, r3, #1
 80012cc:	60fb      	str	r3, [r7, #12]
 80012ce:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 80012d0:	2200      	movs	r2, #0
 80012d2:	2100      	movs	r1, #0
 80012d4:	2019      	movs	r0, #25
 80012d6:	f000 fb8c 	bl	80019f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80012da:	2019      	movs	r0, #25
 80012dc:	f000 fba3 	bl	8001a26 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80012e0:	bf00      	nop
 80012e2:	3710      	adds	r7, #16
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	40010000 	.word	0x40010000
 80012ec:	58024400 	.word	0x58024400

080012f0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b0b8      	sub	sp, #224	; 0xe0
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012f8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80012fc:	2200      	movs	r2, #0
 80012fe:	601a      	str	r2, [r3, #0]
 8001300:	605a      	str	r2, [r3, #4]
 8001302:	609a      	str	r2, [r3, #8]
 8001304:	60da      	str	r2, [r3, #12]
 8001306:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001308:	f107 0310 	add.w	r3, r7, #16
 800130c:	22bc      	movs	r2, #188	; 0xbc
 800130e:	2100      	movs	r1, #0
 8001310:	4618      	mov	r0, r3
 8001312:	f00b fc2b 	bl	800cb6c <memset>
  if(huart->Instance==USART3)
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4a49      	ldr	r2, [pc, #292]	; (8001440 <HAL_UART_MspInit+0x150>)
 800131c:	4293      	cmp	r3, r2
 800131e:	f040 808b 	bne.w	8001438 <HAL_UART_MspInit+0x148>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001322:	2302      	movs	r3, #2
 8001324:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLL3.PLL3M = 1;
 8001326:	2301      	movs	r3, #1
 8001328:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLL3.PLL3N = 19;
 800132a:	2313      	movs	r3, #19
 800132c:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInitStruct.PLL3.PLL3P = 2;
 800132e:	2302      	movs	r3, #2
 8001330:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLL3.PLL3Q = 2;
 8001332:	2302      	movs	r3, #2
 8001334:	643b      	str	r3, [r7, #64]	; 0x40
    PeriphClkInitStruct.PLL3.PLL3R = 2;
 8001336:	2302      	movs	r3, #2
 8001338:	647b      	str	r3, [r7, #68]	; 0x44
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 800133a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800133e:	64bb      	str	r3, [r7, #72]	; 0x48
    PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOMEDIUM;
 8001340:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001344:	64fb      	str	r3, [r7, #76]	; 0x4c
    PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 8001346:	2300      	movs	r3, #0
 8001348:	653b      	str	r3, [r7, #80]	; 0x50
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_PLL3;
 800134a:	2302      	movs	r3, #2
 800134c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001350:	f107 0310 	add.w	r3, r7, #16
 8001354:	4618      	mov	r0, r3
 8001356:	f004 fc85 	bl	8005c64 <HAL_RCCEx_PeriphCLKConfig>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d001      	beq.n	8001364 <HAL_UART_MspInit+0x74>
    {
      Error_Handler();
 8001360:	f7ff ff5c 	bl	800121c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001364:	4b37      	ldr	r3, [pc, #220]	; (8001444 <HAL_UART_MspInit+0x154>)
 8001366:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800136a:	4a36      	ldr	r2, [pc, #216]	; (8001444 <HAL_UART_MspInit+0x154>)
 800136c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001370:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001374:	4b33      	ldr	r3, [pc, #204]	; (8001444 <HAL_UART_MspInit+0x154>)
 8001376:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800137a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800137e:	60fb      	str	r3, [r7, #12]
 8001380:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001382:	4b30      	ldr	r3, [pc, #192]	; (8001444 <HAL_UART_MspInit+0x154>)
 8001384:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001388:	4a2e      	ldr	r2, [pc, #184]	; (8001444 <HAL_UART_MspInit+0x154>)
 800138a:	f043 0308 	orr.w	r3, r3, #8
 800138e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001392:	4b2c      	ldr	r3, [pc, #176]	; (8001444 <HAL_UART_MspInit+0x154>)
 8001394:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001398:	f003 0308 	and.w	r3, r3, #8
 800139c:	60bb      	str	r3, [r7, #8]
 800139e:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80013a0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80013a4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013a8:	2302      	movs	r3, #2
 80013aa:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ae:	2300      	movs	r3, #0
 80013b0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013b4:	2300      	movs	r3, #0
 80013b6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80013ba:	2307      	movs	r3, #7
 80013bc:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013c0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80013c4:	4619      	mov	r1, r3
 80013c6:	4820      	ldr	r0, [pc, #128]	; (8001448 <HAL_UART_MspInit+0x158>)
 80013c8:	f003 fa78 	bl	80048bc <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream1;
 80013cc:	4b1f      	ldr	r3, [pc, #124]	; (800144c <HAL_UART_MspInit+0x15c>)
 80013ce:	4a20      	ldr	r2, [pc, #128]	; (8001450 <HAL_UART_MspInit+0x160>)
 80013d0:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 80013d2:	4b1e      	ldr	r3, [pc, #120]	; (800144c <HAL_UART_MspInit+0x15c>)
 80013d4:	222e      	movs	r2, #46	; 0x2e
 80013d6:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80013d8:	4b1c      	ldr	r3, [pc, #112]	; (800144c <HAL_UART_MspInit+0x15c>)
 80013da:	2240      	movs	r2, #64	; 0x40
 80013dc:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80013de:	4b1b      	ldr	r3, [pc, #108]	; (800144c <HAL_UART_MspInit+0x15c>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80013e4:	4b19      	ldr	r3, [pc, #100]	; (800144c <HAL_UART_MspInit+0x15c>)
 80013e6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80013ea:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80013ec:	4b17      	ldr	r3, [pc, #92]	; (800144c <HAL_UART_MspInit+0x15c>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80013f2:	4b16      	ldr	r3, [pc, #88]	; (800144c <HAL_UART_MspInit+0x15c>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80013f8:	4b14      	ldr	r3, [pc, #80]	; (800144c <HAL_UART_MspInit+0x15c>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80013fe:	4b13      	ldr	r3, [pc, #76]	; (800144c <HAL_UART_MspInit+0x15c>)
 8001400:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001404:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001406:	4b11      	ldr	r3, [pc, #68]	; (800144c <HAL_UART_MspInit+0x15c>)
 8001408:	2200      	movs	r2, #0
 800140a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 800140c:	480f      	ldr	r0, [pc, #60]	; (800144c <HAL_UART_MspInit+0x15c>)
 800140e:	f000 fc0f 	bl	8001c30 <HAL_DMA_Init>
 8001412:	4603      	mov	r3, r0
 8001414:	2b00      	cmp	r3, #0
 8001416:	d001      	beq.n	800141c <HAL_UART_MspInit+0x12c>
    {
      Error_Handler();
 8001418:	f7ff ff00 	bl	800121c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	4a0b      	ldr	r2, [pc, #44]	; (800144c <HAL_UART_MspInit+0x15c>)
 8001420:	679a      	str	r2, [r3, #120]	; 0x78
 8001422:	4a0a      	ldr	r2, [pc, #40]	; (800144c <HAL_UART_MspInit+0x15c>)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001428:	2200      	movs	r2, #0
 800142a:	2100      	movs	r1, #0
 800142c:	2027      	movs	r0, #39	; 0x27
 800142e:	f000 fae0 	bl	80019f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001432:	2027      	movs	r0, #39	; 0x27
 8001434:	f000 faf7 	bl	8001a26 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001438:	bf00      	nop
 800143a:	37e0      	adds	r7, #224	; 0xe0
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}
 8001440:	40004800 	.word	0x40004800
 8001444:	58024400 	.word	0x58024400
 8001448:	58020c00 	.word	0x58020c00
 800144c:	2400194c 	.word	0x2400194c
 8001450:	40020028 	.word	0x40020028

08001454 <HAL_SAI_MspInit>:
extern DMA_HandleTypeDef hdma_sai1_a;

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b0b8      	sub	sp, #224	; 0xe0
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800145c:	f107 0310 	add.w	r3, r7, #16
 8001460:	22bc      	movs	r2, #188	; 0xbc
 8001462:	2100      	movs	r1, #0
 8001464:	4618      	mov	r0, r3
 8001466:	f00b fb81 	bl	800cb6c <memset>
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	4a4a      	ldr	r2, [pc, #296]	; (8001598 <HAL_SAI_MspInit+0x144>)
 8001470:	4293      	cmp	r3, r2
 8001472:	f040 808d 	bne.w	8001590 <HAL_SAI_MspInit+0x13c>
    {
    /* Peripheral clock enable */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 8001476:	f44f 7380 	mov.w	r3, #256	; 0x100
 800147a:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 5;
 800147c:	2305      	movs	r3, #5
 800147e:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLL2.PLL2N = 192;
 8001480:	23c0      	movs	r3, #192	; 0xc0
 8001482:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2P = 50;
 8001484:	2332      	movs	r3, #50	; 0x32
 8001486:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8001488:	2302      	movs	r3, #2
 800148a:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 800148c:	2302      	movs	r3, #2
 800148e:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_0;
 8001490:	2300      	movs	r3, #0
 8001492:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8001494:	2300      	movs	r3, #0
 8001496:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8001498:	2300      	movs	r3, #0
 800149a:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL2;
 800149c:	2301      	movs	r3, #1
 800149e:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80014a0:	f107 0310 	add.w	r3, r7, #16
 80014a4:	4618      	mov	r0, r3
 80014a6:	f004 fbdd 	bl	8005c64 <HAL_RCCEx_PeriphCLKConfig>
 80014aa:	4603      	mov	r3, r0
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <HAL_SAI_MspInit+0x60>
    {
      Error_Handler();
 80014b0:	f7ff feb4 	bl	800121c <Error_Handler>
    }

    if (SAI1_client == 0)
 80014b4:	4b39      	ldr	r3, [pc, #228]	; (800159c <HAL_SAI_MspInit+0x148>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d116      	bne.n	80014ea <HAL_SAI_MspInit+0x96>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80014bc:	4b38      	ldr	r3, [pc, #224]	; (80015a0 <HAL_SAI_MspInit+0x14c>)
 80014be:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80014c2:	4a37      	ldr	r2, [pc, #220]	; (80015a0 <HAL_SAI_MspInit+0x14c>)
 80014c4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80014c8:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80014cc:	4b34      	ldr	r3, [pc, #208]	; (80015a0 <HAL_SAI_MspInit+0x14c>)
 80014ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80014d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80014d6:	60fb      	str	r3, [r7, #12]
 80014d8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI1_IRQn, 0, 0);
 80014da:	2200      	movs	r2, #0
 80014dc:	2100      	movs	r1, #0
 80014de:	2057      	movs	r0, #87	; 0x57
 80014e0:	f000 fa87 	bl	80019f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI1_IRQn);
 80014e4:	2057      	movs	r0, #87	; 0x57
 80014e6:	f000 fa9e 	bl	8001a26 <HAL_NVIC_EnableIRQ>
    }
    SAI1_client ++;
 80014ea:	4b2c      	ldr	r3, [pc, #176]	; (800159c <HAL_SAI_MspInit+0x148>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	3301      	adds	r3, #1
 80014f0:	4a2a      	ldr	r2, [pc, #168]	; (800159c <HAL_SAI_MspInit+0x148>)
 80014f2:	6013      	str	r3, [r2, #0]

    /**SAI1_A_Block_A GPIO Configuration
    PE2     ------> SAI1_CK1
    PE6     ------> SAI1_D1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 80014f4:	2344      	movs	r3, #68	; 0x44
 80014f6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014fa:	2302      	movs	r3, #2
 80014fc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001500:	2302      	movs	r3, #2
 8001502:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001506:	2300      	movs	r3, #0
 8001508:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF2_SAI1;
 800150c:	2302      	movs	r3, #2
 800150e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001512:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001516:	4619      	mov	r1, r3
 8001518:	4822      	ldr	r0, [pc, #136]	; (80015a4 <HAL_SAI_MspInit+0x150>)
 800151a:	f003 f9cf 	bl	80048bc <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_a.Instance = DMA1_Stream0;
 800151e:	4b22      	ldr	r3, [pc, #136]	; (80015a8 <HAL_SAI_MspInit+0x154>)
 8001520:	4a22      	ldr	r2, [pc, #136]	; (80015ac <HAL_SAI_MspInit+0x158>)
 8001522:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Request = DMA_REQUEST_SAI1_A;
 8001524:	4b20      	ldr	r3, [pc, #128]	; (80015a8 <HAL_SAI_MspInit+0x154>)
 8001526:	2257      	movs	r2, #87	; 0x57
 8001528:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800152a:	4b1f      	ldr	r3, [pc, #124]	; (80015a8 <HAL_SAI_MspInit+0x154>)
 800152c:	2200      	movs	r2, #0
 800152e:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8001530:	4b1d      	ldr	r3, [pc, #116]	; (80015a8 <HAL_SAI_MspInit+0x154>)
 8001532:	2200      	movs	r2, #0
 8001534:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 8001536:	4b1c      	ldr	r3, [pc, #112]	; (80015a8 <HAL_SAI_MspInit+0x154>)
 8001538:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800153c:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800153e:	4b1a      	ldr	r3, [pc, #104]	; (80015a8 <HAL_SAI_MspInit+0x154>)
 8001540:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001544:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001546:	4b18      	ldr	r3, [pc, #96]	; (80015a8 <HAL_SAI_MspInit+0x154>)
 8001548:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800154c:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 800154e:	4b16      	ldr	r3, [pc, #88]	; (80015a8 <HAL_SAI_MspInit+0x154>)
 8001550:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001554:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001556:	4b14      	ldr	r3, [pc, #80]	; (80015a8 <HAL_SAI_MspInit+0x154>)
 8001558:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800155c:	621a      	str	r2, [r3, #32]
    hdma_sai1_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800155e:	4b12      	ldr	r3, [pc, #72]	; (80015a8 <HAL_SAI_MspInit+0x154>)
 8001560:	2200      	movs	r2, #0
 8001562:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 8001564:	4810      	ldr	r0, [pc, #64]	; (80015a8 <HAL_SAI_MspInit+0x154>)
 8001566:	f000 fb63 	bl	8001c30 <HAL_DMA_Init>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d001      	beq.n	8001574 <HAL_SAI_MspInit+0x120>
    {
      Error_Handler();
 8001570:	f7ff fe54 	bl	800121c <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_a);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	4a0c      	ldr	r2, [pc, #48]	; (80015a8 <HAL_SAI_MspInit+0x154>)
 8001578:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 800157c:	4a0a      	ldr	r2, [pc, #40]	; (80015a8 <HAL_SAI_MspInit+0x154>)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	6393      	str	r3, [r2, #56]	; 0x38

    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_a);
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	4a08      	ldr	r2, [pc, #32]	; (80015a8 <HAL_SAI_MspInit+0x154>)
 8001586:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 800158a:	4a07      	ldr	r2, [pc, #28]	; (80015a8 <HAL_SAI_MspInit+0x154>)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	6393      	str	r3, [r2, #56]	; 0x38

    }
}
 8001590:	bf00      	nop
 8001592:	37e0      	adds	r7, #224	; 0xe0
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}
 8001598:	40015804 	.word	0x40015804
 800159c:	24001888 	.word	0x24001888
 80015a0:	58024400 	.word	0x58024400
 80015a4:	58021000 	.word	0x58021000
 80015a8:	240019c4 	.word	0x240019c4
 80015ac:	40020010 	.word	0x40020010

080015b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80015b4:	e7fe      	b.n	80015b4 <NMI_Handler+0x4>

080015b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015b6:	b480      	push	{r7}
 80015b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015ba:	e7fe      	b.n	80015ba <HardFault_Handler+0x4>

080015bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015bc:	b480      	push	{r7}
 80015be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015c0:	e7fe      	b.n	80015c0 <MemManage_Handler+0x4>

080015c2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015c2:	b480      	push	{r7}
 80015c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015c6:	e7fe      	b.n	80015c6 <BusFault_Handler+0x4>

080015c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015c8:	b480      	push	{r7}
 80015ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015cc:	e7fe      	b.n	80015cc <UsageFault_Handler+0x4>

080015ce <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015ce:	b480      	push	{r7}
 80015d0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015d2:	bf00      	nop
 80015d4:	46bd      	mov	sp, r7
 80015d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015da:	4770      	bx	lr

080015dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015e0:	bf00      	nop
 80015e2:	46bd      	mov	sp, r7
 80015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e8:	4770      	bx	lr

080015ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015ea:	b480      	push	{r7}
 80015ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015ee:	bf00      	nop
 80015f0:	46bd      	mov	sp, r7
 80015f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f6:	4770      	bx	lr

080015f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015fc:	f000 f8ce 	bl	800179c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001600:	bf00      	nop
 8001602:	bd80      	pop	{r7, pc}

08001604 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 8001608:	4802      	ldr	r0, [pc, #8]	; (8001614 <DMA1_Stream0_IRQHandler+0x10>)
 800160a:	f001 fe39 	bl	8003280 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800160e:	bf00      	nop
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	240019c4 	.word	0x240019c4

08001618 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 800161c:	4802      	ldr	r0, [pc, #8]	; (8001628 <DMA1_Stream1_IRQHandler+0x10>)
 800161e:	f001 fe2f 	bl	8003280 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001622:	bf00      	nop
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	2400194c 	.word	0x2400194c

0800162c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001630:	4802      	ldr	r0, [pc, #8]	; (800163c <TIM1_UP_IRQHandler+0x10>)
 8001632:	f007 f9b0 	bl	8008996 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001636:	bf00      	nop
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	24001ad4 	.word	0x24001ad4

08001640 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001644:	4802      	ldr	r0, [pc, #8]	; (8001650 <USART3_IRQHandler+0x10>)
 8001646:	f007 fe8f 	bl	8009368 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800164a:	bf00      	nop
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	24001898 	.word	0x24001898

08001654 <SAI1_IRQHandler>:

/**
  * @brief This function handles SAI1 global interrupt.
  */
void SAI1_IRQHandler(void)
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_IRQn 0 */

  /* USER CODE BEGIN SAI1_IRQn 1 */

  /* USER CODE END SAI1_IRQn 1 */
}
 8001658:	bf00      	nop
 800165a:	46bd      	mov	sp, r7
 800165c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001660:	4770      	bx	lr
	...

08001664 <Reset_Handler>:
*/

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  ldr   sp, =_estack      /* set stack pointer */
 8001664:	f8df d034 	ldr.w	sp, [pc, #52]	; 800169c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001668:	f7fe ffb2 	bl	80005d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800166c:	480c      	ldr	r0, [pc, #48]	; (80016a0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800166e:	490d      	ldr	r1, [pc, #52]	; (80016a4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001670:	4a0d      	ldr	r2, [pc, #52]	; (80016a8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001672:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001674:	e002      	b.n	800167c <LoopCopyDataInit>

08001676 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001676:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001678:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800167a:	3304      	adds	r3, #4

0800167c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800167c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800167e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001680:	d3f9      	bcc.n	8001676 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001682:	4a0a      	ldr	r2, [pc, #40]	; (80016ac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001684:	4c0a      	ldr	r4, [pc, #40]	; (80016b0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001686:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001688:	e001      	b.n	800168e <LoopFillZerobss>

0800168a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800168a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800168c:	3204      	adds	r2, #4

0800168e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800168e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001690:	d3fb      	bcc.n	800168a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001692:	f00b fa47 	bl	800cb24 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001696:	f7ff f9c3 	bl	8000a20 <main>
  bx  lr
 800169a:	4770      	bx	lr
Reset_Handler:  ldr   sp, =_estack      /* set stack pointer */
 800169c:	24040000 	.word	0x24040000
  ldr r0, =_sdata
 80016a0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80016a4:	24000860 	.word	0x24000860
  ldr r2, =_sidata
 80016a8:	0800d218 	.word	0x0800d218
  ldr r2, =_sbss
 80016ac:	24000860 	.word	0x24000860
  ldr r4, =_ebss
 80016b0:	24001bbc 	.word	0x24001bbc

080016b4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80016b4:	e7fe      	b.n	80016b4 <ADC3_IRQHandler>
	...

080016b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b082      	sub	sp, #8
 80016bc:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016be:	2003      	movs	r0, #3
 80016c0:	f000 f98c 	bl	80019dc <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80016c4:	f004 f8f8 	bl	80058b8 <HAL_RCC_GetSysClockFreq>
 80016c8:	4602      	mov	r2, r0
 80016ca:	4b15      	ldr	r3, [pc, #84]	; (8001720 <HAL_Init+0x68>)
 80016cc:	699b      	ldr	r3, [r3, #24]
 80016ce:	0a1b      	lsrs	r3, r3, #8
 80016d0:	f003 030f 	and.w	r3, r3, #15
 80016d4:	4913      	ldr	r1, [pc, #76]	; (8001724 <HAL_Init+0x6c>)
 80016d6:	5ccb      	ldrb	r3, [r1, r3]
 80016d8:	f003 031f 	and.w	r3, r3, #31
 80016dc:	fa22 f303 	lsr.w	r3, r2, r3
 80016e0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80016e2:	4b0f      	ldr	r3, [pc, #60]	; (8001720 <HAL_Init+0x68>)
 80016e4:	699b      	ldr	r3, [r3, #24]
 80016e6:	f003 030f 	and.w	r3, r3, #15
 80016ea:	4a0e      	ldr	r2, [pc, #56]	; (8001724 <HAL_Init+0x6c>)
 80016ec:	5cd3      	ldrb	r3, [r2, r3]
 80016ee:	f003 031f 	and.w	r3, r3, #31
 80016f2:	687a      	ldr	r2, [r7, #4]
 80016f4:	fa22 f303 	lsr.w	r3, r2, r3
 80016f8:	4a0b      	ldr	r2, [pc, #44]	; (8001728 <HAL_Init+0x70>)
 80016fa:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80016fc:	4a0b      	ldr	r2, [pc, #44]	; (800172c <HAL_Init+0x74>)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001702:	2000      	movs	r0, #0
 8001704:	f000 f814 	bl	8001730 <HAL_InitTick>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	d001      	beq.n	8001712 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800170e:	2301      	movs	r3, #1
 8001710:	e002      	b.n	8001718 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001712:	f7ff fd89 	bl	8001228 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001716:	2300      	movs	r3, #0
}
 8001718:	4618      	mov	r0, r3
 800171a:	3708      	adds	r7, #8
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}
 8001720:	58024400 	.word	0x58024400
 8001724:	0800cf58 	.word	0x0800cf58
 8001728:	24000404 	.word	0x24000404
 800172c:	24000400 	.word	0x24000400

08001730 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b082      	sub	sp, #8
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001738:	4b15      	ldr	r3, [pc, #84]	; (8001790 <HAL_InitTick+0x60>)
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d101      	bne.n	8001744 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001740:	2301      	movs	r3, #1
 8001742:	e021      	b.n	8001788 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001744:	4b13      	ldr	r3, [pc, #76]	; (8001794 <HAL_InitTick+0x64>)
 8001746:	681a      	ldr	r2, [r3, #0]
 8001748:	4b11      	ldr	r3, [pc, #68]	; (8001790 <HAL_InitTick+0x60>)
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	4619      	mov	r1, r3
 800174e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001752:	fbb3 f3f1 	udiv	r3, r3, r1
 8001756:	fbb2 f3f3 	udiv	r3, r2, r3
 800175a:	4618      	mov	r0, r3
 800175c:	f000 f971 	bl	8001a42 <HAL_SYSTICK_Config>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d001      	beq.n	800176a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001766:	2301      	movs	r3, #1
 8001768:	e00e      	b.n	8001788 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	2b0f      	cmp	r3, #15
 800176e:	d80a      	bhi.n	8001786 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001770:	2200      	movs	r2, #0
 8001772:	6879      	ldr	r1, [r7, #4]
 8001774:	f04f 30ff 	mov.w	r0, #4294967295
 8001778:	f000 f93b 	bl	80019f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800177c:	4a06      	ldr	r2, [pc, #24]	; (8001798 <HAL_InitTick+0x68>)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001782:	2300      	movs	r3, #0
 8001784:	e000      	b.n	8001788 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001786:	2301      	movs	r3, #1
}
 8001788:	4618      	mov	r0, r3
 800178a:	3708      	adds	r7, #8
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}
 8001790:	240007f8 	.word	0x240007f8
 8001794:	24000400 	.word	0x24000400
 8001798:	240007f4 	.word	0x240007f4

0800179c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800179c:	b480      	push	{r7}
 800179e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80017a0:	4b06      	ldr	r3, [pc, #24]	; (80017bc <HAL_IncTick+0x20>)
 80017a2:	781b      	ldrb	r3, [r3, #0]
 80017a4:	461a      	mov	r2, r3
 80017a6:	4b06      	ldr	r3, [pc, #24]	; (80017c0 <HAL_IncTick+0x24>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	4413      	add	r3, r2
 80017ac:	4a04      	ldr	r2, [pc, #16]	; (80017c0 <HAL_IncTick+0x24>)
 80017ae:	6013      	str	r3, [r2, #0]
}
 80017b0:	bf00      	nop
 80017b2:	46bd      	mov	sp, r7
 80017b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b8:	4770      	bx	lr
 80017ba:	bf00      	nop
 80017bc:	240007f8 	.word	0x240007f8
 80017c0:	24001bb8 	.word	0x24001bb8

080017c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0
  return uwTick;
 80017c8:	4b03      	ldr	r3, [pc, #12]	; (80017d8 <HAL_GetTick+0x14>)
 80017ca:	681b      	ldr	r3, [r3, #0]
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	46bd      	mov	sp, r7
 80017d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d4:	4770      	bx	lr
 80017d6:	bf00      	nop
 80017d8:	24001bb8 	.word	0x24001bb8

080017dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b084      	sub	sp, #16
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017e4:	f7ff ffee 	bl	80017c4 <HAL_GetTick>
 80017e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017f4:	d005      	beq.n	8001802 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80017f6:	4b0a      	ldr	r3, [pc, #40]	; (8001820 <HAL_Delay+0x44>)
 80017f8:	781b      	ldrb	r3, [r3, #0]
 80017fa:	461a      	mov	r2, r3
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	4413      	add	r3, r2
 8001800:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001802:	bf00      	nop
 8001804:	f7ff ffde 	bl	80017c4 <HAL_GetTick>
 8001808:	4602      	mov	r2, r0
 800180a:	68bb      	ldr	r3, [r7, #8]
 800180c:	1ad3      	subs	r3, r2, r3
 800180e:	68fa      	ldr	r2, [r7, #12]
 8001810:	429a      	cmp	r2, r3
 8001812:	d8f7      	bhi.n	8001804 <HAL_Delay+0x28>
  {
  }
}
 8001814:	bf00      	nop
 8001816:	bf00      	nop
 8001818:	3710      	adds	r7, #16
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	240007f8 	.word	0x240007f8

08001824 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001828:	4b03      	ldr	r3, [pc, #12]	; (8001838 <HAL_GetREVID+0x14>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	0c1b      	lsrs	r3, r3, #16
}
 800182e:	4618      	mov	r0, r3
 8001830:	46bd      	mov	sp, r7
 8001832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001836:	4770      	bx	lr
 8001838:	5c001000 	.word	0x5c001000

0800183c <__NVIC_SetPriorityGrouping>:
{
 800183c:	b480      	push	{r7}
 800183e:	b085      	sub	sp, #20
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	f003 0307 	and.w	r3, r3, #7
 800184a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800184c:	4b0b      	ldr	r3, [pc, #44]	; (800187c <__NVIC_SetPriorityGrouping+0x40>)
 800184e:	68db      	ldr	r3, [r3, #12]
 8001850:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001852:	68ba      	ldr	r2, [r7, #8]
 8001854:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001858:	4013      	ands	r3, r2
 800185a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001860:	68bb      	ldr	r3, [r7, #8]
 8001862:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001864:	4b06      	ldr	r3, [pc, #24]	; (8001880 <__NVIC_SetPriorityGrouping+0x44>)
 8001866:	4313      	orrs	r3, r2
 8001868:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800186a:	4a04      	ldr	r2, [pc, #16]	; (800187c <__NVIC_SetPriorityGrouping+0x40>)
 800186c:	68bb      	ldr	r3, [r7, #8]
 800186e:	60d3      	str	r3, [r2, #12]
}
 8001870:	bf00      	nop
 8001872:	3714      	adds	r7, #20
 8001874:	46bd      	mov	sp, r7
 8001876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187a:	4770      	bx	lr
 800187c:	e000ed00 	.word	0xe000ed00
 8001880:	05fa0000 	.word	0x05fa0000

08001884 <__NVIC_GetPriorityGrouping>:
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001888:	4b04      	ldr	r3, [pc, #16]	; (800189c <__NVIC_GetPriorityGrouping+0x18>)
 800188a:	68db      	ldr	r3, [r3, #12]
 800188c:	0a1b      	lsrs	r3, r3, #8
 800188e:	f003 0307 	and.w	r3, r3, #7
}
 8001892:	4618      	mov	r0, r3
 8001894:	46bd      	mov	sp, r7
 8001896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189a:	4770      	bx	lr
 800189c:	e000ed00 	.word	0xe000ed00

080018a0 <__NVIC_EnableIRQ>:
{
 80018a0:	b480      	push	{r7}
 80018a2:	b083      	sub	sp, #12
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	4603      	mov	r3, r0
 80018a8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80018aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	db0b      	blt.n	80018ca <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018b2:	88fb      	ldrh	r3, [r7, #6]
 80018b4:	f003 021f 	and.w	r2, r3, #31
 80018b8:	4907      	ldr	r1, [pc, #28]	; (80018d8 <__NVIC_EnableIRQ+0x38>)
 80018ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018be:	095b      	lsrs	r3, r3, #5
 80018c0:	2001      	movs	r0, #1
 80018c2:	fa00 f202 	lsl.w	r2, r0, r2
 80018c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80018ca:	bf00      	nop
 80018cc:	370c      	adds	r7, #12
 80018ce:	46bd      	mov	sp, r7
 80018d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d4:	4770      	bx	lr
 80018d6:	bf00      	nop
 80018d8:	e000e100 	.word	0xe000e100

080018dc <__NVIC_SetPriority>:
{
 80018dc:	b480      	push	{r7}
 80018de:	b083      	sub	sp, #12
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	4603      	mov	r3, r0
 80018e4:	6039      	str	r1, [r7, #0]
 80018e6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80018e8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	db0a      	blt.n	8001906 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	b2da      	uxtb	r2, r3
 80018f4:	490c      	ldr	r1, [pc, #48]	; (8001928 <__NVIC_SetPriority+0x4c>)
 80018f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018fa:	0112      	lsls	r2, r2, #4
 80018fc:	b2d2      	uxtb	r2, r2
 80018fe:	440b      	add	r3, r1
 8001900:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001904:	e00a      	b.n	800191c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	b2da      	uxtb	r2, r3
 800190a:	4908      	ldr	r1, [pc, #32]	; (800192c <__NVIC_SetPriority+0x50>)
 800190c:	88fb      	ldrh	r3, [r7, #6]
 800190e:	f003 030f 	and.w	r3, r3, #15
 8001912:	3b04      	subs	r3, #4
 8001914:	0112      	lsls	r2, r2, #4
 8001916:	b2d2      	uxtb	r2, r2
 8001918:	440b      	add	r3, r1
 800191a:	761a      	strb	r2, [r3, #24]
}
 800191c:	bf00      	nop
 800191e:	370c      	adds	r7, #12
 8001920:	46bd      	mov	sp, r7
 8001922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001926:	4770      	bx	lr
 8001928:	e000e100 	.word	0xe000e100
 800192c:	e000ed00 	.word	0xe000ed00

08001930 <NVIC_EncodePriority>:
{
 8001930:	b480      	push	{r7}
 8001932:	b089      	sub	sp, #36	; 0x24
 8001934:	af00      	add	r7, sp, #0
 8001936:	60f8      	str	r0, [r7, #12]
 8001938:	60b9      	str	r1, [r7, #8]
 800193a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	f003 0307 	and.w	r3, r3, #7
 8001942:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001944:	69fb      	ldr	r3, [r7, #28]
 8001946:	f1c3 0307 	rsb	r3, r3, #7
 800194a:	2b04      	cmp	r3, #4
 800194c:	bf28      	it	cs
 800194e:	2304      	movcs	r3, #4
 8001950:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001952:	69fb      	ldr	r3, [r7, #28]
 8001954:	3304      	adds	r3, #4
 8001956:	2b06      	cmp	r3, #6
 8001958:	d902      	bls.n	8001960 <NVIC_EncodePriority+0x30>
 800195a:	69fb      	ldr	r3, [r7, #28]
 800195c:	3b03      	subs	r3, #3
 800195e:	e000      	b.n	8001962 <NVIC_EncodePriority+0x32>
 8001960:	2300      	movs	r3, #0
 8001962:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001964:	f04f 32ff 	mov.w	r2, #4294967295
 8001968:	69bb      	ldr	r3, [r7, #24]
 800196a:	fa02 f303 	lsl.w	r3, r2, r3
 800196e:	43da      	mvns	r2, r3
 8001970:	68bb      	ldr	r3, [r7, #8]
 8001972:	401a      	ands	r2, r3
 8001974:	697b      	ldr	r3, [r7, #20]
 8001976:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001978:	f04f 31ff 	mov.w	r1, #4294967295
 800197c:	697b      	ldr	r3, [r7, #20]
 800197e:	fa01 f303 	lsl.w	r3, r1, r3
 8001982:	43d9      	mvns	r1, r3
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001988:	4313      	orrs	r3, r2
}
 800198a:	4618      	mov	r0, r3
 800198c:	3724      	adds	r7, #36	; 0x24
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr
	...

08001998 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b082      	sub	sp, #8
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	3b01      	subs	r3, #1
 80019a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80019a8:	d301      	bcc.n	80019ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019aa:	2301      	movs	r3, #1
 80019ac:	e00f      	b.n	80019ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019ae:	4a0a      	ldr	r2, [pc, #40]	; (80019d8 <SysTick_Config+0x40>)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	3b01      	subs	r3, #1
 80019b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019b6:	210f      	movs	r1, #15
 80019b8:	f04f 30ff 	mov.w	r0, #4294967295
 80019bc:	f7ff ff8e 	bl	80018dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019c0:	4b05      	ldr	r3, [pc, #20]	; (80019d8 <SysTick_Config+0x40>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019c6:	4b04      	ldr	r3, [pc, #16]	; (80019d8 <SysTick_Config+0x40>)
 80019c8:	2207      	movs	r2, #7
 80019ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019cc:	2300      	movs	r3, #0
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	3708      	adds	r7, #8
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	e000e010 	.word	0xe000e010

080019dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b082      	sub	sp, #8
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019e4:	6878      	ldr	r0, [r7, #4]
 80019e6:	f7ff ff29 	bl	800183c <__NVIC_SetPriorityGrouping>
}
 80019ea:	bf00      	nop
 80019ec:	3708      	adds	r7, #8
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}

080019f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019f2:	b580      	push	{r7, lr}
 80019f4:	b086      	sub	sp, #24
 80019f6:	af00      	add	r7, sp, #0
 80019f8:	4603      	mov	r3, r0
 80019fa:	60b9      	str	r1, [r7, #8]
 80019fc:	607a      	str	r2, [r7, #4]
 80019fe:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001a00:	f7ff ff40 	bl	8001884 <__NVIC_GetPriorityGrouping>
 8001a04:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a06:	687a      	ldr	r2, [r7, #4]
 8001a08:	68b9      	ldr	r1, [r7, #8]
 8001a0a:	6978      	ldr	r0, [r7, #20]
 8001a0c:	f7ff ff90 	bl	8001930 <NVIC_EncodePriority>
 8001a10:	4602      	mov	r2, r0
 8001a12:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001a16:	4611      	mov	r1, r2
 8001a18:	4618      	mov	r0, r3
 8001a1a:	f7ff ff5f 	bl	80018dc <__NVIC_SetPriority>
}
 8001a1e:	bf00      	nop
 8001a20:	3718      	adds	r7, #24
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}

08001a26 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a26:	b580      	push	{r7, lr}
 8001a28:	b082      	sub	sp, #8
 8001a2a:	af00      	add	r7, sp, #0
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a30:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a34:	4618      	mov	r0, r3
 8001a36:	f7ff ff33 	bl	80018a0 <__NVIC_EnableIRQ>
}
 8001a3a:	bf00      	nop
 8001a3c:	3708      	adds	r7, #8
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}

08001a42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a42:	b580      	push	{r7, lr}
 8001a44:	b082      	sub	sp, #8
 8001a46:	af00      	add	r7, sp, #0
 8001a48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a4a:	6878      	ldr	r0, [r7, #4]
 8001a4c:	f7ff ffa4 	bl	8001998 <SysTick_Config>
 8001a50:	4603      	mov	r3, r0
}
 8001a52:	4618      	mov	r0, r3
 8001a54:	3708      	adds	r7, #8
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}
	...

08001a5c <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b082      	sub	sp, #8
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d101      	bne.n	8001a6e <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	e054      	b.n	8001b18 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	7f5b      	ldrb	r3, [r3, #29]
 8001a72:	b2db      	uxtb	r3, r3
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d105      	bne.n	8001a84 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001a7e:	6878      	ldr	r0, [r7, #4]
 8001a80:	f7ff fbec 	bl	800125c <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2202      	movs	r2, #2
 8001a88:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	791b      	ldrb	r3, [r3, #4]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d10c      	bne.n	8001aac <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4a22      	ldr	r2, [pc, #136]	; (8001b20 <HAL_CRC_Init+0xc4>)
 8001a98:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	689a      	ldr	r2, [r3, #8]
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f022 0218 	bic.w	r2, r2, #24
 8001aa8:	609a      	str	r2, [r3, #8]
 8001aaa:	e00c      	b.n	8001ac6 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	6899      	ldr	r1, [r3, #8]
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	68db      	ldr	r3, [r3, #12]
 8001ab4:	461a      	mov	r2, r3
 8001ab6:	6878      	ldr	r0, [r7, #4]
 8001ab8:	f000 f834 	bl	8001b24 <HAL_CRCEx_Polynomial_Set>
 8001abc:	4603      	mov	r3, r0
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d001      	beq.n	8001ac6 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	e028      	b.n	8001b18 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	795b      	ldrb	r3, [r3, #5]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d105      	bne.n	8001ada <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f04f 32ff 	mov.w	r2, #4294967295
 8001ad6:	611a      	str	r2, [r3, #16]
 8001ad8:	e004      	b.n	8001ae4 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	687a      	ldr	r2, [r7, #4]
 8001ae0:	6912      	ldr	r2, [r2, #16]
 8001ae2:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	689b      	ldr	r3, [r3, #8]
 8001aea:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	695a      	ldr	r2, [r3, #20]
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	430a      	orrs	r2, r1
 8001af8:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	689b      	ldr	r3, [r3, #8]
 8001b00:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	699a      	ldr	r2, [r3, #24]
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	430a      	orrs	r2, r1
 8001b0e:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2201      	movs	r2, #1
 8001b14:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8001b16:	2300      	movs	r3, #0
}
 8001b18:	4618      	mov	r0, r3
 8001b1a:	3708      	adds	r7, #8
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	04c11db7 	.word	0x04c11db7

08001b24 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b087      	sub	sp, #28
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	60f8      	str	r0, [r7, #12]
 8001b2c:	60b9      	str	r1, [r7, #8]
 8001b2e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b30:	2300      	movs	r3, #0
 8001b32:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8001b34:	231f      	movs	r3, #31
 8001b36:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8001b38:	bf00      	nop
 8001b3a:	693b      	ldr	r3, [r7, #16]
 8001b3c:	1e5a      	subs	r2, r3, #1
 8001b3e:	613a      	str	r2, [r7, #16]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d009      	beq.n	8001b58 <HAL_CRCEx_Polynomial_Set+0x34>
 8001b44:	693b      	ldr	r3, [r7, #16]
 8001b46:	f003 031f 	and.w	r3, r3, #31
 8001b4a:	68ba      	ldr	r2, [r7, #8]
 8001b4c:	fa22 f303 	lsr.w	r3, r2, r3
 8001b50:	f003 0301 	and.w	r3, r3, #1
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d0f0      	beq.n	8001b3a <HAL_CRCEx_Polynomial_Set+0x16>
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2b18      	cmp	r3, #24
 8001b5c:	d846      	bhi.n	8001bec <HAL_CRCEx_Polynomial_Set+0xc8>
 8001b5e:	a201      	add	r2, pc, #4	; (adr r2, 8001b64 <HAL_CRCEx_Polynomial_Set+0x40>)
 8001b60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b64:	08001bf3 	.word	0x08001bf3
 8001b68:	08001bed 	.word	0x08001bed
 8001b6c:	08001bed 	.word	0x08001bed
 8001b70:	08001bed 	.word	0x08001bed
 8001b74:	08001bed 	.word	0x08001bed
 8001b78:	08001bed 	.word	0x08001bed
 8001b7c:	08001bed 	.word	0x08001bed
 8001b80:	08001bed 	.word	0x08001bed
 8001b84:	08001be1 	.word	0x08001be1
 8001b88:	08001bed 	.word	0x08001bed
 8001b8c:	08001bed 	.word	0x08001bed
 8001b90:	08001bed 	.word	0x08001bed
 8001b94:	08001bed 	.word	0x08001bed
 8001b98:	08001bed 	.word	0x08001bed
 8001b9c:	08001bed 	.word	0x08001bed
 8001ba0:	08001bed 	.word	0x08001bed
 8001ba4:	08001bd5 	.word	0x08001bd5
 8001ba8:	08001bed 	.word	0x08001bed
 8001bac:	08001bed 	.word	0x08001bed
 8001bb0:	08001bed 	.word	0x08001bed
 8001bb4:	08001bed 	.word	0x08001bed
 8001bb8:	08001bed 	.word	0x08001bed
 8001bbc:	08001bed 	.word	0x08001bed
 8001bc0:	08001bed 	.word	0x08001bed
 8001bc4:	08001bc9 	.word	0x08001bc9
  }

  switch (PolyLength)
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8001bc8:	693b      	ldr	r3, [r7, #16]
 8001bca:	2b06      	cmp	r3, #6
 8001bcc:	d913      	bls.n	8001bf6 <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 8001bce:	2301      	movs	r3, #1
 8001bd0:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8001bd2:	e010      	b.n	8001bf6 <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8001bd4:	693b      	ldr	r3, [r7, #16]
 8001bd6:	2b07      	cmp	r3, #7
 8001bd8:	d90f      	bls.n	8001bfa <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8001bde:	e00c      	b.n	8001bfa <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8001be0:	693b      	ldr	r3, [r7, #16]
 8001be2:	2b0f      	cmp	r3, #15
 8001be4:	d90b      	bls.n	8001bfe <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 8001be6:	2301      	movs	r3, #1
 8001be8:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8001bea:	e008      	b.n	8001bfe <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8001bec:	2301      	movs	r3, #1
 8001bee:	75fb      	strb	r3, [r7, #23]
      break;
 8001bf0:	e006      	b.n	8001c00 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8001bf2:	bf00      	nop
 8001bf4:	e004      	b.n	8001c00 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8001bf6:	bf00      	nop
 8001bf8:	e002      	b.n	8001c00 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8001bfa:	bf00      	nop
 8001bfc:	e000      	b.n	8001c00 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8001bfe:	bf00      	nop
  }
  if (status == HAL_OK)
 8001c00:	7dfb      	ldrb	r3, [r7, #23]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d10d      	bne.n	8001c22 <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	68ba      	ldr	r2, [r7, #8]
 8001c0c:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	689b      	ldr	r3, [r3, #8]
 8001c14:	f023 0118 	bic.w	r1, r3, #24
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	687a      	ldr	r2, [r7, #4]
 8001c1e:	430a      	orrs	r2, r1
 8001c20:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8001c22:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	371c      	adds	r7, #28
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2e:	4770      	bx	lr

08001c30 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b086      	sub	sp, #24
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8001c38:	f7ff fdc4 	bl	80017c4 <HAL_GetTick>
 8001c3c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d101      	bne.n	8001c48 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8001c44:	2301      	movs	r3, #1
 8001c46:	e316      	b.n	8002276 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a66      	ldr	r2, [pc, #408]	; (8001de8 <HAL_DMA_Init+0x1b8>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d04a      	beq.n	8001ce8 <HAL_DMA_Init+0xb8>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4a65      	ldr	r2, [pc, #404]	; (8001dec <HAL_DMA_Init+0x1bc>)
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	d045      	beq.n	8001ce8 <HAL_DMA_Init+0xb8>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a63      	ldr	r2, [pc, #396]	; (8001df0 <HAL_DMA_Init+0x1c0>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d040      	beq.n	8001ce8 <HAL_DMA_Init+0xb8>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4a62      	ldr	r2, [pc, #392]	; (8001df4 <HAL_DMA_Init+0x1c4>)
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	d03b      	beq.n	8001ce8 <HAL_DMA_Init+0xb8>
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4a60      	ldr	r2, [pc, #384]	; (8001df8 <HAL_DMA_Init+0x1c8>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d036      	beq.n	8001ce8 <HAL_DMA_Init+0xb8>
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	4a5f      	ldr	r2, [pc, #380]	; (8001dfc <HAL_DMA_Init+0x1cc>)
 8001c80:	4293      	cmp	r3, r2
 8001c82:	d031      	beq.n	8001ce8 <HAL_DMA_Init+0xb8>
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4a5d      	ldr	r2, [pc, #372]	; (8001e00 <HAL_DMA_Init+0x1d0>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d02c      	beq.n	8001ce8 <HAL_DMA_Init+0xb8>
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4a5c      	ldr	r2, [pc, #368]	; (8001e04 <HAL_DMA_Init+0x1d4>)
 8001c94:	4293      	cmp	r3, r2
 8001c96:	d027      	beq.n	8001ce8 <HAL_DMA_Init+0xb8>
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	4a5a      	ldr	r2, [pc, #360]	; (8001e08 <HAL_DMA_Init+0x1d8>)
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d022      	beq.n	8001ce8 <HAL_DMA_Init+0xb8>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	4a59      	ldr	r2, [pc, #356]	; (8001e0c <HAL_DMA_Init+0x1dc>)
 8001ca8:	4293      	cmp	r3, r2
 8001caa:	d01d      	beq.n	8001ce8 <HAL_DMA_Init+0xb8>
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4a57      	ldr	r2, [pc, #348]	; (8001e10 <HAL_DMA_Init+0x1e0>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d018      	beq.n	8001ce8 <HAL_DMA_Init+0xb8>
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4a56      	ldr	r2, [pc, #344]	; (8001e14 <HAL_DMA_Init+0x1e4>)
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d013      	beq.n	8001ce8 <HAL_DMA_Init+0xb8>
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4a54      	ldr	r2, [pc, #336]	; (8001e18 <HAL_DMA_Init+0x1e8>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d00e      	beq.n	8001ce8 <HAL_DMA_Init+0xb8>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4a53      	ldr	r2, [pc, #332]	; (8001e1c <HAL_DMA_Init+0x1ec>)
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d009      	beq.n	8001ce8 <HAL_DMA_Init+0xb8>
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4a51      	ldr	r2, [pc, #324]	; (8001e20 <HAL_DMA_Init+0x1f0>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d004      	beq.n	8001ce8 <HAL_DMA_Init+0xb8>
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	4a50      	ldr	r2, [pc, #320]	; (8001e24 <HAL_DMA_Init+0x1f4>)
 8001ce4:	4293      	cmp	r3, r2
 8001ce6:	d101      	bne.n	8001cec <HAL_DMA_Init+0xbc>
 8001ce8:	2301      	movs	r3, #1
 8001cea:	e000      	b.n	8001cee <HAL_DMA_Init+0xbe>
 8001cec:	2300      	movs	r3, #0
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	f000 813b 	beq.w	8001f6a <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2202      	movs	r2, #2
 8001d00:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a37      	ldr	r2, [pc, #220]	; (8001de8 <HAL_DMA_Init+0x1b8>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d04a      	beq.n	8001da4 <HAL_DMA_Init+0x174>
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4a36      	ldr	r2, [pc, #216]	; (8001dec <HAL_DMA_Init+0x1bc>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d045      	beq.n	8001da4 <HAL_DMA_Init+0x174>
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4a34      	ldr	r2, [pc, #208]	; (8001df0 <HAL_DMA_Init+0x1c0>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d040      	beq.n	8001da4 <HAL_DMA_Init+0x174>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4a33      	ldr	r2, [pc, #204]	; (8001df4 <HAL_DMA_Init+0x1c4>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d03b      	beq.n	8001da4 <HAL_DMA_Init+0x174>
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a31      	ldr	r2, [pc, #196]	; (8001df8 <HAL_DMA_Init+0x1c8>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d036      	beq.n	8001da4 <HAL_DMA_Init+0x174>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4a30      	ldr	r2, [pc, #192]	; (8001dfc <HAL_DMA_Init+0x1cc>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d031      	beq.n	8001da4 <HAL_DMA_Init+0x174>
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a2e      	ldr	r2, [pc, #184]	; (8001e00 <HAL_DMA_Init+0x1d0>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d02c      	beq.n	8001da4 <HAL_DMA_Init+0x174>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a2d      	ldr	r2, [pc, #180]	; (8001e04 <HAL_DMA_Init+0x1d4>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d027      	beq.n	8001da4 <HAL_DMA_Init+0x174>
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a2b      	ldr	r2, [pc, #172]	; (8001e08 <HAL_DMA_Init+0x1d8>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d022      	beq.n	8001da4 <HAL_DMA_Init+0x174>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a2a      	ldr	r2, [pc, #168]	; (8001e0c <HAL_DMA_Init+0x1dc>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d01d      	beq.n	8001da4 <HAL_DMA_Init+0x174>
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a28      	ldr	r2, [pc, #160]	; (8001e10 <HAL_DMA_Init+0x1e0>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d018      	beq.n	8001da4 <HAL_DMA_Init+0x174>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a27      	ldr	r2, [pc, #156]	; (8001e14 <HAL_DMA_Init+0x1e4>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d013      	beq.n	8001da4 <HAL_DMA_Init+0x174>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a25      	ldr	r2, [pc, #148]	; (8001e18 <HAL_DMA_Init+0x1e8>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d00e      	beq.n	8001da4 <HAL_DMA_Init+0x174>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a24      	ldr	r2, [pc, #144]	; (8001e1c <HAL_DMA_Init+0x1ec>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d009      	beq.n	8001da4 <HAL_DMA_Init+0x174>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a22      	ldr	r2, [pc, #136]	; (8001e20 <HAL_DMA_Init+0x1f0>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d004      	beq.n	8001da4 <HAL_DMA_Init+0x174>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4a21      	ldr	r2, [pc, #132]	; (8001e24 <HAL_DMA_Init+0x1f4>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d108      	bne.n	8001db6 <HAL_DMA_Init+0x186>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f022 0201 	bic.w	r2, r2, #1
 8001db2:	601a      	str	r2, [r3, #0]
 8001db4:	e007      	b.n	8001dc6 <HAL_DMA_Init+0x196>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	681a      	ldr	r2, [r3, #0]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f022 0201 	bic.w	r2, r2, #1
 8001dc4:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001dc6:	e02f      	b.n	8001e28 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001dc8:	f7ff fcfc 	bl	80017c4 <HAL_GetTick>
 8001dcc:	4602      	mov	r2, r0
 8001dce:	693b      	ldr	r3, [r7, #16]
 8001dd0:	1ad3      	subs	r3, r2, r3
 8001dd2:	2b05      	cmp	r3, #5
 8001dd4:	d928      	bls.n	8001e28 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	2220      	movs	r2, #32
 8001dda:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2203      	movs	r2, #3
 8001de0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8001de4:	2301      	movs	r3, #1
 8001de6:	e246      	b.n	8002276 <HAL_DMA_Init+0x646>
 8001de8:	40020010 	.word	0x40020010
 8001dec:	40020028 	.word	0x40020028
 8001df0:	40020040 	.word	0x40020040
 8001df4:	40020058 	.word	0x40020058
 8001df8:	40020070 	.word	0x40020070
 8001dfc:	40020088 	.word	0x40020088
 8001e00:	400200a0 	.word	0x400200a0
 8001e04:	400200b8 	.word	0x400200b8
 8001e08:	40020410 	.word	0x40020410
 8001e0c:	40020428 	.word	0x40020428
 8001e10:	40020440 	.word	0x40020440
 8001e14:	40020458 	.word	0x40020458
 8001e18:	40020470 	.word	0x40020470
 8001e1c:	40020488 	.word	0x40020488
 8001e20:	400204a0 	.word	0x400204a0
 8001e24:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f003 0301 	and.w	r3, r3, #1
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d1c8      	bne.n	8001dc8 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001e3e:	697a      	ldr	r2, [r7, #20]
 8001e40:	4b83      	ldr	r3, [pc, #524]	; (8002050 <HAL_DMA_Init+0x420>)
 8001e42:	4013      	ands	r3, r2
 8001e44:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8001e4e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	691b      	ldr	r3, [r3, #16]
 8001e54:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e5a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	699b      	ldr	r3, [r3, #24]
 8001e60:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e66:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6a1b      	ldr	r3, [r3, #32]
 8001e6c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8001e6e:	697a      	ldr	r2, [r7, #20]
 8001e70:	4313      	orrs	r3, r2
 8001e72:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e78:	2b04      	cmp	r3, #4
 8001e7a:	d107      	bne.n	8001e8c <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e84:	4313      	orrs	r3, r2
 8001e86:	697a      	ldr	r2, [r7, #20]
 8001e88:	4313      	orrs	r3, r2
 8001e8a:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8001e8c:	4b71      	ldr	r3, [pc, #452]	; (8002054 <HAL_DMA_Init+0x424>)
 8001e8e:	681a      	ldr	r2, [r3, #0]
 8001e90:	4b71      	ldr	r3, [pc, #452]	; (8002058 <HAL_DMA_Init+0x428>)
 8001e92:	4013      	ands	r3, r2
 8001e94:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001e98:	d328      	bcc.n	8001eec <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	2b28      	cmp	r3, #40	; 0x28
 8001ea0:	d903      	bls.n	8001eaa <HAL_DMA_Init+0x27a>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	2b2e      	cmp	r3, #46	; 0x2e
 8001ea8:	d917      	bls.n	8001eda <HAL_DMA_Init+0x2aa>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	685b      	ldr	r3, [r3, #4]
 8001eae:	2b3e      	cmp	r3, #62	; 0x3e
 8001eb0:	d903      	bls.n	8001eba <HAL_DMA_Init+0x28a>
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	2b42      	cmp	r3, #66	; 0x42
 8001eb8:	d90f      	bls.n	8001eda <HAL_DMA_Init+0x2aa>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	2b46      	cmp	r3, #70	; 0x46
 8001ec0:	d903      	bls.n	8001eca <HAL_DMA_Init+0x29a>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	685b      	ldr	r3, [r3, #4]
 8001ec6:	2b48      	cmp	r3, #72	; 0x48
 8001ec8:	d907      	bls.n	8001eda <HAL_DMA_Init+0x2aa>
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	685b      	ldr	r3, [r3, #4]
 8001ece:	2b4e      	cmp	r3, #78	; 0x4e
 8001ed0:	d905      	bls.n	8001ede <HAL_DMA_Init+0x2ae>
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	2b52      	cmp	r3, #82	; 0x52
 8001ed8:	d801      	bhi.n	8001ede <HAL_DMA_Init+0x2ae>
 8001eda:	2301      	movs	r3, #1
 8001edc:	e000      	b.n	8001ee0 <HAL_DMA_Init+0x2b0>
 8001ede:	2300      	movs	r3, #0
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d003      	beq.n	8001eec <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001eea:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	697a      	ldr	r2, [r7, #20]
 8001ef2:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	695b      	ldr	r3, [r3, #20]
 8001efa:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001efc:	697b      	ldr	r3, [r7, #20]
 8001efe:	f023 0307 	bic.w	r3, r3, #7
 8001f02:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f08:	697a      	ldr	r2, [r7, #20]
 8001f0a:	4313      	orrs	r3, r2
 8001f0c:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f12:	2b04      	cmp	r3, #4
 8001f14:	d117      	bne.n	8001f46 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f1a:	697a      	ldr	r2, [r7, #20]
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d00e      	beq.n	8001f46 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001f28:	6878      	ldr	r0, [r7, #4]
 8001f2a:	f002 fb3d 	bl	80045a8 <DMA_CheckFifoParam>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d008      	beq.n	8001f46 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2240      	movs	r2, #64	; 0x40
 8001f38:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8001f42:	2301      	movs	r3, #1
 8001f44:	e197      	b.n	8002276 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	697a      	ldr	r2, [r7, #20]
 8001f4c:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001f4e:	6878      	ldr	r0, [r7, #4]
 8001f50:	f002 fa78 	bl	8004444 <DMA_CalcBaseAndBitshift>
 8001f54:	4603      	mov	r3, r0
 8001f56:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f5c:	f003 031f 	and.w	r3, r3, #31
 8001f60:	223f      	movs	r2, #63	; 0x3f
 8001f62:	409a      	lsls	r2, r3
 8001f64:	68bb      	ldr	r3, [r7, #8]
 8001f66:	609a      	str	r2, [r3, #8]
 8001f68:	e0cd      	b.n	8002106 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	4a3b      	ldr	r2, [pc, #236]	; (800205c <HAL_DMA_Init+0x42c>)
 8001f70:	4293      	cmp	r3, r2
 8001f72:	d022      	beq.n	8001fba <HAL_DMA_Init+0x38a>
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a39      	ldr	r2, [pc, #228]	; (8002060 <HAL_DMA_Init+0x430>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d01d      	beq.n	8001fba <HAL_DMA_Init+0x38a>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4a38      	ldr	r2, [pc, #224]	; (8002064 <HAL_DMA_Init+0x434>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d018      	beq.n	8001fba <HAL_DMA_Init+0x38a>
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4a36      	ldr	r2, [pc, #216]	; (8002068 <HAL_DMA_Init+0x438>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d013      	beq.n	8001fba <HAL_DMA_Init+0x38a>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4a35      	ldr	r2, [pc, #212]	; (800206c <HAL_DMA_Init+0x43c>)
 8001f98:	4293      	cmp	r3, r2
 8001f9a:	d00e      	beq.n	8001fba <HAL_DMA_Init+0x38a>
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4a33      	ldr	r2, [pc, #204]	; (8002070 <HAL_DMA_Init+0x440>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d009      	beq.n	8001fba <HAL_DMA_Init+0x38a>
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4a32      	ldr	r2, [pc, #200]	; (8002074 <HAL_DMA_Init+0x444>)
 8001fac:	4293      	cmp	r3, r2
 8001fae:	d004      	beq.n	8001fba <HAL_DMA_Init+0x38a>
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a30      	ldr	r2, [pc, #192]	; (8002078 <HAL_DMA_Init+0x448>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d101      	bne.n	8001fbe <HAL_DMA_Init+0x38e>
 8001fba:	2301      	movs	r3, #1
 8001fbc:	e000      	b.n	8001fc0 <HAL_DMA_Init+0x390>
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	f000 8097 	beq.w	80020f4 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	4a24      	ldr	r2, [pc, #144]	; (800205c <HAL_DMA_Init+0x42c>)
 8001fcc:	4293      	cmp	r3, r2
 8001fce:	d021      	beq.n	8002014 <HAL_DMA_Init+0x3e4>
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a22      	ldr	r2, [pc, #136]	; (8002060 <HAL_DMA_Init+0x430>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d01c      	beq.n	8002014 <HAL_DMA_Init+0x3e4>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4a21      	ldr	r2, [pc, #132]	; (8002064 <HAL_DMA_Init+0x434>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d017      	beq.n	8002014 <HAL_DMA_Init+0x3e4>
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4a1f      	ldr	r2, [pc, #124]	; (8002068 <HAL_DMA_Init+0x438>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d012      	beq.n	8002014 <HAL_DMA_Init+0x3e4>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4a1e      	ldr	r2, [pc, #120]	; (800206c <HAL_DMA_Init+0x43c>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d00d      	beq.n	8002014 <HAL_DMA_Init+0x3e4>
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a1c      	ldr	r2, [pc, #112]	; (8002070 <HAL_DMA_Init+0x440>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d008      	beq.n	8002014 <HAL_DMA_Init+0x3e4>
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4a1b      	ldr	r2, [pc, #108]	; (8002074 <HAL_DMA_Init+0x444>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d003      	beq.n	8002014 <HAL_DMA_Init+0x3e4>
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a19      	ldr	r2, [pc, #100]	; (8002078 <HAL_DMA_Init+0x448>)
 8002012:	4293      	cmp	r3, r2
 8002014:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2200      	movs	r2, #0
 800201a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2202      	movs	r2, #2
 8002022:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800202e:	697a      	ldr	r2, [r7, #20]
 8002030:	4b12      	ldr	r3, [pc, #72]	; (800207c <HAL_DMA_Init+0x44c>)
 8002032:	4013      	ands	r3, r2
 8002034:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	689b      	ldr	r3, [r3, #8]
 800203a:	2b40      	cmp	r3, #64	; 0x40
 800203c:	d020      	beq.n	8002080 <HAL_DMA_Init+0x450>
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	689b      	ldr	r3, [r3, #8]
 8002042:	2b80      	cmp	r3, #128	; 0x80
 8002044:	d102      	bne.n	800204c <HAL_DMA_Init+0x41c>
 8002046:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800204a:	e01a      	b.n	8002082 <HAL_DMA_Init+0x452>
 800204c:	2300      	movs	r3, #0
 800204e:	e018      	b.n	8002082 <HAL_DMA_Init+0x452>
 8002050:	fe10803f 	.word	0xfe10803f
 8002054:	5c001000 	.word	0x5c001000
 8002058:	ffff0000 	.word	0xffff0000
 800205c:	58025408 	.word	0x58025408
 8002060:	5802541c 	.word	0x5802541c
 8002064:	58025430 	.word	0x58025430
 8002068:	58025444 	.word	0x58025444
 800206c:	58025458 	.word	0x58025458
 8002070:	5802546c 	.word	0x5802546c
 8002074:	58025480 	.word	0x58025480
 8002078:	58025494 	.word	0x58025494
 800207c:	fffe000f 	.word	0xfffe000f
 8002080:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002082:	687a      	ldr	r2, [r7, #4]
 8002084:	68d2      	ldr	r2, [r2, #12]
 8002086:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002088:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	691b      	ldr	r3, [r3, #16]
 800208e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002090:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	695b      	ldr	r3, [r3, #20]
 8002096:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002098:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	699b      	ldr	r3, [r3, #24]
 800209e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80020a0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	69db      	ldr	r3, [r3, #28]
 80020a6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80020a8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6a1b      	ldr	r3, [r3, #32]
 80020ae:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80020b0:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80020b2:	697a      	ldr	r2, [r7, #20]
 80020b4:	4313      	orrs	r3, r2
 80020b6:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	697a      	ldr	r2, [r7, #20]
 80020be:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	461a      	mov	r2, r3
 80020c6:	4b6e      	ldr	r3, [pc, #440]	; (8002280 <HAL_DMA_Init+0x650>)
 80020c8:	4413      	add	r3, r2
 80020ca:	4a6e      	ldr	r2, [pc, #440]	; (8002284 <HAL_DMA_Init+0x654>)
 80020cc:	fba2 2303 	umull	r2, r3, r2, r3
 80020d0:	091b      	lsrs	r3, r3, #4
 80020d2:	009a      	lsls	r2, r3, #2
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80020d8:	6878      	ldr	r0, [r7, #4]
 80020da:	f002 f9b3 	bl	8004444 <DMA_CalcBaseAndBitshift>
 80020de:	4603      	mov	r3, r0
 80020e0:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020e6:	f003 031f 	and.w	r3, r3, #31
 80020ea:	2201      	movs	r2, #1
 80020ec:	409a      	lsls	r2, r3
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	605a      	str	r2, [r3, #4]
 80020f2:	e008      	b.n	8002106 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2240      	movs	r2, #64	; 0x40
 80020f8:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2203      	movs	r2, #3
 80020fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8002102:	2301      	movs	r3, #1
 8002104:	e0b7      	b.n	8002276 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4a5f      	ldr	r2, [pc, #380]	; (8002288 <HAL_DMA_Init+0x658>)
 800210c:	4293      	cmp	r3, r2
 800210e:	d072      	beq.n	80021f6 <HAL_DMA_Init+0x5c6>
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a5d      	ldr	r2, [pc, #372]	; (800228c <HAL_DMA_Init+0x65c>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d06d      	beq.n	80021f6 <HAL_DMA_Init+0x5c6>
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	4a5c      	ldr	r2, [pc, #368]	; (8002290 <HAL_DMA_Init+0x660>)
 8002120:	4293      	cmp	r3, r2
 8002122:	d068      	beq.n	80021f6 <HAL_DMA_Init+0x5c6>
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4a5a      	ldr	r2, [pc, #360]	; (8002294 <HAL_DMA_Init+0x664>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d063      	beq.n	80021f6 <HAL_DMA_Init+0x5c6>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4a59      	ldr	r2, [pc, #356]	; (8002298 <HAL_DMA_Init+0x668>)
 8002134:	4293      	cmp	r3, r2
 8002136:	d05e      	beq.n	80021f6 <HAL_DMA_Init+0x5c6>
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4a57      	ldr	r2, [pc, #348]	; (800229c <HAL_DMA_Init+0x66c>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d059      	beq.n	80021f6 <HAL_DMA_Init+0x5c6>
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4a56      	ldr	r2, [pc, #344]	; (80022a0 <HAL_DMA_Init+0x670>)
 8002148:	4293      	cmp	r3, r2
 800214a:	d054      	beq.n	80021f6 <HAL_DMA_Init+0x5c6>
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	4a54      	ldr	r2, [pc, #336]	; (80022a4 <HAL_DMA_Init+0x674>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d04f      	beq.n	80021f6 <HAL_DMA_Init+0x5c6>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	4a53      	ldr	r2, [pc, #332]	; (80022a8 <HAL_DMA_Init+0x678>)
 800215c:	4293      	cmp	r3, r2
 800215e:	d04a      	beq.n	80021f6 <HAL_DMA_Init+0x5c6>
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4a51      	ldr	r2, [pc, #324]	; (80022ac <HAL_DMA_Init+0x67c>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d045      	beq.n	80021f6 <HAL_DMA_Init+0x5c6>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4a50      	ldr	r2, [pc, #320]	; (80022b0 <HAL_DMA_Init+0x680>)
 8002170:	4293      	cmp	r3, r2
 8002172:	d040      	beq.n	80021f6 <HAL_DMA_Init+0x5c6>
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4a4e      	ldr	r2, [pc, #312]	; (80022b4 <HAL_DMA_Init+0x684>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d03b      	beq.n	80021f6 <HAL_DMA_Init+0x5c6>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4a4d      	ldr	r2, [pc, #308]	; (80022b8 <HAL_DMA_Init+0x688>)
 8002184:	4293      	cmp	r3, r2
 8002186:	d036      	beq.n	80021f6 <HAL_DMA_Init+0x5c6>
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4a4b      	ldr	r2, [pc, #300]	; (80022bc <HAL_DMA_Init+0x68c>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d031      	beq.n	80021f6 <HAL_DMA_Init+0x5c6>
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	4a4a      	ldr	r2, [pc, #296]	; (80022c0 <HAL_DMA_Init+0x690>)
 8002198:	4293      	cmp	r3, r2
 800219a:	d02c      	beq.n	80021f6 <HAL_DMA_Init+0x5c6>
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4a48      	ldr	r2, [pc, #288]	; (80022c4 <HAL_DMA_Init+0x694>)
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d027      	beq.n	80021f6 <HAL_DMA_Init+0x5c6>
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4a47      	ldr	r2, [pc, #284]	; (80022c8 <HAL_DMA_Init+0x698>)
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d022      	beq.n	80021f6 <HAL_DMA_Init+0x5c6>
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a45      	ldr	r2, [pc, #276]	; (80022cc <HAL_DMA_Init+0x69c>)
 80021b6:	4293      	cmp	r3, r2
 80021b8:	d01d      	beq.n	80021f6 <HAL_DMA_Init+0x5c6>
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	4a44      	ldr	r2, [pc, #272]	; (80022d0 <HAL_DMA_Init+0x6a0>)
 80021c0:	4293      	cmp	r3, r2
 80021c2:	d018      	beq.n	80021f6 <HAL_DMA_Init+0x5c6>
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a42      	ldr	r2, [pc, #264]	; (80022d4 <HAL_DMA_Init+0x6a4>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d013      	beq.n	80021f6 <HAL_DMA_Init+0x5c6>
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4a41      	ldr	r2, [pc, #260]	; (80022d8 <HAL_DMA_Init+0x6a8>)
 80021d4:	4293      	cmp	r3, r2
 80021d6:	d00e      	beq.n	80021f6 <HAL_DMA_Init+0x5c6>
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a3f      	ldr	r2, [pc, #252]	; (80022dc <HAL_DMA_Init+0x6ac>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d009      	beq.n	80021f6 <HAL_DMA_Init+0x5c6>
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4a3e      	ldr	r2, [pc, #248]	; (80022e0 <HAL_DMA_Init+0x6b0>)
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d004      	beq.n	80021f6 <HAL_DMA_Init+0x5c6>
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a3c      	ldr	r2, [pc, #240]	; (80022e4 <HAL_DMA_Init+0x6b4>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d101      	bne.n	80021fa <HAL_DMA_Init+0x5ca>
 80021f6:	2301      	movs	r3, #1
 80021f8:	e000      	b.n	80021fc <HAL_DMA_Init+0x5cc>
 80021fa:	2300      	movs	r3, #0
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d032      	beq.n	8002266 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002200:	6878      	ldr	r0, [r7, #4]
 8002202:	f002 fa4d 	bl	80046a0 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	2b80      	cmp	r3, #128	; 0x80
 800220c:	d102      	bne.n	8002214 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2200      	movs	r2, #0
 8002212:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	685a      	ldr	r2, [r3, #4]
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800221c:	b2d2      	uxtb	r2, r2
 800221e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002224:	687a      	ldr	r2, [r7, #4]
 8002226:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8002228:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	2b00      	cmp	r3, #0
 8002230:	d010      	beq.n	8002254 <HAL_DMA_Init+0x624>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	2b08      	cmp	r3, #8
 8002238:	d80c      	bhi.n	8002254 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800223a:	6878      	ldr	r0, [r7, #4]
 800223c:	f002 faca 	bl	80047d4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002244:	2200      	movs	r2, #0
 8002246:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800224c:	687a      	ldr	r2, [r7, #4]
 800224e:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8002250:	605a      	str	r2, [r3, #4]
 8002252:	e008      	b.n	8002266 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2200      	movs	r2, #0
 8002258:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2200      	movs	r2, #0
 800225e:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2200      	movs	r2, #0
 8002264:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2200      	movs	r2, #0
 800226a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2201      	movs	r2, #1
 8002270:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002274:	2300      	movs	r3, #0
}
 8002276:	4618      	mov	r0, r3
 8002278:	3718      	adds	r7, #24
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}
 800227e:	bf00      	nop
 8002280:	a7fdabf8 	.word	0xa7fdabf8
 8002284:	cccccccd 	.word	0xcccccccd
 8002288:	40020010 	.word	0x40020010
 800228c:	40020028 	.word	0x40020028
 8002290:	40020040 	.word	0x40020040
 8002294:	40020058 	.word	0x40020058
 8002298:	40020070 	.word	0x40020070
 800229c:	40020088 	.word	0x40020088
 80022a0:	400200a0 	.word	0x400200a0
 80022a4:	400200b8 	.word	0x400200b8
 80022a8:	40020410 	.word	0x40020410
 80022ac:	40020428 	.word	0x40020428
 80022b0:	40020440 	.word	0x40020440
 80022b4:	40020458 	.word	0x40020458
 80022b8:	40020470 	.word	0x40020470
 80022bc:	40020488 	.word	0x40020488
 80022c0:	400204a0 	.word	0x400204a0
 80022c4:	400204b8 	.word	0x400204b8
 80022c8:	58025408 	.word	0x58025408
 80022cc:	5802541c 	.word	0x5802541c
 80022d0:	58025430 	.word	0x58025430
 80022d4:	58025444 	.word	0x58025444
 80022d8:	58025458 	.word	0x58025458
 80022dc:	5802546c 	.word	0x5802546c
 80022e0:	58025480 	.word	0x58025480
 80022e4:	58025494 	.word	0x58025494

080022e8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b086      	sub	sp, #24
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	60f8      	str	r0, [r7, #12]
 80022f0:	60b9      	str	r1, [r7, #8]
 80022f2:	607a      	str	r2, [r7, #4]
 80022f4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80022f6:	2300      	movs	r3, #0
 80022f8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d101      	bne.n	8002304 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8002300:	2301      	movs	r3, #1
 8002302:	e226      	b.n	8002752 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800230a:	2b01      	cmp	r3, #1
 800230c:	d101      	bne.n	8002312 <HAL_DMA_Start_IT+0x2a>
 800230e:	2302      	movs	r3, #2
 8002310:	e21f      	b.n	8002752 <HAL_DMA_Start_IT+0x46a>
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	2201      	movs	r2, #1
 8002316:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002320:	b2db      	uxtb	r3, r3
 8002322:	2b01      	cmp	r3, #1
 8002324:	f040 820a 	bne.w	800273c <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	2202      	movs	r2, #2
 800232c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	2200      	movs	r2, #0
 8002334:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4a68      	ldr	r2, [pc, #416]	; (80024dc <HAL_DMA_Start_IT+0x1f4>)
 800233c:	4293      	cmp	r3, r2
 800233e:	d04a      	beq.n	80023d6 <HAL_DMA_Start_IT+0xee>
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a66      	ldr	r2, [pc, #408]	; (80024e0 <HAL_DMA_Start_IT+0x1f8>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d045      	beq.n	80023d6 <HAL_DMA_Start_IT+0xee>
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4a65      	ldr	r2, [pc, #404]	; (80024e4 <HAL_DMA_Start_IT+0x1fc>)
 8002350:	4293      	cmp	r3, r2
 8002352:	d040      	beq.n	80023d6 <HAL_DMA_Start_IT+0xee>
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a63      	ldr	r2, [pc, #396]	; (80024e8 <HAL_DMA_Start_IT+0x200>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d03b      	beq.n	80023d6 <HAL_DMA_Start_IT+0xee>
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4a62      	ldr	r2, [pc, #392]	; (80024ec <HAL_DMA_Start_IT+0x204>)
 8002364:	4293      	cmp	r3, r2
 8002366:	d036      	beq.n	80023d6 <HAL_DMA_Start_IT+0xee>
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	4a60      	ldr	r2, [pc, #384]	; (80024f0 <HAL_DMA_Start_IT+0x208>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d031      	beq.n	80023d6 <HAL_DMA_Start_IT+0xee>
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4a5f      	ldr	r2, [pc, #380]	; (80024f4 <HAL_DMA_Start_IT+0x20c>)
 8002378:	4293      	cmp	r3, r2
 800237a:	d02c      	beq.n	80023d6 <HAL_DMA_Start_IT+0xee>
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a5d      	ldr	r2, [pc, #372]	; (80024f8 <HAL_DMA_Start_IT+0x210>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d027      	beq.n	80023d6 <HAL_DMA_Start_IT+0xee>
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4a5c      	ldr	r2, [pc, #368]	; (80024fc <HAL_DMA_Start_IT+0x214>)
 800238c:	4293      	cmp	r3, r2
 800238e:	d022      	beq.n	80023d6 <HAL_DMA_Start_IT+0xee>
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a5a      	ldr	r2, [pc, #360]	; (8002500 <HAL_DMA_Start_IT+0x218>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d01d      	beq.n	80023d6 <HAL_DMA_Start_IT+0xee>
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4a59      	ldr	r2, [pc, #356]	; (8002504 <HAL_DMA_Start_IT+0x21c>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d018      	beq.n	80023d6 <HAL_DMA_Start_IT+0xee>
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a57      	ldr	r2, [pc, #348]	; (8002508 <HAL_DMA_Start_IT+0x220>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d013      	beq.n	80023d6 <HAL_DMA_Start_IT+0xee>
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4a56      	ldr	r2, [pc, #344]	; (800250c <HAL_DMA_Start_IT+0x224>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d00e      	beq.n	80023d6 <HAL_DMA_Start_IT+0xee>
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a54      	ldr	r2, [pc, #336]	; (8002510 <HAL_DMA_Start_IT+0x228>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d009      	beq.n	80023d6 <HAL_DMA_Start_IT+0xee>
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4a53      	ldr	r2, [pc, #332]	; (8002514 <HAL_DMA_Start_IT+0x22c>)
 80023c8:	4293      	cmp	r3, r2
 80023ca:	d004      	beq.n	80023d6 <HAL_DMA_Start_IT+0xee>
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a51      	ldr	r2, [pc, #324]	; (8002518 <HAL_DMA_Start_IT+0x230>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d108      	bne.n	80023e8 <HAL_DMA_Start_IT+0x100>
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	681a      	ldr	r2, [r3, #0]
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f022 0201 	bic.w	r2, r2, #1
 80023e4:	601a      	str	r2, [r3, #0]
 80023e6:	e007      	b.n	80023f8 <HAL_DMA_Start_IT+0x110>
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	681a      	ldr	r2, [r3, #0]
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f022 0201 	bic.w	r2, r2, #1
 80023f6:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	687a      	ldr	r2, [r7, #4]
 80023fc:	68b9      	ldr	r1, [r7, #8]
 80023fe:	68f8      	ldr	r0, [r7, #12]
 8002400:	f001 fe74 	bl	80040ec <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4a34      	ldr	r2, [pc, #208]	; (80024dc <HAL_DMA_Start_IT+0x1f4>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d04a      	beq.n	80024a4 <HAL_DMA_Start_IT+0x1bc>
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4a33      	ldr	r2, [pc, #204]	; (80024e0 <HAL_DMA_Start_IT+0x1f8>)
 8002414:	4293      	cmp	r3, r2
 8002416:	d045      	beq.n	80024a4 <HAL_DMA_Start_IT+0x1bc>
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4a31      	ldr	r2, [pc, #196]	; (80024e4 <HAL_DMA_Start_IT+0x1fc>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d040      	beq.n	80024a4 <HAL_DMA_Start_IT+0x1bc>
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4a30      	ldr	r2, [pc, #192]	; (80024e8 <HAL_DMA_Start_IT+0x200>)
 8002428:	4293      	cmp	r3, r2
 800242a:	d03b      	beq.n	80024a4 <HAL_DMA_Start_IT+0x1bc>
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a2e      	ldr	r2, [pc, #184]	; (80024ec <HAL_DMA_Start_IT+0x204>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d036      	beq.n	80024a4 <HAL_DMA_Start_IT+0x1bc>
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4a2d      	ldr	r2, [pc, #180]	; (80024f0 <HAL_DMA_Start_IT+0x208>)
 800243c:	4293      	cmp	r3, r2
 800243e:	d031      	beq.n	80024a4 <HAL_DMA_Start_IT+0x1bc>
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a2b      	ldr	r2, [pc, #172]	; (80024f4 <HAL_DMA_Start_IT+0x20c>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d02c      	beq.n	80024a4 <HAL_DMA_Start_IT+0x1bc>
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4a2a      	ldr	r2, [pc, #168]	; (80024f8 <HAL_DMA_Start_IT+0x210>)
 8002450:	4293      	cmp	r3, r2
 8002452:	d027      	beq.n	80024a4 <HAL_DMA_Start_IT+0x1bc>
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4a28      	ldr	r2, [pc, #160]	; (80024fc <HAL_DMA_Start_IT+0x214>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d022      	beq.n	80024a4 <HAL_DMA_Start_IT+0x1bc>
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4a27      	ldr	r2, [pc, #156]	; (8002500 <HAL_DMA_Start_IT+0x218>)
 8002464:	4293      	cmp	r3, r2
 8002466:	d01d      	beq.n	80024a4 <HAL_DMA_Start_IT+0x1bc>
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a25      	ldr	r2, [pc, #148]	; (8002504 <HAL_DMA_Start_IT+0x21c>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d018      	beq.n	80024a4 <HAL_DMA_Start_IT+0x1bc>
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a24      	ldr	r2, [pc, #144]	; (8002508 <HAL_DMA_Start_IT+0x220>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d013      	beq.n	80024a4 <HAL_DMA_Start_IT+0x1bc>
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a22      	ldr	r2, [pc, #136]	; (800250c <HAL_DMA_Start_IT+0x224>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d00e      	beq.n	80024a4 <HAL_DMA_Start_IT+0x1bc>
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a21      	ldr	r2, [pc, #132]	; (8002510 <HAL_DMA_Start_IT+0x228>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d009      	beq.n	80024a4 <HAL_DMA_Start_IT+0x1bc>
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a1f      	ldr	r2, [pc, #124]	; (8002514 <HAL_DMA_Start_IT+0x22c>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d004      	beq.n	80024a4 <HAL_DMA_Start_IT+0x1bc>
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4a1e      	ldr	r2, [pc, #120]	; (8002518 <HAL_DMA_Start_IT+0x230>)
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d101      	bne.n	80024a8 <HAL_DMA_Start_IT+0x1c0>
 80024a4:	2301      	movs	r3, #1
 80024a6:	e000      	b.n	80024aa <HAL_DMA_Start_IT+0x1c2>
 80024a8:	2300      	movs	r3, #0
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d036      	beq.n	800251c <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f023 021e 	bic.w	r2, r3, #30
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f042 0216 	orr.w	r2, r2, #22
 80024c0:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d03e      	beq.n	8002548 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	681a      	ldr	r2, [r3, #0]
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f042 0208 	orr.w	r2, r2, #8
 80024d8:	601a      	str	r2, [r3, #0]
 80024da:	e035      	b.n	8002548 <HAL_DMA_Start_IT+0x260>
 80024dc:	40020010 	.word	0x40020010
 80024e0:	40020028 	.word	0x40020028
 80024e4:	40020040 	.word	0x40020040
 80024e8:	40020058 	.word	0x40020058
 80024ec:	40020070 	.word	0x40020070
 80024f0:	40020088 	.word	0x40020088
 80024f4:	400200a0 	.word	0x400200a0
 80024f8:	400200b8 	.word	0x400200b8
 80024fc:	40020410 	.word	0x40020410
 8002500:	40020428 	.word	0x40020428
 8002504:	40020440 	.word	0x40020440
 8002508:	40020458 	.word	0x40020458
 800250c:	40020470 	.word	0x40020470
 8002510:	40020488 	.word	0x40020488
 8002514:	400204a0 	.word	0x400204a0
 8002518:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f023 020e 	bic.w	r2, r3, #14
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f042 020a 	orr.w	r2, r2, #10
 800252e:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002534:	2b00      	cmp	r3, #0
 8002536:	d007      	beq.n	8002548 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	681a      	ldr	r2, [r3, #0]
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f042 0204 	orr.w	r2, r2, #4
 8002546:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a83      	ldr	r2, [pc, #524]	; (800275c <HAL_DMA_Start_IT+0x474>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d072      	beq.n	8002638 <HAL_DMA_Start_IT+0x350>
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4a82      	ldr	r2, [pc, #520]	; (8002760 <HAL_DMA_Start_IT+0x478>)
 8002558:	4293      	cmp	r3, r2
 800255a:	d06d      	beq.n	8002638 <HAL_DMA_Start_IT+0x350>
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a80      	ldr	r2, [pc, #512]	; (8002764 <HAL_DMA_Start_IT+0x47c>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d068      	beq.n	8002638 <HAL_DMA_Start_IT+0x350>
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4a7f      	ldr	r2, [pc, #508]	; (8002768 <HAL_DMA_Start_IT+0x480>)
 800256c:	4293      	cmp	r3, r2
 800256e:	d063      	beq.n	8002638 <HAL_DMA_Start_IT+0x350>
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a7d      	ldr	r2, [pc, #500]	; (800276c <HAL_DMA_Start_IT+0x484>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d05e      	beq.n	8002638 <HAL_DMA_Start_IT+0x350>
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4a7c      	ldr	r2, [pc, #496]	; (8002770 <HAL_DMA_Start_IT+0x488>)
 8002580:	4293      	cmp	r3, r2
 8002582:	d059      	beq.n	8002638 <HAL_DMA_Start_IT+0x350>
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	4a7a      	ldr	r2, [pc, #488]	; (8002774 <HAL_DMA_Start_IT+0x48c>)
 800258a:	4293      	cmp	r3, r2
 800258c:	d054      	beq.n	8002638 <HAL_DMA_Start_IT+0x350>
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4a79      	ldr	r2, [pc, #484]	; (8002778 <HAL_DMA_Start_IT+0x490>)
 8002594:	4293      	cmp	r3, r2
 8002596:	d04f      	beq.n	8002638 <HAL_DMA_Start_IT+0x350>
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4a77      	ldr	r2, [pc, #476]	; (800277c <HAL_DMA_Start_IT+0x494>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d04a      	beq.n	8002638 <HAL_DMA_Start_IT+0x350>
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4a76      	ldr	r2, [pc, #472]	; (8002780 <HAL_DMA_Start_IT+0x498>)
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d045      	beq.n	8002638 <HAL_DMA_Start_IT+0x350>
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a74      	ldr	r2, [pc, #464]	; (8002784 <HAL_DMA_Start_IT+0x49c>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d040      	beq.n	8002638 <HAL_DMA_Start_IT+0x350>
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a73      	ldr	r2, [pc, #460]	; (8002788 <HAL_DMA_Start_IT+0x4a0>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d03b      	beq.n	8002638 <HAL_DMA_Start_IT+0x350>
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a71      	ldr	r2, [pc, #452]	; (800278c <HAL_DMA_Start_IT+0x4a4>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d036      	beq.n	8002638 <HAL_DMA_Start_IT+0x350>
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4a70      	ldr	r2, [pc, #448]	; (8002790 <HAL_DMA_Start_IT+0x4a8>)
 80025d0:	4293      	cmp	r3, r2
 80025d2:	d031      	beq.n	8002638 <HAL_DMA_Start_IT+0x350>
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a6e      	ldr	r2, [pc, #440]	; (8002794 <HAL_DMA_Start_IT+0x4ac>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d02c      	beq.n	8002638 <HAL_DMA_Start_IT+0x350>
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4a6d      	ldr	r2, [pc, #436]	; (8002798 <HAL_DMA_Start_IT+0x4b0>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d027      	beq.n	8002638 <HAL_DMA_Start_IT+0x350>
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4a6b      	ldr	r2, [pc, #428]	; (800279c <HAL_DMA_Start_IT+0x4b4>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d022      	beq.n	8002638 <HAL_DMA_Start_IT+0x350>
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4a6a      	ldr	r2, [pc, #424]	; (80027a0 <HAL_DMA_Start_IT+0x4b8>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d01d      	beq.n	8002638 <HAL_DMA_Start_IT+0x350>
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a68      	ldr	r2, [pc, #416]	; (80027a4 <HAL_DMA_Start_IT+0x4bc>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d018      	beq.n	8002638 <HAL_DMA_Start_IT+0x350>
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4a67      	ldr	r2, [pc, #412]	; (80027a8 <HAL_DMA_Start_IT+0x4c0>)
 800260c:	4293      	cmp	r3, r2
 800260e:	d013      	beq.n	8002638 <HAL_DMA_Start_IT+0x350>
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4a65      	ldr	r2, [pc, #404]	; (80027ac <HAL_DMA_Start_IT+0x4c4>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d00e      	beq.n	8002638 <HAL_DMA_Start_IT+0x350>
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4a64      	ldr	r2, [pc, #400]	; (80027b0 <HAL_DMA_Start_IT+0x4c8>)
 8002620:	4293      	cmp	r3, r2
 8002622:	d009      	beq.n	8002638 <HAL_DMA_Start_IT+0x350>
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a62      	ldr	r2, [pc, #392]	; (80027b4 <HAL_DMA_Start_IT+0x4cc>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d004      	beq.n	8002638 <HAL_DMA_Start_IT+0x350>
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a61      	ldr	r2, [pc, #388]	; (80027b8 <HAL_DMA_Start_IT+0x4d0>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d101      	bne.n	800263c <HAL_DMA_Start_IT+0x354>
 8002638:	2301      	movs	r3, #1
 800263a:	e000      	b.n	800263e <HAL_DMA_Start_IT+0x356>
 800263c:	2300      	movs	r3, #0
 800263e:	2b00      	cmp	r3, #0
 8002640:	d01a      	beq.n	8002678 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800264c:	2b00      	cmp	r3, #0
 800264e:	d007      	beq.n	8002660 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002654:	681a      	ldr	r2, [r3, #0]
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800265a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800265e:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002664:	2b00      	cmp	r3, #0
 8002666:	d007      	beq.n	8002678 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800266c:	681a      	ldr	r2, [r3, #0]
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002672:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002676:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4a37      	ldr	r2, [pc, #220]	; (800275c <HAL_DMA_Start_IT+0x474>)
 800267e:	4293      	cmp	r3, r2
 8002680:	d04a      	beq.n	8002718 <HAL_DMA_Start_IT+0x430>
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4a36      	ldr	r2, [pc, #216]	; (8002760 <HAL_DMA_Start_IT+0x478>)
 8002688:	4293      	cmp	r3, r2
 800268a:	d045      	beq.n	8002718 <HAL_DMA_Start_IT+0x430>
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a34      	ldr	r2, [pc, #208]	; (8002764 <HAL_DMA_Start_IT+0x47c>)
 8002692:	4293      	cmp	r3, r2
 8002694:	d040      	beq.n	8002718 <HAL_DMA_Start_IT+0x430>
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4a33      	ldr	r2, [pc, #204]	; (8002768 <HAL_DMA_Start_IT+0x480>)
 800269c:	4293      	cmp	r3, r2
 800269e:	d03b      	beq.n	8002718 <HAL_DMA_Start_IT+0x430>
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4a31      	ldr	r2, [pc, #196]	; (800276c <HAL_DMA_Start_IT+0x484>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d036      	beq.n	8002718 <HAL_DMA_Start_IT+0x430>
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4a30      	ldr	r2, [pc, #192]	; (8002770 <HAL_DMA_Start_IT+0x488>)
 80026b0:	4293      	cmp	r3, r2
 80026b2:	d031      	beq.n	8002718 <HAL_DMA_Start_IT+0x430>
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a2e      	ldr	r2, [pc, #184]	; (8002774 <HAL_DMA_Start_IT+0x48c>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d02c      	beq.n	8002718 <HAL_DMA_Start_IT+0x430>
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	4a2d      	ldr	r2, [pc, #180]	; (8002778 <HAL_DMA_Start_IT+0x490>)
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d027      	beq.n	8002718 <HAL_DMA_Start_IT+0x430>
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a2b      	ldr	r2, [pc, #172]	; (800277c <HAL_DMA_Start_IT+0x494>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d022      	beq.n	8002718 <HAL_DMA_Start_IT+0x430>
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4a2a      	ldr	r2, [pc, #168]	; (8002780 <HAL_DMA_Start_IT+0x498>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	d01d      	beq.n	8002718 <HAL_DMA_Start_IT+0x430>
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a28      	ldr	r2, [pc, #160]	; (8002784 <HAL_DMA_Start_IT+0x49c>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d018      	beq.n	8002718 <HAL_DMA_Start_IT+0x430>
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4a27      	ldr	r2, [pc, #156]	; (8002788 <HAL_DMA_Start_IT+0x4a0>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d013      	beq.n	8002718 <HAL_DMA_Start_IT+0x430>
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a25      	ldr	r2, [pc, #148]	; (800278c <HAL_DMA_Start_IT+0x4a4>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d00e      	beq.n	8002718 <HAL_DMA_Start_IT+0x430>
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4a24      	ldr	r2, [pc, #144]	; (8002790 <HAL_DMA_Start_IT+0x4a8>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d009      	beq.n	8002718 <HAL_DMA_Start_IT+0x430>
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a22      	ldr	r2, [pc, #136]	; (8002794 <HAL_DMA_Start_IT+0x4ac>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d004      	beq.n	8002718 <HAL_DMA_Start_IT+0x430>
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a21      	ldr	r2, [pc, #132]	; (8002798 <HAL_DMA_Start_IT+0x4b0>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d108      	bne.n	800272a <HAL_DMA_Start_IT+0x442>
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	681a      	ldr	r2, [r3, #0]
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f042 0201 	orr.w	r2, r2, #1
 8002726:	601a      	str	r2, [r3, #0]
 8002728:	e012      	b.n	8002750 <HAL_DMA_Start_IT+0x468>
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	681a      	ldr	r2, [r3, #0]
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f042 0201 	orr.w	r2, r2, #1
 8002738:	601a      	str	r2, [r3, #0]
 800273a:	e009      	b.n	8002750 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	2200      	movs	r2, #0
 8002740:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800274a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return error status */
    status = HAL_ERROR;
 800274c:	2301      	movs	r3, #1
 800274e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8002750:	7dfb      	ldrb	r3, [r7, #23]
}
 8002752:	4618      	mov	r0, r3
 8002754:	3718      	adds	r7, #24
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}
 800275a:	bf00      	nop
 800275c:	40020010 	.word	0x40020010
 8002760:	40020028 	.word	0x40020028
 8002764:	40020040 	.word	0x40020040
 8002768:	40020058 	.word	0x40020058
 800276c:	40020070 	.word	0x40020070
 8002770:	40020088 	.word	0x40020088
 8002774:	400200a0 	.word	0x400200a0
 8002778:	400200b8 	.word	0x400200b8
 800277c:	40020410 	.word	0x40020410
 8002780:	40020428 	.word	0x40020428
 8002784:	40020440 	.word	0x40020440
 8002788:	40020458 	.word	0x40020458
 800278c:	40020470 	.word	0x40020470
 8002790:	40020488 	.word	0x40020488
 8002794:	400204a0 	.word	0x400204a0
 8002798:	400204b8 	.word	0x400204b8
 800279c:	58025408 	.word	0x58025408
 80027a0:	5802541c 	.word	0x5802541c
 80027a4:	58025430 	.word	0x58025430
 80027a8:	58025444 	.word	0x58025444
 80027ac:	58025458 	.word	0x58025458
 80027b0:	5802546c 	.word	0x5802546c
 80027b4:	58025480 	.word	0x58025480
 80027b8:	58025494 	.word	0x58025494

080027bc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b086      	sub	sp, #24
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80027c4:	f7fe fffe 	bl	80017c4 <HAL_GetTick>
 80027c8:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d101      	bne.n	80027d4 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80027d0:	2301      	movs	r3, #1
 80027d2:	e2dc      	b.n	8002d8e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80027da:	b2db      	uxtb	r3, r3
 80027dc:	2b02      	cmp	r3, #2
 80027de:	d008      	beq.n	80027f2 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2280      	movs	r2, #128	; 0x80
 80027e4:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2200      	movs	r2, #0
 80027ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 80027ee:	2301      	movs	r3, #1
 80027f0:	e2cd      	b.n	8002d8e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4a76      	ldr	r2, [pc, #472]	; (80029d0 <HAL_DMA_Abort+0x214>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d04a      	beq.n	8002892 <HAL_DMA_Abort+0xd6>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a74      	ldr	r2, [pc, #464]	; (80029d4 <HAL_DMA_Abort+0x218>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d045      	beq.n	8002892 <HAL_DMA_Abort+0xd6>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a73      	ldr	r2, [pc, #460]	; (80029d8 <HAL_DMA_Abort+0x21c>)
 800280c:	4293      	cmp	r3, r2
 800280e:	d040      	beq.n	8002892 <HAL_DMA_Abort+0xd6>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a71      	ldr	r2, [pc, #452]	; (80029dc <HAL_DMA_Abort+0x220>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d03b      	beq.n	8002892 <HAL_DMA_Abort+0xd6>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4a70      	ldr	r2, [pc, #448]	; (80029e0 <HAL_DMA_Abort+0x224>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d036      	beq.n	8002892 <HAL_DMA_Abort+0xd6>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a6e      	ldr	r2, [pc, #440]	; (80029e4 <HAL_DMA_Abort+0x228>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d031      	beq.n	8002892 <HAL_DMA_Abort+0xd6>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a6d      	ldr	r2, [pc, #436]	; (80029e8 <HAL_DMA_Abort+0x22c>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d02c      	beq.n	8002892 <HAL_DMA_Abort+0xd6>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4a6b      	ldr	r2, [pc, #428]	; (80029ec <HAL_DMA_Abort+0x230>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d027      	beq.n	8002892 <HAL_DMA_Abort+0xd6>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4a6a      	ldr	r2, [pc, #424]	; (80029f0 <HAL_DMA_Abort+0x234>)
 8002848:	4293      	cmp	r3, r2
 800284a:	d022      	beq.n	8002892 <HAL_DMA_Abort+0xd6>
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4a68      	ldr	r2, [pc, #416]	; (80029f4 <HAL_DMA_Abort+0x238>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d01d      	beq.n	8002892 <HAL_DMA_Abort+0xd6>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4a67      	ldr	r2, [pc, #412]	; (80029f8 <HAL_DMA_Abort+0x23c>)
 800285c:	4293      	cmp	r3, r2
 800285e:	d018      	beq.n	8002892 <HAL_DMA_Abort+0xd6>
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a65      	ldr	r2, [pc, #404]	; (80029fc <HAL_DMA_Abort+0x240>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d013      	beq.n	8002892 <HAL_DMA_Abort+0xd6>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4a64      	ldr	r2, [pc, #400]	; (8002a00 <HAL_DMA_Abort+0x244>)
 8002870:	4293      	cmp	r3, r2
 8002872:	d00e      	beq.n	8002892 <HAL_DMA_Abort+0xd6>
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4a62      	ldr	r2, [pc, #392]	; (8002a04 <HAL_DMA_Abort+0x248>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d009      	beq.n	8002892 <HAL_DMA_Abort+0xd6>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4a61      	ldr	r2, [pc, #388]	; (8002a08 <HAL_DMA_Abort+0x24c>)
 8002884:	4293      	cmp	r3, r2
 8002886:	d004      	beq.n	8002892 <HAL_DMA_Abort+0xd6>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a5f      	ldr	r2, [pc, #380]	; (8002a0c <HAL_DMA_Abort+0x250>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d101      	bne.n	8002896 <HAL_DMA_Abort+0xda>
 8002892:	2301      	movs	r3, #1
 8002894:	e000      	b.n	8002898 <HAL_DMA_Abort+0xdc>
 8002896:	2300      	movs	r3, #0
 8002898:	2b00      	cmp	r3, #0
 800289a:	d013      	beq.n	80028c4 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	681a      	ldr	r2, [r3, #0]
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f022 021e 	bic.w	r2, r2, #30
 80028aa:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	695a      	ldr	r2, [r3, #20]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80028ba:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	617b      	str	r3, [r7, #20]
 80028c2:	e00a      	b.n	80028da <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	681a      	ldr	r2, [r3, #0]
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f022 020e 	bic.w	r2, r2, #14
 80028d2:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a3c      	ldr	r2, [pc, #240]	; (80029d0 <HAL_DMA_Abort+0x214>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d072      	beq.n	80029ca <HAL_DMA_Abort+0x20e>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a3a      	ldr	r2, [pc, #232]	; (80029d4 <HAL_DMA_Abort+0x218>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d06d      	beq.n	80029ca <HAL_DMA_Abort+0x20e>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a39      	ldr	r2, [pc, #228]	; (80029d8 <HAL_DMA_Abort+0x21c>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d068      	beq.n	80029ca <HAL_DMA_Abort+0x20e>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4a37      	ldr	r2, [pc, #220]	; (80029dc <HAL_DMA_Abort+0x220>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d063      	beq.n	80029ca <HAL_DMA_Abort+0x20e>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a36      	ldr	r2, [pc, #216]	; (80029e0 <HAL_DMA_Abort+0x224>)
 8002908:	4293      	cmp	r3, r2
 800290a:	d05e      	beq.n	80029ca <HAL_DMA_Abort+0x20e>
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a34      	ldr	r2, [pc, #208]	; (80029e4 <HAL_DMA_Abort+0x228>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d059      	beq.n	80029ca <HAL_DMA_Abort+0x20e>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	4a33      	ldr	r2, [pc, #204]	; (80029e8 <HAL_DMA_Abort+0x22c>)
 800291c:	4293      	cmp	r3, r2
 800291e:	d054      	beq.n	80029ca <HAL_DMA_Abort+0x20e>
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4a31      	ldr	r2, [pc, #196]	; (80029ec <HAL_DMA_Abort+0x230>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d04f      	beq.n	80029ca <HAL_DMA_Abort+0x20e>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4a30      	ldr	r2, [pc, #192]	; (80029f0 <HAL_DMA_Abort+0x234>)
 8002930:	4293      	cmp	r3, r2
 8002932:	d04a      	beq.n	80029ca <HAL_DMA_Abort+0x20e>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4a2e      	ldr	r2, [pc, #184]	; (80029f4 <HAL_DMA_Abort+0x238>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d045      	beq.n	80029ca <HAL_DMA_Abort+0x20e>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4a2d      	ldr	r2, [pc, #180]	; (80029f8 <HAL_DMA_Abort+0x23c>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d040      	beq.n	80029ca <HAL_DMA_Abort+0x20e>
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a2b      	ldr	r2, [pc, #172]	; (80029fc <HAL_DMA_Abort+0x240>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d03b      	beq.n	80029ca <HAL_DMA_Abort+0x20e>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4a2a      	ldr	r2, [pc, #168]	; (8002a00 <HAL_DMA_Abort+0x244>)
 8002958:	4293      	cmp	r3, r2
 800295a:	d036      	beq.n	80029ca <HAL_DMA_Abort+0x20e>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4a28      	ldr	r2, [pc, #160]	; (8002a04 <HAL_DMA_Abort+0x248>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d031      	beq.n	80029ca <HAL_DMA_Abort+0x20e>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4a27      	ldr	r2, [pc, #156]	; (8002a08 <HAL_DMA_Abort+0x24c>)
 800296c:	4293      	cmp	r3, r2
 800296e:	d02c      	beq.n	80029ca <HAL_DMA_Abort+0x20e>
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a25      	ldr	r2, [pc, #148]	; (8002a0c <HAL_DMA_Abort+0x250>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d027      	beq.n	80029ca <HAL_DMA_Abort+0x20e>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4a24      	ldr	r2, [pc, #144]	; (8002a10 <HAL_DMA_Abort+0x254>)
 8002980:	4293      	cmp	r3, r2
 8002982:	d022      	beq.n	80029ca <HAL_DMA_Abort+0x20e>
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a22      	ldr	r2, [pc, #136]	; (8002a14 <HAL_DMA_Abort+0x258>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d01d      	beq.n	80029ca <HAL_DMA_Abort+0x20e>
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4a21      	ldr	r2, [pc, #132]	; (8002a18 <HAL_DMA_Abort+0x25c>)
 8002994:	4293      	cmp	r3, r2
 8002996:	d018      	beq.n	80029ca <HAL_DMA_Abort+0x20e>
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4a1f      	ldr	r2, [pc, #124]	; (8002a1c <HAL_DMA_Abort+0x260>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d013      	beq.n	80029ca <HAL_DMA_Abort+0x20e>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4a1e      	ldr	r2, [pc, #120]	; (8002a20 <HAL_DMA_Abort+0x264>)
 80029a8:	4293      	cmp	r3, r2
 80029aa:	d00e      	beq.n	80029ca <HAL_DMA_Abort+0x20e>
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a1c      	ldr	r2, [pc, #112]	; (8002a24 <HAL_DMA_Abort+0x268>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d009      	beq.n	80029ca <HAL_DMA_Abort+0x20e>
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4a1b      	ldr	r2, [pc, #108]	; (8002a28 <HAL_DMA_Abort+0x26c>)
 80029bc:	4293      	cmp	r3, r2
 80029be:	d004      	beq.n	80029ca <HAL_DMA_Abort+0x20e>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a19      	ldr	r2, [pc, #100]	; (8002a2c <HAL_DMA_Abort+0x270>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d132      	bne.n	8002a30 <HAL_DMA_Abort+0x274>
 80029ca:	2301      	movs	r3, #1
 80029cc:	e031      	b.n	8002a32 <HAL_DMA_Abort+0x276>
 80029ce:	bf00      	nop
 80029d0:	40020010 	.word	0x40020010
 80029d4:	40020028 	.word	0x40020028
 80029d8:	40020040 	.word	0x40020040
 80029dc:	40020058 	.word	0x40020058
 80029e0:	40020070 	.word	0x40020070
 80029e4:	40020088 	.word	0x40020088
 80029e8:	400200a0 	.word	0x400200a0
 80029ec:	400200b8 	.word	0x400200b8
 80029f0:	40020410 	.word	0x40020410
 80029f4:	40020428 	.word	0x40020428
 80029f8:	40020440 	.word	0x40020440
 80029fc:	40020458 	.word	0x40020458
 8002a00:	40020470 	.word	0x40020470
 8002a04:	40020488 	.word	0x40020488
 8002a08:	400204a0 	.word	0x400204a0
 8002a0c:	400204b8 	.word	0x400204b8
 8002a10:	58025408 	.word	0x58025408
 8002a14:	5802541c 	.word	0x5802541c
 8002a18:	58025430 	.word	0x58025430
 8002a1c:	58025444 	.word	0x58025444
 8002a20:	58025458 	.word	0x58025458
 8002a24:	5802546c 	.word	0x5802546c
 8002a28:	58025480 	.word	0x58025480
 8002a2c:	58025494 	.word	0x58025494
 8002a30:	2300      	movs	r3, #0
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d007      	beq.n	8002a46 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a3a:	681a      	ldr	r2, [r3, #0]
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a40:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002a44:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4a6d      	ldr	r2, [pc, #436]	; (8002c00 <HAL_DMA_Abort+0x444>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d04a      	beq.n	8002ae6 <HAL_DMA_Abort+0x32a>
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a6b      	ldr	r2, [pc, #428]	; (8002c04 <HAL_DMA_Abort+0x448>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d045      	beq.n	8002ae6 <HAL_DMA_Abort+0x32a>
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4a6a      	ldr	r2, [pc, #424]	; (8002c08 <HAL_DMA_Abort+0x44c>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d040      	beq.n	8002ae6 <HAL_DMA_Abort+0x32a>
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a68      	ldr	r2, [pc, #416]	; (8002c0c <HAL_DMA_Abort+0x450>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d03b      	beq.n	8002ae6 <HAL_DMA_Abort+0x32a>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a67      	ldr	r2, [pc, #412]	; (8002c10 <HAL_DMA_Abort+0x454>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d036      	beq.n	8002ae6 <HAL_DMA_Abort+0x32a>
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a65      	ldr	r2, [pc, #404]	; (8002c14 <HAL_DMA_Abort+0x458>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d031      	beq.n	8002ae6 <HAL_DMA_Abort+0x32a>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4a64      	ldr	r2, [pc, #400]	; (8002c18 <HAL_DMA_Abort+0x45c>)
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	d02c      	beq.n	8002ae6 <HAL_DMA_Abort+0x32a>
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a62      	ldr	r2, [pc, #392]	; (8002c1c <HAL_DMA_Abort+0x460>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d027      	beq.n	8002ae6 <HAL_DMA_Abort+0x32a>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4a61      	ldr	r2, [pc, #388]	; (8002c20 <HAL_DMA_Abort+0x464>)
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d022      	beq.n	8002ae6 <HAL_DMA_Abort+0x32a>
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a5f      	ldr	r2, [pc, #380]	; (8002c24 <HAL_DMA_Abort+0x468>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d01d      	beq.n	8002ae6 <HAL_DMA_Abort+0x32a>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4a5e      	ldr	r2, [pc, #376]	; (8002c28 <HAL_DMA_Abort+0x46c>)
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	d018      	beq.n	8002ae6 <HAL_DMA_Abort+0x32a>
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a5c      	ldr	r2, [pc, #368]	; (8002c2c <HAL_DMA_Abort+0x470>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d013      	beq.n	8002ae6 <HAL_DMA_Abort+0x32a>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4a5b      	ldr	r2, [pc, #364]	; (8002c30 <HAL_DMA_Abort+0x474>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d00e      	beq.n	8002ae6 <HAL_DMA_Abort+0x32a>
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4a59      	ldr	r2, [pc, #356]	; (8002c34 <HAL_DMA_Abort+0x478>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d009      	beq.n	8002ae6 <HAL_DMA_Abort+0x32a>
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4a58      	ldr	r2, [pc, #352]	; (8002c38 <HAL_DMA_Abort+0x47c>)
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d004      	beq.n	8002ae6 <HAL_DMA_Abort+0x32a>
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a56      	ldr	r2, [pc, #344]	; (8002c3c <HAL_DMA_Abort+0x480>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d108      	bne.n	8002af8 <HAL_DMA_Abort+0x33c>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	681a      	ldr	r2, [r3, #0]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f022 0201 	bic.w	r2, r2, #1
 8002af4:	601a      	str	r2, [r3, #0]
 8002af6:	e007      	b.n	8002b08 <HAL_DMA_Abort+0x34c>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	681a      	ldr	r2, [r3, #0]
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f022 0201 	bic.w	r2, r2, #1
 8002b06:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002b08:	e013      	b.n	8002b32 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b0a:	f7fe fe5b 	bl	80017c4 <HAL_GetTick>
 8002b0e:	4602      	mov	r2, r0
 8002b10:	693b      	ldr	r3, [r7, #16]
 8002b12:	1ad3      	subs	r3, r2, r3
 8002b14:	2b05      	cmp	r3, #5
 8002b16:	d90c      	bls.n	8002b32 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2220      	movs	r2, #32
 8002b1c:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2200      	movs	r2, #0
 8002b22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2203      	movs	r2, #3
 8002b2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	e12d      	b.n	8002d8e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002b32:	697b      	ldr	r3, [r7, #20]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f003 0301 	and.w	r3, r3, #1
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d1e5      	bne.n	8002b0a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	4a2f      	ldr	r2, [pc, #188]	; (8002c00 <HAL_DMA_Abort+0x444>)
 8002b44:	4293      	cmp	r3, r2
 8002b46:	d04a      	beq.n	8002bde <HAL_DMA_Abort+0x422>
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a2d      	ldr	r2, [pc, #180]	; (8002c04 <HAL_DMA_Abort+0x448>)
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d045      	beq.n	8002bde <HAL_DMA_Abort+0x422>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4a2c      	ldr	r2, [pc, #176]	; (8002c08 <HAL_DMA_Abort+0x44c>)
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	d040      	beq.n	8002bde <HAL_DMA_Abort+0x422>
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4a2a      	ldr	r2, [pc, #168]	; (8002c0c <HAL_DMA_Abort+0x450>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d03b      	beq.n	8002bde <HAL_DMA_Abort+0x422>
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4a29      	ldr	r2, [pc, #164]	; (8002c10 <HAL_DMA_Abort+0x454>)
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d036      	beq.n	8002bde <HAL_DMA_Abort+0x422>
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a27      	ldr	r2, [pc, #156]	; (8002c14 <HAL_DMA_Abort+0x458>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d031      	beq.n	8002bde <HAL_DMA_Abort+0x422>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4a26      	ldr	r2, [pc, #152]	; (8002c18 <HAL_DMA_Abort+0x45c>)
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d02c      	beq.n	8002bde <HAL_DMA_Abort+0x422>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a24      	ldr	r2, [pc, #144]	; (8002c1c <HAL_DMA_Abort+0x460>)
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d027      	beq.n	8002bde <HAL_DMA_Abort+0x422>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4a23      	ldr	r2, [pc, #140]	; (8002c20 <HAL_DMA_Abort+0x464>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d022      	beq.n	8002bde <HAL_DMA_Abort+0x422>
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a21      	ldr	r2, [pc, #132]	; (8002c24 <HAL_DMA_Abort+0x468>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d01d      	beq.n	8002bde <HAL_DMA_Abort+0x422>
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4a20      	ldr	r2, [pc, #128]	; (8002c28 <HAL_DMA_Abort+0x46c>)
 8002ba8:	4293      	cmp	r3, r2
 8002baa:	d018      	beq.n	8002bde <HAL_DMA_Abort+0x422>
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4a1e      	ldr	r2, [pc, #120]	; (8002c2c <HAL_DMA_Abort+0x470>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d013      	beq.n	8002bde <HAL_DMA_Abort+0x422>
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4a1d      	ldr	r2, [pc, #116]	; (8002c30 <HAL_DMA_Abort+0x474>)
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d00e      	beq.n	8002bde <HAL_DMA_Abort+0x422>
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4a1b      	ldr	r2, [pc, #108]	; (8002c34 <HAL_DMA_Abort+0x478>)
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d009      	beq.n	8002bde <HAL_DMA_Abort+0x422>
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	4a1a      	ldr	r2, [pc, #104]	; (8002c38 <HAL_DMA_Abort+0x47c>)
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	d004      	beq.n	8002bde <HAL_DMA_Abort+0x422>
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	4a18      	ldr	r2, [pc, #96]	; (8002c3c <HAL_DMA_Abort+0x480>)
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d101      	bne.n	8002be2 <HAL_DMA_Abort+0x426>
 8002bde:	2301      	movs	r3, #1
 8002be0:	e000      	b.n	8002be4 <HAL_DMA_Abort+0x428>
 8002be2:	2300      	movs	r3, #0
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d02b      	beq.n	8002c40 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bec:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bf2:	f003 031f 	and.w	r3, r3, #31
 8002bf6:	223f      	movs	r2, #63	; 0x3f
 8002bf8:	409a      	lsls	r2, r3
 8002bfa:	68bb      	ldr	r3, [r7, #8]
 8002bfc:	609a      	str	r2, [r3, #8]
 8002bfe:	e02a      	b.n	8002c56 <HAL_DMA_Abort+0x49a>
 8002c00:	40020010 	.word	0x40020010
 8002c04:	40020028 	.word	0x40020028
 8002c08:	40020040 	.word	0x40020040
 8002c0c:	40020058 	.word	0x40020058
 8002c10:	40020070 	.word	0x40020070
 8002c14:	40020088 	.word	0x40020088
 8002c18:	400200a0 	.word	0x400200a0
 8002c1c:	400200b8 	.word	0x400200b8
 8002c20:	40020410 	.word	0x40020410
 8002c24:	40020428 	.word	0x40020428
 8002c28:	40020440 	.word	0x40020440
 8002c2c:	40020458 	.word	0x40020458
 8002c30:	40020470 	.word	0x40020470
 8002c34:	40020488 	.word	0x40020488
 8002c38:	400204a0 	.word	0x400204a0
 8002c3c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c44:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c4a:	f003 031f 	and.w	r3, r3, #31
 8002c4e:	2201      	movs	r2, #1
 8002c50:	409a      	lsls	r2, r3
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4a4f      	ldr	r2, [pc, #316]	; (8002d98 <HAL_DMA_Abort+0x5dc>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d072      	beq.n	8002d46 <HAL_DMA_Abort+0x58a>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a4d      	ldr	r2, [pc, #308]	; (8002d9c <HAL_DMA_Abort+0x5e0>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d06d      	beq.n	8002d46 <HAL_DMA_Abort+0x58a>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4a4c      	ldr	r2, [pc, #304]	; (8002da0 <HAL_DMA_Abort+0x5e4>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d068      	beq.n	8002d46 <HAL_DMA_Abort+0x58a>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a4a      	ldr	r2, [pc, #296]	; (8002da4 <HAL_DMA_Abort+0x5e8>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d063      	beq.n	8002d46 <HAL_DMA_Abort+0x58a>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4a49      	ldr	r2, [pc, #292]	; (8002da8 <HAL_DMA_Abort+0x5ec>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d05e      	beq.n	8002d46 <HAL_DMA_Abort+0x58a>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a47      	ldr	r2, [pc, #284]	; (8002dac <HAL_DMA_Abort+0x5f0>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d059      	beq.n	8002d46 <HAL_DMA_Abort+0x58a>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a46      	ldr	r2, [pc, #280]	; (8002db0 <HAL_DMA_Abort+0x5f4>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d054      	beq.n	8002d46 <HAL_DMA_Abort+0x58a>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a44      	ldr	r2, [pc, #272]	; (8002db4 <HAL_DMA_Abort+0x5f8>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d04f      	beq.n	8002d46 <HAL_DMA_Abort+0x58a>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4a43      	ldr	r2, [pc, #268]	; (8002db8 <HAL_DMA_Abort+0x5fc>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d04a      	beq.n	8002d46 <HAL_DMA_Abort+0x58a>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a41      	ldr	r2, [pc, #260]	; (8002dbc <HAL_DMA_Abort+0x600>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d045      	beq.n	8002d46 <HAL_DMA_Abort+0x58a>
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4a40      	ldr	r2, [pc, #256]	; (8002dc0 <HAL_DMA_Abort+0x604>)
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d040      	beq.n	8002d46 <HAL_DMA_Abort+0x58a>
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a3e      	ldr	r2, [pc, #248]	; (8002dc4 <HAL_DMA_Abort+0x608>)
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d03b      	beq.n	8002d46 <HAL_DMA_Abort+0x58a>
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	4a3d      	ldr	r2, [pc, #244]	; (8002dc8 <HAL_DMA_Abort+0x60c>)
 8002cd4:	4293      	cmp	r3, r2
 8002cd6:	d036      	beq.n	8002d46 <HAL_DMA_Abort+0x58a>
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4a3b      	ldr	r2, [pc, #236]	; (8002dcc <HAL_DMA_Abort+0x610>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d031      	beq.n	8002d46 <HAL_DMA_Abort+0x58a>
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	4a3a      	ldr	r2, [pc, #232]	; (8002dd0 <HAL_DMA_Abort+0x614>)
 8002ce8:	4293      	cmp	r3, r2
 8002cea:	d02c      	beq.n	8002d46 <HAL_DMA_Abort+0x58a>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	4a38      	ldr	r2, [pc, #224]	; (8002dd4 <HAL_DMA_Abort+0x618>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d027      	beq.n	8002d46 <HAL_DMA_Abort+0x58a>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4a37      	ldr	r2, [pc, #220]	; (8002dd8 <HAL_DMA_Abort+0x61c>)
 8002cfc:	4293      	cmp	r3, r2
 8002cfe:	d022      	beq.n	8002d46 <HAL_DMA_Abort+0x58a>
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4a35      	ldr	r2, [pc, #212]	; (8002ddc <HAL_DMA_Abort+0x620>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d01d      	beq.n	8002d46 <HAL_DMA_Abort+0x58a>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4a34      	ldr	r2, [pc, #208]	; (8002de0 <HAL_DMA_Abort+0x624>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d018      	beq.n	8002d46 <HAL_DMA_Abort+0x58a>
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a32      	ldr	r2, [pc, #200]	; (8002de4 <HAL_DMA_Abort+0x628>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d013      	beq.n	8002d46 <HAL_DMA_Abort+0x58a>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4a31      	ldr	r2, [pc, #196]	; (8002de8 <HAL_DMA_Abort+0x62c>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d00e      	beq.n	8002d46 <HAL_DMA_Abort+0x58a>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a2f      	ldr	r2, [pc, #188]	; (8002dec <HAL_DMA_Abort+0x630>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d009      	beq.n	8002d46 <HAL_DMA_Abort+0x58a>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4a2e      	ldr	r2, [pc, #184]	; (8002df0 <HAL_DMA_Abort+0x634>)
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d004      	beq.n	8002d46 <HAL_DMA_Abort+0x58a>
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a2c      	ldr	r2, [pc, #176]	; (8002df4 <HAL_DMA_Abort+0x638>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d101      	bne.n	8002d4a <HAL_DMA_Abort+0x58e>
 8002d46:	2301      	movs	r3, #1
 8002d48:	e000      	b.n	8002d4c <HAL_DMA_Abort+0x590>
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d015      	beq.n	8002d7c <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002d54:	687a      	ldr	r2, [r7, #4]
 8002d56:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8002d58:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d00c      	beq.n	8002d7c <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002d66:	681a      	ldr	r2, [r3, #0]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002d6c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002d70:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d76:	687a      	ldr	r2, [r7, #4]
 8002d78:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8002d7a:	605a      	str	r2, [r3, #4]
      }
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2200      	movs	r2, #0
 8002d80:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2201      	movs	r2, #1
 8002d88:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }

  return HAL_OK;
 8002d8c:	2300      	movs	r3, #0
}
 8002d8e:	4618      	mov	r0, r3
 8002d90:	3718      	adds	r7, #24
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}
 8002d96:	bf00      	nop
 8002d98:	40020010 	.word	0x40020010
 8002d9c:	40020028 	.word	0x40020028
 8002da0:	40020040 	.word	0x40020040
 8002da4:	40020058 	.word	0x40020058
 8002da8:	40020070 	.word	0x40020070
 8002dac:	40020088 	.word	0x40020088
 8002db0:	400200a0 	.word	0x400200a0
 8002db4:	400200b8 	.word	0x400200b8
 8002db8:	40020410 	.word	0x40020410
 8002dbc:	40020428 	.word	0x40020428
 8002dc0:	40020440 	.word	0x40020440
 8002dc4:	40020458 	.word	0x40020458
 8002dc8:	40020470 	.word	0x40020470
 8002dcc:	40020488 	.word	0x40020488
 8002dd0:	400204a0 	.word	0x400204a0
 8002dd4:	400204b8 	.word	0x400204b8
 8002dd8:	58025408 	.word	0x58025408
 8002ddc:	5802541c 	.word	0x5802541c
 8002de0:	58025430 	.word	0x58025430
 8002de4:	58025444 	.word	0x58025444
 8002de8:	58025458 	.word	0x58025458
 8002dec:	5802546c 	.word	0x5802546c
 8002df0:	58025480 	.word	0x58025480
 8002df4:	58025494 	.word	0x58025494

08002df8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b084      	sub	sp, #16
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d101      	bne.n	8002e0a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8002e06:	2301      	movs	r3, #1
 8002e08:	e205      	b.n	8003216 <HAL_DMA_Abort_IT+0x41e>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e10:	b2db      	uxtb	r3, r3
 8002e12:	2b02      	cmp	r3, #2
 8002e14:	d004      	beq.n	8002e20 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2280      	movs	r2, #128	; 0x80
 8002e1a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	e1fa      	b.n	8003216 <HAL_DMA_Abort_IT+0x41e>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a8c      	ldr	r2, [pc, #560]	; (8003058 <HAL_DMA_Abort_IT+0x260>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d04a      	beq.n	8002ec0 <HAL_DMA_Abort_IT+0xc8>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4a8b      	ldr	r2, [pc, #556]	; (800305c <HAL_DMA_Abort_IT+0x264>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d045      	beq.n	8002ec0 <HAL_DMA_Abort_IT+0xc8>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a89      	ldr	r2, [pc, #548]	; (8003060 <HAL_DMA_Abort_IT+0x268>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d040      	beq.n	8002ec0 <HAL_DMA_Abort_IT+0xc8>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4a88      	ldr	r2, [pc, #544]	; (8003064 <HAL_DMA_Abort_IT+0x26c>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d03b      	beq.n	8002ec0 <HAL_DMA_Abort_IT+0xc8>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a86      	ldr	r2, [pc, #536]	; (8003068 <HAL_DMA_Abort_IT+0x270>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d036      	beq.n	8002ec0 <HAL_DMA_Abort_IT+0xc8>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	4a85      	ldr	r2, [pc, #532]	; (800306c <HAL_DMA_Abort_IT+0x274>)
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d031      	beq.n	8002ec0 <HAL_DMA_Abort_IT+0xc8>
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a83      	ldr	r2, [pc, #524]	; (8003070 <HAL_DMA_Abort_IT+0x278>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d02c      	beq.n	8002ec0 <HAL_DMA_Abort_IT+0xc8>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4a82      	ldr	r2, [pc, #520]	; (8003074 <HAL_DMA_Abort_IT+0x27c>)
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d027      	beq.n	8002ec0 <HAL_DMA_Abort_IT+0xc8>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a80      	ldr	r2, [pc, #512]	; (8003078 <HAL_DMA_Abort_IT+0x280>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d022      	beq.n	8002ec0 <HAL_DMA_Abort_IT+0xc8>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4a7f      	ldr	r2, [pc, #508]	; (800307c <HAL_DMA_Abort_IT+0x284>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d01d      	beq.n	8002ec0 <HAL_DMA_Abort_IT+0xc8>
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a7d      	ldr	r2, [pc, #500]	; (8003080 <HAL_DMA_Abort_IT+0x288>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d018      	beq.n	8002ec0 <HAL_DMA_Abort_IT+0xc8>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a7c      	ldr	r2, [pc, #496]	; (8003084 <HAL_DMA_Abort_IT+0x28c>)
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d013      	beq.n	8002ec0 <HAL_DMA_Abort_IT+0xc8>
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a7a      	ldr	r2, [pc, #488]	; (8003088 <HAL_DMA_Abort_IT+0x290>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d00e      	beq.n	8002ec0 <HAL_DMA_Abort_IT+0xc8>
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4a79      	ldr	r2, [pc, #484]	; (800308c <HAL_DMA_Abort_IT+0x294>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d009      	beq.n	8002ec0 <HAL_DMA_Abort_IT+0xc8>
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a77      	ldr	r2, [pc, #476]	; (8003090 <HAL_DMA_Abort_IT+0x298>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d004      	beq.n	8002ec0 <HAL_DMA_Abort_IT+0xc8>
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4a76      	ldr	r2, [pc, #472]	; (8003094 <HAL_DMA_Abort_IT+0x29c>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d101      	bne.n	8002ec4 <HAL_DMA_Abort_IT+0xcc>
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	e000      	b.n	8002ec6 <HAL_DMA_Abort_IT+0xce>
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d065      	beq.n	8002f96 <HAL_DMA_Abort_IT+0x19e>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2204      	movs	r2, #4
 8002ece:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4a60      	ldr	r2, [pc, #384]	; (8003058 <HAL_DMA_Abort_IT+0x260>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d04a      	beq.n	8002f72 <HAL_DMA_Abort_IT+0x17a>
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a5e      	ldr	r2, [pc, #376]	; (800305c <HAL_DMA_Abort_IT+0x264>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d045      	beq.n	8002f72 <HAL_DMA_Abort_IT+0x17a>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4a5d      	ldr	r2, [pc, #372]	; (8003060 <HAL_DMA_Abort_IT+0x268>)
 8002eec:	4293      	cmp	r3, r2
 8002eee:	d040      	beq.n	8002f72 <HAL_DMA_Abort_IT+0x17a>
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4a5b      	ldr	r2, [pc, #364]	; (8003064 <HAL_DMA_Abort_IT+0x26c>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d03b      	beq.n	8002f72 <HAL_DMA_Abort_IT+0x17a>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4a5a      	ldr	r2, [pc, #360]	; (8003068 <HAL_DMA_Abort_IT+0x270>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d036      	beq.n	8002f72 <HAL_DMA_Abort_IT+0x17a>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a58      	ldr	r2, [pc, #352]	; (800306c <HAL_DMA_Abort_IT+0x274>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d031      	beq.n	8002f72 <HAL_DMA_Abort_IT+0x17a>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	4a57      	ldr	r2, [pc, #348]	; (8003070 <HAL_DMA_Abort_IT+0x278>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	d02c      	beq.n	8002f72 <HAL_DMA_Abort_IT+0x17a>
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4a55      	ldr	r2, [pc, #340]	; (8003074 <HAL_DMA_Abort_IT+0x27c>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d027      	beq.n	8002f72 <HAL_DMA_Abort_IT+0x17a>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a54      	ldr	r2, [pc, #336]	; (8003078 <HAL_DMA_Abort_IT+0x280>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d022      	beq.n	8002f72 <HAL_DMA_Abort_IT+0x17a>
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a52      	ldr	r2, [pc, #328]	; (800307c <HAL_DMA_Abort_IT+0x284>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d01d      	beq.n	8002f72 <HAL_DMA_Abort_IT+0x17a>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a51      	ldr	r2, [pc, #324]	; (8003080 <HAL_DMA_Abort_IT+0x288>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d018      	beq.n	8002f72 <HAL_DMA_Abort_IT+0x17a>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a4f      	ldr	r2, [pc, #316]	; (8003084 <HAL_DMA_Abort_IT+0x28c>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d013      	beq.n	8002f72 <HAL_DMA_Abort_IT+0x17a>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a4e      	ldr	r2, [pc, #312]	; (8003088 <HAL_DMA_Abort_IT+0x290>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d00e      	beq.n	8002f72 <HAL_DMA_Abort_IT+0x17a>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a4c      	ldr	r2, [pc, #304]	; (800308c <HAL_DMA_Abort_IT+0x294>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d009      	beq.n	8002f72 <HAL_DMA_Abort_IT+0x17a>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4a4b      	ldr	r2, [pc, #300]	; (8003090 <HAL_DMA_Abort_IT+0x298>)
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d004      	beq.n	8002f72 <HAL_DMA_Abort_IT+0x17a>
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a49      	ldr	r2, [pc, #292]	; (8003094 <HAL_DMA_Abort_IT+0x29c>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d108      	bne.n	8002f84 <HAL_DMA_Abort_IT+0x18c>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	681a      	ldr	r2, [r3, #0]
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f022 0201 	bic.w	r2, r2, #1
 8002f80:	601a      	str	r2, [r3, #0]
 8002f82:	e147      	b.n	8003214 <HAL_DMA_Abort_IT+0x41c>
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	681a      	ldr	r2, [r3, #0]
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f022 0201 	bic.w	r2, r2, #1
 8002f92:	601a      	str	r2, [r3, #0]
 8002f94:	e13e      	b.n	8003214 <HAL_DMA_Abort_IT+0x41c>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	681a      	ldr	r2, [r3, #0]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f022 020e 	bic.w	r2, r2, #14
 8002fa4:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4a2b      	ldr	r2, [pc, #172]	; (8003058 <HAL_DMA_Abort_IT+0x260>)
 8002fac:	4293      	cmp	r3, r2
 8002fae:	d04a      	beq.n	8003046 <HAL_DMA_Abort_IT+0x24e>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a29      	ldr	r2, [pc, #164]	; (800305c <HAL_DMA_Abort_IT+0x264>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d045      	beq.n	8003046 <HAL_DMA_Abort_IT+0x24e>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a28      	ldr	r2, [pc, #160]	; (8003060 <HAL_DMA_Abort_IT+0x268>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d040      	beq.n	8003046 <HAL_DMA_Abort_IT+0x24e>
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a26      	ldr	r2, [pc, #152]	; (8003064 <HAL_DMA_Abort_IT+0x26c>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d03b      	beq.n	8003046 <HAL_DMA_Abort_IT+0x24e>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	4a25      	ldr	r2, [pc, #148]	; (8003068 <HAL_DMA_Abort_IT+0x270>)
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d036      	beq.n	8003046 <HAL_DMA_Abort_IT+0x24e>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a23      	ldr	r2, [pc, #140]	; (800306c <HAL_DMA_Abort_IT+0x274>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d031      	beq.n	8003046 <HAL_DMA_Abort_IT+0x24e>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4a22      	ldr	r2, [pc, #136]	; (8003070 <HAL_DMA_Abort_IT+0x278>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d02c      	beq.n	8003046 <HAL_DMA_Abort_IT+0x24e>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a20      	ldr	r2, [pc, #128]	; (8003074 <HAL_DMA_Abort_IT+0x27c>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d027      	beq.n	8003046 <HAL_DMA_Abort_IT+0x24e>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4a1f      	ldr	r2, [pc, #124]	; (8003078 <HAL_DMA_Abort_IT+0x280>)
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d022      	beq.n	8003046 <HAL_DMA_Abort_IT+0x24e>
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a1d      	ldr	r2, [pc, #116]	; (800307c <HAL_DMA_Abort_IT+0x284>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d01d      	beq.n	8003046 <HAL_DMA_Abort_IT+0x24e>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	4a1c      	ldr	r2, [pc, #112]	; (8003080 <HAL_DMA_Abort_IT+0x288>)
 8003010:	4293      	cmp	r3, r2
 8003012:	d018      	beq.n	8003046 <HAL_DMA_Abort_IT+0x24e>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4a1a      	ldr	r2, [pc, #104]	; (8003084 <HAL_DMA_Abort_IT+0x28c>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d013      	beq.n	8003046 <HAL_DMA_Abort_IT+0x24e>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4a19      	ldr	r2, [pc, #100]	; (8003088 <HAL_DMA_Abort_IT+0x290>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d00e      	beq.n	8003046 <HAL_DMA_Abort_IT+0x24e>
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a17      	ldr	r2, [pc, #92]	; (800308c <HAL_DMA_Abort_IT+0x294>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d009      	beq.n	8003046 <HAL_DMA_Abort_IT+0x24e>
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a16      	ldr	r2, [pc, #88]	; (8003090 <HAL_DMA_Abort_IT+0x298>)
 8003038:	4293      	cmp	r3, r2
 800303a:	d004      	beq.n	8003046 <HAL_DMA_Abort_IT+0x24e>
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4a14      	ldr	r2, [pc, #80]	; (8003094 <HAL_DMA_Abort_IT+0x29c>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d128      	bne.n	8003098 <HAL_DMA_Abort_IT+0x2a0>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	681a      	ldr	r2, [r3, #0]
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f022 0201 	bic.w	r2, r2, #1
 8003054:	601a      	str	r2, [r3, #0]
 8003056:	e027      	b.n	80030a8 <HAL_DMA_Abort_IT+0x2b0>
 8003058:	40020010 	.word	0x40020010
 800305c:	40020028 	.word	0x40020028
 8003060:	40020040 	.word	0x40020040
 8003064:	40020058 	.word	0x40020058
 8003068:	40020070 	.word	0x40020070
 800306c:	40020088 	.word	0x40020088
 8003070:	400200a0 	.word	0x400200a0
 8003074:	400200b8 	.word	0x400200b8
 8003078:	40020410 	.word	0x40020410
 800307c:	40020428 	.word	0x40020428
 8003080:	40020440 	.word	0x40020440
 8003084:	40020458 	.word	0x40020458
 8003088:	40020470 	.word	0x40020470
 800308c:	40020488 	.word	0x40020488
 8003090:	400204a0 	.word	0x400204a0
 8003094:	400204b8 	.word	0x400204b8
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	681a      	ldr	r2, [r3, #0]
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f022 0201 	bic.w	r2, r2, #1
 80030a6:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	4a5c      	ldr	r2, [pc, #368]	; (8003220 <HAL_DMA_Abort_IT+0x428>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d072      	beq.n	8003198 <HAL_DMA_Abort_IT+0x3a0>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4a5b      	ldr	r2, [pc, #364]	; (8003224 <HAL_DMA_Abort_IT+0x42c>)
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d06d      	beq.n	8003198 <HAL_DMA_Abort_IT+0x3a0>
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4a59      	ldr	r2, [pc, #356]	; (8003228 <HAL_DMA_Abort_IT+0x430>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d068      	beq.n	8003198 <HAL_DMA_Abort_IT+0x3a0>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4a58      	ldr	r2, [pc, #352]	; (800322c <HAL_DMA_Abort_IT+0x434>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d063      	beq.n	8003198 <HAL_DMA_Abort_IT+0x3a0>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a56      	ldr	r2, [pc, #344]	; (8003230 <HAL_DMA_Abort_IT+0x438>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d05e      	beq.n	8003198 <HAL_DMA_Abort_IT+0x3a0>
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	4a55      	ldr	r2, [pc, #340]	; (8003234 <HAL_DMA_Abort_IT+0x43c>)
 80030e0:	4293      	cmp	r3, r2
 80030e2:	d059      	beq.n	8003198 <HAL_DMA_Abort_IT+0x3a0>
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	4a53      	ldr	r2, [pc, #332]	; (8003238 <HAL_DMA_Abort_IT+0x440>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d054      	beq.n	8003198 <HAL_DMA_Abort_IT+0x3a0>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a52      	ldr	r2, [pc, #328]	; (800323c <HAL_DMA_Abort_IT+0x444>)
 80030f4:	4293      	cmp	r3, r2
 80030f6:	d04f      	beq.n	8003198 <HAL_DMA_Abort_IT+0x3a0>
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4a50      	ldr	r2, [pc, #320]	; (8003240 <HAL_DMA_Abort_IT+0x448>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d04a      	beq.n	8003198 <HAL_DMA_Abort_IT+0x3a0>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	4a4f      	ldr	r2, [pc, #316]	; (8003244 <HAL_DMA_Abort_IT+0x44c>)
 8003108:	4293      	cmp	r3, r2
 800310a:	d045      	beq.n	8003198 <HAL_DMA_Abort_IT+0x3a0>
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4a4d      	ldr	r2, [pc, #308]	; (8003248 <HAL_DMA_Abort_IT+0x450>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d040      	beq.n	8003198 <HAL_DMA_Abort_IT+0x3a0>
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4a4c      	ldr	r2, [pc, #304]	; (800324c <HAL_DMA_Abort_IT+0x454>)
 800311c:	4293      	cmp	r3, r2
 800311e:	d03b      	beq.n	8003198 <HAL_DMA_Abort_IT+0x3a0>
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4a4a      	ldr	r2, [pc, #296]	; (8003250 <HAL_DMA_Abort_IT+0x458>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d036      	beq.n	8003198 <HAL_DMA_Abort_IT+0x3a0>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4a49      	ldr	r2, [pc, #292]	; (8003254 <HAL_DMA_Abort_IT+0x45c>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d031      	beq.n	8003198 <HAL_DMA_Abort_IT+0x3a0>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a47      	ldr	r2, [pc, #284]	; (8003258 <HAL_DMA_Abort_IT+0x460>)
 800313a:	4293      	cmp	r3, r2
 800313c:	d02c      	beq.n	8003198 <HAL_DMA_Abort_IT+0x3a0>
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4a46      	ldr	r2, [pc, #280]	; (800325c <HAL_DMA_Abort_IT+0x464>)
 8003144:	4293      	cmp	r3, r2
 8003146:	d027      	beq.n	8003198 <HAL_DMA_Abort_IT+0x3a0>
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4a44      	ldr	r2, [pc, #272]	; (8003260 <HAL_DMA_Abort_IT+0x468>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d022      	beq.n	8003198 <HAL_DMA_Abort_IT+0x3a0>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	4a43      	ldr	r2, [pc, #268]	; (8003264 <HAL_DMA_Abort_IT+0x46c>)
 8003158:	4293      	cmp	r3, r2
 800315a:	d01d      	beq.n	8003198 <HAL_DMA_Abort_IT+0x3a0>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a41      	ldr	r2, [pc, #260]	; (8003268 <HAL_DMA_Abort_IT+0x470>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d018      	beq.n	8003198 <HAL_DMA_Abort_IT+0x3a0>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4a40      	ldr	r2, [pc, #256]	; (800326c <HAL_DMA_Abort_IT+0x474>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d013      	beq.n	8003198 <HAL_DMA_Abort_IT+0x3a0>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4a3e      	ldr	r2, [pc, #248]	; (8003270 <HAL_DMA_Abort_IT+0x478>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d00e      	beq.n	8003198 <HAL_DMA_Abort_IT+0x3a0>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a3d      	ldr	r2, [pc, #244]	; (8003274 <HAL_DMA_Abort_IT+0x47c>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d009      	beq.n	8003198 <HAL_DMA_Abort_IT+0x3a0>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a3b      	ldr	r2, [pc, #236]	; (8003278 <HAL_DMA_Abort_IT+0x480>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d004      	beq.n	8003198 <HAL_DMA_Abort_IT+0x3a0>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4a3a      	ldr	r2, [pc, #232]	; (800327c <HAL_DMA_Abort_IT+0x484>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d101      	bne.n	800319c <HAL_DMA_Abort_IT+0x3a4>
 8003198:	2301      	movs	r3, #1
 800319a:	e000      	b.n	800319e <HAL_DMA_Abort_IT+0x3a6>
 800319c:	2300      	movs	r3, #0
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d028      	beq.n	80031f4 <HAL_DMA_Abort_IT+0x3fc>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031a6:	681a      	ldr	r2, [r3, #0]
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031ac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80031b0:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031b6:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031bc:	f003 031f 	and.w	r3, r3, #31
 80031c0:	2201      	movs	r2, #1
 80031c2:	409a      	lsls	r2, r3
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80031cc:	687a      	ldr	r2, [r7, #4]
 80031ce:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80031d0:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d00c      	beq.n	80031f4 <HAL_DMA_Abort_IT+0x3fc>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80031de:	681a      	ldr	r2, [r3, #0]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80031e4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80031e8:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031ee:	687a      	ldr	r2, [r7, #4]
 80031f0:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80031f2:	605a      	str	r2, [r3, #4]
        }
      }

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2200      	movs	r2, #0
 80031f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2201      	movs	r2, #1
 8003200:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003208:	2b00      	cmp	r3, #0
 800320a:	d003      	beq.n	8003214 <HAL_DMA_Abort_IT+0x41c>
      {
        hdma->XferAbortCallback(hdma);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003210:	6878      	ldr	r0, [r7, #4]
 8003212:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8003214:	2300      	movs	r3, #0
}
 8003216:	4618      	mov	r0, r3
 8003218:	3710      	adds	r7, #16
 800321a:	46bd      	mov	sp, r7
 800321c:	bd80      	pop	{r7, pc}
 800321e:	bf00      	nop
 8003220:	40020010 	.word	0x40020010
 8003224:	40020028 	.word	0x40020028
 8003228:	40020040 	.word	0x40020040
 800322c:	40020058 	.word	0x40020058
 8003230:	40020070 	.word	0x40020070
 8003234:	40020088 	.word	0x40020088
 8003238:	400200a0 	.word	0x400200a0
 800323c:	400200b8 	.word	0x400200b8
 8003240:	40020410 	.word	0x40020410
 8003244:	40020428 	.word	0x40020428
 8003248:	40020440 	.word	0x40020440
 800324c:	40020458 	.word	0x40020458
 8003250:	40020470 	.word	0x40020470
 8003254:	40020488 	.word	0x40020488
 8003258:	400204a0 	.word	0x400204a0
 800325c:	400204b8 	.word	0x400204b8
 8003260:	58025408 	.word	0x58025408
 8003264:	5802541c 	.word	0x5802541c
 8003268:	58025430 	.word	0x58025430
 800326c:	58025444 	.word	0x58025444
 8003270:	58025458 	.word	0x58025458
 8003274:	5802546c 	.word	0x5802546c
 8003278:	58025480 	.word	0x58025480
 800327c:	58025494 	.word	0x58025494

08003280 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b08a      	sub	sp, #40	; 0x28
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8003288:	2300      	movs	r3, #0
 800328a:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 800328c:	4b67      	ldr	r3, [pc, #412]	; (800342c <HAL_DMA_IRQHandler+0x1ac>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4a67      	ldr	r2, [pc, #412]	; (8003430 <HAL_DMA_IRQHandler+0x1b0>)
 8003292:	fba2 2303 	umull	r2, r3, r2, r3
 8003296:	0a9b      	lsrs	r3, r3, #10
 8003298:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800329e:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032a4:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80032a6:	6a3b      	ldr	r3, [r7, #32]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80032ac:	69fb      	ldr	r3, [r7, #28]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a5f      	ldr	r2, [pc, #380]	; (8003434 <HAL_DMA_IRQHandler+0x1b4>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d04a      	beq.n	8003352 <HAL_DMA_IRQHandler+0xd2>
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4a5d      	ldr	r2, [pc, #372]	; (8003438 <HAL_DMA_IRQHandler+0x1b8>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d045      	beq.n	8003352 <HAL_DMA_IRQHandler+0xd2>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4a5c      	ldr	r2, [pc, #368]	; (800343c <HAL_DMA_IRQHandler+0x1bc>)
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d040      	beq.n	8003352 <HAL_DMA_IRQHandler+0xd2>
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a5a      	ldr	r2, [pc, #360]	; (8003440 <HAL_DMA_IRQHandler+0x1c0>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d03b      	beq.n	8003352 <HAL_DMA_IRQHandler+0xd2>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a59      	ldr	r2, [pc, #356]	; (8003444 <HAL_DMA_IRQHandler+0x1c4>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d036      	beq.n	8003352 <HAL_DMA_IRQHandler+0xd2>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a57      	ldr	r2, [pc, #348]	; (8003448 <HAL_DMA_IRQHandler+0x1c8>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d031      	beq.n	8003352 <HAL_DMA_IRQHandler+0xd2>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a56      	ldr	r2, [pc, #344]	; (800344c <HAL_DMA_IRQHandler+0x1cc>)
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d02c      	beq.n	8003352 <HAL_DMA_IRQHandler+0xd2>
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a54      	ldr	r2, [pc, #336]	; (8003450 <HAL_DMA_IRQHandler+0x1d0>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d027      	beq.n	8003352 <HAL_DMA_IRQHandler+0xd2>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4a53      	ldr	r2, [pc, #332]	; (8003454 <HAL_DMA_IRQHandler+0x1d4>)
 8003308:	4293      	cmp	r3, r2
 800330a:	d022      	beq.n	8003352 <HAL_DMA_IRQHandler+0xd2>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a51      	ldr	r2, [pc, #324]	; (8003458 <HAL_DMA_IRQHandler+0x1d8>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d01d      	beq.n	8003352 <HAL_DMA_IRQHandler+0xd2>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a50      	ldr	r2, [pc, #320]	; (800345c <HAL_DMA_IRQHandler+0x1dc>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d018      	beq.n	8003352 <HAL_DMA_IRQHandler+0xd2>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4a4e      	ldr	r2, [pc, #312]	; (8003460 <HAL_DMA_IRQHandler+0x1e0>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d013      	beq.n	8003352 <HAL_DMA_IRQHandler+0xd2>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4a4d      	ldr	r2, [pc, #308]	; (8003464 <HAL_DMA_IRQHandler+0x1e4>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d00e      	beq.n	8003352 <HAL_DMA_IRQHandler+0xd2>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4a4b      	ldr	r2, [pc, #300]	; (8003468 <HAL_DMA_IRQHandler+0x1e8>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d009      	beq.n	8003352 <HAL_DMA_IRQHandler+0xd2>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4a4a      	ldr	r2, [pc, #296]	; (800346c <HAL_DMA_IRQHandler+0x1ec>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d004      	beq.n	8003352 <HAL_DMA_IRQHandler+0xd2>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a48      	ldr	r2, [pc, #288]	; (8003470 <HAL_DMA_IRQHandler+0x1f0>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d101      	bne.n	8003356 <HAL_DMA_IRQHandler+0xd6>
 8003352:	2301      	movs	r3, #1
 8003354:	e000      	b.n	8003358 <HAL_DMA_IRQHandler+0xd8>
 8003356:	2300      	movs	r3, #0
 8003358:	2b00      	cmp	r3, #0
 800335a:	f000 842b 	beq.w	8003bb4 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003362:	f003 031f 	and.w	r3, r3, #31
 8003366:	2208      	movs	r2, #8
 8003368:	409a      	lsls	r2, r3
 800336a:	69bb      	ldr	r3, [r7, #24]
 800336c:	4013      	ands	r3, r2
 800336e:	2b00      	cmp	r3, #0
 8003370:	f000 80a2 	beq.w	80034b8 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4a2e      	ldr	r2, [pc, #184]	; (8003434 <HAL_DMA_IRQHandler+0x1b4>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d04a      	beq.n	8003414 <HAL_DMA_IRQHandler+0x194>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4a2d      	ldr	r2, [pc, #180]	; (8003438 <HAL_DMA_IRQHandler+0x1b8>)
 8003384:	4293      	cmp	r3, r2
 8003386:	d045      	beq.n	8003414 <HAL_DMA_IRQHandler+0x194>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4a2b      	ldr	r2, [pc, #172]	; (800343c <HAL_DMA_IRQHandler+0x1bc>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d040      	beq.n	8003414 <HAL_DMA_IRQHandler+0x194>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4a2a      	ldr	r2, [pc, #168]	; (8003440 <HAL_DMA_IRQHandler+0x1c0>)
 8003398:	4293      	cmp	r3, r2
 800339a:	d03b      	beq.n	8003414 <HAL_DMA_IRQHandler+0x194>
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4a28      	ldr	r2, [pc, #160]	; (8003444 <HAL_DMA_IRQHandler+0x1c4>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d036      	beq.n	8003414 <HAL_DMA_IRQHandler+0x194>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4a27      	ldr	r2, [pc, #156]	; (8003448 <HAL_DMA_IRQHandler+0x1c8>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d031      	beq.n	8003414 <HAL_DMA_IRQHandler+0x194>
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4a25      	ldr	r2, [pc, #148]	; (800344c <HAL_DMA_IRQHandler+0x1cc>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d02c      	beq.n	8003414 <HAL_DMA_IRQHandler+0x194>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4a24      	ldr	r2, [pc, #144]	; (8003450 <HAL_DMA_IRQHandler+0x1d0>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d027      	beq.n	8003414 <HAL_DMA_IRQHandler+0x194>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4a22      	ldr	r2, [pc, #136]	; (8003454 <HAL_DMA_IRQHandler+0x1d4>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d022      	beq.n	8003414 <HAL_DMA_IRQHandler+0x194>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a21      	ldr	r2, [pc, #132]	; (8003458 <HAL_DMA_IRQHandler+0x1d8>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d01d      	beq.n	8003414 <HAL_DMA_IRQHandler+0x194>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a1f      	ldr	r2, [pc, #124]	; (800345c <HAL_DMA_IRQHandler+0x1dc>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d018      	beq.n	8003414 <HAL_DMA_IRQHandler+0x194>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4a1e      	ldr	r2, [pc, #120]	; (8003460 <HAL_DMA_IRQHandler+0x1e0>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d013      	beq.n	8003414 <HAL_DMA_IRQHandler+0x194>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a1c      	ldr	r2, [pc, #112]	; (8003464 <HAL_DMA_IRQHandler+0x1e4>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d00e      	beq.n	8003414 <HAL_DMA_IRQHandler+0x194>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a1b      	ldr	r2, [pc, #108]	; (8003468 <HAL_DMA_IRQHandler+0x1e8>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d009      	beq.n	8003414 <HAL_DMA_IRQHandler+0x194>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a19      	ldr	r2, [pc, #100]	; (800346c <HAL_DMA_IRQHandler+0x1ec>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d004      	beq.n	8003414 <HAL_DMA_IRQHandler+0x194>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a18      	ldr	r2, [pc, #96]	; (8003470 <HAL_DMA_IRQHandler+0x1f0>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d12f      	bne.n	8003474 <HAL_DMA_IRQHandler+0x1f4>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f003 0304 	and.w	r3, r3, #4
 800341e:	2b00      	cmp	r3, #0
 8003420:	bf14      	ite	ne
 8003422:	2301      	movne	r3, #1
 8003424:	2300      	moveq	r3, #0
 8003426:	b2db      	uxtb	r3, r3
 8003428:	e02e      	b.n	8003488 <HAL_DMA_IRQHandler+0x208>
 800342a:	bf00      	nop
 800342c:	24000400 	.word	0x24000400
 8003430:	1b4e81b5 	.word	0x1b4e81b5
 8003434:	40020010 	.word	0x40020010
 8003438:	40020028 	.word	0x40020028
 800343c:	40020040 	.word	0x40020040
 8003440:	40020058 	.word	0x40020058
 8003444:	40020070 	.word	0x40020070
 8003448:	40020088 	.word	0x40020088
 800344c:	400200a0 	.word	0x400200a0
 8003450:	400200b8 	.word	0x400200b8
 8003454:	40020410 	.word	0x40020410
 8003458:	40020428 	.word	0x40020428
 800345c:	40020440 	.word	0x40020440
 8003460:	40020458 	.word	0x40020458
 8003464:	40020470 	.word	0x40020470
 8003468:	40020488 	.word	0x40020488
 800346c:	400204a0 	.word	0x400204a0
 8003470:	400204b8 	.word	0x400204b8
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f003 0308 	and.w	r3, r3, #8
 800347e:	2b00      	cmp	r3, #0
 8003480:	bf14      	ite	ne
 8003482:	2301      	movne	r3, #1
 8003484:	2300      	moveq	r3, #0
 8003486:	b2db      	uxtb	r3, r3
 8003488:	2b00      	cmp	r3, #0
 800348a:	d015      	beq.n	80034b8 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	681a      	ldr	r2, [r3, #0]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f022 0204 	bic.w	r2, r2, #4
 800349a:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034a0:	f003 031f 	and.w	r3, r3, #31
 80034a4:	2208      	movs	r2, #8
 80034a6:	409a      	lsls	r2, r3
 80034a8:	6a3b      	ldr	r3, [r7, #32]
 80034aa:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034b0:	f043 0201 	orr.w	r2, r3, #1
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034bc:	f003 031f 	and.w	r3, r3, #31
 80034c0:	69ba      	ldr	r2, [r7, #24]
 80034c2:	fa22 f303 	lsr.w	r3, r2, r3
 80034c6:	f003 0301 	and.w	r3, r3, #1
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d06e      	beq.n	80035ac <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a69      	ldr	r2, [pc, #420]	; (8003678 <HAL_DMA_IRQHandler+0x3f8>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d04a      	beq.n	800356e <HAL_DMA_IRQHandler+0x2ee>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a67      	ldr	r2, [pc, #412]	; (800367c <HAL_DMA_IRQHandler+0x3fc>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d045      	beq.n	800356e <HAL_DMA_IRQHandler+0x2ee>
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4a66      	ldr	r2, [pc, #408]	; (8003680 <HAL_DMA_IRQHandler+0x400>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d040      	beq.n	800356e <HAL_DMA_IRQHandler+0x2ee>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a64      	ldr	r2, [pc, #400]	; (8003684 <HAL_DMA_IRQHandler+0x404>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d03b      	beq.n	800356e <HAL_DMA_IRQHandler+0x2ee>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4a63      	ldr	r2, [pc, #396]	; (8003688 <HAL_DMA_IRQHandler+0x408>)
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d036      	beq.n	800356e <HAL_DMA_IRQHandler+0x2ee>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a61      	ldr	r2, [pc, #388]	; (800368c <HAL_DMA_IRQHandler+0x40c>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d031      	beq.n	800356e <HAL_DMA_IRQHandler+0x2ee>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4a60      	ldr	r2, [pc, #384]	; (8003690 <HAL_DMA_IRQHandler+0x410>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d02c      	beq.n	800356e <HAL_DMA_IRQHandler+0x2ee>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a5e      	ldr	r2, [pc, #376]	; (8003694 <HAL_DMA_IRQHandler+0x414>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d027      	beq.n	800356e <HAL_DMA_IRQHandler+0x2ee>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4a5d      	ldr	r2, [pc, #372]	; (8003698 <HAL_DMA_IRQHandler+0x418>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d022      	beq.n	800356e <HAL_DMA_IRQHandler+0x2ee>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a5b      	ldr	r2, [pc, #364]	; (800369c <HAL_DMA_IRQHandler+0x41c>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d01d      	beq.n	800356e <HAL_DMA_IRQHandler+0x2ee>
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4a5a      	ldr	r2, [pc, #360]	; (80036a0 <HAL_DMA_IRQHandler+0x420>)
 8003538:	4293      	cmp	r3, r2
 800353a:	d018      	beq.n	800356e <HAL_DMA_IRQHandler+0x2ee>
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4a58      	ldr	r2, [pc, #352]	; (80036a4 <HAL_DMA_IRQHandler+0x424>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d013      	beq.n	800356e <HAL_DMA_IRQHandler+0x2ee>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4a57      	ldr	r2, [pc, #348]	; (80036a8 <HAL_DMA_IRQHandler+0x428>)
 800354c:	4293      	cmp	r3, r2
 800354e:	d00e      	beq.n	800356e <HAL_DMA_IRQHandler+0x2ee>
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4a55      	ldr	r2, [pc, #340]	; (80036ac <HAL_DMA_IRQHandler+0x42c>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d009      	beq.n	800356e <HAL_DMA_IRQHandler+0x2ee>
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4a54      	ldr	r2, [pc, #336]	; (80036b0 <HAL_DMA_IRQHandler+0x430>)
 8003560:	4293      	cmp	r3, r2
 8003562:	d004      	beq.n	800356e <HAL_DMA_IRQHandler+0x2ee>
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4a52      	ldr	r2, [pc, #328]	; (80036b4 <HAL_DMA_IRQHandler+0x434>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d10a      	bne.n	8003584 <HAL_DMA_IRQHandler+0x304>
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	695b      	ldr	r3, [r3, #20]
 8003574:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003578:	2b00      	cmp	r3, #0
 800357a:	bf14      	ite	ne
 800357c:	2301      	movne	r3, #1
 800357e:	2300      	moveq	r3, #0
 8003580:	b2db      	uxtb	r3, r3
 8003582:	e003      	b.n	800358c <HAL_DMA_IRQHandler+0x30c>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	2300      	movs	r3, #0
 800358c:	2b00      	cmp	r3, #0
 800358e:	d00d      	beq.n	80035ac <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003594:	f003 031f 	and.w	r3, r3, #31
 8003598:	2201      	movs	r2, #1
 800359a:	409a      	lsls	r2, r3
 800359c:	6a3b      	ldr	r3, [r7, #32]
 800359e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035a4:	f043 0202 	orr.w	r2, r3, #2
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035b0:	f003 031f 	and.w	r3, r3, #31
 80035b4:	2204      	movs	r2, #4
 80035b6:	409a      	lsls	r2, r3
 80035b8:	69bb      	ldr	r3, [r7, #24]
 80035ba:	4013      	ands	r3, r2
 80035bc:	2b00      	cmp	r3, #0
 80035be:	f000 808f 	beq.w	80036e0 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4a2c      	ldr	r2, [pc, #176]	; (8003678 <HAL_DMA_IRQHandler+0x3f8>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d04a      	beq.n	8003662 <HAL_DMA_IRQHandler+0x3e2>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a2a      	ldr	r2, [pc, #168]	; (800367c <HAL_DMA_IRQHandler+0x3fc>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d045      	beq.n	8003662 <HAL_DMA_IRQHandler+0x3e2>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4a29      	ldr	r2, [pc, #164]	; (8003680 <HAL_DMA_IRQHandler+0x400>)
 80035dc:	4293      	cmp	r3, r2
 80035de:	d040      	beq.n	8003662 <HAL_DMA_IRQHandler+0x3e2>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a27      	ldr	r2, [pc, #156]	; (8003684 <HAL_DMA_IRQHandler+0x404>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d03b      	beq.n	8003662 <HAL_DMA_IRQHandler+0x3e2>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4a26      	ldr	r2, [pc, #152]	; (8003688 <HAL_DMA_IRQHandler+0x408>)
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d036      	beq.n	8003662 <HAL_DMA_IRQHandler+0x3e2>
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4a24      	ldr	r2, [pc, #144]	; (800368c <HAL_DMA_IRQHandler+0x40c>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d031      	beq.n	8003662 <HAL_DMA_IRQHandler+0x3e2>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4a23      	ldr	r2, [pc, #140]	; (8003690 <HAL_DMA_IRQHandler+0x410>)
 8003604:	4293      	cmp	r3, r2
 8003606:	d02c      	beq.n	8003662 <HAL_DMA_IRQHandler+0x3e2>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4a21      	ldr	r2, [pc, #132]	; (8003694 <HAL_DMA_IRQHandler+0x414>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d027      	beq.n	8003662 <HAL_DMA_IRQHandler+0x3e2>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a20      	ldr	r2, [pc, #128]	; (8003698 <HAL_DMA_IRQHandler+0x418>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d022      	beq.n	8003662 <HAL_DMA_IRQHandler+0x3e2>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a1e      	ldr	r2, [pc, #120]	; (800369c <HAL_DMA_IRQHandler+0x41c>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d01d      	beq.n	8003662 <HAL_DMA_IRQHandler+0x3e2>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4a1d      	ldr	r2, [pc, #116]	; (80036a0 <HAL_DMA_IRQHandler+0x420>)
 800362c:	4293      	cmp	r3, r2
 800362e:	d018      	beq.n	8003662 <HAL_DMA_IRQHandler+0x3e2>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a1b      	ldr	r2, [pc, #108]	; (80036a4 <HAL_DMA_IRQHandler+0x424>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d013      	beq.n	8003662 <HAL_DMA_IRQHandler+0x3e2>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4a1a      	ldr	r2, [pc, #104]	; (80036a8 <HAL_DMA_IRQHandler+0x428>)
 8003640:	4293      	cmp	r3, r2
 8003642:	d00e      	beq.n	8003662 <HAL_DMA_IRQHandler+0x3e2>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a18      	ldr	r2, [pc, #96]	; (80036ac <HAL_DMA_IRQHandler+0x42c>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d009      	beq.n	8003662 <HAL_DMA_IRQHandler+0x3e2>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4a17      	ldr	r2, [pc, #92]	; (80036b0 <HAL_DMA_IRQHandler+0x430>)
 8003654:	4293      	cmp	r3, r2
 8003656:	d004      	beq.n	8003662 <HAL_DMA_IRQHandler+0x3e2>
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4a15      	ldr	r2, [pc, #84]	; (80036b4 <HAL_DMA_IRQHandler+0x434>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d12a      	bne.n	80036b8 <HAL_DMA_IRQHandler+0x438>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f003 0302 	and.w	r3, r3, #2
 800366c:	2b00      	cmp	r3, #0
 800366e:	bf14      	ite	ne
 8003670:	2301      	movne	r3, #1
 8003672:	2300      	moveq	r3, #0
 8003674:	b2db      	uxtb	r3, r3
 8003676:	e023      	b.n	80036c0 <HAL_DMA_IRQHandler+0x440>
 8003678:	40020010 	.word	0x40020010
 800367c:	40020028 	.word	0x40020028
 8003680:	40020040 	.word	0x40020040
 8003684:	40020058 	.word	0x40020058
 8003688:	40020070 	.word	0x40020070
 800368c:	40020088 	.word	0x40020088
 8003690:	400200a0 	.word	0x400200a0
 8003694:	400200b8 	.word	0x400200b8
 8003698:	40020410 	.word	0x40020410
 800369c:	40020428 	.word	0x40020428
 80036a0:	40020440 	.word	0x40020440
 80036a4:	40020458 	.word	0x40020458
 80036a8:	40020470 	.word	0x40020470
 80036ac:	40020488 	.word	0x40020488
 80036b0:	400204a0 	.word	0x400204a0
 80036b4:	400204b8 	.word	0x400204b8
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	2300      	movs	r3, #0
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d00d      	beq.n	80036e0 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036c8:	f003 031f 	and.w	r3, r3, #31
 80036cc:	2204      	movs	r2, #4
 80036ce:	409a      	lsls	r2, r3
 80036d0:	6a3b      	ldr	r3, [r7, #32]
 80036d2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036d8:	f043 0204 	orr.w	r2, r3, #4
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036e4:	f003 031f 	and.w	r3, r3, #31
 80036e8:	2210      	movs	r2, #16
 80036ea:	409a      	lsls	r2, r3
 80036ec:	69bb      	ldr	r3, [r7, #24]
 80036ee:	4013      	ands	r3, r2
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	f000 80a6 	beq.w	8003842 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4a85      	ldr	r2, [pc, #532]	; (8003910 <HAL_DMA_IRQHandler+0x690>)
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d04a      	beq.n	8003796 <HAL_DMA_IRQHandler+0x516>
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4a83      	ldr	r2, [pc, #524]	; (8003914 <HAL_DMA_IRQHandler+0x694>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d045      	beq.n	8003796 <HAL_DMA_IRQHandler+0x516>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	4a82      	ldr	r2, [pc, #520]	; (8003918 <HAL_DMA_IRQHandler+0x698>)
 8003710:	4293      	cmp	r3, r2
 8003712:	d040      	beq.n	8003796 <HAL_DMA_IRQHandler+0x516>
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a80      	ldr	r2, [pc, #512]	; (800391c <HAL_DMA_IRQHandler+0x69c>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d03b      	beq.n	8003796 <HAL_DMA_IRQHandler+0x516>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4a7f      	ldr	r2, [pc, #508]	; (8003920 <HAL_DMA_IRQHandler+0x6a0>)
 8003724:	4293      	cmp	r3, r2
 8003726:	d036      	beq.n	8003796 <HAL_DMA_IRQHandler+0x516>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a7d      	ldr	r2, [pc, #500]	; (8003924 <HAL_DMA_IRQHandler+0x6a4>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d031      	beq.n	8003796 <HAL_DMA_IRQHandler+0x516>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a7c      	ldr	r2, [pc, #496]	; (8003928 <HAL_DMA_IRQHandler+0x6a8>)
 8003738:	4293      	cmp	r3, r2
 800373a:	d02c      	beq.n	8003796 <HAL_DMA_IRQHandler+0x516>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4a7a      	ldr	r2, [pc, #488]	; (800392c <HAL_DMA_IRQHandler+0x6ac>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d027      	beq.n	8003796 <HAL_DMA_IRQHandler+0x516>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4a79      	ldr	r2, [pc, #484]	; (8003930 <HAL_DMA_IRQHandler+0x6b0>)
 800374c:	4293      	cmp	r3, r2
 800374e:	d022      	beq.n	8003796 <HAL_DMA_IRQHandler+0x516>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4a77      	ldr	r2, [pc, #476]	; (8003934 <HAL_DMA_IRQHandler+0x6b4>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d01d      	beq.n	8003796 <HAL_DMA_IRQHandler+0x516>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4a76      	ldr	r2, [pc, #472]	; (8003938 <HAL_DMA_IRQHandler+0x6b8>)
 8003760:	4293      	cmp	r3, r2
 8003762:	d018      	beq.n	8003796 <HAL_DMA_IRQHandler+0x516>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a74      	ldr	r2, [pc, #464]	; (800393c <HAL_DMA_IRQHandler+0x6bc>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d013      	beq.n	8003796 <HAL_DMA_IRQHandler+0x516>
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4a73      	ldr	r2, [pc, #460]	; (8003940 <HAL_DMA_IRQHandler+0x6c0>)
 8003774:	4293      	cmp	r3, r2
 8003776:	d00e      	beq.n	8003796 <HAL_DMA_IRQHandler+0x516>
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4a71      	ldr	r2, [pc, #452]	; (8003944 <HAL_DMA_IRQHandler+0x6c4>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d009      	beq.n	8003796 <HAL_DMA_IRQHandler+0x516>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4a70      	ldr	r2, [pc, #448]	; (8003948 <HAL_DMA_IRQHandler+0x6c8>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d004      	beq.n	8003796 <HAL_DMA_IRQHandler+0x516>
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a6e      	ldr	r2, [pc, #440]	; (800394c <HAL_DMA_IRQHandler+0x6cc>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d10a      	bne.n	80037ac <HAL_DMA_IRQHandler+0x52c>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f003 0308 	and.w	r3, r3, #8
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	bf14      	ite	ne
 80037a4:	2301      	movne	r3, #1
 80037a6:	2300      	moveq	r3, #0
 80037a8:	b2db      	uxtb	r3, r3
 80037aa:	e009      	b.n	80037c0 <HAL_DMA_IRQHandler+0x540>
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f003 0304 	and.w	r3, r3, #4
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	bf14      	ite	ne
 80037ba:	2301      	movne	r3, #1
 80037bc:	2300      	moveq	r3, #0
 80037be:	b2db      	uxtb	r3, r3
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d03e      	beq.n	8003842 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037c8:	f003 031f 	and.w	r3, r3, #31
 80037cc:	2210      	movs	r2, #16
 80037ce:	409a      	lsls	r2, r3
 80037d0:	6a3b      	ldr	r3, [r7, #32]
 80037d2:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d018      	beq.n	8003814 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d108      	bne.n	8003802 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d024      	beq.n	8003842 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037fc:	6878      	ldr	r0, [r7, #4]
 80037fe:	4798      	blx	r3
 8003800:	e01f      	b.n	8003842 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003806:	2b00      	cmp	r3, #0
 8003808:	d01b      	beq.n	8003842 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800380e:	6878      	ldr	r0, [r7, #4]
 8003810:	4798      	blx	r3
 8003812:	e016      	b.n	8003842 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800381e:	2b00      	cmp	r3, #0
 8003820:	d107      	bne.n	8003832 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	681a      	ldr	r2, [r3, #0]
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f022 0208 	bic.w	r2, r2, #8
 8003830:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003836:	2b00      	cmp	r3, #0
 8003838:	d003      	beq.n	8003842 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800383e:	6878      	ldr	r0, [r7, #4]
 8003840:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003846:	f003 031f 	and.w	r3, r3, #31
 800384a:	2220      	movs	r2, #32
 800384c:	409a      	lsls	r2, r3
 800384e:	69bb      	ldr	r3, [r7, #24]
 8003850:	4013      	ands	r3, r2
 8003852:	2b00      	cmp	r3, #0
 8003854:	f000 8110 	beq.w	8003a78 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4a2c      	ldr	r2, [pc, #176]	; (8003910 <HAL_DMA_IRQHandler+0x690>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d04a      	beq.n	80038f8 <HAL_DMA_IRQHandler+0x678>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4a2b      	ldr	r2, [pc, #172]	; (8003914 <HAL_DMA_IRQHandler+0x694>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d045      	beq.n	80038f8 <HAL_DMA_IRQHandler+0x678>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a29      	ldr	r2, [pc, #164]	; (8003918 <HAL_DMA_IRQHandler+0x698>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d040      	beq.n	80038f8 <HAL_DMA_IRQHandler+0x678>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	4a28      	ldr	r2, [pc, #160]	; (800391c <HAL_DMA_IRQHandler+0x69c>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d03b      	beq.n	80038f8 <HAL_DMA_IRQHandler+0x678>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a26      	ldr	r2, [pc, #152]	; (8003920 <HAL_DMA_IRQHandler+0x6a0>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d036      	beq.n	80038f8 <HAL_DMA_IRQHandler+0x678>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4a25      	ldr	r2, [pc, #148]	; (8003924 <HAL_DMA_IRQHandler+0x6a4>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d031      	beq.n	80038f8 <HAL_DMA_IRQHandler+0x678>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4a23      	ldr	r2, [pc, #140]	; (8003928 <HAL_DMA_IRQHandler+0x6a8>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d02c      	beq.n	80038f8 <HAL_DMA_IRQHandler+0x678>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a22      	ldr	r2, [pc, #136]	; (800392c <HAL_DMA_IRQHandler+0x6ac>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d027      	beq.n	80038f8 <HAL_DMA_IRQHandler+0x678>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4a20      	ldr	r2, [pc, #128]	; (8003930 <HAL_DMA_IRQHandler+0x6b0>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d022      	beq.n	80038f8 <HAL_DMA_IRQHandler+0x678>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4a1f      	ldr	r2, [pc, #124]	; (8003934 <HAL_DMA_IRQHandler+0x6b4>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d01d      	beq.n	80038f8 <HAL_DMA_IRQHandler+0x678>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4a1d      	ldr	r2, [pc, #116]	; (8003938 <HAL_DMA_IRQHandler+0x6b8>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d018      	beq.n	80038f8 <HAL_DMA_IRQHandler+0x678>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4a1c      	ldr	r2, [pc, #112]	; (800393c <HAL_DMA_IRQHandler+0x6bc>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d013      	beq.n	80038f8 <HAL_DMA_IRQHandler+0x678>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4a1a      	ldr	r2, [pc, #104]	; (8003940 <HAL_DMA_IRQHandler+0x6c0>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d00e      	beq.n	80038f8 <HAL_DMA_IRQHandler+0x678>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4a19      	ldr	r2, [pc, #100]	; (8003944 <HAL_DMA_IRQHandler+0x6c4>)
 80038e0:	4293      	cmp	r3, r2
 80038e2:	d009      	beq.n	80038f8 <HAL_DMA_IRQHandler+0x678>
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4a17      	ldr	r2, [pc, #92]	; (8003948 <HAL_DMA_IRQHandler+0x6c8>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d004      	beq.n	80038f8 <HAL_DMA_IRQHandler+0x678>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4a16      	ldr	r2, [pc, #88]	; (800394c <HAL_DMA_IRQHandler+0x6cc>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d12b      	bne.n	8003950 <HAL_DMA_IRQHandler+0x6d0>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f003 0310 	and.w	r3, r3, #16
 8003902:	2b00      	cmp	r3, #0
 8003904:	bf14      	ite	ne
 8003906:	2301      	movne	r3, #1
 8003908:	2300      	moveq	r3, #0
 800390a:	b2db      	uxtb	r3, r3
 800390c:	e02a      	b.n	8003964 <HAL_DMA_IRQHandler+0x6e4>
 800390e:	bf00      	nop
 8003910:	40020010 	.word	0x40020010
 8003914:	40020028 	.word	0x40020028
 8003918:	40020040 	.word	0x40020040
 800391c:	40020058 	.word	0x40020058
 8003920:	40020070 	.word	0x40020070
 8003924:	40020088 	.word	0x40020088
 8003928:	400200a0 	.word	0x400200a0
 800392c:	400200b8 	.word	0x400200b8
 8003930:	40020410 	.word	0x40020410
 8003934:	40020428 	.word	0x40020428
 8003938:	40020440 	.word	0x40020440
 800393c:	40020458 	.word	0x40020458
 8003940:	40020470 	.word	0x40020470
 8003944:	40020488 	.word	0x40020488
 8003948:	400204a0 	.word	0x400204a0
 800394c:	400204b8 	.word	0x400204b8
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f003 0302 	and.w	r3, r3, #2
 800395a:	2b00      	cmp	r3, #0
 800395c:	bf14      	ite	ne
 800395e:	2301      	movne	r3, #1
 8003960:	2300      	moveq	r3, #0
 8003962:	b2db      	uxtb	r3, r3
 8003964:	2b00      	cmp	r3, #0
 8003966:	f000 8087 	beq.w	8003a78 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800396e:	f003 031f 	and.w	r3, r3, #31
 8003972:	2220      	movs	r2, #32
 8003974:	409a      	lsls	r2, r3
 8003976:	6a3b      	ldr	r3, [r7, #32]
 8003978:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003980:	b2db      	uxtb	r3, r3
 8003982:	2b04      	cmp	r3, #4
 8003984:	d139      	bne.n	80039fa <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	681a      	ldr	r2, [r3, #0]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f022 0216 	bic.w	r2, r2, #22
 8003994:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	695a      	ldr	r2, [r3, #20]
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80039a4:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d103      	bne.n	80039b6 <HAL_DMA_IRQHandler+0x736>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d007      	beq.n	80039c6 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	681a      	ldr	r2, [r3, #0]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f022 0208 	bic.w	r2, r2, #8
 80039c4:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039ca:	f003 031f 	and.w	r3, r3, #31
 80039ce:	223f      	movs	r2, #63	; 0x3f
 80039d0:	409a      	lsls	r2, r3
 80039d2:	6a3b      	ldr	r3, [r7, #32]
 80039d4:	609a      	str	r2, [r3, #8]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2200      	movs	r2, #0
 80039da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2201      	movs	r2, #1
 80039e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          if(hdma->XferAbortCallback != NULL)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	f000 834a 	beq.w	8004084 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039f4:	6878      	ldr	r0, [r7, #4]
 80039f6:	4798      	blx	r3
          }
          return;
 80039f8:	e344      	b.n	8004084 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d018      	beq.n	8003a3a <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d108      	bne.n	8003a28 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d02c      	beq.n	8003a78 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a22:	6878      	ldr	r0, [r7, #4]
 8003a24:	4798      	blx	r3
 8003a26:	e027      	b.n	8003a78 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d023      	beq.n	8003a78 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a34:	6878      	ldr	r0, [r7, #4]
 8003a36:	4798      	blx	r3
 8003a38:	e01e      	b.n	8003a78 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d10f      	bne.n	8003a68 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	681a      	ldr	r2, [r3, #0]
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f022 0210 	bic.w	r2, r2, #16
 8003a56:	601a      	str	r2, [r3, #0]

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2201      	movs	r2, #1
 8003a64:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          }

          if(hdma->XferCpltCallback != NULL)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d003      	beq.n	8003a78 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a74:	6878      	ldr	r0, [r7, #4]
 8003a76:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	f000 8306 	beq.w	800408e <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a86:	f003 0301 	and.w	r3, r3, #1
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	f000 8088 	beq.w	8003ba0 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2204      	movs	r2, #4
 8003a94:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	4a7a      	ldr	r2, [pc, #488]	; (8003c88 <HAL_DMA_IRQHandler+0xa08>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d04a      	beq.n	8003b38 <HAL_DMA_IRQHandler+0x8b8>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	4a79      	ldr	r2, [pc, #484]	; (8003c8c <HAL_DMA_IRQHandler+0xa0c>)
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	d045      	beq.n	8003b38 <HAL_DMA_IRQHandler+0x8b8>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	4a77      	ldr	r2, [pc, #476]	; (8003c90 <HAL_DMA_IRQHandler+0xa10>)
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d040      	beq.n	8003b38 <HAL_DMA_IRQHandler+0x8b8>
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	4a76      	ldr	r2, [pc, #472]	; (8003c94 <HAL_DMA_IRQHandler+0xa14>)
 8003abc:	4293      	cmp	r3, r2
 8003abe:	d03b      	beq.n	8003b38 <HAL_DMA_IRQHandler+0x8b8>
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	4a74      	ldr	r2, [pc, #464]	; (8003c98 <HAL_DMA_IRQHandler+0xa18>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d036      	beq.n	8003b38 <HAL_DMA_IRQHandler+0x8b8>
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	4a73      	ldr	r2, [pc, #460]	; (8003c9c <HAL_DMA_IRQHandler+0xa1c>)
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	d031      	beq.n	8003b38 <HAL_DMA_IRQHandler+0x8b8>
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4a71      	ldr	r2, [pc, #452]	; (8003ca0 <HAL_DMA_IRQHandler+0xa20>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d02c      	beq.n	8003b38 <HAL_DMA_IRQHandler+0x8b8>
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	4a70      	ldr	r2, [pc, #448]	; (8003ca4 <HAL_DMA_IRQHandler+0xa24>)
 8003ae4:	4293      	cmp	r3, r2
 8003ae6:	d027      	beq.n	8003b38 <HAL_DMA_IRQHandler+0x8b8>
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	4a6e      	ldr	r2, [pc, #440]	; (8003ca8 <HAL_DMA_IRQHandler+0xa28>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d022      	beq.n	8003b38 <HAL_DMA_IRQHandler+0x8b8>
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4a6d      	ldr	r2, [pc, #436]	; (8003cac <HAL_DMA_IRQHandler+0xa2c>)
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d01d      	beq.n	8003b38 <HAL_DMA_IRQHandler+0x8b8>
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4a6b      	ldr	r2, [pc, #428]	; (8003cb0 <HAL_DMA_IRQHandler+0xa30>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d018      	beq.n	8003b38 <HAL_DMA_IRQHandler+0x8b8>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4a6a      	ldr	r2, [pc, #424]	; (8003cb4 <HAL_DMA_IRQHandler+0xa34>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d013      	beq.n	8003b38 <HAL_DMA_IRQHandler+0x8b8>
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	4a68      	ldr	r2, [pc, #416]	; (8003cb8 <HAL_DMA_IRQHandler+0xa38>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d00e      	beq.n	8003b38 <HAL_DMA_IRQHandler+0x8b8>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4a67      	ldr	r2, [pc, #412]	; (8003cbc <HAL_DMA_IRQHandler+0xa3c>)
 8003b20:	4293      	cmp	r3, r2
 8003b22:	d009      	beq.n	8003b38 <HAL_DMA_IRQHandler+0x8b8>
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4a65      	ldr	r2, [pc, #404]	; (8003cc0 <HAL_DMA_IRQHandler+0xa40>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d004      	beq.n	8003b38 <HAL_DMA_IRQHandler+0x8b8>
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4a64      	ldr	r2, [pc, #400]	; (8003cc4 <HAL_DMA_IRQHandler+0xa44>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d108      	bne.n	8003b4a <HAL_DMA_IRQHandler+0x8ca>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	681a      	ldr	r2, [r3, #0]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f022 0201 	bic.w	r2, r2, #1
 8003b46:	601a      	str	r2, [r3, #0]
 8003b48:	e007      	b.n	8003b5a <HAL_DMA_IRQHandler+0x8da>
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	681a      	ldr	r2, [r3, #0]
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f022 0201 	bic.w	r2, r2, #1
 8003b58:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	3301      	adds	r3, #1
 8003b5e:	60fb      	str	r3, [r7, #12]
 8003b60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b62:	429a      	cmp	r2, r3
 8003b64:	d307      	bcc.n	8003b76 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f003 0301 	and.w	r3, r3, #1
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d1f2      	bne.n	8003b5a <HAL_DMA_IRQHandler+0x8da>
 8003b74:	e000      	b.n	8003b78 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8003b76:	bf00      	nop

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f003 0301 	and.w	r3, r3, #1
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d004      	beq.n	8003b98 <HAL_DMA_IRQHandler+0x918>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2203      	movs	r2, #3
 8003b92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8003b96:	e003      	b.n	8003ba0 <HAL_DMA_IRQHandler+0x920>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }
      }

      if(hdma->XferErrorCallback != NULL)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	f000 8272 	beq.w	800408e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bae:	6878      	ldr	r0, [r7, #4]
 8003bb0:	4798      	blx	r3
 8003bb2:	e26c      	b.n	800408e <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a43      	ldr	r2, [pc, #268]	; (8003cc8 <HAL_DMA_IRQHandler+0xa48>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d022      	beq.n	8003c04 <HAL_DMA_IRQHandler+0x984>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4a42      	ldr	r2, [pc, #264]	; (8003ccc <HAL_DMA_IRQHandler+0xa4c>)
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	d01d      	beq.n	8003c04 <HAL_DMA_IRQHandler+0x984>
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a40      	ldr	r2, [pc, #256]	; (8003cd0 <HAL_DMA_IRQHandler+0xa50>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d018      	beq.n	8003c04 <HAL_DMA_IRQHandler+0x984>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a3f      	ldr	r2, [pc, #252]	; (8003cd4 <HAL_DMA_IRQHandler+0xa54>)
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d013      	beq.n	8003c04 <HAL_DMA_IRQHandler+0x984>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a3d      	ldr	r2, [pc, #244]	; (8003cd8 <HAL_DMA_IRQHandler+0xa58>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d00e      	beq.n	8003c04 <HAL_DMA_IRQHandler+0x984>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4a3c      	ldr	r2, [pc, #240]	; (8003cdc <HAL_DMA_IRQHandler+0xa5c>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d009      	beq.n	8003c04 <HAL_DMA_IRQHandler+0x984>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4a3a      	ldr	r2, [pc, #232]	; (8003ce0 <HAL_DMA_IRQHandler+0xa60>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d004      	beq.n	8003c04 <HAL_DMA_IRQHandler+0x984>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4a39      	ldr	r2, [pc, #228]	; (8003ce4 <HAL_DMA_IRQHandler+0xa64>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d101      	bne.n	8003c08 <HAL_DMA_IRQHandler+0x988>
 8003c04:	2301      	movs	r3, #1
 8003c06:	e000      	b.n	8003c0a <HAL_DMA_IRQHandler+0x98a>
 8003c08:	2300      	movs	r3, #0
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	f000 823f 	beq.w	800408e <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c1c:	f003 031f 	and.w	r3, r3, #31
 8003c20:	2204      	movs	r2, #4
 8003c22:	409a      	lsls	r2, r3
 8003c24:	697b      	ldr	r3, [r7, #20]
 8003c26:	4013      	ands	r3, r2
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	f000 80cd 	beq.w	8003dc8 <HAL_DMA_IRQHandler+0xb48>
 8003c2e:	693b      	ldr	r3, [r7, #16]
 8003c30:	f003 0304 	and.w	r3, r3, #4
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	f000 80c7 	beq.w	8003dc8 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c3e:	f003 031f 	and.w	r3, r3, #31
 8003c42:	2204      	movs	r2, #4
 8003c44:	409a      	lsls	r2, r3
 8003c46:	69fb      	ldr	r3, [r7, #28]
 8003c48:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003c4a:	693b      	ldr	r3, [r7, #16]
 8003c4c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d049      	beq.n	8003ce8 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003c54:	693b      	ldr	r3, [r7, #16]
 8003c56:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d109      	bne.n	8003c72 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	f000 8210 	beq.w	8004088 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c6c:	6878      	ldr	r0, [r7, #4]
 8003c6e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003c70:	e20a      	b.n	8004088 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	f000 8206 	beq.w	8004088 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c80:	6878      	ldr	r0, [r7, #4]
 8003c82:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003c84:	e200      	b.n	8004088 <HAL_DMA_IRQHandler+0xe08>
 8003c86:	bf00      	nop
 8003c88:	40020010 	.word	0x40020010
 8003c8c:	40020028 	.word	0x40020028
 8003c90:	40020040 	.word	0x40020040
 8003c94:	40020058 	.word	0x40020058
 8003c98:	40020070 	.word	0x40020070
 8003c9c:	40020088 	.word	0x40020088
 8003ca0:	400200a0 	.word	0x400200a0
 8003ca4:	400200b8 	.word	0x400200b8
 8003ca8:	40020410 	.word	0x40020410
 8003cac:	40020428 	.word	0x40020428
 8003cb0:	40020440 	.word	0x40020440
 8003cb4:	40020458 	.word	0x40020458
 8003cb8:	40020470 	.word	0x40020470
 8003cbc:	40020488 	.word	0x40020488
 8003cc0:	400204a0 	.word	0x400204a0
 8003cc4:	400204b8 	.word	0x400204b8
 8003cc8:	58025408 	.word	0x58025408
 8003ccc:	5802541c 	.word	0x5802541c
 8003cd0:	58025430 	.word	0x58025430
 8003cd4:	58025444 	.word	0x58025444
 8003cd8:	58025458 	.word	0x58025458
 8003cdc:	5802546c 	.word	0x5802546c
 8003ce0:	58025480 	.word	0x58025480
 8003ce4:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003ce8:	693b      	ldr	r3, [r7, #16]
 8003cea:	f003 0320 	and.w	r3, r3, #32
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d160      	bne.n	8003db4 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4a8c      	ldr	r2, [pc, #560]	; (8003f28 <HAL_DMA_IRQHandler+0xca8>)
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	d04a      	beq.n	8003d92 <HAL_DMA_IRQHandler+0xb12>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4a8a      	ldr	r2, [pc, #552]	; (8003f2c <HAL_DMA_IRQHandler+0xcac>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d045      	beq.n	8003d92 <HAL_DMA_IRQHandler+0xb12>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4a89      	ldr	r2, [pc, #548]	; (8003f30 <HAL_DMA_IRQHandler+0xcb0>)
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d040      	beq.n	8003d92 <HAL_DMA_IRQHandler+0xb12>
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4a87      	ldr	r2, [pc, #540]	; (8003f34 <HAL_DMA_IRQHandler+0xcb4>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d03b      	beq.n	8003d92 <HAL_DMA_IRQHandler+0xb12>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4a86      	ldr	r2, [pc, #536]	; (8003f38 <HAL_DMA_IRQHandler+0xcb8>)
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d036      	beq.n	8003d92 <HAL_DMA_IRQHandler+0xb12>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a84      	ldr	r2, [pc, #528]	; (8003f3c <HAL_DMA_IRQHandler+0xcbc>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d031      	beq.n	8003d92 <HAL_DMA_IRQHandler+0xb12>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4a83      	ldr	r2, [pc, #524]	; (8003f40 <HAL_DMA_IRQHandler+0xcc0>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d02c      	beq.n	8003d92 <HAL_DMA_IRQHandler+0xb12>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a81      	ldr	r2, [pc, #516]	; (8003f44 <HAL_DMA_IRQHandler+0xcc4>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d027      	beq.n	8003d92 <HAL_DMA_IRQHandler+0xb12>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a80      	ldr	r2, [pc, #512]	; (8003f48 <HAL_DMA_IRQHandler+0xcc8>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d022      	beq.n	8003d92 <HAL_DMA_IRQHandler+0xb12>
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4a7e      	ldr	r2, [pc, #504]	; (8003f4c <HAL_DMA_IRQHandler+0xccc>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d01d      	beq.n	8003d92 <HAL_DMA_IRQHandler+0xb12>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4a7d      	ldr	r2, [pc, #500]	; (8003f50 <HAL_DMA_IRQHandler+0xcd0>)
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d018      	beq.n	8003d92 <HAL_DMA_IRQHandler+0xb12>
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4a7b      	ldr	r2, [pc, #492]	; (8003f54 <HAL_DMA_IRQHandler+0xcd4>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d013      	beq.n	8003d92 <HAL_DMA_IRQHandler+0xb12>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4a7a      	ldr	r2, [pc, #488]	; (8003f58 <HAL_DMA_IRQHandler+0xcd8>)
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d00e      	beq.n	8003d92 <HAL_DMA_IRQHandler+0xb12>
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a78      	ldr	r2, [pc, #480]	; (8003f5c <HAL_DMA_IRQHandler+0xcdc>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d009      	beq.n	8003d92 <HAL_DMA_IRQHandler+0xb12>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	4a77      	ldr	r2, [pc, #476]	; (8003f60 <HAL_DMA_IRQHandler+0xce0>)
 8003d84:	4293      	cmp	r3, r2
 8003d86:	d004      	beq.n	8003d92 <HAL_DMA_IRQHandler+0xb12>
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4a75      	ldr	r2, [pc, #468]	; (8003f64 <HAL_DMA_IRQHandler+0xce4>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d108      	bne.n	8003da4 <HAL_DMA_IRQHandler+0xb24>
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	681a      	ldr	r2, [r3, #0]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f022 0208 	bic.w	r2, r2, #8
 8003da0:	601a      	str	r2, [r3, #0]
 8003da2:	e007      	b.n	8003db4 <HAL_DMA_IRQHandler+0xb34>
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	681a      	ldr	r2, [r3, #0]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f022 0204 	bic.w	r2, r2, #4
 8003db2:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	f000 8165 	beq.w	8004088 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc2:	6878      	ldr	r0, [r7, #4]
 8003dc4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003dc6:	e15f      	b.n	8004088 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dcc:	f003 031f 	and.w	r3, r3, #31
 8003dd0:	2202      	movs	r2, #2
 8003dd2:	409a      	lsls	r2, r3
 8003dd4:	697b      	ldr	r3, [r7, #20]
 8003dd6:	4013      	ands	r3, r2
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	f000 80c5 	beq.w	8003f68 <HAL_DMA_IRQHandler+0xce8>
 8003dde:	693b      	ldr	r3, [r7, #16]
 8003de0:	f003 0302 	and.w	r3, r3, #2
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	f000 80bf 	beq.w	8003f68 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dee:	f003 031f 	and.w	r3, r3, #31
 8003df2:	2202      	movs	r2, #2
 8003df4:	409a      	lsls	r2, r3
 8003df6:	69fb      	ldr	r3, [r7, #28]
 8003df8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003dfa:	693b      	ldr	r3, [r7, #16]
 8003dfc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d018      	beq.n	8003e36 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003e04:	693b      	ldr	r3, [r7, #16]
 8003e06:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d109      	bne.n	8003e22 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	f000 813a 	beq.w	800408c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e1c:	6878      	ldr	r0, [r7, #4]
 8003e1e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003e20:	e134      	b.n	800408c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	f000 8130 	beq.w	800408c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e30:	6878      	ldr	r0, [r7, #4]
 8003e32:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003e34:	e12a      	b.n	800408c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003e36:	693b      	ldr	r3, [r7, #16]
 8003e38:	f003 0320 	and.w	r3, r3, #32
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d168      	bne.n	8003f12 <HAL_DMA_IRQHandler+0xc92>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4a38      	ldr	r2, [pc, #224]	; (8003f28 <HAL_DMA_IRQHandler+0xca8>)
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d04a      	beq.n	8003ee0 <HAL_DMA_IRQHandler+0xc60>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4a37      	ldr	r2, [pc, #220]	; (8003f2c <HAL_DMA_IRQHandler+0xcac>)
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d045      	beq.n	8003ee0 <HAL_DMA_IRQHandler+0xc60>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4a35      	ldr	r2, [pc, #212]	; (8003f30 <HAL_DMA_IRQHandler+0xcb0>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d040      	beq.n	8003ee0 <HAL_DMA_IRQHandler+0xc60>
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	4a34      	ldr	r2, [pc, #208]	; (8003f34 <HAL_DMA_IRQHandler+0xcb4>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d03b      	beq.n	8003ee0 <HAL_DMA_IRQHandler+0xc60>
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a32      	ldr	r2, [pc, #200]	; (8003f38 <HAL_DMA_IRQHandler+0xcb8>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d036      	beq.n	8003ee0 <HAL_DMA_IRQHandler+0xc60>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4a31      	ldr	r2, [pc, #196]	; (8003f3c <HAL_DMA_IRQHandler+0xcbc>)
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	d031      	beq.n	8003ee0 <HAL_DMA_IRQHandler+0xc60>
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4a2f      	ldr	r2, [pc, #188]	; (8003f40 <HAL_DMA_IRQHandler+0xcc0>)
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d02c      	beq.n	8003ee0 <HAL_DMA_IRQHandler+0xc60>
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4a2e      	ldr	r2, [pc, #184]	; (8003f44 <HAL_DMA_IRQHandler+0xcc4>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d027      	beq.n	8003ee0 <HAL_DMA_IRQHandler+0xc60>
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4a2c      	ldr	r2, [pc, #176]	; (8003f48 <HAL_DMA_IRQHandler+0xcc8>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d022      	beq.n	8003ee0 <HAL_DMA_IRQHandler+0xc60>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4a2b      	ldr	r2, [pc, #172]	; (8003f4c <HAL_DMA_IRQHandler+0xccc>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d01d      	beq.n	8003ee0 <HAL_DMA_IRQHandler+0xc60>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	4a29      	ldr	r2, [pc, #164]	; (8003f50 <HAL_DMA_IRQHandler+0xcd0>)
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d018      	beq.n	8003ee0 <HAL_DMA_IRQHandler+0xc60>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4a28      	ldr	r2, [pc, #160]	; (8003f54 <HAL_DMA_IRQHandler+0xcd4>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d013      	beq.n	8003ee0 <HAL_DMA_IRQHandler+0xc60>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a26      	ldr	r2, [pc, #152]	; (8003f58 <HAL_DMA_IRQHandler+0xcd8>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d00e      	beq.n	8003ee0 <HAL_DMA_IRQHandler+0xc60>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4a25      	ldr	r2, [pc, #148]	; (8003f5c <HAL_DMA_IRQHandler+0xcdc>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d009      	beq.n	8003ee0 <HAL_DMA_IRQHandler+0xc60>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a23      	ldr	r2, [pc, #140]	; (8003f60 <HAL_DMA_IRQHandler+0xce0>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d004      	beq.n	8003ee0 <HAL_DMA_IRQHandler+0xc60>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4a22      	ldr	r2, [pc, #136]	; (8003f64 <HAL_DMA_IRQHandler+0xce4>)
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d108      	bne.n	8003ef2 <HAL_DMA_IRQHandler+0xc72>
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	681a      	ldr	r2, [r3, #0]
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f022 0214 	bic.w	r2, r2, #20
 8003eee:	601a      	str	r2, [r3, #0]
 8003ef0:	e007      	b.n	8003f02 <HAL_DMA_IRQHandler+0xc82>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	681a      	ldr	r2, [r3, #0]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f022 020a 	bic.w	r2, r2, #10
 8003f00:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2200      	movs	r2, #0
 8003f06:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2201      	movs	r2, #1
 8003f0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	f000 80b8 	beq.w	800408c <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f20:	6878      	ldr	r0, [r7, #4]
 8003f22:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003f24:	e0b2      	b.n	800408c <HAL_DMA_IRQHandler+0xe0c>
 8003f26:	bf00      	nop
 8003f28:	40020010 	.word	0x40020010
 8003f2c:	40020028 	.word	0x40020028
 8003f30:	40020040 	.word	0x40020040
 8003f34:	40020058 	.word	0x40020058
 8003f38:	40020070 	.word	0x40020070
 8003f3c:	40020088 	.word	0x40020088
 8003f40:	400200a0 	.word	0x400200a0
 8003f44:	400200b8 	.word	0x400200b8
 8003f48:	40020410 	.word	0x40020410
 8003f4c:	40020428 	.word	0x40020428
 8003f50:	40020440 	.word	0x40020440
 8003f54:	40020458 	.word	0x40020458
 8003f58:	40020470 	.word	0x40020470
 8003f5c:	40020488 	.word	0x40020488
 8003f60:	400204a0 	.word	0x400204a0
 8003f64:	400204b8 	.word	0x400204b8
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f6c:	f003 031f 	and.w	r3, r3, #31
 8003f70:	2208      	movs	r2, #8
 8003f72:	409a      	lsls	r2, r3
 8003f74:	697b      	ldr	r3, [r7, #20]
 8003f76:	4013      	ands	r3, r2
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	f000 8088 	beq.w	800408e <HAL_DMA_IRQHandler+0xe0e>
 8003f7e:	693b      	ldr	r3, [r7, #16]
 8003f80:	f003 0308 	and.w	r3, r3, #8
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	f000 8082 	beq.w	800408e <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4a41      	ldr	r2, [pc, #260]	; (8004094 <HAL_DMA_IRQHandler+0xe14>)
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d04a      	beq.n	800402a <HAL_DMA_IRQHandler+0xdaa>
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4a3f      	ldr	r2, [pc, #252]	; (8004098 <HAL_DMA_IRQHandler+0xe18>)
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d045      	beq.n	800402a <HAL_DMA_IRQHandler+0xdaa>
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4a3e      	ldr	r2, [pc, #248]	; (800409c <HAL_DMA_IRQHandler+0xe1c>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d040      	beq.n	800402a <HAL_DMA_IRQHandler+0xdaa>
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4a3c      	ldr	r2, [pc, #240]	; (80040a0 <HAL_DMA_IRQHandler+0xe20>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d03b      	beq.n	800402a <HAL_DMA_IRQHandler+0xdaa>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	4a3b      	ldr	r2, [pc, #236]	; (80040a4 <HAL_DMA_IRQHandler+0xe24>)
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d036      	beq.n	800402a <HAL_DMA_IRQHandler+0xdaa>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4a39      	ldr	r2, [pc, #228]	; (80040a8 <HAL_DMA_IRQHandler+0xe28>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d031      	beq.n	800402a <HAL_DMA_IRQHandler+0xdaa>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4a38      	ldr	r2, [pc, #224]	; (80040ac <HAL_DMA_IRQHandler+0xe2c>)
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d02c      	beq.n	800402a <HAL_DMA_IRQHandler+0xdaa>
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4a36      	ldr	r2, [pc, #216]	; (80040b0 <HAL_DMA_IRQHandler+0xe30>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d027      	beq.n	800402a <HAL_DMA_IRQHandler+0xdaa>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4a35      	ldr	r2, [pc, #212]	; (80040b4 <HAL_DMA_IRQHandler+0xe34>)
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d022      	beq.n	800402a <HAL_DMA_IRQHandler+0xdaa>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4a33      	ldr	r2, [pc, #204]	; (80040b8 <HAL_DMA_IRQHandler+0xe38>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d01d      	beq.n	800402a <HAL_DMA_IRQHandler+0xdaa>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	4a32      	ldr	r2, [pc, #200]	; (80040bc <HAL_DMA_IRQHandler+0xe3c>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d018      	beq.n	800402a <HAL_DMA_IRQHandler+0xdaa>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4a30      	ldr	r2, [pc, #192]	; (80040c0 <HAL_DMA_IRQHandler+0xe40>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d013      	beq.n	800402a <HAL_DMA_IRQHandler+0xdaa>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4a2f      	ldr	r2, [pc, #188]	; (80040c4 <HAL_DMA_IRQHandler+0xe44>)
 8004008:	4293      	cmp	r3, r2
 800400a:	d00e      	beq.n	800402a <HAL_DMA_IRQHandler+0xdaa>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a2d      	ldr	r2, [pc, #180]	; (80040c8 <HAL_DMA_IRQHandler+0xe48>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d009      	beq.n	800402a <HAL_DMA_IRQHandler+0xdaa>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4a2c      	ldr	r2, [pc, #176]	; (80040cc <HAL_DMA_IRQHandler+0xe4c>)
 800401c:	4293      	cmp	r3, r2
 800401e:	d004      	beq.n	800402a <HAL_DMA_IRQHandler+0xdaa>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a2a      	ldr	r2, [pc, #168]	; (80040d0 <HAL_DMA_IRQHandler+0xe50>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d108      	bne.n	800403c <HAL_DMA_IRQHandler+0xdbc>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	681a      	ldr	r2, [r3, #0]
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f022 021c 	bic.w	r2, r2, #28
 8004038:	601a      	str	r2, [r3, #0]
 800403a:	e007      	b.n	800404c <HAL_DMA_IRQHandler+0xdcc>
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	681a      	ldr	r2, [r3, #0]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f022 020e 	bic.w	r2, r2, #14
 800404a:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004050:	f003 031f 	and.w	r3, r3, #31
 8004054:	2201      	movs	r2, #1
 8004056:	409a      	lsls	r2, r3
 8004058:	69fb      	ldr	r3, [r7, #28]
 800405a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2201      	movs	r2, #1
 8004060:	655a      	str	r2, [r3, #84]	; 0x54

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2200      	movs	r2, #0
 8004066:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2201      	movs	r2, #1
 800406e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      if (hdma->XferErrorCallback != NULL)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004076:	2b00      	cmp	r3, #0
 8004078:	d009      	beq.n	800408e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800407e:	6878      	ldr	r0, [r7, #4]
 8004080:	4798      	blx	r3
 8004082:	e004      	b.n	800408e <HAL_DMA_IRQHandler+0xe0e>
          return;
 8004084:	bf00      	nop
 8004086:	e002      	b.n	800408e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004088:	bf00      	nop
 800408a:	e000      	b.n	800408e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800408c:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800408e:	3728      	adds	r7, #40	; 0x28
 8004090:	46bd      	mov	sp, r7
 8004092:	bd80      	pop	{r7, pc}
 8004094:	40020010 	.word	0x40020010
 8004098:	40020028 	.word	0x40020028
 800409c:	40020040 	.word	0x40020040
 80040a0:	40020058 	.word	0x40020058
 80040a4:	40020070 	.word	0x40020070
 80040a8:	40020088 	.word	0x40020088
 80040ac:	400200a0 	.word	0x400200a0
 80040b0:	400200b8 	.word	0x400200b8
 80040b4:	40020410 	.word	0x40020410
 80040b8:	40020428 	.word	0x40020428
 80040bc:	40020440 	.word	0x40020440
 80040c0:	40020458 	.word	0x40020458
 80040c4:	40020470 	.word	0x40020470
 80040c8:	40020488 	.word	0x40020488
 80040cc:	400204a0 	.word	0x400204a0
 80040d0:	400204b8 	.word	0x400204b8

080040d4 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80040d4:	b480      	push	{r7}
 80040d6:	b083      	sub	sp, #12
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 80040e0:	4618      	mov	r0, r3
 80040e2:	370c      	adds	r7, #12
 80040e4:	46bd      	mov	sp, r7
 80040e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ea:	4770      	bx	lr

080040ec <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80040ec:	b480      	push	{r7}
 80040ee:	b087      	sub	sp, #28
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	60f8      	str	r0, [r7, #12]
 80040f4:	60b9      	str	r1, [r7, #8]
 80040f6:	607a      	str	r2, [r7, #4]
 80040f8:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040fe:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004104:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4a84      	ldr	r2, [pc, #528]	; (800431c <DMA_SetConfig+0x230>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d072      	beq.n	80041f6 <DMA_SetConfig+0x10a>
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a82      	ldr	r2, [pc, #520]	; (8004320 <DMA_SetConfig+0x234>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d06d      	beq.n	80041f6 <DMA_SetConfig+0x10a>
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4a81      	ldr	r2, [pc, #516]	; (8004324 <DMA_SetConfig+0x238>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d068      	beq.n	80041f6 <DMA_SetConfig+0x10a>
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4a7f      	ldr	r2, [pc, #508]	; (8004328 <DMA_SetConfig+0x23c>)
 800412a:	4293      	cmp	r3, r2
 800412c:	d063      	beq.n	80041f6 <DMA_SetConfig+0x10a>
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4a7e      	ldr	r2, [pc, #504]	; (800432c <DMA_SetConfig+0x240>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d05e      	beq.n	80041f6 <DMA_SetConfig+0x10a>
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4a7c      	ldr	r2, [pc, #496]	; (8004330 <DMA_SetConfig+0x244>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d059      	beq.n	80041f6 <DMA_SetConfig+0x10a>
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	4a7b      	ldr	r2, [pc, #492]	; (8004334 <DMA_SetConfig+0x248>)
 8004148:	4293      	cmp	r3, r2
 800414a:	d054      	beq.n	80041f6 <DMA_SetConfig+0x10a>
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a79      	ldr	r2, [pc, #484]	; (8004338 <DMA_SetConfig+0x24c>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d04f      	beq.n	80041f6 <DMA_SetConfig+0x10a>
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4a78      	ldr	r2, [pc, #480]	; (800433c <DMA_SetConfig+0x250>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d04a      	beq.n	80041f6 <DMA_SetConfig+0x10a>
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a76      	ldr	r2, [pc, #472]	; (8004340 <DMA_SetConfig+0x254>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d045      	beq.n	80041f6 <DMA_SetConfig+0x10a>
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4a75      	ldr	r2, [pc, #468]	; (8004344 <DMA_SetConfig+0x258>)
 8004170:	4293      	cmp	r3, r2
 8004172:	d040      	beq.n	80041f6 <DMA_SetConfig+0x10a>
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4a73      	ldr	r2, [pc, #460]	; (8004348 <DMA_SetConfig+0x25c>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d03b      	beq.n	80041f6 <DMA_SetConfig+0x10a>
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	4a72      	ldr	r2, [pc, #456]	; (800434c <DMA_SetConfig+0x260>)
 8004184:	4293      	cmp	r3, r2
 8004186:	d036      	beq.n	80041f6 <DMA_SetConfig+0x10a>
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a70      	ldr	r2, [pc, #448]	; (8004350 <DMA_SetConfig+0x264>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d031      	beq.n	80041f6 <DMA_SetConfig+0x10a>
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4a6f      	ldr	r2, [pc, #444]	; (8004354 <DMA_SetConfig+0x268>)
 8004198:	4293      	cmp	r3, r2
 800419a:	d02c      	beq.n	80041f6 <DMA_SetConfig+0x10a>
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4a6d      	ldr	r2, [pc, #436]	; (8004358 <DMA_SetConfig+0x26c>)
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d027      	beq.n	80041f6 <DMA_SetConfig+0x10a>
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	4a6c      	ldr	r2, [pc, #432]	; (800435c <DMA_SetConfig+0x270>)
 80041ac:	4293      	cmp	r3, r2
 80041ae:	d022      	beq.n	80041f6 <DMA_SetConfig+0x10a>
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4a6a      	ldr	r2, [pc, #424]	; (8004360 <DMA_SetConfig+0x274>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d01d      	beq.n	80041f6 <DMA_SetConfig+0x10a>
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	4a69      	ldr	r2, [pc, #420]	; (8004364 <DMA_SetConfig+0x278>)
 80041c0:	4293      	cmp	r3, r2
 80041c2:	d018      	beq.n	80041f6 <DMA_SetConfig+0x10a>
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	4a67      	ldr	r2, [pc, #412]	; (8004368 <DMA_SetConfig+0x27c>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d013      	beq.n	80041f6 <DMA_SetConfig+0x10a>
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	4a66      	ldr	r2, [pc, #408]	; (800436c <DMA_SetConfig+0x280>)
 80041d4:	4293      	cmp	r3, r2
 80041d6:	d00e      	beq.n	80041f6 <DMA_SetConfig+0x10a>
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	4a64      	ldr	r2, [pc, #400]	; (8004370 <DMA_SetConfig+0x284>)
 80041de:	4293      	cmp	r3, r2
 80041e0:	d009      	beq.n	80041f6 <DMA_SetConfig+0x10a>
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	4a63      	ldr	r2, [pc, #396]	; (8004374 <DMA_SetConfig+0x288>)
 80041e8:	4293      	cmp	r3, r2
 80041ea:	d004      	beq.n	80041f6 <DMA_SetConfig+0x10a>
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	4a61      	ldr	r2, [pc, #388]	; (8004378 <DMA_SetConfig+0x28c>)
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d101      	bne.n	80041fa <DMA_SetConfig+0x10e>
 80041f6:	2301      	movs	r3, #1
 80041f8:	e000      	b.n	80041fc <DMA_SetConfig+0x110>
 80041fa:	2300      	movs	r3, #0
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d00d      	beq.n	800421c <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004204:	68fa      	ldr	r2, [r7, #12]
 8004206:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8004208:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800420e:	2b00      	cmp	r3, #0
 8004210:	d004      	beq.n	800421c <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004216:	68fa      	ldr	r2, [r7, #12]
 8004218:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800421a:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4a3e      	ldr	r2, [pc, #248]	; (800431c <DMA_SetConfig+0x230>)
 8004222:	4293      	cmp	r3, r2
 8004224:	d04a      	beq.n	80042bc <DMA_SetConfig+0x1d0>
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	4a3d      	ldr	r2, [pc, #244]	; (8004320 <DMA_SetConfig+0x234>)
 800422c:	4293      	cmp	r3, r2
 800422e:	d045      	beq.n	80042bc <DMA_SetConfig+0x1d0>
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a3b      	ldr	r2, [pc, #236]	; (8004324 <DMA_SetConfig+0x238>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d040      	beq.n	80042bc <DMA_SetConfig+0x1d0>
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4a3a      	ldr	r2, [pc, #232]	; (8004328 <DMA_SetConfig+0x23c>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d03b      	beq.n	80042bc <DMA_SetConfig+0x1d0>
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a38      	ldr	r2, [pc, #224]	; (800432c <DMA_SetConfig+0x240>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d036      	beq.n	80042bc <DMA_SetConfig+0x1d0>
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a37      	ldr	r2, [pc, #220]	; (8004330 <DMA_SetConfig+0x244>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d031      	beq.n	80042bc <DMA_SetConfig+0x1d0>
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a35      	ldr	r2, [pc, #212]	; (8004334 <DMA_SetConfig+0x248>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d02c      	beq.n	80042bc <DMA_SetConfig+0x1d0>
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	4a34      	ldr	r2, [pc, #208]	; (8004338 <DMA_SetConfig+0x24c>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d027      	beq.n	80042bc <DMA_SetConfig+0x1d0>
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4a32      	ldr	r2, [pc, #200]	; (800433c <DMA_SetConfig+0x250>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d022      	beq.n	80042bc <DMA_SetConfig+0x1d0>
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	4a31      	ldr	r2, [pc, #196]	; (8004340 <DMA_SetConfig+0x254>)
 800427c:	4293      	cmp	r3, r2
 800427e:	d01d      	beq.n	80042bc <DMA_SetConfig+0x1d0>
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4a2f      	ldr	r2, [pc, #188]	; (8004344 <DMA_SetConfig+0x258>)
 8004286:	4293      	cmp	r3, r2
 8004288:	d018      	beq.n	80042bc <DMA_SetConfig+0x1d0>
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4a2e      	ldr	r2, [pc, #184]	; (8004348 <DMA_SetConfig+0x25c>)
 8004290:	4293      	cmp	r3, r2
 8004292:	d013      	beq.n	80042bc <DMA_SetConfig+0x1d0>
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	4a2c      	ldr	r2, [pc, #176]	; (800434c <DMA_SetConfig+0x260>)
 800429a:	4293      	cmp	r3, r2
 800429c:	d00e      	beq.n	80042bc <DMA_SetConfig+0x1d0>
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	4a2b      	ldr	r2, [pc, #172]	; (8004350 <DMA_SetConfig+0x264>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d009      	beq.n	80042bc <DMA_SetConfig+0x1d0>
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a29      	ldr	r2, [pc, #164]	; (8004354 <DMA_SetConfig+0x268>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d004      	beq.n	80042bc <DMA_SetConfig+0x1d0>
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	4a28      	ldr	r2, [pc, #160]	; (8004358 <DMA_SetConfig+0x26c>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d101      	bne.n	80042c0 <DMA_SetConfig+0x1d4>
 80042bc:	2301      	movs	r3, #1
 80042be:	e000      	b.n	80042c2 <DMA_SetConfig+0x1d6>
 80042c0:	2300      	movs	r3, #0
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d05a      	beq.n	800437c <DMA_SetConfig+0x290>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042ca:	f003 031f 	and.w	r3, r3, #31
 80042ce:	223f      	movs	r2, #63	; 0x3f
 80042d0:	409a      	lsls	r2, r3
 80042d2:	697b      	ldr	r3, [r7, #20]
 80042d4:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	681a      	ldr	r2, [r3, #0]
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80042e4:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	683a      	ldr	r2, [r7, #0]
 80042ec:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	689b      	ldr	r3, [r3, #8]
 80042f2:	2b40      	cmp	r3, #64	; 0x40
 80042f4:	d108      	bne.n	8004308 <DMA_SetConfig+0x21c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	687a      	ldr	r2, [r7, #4]
 80042fc:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	68ba      	ldr	r2, [r7, #8]
 8004304:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004306:	e087      	b.n	8004418 <DMA_SetConfig+0x32c>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	68ba      	ldr	r2, [r7, #8]
 800430e:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	687a      	ldr	r2, [r7, #4]
 8004316:	60da      	str	r2, [r3, #12]
}
 8004318:	e07e      	b.n	8004418 <DMA_SetConfig+0x32c>
 800431a:	bf00      	nop
 800431c:	40020010 	.word	0x40020010
 8004320:	40020028 	.word	0x40020028
 8004324:	40020040 	.word	0x40020040
 8004328:	40020058 	.word	0x40020058
 800432c:	40020070 	.word	0x40020070
 8004330:	40020088 	.word	0x40020088
 8004334:	400200a0 	.word	0x400200a0
 8004338:	400200b8 	.word	0x400200b8
 800433c:	40020410 	.word	0x40020410
 8004340:	40020428 	.word	0x40020428
 8004344:	40020440 	.word	0x40020440
 8004348:	40020458 	.word	0x40020458
 800434c:	40020470 	.word	0x40020470
 8004350:	40020488 	.word	0x40020488
 8004354:	400204a0 	.word	0x400204a0
 8004358:	400204b8 	.word	0x400204b8
 800435c:	58025408 	.word	0x58025408
 8004360:	5802541c 	.word	0x5802541c
 8004364:	58025430 	.word	0x58025430
 8004368:	58025444 	.word	0x58025444
 800436c:	58025458 	.word	0x58025458
 8004370:	5802546c 	.word	0x5802546c
 8004374:	58025480 	.word	0x58025480
 8004378:	58025494 	.word	0x58025494
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4a28      	ldr	r2, [pc, #160]	; (8004424 <DMA_SetConfig+0x338>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d022      	beq.n	80043cc <DMA_SetConfig+0x2e0>
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a27      	ldr	r2, [pc, #156]	; (8004428 <DMA_SetConfig+0x33c>)
 800438c:	4293      	cmp	r3, r2
 800438e:	d01d      	beq.n	80043cc <DMA_SetConfig+0x2e0>
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4a25      	ldr	r2, [pc, #148]	; (800442c <DMA_SetConfig+0x340>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d018      	beq.n	80043cc <DMA_SetConfig+0x2e0>
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	4a24      	ldr	r2, [pc, #144]	; (8004430 <DMA_SetConfig+0x344>)
 80043a0:	4293      	cmp	r3, r2
 80043a2:	d013      	beq.n	80043cc <DMA_SetConfig+0x2e0>
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4a22      	ldr	r2, [pc, #136]	; (8004434 <DMA_SetConfig+0x348>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d00e      	beq.n	80043cc <DMA_SetConfig+0x2e0>
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	4a21      	ldr	r2, [pc, #132]	; (8004438 <DMA_SetConfig+0x34c>)
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d009      	beq.n	80043cc <DMA_SetConfig+0x2e0>
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4a1f      	ldr	r2, [pc, #124]	; (800443c <DMA_SetConfig+0x350>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d004      	beq.n	80043cc <DMA_SetConfig+0x2e0>
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4a1e      	ldr	r2, [pc, #120]	; (8004440 <DMA_SetConfig+0x354>)
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d101      	bne.n	80043d0 <DMA_SetConfig+0x2e4>
 80043cc:	2301      	movs	r3, #1
 80043ce:	e000      	b.n	80043d2 <DMA_SetConfig+0x2e6>
 80043d0:	2300      	movs	r3, #0
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d020      	beq.n	8004418 <DMA_SetConfig+0x32c>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043da:	f003 031f 	and.w	r3, r3, #31
 80043de:	2201      	movs	r2, #1
 80043e0:	409a      	lsls	r2, r3
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	683a      	ldr	r2, [r7, #0]
 80043ec:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	689b      	ldr	r3, [r3, #8]
 80043f2:	2b40      	cmp	r3, #64	; 0x40
 80043f4:	d108      	bne.n	8004408 <DMA_SetConfig+0x31c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	687a      	ldr	r2, [r7, #4]
 80043fc:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	68ba      	ldr	r2, [r7, #8]
 8004404:	60da      	str	r2, [r3, #12]
}
 8004406:	e007      	b.n	8004418 <DMA_SetConfig+0x32c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	68ba      	ldr	r2, [r7, #8]
 800440e:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	687a      	ldr	r2, [r7, #4]
 8004416:	60da      	str	r2, [r3, #12]
}
 8004418:	bf00      	nop
 800441a:	371c      	adds	r7, #28
 800441c:	46bd      	mov	sp, r7
 800441e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004422:	4770      	bx	lr
 8004424:	58025408 	.word	0x58025408
 8004428:	5802541c 	.word	0x5802541c
 800442c:	58025430 	.word	0x58025430
 8004430:	58025444 	.word	0x58025444
 8004434:	58025458 	.word	0x58025458
 8004438:	5802546c 	.word	0x5802546c
 800443c:	58025480 	.word	0x58025480
 8004440:	58025494 	.word	0x58025494

08004444 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004444:	b480      	push	{r7}
 8004446:	b085      	sub	sp, #20
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	4a42      	ldr	r2, [pc, #264]	; (800455c <DMA_CalcBaseAndBitshift+0x118>)
 8004452:	4293      	cmp	r3, r2
 8004454:	d04a      	beq.n	80044ec <DMA_CalcBaseAndBitshift+0xa8>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4a41      	ldr	r2, [pc, #260]	; (8004560 <DMA_CalcBaseAndBitshift+0x11c>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d045      	beq.n	80044ec <DMA_CalcBaseAndBitshift+0xa8>
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4a3f      	ldr	r2, [pc, #252]	; (8004564 <DMA_CalcBaseAndBitshift+0x120>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d040      	beq.n	80044ec <DMA_CalcBaseAndBitshift+0xa8>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	4a3e      	ldr	r2, [pc, #248]	; (8004568 <DMA_CalcBaseAndBitshift+0x124>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d03b      	beq.n	80044ec <DMA_CalcBaseAndBitshift+0xa8>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	4a3c      	ldr	r2, [pc, #240]	; (800456c <DMA_CalcBaseAndBitshift+0x128>)
 800447a:	4293      	cmp	r3, r2
 800447c:	d036      	beq.n	80044ec <DMA_CalcBaseAndBitshift+0xa8>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	4a3b      	ldr	r2, [pc, #236]	; (8004570 <DMA_CalcBaseAndBitshift+0x12c>)
 8004484:	4293      	cmp	r3, r2
 8004486:	d031      	beq.n	80044ec <DMA_CalcBaseAndBitshift+0xa8>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	4a39      	ldr	r2, [pc, #228]	; (8004574 <DMA_CalcBaseAndBitshift+0x130>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d02c      	beq.n	80044ec <DMA_CalcBaseAndBitshift+0xa8>
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4a38      	ldr	r2, [pc, #224]	; (8004578 <DMA_CalcBaseAndBitshift+0x134>)
 8004498:	4293      	cmp	r3, r2
 800449a:	d027      	beq.n	80044ec <DMA_CalcBaseAndBitshift+0xa8>
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	4a36      	ldr	r2, [pc, #216]	; (800457c <DMA_CalcBaseAndBitshift+0x138>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d022      	beq.n	80044ec <DMA_CalcBaseAndBitshift+0xa8>
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	4a35      	ldr	r2, [pc, #212]	; (8004580 <DMA_CalcBaseAndBitshift+0x13c>)
 80044ac:	4293      	cmp	r3, r2
 80044ae:	d01d      	beq.n	80044ec <DMA_CalcBaseAndBitshift+0xa8>
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	4a33      	ldr	r2, [pc, #204]	; (8004584 <DMA_CalcBaseAndBitshift+0x140>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d018      	beq.n	80044ec <DMA_CalcBaseAndBitshift+0xa8>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	4a32      	ldr	r2, [pc, #200]	; (8004588 <DMA_CalcBaseAndBitshift+0x144>)
 80044c0:	4293      	cmp	r3, r2
 80044c2:	d013      	beq.n	80044ec <DMA_CalcBaseAndBitshift+0xa8>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4a30      	ldr	r2, [pc, #192]	; (800458c <DMA_CalcBaseAndBitshift+0x148>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d00e      	beq.n	80044ec <DMA_CalcBaseAndBitshift+0xa8>
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	4a2f      	ldr	r2, [pc, #188]	; (8004590 <DMA_CalcBaseAndBitshift+0x14c>)
 80044d4:	4293      	cmp	r3, r2
 80044d6:	d009      	beq.n	80044ec <DMA_CalcBaseAndBitshift+0xa8>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	4a2d      	ldr	r2, [pc, #180]	; (8004594 <DMA_CalcBaseAndBitshift+0x150>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d004      	beq.n	80044ec <DMA_CalcBaseAndBitshift+0xa8>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a2c      	ldr	r2, [pc, #176]	; (8004598 <DMA_CalcBaseAndBitshift+0x154>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d101      	bne.n	80044f0 <DMA_CalcBaseAndBitshift+0xac>
 80044ec:	2301      	movs	r3, #1
 80044ee:	e000      	b.n	80044f2 <DMA_CalcBaseAndBitshift+0xae>
 80044f0:	2300      	movs	r3, #0
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d024      	beq.n	8004540 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	b2db      	uxtb	r3, r3
 80044fc:	3b10      	subs	r3, #16
 80044fe:	4a27      	ldr	r2, [pc, #156]	; (800459c <DMA_CalcBaseAndBitshift+0x158>)
 8004500:	fba2 2303 	umull	r2, r3, r2, r3
 8004504:	091b      	lsrs	r3, r3, #4
 8004506:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	f003 0307 	and.w	r3, r3, #7
 800450e:	4a24      	ldr	r2, [pc, #144]	; (80045a0 <DMA_CalcBaseAndBitshift+0x15c>)
 8004510:	5cd3      	ldrb	r3, [r2, r3]
 8004512:	461a      	mov	r2, r3
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	2b03      	cmp	r3, #3
 800451c:	d908      	bls.n	8004530 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	461a      	mov	r2, r3
 8004524:	4b1f      	ldr	r3, [pc, #124]	; (80045a4 <DMA_CalcBaseAndBitshift+0x160>)
 8004526:	4013      	ands	r3, r2
 8004528:	1d1a      	adds	r2, r3, #4
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	659a      	str	r2, [r3, #88]	; 0x58
 800452e:	e00d      	b.n	800454c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	461a      	mov	r2, r3
 8004536:	4b1b      	ldr	r3, [pc, #108]	; (80045a4 <DMA_CalcBaseAndBitshift+0x160>)
 8004538:	4013      	ands	r3, r2
 800453a:	687a      	ldr	r2, [r7, #4]
 800453c:	6593      	str	r3, [r2, #88]	; 0x58
 800453e:	e005      	b.n	800454c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004550:	4618      	mov	r0, r3
 8004552:	3714      	adds	r7, #20
 8004554:	46bd      	mov	sp, r7
 8004556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455a:	4770      	bx	lr
 800455c:	40020010 	.word	0x40020010
 8004560:	40020028 	.word	0x40020028
 8004564:	40020040 	.word	0x40020040
 8004568:	40020058 	.word	0x40020058
 800456c:	40020070 	.word	0x40020070
 8004570:	40020088 	.word	0x40020088
 8004574:	400200a0 	.word	0x400200a0
 8004578:	400200b8 	.word	0x400200b8
 800457c:	40020410 	.word	0x40020410
 8004580:	40020428 	.word	0x40020428
 8004584:	40020440 	.word	0x40020440
 8004588:	40020458 	.word	0x40020458
 800458c:	40020470 	.word	0x40020470
 8004590:	40020488 	.word	0x40020488
 8004594:	400204a0 	.word	0x400204a0
 8004598:	400204b8 	.word	0x400204b8
 800459c:	aaaaaaab 	.word	0xaaaaaaab
 80045a0:	0800cf68 	.word	0x0800cf68
 80045a4:	fffffc00 	.word	0xfffffc00

080045a8 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80045a8:	b480      	push	{r7}
 80045aa:	b085      	sub	sp, #20
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045b0:	2300      	movs	r3, #0
 80045b2:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	699b      	ldr	r3, [r3, #24]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d120      	bne.n	80045fe <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045c0:	2b03      	cmp	r3, #3
 80045c2:	d858      	bhi.n	8004676 <DMA_CheckFifoParam+0xce>
 80045c4:	a201      	add	r2, pc, #4	; (adr r2, 80045cc <DMA_CheckFifoParam+0x24>)
 80045c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045ca:	bf00      	nop
 80045cc:	080045dd 	.word	0x080045dd
 80045d0:	080045ef 	.word	0x080045ef
 80045d4:	080045dd 	.word	0x080045dd
 80045d8:	08004677 	.word	0x08004677
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045e0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d048      	beq.n	800467a <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80045e8:	2301      	movs	r3, #1
 80045ea:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80045ec:	e045      	b.n	800467a <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045f2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80045f6:	d142      	bne.n	800467e <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80045f8:	2301      	movs	r3, #1
 80045fa:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80045fc:	e03f      	b.n	800467e <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	699b      	ldr	r3, [r3, #24]
 8004602:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004606:	d123      	bne.n	8004650 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800460c:	2b03      	cmp	r3, #3
 800460e:	d838      	bhi.n	8004682 <DMA_CheckFifoParam+0xda>
 8004610:	a201      	add	r2, pc, #4	; (adr r2, 8004618 <DMA_CheckFifoParam+0x70>)
 8004612:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004616:	bf00      	nop
 8004618:	08004629 	.word	0x08004629
 800461c:	0800462f 	.word	0x0800462f
 8004620:	08004629 	.word	0x08004629
 8004624:	08004641 	.word	0x08004641
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8004628:	2301      	movs	r3, #1
 800462a:	73fb      	strb	r3, [r7, #15]
        break;
 800462c:	e030      	b.n	8004690 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004632:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004636:	2b00      	cmp	r3, #0
 8004638:	d025      	beq.n	8004686 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800463a:	2301      	movs	r3, #1
 800463c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800463e:	e022      	b.n	8004686 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004644:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004648:	d11f      	bne.n	800468a <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800464a:	2301      	movs	r3, #1
 800464c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800464e:	e01c      	b.n	800468a <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004654:	2b02      	cmp	r3, #2
 8004656:	d902      	bls.n	800465e <DMA_CheckFifoParam+0xb6>
 8004658:	2b03      	cmp	r3, #3
 800465a:	d003      	beq.n	8004664 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800465c:	e018      	b.n	8004690 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800465e:	2301      	movs	r3, #1
 8004660:	73fb      	strb	r3, [r7, #15]
        break;
 8004662:	e015      	b.n	8004690 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004668:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800466c:	2b00      	cmp	r3, #0
 800466e:	d00e      	beq.n	800468e <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8004670:	2301      	movs	r3, #1
 8004672:	73fb      	strb	r3, [r7, #15]
    break;
 8004674:	e00b      	b.n	800468e <DMA_CheckFifoParam+0xe6>
        break;
 8004676:	bf00      	nop
 8004678:	e00a      	b.n	8004690 <DMA_CheckFifoParam+0xe8>
        break;
 800467a:	bf00      	nop
 800467c:	e008      	b.n	8004690 <DMA_CheckFifoParam+0xe8>
        break;
 800467e:	bf00      	nop
 8004680:	e006      	b.n	8004690 <DMA_CheckFifoParam+0xe8>
        break;
 8004682:	bf00      	nop
 8004684:	e004      	b.n	8004690 <DMA_CheckFifoParam+0xe8>
        break;
 8004686:	bf00      	nop
 8004688:	e002      	b.n	8004690 <DMA_CheckFifoParam+0xe8>
        break;
 800468a:	bf00      	nop
 800468c:	e000      	b.n	8004690 <DMA_CheckFifoParam+0xe8>
    break;
 800468e:	bf00      	nop
    }
  }

  return status;
 8004690:	7bfb      	ldrb	r3, [r7, #15]
}
 8004692:	4618      	mov	r0, r3
 8004694:	3714      	adds	r7, #20
 8004696:	46bd      	mov	sp, r7
 8004698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469c:	4770      	bx	lr
 800469e:	bf00      	nop

080046a0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80046a0:	b480      	push	{r7}
 80046a2:	b085      	sub	sp, #20
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	4a38      	ldr	r2, [pc, #224]	; (8004794 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d022      	beq.n	80046fe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4a36      	ldr	r2, [pc, #216]	; (8004798 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d01d      	beq.n	80046fe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4a35      	ldr	r2, [pc, #212]	; (800479c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80046c8:	4293      	cmp	r3, r2
 80046ca:	d018      	beq.n	80046fe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	4a33      	ldr	r2, [pc, #204]	; (80047a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d013      	beq.n	80046fe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	4a32      	ldr	r2, [pc, #200]	; (80047a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	d00e      	beq.n	80046fe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	4a30      	ldr	r2, [pc, #192]	; (80047a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d009      	beq.n	80046fe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	4a2f      	ldr	r2, [pc, #188]	; (80047ac <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d004      	beq.n	80046fe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a2d      	ldr	r2, [pc, #180]	; (80047b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d101      	bne.n	8004702 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80046fe:	2301      	movs	r3, #1
 8004700:	e000      	b.n	8004704 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8004702:	2300      	movs	r3, #0
 8004704:	2b00      	cmp	r3, #0
 8004706:	d01a      	beq.n	800473e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	b2db      	uxtb	r3, r3
 800470e:	3b08      	subs	r3, #8
 8004710:	4a28      	ldr	r2, [pc, #160]	; (80047b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8004712:	fba2 2303 	umull	r2, r3, r2, r3
 8004716:	091b      	lsrs	r3, r3, #4
 8004718:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800471a:	68fa      	ldr	r2, [r7, #12]
 800471c:	4b26      	ldr	r3, [pc, #152]	; (80047b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800471e:	4413      	add	r3, r2
 8004720:	009b      	lsls	r3, r3, #2
 8004722:	461a      	mov	r2, r3
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	4a24      	ldr	r2, [pc, #144]	; (80047bc <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800472c:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	f003 031f 	and.w	r3, r3, #31
 8004734:	2201      	movs	r2, #1
 8004736:	409a      	lsls	r2, r3
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800473c:	e024      	b.n	8004788 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	b2db      	uxtb	r3, r3
 8004744:	3b10      	subs	r3, #16
 8004746:	4a1e      	ldr	r2, [pc, #120]	; (80047c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8004748:	fba2 2303 	umull	r2, r3, r2, r3
 800474c:	091b      	lsrs	r3, r3, #4
 800474e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	4a1c      	ldr	r2, [pc, #112]	; (80047c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d806      	bhi.n	8004766 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	4a1b      	ldr	r2, [pc, #108]	; (80047c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800475c:	4293      	cmp	r3, r2
 800475e:	d902      	bls.n	8004766 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	3308      	adds	r3, #8
 8004764:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8004766:	68fa      	ldr	r2, [r7, #12]
 8004768:	4b18      	ldr	r3, [pc, #96]	; (80047cc <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800476a:	4413      	add	r3, r2
 800476c:	009b      	lsls	r3, r3, #2
 800476e:	461a      	mov	r2, r3
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	4a16      	ldr	r2, [pc, #88]	; (80047d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8004778:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	f003 031f 	and.w	r3, r3, #31
 8004780:	2201      	movs	r2, #1
 8004782:	409a      	lsls	r2, r3
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004788:	bf00      	nop
 800478a:	3714      	adds	r7, #20
 800478c:	46bd      	mov	sp, r7
 800478e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004792:	4770      	bx	lr
 8004794:	58025408 	.word	0x58025408
 8004798:	5802541c 	.word	0x5802541c
 800479c:	58025430 	.word	0x58025430
 80047a0:	58025444 	.word	0x58025444
 80047a4:	58025458 	.word	0x58025458
 80047a8:	5802546c 	.word	0x5802546c
 80047ac:	58025480 	.word	0x58025480
 80047b0:	58025494 	.word	0x58025494
 80047b4:	cccccccd 	.word	0xcccccccd
 80047b8:	16009600 	.word	0x16009600
 80047bc:	58025880 	.word	0x58025880
 80047c0:	aaaaaaab 	.word	0xaaaaaaab
 80047c4:	400204b8 	.word	0x400204b8
 80047c8:	4002040f 	.word	0x4002040f
 80047cc:	10008200 	.word	0x10008200
 80047d0:	40020880 	.word	0x40020880

080047d4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80047d4:	b480      	push	{r7}
 80047d6:	b085      	sub	sp, #20
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	b2db      	uxtb	r3, r3
 80047e2:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d04a      	beq.n	8004880 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	2b08      	cmp	r3, #8
 80047ee:	d847      	bhi.n	8004880 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4a25      	ldr	r2, [pc, #148]	; (800488c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d022      	beq.n	8004840 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	4a24      	ldr	r2, [pc, #144]	; (8004890 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8004800:	4293      	cmp	r3, r2
 8004802:	d01d      	beq.n	8004840 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	4a22      	ldr	r2, [pc, #136]	; (8004894 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800480a:	4293      	cmp	r3, r2
 800480c:	d018      	beq.n	8004840 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	4a21      	ldr	r2, [pc, #132]	; (8004898 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8004814:	4293      	cmp	r3, r2
 8004816:	d013      	beq.n	8004840 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	4a1f      	ldr	r2, [pc, #124]	; (800489c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800481e:	4293      	cmp	r3, r2
 8004820:	d00e      	beq.n	8004840 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4a1e      	ldr	r2, [pc, #120]	; (80048a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8004828:	4293      	cmp	r3, r2
 800482a:	d009      	beq.n	8004840 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	4a1c      	ldr	r2, [pc, #112]	; (80048a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d004      	beq.n	8004840 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	4a1b      	ldr	r2, [pc, #108]	; (80048a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800483c:	4293      	cmp	r3, r2
 800483e:	d101      	bne.n	8004844 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8004840:	2301      	movs	r3, #1
 8004842:	e000      	b.n	8004846 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8004844:	2300      	movs	r3, #0
 8004846:	2b00      	cmp	r3, #0
 8004848:	d00a      	beq.n	8004860 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800484a:	68fa      	ldr	r2, [r7, #12]
 800484c:	4b17      	ldr	r3, [pc, #92]	; (80048ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800484e:	4413      	add	r3, r2
 8004850:	009b      	lsls	r3, r3, #2
 8004852:	461a      	mov	r2, r3
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	4a15      	ldr	r2, [pc, #84]	; (80048b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800485c:	671a      	str	r2, [r3, #112]	; 0x70
 800485e:	e009      	b.n	8004874 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004860:	68fa      	ldr	r2, [r7, #12]
 8004862:	4b14      	ldr	r3, [pc, #80]	; (80048b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8004864:	4413      	add	r3, r2
 8004866:	009b      	lsls	r3, r3, #2
 8004868:	461a      	mov	r2, r3
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	4a11      	ldr	r2, [pc, #68]	; (80048b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8004872:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	3b01      	subs	r3, #1
 8004878:	2201      	movs	r2, #1
 800487a:	409a      	lsls	r2, r3
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8004880:	bf00      	nop
 8004882:	3714      	adds	r7, #20
 8004884:	46bd      	mov	sp, r7
 8004886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488a:	4770      	bx	lr
 800488c:	58025408 	.word	0x58025408
 8004890:	5802541c 	.word	0x5802541c
 8004894:	58025430 	.word	0x58025430
 8004898:	58025444 	.word	0x58025444
 800489c:	58025458 	.word	0x58025458
 80048a0:	5802546c 	.word	0x5802546c
 80048a4:	58025480 	.word	0x58025480
 80048a8:	58025494 	.word	0x58025494
 80048ac:	1600963f 	.word	0x1600963f
 80048b0:	58025940 	.word	0x58025940
 80048b4:	1000823f 	.word	0x1000823f
 80048b8:	40020940 	.word	0x40020940

080048bc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80048bc:	b480      	push	{r7}
 80048be:	b089      	sub	sp, #36	; 0x24
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
 80048c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80048c6:	2300      	movs	r3, #0
 80048c8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80048ca:	4b89      	ldr	r3, [pc, #548]	; (8004af0 <HAL_GPIO_Init+0x234>)
 80048cc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80048ce:	e194      	b.n	8004bfa <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	681a      	ldr	r2, [r3, #0]
 80048d4:	2101      	movs	r1, #1
 80048d6:	69fb      	ldr	r3, [r7, #28]
 80048d8:	fa01 f303 	lsl.w	r3, r1, r3
 80048dc:	4013      	ands	r3, r2
 80048de:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80048e0:	693b      	ldr	r3, [r7, #16]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	f000 8186 	beq.w	8004bf4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	685b      	ldr	r3, [r3, #4]
 80048ec:	2b01      	cmp	r3, #1
 80048ee:	d00b      	beq.n	8004908 <HAL_GPIO_Init+0x4c>
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	2b02      	cmp	r3, #2
 80048f6:	d007      	beq.n	8004908 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80048fc:	2b11      	cmp	r3, #17
 80048fe:	d003      	beq.n	8004908 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	2b12      	cmp	r3, #18
 8004906:	d130      	bne.n	800496a <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	689b      	ldr	r3, [r3, #8]
 800490c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800490e:	69fb      	ldr	r3, [r7, #28]
 8004910:	005b      	lsls	r3, r3, #1
 8004912:	2203      	movs	r2, #3
 8004914:	fa02 f303 	lsl.w	r3, r2, r3
 8004918:	43db      	mvns	r3, r3
 800491a:	69ba      	ldr	r2, [r7, #24]
 800491c:	4013      	ands	r3, r2
 800491e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	68da      	ldr	r2, [r3, #12]
 8004924:	69fb      	ldr	r3, [r7, #28]
 8004926:	005b      	lsls	r3, r3, #1
 8004928:	fa02 f303 	lsl.w	r3, r2, r3
 800492c:	69ba      	ldr	r2, [r7, #24]
 800492e:	4313      	orrs	r3, r2
 8004930:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	69ba      	ldr	r2, [r7, #24]
 8004936:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	685b      	ldr	r3, [r3, #4]
 800493c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800493e:	2201      	movs	r2, #1
 8004940:	69fb      	ldr	r3, [r7, #28]
 8004942:	fa02 f303 	lsl.w	r3, r2, r3
 8004946:	43db      	mvns	r3, r3
 8004948:	69ba      	ldr	r2, [r7, #24]
 800494a:	4013      	ands	r3, r2
 800494c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	091b      	lsrs	r3, r3, #4
 8004954:	f003 0201 	and.w	r2, r3, #1
 8004958:	69fb      	ldr	r3, [r7, #28]
 800495a:	fa02 f303 	lsl.w	r3, r2, r3
 800495e:	69ba      	ldr	r2, [r7, #24]
 8004960:	4313      	orrs	r3, r2
 8004962:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	69ba      	ldr	r2, [r7, #24]
 8004968:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	68db      	ldr	r3, [r3, #12]
 800496e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004970:	69fb      	ldr	r3, [r7, #28]
 8004972:	005b      	lsls	r3, r3, #1
 8004974:	2203      	movs	r2, #3
 8004976:	fa02 f303 	lsl.w	r3, r2, r3
 800497a:	43db      	mvns	r3, r3
 800497c:	69ba      	ldr	r2, [r7, #24]
 800497e:	4013      	ands	r3, r2
 8004980:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	689a      	ldr	r2, [r3, #8]
 8004986:	69fb      	ldr	r3, [r7, #28]
 8004988:	005b      	lsls	r3, r3, #1
 800498a:	fa02 f303 	lsl.w	r3, r2, r3
 800498e:	69ba      	ldr	r2, [r7, #24]
 8004990:	4313      	orrs	r3, r2
 8004992:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	69ba      	ldr	r2, [r7, #24]
 8004998:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	685b      	ldr	r3, [r3, #4]
 800499e:	2b02      	cmp	r3, #2
 80049a0:	d003      	beq.n	80049aa <HAL_GPIO_Init+0xee>
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	2b12      	cmp	r3, #18
 80049a8:	d123      	bne.n	80049f2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80049aa:	69fb      	ldr	r3, [r7, #28]
 80049ac:	08da      	lsrs	r2, r3, #3
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	3208      	adds	r2, #8
 80049b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80049b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80049b8:	69fb      	ldr	r3, [r7, #28]
 80049ba:	f003 0307 	and.w	r3, r3, #7
 80049be:	009b      	lsls	r3, r3, #2
 80049c0:	220f      	movs	r2, #15
 80049c2:	fa02 f303 	lsl.w	r3, r2, r3
 80049c6:	43db      	mvns	r3, r3
 80049c8:	69ba      	ldr	r2, [r7, #24]
 80049ca:	4013      	ands	r3, r2
 80049cc:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	691a      	ldr	r2, [r3, #16]
 80049d2:	69fb      	ldr	r3, [r7, #28]
 80049d4:	f003 0307 	and.w	r3, r3, #7
 80049d8:	009b      	lsls	r3, r3, #2
 80049da:	fa02 f303 	lsl.w	r3, r2, r3
 80049de:	69ba      	ldr	r2, [r7, #24]
 80049e0:	4313      	orrs	r3, r2
 80049e2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80049e4:	69fb      	ldr	r3, [r7, #28]
 80049e6:	08da      	lsrs	r2, r3, #3
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	3208      	adds	r2, #8
 80049ec:	69b9      	ldr	r1, [r7, #24]
 80049ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80049f8:	69fb      	ldr	r3, [r7, #28]
 80049fa:	005b      	lsls	r3, r3, #1
 80049fc:	2203      	movs	r2, #3
 80049fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004a02:	43db      	mvns	r3, r3
 8004a04:	69ba      	ldr	r2, [r7, #24]
 8004a06:	4013      	ands	r3, r2
 8004a08:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	f003 0203 	and.w	r2, r3, #3
 8004a12:	69fb      	ldr	r3, [r7, #28]
 8004a14:	005b      	lsls	r3, r3, #1
 8004a16:	fa02 f303 	lsl.w	r3, r2, r3
 8004a1a:	69ba      	ldr	r2, [r7, #24]
 8004a1c:	4313      	orrs	r3, r2
 8004a1e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	69ba      	ldr	r2, [r7, #24]
 8004a24:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004a26:	683b      	ldr	r3, [r7, #0]
 8004a28:	685b      	ldr	r3, [r3, #4]
 8004a2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	f000 80e0 	beq.w	8004bf4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a34:	4b2f      	ldr	r3, [pc, #188]	; (8004af4 <HAL_GPIO_Init+0x238>)
 8004a36:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004a3a:	4a2e      	ldr	r2, [pc, #184]	; (8004af4 <HAL_GPIO_Init+0x238>)
 8004a3c:	f043 0302 	orr.w	r3, r3, #2
 8004a40:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8004a44:	4b2b      	ldr	r3, [pc, #172]	; (8004af4 <HAL_GPIO_Init+0x238>)
 8004a46:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004a4a:	f003 0302 	and.w	r3, r3, #2
 8004a4e:	60fb      	str	r3, [r7, #12]
 8004a50:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004a52:	4a29      	ldr	r2, [pc, #164]	; (8004af8 <HAL_GPIO_Init+0x23c>)
 8004a54:	69fb      	ldr	r3, [r7, #28]
 8004a56:	089b      	lsrs	r3, r3, #2
 8004a58:	3302      	adds	r3, #2
 8004a5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004a60:	69fb      	ldr	r3, [r7, #28]
 8004a62:	f003 0303 	and.w	r3, r3, #3
 8004a66:	009b      	lsls	r3, r3, #2
 8004a68:	220f      	movs	r2, #15
 8004a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a6e:	43db      	mvns	r3, r3
 8004a70:	69ba      	ldr	r2, [r7, #24]
 8004a72:	4013      	ands	r3, r2
 8004a74:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	4a20      	ldr	r2, [pc, #128]	; (8004afc <HAL_GPIO_Init+0x240>)
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	d052      	beq.n	8004b24 <HAL_GPIO_Init+0x268>
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	4a1f      	ldr	r2, [pc, #124]	; (8004b00 <HAL_GPIO_Init+0x244>)
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d031      	beq.n	8004aea <HAL_GPIO_Init+0x22e>
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	4a1e      	ldr	r2, [pc, #120]	; (8004b04 <HAL_GPIO_Init+0x248>)
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d02b      	beq.n	8004ae6 <HAL_GPIO_Init+0x22a>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	4a1d      	ldr	r2, [pc, #116]	; (8004b08 <HAL_GPIO_Init+0x24c>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d025      	beq.n	8004ae2 <HAL_GPIO_Init+0x226>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	4a1c      	ldr	r2, [pc, #112]	; (8004b0c <HAL_GPIO_Init+0x250>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d01f      	beq.n	8004ade <HAL_GPIO_Init+0x222>
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	4a1b      	ldr	r2, [pc, #108]	; (8004b10 <HAL_GPIO_Init+0x254>)
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d019      	beq.n	8004ada <HAL_GPIO_Init+0x21e>
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	4a1a      	ldr	r2, [pc, #104]	; (8004b14 <HAL_GPIO_Init+0x258>)
 8004aaa:	4293      	cmp	r3, r2
 8004aac:	d013      	beq.n	8004ad6 <HAL_GPIO_Init+0x21a>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	4a19      	ldr	r2, [pc, #100]	; (8004b18 <HAL_GPIO_Init+0x25c>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d00d      	beq.n	8004ad2 <HAL_GPIO_Init+0x216>
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	4a18      	ldr	r2, [pc, #96]	; (8004b1c <HAL_GPIO_Init+0x260>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d007      	beq.n	8004ace <HAL_GPIO_Init+0x212>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	4a17      	ldr	r2, [pc, #92]	; (8004b20 <HAL_GPIO_Init+0x264>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d101      	bne.n	8004aca <HAL_GPIO_Init+0x20e>
 8004ac6:	2309      	movs	r3, #9
 8004ac8:	e02d      	b.n	8004b26 <HAL_GPIO_Init+0x26a>
 8004aca:	230a      	movs	r3, #10
 8004acc:	e02b      	b.n	8004b26 <HAL_GPIO_Init+0x26a>
 8004ace:	2308      	movs	r3, #8
 8004ad0:	e029      	b.n	8004b26 <HAL_GPIO_Init+0x26a>
 8004ad2:	2307      	movs	r3, #7
 8004ad4:	e027      	b.n	8004b26 <HAL_GPIO_Init+0x26a>
 8004ad6:	2306      	movs	r3, #6
 8004ad8:	e025      	b.n	8004b26 <HAL_GPIO_Init+0x26a>
 8004ada:	2305      	movs	r3, #5
 8004adc:	e023      	b.n	8004b26 <HAL_GPIO_Init+0x26a>
 8004ade:	2304      	movs	r3, #4
 8004ae0:	e021      	b.n	8004b26 <HAL_GPIO_Init+0x26a>
 8004ae2:	2303      	movs	r3, #3
 8004ae4:	e01f      	b.n	8004b26 <HAL_GPIO_Init+0x26a>
 8004ae6:	2302      	movs	r3, #2
 8004ae8:	e01d      	b.n	8004b26 <HAL_GPIO_Init+0x26a>
 8004aea:	2301      	movs	r3, #1
 8004aec:	e01b      	b.n	8004b26 <HAL_GPIO_Init+0x26a>
 8004aee:	bf00      	nop
 8004af0:	58000080 	.word	0x58000080
 8004af4:	58024400 	.word	0x58024400
 8004af8:	58000400 	.word	0x58000400
 8004afc:	58020000 	.word	0x58020000
 8004b00:	58020400 	.word	0x58020400
 8004b04:	58020800 	.word	0x58020800
 8004b08:	58020c00 	.word	0x58020c00
 8004b0c:	58021000 	.word	0x58021000
 8004b10:	58021400 	.word	0x58021400
 8004b14:	58021800 	.word	0x58021800
 8004b18:	58021c00 	.word	0x58021c00
 8004b1c:	58022000 	.word	0x58022000
 8004b20:	58022400 	.word	0x58022400
 8004b24:	2300      	movs	r3, #0
 8004b26:	69fa      	ldr	r2, [r7, #28]
 8004b28:	f002 0203 	and.w	r2, r2, #3
 8004b2c:	0092      	lsls	r2, r2, #2
 8004b2e:	4093      	lsls	r3, r2
 8004b30:	69ba      	ldr	r2, [r7, #24]
 8004b32:	4313      	orrs	r3, r2
 8004b34:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004b36:	4938      	ldr	r1, [pc, #224]	; (8004c18 <HAL_GPIO_Init+0x35c>)
 8004b38:	69fb      	ldr	r3, [r7, #28]
 8004b3a:	089b      	lsrs	r3, r3, #2
 8004b3c:	3302      	adds	r3, #2
 8004b3e:	69ba      	ldr	r2, [r7, #24]
 8004b40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8004b44:	697b      	ldr	r3, [r7, #20]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004b4a:	693b      	ldr	r3, [r7, #16]
 8004b4c:	43db      	mvns	r3, r3
 8004b4e:	69ba      	ldr	r2, [r7, #24]
 8004b50:	4013      	ands	r3, r2
 8004b52:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	685b      	ldr	r3, [r3, #4]
 8004b58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d003      	beq.n	8004b68 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004b60:	69ba      	ldr	r2, [r7, #24]
 8004b62:	693b      	ldr	r3, [r7, #16]
 8004b64:	4313      	orrs	r3, r2
 8004b66:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8004b68:	697b      	ldr	r3, [r7, #20]
 8004b6a:	69ba      	ldr	r2, [r7, #24]
 8004b6c:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 8004b6e:	697b      	ldr	r3, [r7, #20]
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004b74:	693b      	ldr	r3, [r7, #16]
 8004b76:	43db      	mvns	r3, r3
 8004b78:	69ba      	ldr	r2, [r7, #24]
 8004b7a:	4013      	ands	r3, r2
 8004b7c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	685b      	ldr	r3, [r3, #4]
 8004b82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d003      	beq.n	8004b92 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004b8a:	69ba      	ldr	r2, [r7, #24]
 8004b8c:	693b      	ldr	r3, [r7, #16]
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8004b92:	697b      	ldr	r3, [r7, #20]
 8004b94:	69ba      	ldr	r2, [r7, #24]
 8004b96:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004b98:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004ba0:	693b      	ldr	r3, [r7, #16]
 8004ba2:	43db      	mvns	r3, r3
 8004ba4:	69ba      	ldr	r2, [r7, #24]
 8004ba6:	4013      	ands	r3, r2
 8004ba8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	685b      	ldr	r3, [r3, #4]
 8004bae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d003      	beq.n	8004bbe <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 8004bb6:	69ba      	ldr	r2, [r7, #24]
 8004bb8:	693b      	ldr	r3, [r7, #16]
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8004bbe:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004bc2:	69bb      	ldr	r3, [r7, #24]
 8004bc4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004bc6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004bca:	685b      	ldr	r3, [r3, #4]
 8004bcc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004bce:	693b      	ldr	r3, [r7, #16]
 8004bd0:	43db      	mvns	r3, r3
 8004bd2:	69ba      	ldr	r2, [r7, #24]
 8004bd4:	4013      	ands	r3, r2
 8004bd6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	685b      	ldr	r3, [r3, #4]
 8004bdc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d003      	beq.n	8004bec <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8004be4:	69ba      	ldr	r2, [r7, #24]
 8004be6:	693b      	ldr	r3, [r7, #16]
 8004be8:	4313      	orrs	r3, r2
 8004bea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8004bec:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004bf0:	69bb      	ldr	r3, [r7, #24]
 8004bf2:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8004bf4:	69fb      	ldr	r3, [r7, #28]
 8004bf6:	3301      	adds	r3, #1
 8004bf8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004bfa:	683b      	ldr	r3, [r7, #0]
 8004bfc:	681a      	ldr	r2, [r3, #0]
 8004bfe:	69fb      	ldr	r3, [r7, #28]
 8004c00:	fa22 f303 	lsr.w	r3, r2, r3
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	f47f ae63 	bne.w	80048d0 <HAL_GPIO_Init+0x14>
  }
}
 8004c0a:	bf00      	nop
 8004c0c:	bf00      	nop
 8004c0e:	3724      	adds	r7, #36	; 0x24
 8004c10:	46bd      	mov	sp, r7
 8004c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c16:	4770      	bx	lr
 8004c18:	58000400 	.word	0x58000400

08004c1c <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	b083      	sub	sp, #12
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8004c24:	4a08      	ldr	r2, [pc, #32]	; (8004c48 <HAL_HSEM_FastTake+0x2c>)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	3320      	adds	r3, #32
 8004c2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c2e:	4a07      	ldr	r2, [pc, #28]	; (8004c4c <HAL_HSEM_FastTake+0x30>)
 8004c30:	4293      	cmp	r3, r2
 8004c32:	d101      	bne.n	8004c38 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8004c34:	2300      	movs	r3, #0
 8004c36:	e000      	b.n	8004c3a <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8004c38:	2301      	movs	r3, #1
}
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	370c      	adds	r7, #12
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c44:	4770      	bx	lr
 8004c46:	bf00      	nop
 8004c48:	58026400 	.word	0x58026400
 8004c4c:	80000300 	.word	0x80000300

08004c50 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8004c50:	b480      	push	{r7}
 8004c52:	b083      	sub	sp, #12
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
 8004c58:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8004c5a:	4906      	ldr	r1, [pc, #24]	; (8004c74 <HAL_HSEM_Release+0x24>)
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8004c68:	bf00      	nop
 8004c6a:	370c      	adds	r7, #12
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c72:	4770      	bx	lr
 8004c74:	58026400 	.word	0x58026400

08004c78 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b084      	sub	sp, #16
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8004c80:	4b29      	ldr	r3, [pc, #164]	; (8004d28 <HAL_PWREx_ConfigSupply+0xb0>)
 8004c82:	68db      	ldr	r3, [r3, #12]
 8004c84:	f003 0307 	and.w	r3, r3, #7
 8004c88:	2b06      	cmp	r3, #6
 8004c8a:	d00a      	beq.n	8004ca2 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004c8c:	4b26      	ldr	r3, [pc, #152]	; (8004d28 <HAL_PWREx_ConfigSupply+0xb0>)
 8004c8e:	68db      	ldr	r3, [r3, #12]
 8004c90:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004c94:	687a      	ldr	r2, [r7, #4]
 8004c96:	429a      	cmp	r2, r3
 8004c98:	d001      	beq.n	8004c9e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	e040      	b.n	8004d20 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	e03e      	b.n	8004d20 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8004ca2:	4b21      	ldr	r3, [pc, #132]	; (8004d28 <HAL_PWREx_ConfigSupply+0xb0>)
 8004ca4:	68db      	ldr	r3, [r3, #12]
 8004ca6:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8004caa:	491f      	ldr	r1, [pc, #124]	; (8004d28 <HAL_PWREx_ConfigSupply+0xb0>)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8004cb2:	f7fc fd87 	bl	80017c4 <HAL_GetTick>
 8004cb6:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004cb8:	e009      	b.n	8004cce <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004cba:	f7fc fd83 	bl	80017c4 <HAL_GetTick>
 8004cbe:	4602      	mov	r2, r0
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	1ad3      	subs	r3, r2, r3
 8004cc4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004cc8:	d901      	bls.n	8004cce <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8004cca:	2301      	movs	r3, #1
 8004ccc:	e028      	b.n	8004d20 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004cce:	4b16      	ldr	r3, [pc, #88]	; (8004d28 <HAL_PWREx_ConfigSupply+0xb0>)
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004cd6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004cda:	d1ee      	bne.n	8004cba <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2b1e      	cmp	r3, #30
 8004ce0:	d008      	beq.n	8004cf4 <HAL_PWREx_ConfigSupply+0x7c>
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2b2e      	cmp	r3, #46	; 0x2e
 8004ce6:	d005      	beq.n	8004cf4 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2b1d      	cmp	r3, #29
 8004cec:	d002      	beq.n	8004cf4 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2b2d      	cmp	r3, #45	; 0x2d
 8004cf2:	d114      	bne.n	8004d1e <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8004cf4:	f7fc fd66 	bl	80017c4 <HAL_GetTick>
 8004cf8:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8004cfa:	e009      	b.n	8004d10 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004cfc:	f7fc fd62 	bl	80017c4 <HAL_GetTick>
 8004d00:	4602      	mov	r2, r0
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	1ad3      	subs	r3, r2, r3
 8004d06:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004d0a:	d901      	bls.n	8004d10 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8004d0c:	2301      	movs	r3, #1
 8004d0e:	e007      	b.n	8004d20 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8004d10:	4b05      	ldr	r3, [pc, #20]	; (8004d28 <HAL_PWREx_ConfigSupply+0xb0>)
 8004d12:	68db      	ldr	r3, [r3, #12]
 8004d14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d1c:	d1ee      	bne.n	8004cfc <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8004d1e:	2300      	movs	r3, #0
}
 8004d20:	4618      	mov	r0, r3
 8004d22:	3710      	adds	r7, #16
 8004d24:	46bd      	mov	sp, r7
 8004d26:	bd80      	pop	{r7, pc}
 8004d28:	58024800 	.word	0x58024800

08004d2c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b08c      	sub	sp, #48	; 0x30
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d101      	bne.n	8004d3e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	e3ff      	b.n	800553e <HAL_RCC_OscConfig+0x812>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f003 0301 	and.w	r3, r3, #1
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	f000 8087 	beq.w	8004e5a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004d4c:	4b99      	ldr	r3, [pc, #612]	; (8004fb4 <HAL_RCC_OscConfig+0x288>)
 8004d4e:	691b      	ldr	r3, [r3, #16]
 8004d50:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004d54:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004d56:	4b97      	ldr	r3, [pc, #604]	; (8004fb4 <HAL_RCC_OscConfig+0x288>)
 8004d58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d5a:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004d5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d5e:	2b10      	cmp	r3, #16
 8004d60:	d007      	beq.n	8004d72 <HAL_RCC_OscConfig+0x46>
 8004d62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d64:	2b18      	cmp	r3, #24
 8004d66:	d110      	bne.n	8004d8a <HAL_RCC_OscConfig+0x5e>
 8004d68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d6a:	f003 0303 	and.w	r3, r3, #3
 8004d6e:	2b02      	cmp	r3, #2
 8004d70:	d10b      	bne.n	8004d8a <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d72:	4b90      	ldr	r3, [pc, #576]	; (8004fb4 <HAL_RCC_OscConfig+0x288>)
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d06c      	beq.n	8004e58 <HAL_RCC_OscConfig+0x12c>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	685b      	ldr	r3, [r3, #4]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d168      	bne.n	8004e58 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004d86:	2301      	movs	r3, #1
 8004d88:	e3d9      	b.n	800553e <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d92:	d106      	bne.n	8004da2 <HAL_RCC_OscConfig+0x76>
 8004d94:	4b87      	ldr	r3, [pc, #540]	; (8004fb4 <HAL_RCC_OscConfig+0x288>)
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	4a86      	ldr	r2, [pc, #536]	; (8004fb4 <HAL_RCC_OscConfig+0x288>)
 8004d9a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d9e:	6013      	str	r3, [r2, #0]
 8004da0:	e02e      	b.n	8004e00 <HAL_RCC_OscConfig+0xd4>
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	685b      	ldr	r3, [r3, #4]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d10c      	bne.n	8004dc4 <HAL_RCC_OscConfig+0x98>
 8004daa:	4b82      	ldr	r3, [pc, #520]	; (8004fb4 <HAL_RCC_OscConfig+0x288>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4a81      	ldr	r2, [pc, #516]	; (8004fb4 <HAL_RCC_OscConfig+0x288>)
 8004db0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004db4:	6013      	str	r3, [r2, #0]
 8004db6:	4b7f      	ldr	r3, [pc, #508]	; (8004fb4 <HAL_RCC_OscConfig+0x288>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	4a7e      	ldr	r2, [pc, #504]	; (8004fb4 <HAL_RCC_OscConfig+0x288>)
 8004dbc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004dc0:	6013      	str	r3, [r2, #0]
 8004dc2:	e01d      	b.n	8004e00 <HAL_RCC_OscConfig+0xd4>
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	685b      	ldr	r3, [r3, #4]
 8004dc8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004dcc:	d10c      	bne.n	8004de8 <HAL_RCC_OscConfig+0xbc>
 8004dce:	4b79      	ldr	r3, [pc, #484]	; (8004fb4 <HAL_RCC_OscConfig+0x288>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	4a78      	ldr	r2, [pc, #480]	; (8004fb4 <HAL_RCC_OscConfig+0x288>)
 8004dd4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004dd8:	6013      	str	r3, [r2, #0]
 8004dda:	4b76      	ldr	r3, [pc, #472]	; (8004fb4 <HAL_RCC_OscConfig+0x288>)
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	4a75      	ldr	r2, [pc, #468]	; (8004fb4 <HAL_RCC_OscConfig+0x288>)
 8004de0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004de4:	6013      	str	r3, [r2, #0]
 8004de6:	e00b      	b.n	8004e00 <HAL_RCC_OscConfig+0xd4>
 8004de8:	4b72      	ldr	r3, [pc, #456]	; (8004fb4 <HAL_RCC_OscConfig+0x288>)
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	4a71      	ldr	r2, [pc, #452]	; (8004fb4 <HAL_RCC_OscConfig+0x288>)
 8004dee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004df2:	6013      	str	r3, [r2, #0]
 8004df4:	4b6f      	ldr	r3, [pc, #444]	; (8004fb4 <HAL_RCC_OscConfig+0x288>)
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	4a6e      	ldr	r2, [pc, #440]	; (8004fb4 <HAL_RCC_OscConfig+0x288>)
 8004dfa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004dfe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	685b      	ldr	r3, [r3, #4]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d013      	beq.n	8004e30 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e08:	f7fc fcdc 	bl	80017c4 <HAL_GetTick>
 8004e0c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004e0e:	e008      	b.n	8004e22 <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004e10:	f7fc fcd8 	bl	80017c4 <HAL_GetTick>
 8004e14:	4602      	mov	r2, r0
 8004e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e18:	1ad3      	subs	r3, r2, r3
 8004e1a:	2b64      	cmp	r3, #100	; 0x64
 8004e1c:	d901      	bls.n	8004e22 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004e1e:	2303      	movs	r3, #3
 8004e20:	e38d      	b.n	800553e <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004e22:	4b64      	ldr	r3, [pc, #400]	; (8004fb4 <HAL_RCC_OscConfig+0x288>)
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d0f0      	beq.n	8004e10 <HAL_RCC_OscConfig+0xe4>
 8004e2e:	e014      	b.n	8004e5a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e30:	f7fc fcc8 	bl	80017c4 <HAL_GetTick>
 8004e34:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004e36:	e008      	b.n	8004e4a <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004e38:	f7fc fcc4 	bl	80017c4 <HAL_GetTick>
 8004e3c:	4602      	mov	r2, r0
 8004e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e40:	1ad3      	subs	r3, r2, r3
 8004e42:	2b64      	cmp	r3, #100	; 0x64
 8004e44:	d901      	bls.n	8004e4a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004e46:	2303      	movs	r3, #3
 8004e48:	e379      	b.n	800553e <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004e4a:	4b5a      	ldr	r3, [pc, #360]	; (8004fb4 <HAL_RCC_OscConfig+0x288>)
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d1f0      	bne.n	8004e38 <HAL_RCC_OscConfig+0x10c>
 8004e56:	e000      	b.n	8004e5a <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f003 0302 	and.w	r3, r3, #2
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	f000 80ae 	beq.w	8004fc4 <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004e68:	4b52      	ldr	r3, [pc, #328]	; (8004fb4 <HAL_RCC_OscConfig+0x288>)
 8004e6a:	691b      	ldr	r3, [r3, #16]
 8004e6c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004e70:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004e72:	4b50      	ldr	r3, [pc, #320]	; (8004fb4 <HAL_RCC_OscConfig+0x288>)
 8004e74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e76:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004e78:	6a3b      	ldr	r3, [r7, #32]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d007      	beq.n	8004e8e <HAL_RCC_OscConfig+0x162>
 8004e7e:	6a3b      	ldr	r3, [r7, #32]
 8004e80:	2b18      	cmp	r3, #24
 8004e82:	d13a      	bne.n	8004efa <HAL_RCC_OscConfig+0x1ce>
 8004e84:	69fb      	ldr	r3, [r7, #28]
 8004e86:	f003 0303 	and.w	r3, r3, #3
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d135      	bne.n	8004efa <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004e8e:	4b49      	ldr	r3, [pc, #292]	; (8004fb4 <HAL_RCC_OscConfig+0x288>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f003 0304 	and.w	r3, r3, #4
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d005      	beq.n	8004ea6 <HAL_RCC_OscConfig+0x17a>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	68db      	ldr	r3, [r3, #12]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d101      	bne.n	8004ea6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	e34b      	b.n	800553e <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ea6:	f7fc fcbd 	bl	8001824 <HAL_GetREVID>
 8004eaa:	4603      	mov	r3, r0
 8004eac:	f241 0203 	movw	r2, #4099	; 0x1003
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d817      	bhi.n	8004ee4 <HAL_RCC_OscConfig+0x1b8>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	691b      	ldr	r3, [r3, #16]
 8004eb8:	2b40      	cmp	r3, #64	; 0x40
 8004eba:	d108      	bne.n	8004ece <HAL_RCC_OscConfig+0x1a2>
 8004ebc:	4b3d      	ldr	r3, [pc, #244]	; (8004fb4 <HAL_RCC_OscConfig+0x288>)
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8004ec4:	4a3b      	ldr	r2, [pc, #236]	; (8004fb4 <HAL_RCC_OscConfig+0x288>)
 8004ec6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004eca:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004ecc:	e07a      	b.n	8004fc4 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ece:	4b39      	ldr	r3, [pc, #228]	; (8004fb4 <HAL_RCC_OscConfig+0x288>)
 8004ed0:	685b      	ldr	r3, [r3, #4]
 8004ed2:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	691b      	ldr	r3, [r3, #16]
 8004eda:	031b      	lsls	r3, r3, #12
 8004edc:	4935      	ldr	r1, [pc, #212]	; (8004fb4 <HAL_RCC_OscConfig+0x288>)
 8004ede:	4313      	orrs	r3, r2
 8004ee0:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004ee2:	e06f      	b.n	8004fc4 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ee4:	4b33      	ldr	r3, [pc, #204]	; (8004fb4 <HAL_RCC_OscConfig+0x288>)
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	691b      	ldr	r3, [r3, #16]
 8004ef0:	061b      	lsls	r3, r3, #24
 8004ef2:	4930      	ldr	r1, [pc, #192]	; (8004fb4 <HAL_RCC_OscConfig+0x288>)
 8004ef4:	4313      	orrs	r3, r2
 8004ef6:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004ef8:	e064      	b.n	8004fc4 <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	68db      	ldr	r3, [r3, #12]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d045      	beq.n	8004f8e <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004f02:	4b2c      	ldr	r3, [pc, #176]	; (8004fb4 <HAL_RCC_OscConfig+0x288>)
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f023 0219 	bic.w	r2, r3, #25
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	68db      	ldr	r3, [r3, #12]
 8004f0e:	4929      	ldr	r1, [pc, #164]	; (8004fb4 <HAL_RCC_OscConfig+0x288>)
 8004f10:	4313      	orrs	r3, r2
 8004f12:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f14:	f7fc fc56 	bl	80017c4 <HAL_GetTick>
 8004f18:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004f1a:	e008      	b.n	8004f2e <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004f1c:	f7fc fc52 	bl	80017c4 <HAL_GetTick>
 8004f20:	4602      	mov	r2, r0
 8004f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f24:	1ad3      	subs	r3, r2, r3
 8004f26:	2b02      	cmp	r3, #2
 8004f28:	d901      	bls.n	8004f2e <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 8004f2a:	2303      	movs	r3, #3
 8004f2c:	e307      	b.n	800553e <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004f2e:	4b21      	ldr	r3, [pc, #132]	; (8004fb4 <HAL_RCC_OscConfig+0x288>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f003 0304 	and.w	r3, r3, #4
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d0f0      	beq.n	8004f1c <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f3a:	f7fc fc73 	bl	8001824 <HAL_GetREVID>
 8004f3e:	4603      	mov	r3, r0
 8004f40:	f241 0203 	movw	r2, #4099	; 0x1003
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d817      	bhi.n	8004f78 <HAL_RCC_OscConfig+0x24c>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	691b      	ldr	r3, [r3, #16]
 8004f4c:	2b40      	cmp	r3, #64	; 0x40
 8004f4e:	d108      	bne.n	8004f62 <HAL_RCC_OscConfig+0x236>
 8004f50:	4b18      	ldr	r3, [pc, #96]	; (8004fb4 <HAL_RCC_OscConfig+0x288>)
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8004f58:	4a16      	ldr	r2, [pc, #88]	; (8004fb4 <HAL_RCC_OscConfig+0x288>)
 8004f5a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004f5e:	6053      	str	r3, [r2, #4]
 8004f60:	e030      	b.n	8004fc4 <HAL_RCC_OscConfig+0x298>
 8004f62:	4b14      	ldr	r3, [pc, #80]	; (8004fb4 <HAL_RCC_OscConfig+0x288>)
 8004f64:	685b      	ldr	r3, [r3, #4]
 8004f66:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	691b      	ldr	r3, [r3, #16]
 8004f6e:	031b      	lsls	r3, r3, #12
 8004f70:	4910      	ldr	r1, [pc, #64]	; (8004fb4 <HAL_RCC_OscConfig+0x288>)
 8004f72:	4313      	orrs	r3, r2
 8004f74:	604b      	str	r3, [r1, #4]
 8004f76:	e025      	b.n	8004fc4 <HAL_RCC_OscConfig+0x298>
 8004f78:	4b0e      	ldr	r3, [pc, #56]	; (8004fb4 <HAL_RCC_OscConfig+0x288>)
 8004f7a:	685b      	ldr	r3, [r3, #4]
 8004f7c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	691b      	ldr	r3, [r3, #16]
 8004f84:	061b      	lsls	r3, r3, #24
 8004f86:	490b      	ldr	r1, [pc, #44]	; (8004fb4 <HAL_RCC_OscConfig+0x288>)
 8004f88:	4313      	orrs	r3, r2
 8004f8a:	604b      	str	r3, [r1, #4]
 8004f8c:	e01a      	b.n	8004fc4 <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f8e:	4b09      	ldr	r3, [pc, #36]	; (8004fb4 <HAL_RCC_OscConfig+0x288>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4a08      	ldr	r2, [pc, #32]	; (8004fb4 <HAL_RCC_OscConfig+0x288>)
 8004f94:	f023 0301 	bic.w	r3, r3, #1
 8004f98:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f9a:	f7fc fc13 	bl	80017c4 <HAL_GetTick>
 8004f9e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004fa0:	e00a      	b.n	8004fb8 <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004fa2:	f7fc fc0f 	bl	80017c4 <HAL_GetTick>
 8004fa6:	4602      	mov	r2, r0
 8004fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004faa:	1ad3      	subs	r3, r2, r3
 8004fac:	2b02      	cmp	r3, #2
 8004fae:	d903      	bls.n	8004fb8 <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 8004fb0:	2303      	movs	r3, #3
 8004fb2:	e2c4      	b.n	800553e <HAL_RCC_OscConfig+0x812>
 8004fb4:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004fb8:	4ba4      	ldr	r3, [pc, #656]	; (800524c <HAL_RCC_OscConfig+0x520>)
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f003 0304 	and.w	r3, r3, #4
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d1ee      	bne.n	8004fa2 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f003 0310 	and.w	r3, r3, #16
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	f000 80a9 	beq.w	8005124 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004fd2:	4b9e      	ldr	r3, [pc, #632]	; (800524c <HAL_RCC_OscConfig+0x520>)
 8004fd4:	691b      	ldr	r3, [r3, #16]
 8004fd6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004fda:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004fdc:	4b9b      	ldr	r3, [pc, #620]	; (800524c <HAL_RCC_OscConfig+0x520>)
 8004fde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fe0:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004fe2:	69bb      	ldr	r3, [r7, #24]
 8004fe4:	2b08      	cmp	r3, #8
 8004fe6:	d007      	beq.n	8004ff8 <HAL_RCC_OscConfig+0x2cc>
 8004fe8:	69bb      	ldr	r3, [r7, #24]
 8004fea:	2b18      	cmp	r3, #24
 8004fec:	d13a      	bne.n	8005064 <HAL_RCC_OscConfig+0x338>
 8004fee:	697b      	ldr	r3, [r7, #20]
 8004ff0:	f003 0303 	and.w	r3, r3, #3
 8004ff4:	2b01      	cmp	r3, #1
 8004ff6:	d135      	bne.n	8005064 <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004ff8:	4b94      	ldr	r3, [pc, #592]	; (800524c <HAL_RCC_OscConfig+0x520>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005000:	2b00      	cmp	r3, #0
 8005002:	d005      	beq.n	8005010 <HAL_RCC_OscConfig+0x2e4>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	69db      	ldr	r3, [r3, #28]
 8005008:	2b80      	cmp	r3, #128	; 0x80
 800500a:	d001      	beq.n	8005010 <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 800500c:	2301      	movs	r3, #1
 800500e:	e296      	b.n	800553e <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005010:	f7fc fc08 	bl	8001824 <HAL_GetREVID>
 8005014:	4603      	mov	r3, r0
 8005016:	f241 0203 	movw	r2, #4099	; 0x1003
 800501a:	4293      	cmp	r3, r2
 800501c:	d817      	bhi.n	800504e <HAL_RCC_OscConfig+0x322>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6a1b      	ldr	r3, [r3, #32]
 8005022:	2b20      	cmp	r3, #32
 8005024:	d108      	bne.n	8005038 <HAL_RCC_OscConfig+0x30c>
 8005026:	4b89      	ldr	r3, [pc, #548]	; (800524c <HAL_RCC_OscConfig+0x520>)
 8005028:	685b      	ldr	r3, [r3, #4]
 800502a:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800502e:	4a87      	ldr	r2, [pc, #540]	; (800524c <HAL_RCC_OscConfig+0x520>)
 8005030:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005034:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005036:	e075      	b.n	8005124 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005038:	4b84      	ldr	r3, [pc, #528]	; (800524c <HAL_RCC_OscConfig+0x520>)
 800503a:	685b      	ldr	r3, [r3, #4]
 800503c:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6a1b      	ldr	r3, [r3, #32]
 8005044:	069b      	lsls	r3, r3, #26
 8005046:	4981      	ldr	r1, [pc, #516]	; (800524c <HAL_RCC_OscConfig+0x520>)
 8005048:	4313      	orrs	r3, r2
 800504a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800504c:	e06a      	b.n	8005124 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800504e:	4b7f      	ldr	r3, [pc, #508]	; (800524c <HAL_RCC_OscConfig+0x520>)
 8005050:	68db      	ldr	r3, [r3, #12]
 8005052:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6a1b      	ldr	r3, [r3, #32]
 800505a:	061b      	lsls	r3, r3, #24
 800505c:	497b      	ldr	r1, [pc, #492]	; (800524c <HAL_RCC_OscConfig+0x520>)
 800505e:	4313      	orrs	r3, r2
 8005060:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005062:	e05f      	b.n	8005124 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	69db      	ldr	r3, [r3, #28]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d042      	beq.n	80050f2 <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800506c:	4b77      	ldr	r3, [pc, #476]	; (800524c <HAL_RCC_OscConfig+0x520>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	4a76      	ldr	r2, [pc, #472]	; (800524c <HAL_RCC_OscConfig+0x520>)
 8005072:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005076:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005078:	f7fc fba4 	bl	80017c4 <HAL_GetTick>
 800507c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800507e:	e008      	b.n	8005092 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8005080:	f7fc fba0 	bl	80017c4 <HAL_GetTick>
 8005084:	4602      	mov	r2, r0
 8005086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005088:	1ad3      	subs	r3, r2, r3
 800508a:	2b02      	cmp	r3, #2
 800508c:	d901      	bls.n	8005092 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 800508e:	2303      	movs	r3, #3
 8005090:	e255      	b.n	800553e <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005092:	4b6e      	ldr	r3, [pc, #440]	; (800524c <HAL_RCC_OscConfig+0x520>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800509a:	2b00      	cmp	r3, #0
 800509c:	d0f0      	beq.n	8005080 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800509e:	f7fc fbc1 	bl	8001824 <HAL_GetREVID>
 80050a2:	4603      	mov	r3, r0
 80050a4:	f241 0203 	movw	r2, #4099	; 0x1003
 80050a8:	4293      	cmp	r3, r2
 80050aa:	d817      	bhi.n	80050dc <HAL_RCC_OscConfig+0x3b0>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6a1b      	ldr	r3, [r3, #32]
 80050b0:	2b20      	cmp	r3, #32
 80050b2:	d108      	bne.n	80050c6 <HAL_RCC_OscConfig+0x39a>
 80050b4:	4b65      	ldr	r3, [pc, #404]	; (800524c <HAL_RCC_OscConfig+0x520>)
 80050b6:	685b      	ldr	r3, [r3, #4]
 80050b8:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80050bc:	4a63      	ldr	r2, [pc, #396]	; (800524c <HAL_RCC_OscConfig+0x520>)
 80050be:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80050c2:	6053      	str	r3, [r2, #4]
 80050c4:	e02e      	b.n	8005124 <HAL_RCC_OscConfig+0x3f8>
 80050c6:	4b61      	ldr	r3, [pc, #388]	; (800524c <HAL_RCC_OscConfig+0x520>)
 80050c8:	685b      	ldr	r3, [r3, #4]
 80050ca:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6a1b      	ldr	r3, [r3, #32]
 80050d2:	069b      	lsls	r3, r3, #26
 80050d4:	495d      	ldr	r1, [pc, #372]	; (800524c <HAL_RCC_OscConfig+0x520>)
 80050d6:	4313      	orrs	r3, r2
 80050d8:	604b      	str	r3, [r1, #4]
 80050da:	e023      	b.n	8005124 <HAL_RCC_OscConfig+0x3f8>
 80050dc:	4b5b      	ldr	r3, [pc, #364]	; (800524c <HAL_RCC_OscConfig+0x520>)
 80050de:	68db      	ldr	r3, [r3, #12]
 80050e0:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6a1b      	ldr	r3, [r3, #32]
 80050e8:	061b      	lsls	r3, r3, #24
 80050ea:	4958      	ldr	r1, [pc, #352]	; (800524c <HAL_RCC_OscConfig+0x520>)
 80050ec:	4313      	orrs	r3, r2
 80050ee:	60cb      	str	r3, [r1, #12]
 80050f0:	e018      	b.n	8005124 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80050f2:	4b56      	ldr	r3, [pc, #344]	; (800524c <HAL_RCC_OscConfig+0x520>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	4a55      	ldr	r2, [pc, #340]	; (800524c <HAL_RCC_OscConfig+0x520>)
 80050f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80050fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050fe:	f7fc fb61 	bl	80017c4 <HAL_GetTick>
 8005102:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005104:	e008      	b.n	8005118 <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8005106:	f7fc fb5d 	bl	80017c4 <HAL_GetTick>
 800510a:	4602      	mov	r2, r0
 800510c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800510e:	1ad3      	subs	r3, r2, r3
 8005110:	2b02      	cmp	r3, #2
 8005112:	d901      	bls.n	8005118 <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 8005114:	2303      	movs	r3, #3
 8005116:	e212      	b.n	800553e <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005118:	4b4c      	ldr	r3, [pc, #304]	; (800524c <HAL_RCC_OscConfig+0x520>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005120:	2b00      	cmp	r3, #0
 8005122:	d1f0      	bne.n	8005106 <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f003 0308 	and.w	r3, r3, #8
 800512c:	2b00      	cmp	r3, #0
 800512e:	d036      	beq.n	800519e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	695b      	ldr	r3, [r3, #20]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d019      	beq.n	800516c <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005138:	4b44      	ldr	r3, [pc, #272]	; (800524c <HAL_RCC_OscConfig+0x520>)
 800513a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800513c:	4a43      	ldr	r2, [pc, #268]	; (800524c <HAL_RCC_OscConfig+0x520>)
 800513e:	f043 0301 	orr.w	r3, r3, #1
 8005142:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005144:	f7fc fb3e 	bl	80017c4 <HAL_GetTick>
 8005148:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800514a:	e008      	b.n	800515e <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800514c:	f7fc fb3a 	bl	80017c4 <HAL_GetTick>
 8005150:	4602      	mov	r2, r0
 8005152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005154:	1ad3      	subs	r3, r2, r3
 8005156:	2b02      	cmp	r3, #2
 8005158:	d901      	bls.n	800515e <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 800515a:	2303      	movs	r3, #3
 800515c:	e1ef      	b.n	800553e <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800515e:	4b3b      	ldr	r3, [pc, #236]	; (800524c <HAL_RCC_OscConfig+0x520>)
 8005160:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005162:	f003 0302 	and.w	r3, r3, #2
 8005166:	2b00      	cmp	r3, #0
 8005168:	d0f0      	beq.n	800514c <HAL_RCC_OscConfig+0x420>
 800516a:	e018      	b.n	800519e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800516c:	4b37      	ldr	r3, [pc, #220]	; (800524c <HAL_RCC_OscConfig+0x520>)
 800516e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005170:	4a36      	ldr	r2, [pc, #216]	; (800524c <HAL_RCC_OscConfig+0x520>)
 8005172:	f023 0301 	bic.w	r3, r3, #1
 8005176:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005178:	f7fc fb24 	bl	80017c4 <HAL_GetTick>
 800517c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800517e:	e008      	b.n	8005192 <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005180:	f7fc fb20 	bl	80017c4 <HAL_GetTick>
 8005184:	4602      	mov	r2, r0
 8005186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005188:	1ad3      	subs	r3, r2, r3
 800518a:	2b02      	cmp	r3, #2
 800518c:	d901      	bls.n	8005192 <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 800518e:	2303      	movs	r3, #3
 8005190:	e1d5      	b.n	800553e <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005192:	4b2e      	ldr	r3, [pc, #184]	; (800524c <HAL_RCC_OscConfig+0x520>)
 8005194:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005196:	f003 0302 	and.w	r3, r3, #2
 800519a:	2b00      	cmp	r3, #0
 800519c:	d1f0      	bne.n	8005180 <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f003 0320 	and.w	r3, r3, #32
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d036      	beq.n	8005218 <HAL_RCC_OscConfig+0x4ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	699b      	ldr	r3, [r3, #24]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d019      	beq.n	80051e6 <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80051b2:	4b26      	ldr	r3, [pc, #152]	; (800524c <HAL_RCC_OscConfig+0x520>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4a25      	ldr	r2, [pc, #148]	; (800524c <HAL_RCC_OscConfig+0x520>)
 80051b8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80051bc:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80051be:	f7fc fb01 	bl	80017c4 <HAL_GetTick>
 80051c2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80051c4:	e008      	b.n	80051d8 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80051c6:	f7fc fafd 	bl	80017c4 <HAL_GetTick>
 80051ca:	4602      	mov	r2, r0
 80051cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051ce:	1ad3      	subs	r3, r2, r3
 80051d0:	2b02      	cmp	r3, #2
 80051d2:	d901      	bls.n	80051d8 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 80051d4:	2303      	movs	r3, #3
 80051d6:	e1b2      	b.n	800553e <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80051d8:	4b1c      	ldr	r3, [pc, #112]	; (800524c <HAL_RCC_OscConfig+0x520>)
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d0f0      	beq.n	80051c6 <HAL_RCC_OscConfig+0x49a>
 80051e4:	e018      	b.n	8005218 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80051e6:	4b19      	ldr	r3, [pc, #100]	; (800524c <HAL_RCC_OscConfig+0x520>)
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	4a18      	ldr	r2, [pc, #96]	; (800524c <HAL_RCC_OscConfig+0x520>)
 80051ec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80051f0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80051f2:	f7fc fae7 	bl	80017c4 <HAL_GetTick>
 80051f6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80051f8:	e008      	b.n	800520c <HAL_RCC_OscConfig+0x4e0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80051fa:	f7fc fae3 	bl	80017c4 <HAL_GetTick>
 80051fe:	4602      	mov	r2, r0
 8005200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005202:	1ad3      	subs	r3, r2, r3
 8005204:	2b02      	cmp	r3, #2
 8005206:	d901      	bls.n	800520c <HAL_RCC_OscConfig+0x4e0>
        {
          return HAL_TIMEOUT;
 8005208:	2303      	movs	r3, #3
 800520a:	e198      	b.n	800553e <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800520c:	4b0f      	ldr	r3, [pc, #60]	; (800524c <HAL_RCC_OscConfig+0x520>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005214:	2b00      	cmp	r3, #0
 8005216:	d1f0      	bne.n	80051fa <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f003 0304 	and.w	r3, r3, #4
 8005220:	2b00      	cmp	r3, #0
 8005222:	f000 8085 	beq.w	8005330 <HAL_RCC_OscConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005226:	4b0a      	ldr	r3, [pc, #40]	; (8005250 <HAL_RCC_OscConfig+0x524>)
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	4a09      	ldr	r2, [pc, #36]	; (8005250 <HAL_RCC_OscConfig+0x524>)
 800522c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005230:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005232:	f7fc fac7 	bl	80017c4 <HAL_GetTick>
 8005236:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005238:	e00c      	b.n	8005254 <HAL_RCC_OscConfig+0x528>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800523a:	f7fc fac3 	bl	80017c4 <HAL_GetTick>
 800523e:	4602      	mov	r2, r0
 8005240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005242:	1ad3      	subs	r3, r2, r3
 8005244:	2b64      	cmp	r3, #100	; 0x64
 8005246:	d905      	bls.n	8005254 <HAL_RCC_OscConfig+0x528>
      {
        return HAL_TIMEOUT;
 8005248:	2303      	movs	r3, #3
 800524a:	e178      	b.n	800553e <HAL_RCC_OscConfig+0x812>
 800524c:	58024400 	.word	0x58024400
 8005250:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005254:	4b96      	ldr	r3, [pc, #600]	; (80054b0 <HAL_RCC_OscConfig+0x784>)
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800525c:	2b00      	cmp	r3, #0
 800525e:	d0ec      	beq.n	800523a <HAL_RCC_OscConfig+0x50e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	689b      	ldr	r3, [r3, #8]
 8005264:	2b01      	cmp	r3, #1
 8005266:	d106      	bne.n	8005276 <HAL_RCC_OscConfig+0x54a>
 8005268:	4b92      	ldr	r3, [pc, #584]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 800526a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800526c:	4a91      	ldr	r2, [pc, #580]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 800526e:	f043 0301 	orr.w	r3, r3, #1
 8005272:	6713      	str	r3, [r2, #112]	; 0x70
 8005274:	e02d      	b.n	80052d2 <HAL_RCC_OscConfig+0x5a6>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	689b      	ldr	r3, [r3, #8]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d10c      	bne.n	8005298 <HAL_RCC_OscConfig+0x56c>
 800527e:	4b8d      	ldr	r3, [pc, #564]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 8005280:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005282:	4a8c      	ldr	r2, [pc, #560]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 8005284:	f023 0301 	bic.w	r3, r3, #1
 8005288:	6713      	str	r3, [r2, #112]	; 0x70
 800528a:	4b8a      	ldr	r3, [pc, #552]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 800528c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800528e:	4a89      	ldr	r2, [pc, #548]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 8005290:	f023 0304 	bic.w	r3, r3, #4
 8005294:	6713      	str	r3, [r2, #112]	; 0x70
 8005296:	e01c      	b.n	80052d2 <HAL_RCC_OscConfig+0x5a6>
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	689b      	ldr	r3, [r3, #8]
 800529c:	2b05      	cmp	r3, #5
 800529e:	d10c      	bne.n	80052ba <HAL_RCC_OscConfig+0x58e>
 80052a0:	4b84      	ldr	r3, [pc, #528]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 80052a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052a4:	4a83      	ldr	r2, [pc, #524]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 80052a6:	f043 0304 	orr.w	r3, r3, #4
 80052aa:	6713      	str	r3, [r2, #112]	; 0x70
 80052ac:	4b81      	ldr	r3, [pc, #516]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 80052ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052b0:	4a80      	ldr	r2, [pc, #512]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 80052b2:	f043 0301 	orr.w	r3, r3, #1
 80052b6:	6713      	str	r3, [r2, #112]	; 0x70
 80052b8:	e00b      	b.n	80052d2 <HAL_RCC_OscConfig+0x5a6>
 80052ba:	4b7e      	ldr	r3, [pc, #504]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 80052bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052be:	4a7d      	ldr	r2, [pc, #500]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 80052c0:	f023 0301 	bic.w	r3, r3, #1
 80052c4:	6713      	str	r3, [r2, #112]	; 0x70
 80052c6:	4b7b      	ldr	r3, [pc, #492]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 80052c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052ca:	4a7a      	ldr	r2, [pc, #488]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 80052cc:	f023 0304 	bic.w	r3, r3, #4
 80052d0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	689b      	ldr	r3, [r3, #8]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d015      	beq.n	8005306 <HAL_RCC_OscConfig+0x5da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052da:	f7fc fa73 	bl	80017c4 <HAL_GetTick>
 80052de:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80052e0:	e00a      	b.n	80052f8 <HAL_RCC_OscConfig+0x5cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80052e2:	f7fc fa6f 	bl	80017c4 <HAL_GetTick>
 80052e6:	4602      	mov	r2, r0
 80052e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052ea:	1ad3      	subs	r3, r2, r3
 80052ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80052f0:	4293      	cmp	r3, r2
 80052f2:	d901      	bls.n	80052f8 <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 80052f4:	2303      	movs	r3, #3
 80052f6:	e122      	b.n	800553e <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80052f8:	4b6e      	ldr	r3, [pc, #440]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 80052fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052fc:	f003 0302 	and.w	r3, r3, #2
 8005300:	2b00      	cmp	r3, #0
 8005302:	d0ee      	beq.n	80052e2 <HAL_RCC_OscConfig+0x5b6>
 8005304:	e014      	b.n	8005330 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005306:	f7fc fa5d 	bl	80017c4 <HAL_GetTick>
 800530a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800530c:	e00a      	b.n	8005324 <HAL_RCC_OscConfig+0x5f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800530e:	f7fc fa59 	bl	80017c4 <HAL_GetTick>
 8005312:	4602      	mov	r2, r0
 8005314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005316:	1ad3      	subs	r3, r2, r3
 8005318:	f241 3288 	movw	r2, #5000	; 0x1388
 800531c:	4293      	cmp	r3, r2
 800531e:	d901      	bls.n	8005324 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_TIMEOUT;
 8005320:	2303      	movs	r3, #3
 8005322:	e10c      	b.n	800553e <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005324:	4b63      	ldr	r3, [pc, #396]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 8005326:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005328:	f003 0302 	and.w	r3, r3, #2
 800532c:	2b00      	cmp	r3, #0
 800532e:	d1ee      	bne.n	800530e <HAL_RCC_OscConfig+0x5e2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005334:	2b00      	cmp	r3, #0
 8005336:	f000 8101 	beq.w	800553c <HAL_RCC_OscConfig+0x810>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800533a:	4b5e      	ldr	r3, [pc, #376]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 800533c:	691b      	ldr	r3, [r3, #16]
 800533e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005342:	2b18      	cmp	r3, #24
 8005344:	f000 80bc 	beq.w	80054c0 <HAL_RCC_OscConfig+0x794>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800534c:	2b02      	cmp	r3, #2
 800534e:	f040 8095 	bne.w	800547c <HAL_RCC_OscConfig+0x750>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005352:	4b58      	ldr	r3, [pc, #352]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	4a57      	ldr	r2, [pc, #348]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 8005358:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800535c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800535e:	f7fc fa31 	bl	80017c4 <HAL_GetTick>
 8005362:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005364:	e008      	b.n	8005378 <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005366:	f7fc fa2d 	bl	80017c4 <HAL_GetTick>
 800536a:	4602      	mov	r2, r0
 800536c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800536e:	1ad3      	subs	r3, r2, r3
 8005370:	2b02      	cmp	r3, #2
 8005372:	d901      	bls.n	8005378 <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 8005374:	2303      	movs	r3, #3
 8005376:	e0e2      	b.n	800553e <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005378:	4b4e      	ldr	r3, [pc, #312]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005380:	2b00      	cmp	r3, #0
 8005382:	d1f0      	bne.n	8005366 <HAL_RCC_OscConfig+0x63a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005384:	4b4b      	ldr	r3, [pc, #300]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 8005386:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005388:	4b4b      	ldr	r3, [pc, #300]	; (80054b8 <HAL_RCC_OscConfig+0x78c>)
 800538a:	4013      	ands	r3, r2
 800538c:	687a      	ldr	r2, [r7, #4]
 800538e:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8005390:	687a      	ldr	r2, [r7, #4]
 8005392:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005394:	0112      	lsls	r2, r2, #4
 8005396:	430a      	orrs	r2, r1
 8005398:	4946      	ldr	r1, [pc, #280]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 800539a:	4313      	orrs	r3, r2
 800539c:	628b      	str	r3, [r1, #40]	; 0x28
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053a2:	3b01      	subs	r3, #1
 80053a4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053ac:	3b01      	subs	r3, #1
 80053ae:	025b      	lsls	r3, r3, #9
 80053b0:	b29b      	uxth	r3, r3
 80053b2:	431a      	orrs	r2, r3
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053b8:	3b01      	subs	r3, #1
 80053ba:	041b      	lsls	r3, r3, #16
 80053bc:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80053c0:	431a      	orrs	r2, r3
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053c6:	3b01      	subs	r3, #1
 80053c8:	061b      	lsls	r3, r3, #24
 80053ca:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80053ce:	4939      	ldr	r1, [pc, #228]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 80053d0:	4313      	orrs	r3, r2
 80053d2:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 80053d4:	4b37      	ldr	r3, [pc, #220]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 80053d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053d8:	4a36      	ldr	r2, [pc, #216]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 80053da:	f023 0301 	bic.w	r3, r3, #1
 80053de:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80053e0:	4b34      	ldr	r3, [pc, #208]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 80053e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80053e4:	4b35      	ldr	r3, [pc, #212]	; (80054bc <HAL_RCC_OscConfig+0x790>)
 80053e6:	4013      	ands	r3, r2
 80053e8:	687a      	ldr	r2, [r7, #4]
 80053ea:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80053ec:	00d2      	lsls	r2, r2, #3
 80053ee:	4931      	ldr	r1, [pc, #196]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 80053f0:	4313      	orrs	r3, r2
 80053f2:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80053f4:	4b2f      	ldr	r3, [pc, #188]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 80053f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053f8:	f023 020c 	bic.w	r2, r3, #12
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005400:	492c      	ldr	r1, [pc, #176]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 8005402:	4313      	orrs	r3, r2
 8005404:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8005406:	4b2b      	ldr	r3, [pc, #172]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 8005408:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800540a:	f023 0202 	bic.w	r2, r3, #2
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005412:	4928      	ldr	r1, [pc, #160]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 8005414:	4313      	orrs	r3, r2
 8005416:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005418:	4b26      	ldr	r3, [pc, #152]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 800541a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800541c:	4a25      	ldr	r2, [pc, #148]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 800541e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005422:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005424:	4b23      	ldr	r3, [pc, #140]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 8005426:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005428:	4a22      	ldr	r2, [pc, #136]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 800542a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800542e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005430:	4b20      	ldr	r3, [pc, #128]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 8005432:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005434:	4a1f      	ldr	r2, [pc, #124]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 8005436:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800543a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 800543c:	4b1d      	ldr	r3, [pc, #116]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 800543e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005440:	4a1c      	ldr	r2, [pc, #112]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 8005442:	f043 0301 	orr.w	r3, r3, #1
 8005446:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005448:	4b1a      	ldr	r3, [pc, #104]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	4a19      	ldr	r2, [pc, #100]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 800544e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005452:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005454:	f7fc f9b6 	bl	80017c4 <HAL_GetTick>
 8005458:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800545a:	e008      	b.n	800546e <HAL_RCC_OscConfig+0x742>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800545c:	f7fc f9b2 	bl	80017c4 <HAL_GetTick>
 8005460:	4602      	mov	r2, r0
 8005462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005464:	1ad3      	subs	r3, r2, r3
 8005466:	2b02      	cmp	r3, #2
 8005468:	d901      	bls.n	800546e <HAL_RCC_OscConfig+0x742>
          {
            return HAL_TIMEOUT;
 800546a:	2303      	movs	r3, #3
 800546c:	e067      	b.n	800553e <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800546e:	4b11      	ldr	r3, [pc, #68]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005476:	2b00      	cmp	r3, #0
 8005478:	d0f0      	beq.n	800545c <HAL_RCC_OscConfig+0x730>
 800547a:	e05f      	b.n	800553c <HAL_RCC_OscConfig+0x810>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800547c:	4b0d      	ldr	r3, [pc, #52]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	4a0c      	ldr	r2, [pc, #48]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 8005482:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005486:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005488:	f7fc f99c 	bl	80017c4 <HAL_GetTick>
 800548c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800548e:	e008      	b.n	80054a2 <HAL_RCC_OscConfig+0x776>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005490:	f7fc f998 	bl	80017c4 <HAL_GetTick>
 8005494:	4602      	mov	r2, r0
 8005496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005498:	1ad3      	subs	r3, r2, r3
 800549a:	2b02      	cmp	r3, #2
 800549c:	d901      	bls.n	80054a2 <HAL_RCC_OscConfig+0x776>
          {
            return HAL_TIMEOUT;
 800549e:	2303      	movs	r3, #3
 80054a0:	e04d      	b.n	800553e <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80054a2:	4b04      	ldr	r3, [pc, #16]	; (80054b4 <HAL_RCC_OscConfig+0x788>)
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d1f0      	bne.n	8005490 <HAL_RCC_OscConfig+0x764>
 80054ae:	e045      	b.n	800553c <HAL_RCC_OscConfig+0x810>
 80054b0:	58024800 	.word	0x58024800
 80054b4:	58024400 	.word	0x58024400
 80054b8:	fffffc0c 	.word	0xfffffc0c
 80054bc:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80054c0:	4b21      	ldr	r3, [pc, #132]	; (8005548 <HAL_RCC_OscConfig+0x81c>)
 80054c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054c4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80054c6:	4b20      	ldr	r3, [pc, #128]	; (8005548 <HAL_RCC_OscConfig+0x81c>)
 80054c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054ca:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054d0:	2b01      	cmp	r3, #1
 80054d2:	d031      	beq.n	8005538 <HAL_RCC_OscConfig+0x80c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054d4:	693b      	ldr	r3, [r7, #16]
 80054d6:	f003 0203 	and.w	r2, r3, #3
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80054de:	429a      	cmp	r2, r3
 80054e0:	d12a      	bne.n	8005538 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80054e2:	693b      	ldr	r3, [r7, #16]
 80054e4:	091b      	lsrs	r3, r3, #4
 80054e6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054ee:	429a      	cmp	r2, r3
 80054f0:	d122      	bne.n	8005538 <HAL_RCC_OscConfig+0x80c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054fc:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80054fe:	429a      	cmp	r2, r3
 8005500:	d11a      	bne.n	8005538 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	0a5b      	lsrs	r3, r3, #9
 8005506:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800550e:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005510:	429a      	cmp	r2, r3
 8005512:	d111      	bne.n	8005538 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	0c1b      	lsrs	r3, r3, #16
 8005518:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005520:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005522:	429a      	cmp	r2, r3
 8005524:	d108      	bne.n	8005538 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	0e1b      	lsrs	r3, r3, #24
 800552a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005532:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005534:	429a      	cmp	r2, r3
 8005536:	d001      	beq.n	800553c <HAL_RCC_OscConfig+0x810>
      {
        return HAL_ERROR;
 8005538:	2301      	movs	r3, #1
 800553a:	e000      	b.n	800553e <HAL_RCC_OscConfig+0x812>
      }
    }
  }
  return HAL_OK;
 800553c:	2300      	movs	r3, #0
}
 800553e:	4618      	mov	r0, r3
 8005540:	3730      	adds	r7, #48	; 0x30
 8005542:	46bd      	mov	sp, r7
 8005544:	bd80      	pop	{r7, pc}
 8005546:	bf00      	nop
 8005548:	58024400 	.word	0x58024400

0800554c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b086      	sub	sp, #24
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
 8005554:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2b00      	cmp	r3, #0
 800555a:	d101      	bne.n	8005560 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800555c:	2301      	movs	r3, #1
 800555e:	e19c      	b.n	800589a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005560:	4b8a      	ldr	r3, [pc, #552]	; (800578c <HAL_RCC_ClockConfig+0x240>)
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f003 030f 	and.w	r3, r3, #15
 8005568:	683a      	ldr	r2, [r7, #0]
 800556a:	429a      	cmp	r2, r3
 800556c:	d910      	bls.n	8005590 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800556e:	4b87      	ldr	r3, [pc, #540]	; (800578c <HAL_RCC_ClockConfig+0x240>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f023 020f 	bic.w	r2, r3, #15
 8005576:	4985      	ldr	r1, [pc, #532]	; (800578c <HAL_RCC_ClockConfig+0x240>)
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	4313      	orrs	r3, r2
 800557c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800557e:	4b83      	ldr	r3, [pc, #524]	; (800578c <HAL_RCC_ClockConfig+0x240>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f003 030f 	and.w	r3, r3, #15
 8005586:	683a      	ldr	r2, [r7, #0]
 8005588:	429a      	cmp	r2, r3
 800558a:	d001      	beq.n	8005590 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800558c:	2301      	movs	r3, #1
 800558e:	e184      	b.n	800589a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f003 0304 	and.w	r3, r3, #4
 8005598:	2b00      	cmp	r3, #0
 800559a:	d010      	beq.n	80055be <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	691a      	ldr	r2, [r3, #16]
 80055a0:	4b7b      	ldr	r3, [pc, #492]	; (8005790 <HAL_RCC_ClockConfig+0x244>)
 80055a2:	699b      	ldr	r3, [r3, #24]
 80055a4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80055a8:	429a      	cmp	r2, r3
 80055aa:	d908      	bls.n	80055be <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80055ac:	4b78      	ldr	r3, [pc, #480]	; (8005790 <HAL_RCC_ClockConfig+0x244>)
 80055ae:	699b      	ldr	r3, [r3, #24]
 80055b0:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	691b      	ldr	r3, [r3, #16]
 80055b8:	4975      	ldr	r1, [pc, #468]	; (8005790 <HAL_RCC_ClockConfig+0x244>)
 80055ba:	4313      	orrs	r3, r2
 80055bc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f003 0308 	and.w	r3, r3, #8
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d010      	beq.n	80055ec <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	695a      	ldr	r2, [r3, #20]
 80055ce:	4b70      	ldr	r3, [pc, #448]	; (8005790 <HAL_RCC_ClockConfig+0x244>)
 80055d0:	69db      	ldr	r3, [r3, #28]
 80055d2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80055d6:	429a      	cmp	r2, r3
 80055d8:	d908      	bls.n	80055ec <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80055da:	4b6d      	ldr	r3, [pc, #436]	; (8005790 <HAL_RCC_ClockConfig+0x244>)
 80055dc:	69db      	ldr	r3, [r3, #28]
 80055de:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	695b      	ldr	r3, [r3, #20]
 80055e6:	496a      	ldr	r1, [pc, #424]	; (8005790 <HAL_RCC_ClockConfig+0x244>)
 80055e8:	4313      	orrs	r3, r2
 80055ea:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f003 0310 	and.w	r3, r3, #16
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d010      	beq.n	800561a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	699a      	ldr	r2, [r3, #24]
 80055fc:	4b64      	ldr	r3, [pc, #400]	; (8005790 <HAL_RCC_ClockConfig+0x244>)
 80055fe:	69db      	ldr	r3, [r3, #28]
 8005600:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005604:	429a      	cmp	r2, r3
 8005606:	d908      	bls.n	800561a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005608:	4b61      	ldr	r3, [pc, #388]	; (8005790 <HAL_RCC_ClockConfig+0x244>)
 800560a:	69db      	ldr	r3, [r3, #28]
 800560c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	699b      	ldr	r3, [r3, #24]
 8005614:	495e      	ldr	r1, [pc, #376]	; (8005790 <HAL_RCC_ClockConfig+0x244>)
 8005616:	4313      	orrs	r3, r2
 8005618:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f003 0320 	and.w	r3, r3, #32
 8005622:	2b00      	cmp	r3, #0
 8005624:	d010      	beq.n	8005648 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	69da      	ldr	r2, [r3, #28]
 800562a:	4b59      	ldr	r3, [pc, #356]	; (8005790 <HAL_RCC_ClockConfig+0x244>)
 800562c:	6a1b      	ldr	r3, [r3, #32]
 800562e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005632:	429a      	cmp	r2, r3
 8005634:	d908      	bls.n	8005648 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8005636:	4b56      	ldr	r3, [pc, #344]	; (8005790 <HAL_RCC_ClockConfig+0x244>)
 8005638:	6a1b      	ldr	r3, [r3, #32]
 800563a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	69db      	ldr	r3, [r3, #28]
 8005642:	4953      	ldr	r1, [pc, #332]	; (8005790 <HAL_RCC_ClockConfig+0x244>)
 8005644:	4313      	orrs	r3, r2
 8005646:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f003 0302 	and.w	r3, r3, #2
 8005650:	2b00      	cmp	r3, #0
 8005652:	d010      	beq.n	8005676 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	68da      	ldr	r2, [r3, #12]
 8005658:	4b4d      	ldr	r3, [pc, #308]	; (8005790 <HAL_RCC_ClockConfig+0x244>)
 800565a:	699b      	ldr	r3, [r3, #24]
 800565c:	f003 030f 	and.w	r3, r3, #15
 8005660:	429a      	cmp	r2, r3
 8005662:	d908      	bls.n	8005676 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005664:	4b4a      	ldr	r3, [pc, #296]	; (8005790 <HAL_RCC_ClockConfig+0x244>)
 8005666:	699b      	ldr	r3, [r3, #24]
 8005668:	f023 020f 	bic.w	r2, r3, #15
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	68db      	ldr	r3, [r3, #12]
 8005670:	4947      	ldr	r1, [pc, #284]	; (8005790 <HAL_RCC_ClockConfig+0x244>)
 8005672:	4313      	orrs	r3, r2
 8005674:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f003 0301 	and.w	r3, r3, #1
 800567e:	2b00      	cmp	r3, #0
 8005680:	d055      	beq.n	800572e <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8005682:	4b43      	ldr	r3, [pc, #268]	; (8005790 <HAL_RCC_ClockConfig+0x244>)
 8005684:	699b      	ldr	r3, [r3, #24]
 8005686:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	689b      	ldr	r3, [r3, #8]
 800568e:	4940      	ldr	r1, [pc, #256]	; (8005790 <HAL_RCC_ClockConfig+0x244>)
 8005690:	4313      	orrs	r3, r2
 8005692:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	685b      	ldr	r3, [r3, #4]
 8005698:	2b02      	cmp	r3, #2
 800569a:	d107      	bne.n	80056ac <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800569c:	4b3c      	ldr	r3, [pc, #240]	; (8005790 <HAL_RCC_ClockConfig+0x244>)
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d121      	bne.n	80056ec <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80056a8:	2301      	movs	r3, #1
 80056aa:	e0f6      	b.n	800589a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	685b      	ldr	r3, [r3, #4]
 80056b0:	2b03      	cmp	r3, #3
 80056b2:	d107      	bne.n	80056c4 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80056b4:	4b36      	ldr	r3, [pc, #216]	; (8005790 <HAL_RCC_ClockConfig+0x244>)
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d115      	bne.n	80056ec <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80056c0:	2301      	movs	r3, #1
 80056c2:	e0ea      	b.n	800589a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	685b      	ldr	r3, [r3, #4]
 80056c8:	2b01      	cmp	r3, #1
 80056ca:	d107      	bne.n	80056dc <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80056cc:	4b30      	ldr	r3, [pc, #192]	; (8005790 <HAL_RCC_ClockConfig+0x244>)
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d109      	bne.n	80056ec <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80056d8:	2301      	movs	r3, #1
 80056da:	e0de      	b.n	800589a <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80056dc:	4b2c      	ldr	r3, [pc, #176]	; (8005790 <HAL_RCC_ClockConfig+0x244>)
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f003 0304 	and.w	r3, r3, #4
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d101      	bne.n	80056ec <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80056e8:	2301      	movs	r3, #1
 80056ea:	e0d6      	b.n	800589a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80056ec:	4b28      	ldr	r3, [pc, #160]	; (8005790 <HAL_RCC_ClockConfig+0x244>)
 80056ee:	691b      	ldr	r3, [r3, #16]
 80056f0:	f023 0207 	bic.w	r2, r3, #7
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	4925      	ldr	r1, [pc, #148]	; (8005790 <HAL_RCC_ClockConfig+0x244>)
 80056fa:	4313      	orrs	r3, r2
 80056fc:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056fe:	f7fc f861 	bl	80017c4 <HAL_GetTick>
 8005702:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005704:	e00a      	b.n	800571c <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005706:	f7fc f85d 	bl	80017c4 <HAL_GetTick>
 800570a:	4602      	mov	r2, r0
 800570c:	697b      	ldr	r3, [r7, #20]
 800570e:	1ad3      	subs	r3, r2, r3
 8005710:	f241 3288 	movw	r2, #5000	; 0x1388
 8005714:	4293      	cmp	r3, r2
 8005716:	d901      	bls.n	800571c <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8005718:	2303      	movs	r3, #3
 800571a:	e0be      	b.n	800589a <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800571c:	4b1c      	ldr	r3, [pc, #112]	; (8005790 <HAL_RCC_ClockConfig+0x244>)
 800571e:	691b      	ldr	r3, [r3, #16]
 8005720:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	685b      	ldr	r3, [r3, #4]
 8005728:	00db      	lsls	r3, r3, #3
 800572a:	429a      	cmp	r2, r3
 800572c:	d1eb      	bne.n	8005706 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f003 0302 	and.w	r3, r3, #2
 8005736:	2b00      	cmp	r3, #0
 8005738:	d010      	beq.n	800575c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	68da      	ldr	r2, [r3, #12]
 800573e:	4b14      	ldr	r3, [pc, #80]	; (8005790 <HAL_RCC_ClockConfig+0x244>)
 8005740:	699b      	ldr	r3, [r3, #24]
 8005742:	f003 030f 	and.w	r3, r3, #15
 8005746:	429a      	cmp	r2, r3
 8005748:	d208      	bcs.n	800575c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800574a:	4b11      	ldr	r3, [pc, #68]	; (8005790 <HAL_RCC_ClockConfig+0x244>)
 800574c:	699b      	ldr	r3, [r3, #24]
 800574e:	f023 020f 	bic.w	r2, r3, #15
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	68db      	ldr	r3, [r3, #12]
 8005756:	490e      	ldr	r1, [pc, #56]	; (8005790 <HAL_RCC_ClockConfig+0x244>)
 8005758:	4313      	orrs	r3, r2
 800575a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800575c:	4b0b      	ldr	r3, [pc, #44]	; (800578c <HAL_RCC_ClockConfig+0x240>)
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f003 030f 	and.w	r3, r3, #15
 8005764:	683a      	ldr	r2, [r7, #0]
 8005766:	429a      	cmp	r2, r3
 8005768:	d214      	bcs.n	8005794 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800576a:	4b08      	ldr	r3, [pc, #32]	; (800578c <HAL_RCC_ClockConfig+0x240>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f023 020f 	bic.w	r2, r3, #15
 8005772:	4906      	ldr	r1, [pc, #24]	; (800578c <HAL_RCC_ClockConfig+0x240>)
 8005774:	683b      	ldr	r3, [r7, #0]
 8005776:	4313      	orrs	r3, r2
 8005778:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800577a:	4b04      	ldr	r3, [pc, #16]	; (800578c <HAL_RCC_ClockConfig+0x240>)
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f003 030f 	and.w	r3, r3, #15
 8005782:	683a      	ldr	r2, [r7, #0]
 8005784:	429a      	cmp	r2, r3
 8005786:	d005      	beq.n	8005794 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005788:	2301      	movs	r3, #1
 800578a:	e086      	b.n	800589a <HAL_RCC_ClockConfig+0x34e>
 800578c:	52002000 	.word	0x52002000
 8005790:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f003 0304 	and.w	r3, r3, #4
 800579c:	2b00      	cmp	r3, #0
 800579e:	d010      	beq.n	80057c2 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	691a      	ldr	r2, [r3, #16]
 80057a4:	4b3f      	ldr	r3, [pc, #252]	; (80058a4 <HAL_RCC_ClockConfig+0x358>)
 80057a6:	699b      	ldr	r3, [r3, #24]
 80057a8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80057ac:	429a      	cmp	r2, r3
 80057ae:	d208      	bcs.n	80057c2 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80057b0:	4b3c      	ldr	r3, [pc, #240]	; (80058a4 <HAL_RCC_ClockConfig+0x358>)
 80057b2:	699b      	ldr	r3, [r3, #24]
 80057b4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	691b      	ldr	r3, [r3, #16]
 80057bc:	4939      	ldr	r1, [pc, #228]	; (80058a4 <HAL_RCC_ClockConfig+0x358>)
 80057be:	4313      	orrs	r3, r2
 80057c0:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f003 0308 	and.w	r3, r3, #8
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d010      	beq.n	80057f0 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	695a      	ldr	r2, [r3, #20]
 80057d2:	4b34      	ldr	r3, [pc, #208]	; (80058a4 <HAL_RCC_ClockConfig+0x358>)
 80057d4:	69db      	ldr	r3, [r3, #28]
 80057d6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80057da:	429a      	cmp	r2, r3
 80057dc:	d208      	bcs.n	80057f0 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80057de:	4b31      	ldr	r3, [pc, #196]	; (80058a4 <HAL_RCC_ClockConfig+0x358>)
 80057e0:	69db      	ldr	r3, [r3, #28]
 80057e2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	695b      	ldr	r3, [r3, #20]
 80057ea:	492e      	ldr	r1, [pc, #184]	; (80058a4 <HAL_RCC_ClockConfig+0x358>)
 80057ec:	4313      	orrs	r3, r2
 80057ee:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f003 0310 	and.w	r3, r3, #16
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d010      	beq.n	800581e <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	699a      	ldr	r2, [r3, #24]
 8005800:	4b28      	ldr	r3, [pc, #160]	; (80058a4 <HAL_RCC_ClockConfig+0x358>)
 8005802:	69db      	ldr	r3, [r3, #28]
 8005804:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005808:	429a      	cmp	r2, r3
 800580a:	d208      	bcs.n	800581e <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800580c:	4b25      	ldr	r3, [pc, #148]	; (80058a4 <HAL_RCC_ClockConfig+0x358>)
 800580e:	69db      	ldr	r3, [r3, #28]
 8005810:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	699b      	ldr	r3, [r3, #24]
 8005818:	4922      	ldr	r1, [pc, #136]	; (80058a4 <HAL_RCC_ClockConfig+0x358>)
 800581a:	4313      	orrs	r3, r2
 800581c:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f003 0320 	and.w	r3, r3, #32
 8005826:	2b00      	cmp	r3, #0
 8005828:	d010      	beq.n	800584c <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	69da      	ldr	r2, [r3, #28]
 800582e:	4b1d      	ldr	r3, [pc, #116]	; (80058a4 <HAL_RCC_ClockConfig+0x358>)
 8005830:	6a1b      	ldr	r3, [r3, #32]
 8005832:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005836:	429a      	cmp	r2, r3
 8005838:	d208      	bcs.n	800584c <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800583a:	4b1a      	ldr	r3, [pc, #104]	; (80058a4 <HAL_RCC_ClockConfig+0x358>)
 800583c:	6a1b      	ldr	r3, [r3, #32]
 800583e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	69db      	ldr	r3, [r3, #28]
 8005846:	4917      	ldr	r1, [pc, #92]	; (80058a4 <HAL_RCC_ClockConfig+0x358>)
 8005848:	4313      	orrs	r3, r2
 800584a:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800584c:	f000 f834 	bl	80058b8 <HAL_RCC_GetSysClockFreq>
 8005850:	4602      	mov	r2, r0
 8005852:	4b14      	ldr	r3, [pc, #80]	; (80058a4 <HAL_RCC_ClockConfig+0x358>)
 8005854:	699b      	ldr	r3, [r3, #24]
 8005856:	0a1b      	lsrs	r3, r3, #8
 8005858:	f003 030f 	and.w	r3, r3, #15
 800585c:	4912      	ldr	r1, [pc, #72]	; (80058a8 <HAL_RCC_ClockConfig+0x35c>)
 800585e:	5ccb      	ldrb	r3, [r1, r3]
 8005860:	f003 031f 	and.w	r3, r3, #31
 8005864:	fa22 f303 	lsr.w	r3, r2, r3
 8005868:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800586a:	4b0e      	ldr	r3, [pc, #56]	; (80058a4 <HAL_RCC_ClockConfig+0x358>)
 800586c:	699b      	ldr	r3, [r3, #24]
 800586e:	f003 030f 	and.w	r3, r3, #15
 8005872:	4a0d      	ldr	r2, [pc, #52]	; (80058a8 <HAL_RCC_ClockConfig+0x35c>)
 8005874:	5cd3      	ldrb	r3, [r2, r3]
 8005876:	f003 031f 	and.w	r3, r3, #31
 800587a:	693a      	ldr	r2, [r7, #16]
 800587c:	fa22 f303 	lsr.w	r3, r2, r3
 8005880:	4a0a      	ldr	r2, [pc, #40]	; (80058ac <HAL_RCC_ClockConfig+0x360>)
 8005882:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005884:	4a0a      	ldr	r2, [pc, #40]	; (80058b0 <HAL_RCC_ClockConfig+0x364>)
 8005886:	693b      	ldr	r3, [r7, #16]
 8005888:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 800588a:	4b0a      	ldr	r3, [pc, #40]	; (80058b4 <HAL_RCC_ClockConfig+0x368>)
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	4618      	mov	r0, r3
 8005890:	f7fb ff4e 	bl	8001730 <HAL_InitTick>
 8005894:	4603      	mov	r3, r0
 8005896:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8005898:	7bfb      	ldrb	r3, [r7, #15]
}
 800589a:	4618      	mov	r0, r3
 800589c:	3718      	adds	r7, #24
 800589e:	46bd      	mov	sp, r7
 80058a0:	bd80      	pop	{r7, pc}
 80058a2:	bf00      	nop
 80058a4:	58024400 	.word	0x58024400
 80058a8:	0800cf58 	.word	0x0800cf58
 80058ac:	24000404 	.word	0x24000404
 80058b0:	24000400 	.word	0x24000400
 80058b4:	240007f4 	.word	0x240007f4

080058b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80058b8:	b480      	push	{r7}
 80058ba:	b089      	sub	sp, #36	; 0x24
 80058bc:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80058be:	4bb3      	ldr	r3, [pc, #716]	; (8005b8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80058c0:	691b      	ldr	r3, [r3, #16]
 80058c2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80058c6:	2b18      	cmp	r3, #24
 80058c8:	f200 8155 	bhi.w	8005b76 <HAL_RCC_GetSysClockFreq+0x2be>
 80058cc:	a201      	add	r2, pc, #4	; (adr r2, 80058d4 <HAL_RCC_GetSysClockFreq+0x1c>)
 80058ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058d2:	bf00      	nop
 80058d4:	08005939 	.word	0x08005939
 80058d8:	08005b77 	.word	0x08005b77
 80058dc:	08005b77 	.word	0x08005b77
 80058e0:	08005b77 	.word	0x08005b77
 80058e4:	08005b77 	.word	0x08005b77
 80058e8:	08005b77 	.word	0x08005b77
 80058ec:	08005b77 	.word	0x08005b77
 80058f0:	08005b77 	.word	0x08005b77
 80058f4:	0800595f 	.word	0x0800595f
 80058f8:	08005b77 	.word	0x08005b77
 80058fc:	08005b77 	.word	0x08005b77
 8005900:	08005b77 	.word	0x08005b77
 8005904:	08005b77 	.word	0x08005b77
 8005908:	08005b77 	.word	0x08005b77
 800590c:	08005b77 	.word	0x08005b77
 8005910:	08005b77 	.word	0x08005b77
 8005914:	08005965 	.word	0x08005965
 8005918:	08005b77 	.word	0x08005b77
 800591c:	08005b77 	.word	0x08005b77
 8005920:	08005b77 	.word	0x08005b77
 8005924:	08005b77 	.word	0x08005b77
 8005928:	08005b77 	.word	0x08005b77
 800592c:	08005b77 	.word	0x08005b77
 8005930:	08005b77 	.word	0x08005b77
 8005934:	0800596b 	.word	0x0800596b
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005938:	4b94      	ldr	r3, [pc, #592]	; (8005b8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f003 0320 	and.w	r3, r3, #32
 8005940:	2b00      	cmp	r3, #0
 8005942:	d009      	beq.n	8005958 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005944:	4b91      	ldr	r3, [pc, #580]	; (8005b8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	08db      	lsrs	r3, r3, #3
 800594a:	f003 0303 	and.w	r3, r3, #3
 800594e:	4a90      	ldr	r2, [pc, #576]	; (8005b90 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005950:	fa22 f303 	lsr.w	r3, r2, r3
 8005954:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8005956:	e111      	b.n	8005b7c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8005958:	4b8d      	ldr	r3, [pc, #564]	; (8005b90 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800595a:	61bb      	str	r3, [r7, #24]
    break;
 800595c:	e10e      	b.n	8005b7c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800595e:	4b8d      	ldr	r3, [pc, #564]	; (8005b94 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005960:	61bb      	str	r3, [r7, #24]
    break;
 8005962:	e10b      	b.n	8005b7c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8005964:	4b8c      	ldr	r3, [pc, #560]	; (8005b98 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8005966:	61bb      	str	r3, [r7, #24]
    break;
 8005968:	e108      	b.n	8005b7c <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800596a:	4b88      	ldr	r3, [pc, #544]	; (8005b8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800596c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800596e:	f003 0303 	and.w	r3, r3, #3
 8005972:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8005974:	4b85      	ldr	r3, [pc, #532]	; (8005b8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005976:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005978:	091b      	lsrs	r3, r3, #4
 800597a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800597e:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8005980:	4b82      	ldr	r3, [pc, #520]	; (8005b8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005982:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005984:	f003 0301 	and.w	r3, r3, #1
 8005988:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800598a:	4b80      	ldr	r3, [pc, #512]	; (8005b8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800598c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800598e:	08db      	lsrs	r3, r3, #3
 8005990:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005994:	68fa      	ldr	r2, [r7, #12]
 8005996:	fb02 f303 	mul.w	r3, r2, r3
 800599a:	ee07 3a90 	vmov	s15, r3
 800599e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059a2:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80059a6:	693b      	ldr	r3, [r7, #16]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	f000 80e1 	beq.w	8005b70 <HAL_RCC_GetSysClockFreq+0x2b8>
 80059ae:	697b      	ldr	r3, [r7, #20]
 80059b0:	2b02      	cmp	r3, #2
 80059b2:	f000 8083 	beq.w	8005abc <HAL_RCC_GetSysClockFreq+0x204>
 80059b6:	697b      	ldr	r3, [r7, #20]
 80059b8:	2b02      	cmp	r3, #2
 80059ba:	f200 80a1 	bhi.w	8005b00 <HAL_RCC_GetSysClockFreq+0x248>
 80059be:	697b      	ldr	r3, [r7, #20]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d003      	beq.n	80059cc <HAL_RCC_GetSysClockFreq+0x114>
 80059c4:	697b      	ldr	r3, [r7, #20]
 80059c6:	2b01      	cmp	r3, #1
 80059c8:	d056      	beq.n	8005a78 <HAL_RCC_GetSysClockFreq+0x1c0>
 80059ca:	e099      	b.n	8005b00 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80059cc:	4b6f      	ldr	r3, [pc, #444]	; (8005b8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f003 0320 	and.w	r3, r3, #32
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d02d      	beq.n	8005a34 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80059d8:	4b6c      	ldr	r3, [pc, #432]	; (8005b8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	08db      	lsrs	r3, r3, #3
 80059de:	f003 0303 	and.w	r3, r3, #3
 80059e2:	4a6b      	ldr	r2, [pc, #428]	; (8005b90 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80059e4:	fa22 f303 	lsr.w	r3, r2, r3
 80059e8:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	ee07 3a90 	vmov	s15, r3
 80059f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80059f4:	693b      	ldr	r3, [r7, #16]
 80059f6:	ee07 3a90 	vmov	s15, r3
 80059fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005a02:	4b62      	ldr	r3, [pc, #392]	; (8005b8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a0a:	ee07 3a90 	vmov	s15, r3
 8005a0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a12:	ed97 6a02 	vldr	s12, [r7, #8]
 8005a16:	eddf 5a61 	vldr	s11, [pc, #388]	; 8005b9c <HAL_RCC_GetSysClockFreq+0x2e4>
 8005a1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005a1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005a22:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005a26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005a2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a2e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8005a32:	e087      	b.n	8005b44 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005a34:	693b      	ldr	r3, [r7, #16]
 8005a36:	ee07 3a90 	vmov	s15, r3
 8005a3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a3e:	eddf 6a58 	vldr	s13, [pc, #352]	; 8005ba0 <HAL_RCC_GetSysClockFreq+0x2e8>
 8005a42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005a46:	4b51      	ldr	r3, [pc, #324]	; (8005b8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a4e:	ee07 3a90 	vmov	s15, r3
 8005a52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a56:	ed97 6a02 	vldr	s12, [r7, #8]
 8005a5a:	eddf 5a50 	vldr	s11, [pc, #320]	; 8005b9c <HAL_RCC_GetSysClockFreq+0x2e4>
 8005a5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005a62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005a66:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005a6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005a6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a72:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005a76:	e065      	b.n	8005b44 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005a78:	693b      	ldr	r3, [r7, #16]
 8005a7a:	ee07 3a90 	vmov	s15, r3
 8005a7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a82:	eddf 6a48 	vldr	s13, [pc, #288]	; 8005ba4 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005a86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005a8a:	4b40      	ldr	r3, [pc, #256]	; (8005b8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a92:	ee07 3a90 	vmov	s15, r3
 8005a96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a9a:	ed97 6a02 	vldr	s12, [r7, #8]
 8005a9e:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8005b9c <HAL_RCC_GetSysClockFreq+0x2e4>
 8005aa2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005aa6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005aaa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005aae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005ab2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ab6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005aba:	e043      	b.n	8005b44 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005abc:	693b      	ldr	r3, [r7, #16]
 8005abe:	ee07 3a90 	vmov	s15, r3
 8005ac2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ac6:	eddf 6a38 	vldr	s13, [pc, #224]	; 8005ba8 <HAL_RCC_GetSysClockFreq+0x2f0>
 8005aca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005ace:	4b2f      	ldr	r3, [pc, #188]	; (8005b8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ad2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ad6:	ee07 3a90 	vmov	s15, r3
 8005ada:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ade:	ed97 6a02 	vldr	s12, [r7, #8]
 8005ae2:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8005b9c <HAL_RCC_GetSysClockFreq+0x2e4>
 8005ae6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005aea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005aee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005af2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005af6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005afa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005afe:	e021      	b.n	8005b44 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005b00:	693b      	ldr	r3, [r7, #16]
 8005b02:	ee07 3a90 	vmov	s15, r3
 8005b06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b0a:	eddf 6a26 	vldr	s13, [pc, #152]	; 8005ba4 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005b0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005b12:	4b1e      	ldr	r3, [pc, #120]	; (8005b8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005b14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b1a:	ee07 3a90 	vmov	s15, r3
 8005b1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b22:	ed97 6a02 	vldr	s12, [r7, #8]
 8005b26:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8005b9c <HAL_RCC_GetSysClockFreq+0x2e4>
 8005b2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005b2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005b32:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005b36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005b3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b3e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005b42:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8005b44:	4b11      	ldr	r3, [pc, #68]	; (8005b8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005b46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b48:	0a5b      	lsrs	r3, r3, #9
 8005b4a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005b4e:	3301      	adds	r3, #1
 8005b50:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	ee07 3a90 	vmov	s15, r3
 8005b58:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005b5c:	edd7 6a07 	vldr	s13, [r7, #28]
 8005b60:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005b64:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005b68:	ee17 3a90 	vmov	r3, s15
 8005b6c:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8005b6e:	e005      	b.n	8005b7c <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8005b70:	2300      	movs	r3, #0
 8005b72:	61bb      	str	r3, [r7, #24]
    break;
 8005b74:	e002      	b.n	8005b7c <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8005b76:	4b07      	ldr	r3, [pc, #28]	; (8005b94 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005b78:	61bb      	str	r3, [r7, #24]
    break;
 8005b7a:	bf00      	nop
  }

  return sysclockfreq;
 8005b7c:	69bb      	ldr	r3, [r7, #24]
}
 8005b7e:	4618      	mov	r0, r3
 8005b80:	3724      	adds	r7, #36	; 0x24
 8005b82:	46bd      	mov	sp, r7
 8005b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b88:	4770      	bx	lr
 8005b8a:	bf00      	nop
 8005b8c:	58024400 	.word	0x58024400
 8005b90:	03d09000 	.word	0x03d09000
 8005b94:	003d0900 	.word	0x003d0900
 8005b98:	007a1200 	.word	0x007a1200
 8005b9c:	46000000 	.word	0x46000000
 8005ba0:	4c742400 	.word	0x4c742400
 8005ba4:	4a742400 	.word	0x4a742400
 8005ba8:	4af42400 	.word	0x4af42400

08005bac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005bac:	b580      	push	{r7, lr}
 8005bae:	b082      	sub	sp, #8
 8005bb0:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8005bb2:	f7ff fe81 	bl	80058b8 <HAL_RCC_GetSysClockFreq>
 8005bb6:	4602      	mov	r2, r0
 8005bb8:	4b10      	ldr	r3, [pc, #64]	; (8005bfc <HAL_RCC_GetHCLKFreq+0x50>)
 8005bba:	699b      	ldr	r3, [r3, #24]
 8005bbc:	0a1b      	lsrs	r3, r3, #8
 8005bbe:	f003 030f 	and.w	r3, r3, #15
 8005bc2:	490f      	ldr	r1, [pc, #60]	; (8005c00 <HAL_RCC_GetHCLKFreq+0x54>)
 8005bc4:	5ccb      	ldrb	r3, [r1, r3]
 8005bc6:	f003 031f 	and.w	r3, r3, #31
 8005bca:	fa22 f303 	lsr.w	r3, r2, r3
 8005bce:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005bd0:	4b0a      	ldr	r3, [pc, #40]	; (8005bfc <HAL_RCC_GetHCLKFreq+0x50>)
 8005bd2:	699b      	ldr	r3, [r3, #24]
 8005bd4:	f003 030f 	and.w	r3, r3, #15
 8005bd8:	4a09      	ldr	r2, [pc, #36]	; (8005c00 <HAL_RCC_GetHCLKFreq+0x54>)
 8005bda:	5cd3      	ldrb	r3, [r2, r3]
 8005bdc:	f003 031f 	and.w	r3, r3, #31
 8005be0:	687a      	ldr	r2, [r7, #4]
 8005be2:	fa22 f303 	lsr.w	r3, r2, r3
 8005be6:	4a07      	ldr	r2, [pc, #28]	; (8005c04 <HAL_RCC_GetHCLKFreq+0x58>)
 8005be8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005bea:	4a07      	ldr	r2, [pc, #28]	; (8005c08 <HAL_RCC_GetHCLKFreq+0x5c>)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8005bf0:	4b04      	ldr	r3, [pc, #16]	; (8005c04 <HAL_RCC_GetHCLKFreq+0x58>)
 8005bf2:	681b      	ldr	r3, [r3, #0]
}
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	3708      	adds	r7, #8
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	bd80      	pop	{r7, pc}
 8005bfc:	58024400 	.word	0x58024400
 8005c00:	0800cf58 	.word	0x0800cf58
 8005c04:	24000404 	.word	0x24000404
 8005c08:	24000400 	.word	0x24000400

08005c0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8005c10:	f7ff ffcc 	bl	8005bac <HAL_RCC_GetHCLKFreq>
 8005c14:	4602      	mov	r2, r0
 8005c16:	4b06      	ldr	r3, [pc, #24]	; (8005c30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005c18:	69db      	ldr	r3, [r3, #28]
 8005c1a:	091b      	lsrs	r3, r3, #4
 8005c1c:	f003 0307 	and.w	r3, r3, #7
 8005c20:	4904      	ldr	r1, [pc, #16]	; (8005c34 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005c22:	5ccb      	ldrb	r3, [r1, r3]
 8005c24:	f003 031f 	and.w	r3, r3, #31
 8005c28:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	bd80      	pop	{r7, pc}
 8005c30:	58024400 	.word	0x58024400
 8005c34:	0800cf58 	.word	0x0800cf58

08005c38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8005c3c:	f7ff ffb6 	bl	8005bac <HAL_RCC_GetHCLKFreq>
 8005c40:	4602      	mov	r2, r0
 8005c42:	4b06      	ldr	r3, [pc, #24]	; (8005c5c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005c44:	69db      	ldr	r3, [r3, #28]
 8005c46:	0a1b      	lsrs	r3, r3, #8
 8005c48:	f003 0307 	and.w	r3, r3, #7
 8005c4c:	4904      	ldr	r1, [pc, #16]	; (8005c60 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005c4e:	5ccb      	ldrb	r3, [r1, r3]
 8005c50:	f003 031f 	and.w	r3, r3, #31
 8005c54:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8005c58:	4618      	mov	r0, r3
 8005c5a:	bd80      	pop	{r7, pc}
 8005c5c:	58024400 	.word	0x58024400
 8005c60:	0800cf58 	.word	0x0800cf58

08005c64 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005c64:	b580      	push	{r7, lr}
 8005c66:	b086      	sub	sp, #24
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005c70:	2300      	movs	r3, #0
 8005c72:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d03f      	beq.n	8005d00 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005c84:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005c88:	d02a      	beq.n	8005ce0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8005c8a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005c8e:	d824      	bhi.n	8005cda <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005c90:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005c94:	d018      	beq.n	8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005c96:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005c9a:	d81e      	bhi.n	8005cda <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d003      	beq.n	8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005ca0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005ca4:	d007      	beq.n	8005cb6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8005ca6:	e018      	b.n	8005cda <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005ca8:	4bab      	ldr	r3, [pc, #684]	; (8005f58 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005caa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cac:	4aaa      	ldr	r2, [pc, #680]	; (8005f58 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005cae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005cb2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8005cb4:	e015      	b.n	8005ce2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	3304      	adds	r3, #4
 8005cba:	2102      	movs	r1, #2
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	f001 fff3 	bl	8007ca8 <RCCEx_PLL2_Config>
 8005cc2:	4603      	mov	r3, r0
 8005cc4:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8005cc6:	e00c      	b.n	8005ce2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	3324      	adds	r3, #36	; 0x24
 8005ccc:	2102      	movs	r1, #2
 8005cce:	4618      	mov	r0, r3
 8005cd0:	f002 f89c 	bl	8007e0c <RCCEx_PLL3_Config>
 8005cd4:	4603      	mov	r3, r0
 8005cd6:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8005cd8:	e003      	b.n	8005ce2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005cda:	2301      	movs	r3, #1
 8005cdc:	75fb      	strb	r3, [r7, #23]
      break;
 8005cde:	e000      	b.n	8005ce2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8005ce0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005ce2:	7dfb      	ldrb	r3, [r7, #23]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d109      	bne.n	8005cfc <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8005ce8:	4b9b      	ldr	r3, [pc, #620]	; (8005f58 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005cea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005cec:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005cf4:	4998      	ldr	r1, [pc, #608]	; (8005f58 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005cf6:	4313      	orrs	r3, r2
 8005cf8:	650b      	str	r3, [r1, #80]	; 0x50
 8005cfa:	e001      	b.n	8005d00 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005cfc:	7dfb      	ldrb	r3, [r7, #23]
 8005cfe:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d03d      	beq.n	8005d88 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d10:	2b04      	cmp	r3, #4
 8005d12:	d826      	bhi.n	8005d62 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8005d14:	a201      	add	r2, pc, #4	; (adr r2, 8005d1c <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8005d16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d1a:	bf00      	nop
 8005d1c:	08005d31 	.word	0x08005d31
 8005d20:	08005d3f 	.word	0x08005d3f
 8005d24:	08005d51 	.word	0x08005d51
 8005d28:	08005d69 	.word	0x08005d69
 8005d2c:	08005d69 	.word	0x08005d69
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d30:	4b89      	ldr	r3, [pc, #548]	; (8005f58 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005d32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d34:	4a88      	ldr	r2, [pc, #544]	; (8005f58 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005d36:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005d3a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005d3c:	e015      	b.n	8005d6a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	3304      	adds	r3, #4
 8005d42:	2100      	movs	r1, #0
 8005d44:	4618      	mov	r0, r3
 8005d46:	f001 ffaf 	bl	8007ca8 <RCCEx_PLL2_Config>
 8005d4a:	4603      	mov	r3, r0
 8005d4c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005d4e:	e00c      	b.n	8005d6a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	3324      	adds	r3, #36	; 0x24
 8005d54:	2100      	movs	r1, #0
 8005d56:	4618      	mov	r0, r3
 8005d58:	f002 f858 	bl	8007e0c <RCCEx_PLL3_Config>
 8005d5c:	4603      	mov	r3, r0
 8005d5e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005d60:	e003      	b.n	8005d6a <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005d62:	2301      	movs	r3, #1
 8005d64:	75fb      	strb	r3, [r7, #23]
      break;
 8005d66:	e000      	b.n	8005d6a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8005d68:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005d6a:	7dfb      	ldrb	r3, [r7, #23]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d109      	bne.n	8005d84 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005d70:	4b79      	ldr	r3, [pc, #484]	; (8005f58 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005d72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d74:	f023 0207 	bic.w	r2, r3, #7
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d7c:	4976      	ldr	r1, [pc, #472]	; (8005f58 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005d7e:	4313      	orrs	r3, r2
 8005d80:	650b      	str	r3, [r1, #80]	; 0x50
 8005d82:	e001      	b.n	8005d88 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d84:	7dfb      	ldrb	r3, [r7, #23]
 8005d86:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d042      	beq.n	8005e1a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d98:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005d9c:	d02b      	beq.n	8005df6 <HAL_RCCEx_PeriphCLKConfig+0x192>
 8005d9e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005da2:	d825      	bhi.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8005da4:	2bc0      	cmp	r3, #192	; 0xc0
 8005da6:	d028      	beq.n	8005dfa <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005da8:	2bc0      	cmp	r3, #192	; 0xc0
 8005daa:	d821      	bhi.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8005dac:	2b80      	cmp	r3, #128	; 0x80
 8005dae:	d016      	beq.n	8005dde <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8005db0:	2b80      	cmp	r3, #128	; 0x80
 8005db2:	d81d      	bhi.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d002      	beq.n	8005dbe <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8005db8:	2b40      	cmp	r3, #64	; 0x40
 8005dba:	d007      	beq.n	8005dcc <HAL_RCCEx_PeriphCLKConfig+0x168>
 8005dbc:	e018      	b.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005dbe:	4b66      	ldr	r3, [pc, #408]	; (8005f58 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005dc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dc2:	4a65      	ldr	r2, [pc, #404]	; (8005f58 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005dc4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005dc8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8005dca:	e017      	b.n	8005dfc <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	3304      	adds	r3, #4
 8005dd0:	2100      	movs	r1, #0
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	f001 ff68 	bl	8007ca8 <RCCEx_PLL2_Config>
 8005dd8:	4603      	mov	r3, r0
 8005dda:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8005ddc:	e00e      	b.n	8005dfc <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	3324      	adds	r3, #36	; 0x24
 8005de2:	2100      	movs	r1, #0
 8005de4:	4618      	mov	r0, r3
 8005de6:	f002 f811 	bl	8007e0c <RCCEx_PLL3_Config>
 8005dea:	4603      	mov	r3, r0
 8005dec:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8005dee:	e005      	b.n	8005dfc <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005df0:	2301      	movs	r3, #1
 8005df2:	75fb      	strb	r3, [r7, #23]
      break;
 8005df4:	e002      	b.n	8005dfc <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8005df6:	bf00      	nop
 8005df8:	e000      	b.n	8005dfc <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8005dfa:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005dfc:	7dfb      	ldrb	r3, [r7, #23]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d109      	bne.n	8005e16 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8005e02:	4b55      	ldr	r3, [pc, #340]	; (8005f58 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005e04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e06:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e0e:	4952      	ldr	r1, [pc, #328]	; (8005f58 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005e10:	4313      	orrs	r3, r2
 8005e12:	650b      	str	r3, [r1, #80]	; 0x50
 8005e14:	e001      	b.n	8005e1a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e16:	7dfb      	ldrb	r3, [r7, #23]
 8005e18:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d049      	beq.n	8005eba <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005e2c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005e30:	d030      	beq.n	8005e94 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8005e32:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005e36:	d82a      	bhi.n	8005e8e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8005e38:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8005e3c:	d02c      	beq.n	8005e98 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8005e3e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8005e42:	d824      	bhi.n	8005e8e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8005e44:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005e48:	d018      	beq.n	8005e7c <HAL_RCCEx_PeriphCLKConfig+0x218>
 8005e4a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005e4e:	d81e      	bhi.n	8005e8e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d003      	beq.n	8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8005e54:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005e58:	d007      	beq.n	8005e6a <HAL_RCCEx_PeriphCLKConfig+0x206>
 8005e5a:	e018      	b.n	8005e8e <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005e5c:	4b3e      	ldr	r3, [pc, #248]	; (8005f58 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005e5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e60:	4a3d      	ldr	r2, [pc, #244]	; (8005f58 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005e62:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005e66:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005e68:	e017      	b.n	8005e9a <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	3304      	adds	r3, #4
 8005e6e:	2100      	movs	r1, #0
 8005e70:	4618      	mov	r0, r3
 8005e72:	f001 ff19 	bl	8007ca8 <RCCEx_PLL2_Config>
 8005e76:	4603      	mov	r3, r0
 8005e78:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8005e7a:	e00e      	b.n	8005e9a <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	3324      	adds	r3, #36	; 0x24
 8005e80:	2100      	movs	r1, #0
 8005e82:	4618      	mov	r0, r3
 8005e84:	f001 ffc2 	bl	8007e0c <RCCEx_PLL3_Config>
 8005e88:	4603      	mov	r3, r0
 8005e8a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005e8c:	e005      	b.n	8005e9a <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8005e8e:	2301      	movs	r3, #1
 8005e90:	75fb      	strb	r3, [r7, #23]
      break;
 8005e92:	e002      	b.n	8005e9a <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8005e94:	bf00      	nop
 8005e96:	e000      	b.n	8005e9a <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8005e98:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005e9a:	7dfb      	ldrb	r3, [r7, #23]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d10a      	bne.n	8005eb6 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8005ea0:	4b2d      	ldr	r3, [pc, #180]	; (8005f58 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005ea2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ea4:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005eae:	492a      	ldr	r1, [pc, #168]	; (8005f58 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005eb0:	4313      	orrs	r3, r2
 8005eb2:	658b      	str	r3, [r1, #88]	; 0x58
 8005eb4:	e001      	b.n	8005eba <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005eb6:	7dfb      	ldrb	r3, [r7, #23]
 8005eb8:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d04c      	beq.n	8005f60 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005ecc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005ed0:	d030      	beq.n	8005f34 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8005ed2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005ed6:	d82a      	bhi.n	8005f2e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8005ed8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005edc:	d02c      	beq.n	8005f38 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 8005ede:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005ee2:	d824      	bhi.n	8005f2e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8005ee4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005ee8:	d018      	beq.n	8005f1c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8005eea:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005eee:	d81e      	bhi.n	8005f2e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d003      	beq.n	8005efc <HAL_RCCEx_PeriphCLKConfig+0x298>
 8005ef4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005ef8:	d007      	beq.n	8005f0a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8005efa:	e018      	b.n	8005f2e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005efc:	4b16      	ldr	r3, [pc, #88]	; (8005f58 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005efe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f00:	4a15      	ldr	r2, [pc, #84]	; (8005f58 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005f02:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005f06:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005f08:	e017      	b.n	8005f3a <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	3304      	adds	r3, #4
 8005f0e:	2100      	movs	r1, #0
 8005f10:	4618      	mov	r0, r3
 8005f12:	f001 fec9 	bl	8007ca8 <RCCEx_PLL2_Config>
 8005f16:	4603      	mov	r3, r0
 8005f18:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8005f1a:	e00e      	b.n	8005f3a <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	3324      	adds	r3, #36	; 0x24
 8005f20:	2100      	movs	r1, #0
 8005f22:	4618      	mov	r0, r3
 8005f24:	f001 ff72 	bl	8007e0c <RCCEx_PLL3_Config>
 8005f28:	4603      	mov	r3, r0
 8005f2a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005f2c:	e005      	b.n	8005f3a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8005f2e:	2301      	movs	r3, #1
 8005f30:	75fb      	strb	r3, [r7, #23]
      break;
 8005f32:	e002      	b.n	8005f3a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8005f34:	bf00      	nop
 8005f36:	e000      	b.n	8005f3a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8005f38:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005f3a:	7dfb      	ldrb	r3, [r7, #23]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d10d      	bne.n	8005f5c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8005f40:	4b05      	ldr	r3, [pc, #20]	; (8005f58 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005f42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f44:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005f4e:	4902      	ldr	r1, [pc, #8]	; (8005f58 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005f50:	4313      	orrs	r3, r2
 8005f52:	658b      	str	r3, [r1, #88]	; 0x58
 8005f54:	e004      	b.n	8005f60 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8005f56:	bf00      	nop
 8005f58:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f5c:	7dfb      	ldrb	r3, [r7, #23]
 8005f5e:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d032      	beq.n	8005fd2 <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f70:	2b30      	cmp	r3, #48	; 0x30
 8005f72:	d01c      	beq.n	8005fae <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8005f74:	2b30      	cmp	r3, #48	; 0x30
 8005f76:	d817      	bhi.n	8005fa8 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8005f78:	2b20      	cmp	r3, #32
 8005f7a:	d00c      	beq.n	8005f96 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8005f7c:	2b20      	cmp	r3, #32
 8005f7e:	d813      	bhi.n	8005fa8 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d016      	beq.n	8005fb2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8005f84:	2b10      	cmp	r3, #16
 8005f86:	d10f      	bne.n	8005fa8 <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005f88:	4baf      	ldr	r3, [pc, #700]	; (8006248 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005f8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f8c:	4aae      	ldr	r2, [pc, #696]	; (8006248 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005f8e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005f92:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8005f94:	e00e      	b.n	8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x350>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	3304      	adds	r3, #4
 8005f9a:	2102      	movs	r1, #2
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	f001 fe83 	bl	8007ca8 <RCCEx_PLL2_Config>
 8005fa2:	4603      	mov	r3, r0
 8005fa4:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8005fa6:	e005      	b.n	8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x350>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8005fa8:	2301      	movs	r3, #1
 8005faa:	75fb      	strb	r3, [r7, #23]
      break;
 8005fac:	e002      	b.n	8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8005fae:	bf00      	nop
 8005fb0:	e000      	b.n	8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8005fb2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005fb4:	7dfb      	ldrb	r3, [r7, #23]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d109      	bne.n	8005fce <HAL_RCCEx_PeriphCLKConfig+0x36a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005fba:	4ba3      	ldr	r3, [pc, #652]	; (8006248 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005fbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005fbe:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005fc6:	49a0      	ldr	r1, [pc, #640]	; (8006248 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005fc8:	4313      	orrs	r3, r2
 8005fca:	64cb      	str	r3, [r1, #76]	; 0x4c
 8005fcc:	e001      	b.n	8005fd2 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005fce:	7dfb      	ldrb	r3, [r7, #23]
 8005fd0:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d047      	beq.n	800606e <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005fe2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005fe6:	d030      	beq.n	800604a <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 8005fe8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005fec:	d82a      	bhi.n	8006044 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8005fee:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005ff2:	d02c      	beq.n	800604e <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 8005ff4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005ff8:	d824      	bhi.n	8006044 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8005ffa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ffe:	d018      	beq.n	8006032 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 8006000:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006004:	d81e      	bhi.n	8006044 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8006006:	2b00      	cmp	r3, #0
 8006008:	d003      	beq.n	8006012 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 800600a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800600e:	d007      	beq.n	8006020 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 8006010:	e018      	b.n	8006044 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006012:	4b8d      	ldr	r3, [pc, #564]	; (8006248 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006014:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006016:	4a8c      	ldr	r2, [pc, #560]	; (8006248 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006018:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800601c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800601e:	e017      	b.n	8006050 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	3304      	adds	r3, #4
 8006024:	2100      	movs	r1, #0
 8006026:	4618      	mov	r0, r3
 8006028:	f001 fe3e 	bl	8007ca8 <RCCEx_PLL2_Config>
 800602c:	4603      	mov	r3, r0
 800602e:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8006030:	e00e      	b.n	8006050 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	3324      	adds	r3, #36	; 0x24
 8006036:	2100      	movs	r1, #0
 8006038:	4618      	mov	r0, r3
 800603a:	f001 fee7 	bl	8007e0c <RCCEx_PLL3_Config>
 800603e:	4603      	mov	r3, r0
 8006040:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8006042:	e005      	b.n	8006050 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006044:	2301      	movs	r3, #1
 8006046:	75fb      	strb	r3, [r7, #23]
      break;
 8006048:	e002      	b.n	8006050 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 800604a:	bf00      	nop
 800604c:	e000      	b.n	8006050 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 800604e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006050:	7dfb      	ldrb	r3, [r7, #23]
 8006052:	2b00      	cmp	r3, #0
 8006054:	d109      	bne.n	800606a <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8006056:	4b7c      	ldr	r3, [pc, #496]	; (8006248 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006058:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800605a:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006062:	4979      	ldr	r1, [pc, #484]	; (8006248 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006064:	4313      	orrs	r3, r2
 8006066:	650b      	str	r3, [r1, #80]	; 0x50
 8006068:	e001      	b.n	800606e <HAL_RCCEx_PeriphCLKConfig+0x40a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800606a:	7dfb      	ldrb	r3, [r7, #23]
 800606c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006076:	2b00      	cmp	r3, #0
 8006078:	d049      	beq.n	800610e <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800607e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006082:	d02e      	beq.n	80060e2 <HAL_RCCEx_PeriphCLKConfig+0x47e>
 8006084:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006088:	d828      	bhi.n	80060dc <HAL_RCCEx_PeriphCLKConfig+0x478>
 800608a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800608e:	d02a      	beq.n	80060e6 <HAL_RCCEx_PeriphCLKConfig+0x482>
 8006090:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006094:	d822      	bhi.n	80060dc <HAL_RCCEx_PeriphCLKConfig+0x478>
 8006096:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800609a:	d026      	beq.n	80060ea <HAL_RCCEx_PeriphCLKConfig+0x486>
 800609c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80060a0:	d81c      	bhi.n	80060dc <HAL_RCCEx_PeriphCLKConfig+0x478>
 80060a2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80060a6:	d010      	beq.n	80060ca <HAL_RCCEx_PeriphCLKConfig+0x466>
 80060a8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80060ac:	d816      	bhi.n	80060dc <HAL_RCCEx_PeriphCLKConfig+0x478>
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d01d      	beq.n	80060ee <HAL_RCCEx_PeriphCLKConfig+0x48a>
 80060b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80060b6:	d111      	bne.n	80060dc <HAL_RCCEx_PeriphCLKConfig+0x478>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	3304      	adds	r3, #4
 80060bc:	2101      	movs	r1, #1
 80060be:	4618      	mov	r0, r3
 80060c0:	f001 fdf2 	bl	8007ca8 <RCCEx_PLL2_Config>
 80060c4:	4603      	mov	r3, r0
 80060c6:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80060c8:	e012      	b.n	80060f0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	3324      	adds	r3, #36	; 0x24
 80060ce:	2101      	movs	r1, #1
 80060d0:	4618      	mov	r0, r3
 80060d2:	f001 fe9b 	bl	8007e0c <RCCEx_PLL3_Config>
 80060d6:	4603      	mov	r3, r0
 80060d8:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80060da:	e009      	b.n	80060f0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80060dc:	2301      	movs	r3, #1
 80060de:	75fb      	strb	r3, [r7, #23]
      break;
 80060e0:	e006      	b.n	80060f0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 80060e2:	bf00      	nop
 80060e4:	e004      	b.n	80060f0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 80060e6:	bf00      	nop
 80060e8:	e002      	b.n	80060f0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 80060ea:	bf00      	nop
 80060ec:	e000      	b.n	80060f0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 80060ee:	bf00      	nop
    }

    if(ret == HAL_OK)
 80060f0:	7dfb      	ldrb	r3, [r7, #23]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d109      	bne.n	800610a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80060f6:	4b54      	ldr	r3, [pc, #336]	; (8006248 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80060f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80060fa:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006102:	4951      	ldr	r1, [pc, #324]	; (8006248 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006104:	4313      	orrs	r3, r2
 8006106:	650b      	str	r3, [r1, #80]	; 0x50
 8006108:	e001      	b.n	800610e <HAL_RCCEx_PeriphCLKConfig+0x4aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800610a:	7dfb      	ldrb	r3, [r7, #23]
 800610c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006116:	2b00      	cmp	r3, #0
 8006118:	d04b      	beq.n	80061b2 <HAL_RCCEx_PeriphCLKConfig+0x54e>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8006120:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006124:	d02e      	beq.n	8006184 <HAL_RCCEx_PeriphCLKConfig+0x520>
 8006126:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800612a:	d828      	bhi.n	800617e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800612c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006130:	d02a      	beq.n	8006188 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8006132:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006136:	d822      	bhi.n	800617e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8006138:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800613c:	d026      	beq.n	800618c <HAL_RCCEx_PeriphCLKConfig+0x528>
 800613e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006142:	d81c      	bhi.n	800617e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8006144:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006148:	d010      	beq.n	800616c <HAL_RCCEx_PeriphCLKConfig+0x508>
 800614a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800614e:	d816      	bhi.n	800617e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8006150:	2b00      	cmp	r3, #0
 8006152:	d01d      	beq.n	8006190 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 8006154:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006158:	d111      	bne.n	800617e <HAL_RCCEx_PeriphCLKConfig+0x51a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	3304      	adds	r3, #4
 800615e:	2101      	movs	r1, #1
 8006160:	4618      	mov	r0, r3
 8006162:	f001 fda1 	bl	8007ca8 <RCCEx_PLL2_Config>
 8006166:	4603      	mov	r3, r0
 8006168:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800616a:	e012      	b.n	8006192 <HAL_RCCEx_PeriphCLKConfig+0x52e>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	3324      	adds	r3, #36	; 0x24
 8006170:	2101      	movs	r1, #1
 8006172:	4618      	mov	r0, r3
 8006174:	f001 fe4a 	bl	8007e0c <RCCEx_PLL3_Config>
 8006178:	4603      	mov	r3, r0
 800617a:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800617c:	e009      	b.n	8006192 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 800617e:	2301      	movs	r3, #1
 8006180:	75fb      	strb	r3, [r7, #23]
      break;
 8006182:	e006      	b.n	8006192 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8006184:	bf00      	nop
 8006186:	e004      	b.n	8006192 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8006188:	bf00      	nop
 800618a:	e002      	b.n	8006192 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 800618c:	bf00      	nop
 800618e:	e000      	b.n	8006192 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8006190:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006192:	7dfb      	ldrb	r3, [r7, #23]
 8006194:	2b00      	cmp	r3, #0
 8006196:	d10a      	bne.n	80061ae <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8006198:	4b2b      	ldr	r3, [pc, #172]	; (8006248 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800619a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800619c:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80061a6:	4928      	ldr	r1, [pc, #160]	; (8006248 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80061a8:	4313      	orrs	r3, r2
 80061aa:	658b      	str	r3, [r1, #88]	; 0x58
 80061ac:	e001      	b.n	80061b2 <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061ae:	7dfb      	ldrb	r3, [r7, #23]
 80061b0:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d02f      	beq.n	800621e <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80061c2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80061c6:	d00e      	beq.n	80061e6 <HAL_RCCEx_PeriphCLKConfig+0x582>
 80061c8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80061cc:	d814      	bhi.n	80061f8 <HAL_RCCEx_PeriphCLKConfig+0x594>
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d015      	beq.n	80061fe <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80061d2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80061d6:	d10f      	bne.n	80061f8 <HAL_RCCEx_PeriphCLKConfig+0x594>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80061d8:	4b1b      	ldr	r3, [pc, #108]	; (8006248 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80061da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061dc:	4a1a      	ldr	r2, [pc, #104]	; (8006248 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80061de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80061e2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80061e4:	e00c      	b.n	8006200 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	3304      	adds	r3, #4
 80061ea:	2101      	movs	r1, #1
 80061ec:	4618      	mov	r0, r3
 80061ee:	f001 fd5b 	bl	8007ca8 <RCCEx_PLL2_Config>
 80061f2:	4603      	mov	r3, r0
 80061f4:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80061f6:	e003      	b.n	8006200 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80061f8:	2301      	movs	r3, #1
 80061fa:	75fb      	strb	r3, [r7, #23]
      break;
 80061fc:	e000      	b.n	8006200 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 80061fe:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006200:	7dfb      	ldrb	r3, [r7, #23]
 8006202:	2b00      	cmp	r3, #0
 8006204:	d109      	bne.n	800621a <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006206:	4b10      	ldr	r3, [pc, #64]	; (8006248 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006208:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800620a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006212:	490d      	ldr	r1, [pc, #52]	; (8006248 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006214:	4313      	orrs	r3, r2
 8006216:	650b      	str	r3, [r1, #80]	; 0x50
 8006218:	e001      	b.n	800621e <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800621a:	7dfb      	ldrb	r3, [r7, #23]
 800621c:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006226:	2b00      	cmp	r3, #0
 8006228:	d033      	beq.n	8006292 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800622e:	2b03      	cmp	r3, #3
 8006230:	d81c      	bhi.n	800626c <HAL_RCCEx_PeriphCLKConfig+0x608>
 8006232:	a201      	add	r2, pc, #4	; (adr r2, 8006238 <HAL_RCCEx_PeriphCLKConfig+0x5d4>)
 8006234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006238:	08006273 	.word	0x08006273
 800623c:	0800624d 	.word	0x0800624d
 8006240:	0800625b 	.word	0x0800625b
 8006244:	08006273 	.word	0x08006273
 8006248:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800624c:	4bb8      	ldr	r3, [pc, #736]	; (8006530 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800624e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006250:	4ab7      	ldr	r2, [pc, #732]	; (8006530 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006252:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006256:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8006258:	e00c      	b.n	8006274 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	3304      	adds	r3, #4
 800625e:	2102      	movs	r1, #2
 8006260:	4618      	mov	r0, r3
 8006262:	f001 fd21 	bl	8007ca8 <RCCEx_PLL2_Config>
 8006266:	4603      	mov	r3, r0
 8006268:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 800626a:	e003      	b.n	8006274 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800626c:	2301      	movs	r3, #1
 800626e:	75fb      	strb	r3, [r7, #23]
      break;
 8006270:	e000      	b.n	8006274 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8006272:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006274:	7dfb      	ldrb	r3, [r7, #23]
 8006276:	2b00      	cmp	r3, #0
 8006278:	d109      	bne.n	800628e <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800627a:	4bad      	ldr	r3, [pc, #692]	; (8006530 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800627c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800627e:	f023 0203 	bic.w	r2, r3, #3
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006286:	49aa      	ldr	r1, [pc, #680]	; (8006530 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006288:	4313      	orrs	r3, r2
 800628a:	64cb      	str	r3, [r1, #76]	; 0x4c
 800628c:	e001      	b.n	8006292 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800628e:	7dfb      	ldrb	r3, [r7, #23]
 8006290:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800629a:	2b00      	cmp	r3, #0
 800629c:	f000 8086 	beq.w	80063ac <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80062a0:	4ba4      	ldr	r3, [pc, #656]	; (8006534 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	4aa3      	ldr	r2, [pc, #652]	; (8006534 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 80062a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80062aa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80062ac:	f7fb fa8a 	bl	80017c4 <HAL_GetTick>
 80062b0:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80062b2:	e009      	b.n	80062c8 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80062b4:	f7fb fa86 	bl	80017c4 <HAL_GetTick>
 80062b8:	4602      	mov	r2, r0
 80062ba:	693b      	ldr	r3, [r7, #16]
 80062bc:	1ad3      	subs	r3, r2, r3
 80062be:	2b64      	cmp	r3, #100	; 0x64
 80062c0:	d902      	bls.n	80062c8 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 80062c2:	2303      	movs	r3, #3
 80062c4:	75fb      	strb	r3, [r7, #23]
        break;
 80062c6:	e005      	b.n	80062d4 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80062c8:	4b9a      	ldr	r3, [pc, #616]	; (8006534 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d0ef      	beq.n	80062b4 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 80062d4:	7dfb      	ldrb	r3, [r7, #23]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d166      	bne.n	80063a8 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80062da:	4b95      	ldr	r3, [pc, #596]	; (8006530 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80062dc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80062e4:	4053      	eors	r3, r2
 80062e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d013      	beq.n	8006316 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80062ee:	4b90      	ldr	r3, [pc, #576]	; (8006530 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80062f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062f6:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80062f8:	4b8d      	ldr	r3, [pc, #564]	; (8006530 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80062fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062fc:	4a8c      	ldr	r2, [pc, #560]	; (8006530 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80062fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006302:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006304:	4b8a      	ldr	r3, [pc, #552]	; (8006530 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006306:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006308:	4a89      	ldr	r2, [pc, #548]	; (8006530 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800630a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800630e:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8006310:	4a87      	ldr	r2, [pc, #540]	; (8006530 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800631c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006320:	d115      	bne.n	800634e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006322:	f7fb fa4f 	bl	80017c4 <HAL_GetTick>
 8006326:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006328:	e00b      	b.n	8006342 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800632a:	f7fb fa4b 	bl	80017c4 <HAL_GetTick>
 800632e:	4602      	mov	r2, r0
 8006330:	693b      	ldr	r3, [r7, #16]
 8006332:	1ad3      	subs	r3, r2, r3
 8006334:	f241 3288 	movw	r2, #5000	; 0x1388
 8006338:	4293      	cmp	r3, r2
 800633a:	d902      	bls.n	8006342 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 800633c:	2303      	movs	r3, #3
 800633e:	75fb      	strb	r3, [r7, #23]
            break;
 8006340:	e005      	b.n	800634e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006342:	4b7b      	ldr	r3, [pc, #492]	; (8006530 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006344:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006346:	f003 0302 	and.w	r3, r3, #2
 800634a:	2b00      	cmp	r3, #0
 800634c:	d0ed      	beq.n	800632a <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 800634e:	7dfb      	ldrb	r3, [r7, #23]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d126      	bne.n	80063a2 <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800635a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800635e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006362:	d10d      	bne.n	8006380 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8006364:	4b72      	ldr	r3, [pc, #456]	; (8006530 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006366:	691b      	ldr	r3, [r3, #16]
 8006368:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006372:	0919      	lsrs	r1, r3, #4
 8006374:	4b70      	ldr	r3, [pc, #448]	; (8006538 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 8006376:	400b      	ands	r3, r1
 8006378:	496d      	ldr	r1, [pc, #436]	; (8006530 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800637a:	4313      	orrs	r3, r2
 800637c:	610b      	str	r3, [r1, #16]
 800637e:	e005      	b.n	800638c <HAL_RCCEx_PeriphCLKConfig+0x728>
 8006380:	4b6b      	ldr	r3, [pc, #428]	; (8006530 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006382:	691b      	ldr	r3, [r3, #16]
 8006384:	4a6a      	ldr	r2, [pc, #424]	; (8006530 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006386:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800638a:	6113      	str	r3, [r2, #16]
 800638c:	4b68      	ldr	r3, [pc, #416]	; (8006530 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800638e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006396:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800639a:	4965      	ldr	r1, [pc, #404]	; (8006530 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800639c:	4313      	orrs	r3, r2
 800639e:	670b      	str	r3, [r1, #112]	; 0x70
 80063a0:	e004      	b.n	80063ac <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80063a2:	7dfb      	ldrb	r3, [r7, #23]
 80063a4:	75bb      	strb	r3, [r7, #22]
 80063a6:	e001      	b.n	80063ac <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063a8:	7dfb      	ldrb	r3, [r7, #23]
 80063aa:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f003 0301 	and.w	r3, r3, #1
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d07e      	beq.n	80064b6 <HAL_RCCEx_PeriphCLKConfig+0x852>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80063bc:	2b28      	cmp	r3, #40	; 0x28
 80063be:	d867      	bhi.n	8006490 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 80063c0:	a201      	add	r2, pc, #4	; (adr r2, 80063c8 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 80063c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063c6:	bf00      	nop
 80063c8:	08006497 	.word	0x08006497
 80063cc:	08006491 	.word	0x08006491
 80063d0:	08006491 	.word	0x08006491
 80063d4:	08006491 	.word	0x08006491
 80063d8:	08006491 	.word	0x08006491
 80063dc:	08006491 	.word	0x08006491
 80063e0:	08006491 	.word	0x08006491
 80063e4:	08006491 	.word	0x08006491
 80063e8:	0800646d 	.word	0x0800646d
 80063ec:	08006491 	.word	0x08006491
 80063f0:	08006491 	.word	0x08006491
 80063f4:	08006491 	.word	0x08006491
 80063f8:	08006491 	.word	0x08006491
 80063fc:	08006491 	.word	0x08006491
 8006400:	08006491 	.word	0x08006491
 8006404:	08006491 	.word	0x08006491
 8006408:	0800647f 	.word	0x0800647f
 800640c:	08006491 	.word	0x08006491
 8006410:	08006491 	.word	0x08006491
 8006414:	08006491 	.word	0x08006491
 8006418:	08006491 	.word	0x08006491
 800641c:	08006491 	.word	0x08006491
 8006420:	08006491 	.word	0x08006491
 8006424:	08006491 	.word	0x08006491
 8006428:	08006497 	.word	0x08006497
 800642c:	08006491 	.word	0x08006491
 8006430:	08006491 	.word	0x08006491
 8006434:	08006491 	.word	0x08006491
 8006438:	08006491 	.word	0x08006491
 800643c:	08006491 	.word	0x08006491
 8006440:	08006491 	.word	0x08006491
 8006444:	08006491 	.word	0x08006491
 8006448:	08006497 	.word	0x08006497
 800644c:	08006491 	.word	0x08006491
 8006450:	08006491 	.word	0x08006491
 8006454:	08006491 	.word	0x08006491
 8006458:	08006491 	.word	0x08006491
 800645c:	08006491 	.word	0x08006491
 8006460:	08006491 	.word	0x08006491
 8006464:	08006491 	.word	0x08006491
 8006468:	08006497 	.word	0x08006497
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	3304      	adds	r3, #4
 8006470:	2101      	movs	r1, #1
 8006472:	4618      	mov	r0, r3
 8006474:	f001 fc18 	bl	8007ca8 <RCCEx_PLL2_Config>
 8006478:	4603      	mov	r3, r0
 800647a:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800647c:	e00c      	b.n	8006498 <HAL_RCCEx_PeriphCLKConfig+0x834>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	3324      	adds	r3, #36	; 0x24
 8006482:	2101      	movs	r1, #1
 8006484:	4618      	mov	r0, r3
 8006486:	f001 fcc1 	bl	8007e0c <RCCEx_PLL3_Config>
 800648a:	4603      	mov	r3, r0
 800648c:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800648e:	e003      	b.n	8006498 <HAL_RCCEx_PeriphCLKConfig+0x834>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006490:	2301      	movs	r3, #1
 8006492:	75fb      	strb	r3, [r7, #23]
      break;
 8006494:	e000      	b.n	8006498 <HAL_RCCEx_PeriphCLKConfig+0x834>
      break;
 8006496:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006498:	7dfb      	ldrb	r3, [r7, #23]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d109      	bne.n	80064b2 <HAL_RCCEx_PeriphCLKConfig+0x84e>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800649e:	4b24      	ldr	r3, [pc, #144]	; (8006530 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80064a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064a2:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80064aa:	4921      	ldr	r1, [pc, #132]	; (8006530 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80064ac:	4313      	orrs	r3, r2
 80064ae:	654b      	str	r3, [r1, #84]	; 0x54
 80064b0:	e001      	b.n	80064b6 <HAL_RCCEx_PeriphCLKConfig+0x852>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064b2:	7dfb      	ldrb	r3, [r7, #23]
 80064b4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f003 0302 	and.w	r3, r3, #2
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d03e      	beq.n	8006540 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80064c6:	2b05      	cmp	r3, #5
 80064c8:	d820      	bhi.n	800650c <HAL_RCCEx_PeriphCLKConfig+0x8a8>
 80064ca:	a201      	add	r2, pc, #4	; (adr r2, 80064d0 <HAL_RCCEx_PeriphCLKConfig+0x86c>)
 80064cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064d0:	08006513 	.word	0x08006513
 80064d4:	080064e9 	.word	0x080064e9
 80064d8:	080064fb 	.word	0x080064fb
 80064dc:	08006513 	.word	0x08006513
 80064e0:	08006513 	.word	0x08006513
 80064e4:	08006513 	.word	0x08006513
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	3304      	adds	r3, #4
 80064ec:	2101      	movs	r1, #1
 80064ee:	4618      	mov	r0, r3
 80064f0:	f001 fbda 	bl	8007ca8 <RCCEx_PLL2_Config>
 80064f4:	4603      	mov	r3, r0
 80064f6:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80064f8:	e00c      	b.n	8006514 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	3324      	adds	r3, #36	; 0x24
 80064fe:	2101      	movs	r1, #1
 8006500:	4618      	mov	r0, r3
 8006502:	f001 fc83 	bl	8007e0c <RCCEx_PLL3_Config>
 8006506:	4603      	mov	r3, r0
 8006508:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800650a:	e003      	b.n	8006514 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800650c:	2301      	movs	r3, #1
 800650e:	75fb      	strb	r3, [r7, #23]
      break;
 8006510:	e000      	b.n	8006514 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      break;
 8006512:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006514:	7dfb      	ldrb	r3, [r7, #23]
 8006516:	2b00      	cmp	r3, #0
 8006518:	d110      	bne.n	800653c <HAL_RCCEx_PeriphCLKConfig+0x8d8>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800651a:	4b05      	ldr	r3, [pc, #20]	; (8006530 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800651c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800651e:	f023 0207 	bic.w	r2, r3, #7
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006526:	4902      	ldr	r1, [pc, #8]	; (8006530 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006528:	4313      	orrs	r3, r2
 800652a:	654b      	str	r3, [r1, #84]	; 0x54
 800652c:	e008      	b.n	8006540 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 800652e:	bf00      	nop
 8006530:	58024400 	.word	0x58024400
 8006534:	58024800 	.word	0x58024800
 8006538:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 800653c:	7dfb      	ldrb	r3, [r7, #23]
 800653e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f003 0304 	and.w	r3, r3, #4
 8006548:	2b00      	cmp	r3, #0
 800654a:	d039      	beq.n	80065c0 <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006552:	2b05      	cmp	r3, #5
 8006554:	d820      	bhi.n	8006598 <HAL_RCCEx_PeriphCLKConfig+0x934>
 8006556:	a201      	add	r2, pc, #4	; (adr r2, 800655c <HAL_RCCEx_PeriphCLKConfig+0x8f8>)
 8006558:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800655c:	0800659f 	.word	0x0800659f
 8006560:	08006575 	.word	0x08006575
 8006564:	08006587 	.word	0x08006587
 8006568:	0800659f 	.word	0x0800659f
 800656c:	0800659f 	.word	0x0800659f
 8006570:	0800659f 	.word	0x0800659f
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	3304      	adds	r3, #4
 8006578:	2101      	movs	r1, #1
 800657a:	4618      	mov	r0, r3
 800657c:	f001 fb94 	bl	8007ca8 <RCCEx_PLL2_Config>
 8006580:	4603      	mov	r3, r0
 8006582:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8006584:	e00c      	b.n	80065a0 <HAL_RCCEx_PeriphCLKConfig+0x93c>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	3324      	adds	r3, #36	; 0x24
 800658a:	2101      	movs	r1, #1
 800658c:	4618      	mov	r0, r3
 800658e:	f001 fc3d 	bl	8007e0c <RCCEx_PLL3_Config>
 8006592:	4603      	mov	r3, r0
 8006594:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8006596:	e003      	b.n	80065a0 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006598:	2301      	movs	r3, #1
 800659a:	75fb      	strb	r3, [r7, #23]
      break;
 800659c:	e000      	b.n	80065a0 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      break;
 800659e:	bf00      	nop
    }

    if(ret == HAL_OK)
 80065a0:	7dfb      	ldrb	r3, [r7, #23]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d10a      	bne.n	80065bc <HAL_RCCEx_PeriphCLKConfig+0x958>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80065a6:	4bb7      	ldr	r3, [pc, #732]	; (8006884 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80065a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80065aa:	f023 0207 	bic.w	r2, r3, #7
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065b4:	49b3      	ldr	r1, [pc, #716]	; (8006884 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80065b6:	4313      	orrs	r3, r2
 80065b8:	658b      	str	r3, [r1, #88]	; 0x58
 80065ba:	e001      	b.n	80065c0 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065bc:	7dfb      	ldrb	r3, [r7, #23]
 80065be:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f003 0320 	and.w	r3, r3, #32
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d04b      	beq.n	8006664 <HAL_RCCEx_PeriphCLKConfig+0xa00>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80065d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80065d6:	d02e      	beq.n	8006636 <HAL_RCCEx_PeriphCLKConfig+0x9d2>
 80065d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80065dc:	d828      	bhi.n	8006630 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 80065de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065e2:	d02a      	beq.n	800663a <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 80065e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065e8:	d822      	bhi.n	8006630 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 80065ea:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80065ee:	d026      	beq.n	800663e <HAL_RCCEx_PeriphCLKConfig+0x9da>
 80065f0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80065f4:	d81c      	bhi.n	8006630 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 80065f6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80065fa:	d010      	beq.n	800661e <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 80065fc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006600:	d816      	bhi.n	8006630 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8006602:	2b00      	cmp	r3, #0
 8006604:	d01d      	beq.n	8006642 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8006606:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800660a:	d111      	bne.n	8006630 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	3304      	adds	r3, #4
 8006610:	2100      	movs	r1, #0
 8006612:	4618      	mov	r0, r3
 8006614:	f001 fb48 	bl	8007ca8 <RCCEx_PLL2_Config>
 8006618:	4603      	mov	r3, r0
 800661a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800661c:	e012      	b.n	8006644 <HAL_RCCEx_PeriphCLKConfig+0x9e0>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	3324      	adds	r3, #36	; 0x24
 8006622:	2102      	movs	r1, #2
 8006624:	4618      	mov	r0, r3
 8006626:	f001 fbf1 	bl	8007e0c <RCCEx_PLL3_Config>
 800662a:	4603      	mov	r3, r0
 800662c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800662e:	e009      	b.n	8006644 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006630:	2301      	movs	r3, #1
 8006632:	75fb      	strb	r3, [r7, #23]
      break;
 8006634:	e006      	b.n	8006644 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8006636:	bf00      	nop
 8006638:	e004      	b.n	8006644 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 800663a:	bf00      	nop
 800663c:	e002      	b.n	8006644 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 800663e:	bf00      	nop
 8006640:	e000      	b.n	8006644 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8006642:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006644:	7dfb      	ldrb	r3, [r7, #23]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d10a      	bne.n	8006660 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800664a:	4b8e      	ldr	r3, [pc, #568]	; (8006884 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800664c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800664e:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006658:	498a      	ldr	r1, [pc, #552]	; (8006884 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800665a:	4313      	orrs	r3, r2
 800665c:	654b      	str	r3, [r1, #84]	; 0x54
 800665e:	e001      	b.n	8006664 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006660:	7dfb      	ldrb	r3, [r7, #23]
 8006662:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800666c:	2b00      	cmp	r3, #0
 800666e:	d04b      	beq.n	8006708 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006676:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800667a:	d02e      	beq.n	80066da <HAL_RCCEx_PeriphCLKConfig+0xa76>
 800667c:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8006680:	d828      	bhi.n	80066d4 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8006682:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006686:	d02a      	beq.n	80066de <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8006688:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800668c:	d822      	bhi.n	80066d4 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 800668e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006692:	d026      	beq.n	80066e2 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8006694:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006698:	d81c      	bhi.n	80066d4 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 800669a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800669e:	d010      	beq.n	80066c2 <HAL_RCCEx_PeriphCLKConfig+0xa5e>
 80066a0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80066a4:	d816      	bhi.n	80066d4 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d01d      	beq.n	80066e6 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 80066aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80066ae:	d111      	bne.n	80066d4 <HAL_RCCEx_PeriphCLKConfig+0xa70>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	3304      	adds	r3, #4
 80066b4:	2100      	movs	r1, #0
 80066b6:	4618      	mov	r0, r3
 80066b8:	f001 faf6 	bl	8007ca8 <RCCEx_PLL2_Config>
 80066bc:	4603      	mov	r3, r0
 80066be:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80066c0:	e012      	b.n	80066e8 <HAL_RCCEx_PeriphCLKConfig+0xa84>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	3324      	adds	r3, #36	; 0x24
 80066c6:	2102      	movs	r1, #2
 80066c8:	4618      	mov	r0, r3
 80066ca:	f001 fb9f 	bl	8007e0c <RCCEx_PLL3_Config>
 80066ce:	4603      	mov	r3, r0
 80066d0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80066d2:	e009      	b.n	80066e8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80066d4:	2301      	movs	r3, #1
 80066d6:	75fb      	strb	r3, [r7, #23]
      break;
 80066d8:	e006      	b.n	80066e8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 80066da:	bf00      	nop
 80066dc:	e004      	b.n	80066e8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 80066de:	bf00      	nop
 80066e0:	e002      	b.n	80066e8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 80066e2:	bf00      	nop
 80066e4:	e000      	b.n	80066e8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 80066e6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80066e8:	7dfb      	ldrb	r3, [r7, #23]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d10a      	bne.n	8006704 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80066ee:	4b65      	ldr	r3, [pc, #404]	; (8006884 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80066f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066f2:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80066fc:	4961      	ldr	r1, [pc, #388]	; (8006884 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80066fe:	4313      	orrs	r3, r2
 8006700:	658b      	str	r3, [r1, #88]	; 0x58
 8006702:	e001      	b.n	8006708 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006704:	7dfb      	ldrb	r3, [r7, #23]
 8006706:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006710:	2b00      	cmp	r3, #0
 8006712:	d04b      	beq.n	80067ac <HAL_RCCEx_PeriphCLKConfig+0xb48>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800671a:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800671e:	d02e      	beq.n	800677e <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 8006720:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8006724:	d828      	bhi.n	8006778 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8006726:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800672a:	d02a      	beq.n	8006782 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
 800672c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006730:	d822      	bhi.n	8006778 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8006732:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8006736:	d026      	beq.n	8006786 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8006738:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800673c:	d81c      	bhi.n	8006778 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 800673e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006742:	d010      	beq.n	8006766 <HAL_RCCEx_PeriphCLKConfig+0xb02>
 8006744:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006748:	d816      	bhi.n	8006778 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 800674a:	2b00      	cmp	r3, #0
 800674c:	d01d      	beq.n	800678a <HAL_RCCEx_PeriphCLKConfig+0xb26>
 800674e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006752:	d111      	bne.n	8006778 <HAL_RCCEx_PeriphCLKConfig+0xb14>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	3304      	adds	r3, #4
 8006758:	2100      	movs	r1, #0
 800675a:	4618      	mov	r0, r3
 800675c:	f001 faa4 	bl	8007ca8 <RCCEx_PLL2_Config>
 8006760:	4603      	mov	r3, r0
 8006762:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8006764:	e012      	b.n	800678c <HAL_RCCEx_PeriphCLKConfig+0xb28>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	3324      	adds	r3, #36	; 0x24
 800676a:	2102      	movs	r1, #2
 800676c:	4618      	mov	r0, r3
 800676e:	f001 fb4d 	bl	8007e0c <RCCEx_PLL3_Config>
 8006772:	4603      	mov	r3, r0
 8006774:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8006776:	e009      	b.n	800678c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006778:	2301      	movs	r3, #1
 800677a:	75fb      	strb	r3, [r7, #23]
      break;
 800677c:	e006      	b.n	800678c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800677e:	bf00      	nop
 8006780:	e004      	b.n	800678c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8006782:	bf00      	nop
 8006784:	e002      	b.n	800678c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8006786:	bf00      	nop
 8006788:	e000      	b.n	800678c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800678a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800678c:	7dfb      	ldrb	r3, [r7, #23]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d10a      	bne.n	80067a8 <HAL_RCCEx_PeriphCLKConfig+0xb44>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006792:	4b3c      	ldr	r3, [pc, #240]	; (8006884 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006794:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006796:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80067a0:	4938      	ldr	r1, [pc, #224]	; (8006884 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80067a2:	4313      	orrs	r3, r2
 80067a4:	658b      	str	r3, [r1, #88]	; 0x58
 80067a6:	e001      	b.n	80067ac <HAL_RCCEx_PeriphCLKConfig+0xb48>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067a8:	7dfb      	ldrb	r3, [r7, #23]
 80067aa:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f003 0308 	and.w	r3, r3, #8
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d01a      	beq.n	80067ee <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80067be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80067c2:	d10a      	bne.n	80067da <HAL_RCCEx_PeriphCLKConfig+0xb76>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	3324      	adds	r3, #36	; 0x24
 80067c8:	2102      	movs	r1, #2
 80067ca:	4618      	mov	r0, r3
 80067cc:	f001 fb1e 	bl	8007e0c <RCCEx_PLL3_Config>
 80067d0:	4603      	mov	r3, r0
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d001      	beq.n	80067da <HAL_RCCEx_PeriphCLKConfig+0xb76>
        {
          status = HAL_ERROR;
 80067d6:	2301      	movs	r3, #1
 80067d8:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80067da:	4b2a      	ldr	r3, [pc, #168]	; (8006884 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80067dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067de:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80067e8:	4926      	ldr	r1, [pc, #152]	; (8006884 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80067ea:	4313      	orrs	r3, r2
 80067ec:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f003 0310 	and.w	r3, r3, #16
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d01a      	beq.n	8006830 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006800:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006804:	d10a      	bne.n	800681c <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	3324      	adds	r3, #36	; 0x24
 800680a:	2102      	movs	r1, #2
 800680c:	4618      	mov	r0, r3
 800680e:	f001 fafd 	bl	8007e0c <RCCEx_PLL3_Config>
 8006812:	4603      	mov	r3, r0
 8006814:	2b00      	cmp	r3, #0
 8006816:	d001      	beq.n	800681c <HAL_RCCEx_PeriphCLKConfig+0xbb8>
      {
        status = HAL_ERROR;
 8006818:	2301      	movs	r3, #1
 800681a:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800681c:	4b19      	ldr	r3, [pc, #100]	; (8006884 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800681e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006820:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800682a:	4916      	ldr	r1, [pc, #88]	; (8006884 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800682c:	4313      	orrs	r3, r2
 800682e:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006838:	2b00      	cmp	r3, #0
 800683a:	d036      	beq.n	80068aa <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {
    switch(PeriphClkInit->AdcClockSelection)
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8006842:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006846:	d01f      	beq.n	8006888 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8006848:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800684c:	d817      	bhi.n	800687e <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 800684e:	2b00      	cmp	r3, #0
 8006850:	d003      	beq.n	800685a <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 8006852:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006856:	d009      	beq.n	800686c <HAL_RCCEx_PeriphCLKConfig+0xc08>
 8006858:	e011      	b.n	800687e <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	3304      	adds	r3, #4
 800685e:	2100      	movs	r1, #0
 8006860:	4618      	mov	r0, r3
 8006862:	f001 fa21 	bl	8007ca8 <RCCEx_PLL2_Config>
 8006866:	4603      	mov	r3, r0
 8006868:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800686a:	e00e      	b.n	800688a <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	3324      	adds	r3, #36	; 0x24
 8006870:	2102      	movs	r1, #2
 8006872:	4618      	mov	r0, r3
 8006874:	f001 faca 	bl	8007e0c <RCCEx_PLL3_Config>
 8006878:	4603      	mov	r3, r0
 800687a:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800687c:	e005      	b.n	800688a <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800687e:	2301      	movs	r3, #1
 8006880:	75fb      	strb	r3, [r7, #23]
      break;
 8006882:	e002      	b.n	800688a <HAL_RCCEx_PeriphCLKConfig+0xc26>
 8006884:	58024400 	.word	0x58024400
      break;
 8006888:	bf00      	nop
    }

    if(ret == HAL_OK)
 800688a:	7dfb      	ldrb	r3, [r7, #23]
 800688c:	2b00      	cmp	r3, #0
 800688e:	d10a      	bne.n	80068a6 <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006890:	4b93      	ldr	r3, [pc, #588]	; (8006ae0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006892:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006894:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800689e:	4990      	ldr	r1, [pc, #576]	; (8006ae0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80068a0:	4313      	orrs	r3, r2
 80068a2:	658b      	str	r3, [r1, #88]	; 0x58
 80068a4:	e001      	b.n	80068aa <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068a6:	7dfb      	ldrb	r3, [r7, #23]
 80068a8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d033      	beq.n	800691e <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {

    switch(PeriphClkInit->UsbClockSelection)
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80068bc:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80068c0:	d01c      	beq.n	80068fc <HAL_RCCEx_PeriphCLKConfig+0xc98>
 80068c2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80068c6:	d816      	bhi.n	80068f6 <HAL_RCCEx_PeriphCLKConfig+0xc92>
 80068c8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80068cc:	d003      	beq.n	80068d6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
 80068ce:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80068d2:	d007      	beq.n	80068e4 <HAL_RCCEx_PeriphCLKConfig+0xc80>
 80068d4:	e00f      	b.n	80068f6 <HAL_RCCEx_PeriphCLKConfig+0xc92>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80068d6:	4b82      	ldr	r3, [pc, #520]	; (8006ae0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80068d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068da:	4a81      	ldr	r2, [pc, #516]	; (8006ae0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80068dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80068e0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 80068e2:	e00c      	b.n	80068fe <HAL_RCCEx_PeriphCLKConfig+0xc9a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	3324      	adds	r3, #36	; 0x24
 80068e8:	2101      	movs	r1, #1
 80068ea:	4618      	mov	r0, r3
 80068ec:	f001 fa8e 	bl	8007e0c <RCCEx_PLL3_Config>
 80068f0:	4603      	mov	r3, r0
 80068f2:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 80068f4:	e003      	b.n	80068fe <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80068f6:	2301      	movs	r3, #1
 80068f8:	75fb      	strb	r3, [r7, #23]
      break;
 80068fa:	e000      	b.n	80068fe <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      break;
 80068fc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80068fe:	7dfb      	ldrb	r3, [r7, #23]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d10a      	bne.n	800691a <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006904:	4b76      	ldr	r3, [pc, #472]	; (8006ae0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006906:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006908:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006912:	4973      	ldr	r1, [pc, #460]	; (8006ae0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006914:	4313      	orrs	r3, r2
 8006916:	654b      	str	r3, [r1, #84]	; 0x54
 8006918:	e001      	b.n	800691e <HAL_RCCEx_PeriphCLKConfig+0xcba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800691a:	7dfb      	ldrb	r3, [r7, #23]
 800691c:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006926:	2b00      	cmp	r3, #0
 8006928:	d029      	beq.n	800697e <HAL_RCCEx_PeriphCLKConfig+0xd1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800692e:	2b00      	cmp	r3, #0
 8006930:	d003      	beq.n	800693a <HAL_RCCEx_PeriphCLKConfig+0xcd6>
 8006932:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006936:	d007      	beq.n	8006948 <HAL_RCCEx_PeriphCLKConfig+0xce4>
 8006938:	e00f      	b.n	800695a <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800693a:	4b69      	ldr	r3, [pc, #420]	; (8006ae0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800693c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800693e:	4a68      	ldr	r2, [pc, #416]	; (8006ae0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006940:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006944:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8006946:	e00b      	b.n	8006960 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	3304      	adds	r3, #4
 800694c:	2102      	movs	r1, #2
 800694e:	4618      	mov	r0, r3
 8006950:	f001 f9aa 	bl	8007ca8 <RCCEx_PLL2_Config>
 8006954:	4603      	mov	r3, r0
 8006956:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8006958:	e002      	b.n	8006960 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    default:
      ret = HAL_ERROR;
 800695a:	2301      	movs	r3, #1
 800695c:	75fb      	strb	r3, [r7, #23]
      break;
 800695e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006960:	7dfb      	ldrb	r3, [r7, #23]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d109      	bne.n	800697a <HAL_RCCEx_PeriphCLKConfig+0xd16>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8006966:	4b5e      	ldr	r3, [pc, #376]	; (8006ae0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006968:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800696a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006972:	495b      	ldr	r1, [pc, #364]	; (8006ae0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006974:	4313      	orrs	r3, r2
 8006976:	64cb      	str	r3, [r1, #76]	; 0x4c
 8006978:	e001      	b.n	800697e <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800697a:	7dfb      	ldrb	r3, [r7, #23]
 800697c:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006986:	2b00      	cmp	r3, #0
 8006988:	d00a      	beq.n	80069a0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	3324      	adds	r3, #36	; 0x24
 800698e:	2102      	movs	r1, #2
 8006990:	4618      	mov	r0, r3
 8006992:	f001 fa3b 	bl	8007e0c <RCCEx_PLL3_Config>
 8006996:	4603      	mov	r3, r0
 8006998:	2b00      	cmp	r3, #0
 800699a:	d001      	beq.n	80069a0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      status=HAL_ERROR;
 800699c:	2301      	movs	r3, #1
 800699e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d030      	beq.n	8006a0e <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {

    switch(PeriphClkInit->RngClockSelection)
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80069b0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80069b4:	d017      	beq.n	80069e6 <HAL_RCCEx_PeriphCLKConfig+0xd82>
 80069b6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80069ba:	d811      	bhi.n	80069e0 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 80069bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80069c0:	d013      	beq.n	80069ea <HAL_RCCEx_PeriphCLKConfig+0xd86>
 80069c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80069c6:	d80b      	bhi.n	80069e0 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d010      	beq.n	80069ee <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 80069cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80069d0:	d106      	bne.n	80069e0 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80069d2:	4b43      	ldr	r3, [pc, #268]	; (8006ae0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80069d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069d6:	4a42      	ldr	r2, [pc, #264]	; (8006ae0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80069d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80069dc:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 80069de:	e007      	b.n	80069f0 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80069e0:	2301      	movs	r3, #1
 80069e2:	75fb      	strb	r3, [r7, #23]
      break;
 80069e4:	e004      	b.n	80069f0 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 80069e6:	bf00      	nop
 80069e8:	e002      	b.n	80069f0 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 80069ea:	bf00      	nop
 80069ec:	e000      	b.n	80069f0 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 80069ee:	bf00      	nop
    }

    if(ret == HAL_OK)
 80069f0:	7dfb      	ldrb	r3, [r7, #23]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d109      	bne.n	8006a0a <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80069f6:	4b3a      	ldr	r3, [pc, #232]	; (8006ae0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80069f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069fa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006a02:	4937      	ldr	r1, [pc, #220]	; (8006ae0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006a04:	4313      	orrs	r3, r2
 8006a06:	654b      	str	r3, [r1, #84]	; 0x54
 8006a08:	e001      	b.n	8006a0e <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a0a:	7dfb      	ldrb	r3, [r7, #23]
 8006a0c:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d008      	beq.n	8006a2c <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006a1a:	4b31      	ldr	r3, [pc, #196]	; (8006ae0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006a1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006a1e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a26:	492e      	ldr	r1, [pc, #184]	; (8006ae0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006a28:	4313      	orrs	r3, r2
 8006a2a:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d009      	beq.n	8006a4c <HAL_RCCEx_PeriphCLKConfig+0xde8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8006a38:	4b29      	ldr	r3, [pc, #164]	; (8006ae0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006a3a:	691b      	ldr	r3, [r3, #16]
 8006a3c:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8006a46:	4926      	ldr	r1, [pc, #152]	; (8006ae0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006a48:	4313      	orrs	r3, r2
 8006a4a:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d008      	beq.n	8006a6a <HAL_RCCEx_PeriphCLKConfig+0xe06>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006a58:	4b21      	ldr	r3, [pc, #132]	; (8006ae0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006a5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006a5c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006a64:	491e      	ldr	r1, [pc, #120]	; (8006ae0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006a66:	4313      	orrs	r3, r2
 8006a68:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d00d      	beq.n	8006a92 <HAL_RCCEx_PeriphCLKConfig+0xe2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006a76:	4b1a      	ldr	r3, [pc, #104]	; (8006ae0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006a78:	691b      	ldr	r3, [r3, #16]
 8006a7a:	4a19      	ldr	r2, [pc, #100]	; (8006ae0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006a7c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006a80:	6113      	str	r3, [r2, #16]
 8006a82:	4b17      	ldr	r3, [pc, #92]	; (8006ae0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006a84:	691a      	ldr	r2, [r3, #16]
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8006a8c:	4914      	ldr	r1, [pc, #80]	; (8006ae0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006a8e:	4313      	orrs	r3, r2
 8006a90:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	da08      	bge.n	8006aac <HAL_RCCEx_PeriphCLKConfig+0xe48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8006a9a:	4b11      	ldr	r3, [pc, #68]	; (8006ae0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006a9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a9e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006aa6:	490e      	ldr	r1, [pc, #56]	; (8006ae0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006aa8:	4313      	orrs	r3, r2
 8006aaa:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d009      	beq.n	8006acc <HAL_RCCEx_PeriphCLKConfig+0xe68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006ab8:	4b09      	ldr	r3, [pc, #36]	; (8006ae0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006aba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006abc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ac6:	4906      	ldr	r1, [pc, #24]	; (8006ae0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006ac8:	4313      	orrs	r3, r2
 8006aca:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8006acc:	7dbb      	ldrb	r3, [r7, #22]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d101      	bne.n	8006ad6 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    return HAL_OK;
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	e000      	b.n	8006ad8 <HAL_RCCEx_PeriphCLKConfig+0xe74>
  }
  return HAL_ERROR;
 8006ad6:	2301      	movs	r3, #1
}
 8006ad8:	4618      	mov	r0, r3
 8006ada:	3718      	adds	r7, #24
 8006adc:	46bd      	mov	sp, r7
 8006ade:	bd80      	pop	{r7, pc}
 8006ae0:	58024400 	.word	0x58024400

08006ae4 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006ae4:	b580      	push	{r7, lr}
 8006ae6:	b090      	sub	sp, #64	; 0x40
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006af2:	f040 8095 	bne.w	8006c20 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 8006af6:	4bae      	ldr	r3, [pc, #696]	; (8006db0 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006af8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006afa:	f003 0307 	and.w	r3, r3, #7
 8006afe:	633b      	str	r3, [r7, #48]	; 0x30
 8006b00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b02:	2b04      	cmp	r3, #4
 8006b04:	f200 8088 	bhi.w	8006c18 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8006b08:	a201      	add	r2, pc, #4	; (adr r2, 8006b10 <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 8006b0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b0e:	bf00      	nop
 8006b10:	08006b25 	.word	0x08006b25
 8006b14:	08006b4d 	.word	0x08006b4d
 8006b18:	08006b75 	.word	0x08006b75
 8006b1c:	08006c11 	.word	0x08006c11
 8006b20:	08006b9d 	.word	0x08006b9d

      switch (saiclocksource)
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006b24:	4ba2      	ldr	r3, [pc, #648]	; (8006db0 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b2c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006b30:	d108      	bne.n	8006b44 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
         {
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006b32:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006b36:	4618      	mov	r0, r3
 8006b38:	f000 ff64 	bl	8007a04 <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 8006b3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b3e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006b40:	f000 bc95 	b.w	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006b44:	2300      	movs	r3, #0
 8006b46:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006b48:	f000 bc91 	b.w	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006b4c:	4b98      	ldr	r3, [pc, #608]	; (8006db0 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006b54:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006b58:	d108      	bne.n	8006b6c <HAL_RCCEx_GetPeriphCLKFreq+0x88>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006b5a:	f107 0318 	add.w	r3, r7, #24
 8006b5e:	4618      	mov	r0, r3
 8006b60:	f000 fca8 	bl	80074b4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006b64:	69bb      	ldr	r3, [r7, #24]
 8006b66:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006b68:	f000 bc81 	b.w	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006b6c:	2300      	movs	r3, #0
 8006b6e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006b70:	f000 bc7d 	b.w	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006b74:	4b8e      	ldr	r3, [pc, #568]	; (8006db0 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006b7c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006b80:	d108      	bne.n	8006b94 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006b82:	f107 030c 	add.w	r3, r7, #12
 8006b86:	4618      	mov	r0, r3
 8006b88:	f000 fde8 	bl	800775c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006b90:	f000 bc6d 	b.w	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006b94:	2300      	movs	r3, #0
 8006b96:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006b98:	f000 bc69 	b.w	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8006b9c:	4b84      	ldr	r3, [pc, #528]	; (8006db0 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006b9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ba0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006ba4:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006ba6:	4b82      	ldr	r3, [pc, #520]	; (8006db0 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f003 0304 	and.w	r3, r3, #4
 8006bae:	2b04      	cmp	r3, #4
 8006bb0:	d10c      	bne.n	8006bcc <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 8006bb2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d109      	bne.n	8006bcc <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006bb8:	4b7d      	ldr	r3, [pc, #500]	; (8006db0 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	08db      	lsrs	r3, r3, #3
 8006bbe:	f003 0303 	and.w	r3, r3, #3
 8006bc2:	4a7c      	ldr	r2, [pc, #496]	; (8006db4 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>)
 8006bc4:	fa22 f303 	lsr.w	r3, r2, r3
 8006bc8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006bca:	e01f      	b.n	8006c0c <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006bcc:	4b78      	ldr	r3, [pc, #480]	; (8006db0 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bd4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006bd8:	d106      	bne.n	8006be8 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
 8006bda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006bdc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006be0:	d102      	bne.n	8006be8 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8006be2:	4b75      	ldr	r3, [pc, #468]	; (8006db8 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8006be4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006be6:	e011      	b.n	8006c0c <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006be8:	4b71      	ldr	r3, [pc, #452]	; (8006db0 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006bf0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006bf4:	d106      	bne.n	8006c04 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 8006bf6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006bf8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006bfc:	d102      	bne.n	8006c04 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8006bfe:	4b6f      	ldr	r3, [pc, #444]	; (8006dbc <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 8006c00:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006c02:	e003      	b.n	8006c0c <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8006c04:	2300      	movs	r3, #0
 8006c06:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8006c08:	f000 bc31 	b.w	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8006c0c:	f000 bc2f 	b.w	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8006c10:	4b6b      	ldr	r3, [pc, #428]	; (8006dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8006c12:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006c14:	f000 bc2b 	b.w	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 8006c18:	2300      	movs	r3, #0
 8006c1a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006c1c:	f000 bc27 	b.w	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006c26:	f040 8095 	bne.w	8006d54 <HAL_RCCEx_GetPeriphCLKFreq+0x270>
    {

      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 8006c2a:	4b61      	ldr	r3, [pc, #388]	; (8006db0 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006c2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006c2e:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 8006c32:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8006c34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c36:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006c3a:	d04d      	beq.n	8006cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 8006c3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c3e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006c42:	f200 8084 	bhi.w	8006d4e <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8006c46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c48:	2bc0      	cmp	r3, #192	; 0xc0
 8006c4a:	d07d      	beq.n	8006d48 <HAL_RCCEx_GetPeriphCLKFreq+0x264>
 8006c4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c4e:	2bc0      	cmp	r3, #192	; 0xc0
 8006c50:	d87d      	bhi.n	8006d4e <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8006c52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c54:	2b80      	cmp	r3, #128	; 0x80
 8006c56:	d02d      	beq.n	8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
 8006c58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c5a:	2b80      	cmp	r3, #128	; 0x80
 8006c5c:	d877      	bhi.n	8006d4e <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8006c5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d003      	beq.n	8006c6c <HAL_RCCEx_GetPeriphCLKFreq+0x188>
 8006c64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c66:	2b40      	cmp	r3, #64	; 0x40
 8006c68:	d012      	beq.n	8006c90 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 8006c6a:	e070      	b.n	8006d4e <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
      {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006c6c:	4b50      	ldr	r3, [pc, #320]	; (8006db0 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c74:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006c78:	d107      	bne.n	8006c8a <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006c7a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006c7e:	4618      	mov	r0, r3
 8006c80:	f000 fec0 	bl	8007a04 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006c84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c86:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006c88:	e3f1      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006c8a:	2300      	movs	r3, #0
 8006c8c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006c8e:	e3ee      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006c90:	4b47      	ldr	r3, [pc, #284]	; (8006db0 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006c98:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006c9c:	d107      	bne.n	8006cae <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006c9e:	f107 0318 	add.w	r3, r7, #24
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	f000 fc06 	bl	80074b4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006ca8:	69bb      	ldr	r3, [r7, #24]
 8006caa:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006cac:	e3df      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006cae:	2300      	movs	r3, #0
 8006cb0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006cb2:	e3dc      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006cb4:	4b3e      	ldr	r3, [pc, #248]	; (8006db0 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006cbc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006cc0:	d107      	bne.n	8006cd2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ee>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006cc2:	f107 030c 	add.w	r3, r7, #12
 8006cc6:	4618      	mov	r0, r3
 8006cc8:	f000 fd48 	bl	800775c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006cd0:	e3cd      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006cd6:	e3ca      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8006cd8:	4b35      	ldr	r3, [pc, #212]	; (8006db0 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006cda:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006cdc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006ce0:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006ce2:	4b33      	ldr	r3, [pc, #204]	; (8006db0 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f003 0304 	and.w	r3, r3, #4
 8006cea:	2b04      	cmp	r3, #4
 8006cec:	d10c      	bne.n	8006d08 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
 8006cee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d109      	bne.n	8006d08 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006cf4:	4b2e      	ldr	r3, [pc, #184]	; (8006db0 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	08db      	lsrs	r3, r3, #3
 8006cfa:	f003 0303 	and.w	r3, r3, #3
 8006cfe:	4a2d      	ldr	r2, [pc, #180]	; (8006db4 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>)
 8006d00:	fa22 f303 	lsr.w	r3, r2, r3
 8006d04:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006d06:	e01e      	b.n	8006d46 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006d08:	4b29      	ldr	r3, [pc, #164]	; (8006db0 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d10:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d14:	d106      	bne.n	8006d24 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
 8006d16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d18:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006d1c:	d102      	bne.n	8006d24 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8006d1e:	4b26      	ldr	r3, [pc, #152]	; (8006db8 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8006d20:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006d22:	e010      	b.n	8006d46 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006d24:	4b22      	ldr	r3, [pc, #136]	; (8006db0 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d2c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006d30:	d106      	bne.n	8006d40 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
 8006d32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d34:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006d38:	d102      	bne.n	8006d40 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8006d3a:	4b20      	ldr	r3, [pc, #128]	; (8006dbc <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 8006d3c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006d3e:	e002      	b.n	8006d46 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8006d40:	2300      	movs	r3, #0
 8006d42:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8006d44:	e393      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8006d46:	e392      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8006d48:	4b1d      	ldr	r3, [pc, #116]	; (8006dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8006d4a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006d4c:	e38f      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 8006d4e:	2300      	movs	r3, #0
 8006d50:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006d52:	e38c      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d5a:	f040 80a7 	bne.w	8006eac <HAL_RCCEx_GetPeriphCLKFreq+0x3c8>
    {

      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 8006d5e:	4b14      	ldr	r3, [pc, #80]	; (8006db0 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006d60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d62:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 8006d66:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8006d68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d6a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006d6e:	d05f      	beq.n	8006e30 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 8006d70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d72:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006d76:	f200 8096 	bhi.w	8006ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 8006d7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d7c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8006d80:	f000 808e 	beq.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
 8006d84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d86:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8006d8a:	f200 808c 	bhi.w	8006ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 8006d8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d90:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006d94:	d03a      	beq.n	8006e0c <HAL_RCCEx_GetPeriphCLKFreq+0x328>
 8006d96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d98:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006d9c:	f200 8083 	bhi.w	8006ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 8006da0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d00e      	beq.n	8006dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>
 8006da6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006da8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006dac:	d01c      	beq.n	8006de8 <HAL_RCCEx_GetPeriphCLKFreq+0x304>
 8006dae:	e07a      	b.n	8006ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 8006db0:	58024400 	.word	0x58024400
 8006db4:	03d09000 	.word	0x03d09000
 8006db8:	003d0900 	.word	0x003d0900
 8006dbc:	007a1200 	.word	0x007a1200
 8006dc0:	00bb8000 	.word	0x00bb8000
      {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006dc4:	4baa      	ldr	r3, [pc, #680]	; (8007070 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006dcc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006dd0:	d107      	bne.n	8006de2 <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006dd2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006dd6:	4618      	mov	r0, r3
 8006dd8:	f000 fe14 	bl	8007a04 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006ddc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dde:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006de0:	e345      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006de2:	2300      	movs	r3, #0
 8006de4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006de6:	e342      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006de8:	4ba1      	ldr	r3, [pc, #644]	; (8007070 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006df0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006df4:	d107      	bne.n	8006e06 <HAL_RCCEx_GetPeriphCLKFreq+0x322>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006df6:	f107 0318 	add.w	r3, r7, #24
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	f000 fb5a 	bl	80074b4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006e00:	69bb      	ldr	r3, [r7, #24]
 8006e02:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006e04:	e333      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006e06:	2300      	movs	r3, #0
 8006e08:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006e0a:	e330      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006e0c:	4b98      	ldr	r3, [pc, #608]	; (8007070 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006e14:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006e18:	d107      	bne.n	8006e2a <HAL_RCCEx_GetPeriphCLKFreq+0x346>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006e1a:	f107 030c 	add.w	r3, r7, #12
 8006e1e:	4618      	mov	r0, r3
 8006e20:	f000 fc9c 	bl	800775c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006e28:	e321      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006e2e:	e31e      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8006e30:	4b8f      	ldr	r3, [pc, #572]	; (8007070 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006e32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e34:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006e38:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006e3a:	4b8d      	ldr	r3, [pc, #564]	; (8007070 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f003 0304 	and.w	r3, r3, #4
 8006e42:	2b04      	cmp	r3, #4
 8006e44:	d10c      	bne.n	8006e60 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 8006e46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d109      	bne.n	8006e60 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006e4c:	4b88      	ldr	r3, [pc, #544]	; (8007070 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	08db      	lsrs	r3, r3, #3
 8006e52:	f003 0303 	and.w	r3, r3, #3
 8006e56:	4a87      	ldr	r2, [pc, #540]	; (8007074 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006e58:	fa22 f303 	lsr.w	r3, r2, r3
 8006e5c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006e5e:	e01e      	b.n	8006e9e <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006e60:	4b83      	ldr	r3, [pc, #524]	; (8007070 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e68:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006e6c:	d106      	bne.n	8006e7c <HAL_RCCEx_GetPeriphCLKFreq+0x398>
 8006e6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e70:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006e74:	d102      	bne.n	8006e7c <HAL_RCCEx_GetPeriphCLKFreq+0x398>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8006e76:	4b80      	ldr	r3, [pc, #512]	; (8007078 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8006e78:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006e7a:	e010      	b.n	8006e9e <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006e7c:	4b7c      	ldr	r3, [pc, #496]	; (8007070 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e84:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006e88:	d106      	bne.n	8006e98 <HAL_RCCEx_GetPeriphCLKFreq+0x3b4>
 8006e8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e8c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006e90:	d102      	bne.n	8006e98 <HAL_RCCEx_GetPeriphCLKFreq+0x3b4>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8006e92:	4b7a      	ldr	r3, [pc, #488]	; (800707c <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8006e94:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006e96:	e002      	b.n	8006e9e <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8006e98:	2300      	movs	r3, #0
 8006e9a:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8006e9c:	e2e7      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8006e9e:	e2e6      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8006ea0:	4b77      	ldr	r3, [pc, #476]	; (8007080 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8006ea2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006ea4:	e2e3      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006eaa:	e2e0      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006eb2:	f040 809c 	bne.w	8006fee <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
    {

      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 8006eb6:	4b6e      	ldr	r3, [pc, #440]	; (8007070 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006eb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006eba:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8006ebe:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8006ec0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ec2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006ec6:	d054      	beq.n	8006f72 <HAL_RCCEx_GetPeriphCLKFreq+0x48e>
 8006ec8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006eca:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006ece:	f200 808b 	bhi.w	8006fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 8006ed2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ed4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006ed8:	f000 8083 	beq.w	8006fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
 8006edc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ede:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006ee2:	f200 8081 	bhi.w	8006fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 8006ee6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ee8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006eec:	d02f      	beq.n	8006f4e <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 8006eee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ef0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006ef4:	d878      	bhi.n	8006fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 8006ef6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d004      	beq.n	8006f06 <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 8006efc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006efe:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006f02:	d012      	beq.n	8006f2a <HAL_RCCEx_GetPeriphCLKFreq+0x446>
 8006f04:	e070      	b.n	8006fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
      {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006f06:	4b5a      	ldr	r3, [pc, #360]	; (8007070 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f0e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006f12:	d107      	bne.n	8006f24 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006f14:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006f18:	4618      	mov	r0, r3
 8006f1a:	f000 fd73 	bl	8007a04 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006f1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f20:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006f22:	e2a4      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006f24:	2300      	movs	r3, #0
 8006f26:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006f28:	e2a1      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006f2a:	4b51      	ldr	r3, [pc, #324]	; (8007070 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006f32:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006f36:	d107      	bne.n	8006f48 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006f38:	f107 0318 	add.w	r3, r7, #24
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	f000 fab9 	bl	80074b4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006f42:	69bb      	ldr	r3, [r7, #24]
 8006f44:	63fb      	str	r3, [r7, #60]	; 0x3c
          }
         else
         {
           frequency = 0;
         }
          break;
 8006f46:	e292      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006f48:	2300      	movs	r3, #0
 8006f4a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006f4c:	e28f      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006f4e:	4b48      	ldr	r3, [pc, #288]	; (8007070 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006f56:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006f5a:	d107      	bne.n	8006f6c <HAL_RCCEx_GetPeriphCLKFreq+0x488>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006f5c:	f107 030c 	add.w	r3, r7, #12
 8006f60:	4618      	mov	r0, r3
 8006f62:	f000 fbfb 	bl	800775c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006f6a:	e280      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006f70:	e27d      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8006f72:	4b3f      	ldr	r3, [pc, #252]	; (8007070 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006f74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f76:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006f7a:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006f7c:	4b3c      	ldr	r3, [pc, #240]	; (8007070 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f003 0304 	and.w	r3, r3, #4
 8006f84:	2b04      	cmp	r3, #4
 8006f86:	d10c      	bne.n	8006fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
 8006f88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d109      	bne.n	8006fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006f8e:	4b38      	ldr	r3, [pc, #224]	; (8007070 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	08db      	lsrs	r3, r3, #3
 8006f94:	f003 0303 	and.w	r3, r3, #3
 8006f98:	4a36      	ldr	r2, [pc, #216]	; (8007074 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006f9a:	fa22 f303 	lsr.w	r3, r2, r3
 8006f9e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006fa0:	e01e      	b.n	8006fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006fa2:	4b33      	ldr	r3, [pc, #204]	; (8007070 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006faa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006fae:	d106      	bne.n	8006fbe <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
 8006fb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006fb2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006fb6:	d102      	bne.n	8006fbe <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8006fb8:	4b2f      	ldr	r3, [pc, #188]	; (8007078 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8006fba:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006fbc:	e010      	b.n	8006fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006fbe:	4b2c      	ldr	r3, [pc, #176]	; (8007070 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006fc6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006fca:	d106      	bne.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 8006fcc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006fce:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006fd2:	d102      	bne.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8006fd4:	4b29      	ldr	r3, [pc, #164]	; (800707c <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8006fd6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006fd8:	e002      	b.n	8006fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8006fda:	2300      	movs	r3, #0
 8006fdc:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8006fde:	e246      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8006fe0:	e245      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8006fe2:	4b27      	ldr	r3, [pc, #156]	; (8007080 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8006fe4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006fe6:	e242      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 8006fe8:	2300      	movs	r3, #0
 8006fea:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006fec:	e23f      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ff4:	f040 80a8 	bne.w	8007148 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 8006ff8:	4b1d      	ldr	r3, [pc, #116]	; (8007070 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006ffa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ffc:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8007000:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8007002:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007004:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007008:	d060      	beq.n	80070cc <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>
 800700a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800700c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007010:	f200 8097 	bhi.w	8007142 <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
 8007014:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007016:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800701a:	f000 808f 	beq.w	800713c <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 800701e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007020:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007024:	f200 808d 	bhi.w	8007142 <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
 8007028:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800702a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800702e:	d03b      	beq.n	80070a8 <HAL_RCCEx_GetPeriphCLKFreq+0x5c4>
 8007030:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007032:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007036:	f200 8084 	bhi.w	8007142 <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
 800703a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800703c:	2b00      	cmp	r3, #0
 800703e:	d004      	beq.n	800704a <HAL_RCCEx_GetPeriphCLKFreq+0x566>
 8007040:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007042:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007046:	d01d      	beq.n	8007084 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
 8007048:	e07b      	b.n	8007142 <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800704a:	4b09      	ldr	r3, [pc, #36]	; (8007070 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007052:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007056:	d107      	bne.n	8007068 <HAL_RCCEx_GetPeriphCLKFreq+0x584>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007058:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800705c:	4618      	mov	r0, r3
 800705e:	f000 fcd1 	bl	8007a04 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007062:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007064:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007066:	e202      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8007068:	2300      	movs	r3, #0
 800706a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800706c:	e1ff      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800706e:	bf00      	nop
 8007070:	58024400 	.word	0x58024400
 8007074:	03d09000 	.word	0x03d09000
 8007078:	003d0900 	.word	0x003d0900
 800707c:	007a1200 	.word	0x007a1200
 8007080:	00bb8000 	.word	0x00bb8000
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007084:	4ba3      	ldr	r3, [pc, #652]	; (8007314 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800708c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007090:	d107      	bne.n	80070a2 <HAL_RCCEx_GetPeriphCLKFreq+0x5be>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007092:	f107 0318 	add.w	r3, r7, #24
 8007096:	4618      	mov	r0, r3
 8007098:	f000 fa0c 	bl	80074b4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800709c:	69bb      	ldr	r3, [r7, #24]
 800709e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80070a0:	e1e5      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 80070a2:	2300      	movs	r3, #0
 80070a4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80070a6:	e1e2      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80070a8:	4b9a      	ldr	r3, [pc, #616]	; (8007314 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80070b0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80070b4:	d107      	bne.n	80070c6 <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80070b6:	f107 030c 	add.w	r3, r7, #12
 80070ba:	4618      	mov	r0, r3
 80070bc:	f000 fb4e 	bl	800775c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80070c4:	e1d3      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 80070c6:	2300      	movs	r3, #0
 80070c8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80070ca:	e1d0      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80070cc:	4b91      	ldr	r3, [pc, #580]	; (8007314 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80070ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80070d0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80070d4:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80070d6:	4b8f      	ldr	r3, [pc, #572]	; (8007314 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	f003 0304 	and.w	r3, r3, #4
 80070de:	2b04      	cmp	r3, #4
 80070e0:	d10c      	bne.n	80070fc <HAL_RCCEx_GetPeriphCLKFreq+0x618>
 80070e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d109      	bne.n	80070fc <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80070e8:	4b8a      	ldr	r3, [pc, #552]	; (8007314 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	08db      	lsrs	r3, r3, #3
 80070ee:	f003 0303 	and.w	r3, r3, #3
 80070f2:	4a89      	ldr	r2, [pc, #548]	; (8007318 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80070f4:	fa22 f303 	lsr.w	r3, r2, r3
 80070f8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80070fa:	e01e      	b.n	800713a <HAL_RCCEx_GetPeriphCLKFreq+0x656>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80070fc:	4b85      	ldr	r3, [pc, #532]	; (8007314 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007104:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007108:	d106      	bne.n	8007118 <HAL_RCCEx_GetPeriphCLKFreq+0x634>
 800710a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800710c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007110:	d102      	bne.n	8007118 <HAL_RCCEx_GetPeriphCLKFreq+0x634>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8007112:	4b82      	ldr	r3, [pc, #520]	; (800731c <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8007114:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007116:	e010      	b.n	800713a <HAL_RCCEx_GetPeriphCLKFreq+0x656>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007118:	4b7e      	ldr	r3, [pc, #504]	; (8007314 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007120:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007124:	d106      	bne.n	8007134 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8007126:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007128:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800712c:	d102      	bne.n	8007134 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800712e:	4b7c      	ldr	r3, [pc, #496]	; (8007320 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007130:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007132:	e002      	b.n	800713a <HAL_RCCEx_GetPeriphCLKFreq+0x656>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8007134:	2300      	movs	r3, #0
 8007136:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8007138:	e199      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800713a:	e198      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800713c:	4b79      	ldr	r3, [pc, #484]	; (8007324 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800713e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007140:	e195      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 8007142:	2300      	movs	r3, #0
 8007144:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007146:	e192      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800714e:	d173      	bne.n	8007238 <HAL_RCCEx_GetPeriphCLKFreq+0x754>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 8007150:	4b70      	ldr	r3, [pc, #448]	; (8007314 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8007152:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007154:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007158:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800715a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800715c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007160:	d02f      	beq.n	80071c2 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 8007162:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007164:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007168:	d863      	bhi.n	8007232 <HAL_RCCEx_GetPeriphCLKFreq+0x74e>
 800716a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800716c:	2b00      	cmp	r3, #0
 800716e:	d004      	beq.n	800717a <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8007170:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007172:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007176:	d012      	beq.n	800719e <HAL_RCCEx_GetPeriphCLKFreq+0x6ba>
 8007178:	e05b      	b.n	8007232 <HAL_RCCEx_GetPeriphCLKFreq+0x74e>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800717a:	4b66      	ldr	r3, [pc, #408]	; (8007314 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007182:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007186:	d107      	bne.n	8007198 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007188:	f107 0318 	add.w	r3, r7, #24
 800718c:	4618      	mov	r0, r3
 800718e:	f000 f991 	bl	80074b4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007192:	69bb      	ldr	r3, [r7, #24]
 8007194:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007196:	e16a      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8007198:	2300      	movs	r3, #0
 800719a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800719c:	e167      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800719e:	4b5d      	ldr	r3, [pc, #372]	; (8007314 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80071a6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80071aa:	d107      	bne.n	80071bc <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80071ac:	f107 030c 	add.w	r3, r7, #12
 80071b0:	4618      	mov	r0, r3
 80071b2:	f000 fad3 	bl	800775c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80071b6:	697b      	ldr	r3, [r7, #20]
 80071b8:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80071ba:	e158      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 80071bc:	2300      	movs	r3, #0
 80071be:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80071c0:	e155      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80071c2:	4b54      	ldr	r3, [pc, #336]	; (8007314 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80071c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80071c6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80071ca:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80071cc:	4b51      	ldr	r3, [pc, #324]	; (8007314 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f003 0304 	and.w	r3, r3, #4
 80071d4:	2b04      	cmp	r3, #4
 80071d6:	d10c      	bne.n	80071f2 <HAL_RCCEx_GetPeriphCLKFreq+0x70e>
 80071d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d109      	bne.n	80071f2 <HAL_RCCEx_GetPeriphCLKFreq+0x70e>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80071de:	4b4d      	ldr	r3, [pc, #308]	; (8007314 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	08db      	lsrs	r3, r3, #3
 80071e4:	f003 0303 	and.w	r3, r3, #3
 80071e8:	4a4b      	ldr	r2, [pc, #300]	; (8007318 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80071ea:	fa22 f303 	lsr.w	r3, r2, r3
 80071ee:	63fb      	str	r3, [r7, #60]	; 0x3c
 80071f0:	e01e      	b.n	8007230 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80071f2:	4b48      	ldr	r3, [pc, #288]	; (8007314 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80071fe:	d106      	bne.n	800720e <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
 8007200:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007202:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007206:	d102      	bne.n	800720e <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8007208:	4b44      	ldr	r3, [pc, #272]	; (800731c <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 800720a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800720c:	e010      	b.n	8007230 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800720e:	4b41      	ldr	r3, [pc, #260]	; (8007314 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007216:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800721a:	d106      	bne.n	800722a <HAL_RCCEx_GetPeriphCLKFreq+0x746>
 800721c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800721e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007222:	d102      	bne.n	800722a <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8007224:	4b3e      	ldr	r3, [pc, #248]	; (8007320 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007226:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007228:	e002      	b.n	8007230 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800722a:	2300      	movs	r3, #0
 800722c:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800722e:	e11e      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8007230:	e11d      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 8007232:	2300      	movs	r3, #0
 8007234:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007236:	e11a      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800723e:	d133      	bne.n	80072a8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 8007240:	4b34      	ldr	r3, [pc, #208]	; (8007314 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8007242:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007244:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007248:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800724a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800724c:	2b00      	cmp	r3, #0
 800724e:	d004      	beq.n	800725a <HAL_RCCEx_GetPeriphCLKFreq+0x776>
 8007250:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007252:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007256:	d012      	beq.n	800727e <HAL_RCCEx_GetPeriphCLKFreq+0x79a>
 8007258:	e023      	b.n	80072a2 <HAL_RCCEx_GetPeriphCLKFreq+0x7be>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800725a:	4b2e      	ldr	r3, [pc, #184]	; (8007314 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007262:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007266:	d107      	bne.n	8007278 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007268:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800726c:	4618      	mov	r0, r3
 800726e:	f000 fbc9 	bl	8007a04 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007272:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007274:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007276:	e0fa      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007278:	2300      	movs	r3, #0
 800727a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800727c:	e0f7      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800727e:	4b25      	ldr	r3, [pc, #148]	; (8007314 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007286:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800728a:	d107      	bne.n	800729c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800728c:	f107 0318 	add.w	r3, r7, #24
 8007290:	4618      	mov	r0, r3
 8007292:	f000 f90f 	bl	80074b4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8007296:	6a3b      	ldr	r3, [r7, #32]
 8007298:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800729a:	e0e8      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800729c:	2300      	movs	r3, #0
 800729e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80072a0:	e0e5      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 80072a2:	2300      	movs	r3, #0
 80072a4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80072a6:	e0e2      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80072ae:	f040 808f 	bne.w	80073d0 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 80072b2:	4b18      	ldr	r3, [pc, #96]	; (8007314 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80072b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072b6:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 80072ba:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 80072bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072be:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80072c2:	d075      	beq.n	80073b0 <HAL_RCCEx_GetPeriphCLKFreq+0x8cc>
 80072c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80072ca:	d87e      	bhi.n	80073ca <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 80072cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80072d2:	d060      	beq.n	8007396 <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
 80072d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80072da:	d876      	bhi.n	80073ca <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 80072dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072de:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80072e2:	d045      	beq.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>
 80072e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072e6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80072ea:	d86e      	bhi.n	80073ca <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 80072ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072ee:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80072f2:	d02b      	beq.n	800734c <HAL_RCCEx_GetPeriphCLKFreq+0x868>
 80072f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072f6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80072fa:	d866      	bhi.n	80073ca <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 80072fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d004      	beq.n	800730c <HAL_RCCEx_GetPeriphCLKFreq+0x828>
 8007302:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007304:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007308:	d00e      	beq.n	8007328 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 800730a:	e05e      	b.n	80073ca <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800730c:	f000 f8bc 	bl	8007488 <HAL_RCCEx_GetD3PCLK1Freq>
 8007310:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 8007312:	e0ac      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8007314:	58024400 	.word	0x58024400
 8007318:	03d09000 	.word	0x03d09000
 800731c:	003d0900 	.word	0x003d0900
 8007320:	007a1200 	.word	0x007a1200
 8007324:	00bb8000 	.word	0x00bb8000
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007328:	4b53      	ldr	r3, [pc, #332]	; (8007478 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007330:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007334:	d107      	bne.n	8007346 <HAL_RCCEx_GetPeriphCLKFreq+0x862>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007336:	f107 0318 	add.w	r3, r7, #24
 800733a:	4618      	mov	r0, r3
 800733c:	f000 f8ba 	bl	80074b4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007340:	69fb      	ldr	r3, [r7, #28]
 8007342:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007344:	e093      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007346:	2300      	movs	r3, #0
 8007348:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800734a:	e090      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800734c:	4b4a      	ldr	r3, [pc, #296]	; (8007478 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007354:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007358:	d107      	bne.n	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800735a:	f107 030c 	add.w	r3, r7, #12
 800735e:	4618      	mov	r0, r3
 8007360:	f000 f9fc 	bl	800775c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007364:	693b      	ldr	r3, [r7, #16]
 8007366:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007368:	e081      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800736a:	2300      	movs	r3, #0
 800736c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800736e:	e07e      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007370:	4b41      	ldr	r3, [pc, #260]	; (8007478 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	f003 0304 	and.w	r3, r3, #4
 8007378:	2b04      	cmp	r3, #4
 800737a:	d109      	bne.n	8007390 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
         {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800737c:	4b3e      	ldr	r3, [pc, #248]	; (8007478 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	08db      	lsrs	r3, r3, #3
 8007382:	f003 0303 	and.w	r3, r3, #3
 8007386:	4a3d      	ldr	r2, [pc, #244]	; (800747c <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 8007388:	fa22 f303 	lsr.w	r3, r2, r3
 800738c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800738e:	e06e      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007390:	2300      	movs	r3, #0
 8007392:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007394:	e06b      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8007396:	4b38      	ldr	r3, [pc, #224]	; (8007478 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800739e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80073a2:	d102      	bne.n	80073aa <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
         {
          frequency = CSI_VALUE;
 80073a4:	4b36      	ldr	r3, [pc, #216]	; (8007480 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 80073a6:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80073a8:	e061      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 80073aa:	2300      	movs	r3, #0
 80073ac:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80073ae:	e05e      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80073b0:	4b31      	ldr	r3, [pc, #196]	; (8007478 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80073b8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80073bc:	d102      	bne.n	80073c4 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
         {
          frequency = HSE_VALUE;
 80073be:	4b31      	ldr	r3, [pc, #196]	; (8007484 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 80073c0:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80073c2:	e054      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80073c4:	2300      	movs	r3, #0
 80073c6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80073c8:	e051      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          break;
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 80073ca:	2300      	movs	r3, #0
 80073cc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80073ce:	e04e      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80073d6:	d148      	bne.n	800746a <HAL_RCCEx_GetPeriphCLKFreq+0x986>
    {
      /* Get FDCAN clock source */
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 80073d8:	4b27      	ldr	r3, [pc, #156]	; (8007478 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80073da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073dc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80073e0:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 80073e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80073e8:	d02a      	beq.n	8007440 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 80073ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073ec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80073f0:	d838      	bhi.n	8007464 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 80073f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d004      	beq.n	8007402 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 80073f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073fa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80073fe:	d00d      	beq.n	800741c <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 8007400:	e030      	b.n	8007464 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
      {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007402:	4b1d      	ldr	r3, [pc, #116]	; (8007478 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800740a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800740e:	d102      	bne.n	8007416 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
         {
          frequency = HSE_VALUE;
 8007410:	4b1c      	ldr	r3, [pc, #112]	; (8007484 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8007412:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007414:	e02b      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007416:	2300      	movs	r3, #0
 8007418:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800741a:	e028      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800741c:	4b16      	ldr	r3, [pc, #88]	; (8007478 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007424:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007428:	d107      	bne.n	800743a <HAL_RCCEx_GetPeriphCLKFreq+0x956>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800742a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800742e:	4618      	mov	r0, r3
 8007430:	f000 fae8 	bl	8007a04 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007434:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007436:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007438:	e019      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800743a:	2300      	movs	r3, #0
 800743c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800743e:	e016      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007440:	4b0d      	ldr	r3, [pc, #52]	; (8007478 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007448:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800744c:	d107      	bne.n	800745e <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800744e:	f107 0318 	add.w	r3, r7, #24
 8007452:	4618      	mov	r0, r3
 8007454:	f000 f82e 	bl	80074b4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007458:	69fb      	ldr	r3, [r7, #28]
 800745a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800745c:	e007      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800745e:	2300      	movs	r3, #0
 8007460:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007462:	e004      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 8007464:	2300      	movs	r3, #0
 8007466:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007468:	e001      	b.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else
    {
      frequency = 0;
 800746a:	2300      	movs	r3, #0
 800746c:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 800746e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8007470:	4618      	mov	r0, r3
 8007472:	3740      	adds	r7, #64	; 0x40
 8007474:	46bd      	mov	sp, r7
 8007476:	bd80      	pop	{r7, pc}
 8007478:	58024400 	.word	0x58024400
 800747c:	03d09000 	.word	0x03d09000
 8007480:	003d0900 	.word	0x003d0900
 8007484:	007a1200 	.word	0x007a1200

08007488 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007488:	b580      	push	{r7, lr}
 800748a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800748c:	f7fe fb8e 	bl	8005bac <HAL_RCC_GetHCLKFreq>
 8007490:	4602      	mov	r2, r0
 8007492:	4b06      	ldr	r3, [pc, #24]	; (80074ac <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8007494:	6a1b      	ldr	r3, [r3, #32]
 8007496:	091b      	lsrs	r3, r3, #4
 8007498:	f003 0307 	and.w	r3, r3, #7
 800749c:	4904      	ldr	r1, [pc, #16]	; (80074b0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800749e:	5ccb      	ldrb	r3, [r1, r3]
 80074a0:	f003 031f 	and.w	r3, r3, #31
 80074a4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80074a8:	4618      	mov	r0, r3
 80074aa:	bd80      	pop	{r7, pc}
 80074ac:	58024400 	.word	0x58024400
 80074b0:	0800cf58 	.word	0x0800cf58

080074b4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 80074b4:	b480      	push	{r7}
 80074b6:	b089      	sub	sp, #36	; 0x24
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80074bc:	4ba1      	ldr	r3, [pc, #644]	; (8007744 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80074be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074c0:	f003 0303 	and.w	r3, r3, #3
 80074c4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 80074c6:	4b9f      	ldr	r3, [pc, #636]	; (8007744 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80074c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074ca:	0b1b      	lsrs	r3, r3, #12
 80074cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80074d0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80074d2:	4b9c      	ldr	r3, [pc, #624]	; (8007744 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80074d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074d6:	091b      	lsrs	r3, r3, #4
 80074d8:	f003 0301 	and.w	r3, r3, #1
 80074dc:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80074de:	4b99      	ldr	r3, [pc, #612]	; (8007744 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80074e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80074e2:	08db      	lsrs	r3, r3, #3
 80074e4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80074e8:	693a      	ldr	r2, [r7, #16]
 80074ea:	fb02 f303 	mul.w	r3, r2, r3
 80074ee:	ee07 3a90 	vmov	s15, r3
 80074f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80074f6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80074fa:	697b      	ldr	r3, [r7, #20]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	f000 8111 	beq.w	8007724 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8007502:	69bb      	ldr	r3, [r7, #24]
 8007504:	2b02      	cmp	r3, #2
 8007506:	f000 8083 	beq.w	8007610 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800750a:	69bb      	ldr	r3, [r7, #24]
 800750c:	2b02      	cmp	r3, #2
 800750e:	f200 80a1 	bhi.w	8007654 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8007512:	69bb      	ldr	r3, [r7, #24]
 8007514:	2b00      	cmp	r3, #0
 8007516:	d003      	beq.n	8007520 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8007518:	69bb      	ldr	r3, [r7, #24]
 800751a:	2b01      	cmp	r3, #1
 800751c:	d056      	beq.n	80075cc <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800751e:	e099      	b.n	8007654 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007520:	4b88      	ldr	r3, [pc, #544]	; (8007744 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	f003 0320 	and.w	r3, r3, #32
 8007528:	2b00      	cmp	r3, #0
 800752a:	d02d      	beq.n	8007588 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800752c:	4b85      	ldr	r3, [pc, #532]	; (8007744 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	08db      	lsrs	r3, r3, #3
 8007532:	f003 0303 	and.w	r3, r3, #3
 8007536:	4a84      	ldr	r2, [pc, #528]	; (8007748 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8007538:	fa22 f303 	lsr.w	r3, r2, r3
 800753c:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800753e:	68bb      	ldr	r3, [r7, #8]
 8007540:	ee07 3a90 	vmov	s15, r3
 8007544:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007548:	697b      	ldr	r3, [r7, #20]
 800754a:	ee07 3a90 	vmov	s15, r3
 800754e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007552:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007556:	4b7b      	ldr	r3, [pc, #492]	; (8007744 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007558:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800755a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800755e:	ee07 3a90 	vmov	s15, r3
 8007562:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007566:	ed97 6a03 	vldr	s12, [r7, #12]
 800756a:	eddf 5a78 	vldr	s11, [pc, #480]	; 800774c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800756e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007572:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007576:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800757a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800757e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007582:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8007586:	e087      	b.n	8007698 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007588:	697b      	ldr	r3, [r7, #20]
 800758a:	ee07 3a90 	vmov	s15, r3
 800758e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007592:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8007750 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8007596:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800759a:	4b6a      	ldr	r3, [pc, #424]	; (8007744 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800759c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800759e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80075a2:	ee07 3a90 	vmov	s15, r3
 80075a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80075aa:	ed97 6a03 	vldr	s12, [r7, #12]
 80075ae:	eddf 5a67 	vldr	s11, [pc, #412]	; 800774c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80075b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80075b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80075ba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80075be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80075c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80075c6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80075ca:	e065      	b.n	8007698 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80075cc:	697b      	ldr	r3, [r7, #20]
 80075ce:	ee07 3a90 	vmov	s15, r3
 80075d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075d6:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8007754 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80075da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80075de:	4b59      	ldr	r3, [pc, #356]	; (8007744 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80075e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80075e6:	ee07 3a90 	vmov	s15, r3
 80075ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80075ee:	ed97 6a03 	vldr	s12, [r7, #12]
 80075f2:	eddf 5a56 	vldr	s11, [pc, #344]	; 800774c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80075f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80075fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80075fe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007602:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007606:	ee67 7a27 	vmul.f32	s15, s14, s15
 800760a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800760e:	e043      	b.n	8007698 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007610:	697b      	ldr	r3, [r7, #20]
 8007612:	ee07 3a90 	vmov	s15, r3
 8007616:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800761a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8007758 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800761e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007622:	4b48      	ldr	r3, [pc, #288]	; (8007744 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007624:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007626:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800762a:	ee07 3a90 	vmov	s15, r3
 800762e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007632:	ed97 6a03 	vldr	s12, [r7, #12]
 8007636:	eddf 5a45 	vldr	s11, [pc, #276]	; 800774c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800763a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800763e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007642:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007646:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800764a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800764e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007652:	e021      	b.n	8007698 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007654:	697b      	ldr	r3, [r7, #20]
 8007656:	ee07 3a90 	vmov	s15, r3
 800765a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800765e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8007754 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007662:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007666:	4b37      	ldr	r3, [pc, #220]	; (8007744 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007668:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800766a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800766e:	ee07 3a90 	vmov	s15, r3
 8007672:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007676:	ed97 6a03 	vldr	s12, [r7, #12]
 800767a:	eddf 5a34 	vldr	s11, [pc, #208]	; 800774c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800767e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007682:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007686:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800768a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800768e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007692:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007696:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8007698:	4b2a      	ldr	r3, [pc, #168]	; (8007744 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800769a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800769c:	0a5b      	lsrs	r3, r3, #9
 800769e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80076a2:	ee07 3a90 	vmov	s15, r3
 80076a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80076aa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80076ae:	ee37 7a87 	vadd.f32	s14, s15, s14
 80076b2:	edd7 6a07 	vldr	s13, [r7, #28]
 80076b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80076ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80076be:	ee17 2a90 	vmov	r2, s15
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 80076c6:	4b1f      	ldr	r3, [pc, #124]	; (8007744 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80076c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076ca:	0c1b      	lsrs	r3, r3, #16
 80076cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80076d0:	ee07 3a90 	vmov	s15, r3
 80076d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80076d8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80076dc:	ee37 7a87 	vadd.f32	s14, s15, s14
 80076e0:	edd7 6a07 	vldr	s13, [r7, #28]
 80076e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80076e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80076ec:	ee17 2a90 	vmov	r2, s15
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 80076f4:	4b13      	ldr	r3, [pc, #76]	; (8007744 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80076f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076f8:	0e1b      	lsrs	r3, r3, #24
 80076fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80076fe:	ee07 3a90 	vmov	s15, r3
 8007702:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007706:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800770a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800770e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007712:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007716:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800771a:	ee17 2a90 	vmov	r2, s15
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007722:	e008      	b.n	8007736 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2200      	movs	r2, #0
 8007728:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	2200      	movs	r2, #0
 800772e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	2200      	movs	r2, #0
 8007734:	609a      	str	r2, [r3, #8]
}
 8007736:	bf00      	nop
 8007738:	3724      	adds	r7, #36	; 0x24
 800773a:	46bd      	mov	sp, r7
 800773c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007740:	4770      	bx	lr
 8007742:	bf00      	nop
 8007744:	58024400 	.word	0x58024400
 8007748:	03d09000 	.word	0x03d09000
 800774c:	46000000 	.word	0x46000000
 8007750:	4c742400 	.word	0x4c742400
 8007754:	4a742400 	.word	0x4a742400
 8007758:	4af42400 	.word	0x4af42400

0800775c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 800775c:	b480      	push	{r7}
 800775e:	b089      	sub	sp, #36	; 0x24
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007764:	4ba1      	ldr	r3, [pc, #644]	; (80079ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007766:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007768:	f003 0303 	and.w	r3, r3, #3
 800776c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800776e:	4b9f      	ldr	r3, [pc, #636]	; (80079ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007770:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007772:	0d1b      	lsrs	r3, r3, #20
 8007774:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007778:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800777a:	4b9c      	ldr	r3, [pc, #624]	; (80079ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800777c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800777e:	0a1b      	lsrs	r3, r3, #8
 8007780:	f003 0301 	and.w	r3, r3, #1
 8007784:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8007786:	4b99      	ldr	r3, [pc, #612]	; (80079ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007788:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800778a:	08db      	lsrs	r3, r3, #3
 800778c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007790:	693a      	ldr	r2, [r7, #16]
 8007792:	fb02 f303 	mul.w	r3, r2, r3
 8007796:	ee07 3a90 	vmov	s15, r3
 800779a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800779e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80077a2:	697b      	ldr	r3, [r7, #20]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	f000 8111 	beq.w	80079cc <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80077aa:	69bb      	ldr	r3, [r7, #24]
 80077ac:	2b02      	cmp	r3, #2
 80077ae:	f000 8083 	beq.w	80078b8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80077b2:	69bb      	ldr	r3, [r7, #24]
 80077b4:	2b02      	cmp	r3, #2
 80077b6:	f200 80a1 	bhi.w	80078fc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80077ba:	69bb      	ldr	r3, [r7, #24]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d003      	beq.n	80077c8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80077c0:	69bb      	ldr	r3, [r7, #24]
 80077c2:	2b01      	cmp	r3, #1
 80077c4:	d056      	beq.n	8007874 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80077c6:	e099      	b.n	80078fc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80077c8:	4b88      	ldr	r3, [pc, #544]	; (80079ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	f003 0320 	and.w	r3, r3, #32
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d02d      	beq.n	8007830 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80077d4:	4b85      	ldr	r3, [pc, #532]	; (80079ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	08db      	lsrs	r3, r3, #3
 80077da:	f003 0303 	and.w	r3, r3, #3
 80077de:	4a84      	ldr	r2, [pc, #528]	; (80079f0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80077e0:	fa22 f303 	lsr.w	r3, r2, r3
 80077e4:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80077e6:	68bb      	ldr	r3, [r7, #8]
 80077e8:	ee07 3a90 	vmov	s15, r3
 80077ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80077f0:	697b      	ldr	r3, [r7, #20]
 80077f2:	ee07 3a90 	vmov	s15, r3
 80077f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80077fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80077fe:	4b7b      	ldr	r3, [pc, #492]	; (80079ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007802:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007806:	ee07 3a90 	vmov	s15, r3
 800780a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800780e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007812:	eddf 5a78 	vldr	s11, [pc, #480]	; 80079f4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007816:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800781a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800781e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007822:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007826:	ee67 7a27 	vmul.f32	s15, s14, s15
 800782a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800782e:	e087      	b.n	8007940 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007830:	697b      	ldr	r3, [r7, #20]
 8007832:	ee07 3a90 	vmov	s15, r3
 8007836:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800783a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80079f8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800783e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007842:	4b6a      	ldr	r3, [pc, #424]	; (80079ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007846:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800784a:	ee07 3a90 	vmov	s15, r3
 800784e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007852:	ed97 6a03 	vldr	s12, [r7, #12]
 8007856:	eddf 5a67 	vldr	s11, [pc, #412]	; 80079f4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800785a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800785e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007862:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007866:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800786a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800786e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007872:	e065      	b.n	8007940 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007874:	697b      	ldr	r3, [r7, #20]
 8007876:	ee07 3a90 	vmov	s15, r3
 800787a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800787e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80079fc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007882:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007886:	4b59      	ldr	r3, [pc, #356]	; (80079ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800788a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800788e:	ee07 3a90 	vmov	s15, r3
 8007892:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007896:	ed97 6a03 	vldr	s12, [r7, #12]
 800789a:	eddf 5a56 	vldr	s11, [pc, #344]	; 80079f4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800789e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80078a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80078a6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80078aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80078ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80078b2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80078b6:	e043      	b.n	8007940 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80078b8:	697b      	ldr	r3, [r7, #20]
 80078ba:	ee07 3a90 	vmov	s15, r3
 80078be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078c2:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8007a00 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80078c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80078ca:	4b48      	ldr	r3, [pc, #288]	; (80079ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80078cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80078d2:	ee07 3a90 	vmov	s15, r3
 80078d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80078da:	ed97 6a03 	vldr	s12, [r7, #12]
 80078de:	eddf 5a45 	vldr	s11, [pc, #276]	; 80079f4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80078e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80078e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80078ea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80078ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80078f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80078f6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80078fa:	e021      	b.n	8007940 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80078fc:	697b      	ldr	r3, [r7, #20]
 80078fe:	ee07 3a90 	vmov	s15, r3
 8007902:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007906:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80079fc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800790a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800790e:	4b37      	ldr	r3, [pc, #220]	; (80079ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007912:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007916:	ee07 3a90 	vmov	s15, r3
 800791a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800791e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007922:	eddf 5a34 	vldr	s11, [pc, #208]	; 80079f4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007926:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800792a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800792e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007932:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007936:	ee67 7a27 	vmul.f32	s15, s14, s15
 800793a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800793e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8007940:	4b2a      	ldr	r3, [pc, #168]	; (80079ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007942:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007944:	0a5b      	lsrs	r3, r3, #9
 8007946:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800794a:	ee07 3a90 	vmov	s15, r3
 800794e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007952:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007956:	ee37 7a87 	vadd.f32	s14, s15, s14
 800795a:	edd7 6a07 	vldr	s13, [r7, #28]
 800795e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007962:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007966:	ee17 2a90 	vmov	r2, s15
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 800796e:	4b1f      	ldr	r3, [pc, #124]	; (80079ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007972:	0c1b      	lsrs	r3, r3, #16
 8007974:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007978:	ee07 3a90 	vmov	s15, r3
 800797c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007980:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007984:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007988:	edd7 6a07 	vldr	s13, [r7, #28]
 800798c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007990:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007994:	ee17 2a90 	vmov	r2, s15
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 800799c:	4b13      	ldr	r3, [pc, #76]	; (80079ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800799e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079a0:	0e1b      	lsrs	r3, r3, #24
 80079a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80079a6:	ee07 3a90 	vmov	s15, r3
 80079aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079ae:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80079b2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80079b6:	edd7 6a07 	vldr	s13, [r7, #28]
 80079ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80079be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80079c2:	ee17 2a90 	vmov	r2, s15
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80079ca:	e008      	b.n	80079de <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	2200      	movs	r2, #0
 80079d0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	2200      	movs	r2, #0
 80079d6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2200      	movs	r2, #0
 80079dc:	609a      	str	r2, [r3, #8]
}
 80079de:	bf00      	nop
 80079e0:	3724      	adds	r7, #36	; 0x24
 80079e2:	46bd      	mov	sp, r7
 80079e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e8:	4770      	bx	lr
 80079ea:	bf00      	nop
 80079ec:	58024400 	.word	0x58024400
 80079f0:	03d09000 	.word	0x03d09000
 80079f4:	46000000 	.word	0x46000000
 80079f8:	4c742400 	.word	0x4c742400
 80079fc:	4a742400 	.word	0x4a742400
 8007a00:	4af42400 	.word	0x4af42400

08007a04 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 8007a04:	b480      	push	{r7}
 8007a06:	b089      	sub	sp, #36	; 0x24
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007a0c:	4ba0      	ldr	r3, [pc, #640]	; (8007c90 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007a0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a10:	f003 0303 	and.w	r3, r3, #3
 8007a14:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 8007a16:	4b9e      	ldr	r3, [pc, #632]	; (8007c90 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007a18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a1a:	091b      	lsrs	r3, r3, #4
 8007a1c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007a20:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8007a22:	4b9b      	ldr	r3, [pc, #620]	; (8007c90 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007a24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a26:	f003 0301 	and.w	r3, r3, #1
 8007a2a:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007a2c:	4b98      	ldr	r3, [pc, #608]	; (8007c90 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007a2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a30:	08db      	lsrs	r3, r3, #3
 8007a32:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007a36:	693a      	ldr	r2, [r7, #16]
 8007a38:	fb02 f303 	mul.w	r3, r2, r3
 8007a3c:	ee07 3a90 	vmov	s15, r3
 8007a40:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a44:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8007a48:	697b      	ldr	r3, [r7, #20]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	f000 8111 	beq.w	8007c72 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8007a50:	69bb      	ldr	r3, [r7, #24]
 8007a52:	2b02      	cmp	r3, #2
 8007a54:	f000 8083 	beq.w	8007b5e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8007a58:	69bb      	ldr	r3, [r7, #24]
 8007a5a:	2b02      	cmp	r3, #2
 8007a5c:	f200 80a1 	bhi.w	8007ba2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8007a60:	69bb      	ldr	r3, [r7, #24]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d003      	beq.n	8007a6e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8007a66:	69bb      	ldr	r3, [r7, #24]
 8007a68:	2b01      	cmp	r3, #1
 8007a6a:	d056      	beq.n	8007b1a <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8007a6c:	e099      	b.n	8007ba2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007a6e:	4b88      	ldr	r3, [pc, #544]	; (8007c90 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	f003 0320 	and.w	r3, r3, #32
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d02d      	beq.n	8007ad6 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007a7a:	4b85      	ldr	r3, [pc, #532]	; (8007c90 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	08db      	lsrs	r3, r3, #3
 8007a80:	f003 0303 	and.w	r3, r3, #3
 8007a84:	4a83      	ldr	r2, [pc, #524]	; (8007c94 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8007a86:	fa22 f303 	lsr.w	r3, r2, r3
 8007a8a:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007a8c:	68bb      	ldr	r3, [r7, #8]
 8007a8e:	ee07 3a90 	vmov	s15, r3
 8007a92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a96:	697b      	ldr	r3, [r7, #20]
 8007a98:	ee07 3a90 	vmov	s15, r3
 8007a9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007aa0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007aa4:	4b7a      	ldr	r3, [pc, #488]	; (8007c90 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007aa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007aa8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007aac:	ee07 3a90 	vmov	s15, r3
 8007ab0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ab4:	ed97 6a03 	vldr	s12, [r7, #12]
 8007ab8:	eddf 5a77 	vldr	s11, [pc, #476]	; 8007c98 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007abc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ac0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ac4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007ac8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007acc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ad0:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8007ad4:	e087      	b.n	8007be6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007ad6:	697b      	ldr	r3, [r7, #20]
 8007ad8:	ee07 3a90 	vmov	s15, r3
 8007adc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ae0:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8007c9c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8007ae4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007ae8:	4b69      	ldr	r3, [pc, #420]	; (8007c90 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007aea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007aec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007af0:	ee07 3a90 	vmov	s15, r3
 8007af4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007af8:	ed97 6a03 	vldr	s12, [r7, #12]
 8007afc:	eddf 5a66 	vldr	s11, [pc, #408]	; 8007c98 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007b00:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007b04:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007b08:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007b0c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007b10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b14:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007b18:	e065      	b.n	8007be6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007b1a:	697b      	ldr	r3, [r7, #20]
 8007b1c:	ee07 3a90 	vmov	s15, r3
 8007b20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b24:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8007ca0 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8007b28:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b2c:	4b58      	ldr	r3, [pc, #352]	; (8007c90 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007b2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b30:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b34:	ee07 3a90 	vmov	s15, r3
 8007b38:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b3c:	ed97 6a03 	vldr	s12, [r7, #12]
 8007b40:	eddf 5a55 	vldr	s11, [pc, #340]	; 8007c98 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007b44:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007b48:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007b4c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007b50:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007b54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b58:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007b5c:	e043      	b.n	8007be6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007b5e:	697b      	ldr	r3, [r7, #20]
 8007b60:	ee07 3a90 	vmov	s15, r3
 8007b64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b68:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8007ca4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8007b6c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b70:	4b47      	ldr	r3, [pc, #284]	; (8007c90 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007b72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b78:	ee07 3a90 	vmov	s15, r3
 8007b7c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b80:	ed97 6a03 	vldr	s12, [r7, #12]
 8007b84:	eddf 5a44 	vldr	s11, [pc, #272]	; 8007c98 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007b88:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007b8c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007b90:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007b94:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007b98:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b9c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007ba0:	e021      	b.n	8007be6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    default:
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007ba2:	697b      	ldr	r3, [r7, #20]
 8007ba4:	ee07 3a90 	vmov	s15, r3
 8007ba8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bac:	eddf 6a3b 	vldr	s13, [pc, #236]	; 8007c9c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8007bb0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007bb4:	4b36      	ldr	r3, [pc, #216]	; (8007c90 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007bb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bb8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007bbc:	ee07 3a90 	vmov	s15, r3
 8007bc0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007bc4:	ed97 6a03 	vldr	s12, [r7, #12]
 8007bc8:	eddf 5a33 	vldr	s11, [pc, #204]	; 8007c98 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007bcc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007bd0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007bd4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007bd8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007bdc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007be0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007be4:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 8007be6:	4b2a      	ldr	r3, [pc, #168]	; (8007c90 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bea:	0a5b      	lsrs	r3, r3, #9
 8007bec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007bf0:	ee07 3a90 	vmov	s15, r3
 8007bf4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bf8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007bfc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007c00:	edd7 6a07 	vldr	s13, [r7, #28]
 8007c04:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007c08:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007c0c:	ee17 2a90 	vmov	r2, s15
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 8007c14:	4b1e      	ldr	r3, [pc, #120]	; (8007c90 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007c16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c18:	0c1b      	lsrs	r3, r3, #16
 8007c1a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007c1e:	ee07 3a90 	vmov	s15, r3
 8007c22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c26:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007c2a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007c2e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007c32:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007c36:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007c3a:	ee17 2a90 	vmov	r2, s15
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 8007c42:	4b13      	ldr	r3, [pc, #76]	; (8007c90 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c46:	0e1b      	lsrs	r3, r3, #24
 8007c48:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007c4c:	ee07 3a90 	vmov	s15, r3
 8007c50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c54:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007c58:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007c5c:	edd7 6a07 	vldr	s13, [r7, #28]
 8007c60:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007c64:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007c68:	ee17 2a90 	vmov	r2, s15
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8007c70:	e008      	b.n	8007c84 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	2200      	movs	r2, #0
 8007c76:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	2200      	movs	r2, #0
 8007c7c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	2200      	movs	r2, #0
 8007c82:	609a      	str	r2, [r3, #8]
}
 8007c84:	bf00      	nop
 8007c86:	3724      	adds	r7, #36	; 0x24
 8007c88:	46bd      	mov	sp, r7
 8007c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c8e:	4770      	bx	lr
 8007c90:	58024400 	.word	0x58024400
 8007c94:	03d09000 	.word	0x03d09000
 8007c98:	46000000 	.word	0x46000000
 8007c9c:	4c742400 	.word	0x4c742400
 8007ca0:	4a742400 	.word	0x4a742400
 8007ca4:	4af42400 	.word	0x4af42400

08007ca8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	b084      	sub	sp, #16
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
 8007cb0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007cb2:	2300      	movs	r3, #0
 8007cb4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007cb6:	4b53      	ldr	r3, [pc, #332]	; (8007e04 <RCCEx_PLL2_Config+0x15c>)
 8007cb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cba:	f003 0303 	and.w	r3, r3, #3
 8007cbe:	2b03      	cmp	r3, #3
 8007cc0:	d101      	bne.n	8007cc6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8007cc2:	2301      	movs	r3, #1
 8007cc4:	e099      	b.n	8007dfa <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8007cc6:	4b4f      	ldr	r3, [pc, #316]	; (8007e04 <RCCEx_PLL2_Config+0x15c>)
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	4a4e      	ldr	r2, [pc, #312]	; (8007e04 <RCCEx_PLL2_Config+0x15c>)
 8007ccc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007cd0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007cd2:	f7f9 fd77 	bl	80017c4 <HAL_GetTick>
 8007cd6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007cd8:	e008      	b.n	8007cec <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8007cda:	f7f9 fd73 	bl	80017c4 <HAL_GetTick>
 8007cde:	4602      	mov	r2, r0
 8007ce0:	68bb      	ldr	r3, [r7, #8]
 8007ce2:	1ad3      	subs	r3, r2, r3
 8007ce4:	2b02      	cmp	r3, #2
 8007ce6:	d901      	bls.n	8007cec <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007ce8:	2303      	movs	r3, #3
 8007cea:	e086      	b.n	8007dfa <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007cec:	4b45      	ldr	r3, [pc, #276]	; (8007e04 <RCCEx_PLL2_Config+0x15c>)
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d1f0      	bne.n	8007cda <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007cf8:	4b42      	ldr	r3, [pc, #264]	; (8007e04 <RCCEx_PLL2_Config+0x15c>)
 8007cfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cfc:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	031b      	lsls	r3, r3, #12
 8007d06:	493f      	ldr	r1, [pc, #252]	; (8007e04 <RCCEx_PLL2_Config+0x15c>)
 8007d08:	4313      	orrs	r3, r2
 8007d0a:	628b      	str	r3, [r1, #40]	; 0x28
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	685b      	ldr	r3, [r3, #4]
 8007d10:	3b01      	subs	r3, #1
 8007d12:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	689b      	ldr	r3, [r3, #8]
 8007d1a:	3b01      	subs	r3, #1
 8007d1c:	025b      	lsls	r3, r3, #9
 8007d1e:	b29b      	uxth	r3, r3
 8007d20:	431a      	orrs	r2, r3
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	68db      	ldr	r3, [r3, #12]
 8007d26:	3b01      	subs	r3, #1
 8007d28:	041b      	lsls	r3, r3, #16
 8007d2a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8007d2e:	431a      	orrs	r2, r3
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	691b      	ldr	r3, [r3, #16]
 8007d34:	3b01      	subs	r3, #1
 8007d36:	061b      	lsls	r3, r3, #24
 8007d38:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8007d3c:	4931      	ldr	r1, [pc, #196]	; (8007e04 <RCCEx_PLL2_Config+0x15c>)
 8007d3e:	4313      	orrs	r3, r2
 8007d40:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8007d42:	4b30      	ldr	r3, [pc, #192]	; (8007e04 <RCCEx_PLL2_Config+0x15c>)
 8007d44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d46:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	695b      	ldr	r3, [r3, #20]
 8007d4e:	492d      	ldr	r1, [pc, #180]	; (8007e04 <RCCEx_PLL2_Config+0x15c>)
 8007d50:	4313      	orrs	r3, r2
 8007d52:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8007d54:	4b2b      	ldr	r3, [pc, #172]	; (8007e04 <RCCEx_PLL2_Config+0x15c>)
 8007d56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d58:	f023 0220 	bic.w	r2, r3, #32
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	699b      	ldr	r3, [r3, #24]
 8007d60:	4928      	ldr	r1, [pc, #160]	; (8007e04 <RCCEx_PLL2_Config+0x15c>)
 8007d62:	4313      	orrs	r3, r2
 8007d64:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8007d66:	4b27      	ldr	r3, [pc, #156]	; (8007e04 <RCCEx_PLL2_Config+0x15c>)
 8007d68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d6a:	4a26      	ldr	r2, [pc, #152]	; (8007e04 <RCCEx_PLL2_Config+0x15c>)
 8007d6c:	f023 0310 	bic.w	r3, r3, #16
 8007d70:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007d72:	4b24      	ldr	r3, [pc, #144]	; (8007e04 <RCCEx_PLL2_Config+0x15c>)
 8007d74:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007d76:	4b24      	ldr	r3, [pc, #144]	; (8007e08 <RCCEx_PLL2_Config+0x160>)
 8007d78:	4013      	ands	r3, r2
 8007d7a:	687a      	ldr	r2, [r7, #4]
 8007d7c:	69d2      	ldr	r2, [r2, #28]
 8007d7e:	00d2      	lsls	r2, r2, #3
 8007d80:	4920      	ldr	r1, [pc, #128]	; (8007e04 <RCCEx_PLL2_Config+0x15c>)
 8007d82:	4313      	orrs	r3, r2
 8007d84:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8007d86:	4b1f      	ldr	r3, [pc, #124]	; (8007e04 <RCCEx_PLL2_Config+0x15c>)
 8007d88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d8a:	4a1e      	ldr	r2, [pc, #120]	; (8007e04 <RCCEx_PLL2_Config+0x15c>)
 8007d8c:	f043 0310 	orr.w	r3, r3, #16
 8007d90:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8007d92:	683b      	ldr	r3, [r7, #0]
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d106      	bne.n	8007da6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007d98:	4b1a      	ldr	r3, [pc, #104]	; (8007e04 <RCCEx_PLL2_Config+0x15c>)
 8007d9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d9c:	4a19      	ldr	r2, [pc, #100]	; (8007e04 <RCCEx_PLL2_Config+0x15c>)
 8007d9e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007da2:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007da4:	e00f      	b.n	8007dc6 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8007da6:	683b      	ldr	r3, [r7, #0]
 8007da8:	2b01      	cmp	r3, #1
 8007daa:	d106      	bne.n	8007dba <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007dac:	4b15      	ldr	r3, [pc, #84]	; (8007e04 <RCCEx_PLL2_Config+0x15c>)
 8007dae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007db0:	4a14      	ldr	r2, [pc, #80]	; (8007e04 <RCCEx_PLL2_Config+0x15c>)
 8007db2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007db6:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007db8:	e005      	b.n	8007dc6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8007dba:	4b12      	ldr	r3, [pc, #72]	; (8007e04 <RCCEx_PLL2_Config+0x15c>)
 8007dbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dbe:	4a11      	ldr	r2, [pc, #68]	; (8007e04 <RCCEx_PLL2_Config+0x15c>)
 8007dc0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007dc4:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8007dc6:	4b0f      	ldr	r3, [pc, #60]	; (8007e04 <RCCEx_PLL2_Config+0x15c>)
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	4a0e      	ldr	r2, [pc, #56]	; (8007e04 <RCCEx_PLL2_Config+0x15c>)
 8007dcc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007dd0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007dd2:	f7f9 fcf7 	bl	80017c4 <HAL_GetTick>
 8007dd6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007dd8:	e008      	b.n	8007dec <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8007dda:	f7f9 fcf3 	bl	80017c4 <HAL_GetTick>
 8007dde:	4602      	mov	r2, r0
 8007de0:	68bb      	ldr	r3, [r7, #8]
 8007de2:	1ad3      	subs	r3, r2, r3
 8007de4:	2b02      	cmp	r3, #2
 8007de6:	d901      	bls.n	8007dec <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007de8:	2303      	movs	r3, #3
 8007dea:	e006      	b.n	8007dfa <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007dec:	4b05      	ldr	r3, [pc, #20]	; (8007e04 <RCCEx_PLL2_Config+0x15c>)
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d0f0      	beq.n	8007dda <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007df8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dfa:	4618      	mov	r0, r3
 8007dfc:	3710      	adds	r7, #16
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	bd80      	pop	{r7, pc}
 8007e02:	bf00      	nop
 8007e04:	58024400 	.word	0x58024400
 8007e08:	ffff0007 	.word	0xffff0007

08007e0c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8007e0c:	b580      	push	{r7, lr}
 8007e0e:	b084      	sub	sp, #16
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	6078      	str	r0, [r7, #4]
 8007e14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007e16:	2300      	movs	r3, #0
 8007e18:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007e1a:	4b53      	ldr	r3, [pc, #332]	; (8007f68 <RCCEx_PLL3_Config+0x15c>)
 8007e1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e1e:	f003 0303 	and.w	r3, r3, #3
 8007e22:	2b03      	cmp	r3, #3
 8007e24:	d101      	bne.n	8007e2a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8007e26:	2301      	movs	r3, #1
 8007e28:	e099      	b.n	8007f5e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8007e2a:	4b4f      	ldr	r3, [pc, #316]	; (8007f68 <RCCEx_PLL3_Config+0x15c>)
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	4a4e      	ldr	r2, [pc, #312]	; (8007f68 <RCCEx_PLL3_Config+0x15c>)
 8007e30:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007e34:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007e36:	f7f9 fcc5 	bl	80017c4 <HAL_GetTick>
 8007e3a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007e3c:	e008      	b.n	8007e50 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8007e3e:	f7f9 fcc1 	bl	80017c4 <HAL_GetTick>
 8007e42:	4602      	mov	r2, r0
 8007e44:	68bb      	ldr	r3, [r7, #8]
 8007e46:	1ad3      	subs	r3, r2, r3
 8007e48:	2b02      	cmp	r3, #2
 8007e4a:	d901      	bls.n	8007e50 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007e4c:	2303      	movs	r3, #3
 8007e4e:	e086      	b.n	8007f5e <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007e50:	4b45      	ldr	r3, [pc, #276]	; (8007f68 <RCCEx_PLL3_Config+0x15c>)
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d1f0      	bne.n	8007e3e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007e5c:	4b42      	ldr	r3, [pc, #264]	; (8007f68 <RCCEx_PLL3_Config+0x15c>)
 8007e5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e60:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	051b      	lsls	r3, r3, #20
 8007e6a:	493f      	ldr	r1, [pc, #252]	; (8007f68 <RCCEx_PLL3_Config+0x15c>)
 8007e6c:	4313      	orrs	r3, r2
 8007e6e:	628b      	str	r3, [r1, #40]	; 0x28
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	685b      	ldr	r3, [r3, #4]
 8007e74:	3b01      	subs	r3, #1
 8007e76:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	689b      	ldr	r3, [r3, #8]
 8007e7e:	3b01      	subs	r3, #1
 8007e80:	025b      	lsls	r3, r3, #9
 8007e82:	b29b      	uxth	r3, r3
 8007e84:	431a      	orrs	r2, r3
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	68db      	ldr	r3, [r3, #12]
 8007e8a:	3b01      	subs	r3, #1
 8007e8c:	041b      	lsls	r3, r3, #16
 8007e8e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8007e92:	431a      	orrs	r2, r3
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	691b      	ldr	r3, [r3, #16]
 8007e98:	3b01      	subs	r3, #1
 8007e9a:	061b      	lsls	r3, r3, #24
 8007e9c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8007ea0:	4931      	ldr	r1, [pc, #196]	; (8007f68 <RCCEx_PLL3_Config+0x15c>)
 8007ea2:	4313      	orrs	r3, r2
 8007ea4:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8007ea6:	4b30      	ldr	r3, [pc, #192]	; (8007f68 <RCCEx_PLL3_Config+0x15c>)
 8007ea8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007eaa:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	695b      	ldr	r3, [r3, #20]
 8007eb2:	492d      	ldr	r1, [pc, #180]	; (8007f68 <RCCEx_PLL3_Config+0x15c>)
 8007eb4:	4313      	orrs	r3, r2
 8007eb6:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8007eb8:	4b2b      	ldr	r3, [pc, #172]	; (8007f68 <RCCEx_PLL3_Config+0x15c>)
 8007eba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ebc:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	699b      	ldr	r3, [r3, #24]
 8007ec4:	4928      	ldr	r1, [pc, #160]	; (8007f68 <RCCEx_PLL3_Config+0x15c>)
 8007ec6:	4313      	orrs	r3, r2
 8007ec8:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8007eca:	4b27      	ldr	r3, [pc, #156]	; (8007f68 <RCCEx_PLL3_Config+0x15c>)
 8007ecc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ece:	4a26      	ldr	r2, [pc, #152]	; (8007f68 <RCCEx_PLL3_Config+0x15c>)
 8007ed0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007ed4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8007ed6:	4b24      	ldr	r3, [pc, #144]	; (8007f68 <RCCEx_PLL3_Config+0x15c>)
 8007ed8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007eda:	4b24      	ldr	r3, [pc, #144]	; (8007f6c <RCCEx_PLL3_Config+0x160>)
 8007edc:	4013      	ands	r3, r2
 8007ede:	687a      	ldr	r2, [r7, #4]
 8007ee0:	69d2      	ldr	r2, [r2, #28]
 8007ee2:	00d2      	lsls	r2, r2, #3
 8007ee4:	4920      	ldr	r1, [pc, #128]	; (8007f68 <RCCEx_PLL3_Config+0x15c>)
 8007ee6:	4313      	orrs	r3, r2
 8007ee8:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8007eea:	4b1f      	ldr	r3, [pc, #124]	; (8007f68 <RCCEx_PLL3_Config+0x15c>)
 8007eec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007eee:	4a1e      	ldr	r2, [pc, #120]	; (8007f68 <RCCEx_PLL3_Config+0x15c>)
 8007ef0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007ef4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8007ef6:	683b      	ldr	r3, [r7, #0]
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d106      	bne.n	8007f0a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8007efc:	4b1a      	ldr	r3, [pc, #104]	; (8007f68 <RCCEx_PLL3_Config+0x15c>)
 8007efe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f00:	4a19      	ldr	r2, [pc, #100]	; (8007f68 <RCCEx_PLL3_Config+0x15c>)
 8007f02:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8007f06:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007f08:	e00f      	b.n	8007f2a <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8007f0a:	683b      	ldr	r3, [r7, #0]
 8007f0c:	2b01      	cmp	r3, #1
 8007f0e:	d106      	bne.n	8007f1e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8007f10:	4b15      	ldr	r3, [pc, #84]	; (8007f68 <RCCEx_PLL3_Config+0x15c>)
 8007f12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f14:	4a14      	ldr	r2, [pc, #80]	; (8007f68 <RCCEx_PLL3_Config+0x15c>)
 8007f16:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8007f1a:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007f1c:	e005      	b.n	8007f2a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8007f1e:	4b12      	ldr	r3, [pc, #72]	; (8007f68 <RCCEx_PLL3_Config+0x15c>)
 8007f20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f22:	4a11      	ldr	r2, [pc, #68]	; (8007f68 <RCCEx_PLL3_Config+0x15c>)
 8007f24:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007f28:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8007f2a:	4b0f      	ldr	r3, [pc, #60]	; (8007f68 <RCCEx_PLL3_Config+0x15c>)
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	4a0e      	ldr	r2, [pc, #56]	; (8007f68 <RCCEx_PLL3_Config+0x15c>)
 8007f30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007f34:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007f36:	f7f9 fc45 	bl	80017c4 <HAL_GetTick>
 8007f3a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007f3c:	e008      	b.n	8007f50 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8007f3e:	f7f9 fc41 	bl	80017c4 <HAL_GetTick>
 8007f42:	4602      	mov	r2, r0
 8007f44:	68bb      	ldr	r3, [r7, #8]
 8007f46:	1ad3      	subs	r3, r2, r3
 8007f48:	2b02      	cmp	r3, #2
 8007f4a:	d901      	bls.n	8007f50 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007f4c:	2303      	movs	r3, #3
 8007f4e:	e006      	b.n	8007f5e <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007f50:	4b05      	ldr	r3, [pc, #20]	; (8007f68 <RCCEx_PLL3_Config+0x15c>)
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d0f0      	beq.n	8007f3e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8007f5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f5e:	4618      	mov	r0, r3
 8007f60:	3710      	adds	r7, #16
 8007f62:	46bd      	mov	sp, r7
 8007f64:	bd80      	pop	{r7, pc}
 8007f66:	bf00      	nop
 8007f68:	58024400 	.word	0x58024400
 8007f6c:	ffff0007 	.word	0xffff0007

08007f70 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8007f70:	b580      	push	{r7, lr}
 8007f72:	b08a      	sub	sp, #40	; 0x28
 8007f74:	af00      	add	r7, sp, #0
 8007f76:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;
  SAI_TypeDef *SaiBaseAddress;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d101      	bne.n	8007f82 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8007f7e:	2301      	movs	r3, #1
 8007f80:	e283      	b.n	800848a <HAL_SAI_Init+0x51a>
  assert_param(IS_SAI_BLOCK_FIRST_BIT(hsai->Init.FirstBit));
  assert_param(IS_SAI_BLOCK_CLOCK_STROBING(hsai->Init.ClockStrobing));
  assert_param(IS_SAI_BLOCK_SYNCHRO(hsai->Init.Synchro));
#if defined(SAI_VER_V2_X) 
  /* SAI Peripheral version depends on STM32H7 device revision ID */
  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 8007f82:	f7f9 fc4f 	bl	8001824 <HAL_GetREVID>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007f8c:	2b01      	cmp	r3, #1
 8007f8e:	d113      	bne.n	8007fb8 <HAL_SAI_Init+0x48>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 or SAI4 sub-block A, in master RX mode with free protocol */
#if defined(SAI4)
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	4a94      	ldr	r2, [pc, #592]	; (80081e8 <HAL_SAI_Init+0x278>)
 8007f96:	4293      	cmp	r3, r2
 8007f98:	d004      	beq.n	8007fa4 <HAL_SAI_Init+0x34>
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	4a93      	ldr	r2, [pc, #588]	; (80081ec <HAL_SAI_Init+0x27c>)
 8007fa0:	4293      	cmp	r3, r2
 8007fa2:	d107      	bne.n	8007fb4 <HAL_SAI_Init+0x44>
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	685b      	ldr	r3, [r3, #4]
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 8007fa8:	2b01      	cmp	r3, #1
 8007faa:	d103      	bne.n	8007fb4 <HAL_SAI_Init+0x44>
         (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d001      	beq.n	8007fb8 <HAL_SAI_Init+0x48>
    {
      return HAL_ERROR;
 8007fb4:	2301      	movs	r3, #1
 8007fb6:	e268      	b.n	800848a <HAL_SAI_Init+0x51a>
    }
#endif /* SAI4 */
  }

  /* Get the SAI base address according to the SAI handle */
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	4a8a      	ldr	r2, [pc, #552]	; (80081e8 <HAL_SAI_Init+0x278>)
 8007fbe:	4293      	cmp	r3, r2
 8007fc0:	d004      	beq.n	8007fcc <HAL_SAI_Init+0x5c>
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	4a8a      	ldr	r2, [pc, #552]	; (80081f0 <HAL_SAI_Init+0x280>)
 8007fc8:	4293      	cmp	r3, r2
 8007fca:	d102      	bne.n	8007fd2 <HAL_SAI_Init+0x62>
  {
    SaiBaseAddress = SAI1;
 8007fcc:	4b89      	ldr	r3, [pc, #548]	; (80081f4 <HAL_SAI_Init+0x284>)
 8007fce:	61bb      	str	r3, [r7, #24]
 8007fd0:	e028      	b.n	8008024 <HAL_SAI_Init+0xb4>
  }
#if defined(SAI2)
  else if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	4a88      	ldr	r2, [pc, #544]	; (80081f8 <HAL_SAI_Init+0x288>)
 8007fd8:	4293      	cmp	r3, r2
 8007fda:	d004      	beq.n	8007fe6 <HAL_SAI_Init+0x76>
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	4a86      	ldr	r2, [pc, #536]	; (80081fc <HAL_SAI_Init+0x28c>)
 8007fe2:	4293      	cmp	r3, r2
 8007fe4:	d102      	bne.n	8007fec <HAL_SAI_Init+0x7c>
  {
    SaiBaseAddress = SAI2;
 8007fe6:	4b86      	ldr	r3, [pc, #536]	; (8008200 <HAL_SAI_Init+0x290>)
 8007fe8:	61bb      	str	r3, [r7, #24]
 8007fea:	e01b      	b.n	8008024 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI2 */
#if defined(SAI3)
  else if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	4a84      	ldr	r2, [pc, #528]	; (8008204 <HAL_SAI_Init+0x294>)
 8007ff2:	4293      	cmp	r3, r2
 8007ff4:	d004      	beq.n	8008000 <HAL_SAI_Init+0x90>
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	4a83      	ldr	r2, [pc, #524]	; (8008208 <HAL_SAI_Init+0x298>)
 8007ffc:	4293      	cmp	r3, r2
 8007ffe:	d102      	bne.n	8008006 <HAL_SAI_Init+0x96>
  {
    SaiBaseAddress = SAI3;
 8008000:	4b82      	ldr	r3, [pc, #520]	; (800820c <HAL_SAI_Init+0x29c>)
 8008002:	61bb      	str	r3, [r7, #24]
 8008004:	e00e      	b.n	8008024 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI3 */
#if defined(SAI4)
  else if ((hsai->Instance == SAI4_Block_A) || (hsai->Instance == SAI4_Block_B))
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	4a78      	ldr	r2, [pc, #480]	; (80081ec <HAL_SAI_Init+0x27c>)
 800800c:	4293      	cmp	r3, r2
 800800e:	d004      	beq.n	800801a <HAL_SAI_Init+0xaa>
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	4a7e      	ldr	r2, [pc, #504]	; (8008210 <HAL_SAI_Init+0x2a0>)
 8008016:	4293      	cmp	r3, r2
 8008018:	d102      	bne.n	8008020 <HAL_SAI_Init+0xb0>
  {
    SaiBaseAddress = SAI4;
 800801a:	4b7e      	ldr	r3, [pc, #504]	; (8008214 <HAL_SAI_Init+0x2a4>)
 800801c:	61bb      	str	r3, [r7, #24]
 800801e:	e001      	b.n	8008024 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI4 */
  else
  {
    return HAL_ERROR;
 8008020:	2301      	movs	r3, #1
 8008022:	e232      	b.n	800848a <HAL_SAI_Init+0x51a>
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 800802a:	b2db      	uxtb	r3, r3
 800802c:	2b00      	cmp	r3, #0
 800802e:	d106      	bne.n	800803e <HAL_SAI_Init+0xce>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	2200      	movs	r2, #0
 8008034:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8008038:	6878      	ldr	r0, [r7, #4]
 800803a:	f7f9 fa0b 	bl	8001454 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if(SAI_Disable(hsai) != HAL_OK)
 800803e:	6878      	ldr	r0, [r7, #4]
 8008040:	f000 fb0c 	bl	800865c <SAI_Disable>
 8008044:	4603      	mov	r3, r0
 8008046:	2b00      	cmp	r3, #0
 8008048:	d001      	beq.n	800804e <HAL_SAI_Init+0xde>
  {
    return HAL_ERROR;
 800804a:	2301      	movs	r3, #1
 800804c:	e21d      	b.n	800848a <HAL_SAI_Init+0x51a>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	2202      	movs	r2, #2
 8008052:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	68db      	ldr	r3, [r3, #12]
 800805a:	2b02      	cmp	r3, #2
 800805c:	d00c      	beq.n	8008078 <HAL_SAI_Init+0x108>
 800805e:	2b02      	cmp	r3, #2
 8008060:	d80d      	bhi.n	800807e <HAL_SAI_Init+0x10e>
 8008062:	2b00      	cmp	r3, #0
 8008064:	d002      	beq.n	800806c <HAL_SAI_Init+0xfc>
 8008066:	2b01      	cmp	r3, #1
 8008068:	d003      	beq.n	8008072 <HAL_SAI_Init+0x102>
 800806a:	e008      	b.n	800807e <HAL_SAI_Init+0x10e>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 800806c:	2300      	movs	r3, #0
 800806e:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8008070:	e008      	b.n	8008084 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8008072:	2310      	movs	r3, #16
 8008074:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8008076:	e005      	b.n	8008084 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8008078:	2320      	movs	r3, #32
 800807a:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 800807c:	e002      	b.n	8008084 <HAL_SAI_Init+0x114>
    default:
      tmpregisterGCR = 0;
 800807e:	2300      	movs	r3, #0
 8008080:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8008082:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	689b      	ldr	r3, [r3, #8]
 8008088:	2b05      	cmp	r3, #5
 800808a:	d832      	bhi.n	80080f2 <HAL_SAI_Init+0x182>
 800808c:	a201      	add	r2, pc, #4	; (adr r2, 8008094 <HAL_SAI_Init+0x124>)
 800808e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008092:	bf00      	nop
 8008094:	080080ad 	.word	0x080080ad
 8008098:	080080b3 	.word	0x080080b3
 800809c:	080080bb 	.word	0x080080bb
 80080a0:	080080c3 	.word	0x080080c3
 80080a4:	080080d3 	.word	0x080080d3
 80080a8:	080080e3 	.word	0x080080e3
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 80080ac:	2300      	movs	r3, #0
 80080ae:	61fb      	str	r3, [r7, #28]
      break;
 80080b0:	e022      	b.n	80080f8 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 80080b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80080b6:	61fb      	str	r3, [r7, #28]
      break;
 80080b8:	e01e      	b.n	80080f8 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80080ba:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80080be:	61fb      	str	r3, [r7, #28]
      break;
 80080c0:	e01a      	b.n	80080f8 <HAL_SAI_Init+0x188>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80080c2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80080c6:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 80080c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080ca:	f043 0301 	orr.w	r3, r3, #1
 80080ce:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80080d0:	e012      	b.n	80080f8 <HAL_SAI_Init+0x188>
#endif /* SAI2 */
#if defined(SAI3)
    case SAI_SYNCHRONOUS_EXT_SAI3 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80080d2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80080d6:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_1;
 80080d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080da:	f043 0302 	orr.w	r3, r3, #2
 80080de:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80080e0:	e00a      	b.n	80080f8 <HAL_SAI_Init+0x188>
#endif /* SAI3 */
#if defined(SAI4)
    case SAI_SYNCHRONOUS_EXT_SAI4 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80080e2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80080e6:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= (SAI_GCR_SYNCIN_1 | SAI_GCR_SYNCIN_0);
 80080e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080ea:	f043 0303 	orr.w	r3, r3, #3
 80080ee:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80080f0:	e002      	b.n	80080f8 <HAL_SAI_Init+0x188>
#endif /* SAI4 */
    default:
      syncen_bits = 0;
 80080f2:	2300      	movs	r3, #0
 80080f4:	61fb      	str	r3, [r7, #28]
      break;
 80080f6:	bf00      	nop
  }

  /* Set the SAI Block Synchro Configuration */
  SaiBaseAddress->GCR = tmpregisterGCR;
 80080f8:	69bb      	ldr	r3, [r7, #24]
 80080fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80080fc:	601a      	str	r2, [r3, #0]

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	6a1b      	ldr	r3, [r3, #32]
 8008102:	2b00      	cmp	r3, #0
 8008104:	f000 80ba 	beq.w	800827c <HAL_SAI_Init+0x30c>
  {
    uint32_t freq = 0;
 8008108:	2300      	movs	r3, #0
 800810a:	617b      	str	r3, [r7, #20]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	4a35      	ldr	r2, [pc, #212]	; (80081e8 <HAL_SAI_Init+0x278>)
 8008112:	4293      	cmp	r3, r2
 8008114:	d004      	beq.n	8008120 <HAL_SAI_Init+0x1b0>
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	4a35      	ldr	r2, [pc, #212]	; (80081f0 <HAL_SAI_Init+0x280>)
 800811c:	4293      	cmp	r3, r2
 800811e:	d104      	bne.n	800812a <HAL_SAI_Init+0x1ba>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8008120:	f44f 7080 	mov.w	r0, #256	; 0x100
 8008124:	f7fe fcde 	bl	8006ae4 <HAL_RCCEx_GetPeriphCLKFreq>
 8008128:	6178      	str	r0, [r7, #20]
    }

#if defined(SAI2)
#if defined(RCC_PERIPHCLK_SAI2)
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	4a32      	ldr	r2, [pc, #200]	; (80081f8 <HAL_SAI_Init+0x288>)
 8008130:	4293      	cmp	r3, r2
 8008132:	d004      	beq.n	800813e <HAL_SAI_Init+0x1ce>
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	4a30      	ldr	r2, [pc, #192]	; (80081fc <HAL_SAI_Init+0x28c>)
 800813a:	4293      	cmp	r3, r2
 800813c:	d104      	bne.n	8008148 <HAL_SAI_Init+0x1d8>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800813e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8008142:	f7fe fccf 	bl	8006ae4 <HAL_RCCEx_GetPeriphCLKFreq>
 8008146:	6178      	str	r0, [r7, #20]
    }
#endif /* RCC_PERIPHCLK_SAI2 */
#endif /* SAI2 */

#if defined(SAI3)
    if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	4a2d      	ldr	r2, [pc, #180]	; (8008204 <HAL_SAI_Init+0x294>)
 800814e:	4293      	cmp	r3, r2
 8008150:	d004      	beq.n	800815c <HAL_SAI_Init+0x1ec>
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	4a2c      	ldr	r2, [pc, #176]	; (8008208 <HAL_SAI_Init+0x298>)
 8008158:	4293      	cmp	r3, r2
 800815a:	d104      	bne.n	8008166 <HAL_SAI_Init+0x1f6>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI3);
 800815c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8008160:	f7fe fcc0 	bl	8006ae4 <HAL_RCCEx_GetPeriphCLKFreq>
 8008164:	6178      	str	r0, [r7, #20]
    }
#endif /* SAI3 */
#if defined(SAI4)
    if (hsai->Instance == SAI4_Block_A)
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	4a20      	ldr	r2, [pc, #128]	; (80081ec <HAL_SAI_Init+0x27c>)
 800816c:	4293      	cmp	r3, r2
 800816e:	d104      	bne.n	800817a <HAL_SAI_Init+0x20a>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4A);
 8008170:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8008174:	f7fe fcb6 	bl	8006ae4 <HAL_RCCEx_GetPeriphCLKFreq>
 8008178:	6178      	str	r0, [r7, #20]
    }
    if (hsai->Instance == SAI4_Block_B)
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	4a24      	ldr	r2, [pc, #144]	; (8008210 <HAL_SAI_Init+0x2a0>)
 8008180:	4293      	cmp	r3, r2
 8008182:	d104      	bne.n	800818e <HAL_SAI_Init+0x21e>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4B);
 8008184:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8008188:	f7fe fcac 	bl	8006ae4 <HAL_RCCEx_GetPeriphCLKFreq>
 800818c:	6178      	str	r0, [r7, #20]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	699b      	ldr	r3, [r3, #24]
 8008192:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008196:	d120      	bne.n	80081da <HAL_SAI_Init+0x26a>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800819c:	2b04      	cmp	r3, #4
 800819e:	d102      	bne.n	80081a6 <HAL_SAI_Init+0x236>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = 64U;
 80081a0:	2340      	movs	r3, #64	; 0x40
 80081a2:	60fb      	str	r3, [r7, #12]
 80081a4:	e00a      	b.n	80081bc <HAL_SAI_Init+0x24c>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80081aa:	2b08      	cmp	r3, #8
 80081ac:	d103      	bne.n	80081b6 <HAL_SAI_Init+0x246>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = 256U;
 80081ae:	f44f 7380 	mov.w	r3, #256	; 0x100
 80081b2:	60fb      	str	r3, [r7, #12]
 80081b4:	e002      	b.n	80081bc <HAL_SAI_Init+0x24c>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80081ba:	60fb      	str	r3, [r7, #12]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 80081bc:	697a      	ldr	r2, [r7, #20]
 80081be:	4613      	mov	r3, r2
 80081c0:	009b      	lsls	r3, r3, #2
 80081c2:	4413      	add	r3, r2
 80081c4:	005b      	lsls	r3, r3, #1
 80081c6:	4619      	mov	r1, r3
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	6a1b      	ldr	r3, [r3, #32]
 80081cc:	68fa      	ldr	r2, [r7, #12]
 80081ce:	fb02 f303 	mul.w	r3, r2, r3
 80081d2:	fbb1 f3f3 	udiv	r3, r1, r3
 80081d6:	613b      	str	r3, [r7, #16]
 80081d8:	e02f      	b.n	800823a <HAL_SAI_Init+0x2ca>
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081de:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80081e2:	d119      	bne.n	8008218 <HAL_SAI_Init+0x2a8>
 80081e4:	2302      	movs	r3, #2
 80081e6:	e018      	b.n	800821a <HAL_SAI_Init+0x2aa>
 80081e8:	40015804 	.word	0x40015804
 80081ec:	58005404 	.word	0x58005404
 80081f0:	40015824 	.word	0x40015824
 80081f4:	40015800 	.word	0x40015800
 80081f8:	40015c04 	.word	0x40015c04
 80081fc:	40015c24 	.word	0x40015c24
 8008200:	40015c00 	.word	0x40015c00
 8008204:	40016004 	.word	0x40016004
 8008208:	40016024 	.word	0x40016024
 800820c:	40016000 	.word	0x40016000
 8008210:	58005424 	.word	0x58005424
 8008214:	58005400 	.word	0x58005400
 8008218:	2301      	movs	r3, #1
 800821a:	60bb      	str	r3, [r7, #8]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 800821c:	697a      	ldr	r2, [r7, #20]
 800821e:	4613      	mov	r3, r2
 8008220:	009b      	lsls	r3, r3, #2
 8008222:	4413      	add	r3, r2
 8008224:	005b      	lsls	r3, r3, #1
 8008226:	4619      	mov	r1, r3
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	6a1b      	ldr	r3, [r3, #32]
 800822c:	68ba      	ldr	r2, [r7, #8]
 800822e:	fb02 f303 	mul.w	r3, r2, r3
 8008232:	021b      	lsls	r3, r3, #8
 8008234:	fbb1 f3f3 	udiv	r3, r1, r3
 8008238:	613b      	str	r3, [r7, #16]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 800823a:	693b      	ldr	r3, [r7, #16]
 800823c:	4a95      	ldr	r2, [pc, #596]	; (8008494 <HAL_SAI_Init+0x524>)
 800823e:	fba2 2303 	umull	r2, r3, r2, r3
 8008242:	08da      	lsrs	r2, r3, #3
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	625a      	str	r2, [r3, #36]	; 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8008248:	6939      	ldr	r1, [r7, #16]
 800824a:	4b92      	ldr	r3, [pc, #584]	; (8008494 <HAL_SAI_Init+0x524>)
 800824c:	fba3 2301 	umull	r2, r3, r3, r1
 8008250:	08da      	lsrs	r2, r3, #3
 8008252:	4613      	mov	r3, r2
 8008254:	009b      	lsls	r3, r3, #2
 8008256:	4413      	add	r3, r2
 8008258:	005b      	lsls	r3, r3, #1
 800825a:	1aca      	subs	r2, r1, r3
 800825c:	2a08      	cmp	r2, #8
 800825e:	d904      	bls.n	800826a <HAL_SAI_Init+0x2fa>
    {
      hsai->Init.Mckdiv += 1U;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008264:	1c5a      	adds	r2, r3, #1
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800826e:	2b04      	cmp	r3, #4
 8008270:	d104      	bne.n	800827c <HAL_SAI_Init+0x30c>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008276:	085a      	lsrs	r2, r3, #1
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	685b      	ldr	r3, [r3, #4]
 8008280:	2b00      	cmp	r3, #0
 8008282:	d003      	beq.n	800828c <HAL_SAI_Init+0x31c>
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	685b      	ldr	r3, [r3, #4]
 8008288:	2b02      	cmp	r3, #2
 800828a:	d109      	bne.n	80082a0 <HAL_SAI_Init+0x330>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008290:	2b01      	cmp	r3, #1
 8008292:	d101      	bne.n	8008298 <HAL_SAI_Init+0x328>
 8008294:	2300      	movs	r3, #0
 8008296:	e001      	b.n	800829c <HAL_SAI_Init+0x32c>
 8008298:	f44f 7300 	mov.w	r3, #512	; 0x200
 800829c:	623b      	str	r3, [r7, #32]
 800829e:	e008      	b.n	80082b2 <HAL_SAI_Init+0x342>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80082a4:	2b01      	cmp	r3, #1
 80082a6:	d102      	bne.n	80082ae <HAL_SAI_Init+0x33e>
 80082a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80082ac:	e000      	b.n	80082b0 <HAL_SAI_Init+0x340>
 80082ae:	2300      	movs	r3, #0
 80082b0:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(SAI_VER_V2_X) /* SAI Peripheral version depends on STM32H7 device revision ID */

  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 80082b2:	f7f9 fab7 	bl	8001824 <HAL_GetREVID>
 80082b6:	4603      	mov	r3, r0
 80082b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80082bc:	d331      	bcc.n	8008322 <HAL_SAI_Init+0x3b2>
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	6819      	ldr	r1, [r3, #0]
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681a      	ldr	r2, [r3, #0]
 80082c8:	4b73      	ldr	r3, [pc, #460]	; (8008498 <HAL_SAI_Init+0x528>)
 80082ca:	400b      	ands	r3, r1
 80082cc:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                             SAI_xCR1_MCKEN);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	6819      	ldr	r1, [r3, #0]
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	685a      	ldr	r2, [r3, #4]
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082dc:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80082e2:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80082e8:	431a      	orrs	r2, r3
 80082ea:	6a3b      	ldr	r3, [r7, #32]
 80082ec:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 80082ee:	69fb      	ldr	r3, [r7, #28]
 80082f0:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                            ckstr_bits | syncen_bits |                             \
 80082f6:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	695b      	ldr	r3, [r3, #20]
 80082fc:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8008302:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008308:	051b      	lsls	r3, r3, #20
 800830a:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8008310:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	691b      	ldr	r3, [r3, #16]
 8008316:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	430a      	orrs	r2, r1
 800831e:	601a      	str	r2, [r3, #0]
 8008320:	e02d      	b.n	800837e <HAL_SAI_Init+0x40e>
  }
  else /* STM32H7xx Rev.Y */
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	6819      	ldr	r1, [r3, #0]
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681a      	ldr	r2, [r3, #0]
 800832c:	4b5b      	ldr	r3, [pc, #364]	; (800849c <HAL_SAI_Init+0x52c>)
 800832e:	400b      	ands	r3, r1
 8008330:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	6819      	ldr	r1, [r3, #0]
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	685a      	ldr	r2, [r3, #4]
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008340:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8008346:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800834c:	431a      	orrs	r2, r3
 800834e:	6a3b      	ldr	r3, [r7, #32]
 8008350:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 8008352:	69fb      	ldr	r3, [r7, #28]
 8008354:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                            ckstr_bits | syncen_bits |                             \
 800835a:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	695b      	ldr	r3, [r3, #20]
 8008360:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8008366:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800836c:	051b      	lsls	r3, r3, #20
 800836e:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling);
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8008374:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	430a      	orrs	r2, r1
 800837c:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
#endif /* SAI_VER_V2_X */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	6859      	ldr	r1, [r3, #4]
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681a      	ldr	r2, [r3, #0]
 8008388:	4b45      	ldr	r3, [pc, #276]	; (80084a0 <HAL_SAI_Init+0x530>)
 800838a:	400b      	ands	r3, r1
 800838c:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	6859      	ldr	r1, [r3, #4]
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	69da      	ldr	r2, [r3, #28]
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800839c:	431a      	orrs	r2, r3
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80083a2:	431a      	orrs	r2, r3
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	430a      	orrs	r2, r1
 80083aa:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	6899      	ldr	r1, [r3, #8]
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681a      	ldr	r2, [r3, #0]
 80083b6:	4b3b      	ldr	r3, [pc, #236]	; (80084a4 <HAL_SAI_Init+0x534>)
 80083b8:	400b      	ands	r3, r1
 80083ba:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	6899      	ldr	r1, [r3, #8]
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083c6:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80083cc:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                           hsai->FrameInit.FSOffset |
 80083d2:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                           hsai->FrameInit.FSDefinition |
 80083d8:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80083de:	3b01      	subs	r3, #1
 80083e0:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 80083e2:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	430a      	orrs	r2, r1
 80083ea:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	68d9      	ldr	r1, [r3, #12]
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681a      	ldr	r2, [r3, #0]
 80083f6:	f24f 0320 	movw	r3, #61472	; 0xf020
 80083fa:	400b      	ands	r3, r1
 80083fc:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	68d9      	ldr	r1, [r3, #12]
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800840c:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008412:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8008414:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800841a:	3b01      	subs	r3, #1
 800841c:	021b      	lsls	r3, r3, #8
 800841e:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	430a      	orrs	r2, r1
 8008426:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
#if defined(SAI4)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	4a1e      	ldr	r2, [pc, #120]	; (80084a8 <HAL_SAI_Init+0x538>)
 800842e:	4293      	cmp	r3, r2
 8008430:	d004      	beq.n	800843c <HAL_SAI_Init+0x4cc>
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	4a1d      	ldr	r2, [pc, #116]	; (80084ac <HAL_SAI_Init+0x53c>)
 8008438:	4293      	cmp	r3, r2
 800843a:	d119      	bne.n	8008470 <HAL_SAI_Init+0x500>
#else
  if (hsai->Instance == SAI1_Block_A)
#endif /* SAI4 */
  {
    /* Disable PDM interface */
    SaiBaseAddress->PDMCR &= ~(SAI_PDMCR_PDMEN);
 800843c:	69bb      	ldr	r3, [r7, #24]
 800843e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008440:	f023 0201 	bic.w	r2, r3, #1
 8008444:	69bb      	ldr	r3, [r7, #24]
 8008446:	645a      	str	r2, [r3, #68]	; 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800844e:	2b01      	cmp	r3, #1
 8008450:	d10e      	bne.n	8008470 <HAL_SAI_Init+0x500>
    {
      /* Configure and enable PDM interface */
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                               ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800845a:	3b01      	subs	r3, #1
 800845c:	011b      	lsls	r3, r3, #4
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800845e:	431a      	orrs	r2, r3
 8008460:	69bb      	ldr	r3, [r7, #24]
 8008462:	645a      	str	r2, [r3, #68]	; 0x44
      SaiBaseAddress->PDMCR |= SAI_PDMCR_PDMEN;
 8008464:	69bb      	ldr	r3, [r7, #24]
 8008466:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008468:	f043 0201 	orr.w	r2, r3, #1
 800846c:	69bb      	ldr	r3, [r7, #24]
 800846e:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	2200      	movs	r2, #0
 8008474:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2201      	movs	r2, #1
 800847c:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	2200      	movs	r2, #0
 8008484:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

  return HAL_OK;
 8008488:	2300      	movs	r3, #0
}
 800848a:	4618      	mov	r0, r3
 800848c:	3728      	adds	r7, #40	; 0x28
 800848e:	46bd      	mov	sp, r7
 8008490:	bd80      	pop	{r7, pc}
 8008492:	bf00      	nop
 8008494:	cccccccd 	.word	0xcccccccd
 8008498:	f005c010 	.word	0xf005c010
 800849c:	f805c010 	.word	0xf805c010
 80084a0:	ffff1ff0 	.word	0xffff1ff0
 80084a4:	fff88000 	.word	0xfff88000
 80084a8:	40015804 	.word	0x40015804
 80084ac:	58005404 	.word	0x58005404

080084b0 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 80084b0:	b580      	push	{r7, lr}
 80084b2:	b084      	sub	sp, #16
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	60f8      	str	r0, [r7, #12]
 80084b8:	60b9      	str	r1, [r7, #8]
 80084ba:	4613      	mov	r3, r2
 80084bc:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0U))
 80084be:	68bb      	ldr	r3, [r7, #8]
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d002      	beq.n	80084ca <HAL_SAI_Receive_DMA+0x1a>
 80084c4:	88fb      	ldrh	r3, [r7, #6]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d101      	bne.n	80084ce <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 80084ca:	2301      	movs	r3, #1
 80084cc:	e079      	b.n	80085c2 <HAL_SAI_Receive_DMA+0x112>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 80084d4:	b2db      	uxtb	r3, r3
 80084d6:	2b01      	cmp	r3, #1
 80084d8:	d172      	bne.n	80085c0 <HAL_SAI_Receive_DMA+0x110>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 80084e0:	2b01      	cmp	r3, #1
 80084e2:	d101      	bne.n	80084e8 <HAL_SAI_Receive_DMA+0x38>
 80084e4:	2302      	movs	r3, #2
 80084e6:	e06c      	b.n	80085c2 <HAL_SAI_Receive_DMA+0x112>
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	2201      	movs	r2, #1
 80084ec:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

    hsai->pBuffPtr = pData;
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	68ba      	ldr	r2, [r7, #8]
 80084f4:	679a      	str	r2, [r3, #120]	; 0x78
    hsai->XferSize = Size;
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	88fa      	ldrh	r2, [r7, #6]
 80084fa:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
    hsai->XferCount = Size;
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	88fa      	ldrh	r2, [r7, #6]
 8008502:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	2200      	movs	r2, #0
 800850a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	2222      	movs	r2, #34	; 0x22
 8008512:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800851c:	4a2b      	ldr	r2, [pc, #172]	; (80085cc <HAL_SAI_Receive_DMA+0x11c>)
 800851e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008526:	4a2a      	ldr	r2, [pc, #168]	; (80085d0 <HAL_SAI_Receive_DMA+0x120>)
 8008528:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008530:	4a28      	ldr	r2, [pc, #160]	; (80085d4 <HAL_SAI_Receive_DMA+0x124>)
 8008532:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800853a:	2200      	movs	r2, #0
 800853c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	331c      	adds	r3, #28
 800854a:	4619      	mov	r1, r3
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008550:	461a      	mov	r2, r3
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	f8b3 307c 	ldrh.w	r3, [r3, #124]	; 0x7c
 8008558:	f7f9 fec6 	bl	80022e8 <HAL_DMA_Start_IT>
 800855c:	4603      	mov	r3, r0
 800855e:	2b00      	cmp	r3, #0
 8008560:	d005      	beq.n	800856e <HAL_SAI_Receive_DMA+0xbe>
    {
      __HAL_UNLOCK(hsai);
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	2200      	movs	r2, #0
 8008566:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
      return  HAL_ERROR;
 800856a:	2301      	movs	r3, #1
 800856c:	e029      	b.n	80085c2 <HAL_SAI_Receive_DMA+0x112>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800856e:	2100      	movs	r1, #0
 8008570:	68f8      	ldr	r0, [r7, #12]
 8008572:	f000 f83b 	bl	80085ec <SAI_InterruptFlag>
 8008576:	4601      	mov	r1, r0
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	691a      	ldr	r2, [r3, #16]
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	430a      	orrs	r2, r1
 8008584:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	681a      	ldr	r2, [r3, #0]
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008594:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d107      	bne.n	80085b4 <HAL_SAI_Receive_DMA+0x104>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	681a      	ldr	r2, [r3, #0]
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80085b2:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	2200      	movs	r2, #0
 80085b8:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

    return HAL_OK;
 80085bc:	2300      	movs	r3, #0
 80085be:	e000      	b.n	80085c2 <HAL_SAI_Receive_DMA+0x112>
  }
  else
  {
    return HAL_BUSY;
 80085c0:	2302      	movs	r3, #2
  }
}
 80085c2:	4618      	mov	r0, r3
 80085c4:	3710      	adds	r7, #16
 80085c6:	46bd      	mov	sp, r7
 80085c8:	bd80      	pop	{r7, pc}
 80085ca:	bf00      	nop
 80085cc:	08008731 	.word	0x08008731
 80085d0:	080086d1 	.word	0x080086d1
 80085d4:	0800874d 	.word	0x0800874d

080085d8 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 80085d8:	b480      	push	{r7}
 80085da:	b083      	sub	sp, #12
 80085dc:	af00      	add	r7, sp, #0
 80085de:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 80085e0:	bf00      	nop
 80085e2:	370c      	adds	r7, #12
 80085e4:	46bd      	mov	sp, r7
 80085e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ea:	4770      	bx	lr

080085ec <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 80085ec:	b480      	push	{r7}
 80085ee:	b085      	sub	sp, #20
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	6078      	str	r0, [r7, #4]
 80085f4:	460b      	mov	r3, r1
 80085f6:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 80085f8:	2301      	movs	r3, #1
 80085fa:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 80085fc:	78fb      	ldrb	r3, [r7, #3]
 80085fe:	2b01      	cmp	r3, #1
 8008600:	d103      	bne.n	800860a <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	f043 0308 	orr.w	r3, r3, #8
 8008608:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800860e:	2b08      	cmp	r3, #8
 8008610:	d10b      	bne.n	800862a <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8008616:	2b03      	cmp	r3, #3
 8008618:	d003      	beq.n	8008622 <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	685b      	ldr	r3, [r3, #4]
 800861e:	2b01      	cmp	r3, #1
 8008620:	d103      	bne.n	800862a <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	f043 0310 	orr.w	r3, r3, #16
 8008628:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	685b      	ldr	r3, [r3, #4]
 800862e:	2b03      	cmp	r3, #3
 8008630:	d003      	beq.n	800863a <SAI_InterruptFlag+0x4e>
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	685b      	ldr	r3, [r3, #4]
 8008636:	2b02      	cmp	r3, #2
 8008638:	d104      	bne.n	8008644 <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8008640:	60fb      	str	r3, [r7, #12]
 8008642:	e003      	b.n	800864c <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	f043 0304 	orr.w	r3, r3, #4
 800864a:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 800864c:	68fb      	ldr	r3, [r7, #12]
}
 800864e:	4618      	mov	r0, r3
 8008650:	3714      	adds	r7, #20
 8008652:	46bd      	mov	sp, r7
 8008654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008658:	4770      	bx	lr
	...

0800865c <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800865c:	b480      	push	{r7}
 800865e:	b085      	sub	sp, #20
 8008660:	af00      	add	r7, sp, #0
 8008662:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8008664:	4b18      	ldr	r3, [pc, #96]	; (80086c8 <SAI_Disable+0x6c>)
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	4a18      	ldr	r2, [pc, #96]	; (80086cc <SAI_Disable+0x70>)
 800866a:	fba2 2303 	umull	r2, r3, r2, r3
 800866e:	0b1b      	lsrs	r3, r3, #12
 8008670:	009b      	lsls	r3, r3, #2
 8008672:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8008674:	2300      	movs	r3, #0
 8008676:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	681a      	ldr	r2, [r3, #0]
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008686:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	2b00      	cmp	r3, #0
 800868c:	d10a      	bne.n	80086a4 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008694:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
      status = HAL_TIMEOUT;
 800869e:	2303      	movs	r3, #3
 80086a0:	72fb      	strb	r3, [r7, #11]
      break;
 80086a2:	e009      	b.n	80086b8 <SAI_Disable+0x5c>
    }
    count--;
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	3b01      	subs	r3, #1
 80086a8:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d1e7      	bne.n	8008688 <SAI_Disable+0x2c>

  return status;
 80086b8:	7afb      	ldrb	r3, [r7, #11]
}
 80086ba:	4618      	mov	r0, r3
 80086bc:	3714      	adds	r7, #20
 80086be:	46bd      	mov	sp, r7
 80086c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c4:	4770      	bx	lr
 80086c6:	bf00      	nop
 80086c8:	24000400 	.word	0x24000400
 80086cc:	95cbec1b 	.word	0x95cbec1b

080086d0 <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 80086d0:	b580      	push	{r7, lr}
 80086d2:	b084      	sub	sp, #16
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086dc:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	69db      	ldr	r3, [r3, #28]
 80086e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80086e6:	d01c      	beq.n	8008722 <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	681a      	ldr	r2, [r3, #0]
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80086f6:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	2200      	movs	r2, #0
 80086fc:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8008700:	2100      	movs	r1, #0
 8008702:	68f8      	ldr	r0, [r7, #12]
 8008704:	f7ff ff72 	bl	80085ec <SAI_InterruptFlag>
 8008708:	4603      	mov	r3, r0
 800870a:	43d9      	mvns	r1, r3
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	691a      	ldr	r2, [r3, #16]
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	400a      	ands	r2, r1
 8008718:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	2201      	movs	r2, #1
 800871e:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 8008722:	68f8      	ldr	r0, [r7, #12]
 8008724:	f7f8 fd54 	bl	80011d0 <HAL_SAI_RxCpltCallback>
#endif
}
 8008728:	bf00      	nop
 800872a:	3710      	adds	r7, #16
 800872c:	46bd      	mov	sp, r7
 800872e:	bd80      	pop	{r7, pc}

08008730 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008730:	b580      	push	{r7, lr}
 8008732:	b084      	sub	sp, #16
 8008734:	af00      	add	r7, sp, #0
 8008736:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800873c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 800873e:	68f8      	ldr	r0, [r7, #12]
 8008740:	f7f8 fd36 	bl	80011b0 <HAL_SAI_RxHalfCpltCallback>
#endif
}
 8008744:	bf00      	nop
 8008746:	3710      	adds	r7, #16
 8008748:	46bd      	mov	sp, r7
 800874a:	bd80      	pop	{r7, pc}

0800874c <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 800874c:	b580      	push	{r7, lr}
 800874e:	b084      	sub	sp, #16
 8008750:	af00      	add	r7, sp, #0
 8008752:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008758:	60fb      	str	r3, [r7, #12]

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800875a:	6878      	ldr	r0, [r7, #4]
 800875c:	f7fb fcba 	bl	80040d4 <HAL_DMA_GetError>
 8008760:	4603      	mov	r3, r0
 8008762:	2b02      	cmp	r3, #2
 8008764:	d01d      	beq.n	80087a2 <SAI_DMAError+0x56>
  {
    /* Set SAI error code */
    hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800876c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	681a      	ldr	r2, [r3, #0]
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8008784:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 8008786:	68f8      	ldr	r0, [r7, #12]
 8008788:	f7ff ff68 	bl	800865c <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	2201      	movs	r2, #1
 8008790:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	2200      	movs	r2, #0
 8008798:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e

    /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
    hsai->ErrorCallback(hsai);
#else
    HAL_SAI_ErrorCallback(hsai);
 800879c:	68f8      	ldr	r0, [r7, #12]
 800879e:	f7ff ff1b 	bl	80085d8 <HAL_SAI_ErrorCallback>
#endif
  }
}
 80087a2:	bf00      	nop
 80087a4:	3710      	adds	r7, #16
 80087a6:	46bd      	mov	sp, r7
 80087a8:	bd80      	pop	{r7, pc}

080087aa <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80087aa:	b580      	push	{r7, lr}
 80087ac:	b082      	sub	sp, #8
 80087ae:	af00      	add	r7, sp, #0
 80087b0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d101      	bne.n	80087bc <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80087b8:	2301      	movs	r3, #1
 80087ba:	e049      	b.n	8008850 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80087c2:	b2db      	uxtb	r3, r3
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d106      	bne.n	80087d6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	2200      	movs	r2, #0
 80087cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80087d0:	6878      	ldr	r0, [r7, #4]
 80087d2:	f7f8 fd65 	bl	80012a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	2202      	movs	r2, #2
 80087da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681a      	ldr	r2, [r3, #0]
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	3304      	adds	r3, #4
 80087e6:	4619      	mov	r1, r3
 80087e8:	4610      	mov	r0, r2
 80087ea:	f000 fb0f 	bl	8008e0c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	2201      	movs	r2, #1
 80087f2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	2201      	movs	r2, #1
 80087fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	2201      	movs	r2, #1
 8008802:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	2201      	movs	r2, #1
 800880a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	2201      	movs	r2, #1
 8008812:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	2201      	movs	r2, #1
 800881a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	2201      	movs	r2, #1
 8008822:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	2201      	movs	r2, #1
 800882a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	2201      	movs	r2, #1
 8008832:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	2201      	movs	r2, #1
 800883a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	2201      	movs	r2, #1
 8008842:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	2201      	movs	r2, #1
 800884a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800884e:	2300      	movs	r3, #0
}
 8008850:	4618      	mov	r0, r3
 8008852:	3708      	adds	r7, #8
 8008854:	46bd      	mov	sp, r7
 8008856:	bd80      	pop	{r7, pc}

08008858 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008858:	b480      	push	{r7}
 800885a:	b085      	sub	sp, #20
 800885c:	af00      	add	r7, sp, #0
 800885e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008866:	b2db      	uxtb	r3, r3
 8008868:	2b01      	cmp	r3, #1
 800886a:	d001      	beq.n	8008870 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800886c:	2301      	movs	r3, #1
 800886e:	e04f      	b.n	8008910 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	2202      	movs	r2, #2
 8008874:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	68da      	ldr	r2, [r3, #12]
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	f042 0201 	orr.w	r2, r2, #1
 8008886:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	4a23      	ldr	r2, [pc, #140]	; (800891c <HAL_TIM_Base_Start_IT+0xc4>)
 800888e:	4293      	cmp	r3, r2
 8008890:	d01d      	beq.n	80088ce <HAL_TIM_Base_Start_IT+0x76>
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800889a:	d018      	beq.n	80088ce <HAL_TIM_Base_Start_IT+0x76>
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	4a1f      	ldr	r2, [pc, #124]	; (8008920 <HAL_TIM_Base_Start_IT+0xc8>)
 80088a2:	4293      	cmp	r3, r2
 80088a4:	d013      	beq.n	80088ce <HAL_TIM_Base_Start_IT+0x76>
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	4a1e      	ldr	r2, [pc, #120]	; (8008924 <HAL_TIM_Base_Start_IT+0xcc>)
 80088ac:	4293      	cmp	r3, r2
 80088ae:	d00e      	beq.n	80088ce <HAL_TIM_Base_Start_IT+0x76>
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	4a1c      	ldr	r2, [pc, #112]	; (8008928 <HAL_TIM_Base_Start_IT+0xd0>)
 80088b6:	4293      	cmp	r3, r2
 80088b8:	d009      	beq.n	80088ce <HAL_TIM_Base_Start_IT+0x76>
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	4a1b      	ldr	r2, [pc, #108]	; (800892c <HAL_TIM_Base_Start_IT+0xd4>)
 80088c0:	4293      	cmp	r3, r2
 80088c2:	d004      	beq.n	80088ce <HAL_TIM_Base_Start_IT+0x76>
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	4a19      	ldr	r2, [pc, #100]	; (8008930 <HAL_TIM_Base_Start_IT+0xd8>)
 80088ca:	4293      	cmp	r3, r2
 80088cc:	d115      	bne.n	80088fa <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	689a      	ldr	r2, [r3, #8]
 80088d4:	4b17      	ldr	r3, [pc, #92]	; (8008934 <HAL_TIM_Base_Start_IT+0xdc>)
 80088d6:	4013      	ands	r3, r2
 80088d8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	2b06      	cmp	r3, #6
 80088de:	d015      	beq.n	800890c <HAL_TIM_Base_Start_IT+0xb4>
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80088e6:	d011      	beq.n	800890c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	681a      	ldr	r2, [r3, #0]
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	f042 0201 	orr.w	r2, r2, #1
 80088f6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80088f8:	e008      	b.n	800890c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	681a      	ldr	r2, [r3, #0]
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	f042 0201 	orr.w	r2, r2, #1
 8008908:	601a      	str	r2, [r3, #0]
 800890a:	e000      	b.n	800890e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800890c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800890e:	2300      	movs	r3, #0
}
 8008910:	4618      	mov	r0, r3
 8008912:	3714      	adds	r7, #20
 8008914:	46bd      	mov	sp, r7
 8008916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800891a:	4770      	bx	lr
 800891c:	40010000 	.word	0x40010000
 8008920:	40000400 	.word	0x40000400
 8008924:	40000800 	.word	0x40000800
 8008928:	40000c00 	.word	0x40000c00
 800892c:	40010400 	.word	0x40010400
 8008930:	40001800 	.word	0x40001800
 8008934:	00010007 	.word	0x00010007

08008938 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8008938:	b480      	push	{r7}
 800893a:	b083      	sub	sp, #12
 800893c:	af00      	add	r7, sp, #0
 800893e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	68da      	ldr	r2, [r3, #12]
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	f022 0201 	bic.w	r2, r2, #1
 800894e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	6a1a      	ldr	r2, [r3, #32]
 8008956:	f241 1311 	movw	r3, #4369	; 0x1111
 800895a:	4013      	ands	r3, r2
 800895c:	2b00      	cmp	r3, #0
 800895e:	d10f      	bne.n	8008980 <HAL_TIM_Base_Stop_IT+0x48>
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	6a1a      	ldr	r2, [r3, #32]
 8008966:	f240 4344 	movw	r3, #1092	; 0x444
 800896a:	4013      	ands	r3, r2
 800896c:	2b00      	cmp	r3, #0
 800896e:	d107      	bne.n	8008980 <HAL_TIM_Base_Stop_IT+0x48>
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	681a      	ldr	r2, [r3, #0]
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	f022 0201 	bic.w	r2, r2, #1
 800897e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	2201      	movs	r2, #1
 8008984:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8008988:	2300      	movs	r3, #0
}
 800898a:	4618      	mov	r0, r3
 800898c:	370c      	adds	r7, #12
 800898e:	46bd      	mov	sp, r7
 8008990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008994:	4770      	bx	lr

08008996 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008996:	b580      	push	{r7, lr}
 8008998:	b082      	sub	sp, #8
 800899a:	af00      	add	r7, sp, #0
 800899c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	691b      	ldr	r3, [r3, #16]
 80089a4:	f003 0302 	and.w	r3, r3, #2
 80089a8:	2b02      	cmp	r3, #2
 80089aa:	d122      	bne.n	80089f2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	68db      	ldr	r3, [r3, #12]
 80089b2:	f003 0302 	and.w	r3, r3, #2
 80089b6:	2b02      	cmp	r3, #2
 80089b8:	d11b      	bne.n	80089f2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	f06f 0202 	mvn.w	r2, #2
 80089c2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	2201      	movs	r2, #1
 80089c8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	699b      	ldr	r3, [r3, #24]
 80089d0:	f003 0303 	and.w	r3, r3, #3
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d003      	beq.n	80089e0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80089d8:	6878      	ldr	r0, [r7, #4]
 80089da:	f000 f9f9 	bl	8008dd0 <HAL_TIM_IC_CaptureCallback>
 80089de:	e005      	b.n	80089ec <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80089e0:	6878      	ldr	r0, [r7, #4]
 80089e2:	f000 f9eb 	bl	8008dbc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80089e6:	6878      	ldr	r0, [r7, #4]
 80089e8:	f000 f9fc 	bl	8008de4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	2200      	movs	r2, #0
 80089f0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	691b      	ldr	r3, [r3, #16]
 80089f8:	f003 0304 	and.w	r3, r3, #4
 80089fc:	2b04      	cmp	r3, #4
 80089fe:	d122      	bne.n	8008a46 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	68db      	ldr	r3, [r3, #12]
 8008a06:	f003 0304 	and.w	r3, r3, #4
 8008a0a:	2b04      	cmp	r3, #4
 8008a0c:	d11b      	bne.n	8008a46 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	f06f 0204 	mvn.w	r2, #4
 8008a16:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	2202      	movs	r2, #2
 8008a1c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	699b      	ldr	r3, [r3, #24]
 8008a24:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d003      	beq.n	8008a34 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008a2c:	6878      	ldr	r0, [r7, #4]
 8008a2e:	f000 f9cf 	bl	8008dd0 <HAL_TIM_IC_CaptureCallback>
 8008a32:	e005      	b.n	8008a40 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008a34:	6878      	ldr	r0, [r7, #4]
 8008a36:	f000 f9c1 	bl	8008dbc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008a3a:	6878      	ldr	r0, [r7, #4]
 8008a3c:	f000 f9d2 	bl	8008de4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	2200      	movs	r2, #0
 8008a44:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	691b      	ldr	r3, [r3, #16]
 8008a4c:	f003 0308 	and.w	r3, r3, #8
 8008a50:	2b08      	cmp	r3, #8
 8008a52:	d122      	bne.n	8008a9a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	68db      	ldr	r3, [r3, #12]
 8008a5a:	f003 0308 	and.w	r3, r3, #8
 8008a5e:	2b08      	cmp	r3, #8
 8008a60:	d11b      	bne.n	8008a9a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	f06f 0208 	mvn.w	r2, #8
 8008a6a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	2204      	movs	r2, #4
 8008a70:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	69db      	ldr	r3, [r3, #28]
 8008a78:	f003 0303 	and.w	r3, r3, #3
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d003      	beq.n	8008a88 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008a80:	6878      	ldr	r0, [r7, #4]
 8008a82:	f000 f9a5 	bl	8008dd0 <HAL_TIM_IC_CaptureCallback>
 8008a86:	e005      	b.n	8008a94 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008a88:	6878      	ldr	r0, [r7, #4]
 8008a8a:	f000 f997 	bl	8008dbc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008a8e:	6878      	ldr	r0, [r7, #4]
 8008a90:	f000 f9a8 	bl	8008de4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	2200      	movs	r2, #0
 8008a98:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	691b      	ldr	r3, [r3, #16]
 8008aa0:	f003 0310 	and.w	r3, r3, #16
 8008aa4:	2b10      	cmp	r3, #16
 8008aa6:	d122      	bne.n	8008aee <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	68db      	ldr	r3, [r3, #12]
 8008aae:	f003 0310 	and.w	r3, r3, #16
 8008ab2:	2b10      	cmp	r3, #16
 8008ab4:	d11b      	bne.n	8008aee <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	f06f 0210 	mvn.w	r2, #16
 8008abe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	2208      	movs	r2, #8
 8008ac4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	69db      	ldr	r3, [r3, #28]
 8008acc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d003      	beq.n	8008adc <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008ad4:	6878      	ldr	r0, [r7, #4]
 8008ad6:	f000 f97b 	bl	8008dd0 <HAL_TIM_IC_CaptureCallback>
 8008ada:	e005      	b.n	8008ae8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008adc:	6878      	ldr	r0, [r7, #4]
 8008ade:	f000 f96d 	bl	8008dbc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ae2:	6878      	ldr	r0, [r7, #4]
 8008ae4:	f000 f97e 	bl	8008de4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2200      	movs	r2, #0
 8008aec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	691b      	ldr	r3, [r3, #16]
 8008af4:	f003 0301 	and.w	r3, r3, #1
 8008af8:	2b01      	cmp	r3, #1
 8008afa:	d10e      	bne.n	8008b1a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	68db      	ldr	r3, [r3, #12]
 8008b02:	f003 0301 	and.w	r3, r3, #1
 8008b06:	2b01      	cmp	r3, #1
 8008b08:	d107      	bne.n	8008b1a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	f06f 0201 	mvn.w	r2, #1
 8008b12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008b14:	6878      	ldr	r0, [r7, #4]
 8008b16:	f7f8 fb6b 	bl	80011f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	691b      	ldr	r3, [r3, #16]
 8008b20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b24:	2b80      	cmp	r3, #128	; 0x80
 8008b26:	d10e      	bne.n	8008b46 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	68db      	ldr	r3, [r3, #12]
 8008b2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b32:	2b80      	cmp	r3, #128	; 0x80
 8008b34:	d107      	bne.n	8008b46 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008b3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008b40:	6878      	ldr	r0, [r7, #4]
 8008b42:	f000 fb2d 	bl	80091a0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	691b      	ldr	r3, [r3, #16]
 8008b4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008b50:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008b54:	d10e      	bne.n	8008b74 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	68db      	ldr	r3, [r3, #12]
 8008b5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b60:	2b80      	cmp	r3, #128	; 0x80
 8008b62:	d107      	bne.n	8008b74 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008b6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008b6e:	6878      	ldr	r0, [r7, #4]
 8008b70:	f000 fb20 	bl	80091b4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	691b      	ldr	r3, [r3, #16]
 8008b7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b7e:	2b40      	cmp	r3, #64	; 0x40
 8008b80:	d10e      	bne.n	8008ba0 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	68db      	ldr	r3, [r3, #12]
 8008b88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b8c:	2b40      	cmp	r3, #64	; 0x40
 8008b8e:	d107      	bne.n	8008ba0 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008b98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008b9a:	6878      	ldr	r0, [r7, #4]
 8008b9c:	f000 f92c 	bl	8008df8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	691b      	ldr	r3, [r3, #16]
 8008ba6:	f003 0320 	and.w	r3, r3, #32
 8008baa:	2b20      	cmp	r3, #32
 8008bac:	d10e      	bne.n	8008bcc <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	68db      	ldr	r3, [r3, #12]
 8008bb4:	f003 0320 	and.w	r3, r3, #32
 8008bb8:	2b20      	cmp	r3, #32
 8008bba:	d107      	bne.n	8008bcc <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	f06f 0220 	mvn.w	r2, #32
 8008bc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008bc6:	6878      	ldr	r0, [r7, #4]
 8008bc8:	f000 fae0 	bl	800918c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008bcc:	bf00      	nop
 8008bce:	3708      	adds	r7, #8
 8008bd0:	46bd      	mov	sp, r7
 8008bd2:	bd80      	pop	{r7, pc}

08008bd4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008bd4:	b580      	push	{r7, lr}
 8008bd6:	b084      	sub	sp, #16
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	6078      	str	r0, [r7, #4]
 8008bdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008be4:	2b01      	cmp	r3, #1
 8008be6:	d101      	bne.n	8008bec <HAL_TIM_ConfigClockSource+0x18>
 8008be8:	2302      	movs	r3, #2
 8008bea:	e0db      	b.n	8008da4 <HAL_TIM_ConfigClockSource+0x1d0>
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	2201      	movs	r2, #1
 8008bf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	2202      	movs	r2, #2
 8008bf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	689b      	ldr	r3, [r3, #8]
 8008c02:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008c04:	68fa      	ldr	r2, [r7, #12]
 8008c06:	4b69      	ldr	r3, [pc, #420]	; (8008dac <HAL_TIM_ConfigClockSource+0x1d8>)
 8008c08:	4013      	ands	r3, r2
 8008c0a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008c12:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	68fa      	ldr	r2, [r7, #12]
 8008c1a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008c1c:	683b      	ldr	r3, [r7, #0]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	4a63      	ldr	r2, [pc, #396]	; (8008db0 <HAL_TIM_ConfigClockSource+0x1dc>)
 8008c22:	4293      	cmp	r3, r2
 8008c24:	f000 80a9 	beq.w	8008d7a <HAL_TIM_ConfigClockSource+0x1a6>
 8008c28:	4a61      	ldr	r2, [pc, #388]	; (8008db0 <HAL_TIM_ConfigClockSource+0x1dc>)
 8008c2a:	4293      	cmp	r3, r2
 8008c2c:	f200 80ae 	bhi.w	8008d8c <HAL_TIM_ConfigClockSource+0x1b8>
 8008c30:	4a60      	ldr	r2, [pc, #384]	; (8008db4 <HAL_TIM_ConfigClockSource+0x1e0>)
 8008c32:	4293      	cmp	r3, r2
 8008c34:	f000 80a1 	beq.w	8008d7a <HAL_TIM_ConfigClockSource+0x1a6>
 8008c38:	4a5e      	ldr	r2, [pc, #376]	; (8008db4 <HAL_TIM_ConfigClockSource+0x1e0>)
 8008c3a:	4293      	cmp	r3, r2
 8008c3c:	f200 80a6 	bhi.w	8008d8c <HAL_TIM_ConfigClockSource+0x1b8>
 8008c40:	4a5d      	ldr	r2, [pc, #372]	; (8008db8 <HAL_TIM_ConfigClockSource+0x1e4>)
 8008c42:	4293      	cmp	r3, r2
 8008c44:	f000 8099 	beq.w	8008d7a <HAL_TIM_ConfigClockSource+0x1a6>
 8008c48:	4a5b      	ldr	r2, [pc, #364]	; (8008db8 <HAL_TIM_ConfigClockSource+0x1e4>)
 8008c4a:	4293      	cmp	r3, r2
 8008c4c:	f200 809e 	bhi.w	8008d8c <HAL_TIM_ConfigClockSource+0x1b8>
 8008c50:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8008c54:	f000 8091 	beq.w	8008d7a <HAL_TIM_ConfigClockSource+0x1a6>
 8008c58:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8008c5c:	f200 8096 	bhi.w	8008d8c <HAL_TIM_ConfigClockSource+0x1b8>
 8008c60:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008c64:	f000 8089 	beq.w	8008d7a <HAL_TIM_ConfigClockSource+0x1a6>
 8008c68:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008c6c:	f200 808e 	bhi.w	8008d8c <HAL_TIM_ConfigClockSource+0x1b8>
 8008c70:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008c74:	d03e      	beq.n	8008cf4 <HAL_TIM_ConfigClockSource+0x120>
 8008c76:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008c7a:	f200 8087 	bhi.w	8008d8c <HAL_TIM_ConfigClockSource+0x1b8>
 8008c7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c82:	f000 8085 	beq.w	8008d90 <HAL_TIM_ConfigClockSource+0x1bc>
 8008c86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c8a:	d87f      	bhi.n	8008d8c <HAL_TIM_ConfigClockSource+0x1b8>
 8008c8c:	2b70      	cmp	r3, #112	; 0x70
 8008c8e:	d01a      	beq.n	8008cc6 <HAL_TIM_ConfigClockSource+0xf2>
 8008c90:	2b70      	cmp	r3, #112	; 0x70
 8008c92:	d87b      	bhi.n	8008d8c <HAL_TIM_ConfigClockSource+0x1b8>
 8008c94:	2b60      	cmp	r3, #96	; 0x60
 8008c96:	d050      	beq.n	8008d3a <HAL_TIM_ConfigClockSource+0x166>
 8008c98:	2b60      	cmp	r3, #96	; 0x60
 8008c9a:	d877      	bhi.n	8008d8c <HAL_TIM_ConfigClockSource+0x1b8>
 8008c9c:	2b50      	cmp	r3, #80	; 0x50
 8008c9e:	d03c      	beq.n	8008d1a <HAL_TIM_ConfigClockSource+0x146>
 8008ca0:	2b50      	cmp	r3, #80	; 0x50
 8008ca2:	d873      	bhi.n	8008d8c <HAL_TIM_ConfigClockSource+0x1b8>
 8008ca4:	2b40      	cmp	r3, #64	; 0x40
 8008ca6:	d058      	beq.n	8008d5a <HAL_TIM_ConfigClockSource+0x186>
 8008ca8:	2b40      	cmp	r3, #64	; 0x40
 8008caa:	d86f      	bhi.n	8008d8c <HAL_TIM_ConfigClockSource+0x1b8>
 8008cac:	2b30      	cmp	r3, #48	; 0x30
 8008cae:	d064      	beq.n	8008d7a <HAL_TIM_ConfigClockSource+0x1a6>
 8008cb0:	2b30      	cmp	r3, #48	; 0x30
 8008cb2:	d86b      	bhi.n	8008d8c <HAL_TIM_ConfigClockSource+0x1b8>
 8008cb4:	2b20      	cmp	r3, #32
 8008cb6:	d060      	beq.n	8008d7a <HAL_TIM_ConfigClockSource+0x1a6>
 8008cb8:	2b20      	cmp	r3, #32
 8008cba:	d867      	bhi.n	8008d8c <HAL_TIM_ConfigClockSource+0x1b8>
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d05c      	beq.n	8008d7a <HAL_TIM_ConfigClockSource+0x1a6>
 8008cc0:	2b10      	cmp	r3, #16
 8008cc2:	d05a      	beq.n	8008d7a <HAL_TIM_ConfigClockSource+0x1a6>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8008cc4:	e062      	b.n	8008d8c <HAL_TIM_ConfigClockSource+0x1b8>
      TIM_ETR_SetConfig(htim->Instance,
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	6818      	ldr	r0, [r3, #0]
 8008cca:	683b      	ldr	r3, [r7, #0]
 8008ccc:	6899      	ldr	r1, [r3, #8]
 8008cce:	683b      	ldr	r3, [r7, #0]
 8008cd0:	685a      	ldr	r2, [r3, #4]
 8008cd2:	683b      	ldr	r3, [r7, #0]
 8008cd4:	68db      	ldr	r3, [r3, #12]
 8008cd6:	f000 f9b1 	bl	800903c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	689b      	ldr	r3, [r3, #8]
 8008ce0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008ce8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	68fa      	ldr	r2, [r7, #12]
 8008cf0:	609a      	str	r2, [r3, #8]
      break;
 8008cf2:	e04e      	b.n	8008d92 <HAL_TIM_ConfigClockSource+0x1be>
      TIM_ETR_SetConfig(htim->Instance,
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	6818      	ldr	r0, [r3, #0]
 8008cf8:	683b      	ldr	r3, [r7, #0]
 8008cfa:	6899      	ldr	r1, [r3, #8]
 8008cfc:	683b      	ldr	r3, [r7, #0]
 8008cfe:	685a      	ldr	r2, [r3, #4]
 8008d00:	683b      	ldr	r3, [r7, #0]
 8008d02:	68db      	ldr	r3, [r3, #12]
 8008d04:	f000 f99a 	bl	800903c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	689a      	ldr	r2, [r3, #8]
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008d16:	609a      	str	r2, [r3, #8]
      break;
 8008d18:	e03b      	b.n	8008d92 <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	6818      	ldr	r0, [r3, #0]
 8008d1e:	683b      	ldr	r3, [r7, #0]
 8008d20:	6859      	ldr	r1, [r3, #4]
 8008d22:	683b      	ldr	r3, [r7, #0]
 8008d24:	68db      	ldr	r3, [r3, #12]
 8008d26:	461a      	mov	r2, r3
 8008d28:	f000 f90a 	bl	8008f40 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	2150      	movs	r1, #80	; 0x50
 8008d32:	4618      	mov	r0, r3
 8008d34:	f000 f964 	bl	8009000 <TIM_ITRx_SetConfig>
      break;
 8008d38:	e02b      	b.n	8008d92 <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	6818      	ldr	r0, [r3, #0]
 8008d3e:	683b      	ldr	r3, [r7, #0]
 8008d40:	6859      	ldr	r1, [r3, #4]
 8008d42:	683b      	ldr	r3, [r7, #0]
 8008d44:	68db      	ldr	r3, [r3, #12]
 8008d46:	461a      	mov	r2, r3
 8008d48:	f000 f929 	bl	8008f9e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	2160      	movs	r1, #96	; 0x60
 8008d52:	4618      	mov	r0, r3
 8008d54:	f000 f954 	bl	8009000 <TIM_ITRx_SetConfig>
      break;
 8008d58:	e01b      	b.n	8008d92 <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	6818      	ldr	r0, [r3, #0]
 8008d5e:	683b      	ldr	r3, [r7, #0]
 8008d60:	6859      	ldr	r1, [r3, #4]
 8008d62:	683b      	ldr	r3, [r7, #0]
 8008d64:	68db      	ldr	r3, [r3, #12]
 8008d66:	461a      	mov	r2, r3
 8008d68:	f000 f8ea 	bl	8008f40 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	2140      	movs	r1, #64	; 0x40
 8008d72:	4618      	mov	r0, r3
 8008d74:	f000 f944 	bl	8009000 <TIM_ITRx_SetConfig>
      break;
 8008d78:	e00b      	b.n	8008d92 <HAL_TIM_ConfigClockSource+0x1be>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681a      	ldr	r2, [r3, #0]
 8008d7e:	683b      	ldr	r3, [r7, #0]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	4619      	mov	r1, r3
 8008d84:	4610      	mov	r0, r2
 8008d86:	f000 f93b 	bl	8009000 <TIM_ITRx_SetConfig>
        break;
 8008d8a:	e002      	b.n	8008d92 <HAL_TIM_ConfigClockSource+0x1be>
      break;
 8008d8c:	bf00      	nop
 8008d8e:	e000      	b.n	8008d92 <HAL_TIM_ConfigClockSource+0x1be>
      break;
 8008d90:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	2201      	movs	r2, #1
 8008d96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	2200      	movs	r2, #0
 8008d9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008da2:	2300      	movs	r3, #0
}
 8008da4:	4618      	mov	r0, r3
 8008da6:	3710      	adds	r7, #16
 8008da8:	46bd      	mov	sp, r7
 8008daa:	bd80      	pop	{r7, pc}
 8008dac:	ffceff88 	.word	0xffceff88
 8008db0:	00100040 	.word	0x00100040
 8008db4:	00100030 	.word	0x00100030
 8008db8:	00100020 	.word	0x00100020

08008dbc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008dbc:	b480      	push	{r7}
 8008dbe:	b083      	sub	sp, #12
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008dc4:	bf00      	nop
 8008dc6:	370c      	adds	r7, #12
 8008dc8:	46bd      	mov	sp, r7
 8008dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dce:	4770      	bx	lr

08008dd0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008dd0:	b480      	push	{r7}
 8008dd2:	b083      	sub	sp, #12
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008dd8:	bf00      	nop
 8008dda:	370c      	adds	r7, #12
 8008ddc:	46bd      	mov	sp, r7
 8008dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de2:	4770      	bx	lr

08008de4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008de4:	b480      	push	{r7}
 8008de6:	b083      	sub	sp, #12
 8008de8:	af00      	add	r7, sp, #0
 8008dea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008dec:	bf00      	nop
 8008dee:	370c      	adds	r7, #12
 8008df0:	46bd      	mov	sp, r7
 8008df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df6:	4770      	bx	lr

08008df8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008df8:	b480      	push	{r7}
 8008dfa:	b083      	sub	sp, #12
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008e00:	bf00      	nop
 8008e02:	370c      	adds	r7, #12
 8008e04:	46bd      	mov	sp, r7
 8008e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e0a:	4770      	bx	lr

08008e0c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008e0c:	b480      	push	{r7}
 8008e0e:	b085      	sub	sp, #20
 8008e10:	af00      	add	r7, sp, #0
 8008e12:	6078      	str	r0, [r7, #4]
 8008e14:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	4a40      	ldr	r2, [pc, #256]	; (8008f20 <TIM_Base_SetConfig+0x114>)
 8008e20:	4293      	cmp	r3, r2
 8008e22:	d013      	beq.n	8008e4c <TIM_Base_SetConfig+0x40>
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e2a:	d00f      	beq.n	8008e4c <TIM_Base_SetConfig+0x40>
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	4a3d      	ldr	r2, [pc, #244]	; (8008f24 <TIM_Base_SetConfig+0x118>)
 8008e30:	4293      	cmp	r3, r2
 8008e32:	d00b      	beq.n	8008e4c <TIM_Base_SetConfig+0x40>
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	4a3c      	ldr	r2, [pc, #240]	; (8008f28 <TIM_Base_SetConfig+0x11c>)
 8008e38:	4293      	cmp	r3, r2
 8008e3a:	d007      	beq.n	8008e4c <TIM_Base_SetConfig+0x40>
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	4a3b      	ldr	r2, [pc, #236]	; (8008f2c <TIM_Base_SetConfig+0x120>)
 8008e40:	4293      	cmp	r3, r2
 8008e42:	d003      	beq.n	8008e4c <TIM_Base_SetConfig+0x40>
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	4a3a      	ldr	r2, [pc, #232]	; (8008f30 <TIM_Base_SetConfig+0x124>)
 8008e48:	4293      	cmp	r3, r2
 8008e4a:	d108      	bne.n	8008e5e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e52:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008e54:	683b      	ldr	r3, [r7, #0]
 8008e56:	685b      	ldr	r3, [r3, #4]
 8008e58:	68fa      	ldr	r2, [r7, #12]
 8008e5a:	4313      	orrs	r3, r2
 8008e5c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	4a2f      	ldr	r2, [pc, #188]	; (8008f20 <TIM_Base_SetConfig+0x114>)
 8008e62:	4293      	cmp	r3, r2
 8008e64:	d01f      	beq.n	8008ea6 <TIM_Base_SetConfig+0x9a>
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e6c:	d01b      	beq.n	8008ea6 <TIM_Base_SetConfig+0x9a>
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	4a2c      	ldr	r2, [pc, #176]	; (8008f24 <TIM_Base_SetConfig+0x118>)
 8008e72:	4293      	cmp	r3, r2
 8008e74:	d017      	beq.n	8008ea6 <TIM_Base_SetConfig+0x9a>
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	4a2b      	ldr	r2, [pc, #172]	; (8008f28 <TIM_Base_SetConfig+0x11c>)
 8008e7a:	4293      	cmp	r3, r2
 8008e7c:	d013      	beq.n	8008ea6 <TIM_Base_SetConfig+0x9a>
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	4a2a      	ldr	r2, [pc, #168]	; (8008f2c <TIM_Base_SetConfig+0x120>)
 8008e82:	4293      	cmp	r3, r2
 8008e84:	d00f      	beq.n	8008ea6 <TIM_Base_SetConfig+0x9a>
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	4a29      	ldr	r2, [pc, #164]	; (8008f30 <TIM_Base_SetConfig+0x124>)
 8008e8a:	4293      	cmp	r3, r2
 8008e8c:	d00b      	beq.n	8008ea6 <TIM_Base_SetConfig+0x9a>
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	4a28      	ldr	r2, [pc, #160]	; (8008f34 <TIM_Base_SetConfig+0x128>)
 8008e92:	4293      	cmp	r3, r2
 8008e94:	d007      	beq.n	8008ea6 <TIM_Base_SetConfig+0x9a>
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	4a27      	ldr	r2, [pc, #156]	; (8008f38 <TIM_Base_SetConfig+0x12c>)
 8008e9a:	4293      	cmp	r3, r2
 8008e9c:	d003      	beq.n	8008ea6 <TIM_Base_SetConfig+0x9a>
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	4a26      	ldr	r2, [pc, #152]	; (8008f3c <TIM_Base_SetConfig+0x130>)
 8008ea2:	4293      	cmp	r3, r2
 8008ea4:	d108      	bne.n	8008eb8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008eac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	68db      	ldr	r3, [r3, #12]
 8008eb2:	68fa      	ldr	r2, [r7, #12]
 8008eb4:	4313      	orrs	r3, r2
 8008eb6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008ebe:	683b      	ldr	r3, [r7, #0]
 8008ec0:	695b      	ldr	r3, [r3, #20]
 8008ec2:	4313      	orrs	r3, r2
 8008ec4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	68fa      	ldr	r2, [r7, #12]
 8008eca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008ecc:	683b      	ldr	r3, [r7, #0]
 8008ece:	689a      	ldr	r2, [r3, #8]
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008ed4:	683b      	ldr	r3, [r7, #0]
 8008ed6:	681a      	ldr	r2, [r3, #0]
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	4a10      	ldr	r2, [pc, #64]	; (8008f20 <TIM_Base_SetConfig+0x114>)
 8008ee0:	4293      	cmp	r3, r2
 8008ee2:	d00f      	beq.n	8008f04 <TIM_Base_SetConfig+0xf8>
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	4a12      	ldr	r2, [pc, #72]	; (8008f30 <TIM_Base_SetConfig+0x124>)
 8008ee8:	4293      	cmp	r3, r2
 8008eea:	d00b      	beq.n	8008f04 <TIM_Base_SetConfig+0xf8>
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	4a11      	ldr	r2, [pc, #68]	; (8008f34 <TIM_Base_SetConfig+0x128>)
 8008ef0:	4293      	cmp	r3, r2
 8008ef2:	d007      	beq.n	8008f04 <TIM_Base_SetConfig+0xf8>
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	4a10      	ldr	r2, [pc, #64]	; (8008f38 <TIM_Base_SetConfig+0x12c>)
 8008ef8:	4293      	cmp	r3, r2
 8008efa:	d003      	beq.n	8008f04 <TIM_Base_SetConfig+0xf8>
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	4a0f      	ldr	r2, [pc, #60]	; (8008f3c <TIM_Base_SetConfig+0x130>)
 8008f00:	4293      	cmp	r3, r2
 8008f02:	d103      	bne.n	8008f0c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008f04:	683b      	ldr	r3, [r7, #0]
 8008f06:	691a      	ldr	r2, [r3, #16]
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	2201      	movs	r2, #1
 8008f10:	615a      	str	r2, [r3, #20]
}
 8008f12:	bf00      	nop
 8008f14:	3714      	adds	r7, #20
 8008f16:	46bd      	mov	sp, r7
 8008f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f1c:	4770      	bx	lr
 8008f1e:	bf00      	nop
 8008f20:	40010000 	.word	0x40010000
 8008f24:	40000400 	.word	0x40000400
 8008f28:	40000800 	.word	0x40000800
 8008f2c:	40000c00 	.word	0x40000c00
 8008f30:	40010400 	.word	0x40010400
 8008f34:	40014000 	.word	0x40014000
 8008f38:	40014400 	.word	0x40014400
 8008f3c:	40014800 	.word	0x40014800

08008f40 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008f40:	b480      	push	{r7}
 8008f42:	b087      	sub	sp, #28
 8008f44:	af00      	add	r7, sp, #0
 8008f46:	60f8      	str	r0, [r7, #12]
 8008f48:	60b9      	str	r1, [r7, #8]
 8008f4a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	6a1b      	ldr	r3, [r3, #32]
 8008f50:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	6a1b      	ldr	r3, [r3, #32]
 8008f56:	f023 0201 	bic.w	r2, r3, #1
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	699b      	ldr	r3, [r3, #24]
 8008f62:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008f64:	693b      	ldr	r3, [r7, #16]
 8008f66:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008f6a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	011b      	lsls	r3, r3, #4
 8008f70:	693a      	ldr	r2, [r7, #16]
 8008f72:	4313      	orrs	r3, r2
 8008f74:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008f76:	697b      	ldr	r3, [r7, #20]
 8008f78:	f023 030a 	bic.w	r3, r3, #10
 8008f7c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008f7e:	697a      	ldr	r2, [r7, #20]
 8008f80:	68bb      	ldr	r3, [r7, #8]
 8008f82:	4313      	orrs	r3, r2
 8008f84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	693a      	ldr	r2, [r7, #16]
 8008f8a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	697a      	ldr	r2, [r7, #20]
 8008f90:	621a      	str	r2, [r3, #32]
}
 8008f92:	bf00      	nop
 8008f94:	371c      	adds	r7, #28
 8008f96:	46bd      	mov	sp, r7
 8008f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f9c:	4770      	bx	lr

08008f9e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008f9e:	b480      	push	{r7}
 8008fa0:	b087      	sub	sp, #28
 8008fa2:	af00      	add	r7, sp, #0
 8008fa4:	60f8      	str	r0, [r7, #12]
 8008fa6:	60b9      	str	r1, [r7, #8]
 8008fa8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	6a1b      	ldr	r3, [r3, #32]
 8008fae:	f023 0210 	bic.w	r2, r3, #16
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	699b      	ldr	r3, [r3, #24]
 8008fba:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	6a1b      	ldr	r3, [r3, #32]
 8008fc0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008fc2:	697b      	ldr	r3, [r7, #20]
 8008fc4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008fc8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	031b      	lsls	r3, r3, #12
 8008fce:	697a      	ldr	r2, [r7, #20]
 8008fd0:	4313      	orrs	r3, r2
 8008fd2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008fd4:	693b      	ldr	r3, [r7, #16]
 8008fd6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008fda:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008fdc:	68bb      	ldr	r3, [r7, #8]
 8008fde:	011b      	lsls	r3, r3, #4
 8008fe0:	693a      	ldr	r2, [r7, #16]
 8008fe2:	4313      	orrs	r3, r2
 8008fe4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	697a      	ldr	r2, [r7, #20]
 8008fea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	693a      	ldr	r2, [r7, #16]
 8008ff0:	621a      	str	r2, [r3, #32]
}
 8008ff2:	bf00      	nop
 8008ff4:	371c      	adds	r7, #28
 8008ff6:	46bd      	mov	sp, r7
 8008ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ffc:	4770      	bx	lr
	...

08009000 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009000:	b480      	push	{r7}
 8009002:	b085      	sub	sp, #20
 8009004:	af00      	add	r7, sp, #0
 8009006:	6078      	str	r0, [r7, #4]
 8009008:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	689b      	ldr	r3, [r3, #8]
 800900e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009010:	68fa      	ldr	r2, [r7, #12]
 8009012:	4b09      	ldr	r3, [pc, #36]	; (8009038 <TIM_ITRx_SetConfig+0x38>)
 8009014:	4013      	ands	r3, r2
 8009016:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009018:	683a      	ldr	r2, [r7, #0]
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	4313      	orrs	r3, r2
 800901e:	f043 0307 	orr.w	r3, r3, #7
 8009022:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	68fa      	ldr	r2, [r7, #12]
 8009028:	609a      	str	r2, [r3, #8]
}
 800902a:	bf00      	nop
 800902c:	3714      	adds	r7, #20
 800902e:	46bd      	mov	sp, r7
 8009030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009034:	4770      	bx	lr
 8009036:	bf00      	nop
 8009038:	ffcfff8f 	.word	0xffcfff8f

0800903c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800903c:	b480      	push	{r7}
 800903e:	b087      	sub	sp, #28
 8009040:	af00      	add	r7, sp, #0
 8009042:	60f8      	str	r0, [r7, #12]
 8009044:	60b9      	str	r1, [r7, #8]
 8009046:	607a      	str	r2, [r7, #4]
 8009048:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	689b      	ldr	r3, [r3, #8]
 800904e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009050:	697b      	ldr	r3, [r7, #20]
 8009052:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009056:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009058:	683b      	ldr	r3, [r7, #0]
 800905a:	021a      	lsls	r2, r3, #8
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	431a      	orrs	r2, r3
 8009060:	68bb      	ldr	r3, [r7, #8]
 8009062:	4313      	orrs	r3, r2
 8009064:	697a      	ldr	r2, [r7, #20]
 8009066:	4313      	orrs	r3, r2
 8009068:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	697a      	ldr	r2, [r7, #20]
 800906e:	609a      	str	r2, [r3, #8]
}
 8009070:	bf00      	nop
 8009072:	371c      	adds	r7, #28
 8009074:	46bd      	mov	sp, r7
 8009076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800907a:	4770      	bx	lr

0800907c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800907c:	b480      	push	{r7}
 800907e:	b085      	sub	sp, #20
 8009080:	af00      	add	r7, sp, #0
 8009082:	6078      	str	r0, [r7, #4]
 8009084:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800908c:	2b01      	cmp	r3, #1
 800908e:	d101      	bne.n	8009094 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009090:	2302      	movs	r3, #2
 8009092:	e068      	b.n	8009166 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	2201      	movs	r2, #1
 8009098:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	2202      	movs	r2, #2
 80090a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	685b      	ldr	r3, [r3, #4]
 80090aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	689b      	ldr	r3, [r3, #8]
 80090b2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	4a2e      	ldr	r2, [pc, #184]	; (8009174 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80090ba:	4293      	cmp	r3, r2
 80090bc:	d004      	beq.n	80090c8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	4a2d      	ldr	r2, [pc, #180]	; (8009178 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80090c4:	4293      	cmp	r3, r2
 80090c6:	d108      	bne.n	80090da <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80090ce:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80090d0:	683b      	ldr	r3, [r7, #0]
 80090d2:	685b      	ldr	r3, [r3, #4]
 80090d4:	68fa      	ldr	r2, [r7, #12]
 80090d6:	4313      	orrs	r3, r2
 80090d8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80090e0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80090e2:	683b      	ldr	r3, [r7, #0]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	68fa      	ldr	r2, [r7, #12]
 80090e8:	4313      	orrs	r3, r2
 80090ea:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	68fa      	ldr	r2, [r7, #12]
 80090f2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	4a1e      	ldr	r2, [pc, #120]	; (8009174 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80090fa:	4293      	cmp	r3, r2
 80090fc:	d01d      	beq.n	800913a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009106:	d018      	beq.n	800913a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	4a1b      	ldr	r2, [pc, #108]	; (800917c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800910e:	4293      	cmp	r3, r2
 8009110:	d013      	beq.n	800913a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	4a1a      	ldr	r2, [pc, #104]	; (8009180 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009118:	4293      	cmp	r3, r2
 800911a:	d00e      	beq.n	800913a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	4a18      	ldr	r2, [pc, #96]	; (8009184 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8009122:	4293      	cmp	r3, r2
 8009124:	d009      	beq.n	800913a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	4a13      	ldr	r2, [pc, #76]	; (8009178 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800912c:	4293      	cmp	r3, r2
 800912e:	d004      	beq.n	800913a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	4a14      	ldr	r2, [pc, #80]	; (8009188 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8009136:	4293      	cmp	r3, r2
 8009138:	d10c      	bne.n	8009154 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800913a:	68bb      	ldr	r3, [r7, #8]
 800913c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009140:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009142:	683b      	ldr	r3, [r7, #0]
 8009144:	689b      	ldr	r3, [r3, #8]
 8009146:	68ba      	ldr	r2, [r7, #8]
 8009148:	4313      	orrs	r3, r2
 800914a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	68ba      	ldr	r2, [r7, #8]
 8009152:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	2201      	movs	r2, #1
 8009158:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	2200      	movs	r2, #0
 8009160:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009164:	2300      	movs	r3, #0
}
 8009166:	4618      	mov	r0, r3
 8009168:	3714      	adds	r7, #20
 800916a:	46bd      	mov	sp, r7
 800916c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009170:	4770      	bx	lr
 8009172:	bf00      	nop
 8009174:	40010000 	.word	0x40010000
 8009178:	40010400 	.word	0x40010400
 800917c:	40000400 	.word	0x40000400
 8009180:	40000800 	.word	0x40000800
 8009184:	40000c00 	.word	0x40000c00
 8009188:	40001800 	.word	0x40001800

0800918c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800918c:	b480      	push	{r7}
 800918e:	b083      	sub	sp, #12
 8009190:	af00      	add	r7, sp, #0
 8009192:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009194:	bf00      	nop
 8009196:	370c      	adds	r7, #12
 8009198:	46bd      	mov	sp, r7
 800919a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800919e:	4770      	bx	lr

080091a0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80091a0:	b480      	push	{r7}
 80091a2:	b083      	sub	sp, #12
 80091a4:	af00      	add	r7, sp, #0
 80091a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80091a8:	bf00      	nop
 80091aa:	370c      	adds	r7, #12
 80091ac:	46bd      	mov	sp, r7
 80091ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b2:	4770      	bx	lr

080091b4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80091b4:	b480      	push	{r7}
 80091b6:	b083      	sub	sp, #12
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80091bc:	bf00      	nop
 80091be:	370c      	adds	r7, #12
 80091c0:	46bd      	mov	sp, r7
 80091c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c6:	4770      	bx	lr

080091c8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80091c8:	b580      	push	{r7, lr}
 80091ca:	b082      	sub	sp, #8
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d101      	bne.n	80091da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80091d6:	2301      	movs	r3, #1
 80091d8:	e042      	b.n	8009260 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d106      	bne.n	80091f2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	2200      	movs	r2, #0
 80091e8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80091ec:	6878      	ldr	r0, [r7, #4]
 80091ee:	f7f8 f87f 	bl	80012f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	2224      	movs	r2, #36	; 0x24
 80091f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	681a      	ldr	r2, [r3, #0]
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	f022 0201 	bic.w	r2, r2, #1
 8009208:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800920a:	6878      	ldr	r0, [r7, #4]
 800920c:	f000 fb90 	bl	8009930 <UART_SetConfig>
 8009210:	4603      	mov	r3, r0
 8009212:	2b01      	cmp	r3, #1
 8009214:	d101      	bne.n	800921a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8009216:	2301      	movs	r3, #1
 8009218:	e022      	b.n	8009260 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800921e:	2b00      	cmp	r3, #0
 8009220:	d002      	beq.n	8009228 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8009222:	6878      	ldr	r0, [r7, #4]
 8009224:	f001 f8e4 	bl	800a3f0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	685a      	ldr	r2, [r3, #4]
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009236:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	689a      	ldr	r2, [r3, #8]
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009246:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	681a      	ldr	r2, [r3, #0]
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	f042 0201 	orr.w	r2, r2, #1
 8009256:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009258:	6878      	ldr	r0, [r7, #4]
 800925a:	f001 f96b 	bl	800a534 <UART_CheckIdleState>
 800925e:	4603      	mov	r3, r0
}
 8009260:	4618      	mov	r0, r3
 8009262:	3708      	adds	r7, #8
 8009264:	46bd      	mov	sp, r7
 8009266:	bd80      	pop	{r7, pc}

08009268 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009268:	b580      	push	{r7, lr}
 800926a:	b084      	sub	sp, #16
 800926c:	af00      	add	r7, sp, #0
 800926e:	60f8      	str	r0, [r7, #12]
 8009270:	60b9      	str	r1, [r7, #8]
 8009272:	4613      	mov	r3, r2
 8009274:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800927c:	2b20      	cmp	r3, #32
 800927e:	d168      	bne.n	8009352 <HAL_UART_Transmit_DMA+0xea>
  {
    if ((pData == NULL) || (Size == 0U))
 8009280:	68bb      	ldr	r3, [r7, #8]
 8009282:	2b00      	cmp	r3, #0
 8009284:	d002      	beq.n	800928c <HAL_UART_Transmit_DMA+0x24>
 8009286:	88fb      	ldrh	r3, [r7, #6]
 8009288:	2b00      	cmp	r3, #0
 800928a:	d101      	bne.n	8009290 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800928c:	2301      	movs	r3, #1
 800928e:	e061      	b.n	8009354 <HAL_UART_Transmit_DMA+0xec>
    }

    __HAL_LOCK(huart);
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009296:	2b01      	cmp	r3, #1
 8009298:	d101      	bne.n	800929e <HAL_UART_Transmit_DMA+0x36>
 800929a:	2302      	movs	r3, #2
 800929c:	e05a      	b.n	8009354 <HAL_UART_Transmit_DMA+0xec>
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	2201      	movs	r2, #1
 80092a2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	68ba      	ldr	r2, [r7, #8]
 80092aa:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	88fa      	ldrh	r2, [r7, #6]
 80092b0:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	88fa      	ldrh	r2, [r7, #6]
 80092b8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	2200      	movs	r2, #0
 80092c0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	2221      	movs	r2, #33	; 0x21
 80092c8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmatx != NULL)
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d02c      	beq.n	800932e <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80092d8:	4a20      	ldr	r2, [pc, #128]	; (800935c <HAL_UART_Transmit_DMA+0xf4>)
 80092da:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80092e0:	4a1f      	ldr	r2, [pc, #124]	; (8009360 <HAL_UART_Transmit_DMA+0xf8>)
 80092e2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80092e8:	4a1e      	ldr	r2, [pc, #120]	; (8009364 <HAL_UART_Transmit_DMA+0xfc>)
 80092ea:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80092f0:	2200      	movs	r2, #0
 80092f2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	6f98      	ldr	r0, [r3, #120]	; 0x78
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80092fc:	4619      	mov	r1, r3
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	3328      	adds	r3, #40	; 0x28
 8009304:	461a      	mov	r2, r3
 8009306:	88fb      	ldrh	r3, [r7, #6]
 8009308:	f7f8 ffee 	bl	80022e8 <HAL_DMA_Start_IT>
 800930c:	4603      	mov	r3, r0
 800930e:	2b00      	cmp	r3, #0
 8009310:	d00d      	beq.n	800932e <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	2210      	movs	r2, #16
 8009316:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	2200      	movs	r2, #0
 800931e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	2220      	movs	r2, #32
 8009326:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        return HAL_ERROR;
 800932a:	2301      	movs	r3, #1
 800932c:	e012      	b.n	8009354 <HAL_UART_Transmit_DMA+0xec>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	2240      	movs	r2, #64	; 0x40
 8009334:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	2200      	movs	r2, #0
 800933a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	689a      	ldr	r2, [r3, #8]
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800934c:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 800934e:	2300      	movs	r3, #0
 8009350:	e000      	b.n	8009354 <HAL_UART_Transmit_DMA+0xec>
  }
  else
  {
    return HAL_BUSY;
 8009352:	2302      	movs	r3, #2
  }
}
 8009354:	4618      	mov	r0, r3
 8009356:	3710      	adds	r7, #16
 8009358:	46bd      	mov	sp, r7
 800935a:	bd80      	pop	{r7, pc}
 800935c:	0800a76d 	.word	0x0800a76d
 8009360:	0800a7bd 	.word	0x0800a7bd
 8009364:	0800a7d9 	.word	0x0800a7d9

08009368 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009368:	b580      	push	{r7, lr}
 800936a:	b088      	sub	sp, #32
 800936c:	af00      	add	r7, sp, #0
 800936e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	69db      	ldr	r3, [r3, #28]
 8009376:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	689b      	ldr	r3, [r3, #8]
 8009386:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009388:	69fa      	ldr	r2, [r7, #28]
 800938a:	f640 030f 	movw	r3, #2063	; 0x80f
 800938e:	4013      	ands	r3, r2
 8009390:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8009392:	693b      	ldr	r3, [r7, #16]
 8009394:	2b00      	cmp	r3, #0
 8009396:	d118      	bne.n	80093ca <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009398:	69fb      	ldr	r3, [r7, #28]
 800939a:	f003 0320 	and.w	r3, r3, #32
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d013      	beq.n	80093ca <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80093a2:	69bb      	ldr	r3, [r7, #24]
 80093a4:	f003 0320 	and.w	r3, r3, #32
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d104      	bne.n	80093b6 <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80093ac:	697b      	ldr	r3, [r7, #20]
 80093ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d009      	beq.n	80093ca <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	f000 8282 	beq.w	80098c4 <HAL_UART_IRQHandler+0x55c>
      {
        huart->RxISR(huart);
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80093c4:	6878      	ldr	r0, [r7, #4]
 80093c6:	4798      	blx	r3
      }
      return;
 80093c8:	e27c      	b.n	80098c4 <HAL_UART_IRQHandler+0x55c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80093ca:	693b      	ldr	r3, [r7, #16]
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	f000 80ef 	beq.w	80095b0 <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80093d2:	697a      	ldr	r2, [r7, #20]
 80093d4:	4b73      	ldr	r3, [pc, #460]	; (80095a4 <HAL_UART_IRQHandler+0x23c>)
 80093d6:	4013      	ands	r3, r2
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d105      	bne.n	80093e8 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80093dc:	69ba      	ldr	r2, [r7, #24]
 80093de:	4b72      	ldr	r3, [pc, #456]	; (80095a8 <HAL_UART_IRQHandler+0x240>)
 80093e0:	4013      	ands	r3, r2
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	f000 80e4 	beq.w	80095b0 <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80093e8:	69fb      	ldr	r3, [r7, #28]
 80093ea:	f003 0301 	and.w	r3, r3, #1
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d010      	beq.n	8009414 <HAL_UART_IRQHandler+0xac>
 80093f2:	69bb      	ldr	r3, [r7, #24]
 80093f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d00b      	beq.n	8009414 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	2201      	movs	r2, #1
 8009402:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800940a:	f043 0201 	orr.w	r2, r3, #1
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009414:	69fb      	ldr	r3, [r7, #28]
 8009416:	f003 0302 	and.w	r3, r3, #2
 800941a:	2b00      	cmp	r3, #0
 800941c:	d010      	beq.n	8009440 <HAL_UART_IRQHandler+0xd8>
 800941e:	697b      	ldr	r3, [r7, #20]
 8009420:	f003 0301 	and.w	r3, r3, #1
 8009424:	2b00      	cmp	r3, #0
 8009426:	d00b      	beq.n	8009440 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	2202      	movs	r2, #2
 800942e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009436:	f043 0204 	orr.w	r2, r3, #4
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009440:	69fb      	ldr	r3, [r7, #28]
 8009442:	f003 0304 	and.w	r3, r3, #4
 8009446:	2b00      	cmp	r3, #0
 8009448:	d010      	beq.n	800946c <HAL_UART_IRQHandler+0x104>
 800944a:	697b      	ldr	r3, [r7, #20]
 800944c:	f003 0301 	and.w	r3, r3, #1
 8009450:	2b00      	cmp	r3, #0
 8009452:	d00b      	beq.n	800946c <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	2204      	movs	r2, #4
 800945a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009462:	f043 0202 	orr.w	r2, r3, #2
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800946c:	69fb      	ldr	r3, [r7, #28]
 800946e:	f003 0308 	and.w	r3, r3, #8
 8009472:	2b00      	cmp	r3, #0
 8009474:	d015      	beq.n	80094a2 <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009476:	69bb      	ldr	r3, [r7, #24]
 8009478:	f003 0320 	and.w	r3, r3, #32
 800947c:	2b00      	cmp	r3, #0
 800947e:	d104      	bne.n	800948a <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8009480:	697a      	ldr	r2, [r7, #20]
 8009482:	4b48      	ldr	r3, [pc, #288]	; (80095a4 <HAL_UART_IRQHandler+0x23c>)
 8009484:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009486:	2b00      	cmp	r3, #0
 8009488:	d00b      	beq.n	80094a2 <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	2208      	movs	r2, #8
 8009490:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009498:	f043 0208 	orr.w	r2, r3, #8
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80094a2:	69fb      	ldr	r3, [r7, #28]
 80094a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d011      	beq.n	80094d0 <HAL_UART_IRQHandler+0x168>
 80094ac:	69bb      	ldr	r3, [r7, #24]
 80094ae:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d00c      	beq.n	80094d0 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80094be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80094c6:	f043 0220 	orr.w	r2, r3, #32
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	f000 81f6 	beq.w	80098c8 <HAL_UART_IRQHandler+0x560>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80094dc:	69fb      	ldr	r3, [r7, #28]
 80094de:	f003 0320 	and.w	r3, r3, #32
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d011      	beq.n	800950a <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80094e6:	69bb      	ldr	r3, [r7, #24]
 80094e8:	f003 0320 	and.w	r3, r3, #32
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d104      	bne.n	80094fa <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80094f0:	697b      	ldr	r3, [r7, #20]
 80094f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d007      	beq.n	800950a <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d003      	beq.n	800950a <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009506:	6878      	ldr	r0, [r7, #4]
 8009508:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009510:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	689b      	ldr	r3, [r3, #8]
 8009518:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800951c:	2b40      	cmp	r3, #64	; 0x40
 800951e:	d004      	beq.n	800952a <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009526:	2b00      	cmp	r3, #0
 8009528:	d031      	beq.n	800958e <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800952a:	6878      	ldr	r0, [r7, #4]
 800952c:	f001 f8ec 	bl	800a708 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	689b      	ldr	r3, [r3, #8]
 8009536:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800953a:	2b40      	cmp	r3, #64	; 0x40
 800953c:	d123      	bne.n	8009586 <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	689a      	ldr	r2, [r3, #8]
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800954c:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009552:	2b00      	cmp	r3, #0
 8009554:	d013      	beq.n	800957e <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800955a:	4a14      	ldr	r2, [pc, #80]	; (80095ac <HAL_UART_IRQHandler+0x244>)
 800955c:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009562:	4618      	mov	r0, r3
 8009564:	f7f9 fc48 	bl	8002df8 <HAL_DMA_Abort_IT>
 8009568:	4603      	mov	r3, r0
 800956a:	2b00      	cmp	r3, #0
 800956c:	d017      	beq.n	800959e <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009572:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009574:	687a      	ldr	r2, [r7, #4]
 8009576:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8009578:	4610      	mov	r0, r2
 800957a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800957c:	e00f      	b.n	800959e <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800957e:	6878      	ldr	r0, [r7, #4]
 8009580:	f000 f9c0 	bl	8009904 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009584:	e00b      	b.n	800959e <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009586:	6878      	ldr	r0, [r7, #4]
 8009588:	f000 f9bc 	bl	8009904 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800958c:	e007      	b.n	800959e <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800958e:	6878      	ldr	r0, [r7, #4]
 8009590:	f000 f9b8 	bl	8009904 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	2200      	movs	r2, #0
 8009598:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800959c:	e194      	b.n	80098c8 <HAL_UART_IRQHandler+0x560>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800959e:	bf00      	nop
    return;
 80095a0:	e192      	b.n	80098c8 <HAL_UART_IRQHandler+0x560>
 80095a2:	bf00      	nop
 80095a4:	10000001 	.word	0x10000001
 80095a8:	04000120 	.word	0x04000120
 80095ac:	0800a859 	.word	0x0800a859

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80095b4:	2b01      	cmp	r3, #1
 80095b6:	f040 810f 	bne.w	80097d8 <HAL_UART_IRQHandler+0x470>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80095ba:	69fb      	ldr	r3, [r7, #28]
 80095bc:	f003 0310 	and.w	r3, r3, #16
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	f000 8109 	beq.w	80097d8 <HAL_UART_IRQHandler+0x470>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80095c6:	69bb      	ldr	r3, [r7, #24]
 80095c8:	f003 0310 	and.w	r3, r3, #16
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	f000 8103 	beq.w	80097d8 <HAL_UART_IRQHandler+0x470>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	2210      	movs	r2, #16
 80095d8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	689b      	ldr	r3, [r3, #8]
 80095e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80095e4:	2b40      	cmp	r3, #64	; 0x40
 80095e6:	f040 80bb 	bne.w	8009760 <HAL_UART_IRQHandler+0x3f8>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	4a96      	ldr	r2, [pc, #600]	; (800984c <HAL_UART_IRQHandler+0x4e4>)
 80095f2:	4293      	cmp	r3, r2
 80095f4:	d059      	beq.n	80096aa <HAL_UART_IRQHandler+0x342>
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	4a94      	ldr	r2, [pc, #592]	; (8009850 <HAL_UART_IRQHandler+0x4e8>)
 80095fe:	4293      	cmp	r3, r2
 8009600:	d053      	beq.n	80096aa <HAL_UART_IRQHandler+0x342>
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	4a92      	ldr	r2, [pc, #584]	; (8009854 <HAL_UART_IRQHandler+0x4ec>)
 800960a:	4293      	cmp	r3, r2
 800960c:	d04d      	beq.n	80096aa <HAL_UART_IRQHandler+0x342>
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	4a90      	ldr	r2, [pc, #576]	; (8009858 <HAL_UART_IRQHandler+0x4f0>)
 8009616:	4293      	cmp	r3, r2
 8009618:	d047      	beq.n	80096aa <HAL_UART_IRQHandler+0x342>
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	4a8e      	ldr	r2, [pc, #568]	; (800985c <HAL_UART_IRQHandler+0x4f4>)
 8009622:	4293      	cmp	r3, r2
 8009624:	d041      	beq.n	80096aa <HAL_UART_IRQHandler+0x342>
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	4a8c      	ldr	r2, [pc, #560]	; (8009860 <HAL_UART_IRQHandler+0x4f8>)
 800962e:	4293      	cmp	r3, r2
 8009630:	d03b      	beq.n	80096aa <HAL_UART_IRQHandler+0x342>
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	4a8a      	ldr	r2, [pc, #552]	; (8009864 <HAL_UART_IRQHandler+0x4fc>)
 800963a:	4293      	cmp	r3, r2
 800963c:	d035      	beq.n	80096aa <HAL_UART_IRQHandler+0x342>
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	4a88      	ldr	r2, [pc, #544]	; (8009868 <HAL_UART_IRQHandler+0x500>)
 8009646:	4293      	cmp	r3, r2
 8009648:	d02f      	beq.n	80096aa <HAL_UART_IRQHandler+0x342>
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	4a86      	ldr	r2, [pc, #536]	; (800986c <HAL_UART_IRQHandler+0x504>)
 8009652:	4293      	cmp	r3, r2
 8009654:	d029      	beq.n	80096aa <HAL_UART_IRQHandler+0x342>
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	4a84      	ldr	r2, [pc, #528]	; (8009870 <HAL_UART_IRQHandler+0x508>)
 800965e:	4293      	cmp	r3, r2
 8009660:	d023      	beq.n	80096aa <HAL_UART_IRQHandler+0x342>
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	4a82      	ldr	r2, [pc, #520]	; (8009874 <HAL_UART_IRQHandler+0x50c>)
 800966a:	4293      	cmp	r3, r2
 800966c:	d01d      	beq.n	80096aa <HAL_UART_IRQHandler+0x342>
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	4a80      	ldr	r2, [pc, #512]	; (8009878 <HAL_UART_IRQHandler+0x510>)
 8009676:	4293      	cmp	r3, r2
 8009678:	d017      	beq.n	80096aa <HAL_UART_IRQHandler+0x342>
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	4a7e      	ldr	r2, [pc, #504]	; (800987c <HAL_UART_IRQHandler+0x514>)
 8009682:	4293      	cmp	r3, r2
 8009684:	d011      	beq.n	80096aa <HAL_UART_IRQHandler+0x342>
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	4a7c      	ldr	r2, [pc, #496]	; (8009880 <HAL_UART_IRQHandler+0x518>)
 800968e:	4293      	cmp	r3, r2
 8009690:	d00b      	beq.n	80096aa <HAL_UART_IRQHandler+0x342>
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	4a7a      	ldr	r2, [pc, #488]	; (8009884 <HAL_UART_IRQHandler+0x51c>)
 800969a:	4293      	cmp	r3, r2
 800969c:	d005      	beq.n	80096aa <HAL_UART_IRQHandler+0x342>
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	4a78      	ldr	r2, [pc, #480]	; (8009888 <HAL_UART_IRQHandler+0x520>)
 80096a6:	4293      	cmp	r3, r2
 80096a8:	d105      	bne.n	80096b6 <HAL_UART_IRQHandler+0x34e>
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	685b      	ldr	r3, [r3, #4]
 80096b2:	b29b      	uxth	r3, r3
 80096b4:	e004      	b.n	80096c0 <HAL_UART_IRQHandler+0x358>
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	685b      	ldr	r3, [r3, #4]
 80096be:	b29b      	uxth	r3, r3
 80096c0:	813b      	strh	r3, [r7, #8]
      if ((nb_remaining_rx_data > 0U)
 80096c2:	893b      	ldrh	r3, [r7, #8]
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	f000 8101 	beq.w	80098cc <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80096d0:	893a      	ldrh	r2, [r7, #8]
 80096d2:	429a      	cmp	r2, r3
 80096d4:	f080 80fa 	bcs.w	80098cc <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	893a      	ldrh	r2, [r7, #8]
 80096dc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80096e4:	69db      	ldr	r3, [r3, #28]
 80096e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80096ea:	d02b      	beq.n	8009744 <HAL_UART_IRQHandler+0x3dc>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	681a      	ldr	r2, [r3, #0]
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80096fa:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	689a      	ldr	r2, [r3, #8]
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	f022 0201 	bic.w	r2, r2, #1
 800970a:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	689a      	ldr	r2, [r3, #8]
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800971a:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	2220      	movs	r2, #32
 8009720:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	2200      	movs	r2, #0
 8009728:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	681a      	ldr	r2, [r3, #0]
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	f022 0210 	bic.w	r2, r2, #16
 8009738:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800973e:	4618      	mov	r0, r3
 8009740:	f7f9 f83c 	bl	80027bc <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009750:	b29b      	uxth	r3, r3
 8009752:	1ad3      	subs	r3, r2, r3
 8009754:	b29b      	uxth	r3, r3
 8009756:	4619      	mov	r1, r3
 8009758:	6878      	ldr	r0, [r7, #4]
 800975a:	f000 f8dd 	bl	8009918 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800975e:	e0b5      	b.n	80098cc <HAL_UART_IRQHandler+0x564>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800976c:	b29b      	uxth	r3, r3
 800976e:	1ad3      	subs	r3, r2, r3
 8009770:	817b      	strh	r3, [r7, #10]
      if ((huart->RxXferCount > 0U)
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009778:	b29b      	uxth	r3, r3
 800977a:	2b00      	cmp	r3, #0
 800977c:	f000 80a8 	beq.w	80098d0 <HAL_UART_IRQHandler+0x568>
          && (nb_rx_data > 0U))
 8009780:	897b      	ldrh	r3, [r7, #10]
 8009782:	2b00      	cmp	r3, #0
 8009784:	f000 80a4 	beq.w	80098d0 <HAL_UART_IRQHandler+0x568>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	681a      	ldr	r2, [r3, #0]
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009796:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	6899      	ldr	r1, [r3, #8]
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	681a      	ldr	r2, [r3, #0]
 80097a2:	4b3a      	ldr	r3, [pc, #232]	; (800988c <HAL_UART_IRQHandler+0x524>)
 80097a4:	400b      	ands	r3, r1
 80097a6:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	2220      	movs	r2, #32
 80097ac:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	2200      	movs	r2, #0
 80097b4:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	2200      	movs	r2, #0
 80097ba:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	681a      	ldr	r2, [r3, #0]
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	f022 0210 	bic.w	r2, r2, #16
 80097ca:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80097cc:	897b      	ldrh	r3, [r7, #10]
 80097ce:	4619      	mov	r1, r3
 80097d0:	6878      	ldr	r0, [r7, #4]
 80097d2:	f000 f8a1 	bl	8009918 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80097d6:	e07b      	b.n	80098d0 <HAL_UART_IRQHandler+0x568>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80097d8:	69fb      	ldr	r3, [r7, #28]
 80097da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d00d      	beq.n	80097fe <HAL_UART_IRQHandler+0x496>
 80097e2:	697b      	ldr	r3, [r7, #20]
 80097e4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d008      	beq.n	80097fe <HAL_UART_IRQHandler+0x496>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80097f4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80097f6:	6878      	ldr	r0, [r7, #4]
 80097f8:	f001 f85e 	bl	800a8b8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80097fc:	e06b      	b.n	80098d6 <HAL_UART_IRQHandler+0x56e>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80097fe:	69fb      	ldr	r3, [r7, #28]
 8009800:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009804:	2b00      	cmp	r3, #0
 8009806:	d012      	beq.n	800982e <HAL_UART_IRQHandler+0x4c6>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009808:	69bb      	ldr	r3, [r7, #24]
 800980a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800980e:	2b00      	cmp	r3, #0
 8009810:	d104      	bne.n	800981c <HAL_UART_IRQHandler+0x4b4>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009812:	697b      	ldr	r3, [r7, #20]
 8009814:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009818:	2b00      	cmp	r3, #0
 800981a:	d008      	beq.n	800982e <HAL_UART_IRQHandler+0x4c6>
  {
    if (huart->TxISR != NULL)
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009820:	2b00      	cmp	r3, #0
 8009822:	d057      	beq.n	80098d4 <HAL_UART_IRQHandler+0x56c>
    {
      huart->TxISR(huart);
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009828:	6878      	ldr	r0, [r7, #4]
 800982a:	4798      	blx	r3
    }
    return;
 800982c:	e052      	b.n	80098d4 <HAL_UART_IRQHandler+0x56c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800982e:	69fb      	ldr	r3, [r7, #28]
 8009830:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009834:	2b00      	cmp	r3, #0
 8009836:	d02b      	beq.n	8009890 <HAL_UART_IRQHandler+0x528>
 8009838:	69bb      	ldr	r3, [r7, #24]
 800983a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800983e:	2b00      	cmp	r3, #0
 8009840:	d026      	beq.n	8009890 <HAL_UART_IRQHandler+0x528>
  {
    UART_EndTransmit_IT(huart);
 8009842:	6878      	ldr	r0, [r7, #4]
 8009844:	f001 f81e 	bl	800a884 <UART_EndTransmit_IT>
    return;
 8009848:	e045      	b.n	80098d6 <HAL_UART_IRQHandler+0x56e>
 800984a:	bf00      	nop
 800984c:	40020010 	.word	0x40020010
 8009850:	40020028 	.word	0x40020028
 8009854:	40020040 	.word	0x40020040
 8009858:	40020058 	.word	0x40020058
 800985c:	40020070 	.word	0x40020070
 8009860:	40020088 	.word	0x40020088
 8009864:	400200a0 	.word	0x400200a0
 8009868:	400200b8 	.word	0x400200b8
 800986c:	40020410 	.word	0x40020410
 8009870:	40020428 	.word	0x40020428
 8009874:	40020440 	.word	0x40020440
 8009878:	40020458 	.word	0x40020458
 800987c:	40020470 	.word	0x40020470
 8009880:	40020488 	.word	0x40020488
 8009884:	400204a0 	.word	0x400204a0
 8009888:	400204b8 	.word	0x400204b8
 800988c:	effffffe 	.word	0xeffffffe
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8009890:	69fb      	ldr	r3, [r7, #28]
 8009892:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009896:	2b00      	cmp	r3, #0
 8009898:	d008      	beq.n	80098ac <HAL_UART_IRQHandler+0x544>
 800989a:	69bb      	ldr	r3, [r7, #24]
 800989c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d003      	beq.n	80098ac <HAL_UART_IRQHandler+0x544>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80098a4:	6878      	ldr	r0, [r7, #4]
 80098a6:	f001 f81b 	bl	800a8e0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80098aa:	e014      	b.n	80098d6 <HAL_UART_IRQHandler+0x56e>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80098ac:	69fb      	ldr	r3, [r7, #28]
 80098ae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d00f      	beq.n	80098d6 <HAL_UART_IRQHandler+0x56e>
 80098b6:	69bb      	ldr	r3, [r7, #24]
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	da0c      	bge.n	80098d6 <HAL_UART_IRQHandler+0x56e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80098bc:	6878      	ldr	r0, [r7, #4]
 80098be:	f001 f805 	bl	800a8cc <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80098c2:	e008      	b.n	80098d6 <HAL_UART_IRQHandler+0x56e>
      return;
 80098c4:	bf00      	nop
 80098c6:	e006      	b.n	80098d6 <HAL_UART_IRQHandler+0x56e>
    return;
 80098c8:	bf00      	nop
 80098ca:	e004      	b.n	80098d6 <HAL_UART_IRQHandler+0x56e>
      return;
 80098cc:	bf00      	nop
 80098ce:	e002      	b.n	80098d6 <HAL_UART_IRQHandler+0x56e>
      return;
 80098d0:	bf00      	nop
 80098d2:	e000      	b.n	80098d6 <HAL_UART_IRQHandler+0x56e>
    return;
 80098d4:	bf00      	nop
  }
}
 80098d6:	3720      	adds	r7, #32
 80098d8:	46bd      	mov	sp, r7
 80098da:	bd80      	pop	{r7, pc}

080098dc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80098dc:	b480      	push	{r7}
 80098de:	b083      	sub	sp, #12
 80098e0:	af00      	add	r7, sp, #0
 80098e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80098e4:	bf00      	nop
 80098e6:	370c      	adds	r7, #12
 80098e8:	46bd      	mov	sp, r7
 80098ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ee:	4770      	bx	lr

080098f0 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80098f0:	b480      	push	{r7}
 80098f2:	b083      	sub	sp, #12
 80098f4:	af00      	add	r7, sp, #0
 80098f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80098f8:	bf00      	nop
 80098fa:	370c      	adds	r7, #12
 80098fc:	46bd      	mov	sp, r7
 80098fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009902:	4770      	bx	lr

08009904 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009904:	b480      	push	{r7}
 8009906:	b083      	sub	sp, #12
 8009908:	af00      	add	r7, sp, #0
 800990a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800990c:	bf00      	nop
 800990e:	370c      	adds	r7, #12
 8009910:	46bd      	mov	sp, r7
 8009912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009916:	4770      	bx	lr

08009918 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009918:	b480      	push	{r7}
 800991a:	b083      	sub	sp, #12
 800991c:	af00      	add	r7, sp, #0
 800991e:	6078      	str	r0, [r7, #4]
 8009920:	460b      	mov	r3, r1
 8009922:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009924:	bf00      	nop
 8009926:	370c      	adds	r7, #12
 8009928:	46bd      	mov	sp, r7
 800992a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800992e:	4770      	bx	lr

08009930 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009930:	b5b0      	push	{r4, r5, r7, lr}
 8009932:	b08e      	sub	sp, #56	; 0x38
 8009934:	af00      	add	r7, sp, #0
 8009936:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009938:	2300      	movs	r3, #0
 800993a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	689a      	ldr	r2, [r3, #8]
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	691b      	ldr	r3, [r3, #16]
 8009946:	431a      	orrs	r2, r3
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	695b      	ldr	r3, [r3, #20]
 800994c:	431a      	orrs	r2, r3
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	69db      	ldr	r3, [r3, #28]
 8009952:	4313      	orrs	r3, r2
 8009954:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	681a      	ldr	r2, [r3, #0]
 800995c:	4bbf      	ldr	r3, [pc, #764]	; (8009c5c <UART_SetConfig+0x32c>)
 800995e:	4013      	ands	r3, r2
 8009960:	687a      	ldr	r2, [r7, #4]
 8009962:	6812      	ldr	r2, [r2, #0]
 8009964:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009966:	430b      	orrs	r3, r1
 8009968:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	685b      	ldr	r3, [r3, #4]
 8009970:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	68da      	ldr	r2, [r3, #12]
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	430a      	orrs	r2, r1
 800997e:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	699b      	ldr	r3, [r3, #24]
 8009984:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	4ab5      	ldr	r2, [pc, #724]	; (8009c60 <UART_SetConfig+0x330>)
 800998c:	4293      	cmp	r3, r2
 800998e:	d004      	beq.n	800999a <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	6a1b      	ldr	r3, [r3, #32]
 8009994:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009996:	4313      	orrs	r3, r2
 8009998:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	689a      	ldr	r2, [r3, #8]
 80099a0:	4bb0      	ldr	r3, [pc, #704]	; (8009c64 <UART_SetConfig+0x334>)
 80099a2:	4013      	ands	r3, r2
 80099a4:	687a      	ldr	r2, [r7, #4]
 80099a6:	6812      	ldr	r2, [r2, #0]
 80099a8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80099aa:	430b      	orrs	r3, r1
 80099ac:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80099b4:	f023 010f 	bic.w	r1, r3, #15
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	430a      	orrs	r2, r1
 80099c2:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	4aa7      	ldr	r2, [pc, #668]	; (8009c68 <UART_SetConfig+0x338>)
 80099ca:	4293      	cmp	r3, r2
 80099cc:	d176      	bne.n	8009abc <UART_SetConfig+0x18c>
 80099ce:	4ba7      	ldr	r3, [pc, #668]	; (8009c6c <UART_SetConfig+0x33c>)
 80099d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80099d2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80099d6:	2b28      	cmp	r3, #40	; 0x28
 80099d8:	d86c      	bhi.n	8009ab4 <UART_SetConfig+0x184>
 80099da:	a201      	add	r2, pc, #4	; (adr r2, 80099e0 <UART_SetConfig+0xb0>)
 80099dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099e0:	08009a85 	.word	0x08009a85
 80099e4:	08009ab5 	.word	0x08009ab5
 80099e8:	08009ab5 	.word	0x08009ab5
 80099ec:	08009ab5 	.word	0x08009ab5
 80099f0:	08009ab5 	.word	0x08009ab5
 80099f4:	08009ab5 	.word	0x08009ab5
 80099f8:	08009ab5 	.word	0x08009ab5
 80099fc:	08009ab5 	.word	0x08009ab5
 8009a00:	08009a8d 	.word	0x08009a8d
 8009a04:	08009ab5 	.word	0x08009ab5
 8009a08:	08009ab5 	.word	0x08009ab5
 8009a0c:	08009ab5 	.word	0x08009ab5
 8009a10:	08009ab5 	.word	0x08009ab5
 8009a14:	08009ab5 	.word	0x08009ab5
 8009a18:	08009ab5 	.word	0x08009ab5
 8009a1c:	08009ab5 	.word	0x08009ab5
 8009a20:	08009a95 	.word	0x08009a95
 8009a24:	08009ab5 	.word	0x08009ab5
 8009a28:	08009ab5 	.word	0x08009ab5
 8009a2c:	08009ab5 	.word	0x08009ab5
 8009a30:	08009ab5 	.word	0x08009ab5
 8009a34:	08009ab5 	.word	0x08009ab5
 8009a38:	08009ab5 	.word	0x08009ab5
 8009a3c:	08009ab5 	.word	0x08009ab5
 8009a40:	08009a9d 	.word	0x08009a9d
 8009a44:	08009ab5 	.word	0x08009ab5
 8009a48:	08009ab5 	.word	0x08009ab5
 8009a4c:	08009ab5 	.word	0x08009ab5
 8009a50:	08009ab5 	.word	0x08009ab5
 8009a54:	08009ab5 	.word	0x08009ab5
 8009a58:	08009ab5 	.word	0x08009ab5
 8009a5c:	08009ab5 	.word	0x08009ab5
 8009a60:	08009aa5 	.word	0x08009aa5
 8009a64:	08009ab5 	.word	0x08009ab5
 8009a68:	08009ab5 	.word	0x08009ab5
 8009a6c:	08009ab5 	.word	0x08009ab5
 8009a70:	08009ab5 	.word	0x08009ab5
 8009a74:	08009ab5 	.word	0x08009ab5
 8009a78:	08009ab5 	.word	0x08009ab5
 8009a7c:	08009ab5 	.word	0x08009ab5
 8009a80:	08009aad 	.word	0x08009aad
 8009a84:	2301      	movs	r3, #1
 8009a86:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009a8a:	e222      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009a8c:	2304      	movs	r3, #4
 8009a8e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009a92:	e21e      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009a94:	2308      	movs	r3, #8
 8009a96:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009a9a:	e21a      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009a9c:	2310      	movs	r3, #16
 8009a9e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009aa2:	e216      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009aa4:	2320      	movs	r3, #32
 8009aa6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009aaa:	e212      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009aac:	2340      	movs	r3, #64	; 0x40
 8009aae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009ab2:	e20e      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009ab4:	2380      	movs	r3, #128	; 0x80
 8009ab6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009aba:	e20a      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	4a6b      	ldr	r2, [pc, #428]	; (8009c70 <UART_SetConfig+0x340>)
 8009ac2:	4293      	cmp	r3, r2
 8009ac4:	d130      	bne.n	8009b28 <UART_SetConfig+0x1f8>
 8009ac6:	4b69      	ldr	r3, [pc, #420]	; (8009c6c <UART_SetConfig+0x33c>)
 8009ac8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009aca:	f003 0307 	and.w	r3, r3, #7
 8009ace:	2b05      	cmp	r3, #5
 8009ad0:	d826      	bhi.n	8009b20 <UART_SetConfig+0x1f0>
 8009ad2:	a201      	add	r2, pc, #4	; (adr r2, 8009ad8 <UART_SetConfig+0x1a8>)
 8009ad4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ad8:	08009af1 	.word	0x08009af1
 8009adc:	08009af9 	.word	0x08009af9
 8009ae0:	08009b01 	.word	0x08009b01
 8009ae4:	08009b09 	.word	0x08009b09
 8009ae8:	08009b11 	.word	0x08009b11
 8009aec:	08009b19 	.word	0x08009b19
 8009af0:	2300      	movs	r3, #0
 8009af2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009af6:	e1ec      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009af8:	2304      	movs	r3, #4
 8009afa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009afe:	e1e8      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009b00:	2308      	movs	r3, #8
 8009b02:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009b06:	e1e4      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009b08:	2310      	movs	r3, #16
 8009b0a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009b0e:	e1e0      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009b10:	2320      	movs	r3, #32
 8009b12:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009b16:	e1dc      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009b18:	2340      	movs	r3, #64	; 0x40
 8009b1a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009b1e:	e1d8      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009b20:	2380      	movs	r3, #128	; 0x80
 8009b22:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009b26:	e1d4      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	4a51      	ldr	r2, [pc, #324]	; (8009c74 <UART_SetConfig+0x344>)
 8009b2e:	4293      	cmp	r3, r2
 8009b30:	d130      	bne.n	8009b94 <UART_SetConfig+0x264>
 8009b32:	4b4e      	ldr	r3, [pc, #312]	; (8009c6c <UART_SetConfig+0x33c>)
 8009b34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009b36:	f003 0307 	and.w	r3, r3, #7
 8009b3a:	2b05      	cmp	r3, #5
 8009b3c:	d826      	bhi.n	8009b8c <UART_SetConfig+0x25c>
 8009b3e:	a201      	add	r2, pc, #4	; (adr r2, 8009b44 <UART_SetConfig+0x214>)
 8009b40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b44:	08009b5d 	.word	0x08009b5d
 8009b48:	08009b65 	.word	0x08009b65
 8009b4c:	08009b6d 	.word	0x08009b6d
 8009b50:	08009b75 	.word	0x08009b75
 8009b54:	08009b7d 	.word	0x08009b7d
 8009b58:	08009b85 	.word	0x08009b85
 8009b5c:	2300      	movs	r3, #0
 8009b5e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009b62:	e1b6      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009b64:	2304      	movs	r3, #4
 8009b66:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009b6a:	e1b2      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009b6c:	2308      	movs	r3, #8
 8009b6e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009b72:	e1ae      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009b74:	2310      	movs	r3, #16
 8009b76:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009b7a:	e1aa      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009b7c:	2320      	movs	r3, #32
 8009b7e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009b82:	e1a6      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009b84:	2340      	movs	r3, #64	; 0x40
 8009b86:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009b8a:	e1a2      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009b8c:	2380      	movs	r3, #128	; 0x80
 8009b8e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009b92:	e19e      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	4a37      	ldr	r2, [pc, #220]	; (8009c78 <UART_SetConfig+0x348>)
 8009b9a:	4293      	cmp	r3, r2
 8009b9c:	d130      	bne.n	8009c00 <UART_SetConfig+0x2d0>
 8009b9e:	4b33      	ldr	r3, [pc, #204]	; (8009c6c <UART_SetConfig+0x33c>)
 8009ba0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009ba2:	f003 0307 	and.w	r3, r3, #7
 8009ba6:	2b05      	cmp	r3, #5
 8009ba8:	d826      	bhi.n	8009bf8 <UART_SetConfig+0x2c8>
 8009baa:	a201      	add	r2, pc, #4	; (adr r2, 8009bb0 <UART_SetConfig+0x280>)
 8009bac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bb0:	08009bc9 	.word	0x08009bc9
 8009bb4:	08009bd1 	.word	0x08009bd1
 8009bb8:	08009bd9 	.word	0x08009bd9
 8009bbc:	08009be1 	.word	0x08009be1
 8009bc0:	08009be9 	.word	0x08009be9
 8009bc4:	08009bf1 	.word	0x08009bf1
 8009bc8:	2300      	movs	r3, #0
 8009bca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009bce:	e180      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009bd0:	2304      	movs	r3, #4
 8009bd2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009bd6:	e17c      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009bd8:	2308      	movs	r3, #8
 8009bda:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009bde:	e178      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009be0:	2310      	movs	r3, #16
 8009be2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009be6:	e174      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009be8:	2320      	movs	r3, #32
 8009bea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009bee:	e170      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009bf0:	2340      	movs	r3, #64	; 0x40
 8009bf2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009bf6:	e16c      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009bf8:	2380      	movs	r3, #128	; 0x80
 8009bfa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009bfe:	e168      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	4a1d      	ldr	r2, [pc, #116]	; (8009c7c <UART_SetConfig+0x34c>)
 8009c06:	4293      	cmp	r3, r2
 8009c08:	d142      	bne.n	8009c90 <UART_SetConfig+0x360>
 8009c0a:	4b18      	ldr	r3, [pc, #96]	; (8009c6c <UART_SetConfig+0x33c>)
 8009c0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009c0e:	f003 0307 	and.w	r3, r3, #7
 8009c12:	2b05      	cmp	r3, #5
 8009c14:	d838      	bhi.n	8009c88 <UART_SetConfig+0x358>
 8009c16:	a201      	add	r2, pc, #4	; (adr r2, 8009c1c <UART_SetConfig+0x2ec>)
 8009c18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c1c:	08009c35 	.word	0x08009c35
 8009c20:	08009c3d 	.word	0x08009c3d
 8009c24:	08009c45 	.word	0x08009c45
 8009c28:	08009c4d 	.word	0x08009c4d
 8009c2c:	08009c55 	.word	0x08009c55
 8009c30:	08009c81 	.word	0x08009c81
 8009c34:	2300      	movs	r3, #0
 8009c36:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c3a:	e14a      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009c3c:	2304      	movs	r3, #4
 8009c3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c42:	e146      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009c44:	2308      	movs	r3, #8
 8009c46:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c4a:	e142      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009c4c:	2310      	movs	r3, #16
 8009c4e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c52:	e13e      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009c54:	2320      	movs	r3, #32
 8009c56:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c5a:	e13a      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009c5c:	cfff69f3 	.word	0xcfff69f3
 8009c60:	58000c00 	.word	0x58000c00
 8009c64:	11fff4ff 	.word	0x11fff4ff
 8009c68:	40011000 	.word	0x40011000
 8009c6c:	58024400 	.word	0x58024400
 8009c70:	40004400 	.word	0x40004400
 8009c74:	40004800 	.word	0x40004800
 8009c78:	40004c00 	.word	0x40004c00
 8009c7c:	40005000 	.word	0x40005000
 8009c80:	2340      	movs	r3, #64	; 0x40
 8009c82:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c86:	e124      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009c88:	2380      	movs	r3, #128	; 0x80
 8009c8a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c8e:	e120      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	4acc      	ldr	r2, [pc, #816]	; (8009fc8 <UART_SetConfig+0x698>)
 8009c96:	4293      	cmp	r3, r2
 8009c98:	d176      	bne.n	8009d88 <UART_SetConfig+0x458>
 8009c9a:	4bcc      	ldr	r3, [pc, #816]	; (8009fcc <UART_SetConfig+0x69c>)
 8009c9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009c9e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009ca2:	2b28      	cmp	r3, #40	; 0x28
 8009ca4:	d86c      	bhi.n	8009d80 <UART_SetConfig+0x450>
 8009ca6:	a201      	add	r2, pc, #4	; (adr r2, 8009cac <UART_SetConfig+0x37c>)
 8009ca8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009cac:	08009d51 	.word	0x08009d51
 8009cb0:	08009d81 	.word	0x08009d81
 8009cb4:	08009d81 	.word	0x08009d81
 8009cb8:	08009d81 	.word	0x08009d81
 8009cbc:	08009d81 	.word	0x08009d81
 8009cc0:	08009d81 	.word	0x08009d81
 8009cc4:	08009d81 	.word	0x08009d81
 8009cc8:	08009d81 	.word	0x08009d81
 8009ccc:	08009d59 	.word	0x08009d59
 8009cd0:	08009d81 	.word	0x08009d81
 8009cd4:	08009d81 	.word	0x08009d81
 8009cd8:	08009d81 	.word	0x08009d81
 8009cdc:	08009d81 	.word	0x08009d81
 8009ce0:	08009d81 	.word	0x08009d81
 8009ce4:	08009d81 	.word	0x08009d81
 8009ce8:	08009d81 	.word	0x08009d81
 8009cec:	08009d61 	.word	0x08009d61
 8009cf0:	08009d81 	.word	0x08009d81
 8009cf4:	08009d81 	.word	0x08009d81
 8009cf8:	08009d81 	.word	0x08009d81
 8009cfc:	08009d81 	.word	0x08009d81
 8009d00:	08009d81 	.word	0x08009d81
 8009d04:	08009d81 	.word	0x08009d81
 8009d08:	08009d81 	.word	0x08009d81
 8009d0c:	08009d69 	.word	0x08009d69
 8009d10:	08009d81 	.word	0x08009d81
 8009d14:	08009d81 	.word	0x08009d81
 8009d18:	08009d81 	.word	0x08009d81
 8009d1c:	08009d81 	.word	0x08009d81
 8009d20:	08009d81 	.word	0x08009d81
 8009d24:	08009d81 	.word	0x08009d81
 8009d28:	08009d81 	.word	0x08009d81
 8009d2c:	08009d71 	.word	0x08009d71
 8009d30:	08009d81 	.word	0x08009d81
 8009d34:	08009d81 	.word	0x08009d81
 8009d38:	08009d81 	.word	0x08009d81
 8009d3c:	08009d81 	.word	0x08009d81
 8009d40:	08009d81 	.word	0x08009d81
 8009d44:	08009d81 	.word	0x08009d81
 8009d48:	08009d81 	.word	0x08009d81
 8009d4c:	08009d79 	.word	0x08009d79
 8009d50:	2301      	movs	r3, #1
 8009d52:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d56:	e0bc      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009d58:	2304      	movs	r3, #4
 8009d5a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d5e:	e0b8      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009d60:	2308      	movs	r3, #8
 8009d62:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d66:	e0b4      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009d68:	2310      	movs	r3, #16
 8009d6a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d6e:	e0b0      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009d70:	2320      	movs	r3, #32
 8009d72:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d76:	e0ac      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009d78:	2340      	movs	r3, #64	; 0x40
 8009d7a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d7e:	e0a8      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009d80:	2380      	movs	r3, #128	; 0x80
 8009d82:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d86:	e0a4      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	4a90      	ldr	r2, [pc, #576]	; (8009fd0 <UART_SetConfig+0x6a0>)
 8009d8e:	4293      	cmp	r3, r2
 8009d90:	d130      	bne.n	8009df4 <UART_SetConfig+0x4c4>
 8009d92:	4b8e      	ldr	r3, [pc, #568]	; (8009fcc <UART_SetConfig+0x69c>)
 8009d94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009d96:	f003 0307 	and.w	r3, r3, #7
 8009d9a:	2b05      	cmp	r3, #5
 8009d9c:	d826      	bhi.n	8009dec <UART_SetConfig+0x4bc>
 8009d9e:	a201      	add	r2, pc, #4	; (adr r2, 8009da4 <UART_SetConfig+0x474>)
 8009da0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009da4:	08009dbd 	.word	0x08009dbd
 8009da8:	08009dc5 	.word	0x08009dc5
 8009dac:	08009dcd 	.word	0x08009dcd
 8009db0:	08009dd5 	.word	0x08009dd5
 8009db4:	08009ddd 	.word	0x08009ddd
 8009db8:	08009de5 	.word	0x08009de5
 8009dbc:	2300      	movs	r3, #0
 8009dbe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009dc2:	e086      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009dc4:	2304      	movs	r3, #4
 8009dc6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009dca:	e082      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009dcc:	2308      	movs	r3, #8
 8009dce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009dd2:	e07e      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009dd4:	2310      	movs	r3, #16
 8009dd6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009dda:	e07a      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009ddc:	2320      	movs	r3, #32
 8009dde:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009de2:	e076      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009de4:	2340      	movs	r3, #64	; 0x40
 8009de6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009dea:	e072      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009dec:	2380      	movs	r3, #128	; 0x80
 8009dee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009df2:	e06e      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	4a76      	ldr	r2, [pc, #472]	; (8009fd4 <UART_SetConfig+0x6a4>)
 8009dfa:	4293      	cmp	r3, r2
 8009dfc:	d130      	bne.n	8009e60 <UART_SetConfig+0x530>
 8009dfe:	4b73      	ldr	r3, [pc, #460]	; (8009fcc <UART_SetConfig+0x69c>)
 8009e00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009e02:	f003 0307 	and.w	r3, r3, #7
 8009e06:	2b05      	cmp	r3, #5
 8009e08:	d826      	bhi.n	8009e58 <UART_SetConfig+0x528>
 8009e0a:	a201      	add	r2, pc, #4	; (adr r2, 8009e10 <UART_SetConfig+0x4e0>)
 8009e0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e10:	08009e29 	.word	0x08009e29
 8009e14:	08009e31 	.word	0x08009e31
 8009e18:	08009e39 	.word	0x08009e39
 8009e1c:	08009e41 	.word	0x08009e41
 8009e20:	08009e49 	.word	0x08009e49
 8009e24:	08009e51 	.word	0x08009e51
 8009e28:	2300      	movs	r3, #0
 8009e2a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009e2e:	e050      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009e30:	2304      	movs	r3, #4
 8009e32:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009e36:	e04c      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009e38:	2308      	movs	r3, #8
 8009e3a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009e3e:	e048      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009e40:	2310      	movs	r3, #16
 8009e42:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009e46:	e044      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009e48:	2320      	movs	r3, #32
 8009e4a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009e4e:	e040      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009e50:	2340      	movs	r3, #64	; 0x40
 8009e52:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009e56:	e03c      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009e58:	2380      	movs	r3, #128	; 0x80
 8009e5a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009e5e:	e038      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	4a5c      	ldr	r2, [pc, #368]	; (8009fd8 <UART_SetConfig+0x6a8>)
 8009e66:	4293      	cmp	r3, r2
 8009e68:	d130      	bne.n	8009ecc <UART_SetConfig+0x59c>
 8009e6a:	4b58      	ldr	r3, [pc, #352]	; (8009fcc <UART_SetConfig+0x69c>)
 8009e6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009e6e:	f003 0307 	and.w	r3, r3, #7
 8009e72:	2b05      	cmp	r3, #5
 8009e74:	d826      	bhi.n	8009ec4 <UART_SetConfig+0x594>
 8009e76:	a201      	add	r2, pc, #4	; (adr r2, 8009e7c <UART_SetConfig+0x54c>)
 8009e78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e7c:	08009e95 	.word	0x08009e95
 8009e80:	08009e9d 	.word	0x08009e9d
 8009e84:	08009ea5 	.word	0x08009ea5
 8009e88:	08009ead 	.word	0x08009ead
 8009e8c:	08009eb5 	.word	0x08009eb5
 8009e90:	08009ebd 	.word	0x08009ebd
 8009e94:	2302      	movs	r3, #2
 8009e96:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009e9a:	e01a      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009e9c:	2304      	movs	r3, #4
 8009e9e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009ea2:	e016      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009ea4:	2308      	movs	r3, #8
 8009ea6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009eaa:	e012      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009eac:	2310      	movs	r3, #16
 8009eae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009eb2:	e00e      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009eb4:	2320      	movs	r3, #32
 8009eb6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009eba:	e00a      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009ebc:	2340      	movs	r3, #64	; 0x40
 8009ebe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009ec2:	e006      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009ec4:	2380      	movs	r3, #128	; 0x80
 8009ec6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009eca:	e002      	b.n	8009ed2 <UART_SetConfig+0x5a2>
 8009ecc:	2380      	movs	r3, #128	; 0x80
 8009ece:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	4a40      	ldr	r2, [pc, #256]	; (8009fd8 <UART_SetConfig+0x6a8>)
 8009ed8:	4293      	cmp	r3, r2
 8009eda:	f040 80ef 	bne.w	800a0bc <UART_SetConfig+0x78c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009ede:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009ee2:	2b20      	cmp	r3, #32
 8009ee4:	dc46      	bgt.n	8009f74 <UART_SetConfig+0x644>
 8009ee6:	2b02      	cmp	r3, #2
 8009ee8:	f2c0 8081 	blt.w	8009fee <UART_SetConfig+0x6be>
 8009eec:	3b02      	subs	r3, #2
 8009eee:	2b1e      	cmp	r3, #30
 8009ef0:	d87d      	bhi.n	8009fee <UART_SetConfig+0x6be>
 8009ef2:	a201      	add	r2, pc, #4	; (adr r2, 8009ef8 <UART_SetConfig+0x5c8>)
 8009ef4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ef8:	08009f7b 	.word	0x08009f7b
 8009efc:	08009fef 	.word	0x08009fef
 8009f00:	08009f83 	.word	0x08009f83
 8009f04:	08009fef 	.word	0x08009fef
 8009f08:	08009fef 	.word	0x08009fef
 8009f0c:	08009fef 	.word	0x08009fef
 8009f10:	08009f93 	.word	0x08009f93
 8009f14:	08009fef 	.word	0x08009fef
 8009f18:	08009fef 	.word	0x08009fef
 8009f1c:	08009fef 	.word	0x08009fef
 8009f20:	08009fef 	.word	0x08009fef
 8009f24:	08009fef 	.word	0x08009fef
 8009f28:	08009fef 	.word	0x08009fef
 8009f2c:	08009fef 	.word	0x08009fef
 8009f30:	08009fa3 	.word	0x08009fa3
 8009f34:	08009fef 	.word	0x08009fef
 8009f38:	08009fef 	.word	0x08009fef
 8009f3c:	08009fef 	.word	0x08009fef
 8009f40:	08009fef 	.word	0x08009fef
 8009f44:	08009fef 	.word	0x08009fef
 8009f48:	08009fef 	.word	0x08009fef
 8009f4c:	08009fef 	.word	0x08009fef
 8009f50:	08009fef 	.word	0x08009fef
 8009f54:	08009fef 	.word	0x08009fef
 8009f58:	08009fef 	.word	0x08009fef
 8009f5c:	08009fef 	.word	0x08009fef
 8009f60:	08009fef 	.word	0x08009fef
 8009f64:	08009fef 	.word	0x08009fef
 8009f68:	08009fef 	.word	0x08009fef
 8009f6c:	08009fef 	.word	0x08009fef
 8009f70:	08009fe1 	.word	0x08009fe1
 8009f74:	2b40      	cmp	r3, #64	; 0x40
 8009f76:	d036      	beq.n	8009fe6 <UART_SetConfig+0x6b6>
 8009f78:	e039      	b.n	8009fee <UART_SetConfig+0x6be>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8009f7a:	f7fd fa85 	bl	8007488 <HAL_RCCEx_GetD3PCLK1Freq>
 8009f7e:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8009f80:	e03b      	b.n	8009ffa <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009f82:	f107 0314 	add.w	r3, r7, #20
 8009f86:	4618      	mov	r0, r3
 8009f88:	f7fd fa94 	bl	80074b4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009f8c:	69bb      	ldr	r3, [r7, #24]
 8009f8e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009f90:	e033      	b.n	8009ffa <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009f92:	f107 0308 	add.w	r3, r7, #8
 8009f96:	4618      	mov	r0, r3
 8009f98:	f7fd fbe0 	bl	800775c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009fa0:	e02b      	b.n	8009ffa <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009fa2:	4b0a      	ldr	r3, [pc, #40]	; (8009fcc <UART_SetConfig+0x69c>)
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	f003 0320 	and.w	r3, r3, #32
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d009      	beq.n	8009fc2 <UART_SetConfig+0x692>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009fae:	4b07      	ldr	r3, [pc, #28]	; (8009fcc <UART_SetConfig+0x69c>)
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	08db      	lsrs	r3, r3, #3
 8009fb4:	f003 0303 	and.w	r3, r3, #3
 8009fb8:	4a08      	ldr	r2, [pc, #32]	; (8009fdc <UART_SetConfig+0x6ac>)
 8009fba:	fa22 f303 	lsr.w	r3, r2, r3
 8009fbe:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009fc0:	e01b      	b.n	8009ffa <UART_SetConfig+0x6ca>
          pclk = (uint32_t) HSI_VALUE;
 8009fc2:	4b06      	ldr	r3, [pc, #24]	; (8009fdc <UART_SetConfig+0x6ac>)
 8009fc4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009fc6:	e018      	b.n	8009ffa <UART_SetConfig+0x6ca>
 8009fc8:	40011400 	.word	0x40011400
 8009fcc:	58024400 	.word	0x58024400
 8009fd0:	40007800 	.word	0x40007800
 8009fd4:	40007c00 	.word	0x40007c00
 8009fd8:	58000c00 	.word	0x58000c00
 8009fdc:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009fe0:	4bc4      	ldr	r3, [pc, #784]	; (800a2f4 <UART_SetConfig+0x9c4>)
 8009fe2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009fe4:	e009      	b.n	8009ffa <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009fe6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009fea:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009fec:	e005      	b.n	8009ffa <UART_SetConfig+0x6ca>
      default:
        pclk = 0U;
 8009fee:	2300      	movs	r3, #0
 8009ff0:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8009ff2:	2301      	movs	r3, #1
 8009ff4:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8009ff8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009ffa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	f000 81da 	beq.w	800a3b6 <UART_SetConfig+0xa86>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a006:	4abc      	ldr	r2, [pc, #752]	; (800a2f8 <UART_SetConfig+0x9c8>)
 800a008:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a00c:	461a      	mov	r2, r3
 800a00e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a010:	fbb3 f3f2 	udiv	r3, r3, r2
 800a014:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	685a      	ldr	r2, [r3, #4]
 800a01a:	4613      	mov	r3, r2
 800a01c:	005b      	lsls	r3, r3, #1
 800a01e:	4413      	add	r3, r2
 800a020:	6a3a      	ldr	r2, [r7, #32]
 800a022:	429a      	cmp	r2, r3
 800a024:	d305      	bcc.n	800a032 <UART_SetConfig+0x702>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	685b      	ldr	r3, [r3, #4]
 800a02a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a02c:	6a3a      	ldr	r2, [r7, #32]
 800a02e:	429a      	cmp	r2, r3
 800a030:	d903      	bls.n	800a03a <UART_SetConfig+0x70a>
      {
        ret = HAL_ERROR;
 800a032:	2301      	movs	r3, #1
 800a034:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800a038:	e1bd      	b.n	800a3b6 <UART_SetConfig+0xa86>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a03a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a03c:	4618      	mov	r0, r3
 800a03e:	f04f 0100 	mov.w	r1, #0
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a046:	4aac      	ldr	r2, [pc, #688]	; (800a2f8 <UART_SetConfig+0x9c8>)
 800a048:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a04c:	b29a      	uxth	r2, r3
 800a04e:	f04f 0300 	mov.w	r3, #0
 800a052:	f7f6 f941 	bl	80002d8 <__aeabi_uldivmod>
 800a056:	4602      	mov	r2, r0
 800a058:	460b      	mov	r3, r1
 800a05a:	4610      	mov	r0, r2
 800a05c:	4619      	mov	r1, r3
 800a05e:	f04f 0200 	mov.w	r2, #0
 800a062:	f04f 0300 	mov.w	r3, #0
 800a066:	020b      	lsls	r3, r1, #8
 800a068:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a06c:	0202      	lsls	r2, r0, #8
 800a06e:	6879      	ldr	r1, [r7, #4]
 800a070:	6849      	ldr	r1, [r1, #4]
 800a072:	0849      	lsrs	r1, r1, #1
 800a074:	4608      	mov	r0, r1
 800a076:	f04f 0100 	mov.w	r1, #0
 800a07a:	1814      	adds	r4, r2, r0
 800a07c:	eb43 0501 	adc.w	r5, r3, r1
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	685b      	ldr	r3, [r3, #4]
 800a084:	461a      	mov	r2, r3
 800a086:	f04f 0300 	mov.w	r3, #0
 800a08a:	4620      	mov	r0, r4
 800a08c:	4629      	mov	r1, r5
 800a08e:	f7f6 f923 	bl	80002d8 <__aeabi_uldivmod>
 800a092:	4602      	mov	r2, r0
 800a094:	460b      	mov	r3, r1
 800a096:	4613      	mov	r3, r2
 800a098:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a09a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a09c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a0a0:	d308      	bcc.n	800a0b4 <UART_SetConfig+0x784>
 800a0a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0a4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a0a8:	d204      	bcs.n	800a0b4 <UART_SetConfig+0x784>
        {
          huart->Instance->BRR = usartdiv;
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a0b0:	60da      	str	r2, [r3, #12]
 800a0b2:	e180      	b.n	800a3b6 <UART_SetConfig+0xa86>
        }
        else
        {
          ret = HAL_ERROR;
 800a0b4:	2301      	movs	r3, #1
 800a0b6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800a0ba:	e17c      	b.n	800a3b6 <UART_SetConfig+0xa86>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	69db      	ldr	r3, [r3, #28]
 800a0c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a0c4:	f040 80bf 	bne.w	800a246 <UART_SetConfig+0x916>
  {
    switch (clocksource)
 800a0c8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a0cc:	2b20      	cmp	r3, #32
 800a0ce:	dc49      	bgt.n	800a164 <UART_SetConfig+0x834>
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	db7c      	blt.n	800a1ce <UART_SetConfig+0x89e>
 800a0d4:	2b20      	cmp	r3, #32
 800a0d6:	d87a      	bhi.n	800a1ce <UART_SetConfig+0x89e>
 800a0d8:	a201      	add	r2, pc, #4	; (adr r2, 800a0e0 <UART_SetConfig+0x7b0>)
 800a0da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0de:	bf00      	nop
 800a0e0:	0800a16b 	.word	0x0800a16b
 800a0e4:	0800a173 	.word	0x0800a173
 800a0e8:	0800a1cf 	.word	0x0800a1cf
 800a0ec:	0800a1cf 	.word	0x0800a1cf
 800a0f0:	0800a17b 	.word	0x0800a17b
 800a0f4:	0800a1cf 	.word	0x0800a1cf
 800a0f8:	0800a1cf 	.word	0x0800a1cf
 800a0fc:	0800a1cf 	.word	0x0800a1cf
 800a100:	0800a18b 	.word	0x0800a18b
 800a104:	0800a1cf 	.word	0x0800a1cf
 800a108:	0800a1cf 	.word	0x0800a1cf
 800a10c:	0800a1cf 	.word	0x0800a1cf
 800a110:	0800a1cf 	.word	0x0800a1cf
 800a114:	0800a1cf 	.word	0x0800a1cf
 800a118:	0800a1cf 	.word	0x0800a1cf
 800a11c:	0800a1cf 	.word	0x0800a1cf
 800a120:	0800a19b 	.word	0x0800a19b
 800a124:	0800a1cf 	.word	0x0800a1cf
 800a128:	0800a1cf 	.word	0x0800a1cf
 800a12c:	0800a1cf 	.word	0x0800a1cf
 800a130:	0800a1cf 	.word	0x0800a1cf
 800a134:	0800a1cf 	.word	0x0800a1cf
 800a138:	0800a1cf 	.word	0x0800a1cf
 800a13c:	0800a1cf 	.word	0x0800a1cf
 800a140:	0800a1cf 	.word	0x0800a1cf
 800a144:	0800a1cf 	.word	0x0800a1cf
 800a148:	0800a1cf 	.word	0x0800a1cf
 800a14c:	0800a1cf 	.word	0x0800a1cf
 800a150:	0800a1cf 	.word	0x0800a1cf
 800a154:	0800a1cf 	.word	0x0800a1cf
 800a158:	0800a1cf 	.word	0x0800a1cf
 800a15c:	0800a1cf 	.word	0x0800a1cf
 800a160:	0800a1c1 	.word	0x0800a1c1
 800a164:	2b40      	cmp	r3, #64	; 0x40
 800a166:	d02e      	beq.n	800a1c6 <UART_SetConfig+0x896>
 800a168:	e031      	b.n	800a1ce <UART_SetConfig+0x89e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a16a:	f7fb fd4f 	bl	8005c0c <HAL_RCC_GetPCLK1Freq>
 800a16e:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a170:	e033      	b.n	800a1da <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a172:	f7fb fd61 	bl	8005c38 <HAL_RCC_GetPCLK2Freq>
 800a176:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a178:	e02f      	b.n	800a1da <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a17a:	f107 0314 	add.w	r3, r7, #20
 800a17e:	4618      	mov	r0, r3
 800a180:	f7fd f998 	bl	80074b4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a184:	69bb      	ldr	r3, [r7, #24]
 800a186:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a188:	e027      	b.n	800a1da <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a18a:	f107 0308 	add.w	r3, r7, #8
 800a18e:	4618      	mov	r0, r3
 800a190:	f7fd fae4 	bl	800775c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a198:	e01f      	b.n	800a1da <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a19a:	4b58      	ldr	r3, [pc, #352]	; (800a2fc <UART_SetConfig+0x9cc>)
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	f003 0320 	and.w	r3, r3, #32
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d009      	beq.n	800a1ba <UART_SetConfig+0x88a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a1a6:	4b55      	ldr	r3, [pc, #340]	; (800a2fc <UART_SetConfig+0x9cc>)
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	08db      	lsrs	r3, r3, #3
 800a1ac:	f003 0303 	and.w	r3, r3, #3
 800a1b0:	4a53      	ldr	r2, [pc, #332]	; (800a300 <UART_SetConfig+0x9d0>)
 800a1b2:	fa22 f303 	lsr.w	r3, r2, r3
 800a1b6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a1b8:	e00f      	b.n	800a1da <UART_SetConfig+0x8aa>
          pclk = (uint32_t) HSI_VALUE;
 800a1ba:	4b51      	ldr	r3, [pc, #324]	; (800a300 <UART_SetConfig+0x9d0>)
 800a1bc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a1be:	e00c      	b.n	800a1da <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a1c0:	4b4c      	ldr	r3, [pc, #304]	; (800a2f4 <UART_SetConfig+0x9c4>)
 800a1c2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a1c4:	e009      	b.n	800a1da <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a1c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a1ca:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a1cc:	e005      	b.n	800a1da <UART_SetConfig+0x8aa>
      default:
        pclk = 0U;
 800a1ce:	2300      	movs	r3, #0
 800a1d0:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800a1d2:	2301      	movs	r3, #1
 800a1d4:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800a1d8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a1da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	f000 80ea 	beq.w	800a3b6 <UART_SetConfig+0xa86>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1e6:	4a44      	ldr	r2, [pc, #272]	; (800a2f8 <UART_SetConfig+0x9c8>)
 800a1e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a1ec:	461a      	mov	r2, r3
 800a1ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1f0:	fbb3 f3f2 	udiv	r3, r3, r2
 800a1f4:	005a      	lsls	r2, r3, #1
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	685b      	ldr	r3, [r3, #4]
 800a1fa:	085b      	lsrs	r3, r3, #1
 800a1fc:	441a      	add	r2, r3
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	685b      	ldr	r3, [r3, #4]
 800a202:	fbb2 f3f3 	udiv	r3, r2, r3
 800a206:	b29b      	uxth	r3, r3
 800a208:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a20a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a20c:	2b0f      	cmp	r3, #15
 800a20e:	d916      	bls.n	800a23e <UART_SetConfig+0x90e>
 800a210:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a212:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a216:	d212      	bcs.n	800a23e <UART_SetConfig+0x90e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a218:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a21a:	b29b      	uxth	r3, r3
 800a21c:	f023 030f 	bic.w	r3, r3, #15
 800a220:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a222:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a224:	085b      	lsrs	r3, r3, #1
 800a226:	b29b      	uxth	r3, r3
 800a228:	f003 0307 	and.w	r3, r3, #7
 800a22c:	b29a      	uxth	r2, r3
 800a22e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a230:	4313      	orrs	r3, r2
 800a232:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800a23a:	60da      	str	r2, [r3, #12]
 800a23c:	e0bb      	b.n	800a3b6 <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 800a23e:	2301      	movs	r3, #1
 800a240:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800a244:	e0b7      	b.n	800a3b6 <UART_SetConfig+0xa86>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a246:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a24a:	2b20      	cmp	r3, #32
 800a24c:	dc4a      	bgt.n	800a2e4 <UART_SetConfig+0x9b4>
 800a24e:	2b00      	cmp	r3, #0
 800a250:	f2c0 8086 	blt.w	800a360 <UART_SetConfig+0xa30>
 800a254:	2b20      	cmp	r3, #32
 800a256:	f200 8083 	bhi.w	800a360 <UART_SetConfig+0xa30>
 800a25a:	a201      	add	r2, pc, #4	; (adr r2, 800a260 <UART_SetConfig+0x930>)
 800a25c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a260:	0800a2eb 	.word	0x0800a2eb
 800a264:	0800a305 	.word	0x0800a305
 800a268:	0800a361 	.word	0x0800a361
 800a26c:	0800a361 	.word	0x0800a361
 800a270:	0800a30d 	.word	0x0800a30d
 800a274:	0800a361 	.word	0x0800a361
 800a278:	0800a361 	.word	0x0800a361
 800a27c:	0800a361 	.word	0x0800a361
 800a280:	0800a31d 	.word	0x0800a31d
 800a284:	0800a361 	.word	0x0800a361
 800a288:	0800a361 	.word	0x0800a361
 800a28c:	0800a361 	.word	0x0800a361
 800a290:	0800a361 	.word	0x0800a361
 800a294:	0800a361 	.word	0x0800a361
 800a298:	0800a361 	.word	0x0800a361
 800a29c:	0800a361 	.word	0x0800a361
 800a2a0:	0800a32d 	.word	0x0800a32d
 800a2a4:	0800a361 	.word	0x0800a361
 800a2a8:	0800a361 	.word	0x0800a361
 800a2ac:	0800a361 	.word	0x0800a361
 800a2b0:	0800a361 	.word	0x0800a361
 800a2b4:	0800a361 	.word	0x0800a361
 800a2b8:	0800a361 	.word	0x0800a361
 800a2bc:	0800a361 	.word	0x0800a361
 800a2c0:	0800a361 	.word	0x0800a361
 800a2c4:	0800a361 	.word	0x0800a361
 800a2c8:	0800a361 	.word	0x0800a361
 800a2cc:	0800a361 	.word	0x0800a361
 800a2d0:	0800a361 	.word	0x0800a361
 800a2d4:	0800a361 	.word	0x0800a361
 800a2d8:	0800a361 	.word	0x0800a361
 800a2dc:	0800a361 	.word	0x0800a361
 800a2e0:	0800a353 	.word	0x0800a353
 800a2e4:	2b40      	cmp	r3, #64	; 0x40
 800a2e6:	d037      	beq.n	800a358 <UART_SetConfig+0xa28>
 800a2e8:	e03a      	b.n	800a360 <UART_SetConfig+0xa30>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a2ea:	f7fb fc8f 	bl	8005c0c <HAL_RCC_GetPCLK1Freq>
 800a2ee:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a2f0:	e03c      	b.n	800a36c <UART_SetConfig+0xa3c>
 800a2f2:	bf00      	nop
 800a2f4:	003d0900 	.word	0x003d0900
 800a2f8:	0800cf70 	.word	0x0800cf70
 800a2fc:	58024400 	.word	0x58024400
 800a300:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a304:	f7fb fc98 	bl	8005c38 <HAL_RCC_GetPCLK2Freq>
 800a308:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a30a:	e02f      	b.n	800a36c <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a30c:	f107 0314 	add.w	r3, r7, #20
 800a310:	4618      	mov	r0, r3
 800a312:	f7fd f8cf 	bl	80074b4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a316:	69bb      	ldr	r3, [r7, #24]
 800a318:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a31a:	e027      	b.n	800a36c <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a31c:	f107 0308 	add.w	r3, r7, #8
 800a320:	4618      	mov	r0, r3
 800a322:	f7fd fa1b 	bl	800775c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a32a:	e01f      	b.n	800a36c <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a32c:	4b2c      	ldr	r3, [pc, #176]	; (800a3e0 <UART_SetConfig+0xab0>)
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	f003 0320 	and.w	r3, r3, #32
 800a334:	2b00      	cmp	r3, #0
 800a336:	d009      	beq.n	800a34c <UART_SetConfig+0xa1c>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a338:	4b29      	ldr	r3, [pc, #164]	; (800a3e0 <UART_SetConfig+0xab0>)
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	08db      	lsrs	r3, r3, #3
 800a33e:	f003 0303 	and.w	r3, r3, #3
 800a342:	4a28      	ldr	r2, [pc, #160]	; (800a3e4 <UART_SetConfig+0xab4>)
 800a344:	fa22 f303 	lsr.w	r3, r2, r3
 800a348:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a34a:	e00f      	b.n	800a36c <UART_SetConfig+0xa3c>
          pclk = (uint32_t) HSI_VALUE;
 800a34c:	4b25      	ldr	r3, [pc, #148]	; (800a3e4 <UART_SetConfig+0xab4>)
 800a34e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a350:	e00c      	b.n	800a36c <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a352:	4b25      	ldr	r3, [pc, #148]	; (800a3e8 <UART_SetConfig+0xab8>)
 800a354:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a356:	e009      	b.n	800a36c <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a358:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a35c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a35e:	e005      	b.n	800a36c <UART_SetConfig+0xa3c>
      default:
        pclk = 0U;
 800a360:	2300      	movs	r3, #0
 800a362:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800a364:	2301      	movs	r3, #1
 800a366:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800a36a:	bf00      	nop
    }

    if (pclk != 0U)
 800a36c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d021      	beq.n	800a3b6 <UART_SetConfig+0xa86>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a376:	4a1d      	ldr	r2, [pc, #116]	; (800a3ec <UART_SetConfig+0xabc>)
 800a378:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a37c:	461a      	mov	r2, r3
 800a37e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a380:	fbb3 f2f2 	udiv	r2, r3, r2
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	685b      	ldr	r3, [r3, #4]
 800a388:	085b      	lsrs	r3, r3, #1
 800a38a:	441a      	add	r2, r3
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	685b      	ldr	r3, [r3, #4]
 800a390:	fbb2 f3f3 	udiv	r3, r2, r3
 800a394:	b29b      	uxth	r3, r3
 800a396:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a398:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a39a:	2b0f      	cmp	r3, #15
 800a39c:	d908      	bls.n	800a3b0 <UART_SetConfig+0xa80>
 800a39e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a3a4:	d204      	bcs.n	800a3b0 <UART_SetConfig+0xa80>
      {
        huart->Instance->BRR = usartdiv;
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a3ac:	60da      	str	r2, [r3, #12]
 800a3ae:	e002      	b.n	800a3b6 <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 800a3b0:	2301      	movs	r3, #1
 800a3b2:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	2201      	movs	r2, #1
 800a3ba:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	2201      	movs	r2, #1
 800a3c2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	2200      	movs	r2, #0
 800a3ca:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	2200      	movs	r2, #0
 800a3d0:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800a3d2:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 800a3d6:	4618      	mov	r0, r3
 800a3d8:	3738      	adds	r7, #56	; 0x38
 800a3da:	46bd      	mov	sp, r7
 800a3dc:	bdb0      	pop	{r4, r5, r7, pc}
 800a3de:	bf00      	nop
 800a3e0:	58024400 	.word	0x58024400
 800a3e4:	03d09000 	.word	0x03d09000
 800a3e8:	003d0900 	.word	0x003d0900
 800a3ec:	0800cf70 	.word	0x0800cf70

0800a3f0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a3f0:	b480      	push	{r7}
 800a3f2:	b083      	sub	sp, #12
 800a3f4:	af00      	add	r7, sp, #0
 800a3f6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3fc:	f003 0301 	and.w	r3, r3, #1
 800a400:	2b00      	cmp	r3, #0
 800a402:	d00a      	beq.n	800a41a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	685b      	ldr	r3, [r3, #4]
 800a40a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	430a      	orrs	r2, r1
 800a418:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a41e:	f003 0302 	and.w	r3, r3, #2
 800a422:	2b00      	cmp	r3, #0
 800a424:	d00a      	beq.n	800a43c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	685b      	ldr	r3, [r3, #4]
 800a42c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	430a      	orrs	r2, r1
 800a43a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a440:	f003 0304 	and.w	r3, r3, #4
 800a444:	2b00      	cmp	r3, #0
 800a446:	d00a      	beq.n	800a45e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	685b      	ldr	r3, [r3, #4]
 800a44e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	430a      	orrs	r2, r1
 800a45c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a462:	f003 0308 	and.w	r3, r3, #8
 800a466:	2b00      	cmp	r3, #0
 800a468:	d00a      	beq.n	800a480 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	685b      	ldr	r3, [r3, #4]
 800a470:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	430a      	orrs	r2, r1
 800a47e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a484:	f003 0310 	and.w	r3, r3, #16
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d00a      	beq.n	800a4a2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	689b      	ldr	r3, [r3, #8]
 800a492:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	430a      	orrs	r2, r1
 800a4a0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4a6:	f003 0320 	and.w	r3, r3, #32
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d00a      	beq.n	800a4c4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	689b      	ldr	r3, [r3, #8]
 800a4b4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	430a      	orrs	r2, r1
 800a4c2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d01a      	beq.n	800a506 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	685b      	ldr	r3, [r3, #4]
 800a4d6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	430a      	orrs	r2, r1
 800a4e4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a4ea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a4ee:	d10a      	bne.n	800a506 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	685b      	ldr	r3, [r3, #4]
 800a4f6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	430a      	orrs	r2, r1
 800a504:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a50a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d00a      	beq.n	800a528 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	685b      	ldr	r3, [r3, #4]
 800a518:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	430a      	orrs	r2, r1
 800a526:	605a      	str	r2, [r3, #4]
  }
}
 800a528:	bf00      	nop
 800a52a:	370c      	adds	r7, #12
 800a52c:	46bd      	mov	sp, r7
 800a52e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a532:	4770      	bx	lr

0800a534 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a534:	b580      	push	{r7, lr}
 800a536:	b086      	sub	sp, #24
 800a538:	af02      	add	r7, sp, #8
 800a53a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	2200      	movs	r2, #0
 800a540:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a544:	f7f7 f93e 	bl	80017c4 <HAL_GetTick>
 800a548:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	f003 0308 	and.w	r3, r3, #8
 800a554:	2b08      	cmp	r3, #8
 800a556:	d10e      	bne.n	800a576 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a558:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a55c:	9300      	str	r3, [sp, #0]
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	2200      	movs	r2, #0
 800a562:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a566:	6878      	ldr	r0, [r7, #4]
 800a568:	f000 f82f 	bl	800a5ca <UART_WaitOnFlagUntilTimeout>
 800a56c:	4603      	mov	r3, r0
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d001      	beq.n	800a576 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a572:	2303      	movs	r3, #3
 800a574:	e025      	b.n	800a5c2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	f003 0304 	and.w	r3, r3, #4
 800a580:	2b04      	cmp	r3, #4
 800a582:	d10e      	bne.n	800a5a2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a584:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a588:	9300      	str	r3, [sp, #0]
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	2200      	movs	r2, #0
 800a58e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a592:	6878      	ldr	r0, [r7, #4]
 800a594:	f000 f819 	bl	800a5ca <UART_WaitOnFlagUntilTimeout>
 800a598:	4603      	mov	r3, r0
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d001      	beq.n	800a5a2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a59e:	2303      	movs	r3, #3
 800a5a0:	e00f      	b.n	800a5c2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	2220      	movs	r2, #32
 800a5a6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	2220      	movs	r2, #32
 800a5ae:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	2200      	movs	r2, #0
 800a5b6:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	2200      	movs	r2, #0
 800a5bc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a5c0:	2300      	movs	r3, #0
}
 800a5c2:	4618      	mov	r0, r3
 800a5c4:	3710      	adds	r7, #16
 800a5c6:	46bd      	mov	sp, r7
 800a5c8:	bd80      	pop	{r7, pc}

0800a5ca <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a5ca:	b580      	push	{r7, lr}
 800a5cc:	b084      	sub	sp, #16
 800a5ce:	af00      	add	r7, sp, #0
 800a5d0:	60f8      	str	r0, [r7, #12]
 800a5d2:	60b9      	str	r1, [r7, #8]
 800a5d4:	603b      	str	r3, [r7, #0]
 800a5d6:	4613      	mov	r3, r2
 800a5d8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a5da:	e062      	b.n	800a6a2 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a5dc:	69bb      	ldr	r3, [r7, #24]
 800a5de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5e2:	d05e      	beq.n	800a6a2 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a5e4:	f7f7 f8ee 	bl	80017c4 <HAL_GetTick>
 800a5e8:	4602      	mov	r2, r0
 800a5ea:	683b      	ldr	r3, [r7, #0]
 800a5ec:	1ad3      	subs	r3, r2, r3
 800a5ee:	69ba      	ldr	r2, [r7, #24]
 800a5f0:	429a      	cmp	r2, r3
 800a5f2:	d302      	bcc.n	800a5fa <UART_WaitOnFlagUntilTimeout+0x30>
 800a5f4:	69bb      	ldr	r3, [r7, #24]
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d11d      	bne.n	800a636 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	681a      	ldr	r2, [r3, #0]
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a608:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	689a      	ldr	r2, [r3, #8]
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	f022 0201 	bic.w	r2, r2, #1
 800a618:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	2220      	movs	r2, #32
 800a61e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	2220      	movs	r2, #32
 800a626:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	2200      	movs	r2, #0
 800a62e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800a632:	2303      	movs	r3, #3
 800a634:	e045      	b.n	800a6c2 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	f003 0304 	and.w	r3, r3, #4
 800a640:	2b00      	cmp	r3, #0
 800a642:	d02e      	beq.n	800a6a2 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	69db      	ldr	r3, [r3, #28]
 800a64a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a64e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a652:	d126      	bne.n	800a6a2 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a65c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	681a      	ldr	r2, [r3, #0]
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a66c:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	689a      	ldr	r2, [r3, #8]
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	f022 0201 	bic.w	r2, r2, #1
 800a67c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	2220      	movs	r2, #32
 800a682:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	2220      	movs	r2, #32
 800a68a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	2220      	movs	r2, #32
 800a692:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	2200      	movs	r2, #0
 800a69a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800a69e:	2303      	movs	r3, #3
 800a6a0:	e00f      	b.n	800a6c2 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	69da      	ldr	r2, [r3, #28]
 800a6a8:	68bb      	ldr	r3, [r7, #8]
 800a6aa:	4013      	ands	r3, r2
 800a6ac:	68ba      	ldr	r2, [r7, #8]
 800a6ae:	429a      	cmp	r2, r3
 800a6b0:	bf0c      	ite	eq
 800a6b2:	2301      	moveq	r3, #1
 800a6b4:	2300      	movne	r3, #0
 800a6b6:	b2db      	uxtb	r3, r3
 800a6b8:	461a      	mov	r2, r3
 800a6ba:	79fb      	ldrb	r3, [r7, #7]
 800a6bc:	429a      	cmp	r2, r3
 800a6be:	d08d      	beq.n	800a5dc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a6c0:	2300      	movs	r3, #0
}
 800a6c2:	4618      	mov	r0, r3
 800a6c4:	3710      	adds	r7, #16
 800a6c6:	46bd      	mov	sp, r7
 800a6c8:	bd80      	pop	{r7, pc}

0800a6ca <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a6ca:	b480      	push	{r7}
 800a6cc:	b083      	sub	sp, #12
 800a6ce:	af00      	add	r7, sp, #0
 800a6d0:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	681a      	ldr	r2, [r3, #0]
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800a6e0:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	689a      	ldr	r2, [r3, #8]
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 800a6f0:	609a      	str	r2, [r3, #8]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	2220      	movs	r2, #32
 800a6f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 800a6fa:	bf00      	nop
 800a6fc:	370c      	adds	r7, #12
 800a6fe:	46bd      	mov	sp, r7
 800a700:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a704:	4770      	bx	lr
	...

0800a708 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a708:	b480      	push	{r7}
 800a70a:	b083      	sub	sp, #12
 800a70c:	af00      	add	r7, sp, #0
 800a70e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	681a      	ldr	r2, [r3, #0]
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800a71e:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	6899      	ldr	r1, [r3, #8]
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	681a      	ldr	r2, [r3, #0]
 800a72a:	4b0f      	ldr	r3, [pc, #60]	; (800a768 <UART_EndRxTransfer+0x60>)
 800a72c:	400b      	ands	r3, r1
 800a72e:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a734:	2b01      	cmp	r3, #1
 800a736:	d107      	bne.n	800a748 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	681a      	ldr	r2, [r3, #0]
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	f022 0210 	bic.w	r2, r2, #16
 800a746:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	2220      	movs	r2, #32
 800a74c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	2200      	movs	r2, #0
 800a754:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	2200      	movs	r2, #0
 800a75a:	671a      	str	r2, [r3, #112]	; 0x70
}
 800a75c:	bf00      	nop
 800a75e:	370c      	adds	r7, #12
 800a760:	46bd      	mov	sp, r7
 800a762:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a766:	4770      	bx	lr
 800a768:	effffffe 	.word	0xeffffffe

0800a76c <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a76c:	b580      	push	{r7, lr}
 800a76e:	b084      	sub	sp, #16
 800a770:	af00      	add	r7, sp, #0
 800a772:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a778:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	69db      	ldr	r3, [r3, #28]
 800a77e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a782:	d014      	beq.n	800a7ae <UART_DMATransmitCplt+0x42>
  {
    huart->TxXferCount = 0U;
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	2200      	movs	r2, #0
 800a788:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	689a      	ldr	r2, [r3, #8]
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a79a:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	681a      	ldr	r2, [r3, #0]
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a7aa:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a7ac:	e002      	b.n	800a7b4 <UART_DMATransmitCplt+0x48>
    HAL_UART_TxCpltCallback(huart);
 800a7ae:	68f8      	ldr	r0, [r7, #12]
 800a7b0:	f7ff f894 	bl	80098dc <HAL_UART_TxCpltCallback>
}
 800a7b4:	bf00      	nop
 800a7b6:	3710      	adds	r7, #16
 800a7b8:	46bd      	mov	sp, r7
 800a7ba:	bd80      	pop	{r7, pc}

0800a7bc <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a7bc:	b580      	push	{r7, lr}
 800a7be:	b084      	sub	sp, #16
 800a7c0:	af00      	add	r7, sp, #0
 800a7c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7c8:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800a7ca:	68f8      	ldr	r0, [r7, #12]
 800a7cc:	f7ff f890 	bl	80098f0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a7d0:	bf00      	nop
 800a7d2:	3710      	adds	r7, #16
 800a7d4:	46bd      	mov	sp, r7
 800a7d6:	bd80      	pop	{r7, pc}

0800a7d8 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a7d8:	b580      	push	{r7, lr}
 800a7da:	b086      	sub	sp, #24
 800a7dc:	af00      	add	r7, sp, #0
 800a7de:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7e4:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800a7e6:	697b      	ldr	r3, [r7, #20]
 800a7e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a7ec:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800a7ee:	697b      	ldr	r3, [r7, #20]
 800a7f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a7f4:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800a7f6:	697b      	ldr	r3, [r7, #20]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	689b      	ldr	r3, [r3, #8]
 800a7fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a800:	2b80      	cmp	r3, #128	; 0x80
 800a802:	d109      	bne.n	800a818 <UART_DMAError+0x40>
 800a804:	693b      	ldr	r3, [r7, #16]
 800a806:	2b21      	cmp	r3, #33	; 0x21
 800a808:	d106      	bne.n	800a818 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800a80a:	697b      	ldr	r3, [r7, #20]
 800a80c:	2200      	movs	r2, #0
 800a80e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 800a812:	6978      	ldr	r0, [r7, #20]
 800a814:	f7ff ff59 	bl	800a6ca <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800a818:	697b      	ldr	r3, [r7, #20]
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	689b      	ldr	r3, [r3, #8]
 800a81e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a822:	2b40      	cmp	r3, #64	; 0x40
 800a824:	d109      	bne.n	800a83a <UART_DMAError+0x62>
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	2b22      	cmp	r3, #34	; 0x22
 800a82a:	d106      	bne.n	800a83a <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800a82c:	697b      	ldr	r3, [r7, #20]
 800a82e:	2200      	movs	r2, #0
 800a830:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 800a834:	6978      	ldr	r0, [r7, #20]
 800a836:	f7ff ff67 	bl	800a708 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a83a:	697b      	ldr	r3, [r7, #20]
 800a83c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a840:	f043 0210 	orr.w	r2, r3, #16
 800a844:	697b      	ldr	r3, [r7, #20]
 800a846:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a84a:	6978      	ldr	r0, [r7, #20]
 800a84c:	f7ff f85a 	bl	8009904 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a850:	bf00      	nop
 800a852:	3718      	adds	r7, #24
 800a854:	46bd      	mov	sp, r7
 800a856:	bd80      	pop	{r7, pc}

0800a858 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a858:	b580      	push	{r7, lr}
 800a85a:	b084      	sub	sp, #16
 800a85c:	af00      	add	r7, sp, #0
 800a85e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a864:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	2200      	movs	r2, #0
 800a86a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	2200      	movs	r2, #0
 800a872:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a876:	68f8      	ldr	r0, [r7, #12]
 800a878:	f7ff f844 	bl	8009904 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a87c:	bf00      	nop
 800a87e:	3710      	adds	r7, #16
 800a880:	46bd      	mov	sp, r7
 800a882:	bd80      	pop	{r7, pc}

0800a884 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a884:	b580      	push	{r7, lr}
 800a886:	b082      	sub	sp, #8
 800a888:	af00      	add	r7, sp, #0
 800a88a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	681a      	ldr	r2, [r3, #0]
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a89a:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	2220      	movs	r2, #32
 800a8a0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	2200      	movs	r2, #0
 800a8a8:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a8aa:	6878      	ldr	r0, [r7, #4]
 800a8ac:	f7ff f816 	bl	80098dc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a8b0:	bf00      	nop
 800a8b2:	3708      	adds	r7, #8
 800a8b4:	46bd      	mov	sp, r7
 800a8b6:	bd80      	pop	{r7, pc}

0800a8b8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a8b8:	b480      	push	{r7}
 800a8ba:	b083      	sub	sp, #12
 800a8bc:	af00      	add	r7, sp, #0
 800a8be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a8c0:	bf00      	nop
 800a8c2:	370c      	adds	r7, #12
 800a8c4:	46bd      	mov	sp, r7
 800a8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ca:	4770      	bx	lr

0800a8cc <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a8cc:	b480      	push	{r7}
 800a8ce:	b083      	sub	sp, #12
 800a8d0:	af00      	add	r7, sp, #0
 800a8d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a8d4:	bf00      	nop
 800a8d6:	370c      	adds	r7, #12
 800a8d8:	46bd      	mov	sp, r7
 800a8da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8de:	4770      	bx	lr

0800a8e0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a8e0:	b480      	push	{r7}
 800a8e2:	b083      	sub	sp, #12
 800a8e4:	af00      	add	r7, sp, #0
 800a8e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a8e8:	bf00      	nop
 800a8ea:	370c      	adds	r7, #12
 800a8ec:	46bd      	mov	sp, r7
 800a8ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8f2:	4770      	bx	lr

0800a8f4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a8f4:	b480      	push	{r7}
 800a8f6:	b085      	sub	sp, #20
 800a8f8:	af00      	add	r7, sp, #0
 800a8fa:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a902:	2b01      	cmp	r3, #1
 800a904:	d101      	bne.n	800a90a <HAL_UARTEx_DisableFifoMode+0x16>
 800a906:	2302      	movs	r3, #2
 800a908:	e027      	b.n	800a95a <HAL_UARTEx_DisableFifoMode+0x66>
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	2201      	movs	r2, #1
 800a90e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	2224      	movs	r2, #36	; 0x24
 800a916:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	681a      	ldr	r2, [r3, #0]
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	f022 0201 	bic.w	r2, r2, #1
 800a930:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800a938:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	2200      	movs	r2, #0
 800a93e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	68fa      	ldr	r2, [r7, #12]
 800a946:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	2220      	movs	r2, #32
 800a94c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	2200      	movs	r2, #0
 800a954:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a958:	2300      	movs	r3, #0
}
 800a95a:	4618      	mov	r0, r3
 800a95c:	3714      	adds	r7, #20
 800a95e:	46bd      	mov	sp, r7
 800a960:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a964:	4770      	bx	lr

0800a966 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a966:	b580      	push	{r7, lr}
 800a968:	b084      	sub	sp, #16
 800a96a:	af00      	add	r7, sp, #0
 800a96c:	6078      	str	r0, [r7, #4]
 800a96e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a976:	2b01      	cmp	r3, #1
 800a978:	d101      	bne.n	800a97e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a97a:	2302      	movs	r3, #2
 800a97c:	e02d      	b.n	800a9da <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	2201      	movs	r2, #1
 800a982:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	2224      	movs	r2, #36	; 0x24
 800a98a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	681a      	ldr	r2, [r3, #0]
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	f022 0201 	bic.w	r2, r2, #1
 800a9a4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	689b      	ldr	r3, [r3, #8]
 800a9ac:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	683a      	ldr	r2, [r7, #0]
 800a9b6:	430a      	orrs	r2, r1
 800a9b8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a9ba:	6878      	ldr	r0, [r7, #4]
 800a9bc:	f000 f850 	bl	800aa60 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	68fa      	ldr	r2, [r7, #12]
 800a9c6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	2220      	movs	r2, #32
 800a9cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	2200      	movs	r2, #0
 800a9d4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a9d8:	2300      	movs	r3, #0
}
 800a9da:	4618      	mov	r0, r3
 800a9dc:	3710      	adds	r7, #16
 800a9de:	46bd      	mov	sp, r7
 800a9e0:	bd80      	pop	{r7, pc}

0800a9e2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a9e2:	b580      	push	{r7, lr}
 800a9e4:	b084      	sub	sp, #16
 800a9e6:	af00      	add	r7, sp, #0
 800a9e8:	6078      	str	r0, [r7, #4]
 800a9ea:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a9f2:	2b01      	cmp	r3, #1
 800a9f4:	d101      	bne.n	800a9fa <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a9f6:	2302      	movs	r3, #2
 800a9f8:	e02d      	b.n	800aa56 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	2201      	movs	r2, #1
 800a9fe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	2224      	movs	r2, #36	; 0x24
 800aa06:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	681a      	ldr	r2, [r3, #0]
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	f022 0201 	bic.w	r2, r2, #1
 800aa20:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	689b      	ldr	r3, [r3, #8]
 800aa28:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	683a      	ldr	r2, [r7, #0]
 800aa32:	430a      	orrs	r2, r1
 800aa34:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800aa36:	6878      	ldr	r0, [r7, #4]
 800aa38:	f000 f812 	bl	800aa60 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	68fa      	ldr	r2, [r7, #12]
 800aa42:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	2220      	movs	r2, #32
 800aa48:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	2200      	movs	r2, #0
 800aa50:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800aa54:	2300      	movs	r3, #0
}
 800aa56:	4618      	mov	r0, r3
 800aa58:	3710      	adds	r7, #16
 800aa5a:	46bd      	mov	sp, r7
 800aa5c:	bd80      	pop	{r7, pc}
	...

0800aa60 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800aa60:	b480      	push	{r7}
 800aa62:	b085      	sub	sp, #20
 800aa64:	af00      	add	r7, sp, #0
 800aa66:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d108      	bne.n	800aa82 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	2201      	movs	r2, #1
 800aa74:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	2201      	movs	r2, #1
 800aa7c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800aa80:	e031      	b.n	800aae6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800aa82:	2310      	movs	r3, #16
 800aa84:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800aa86:	2310      	movs	r3, #16
 800aa88:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	689b      	ldr	r3, [r3, #8]
 800aa90:	0e5b      	lsrs	r3, r3, #25
 800aa92:	b2db      	uxtb	r3, r3
 800aa94:	f003 0307 	and.w	r3, r3, #7
 800aa98:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	689b      	ldr	r3, [r3, #8]
 800aaa0:	0f5b      	lsrs	r3, r3, #29
 800aaa2:	b2db      	uxtb	r3, r3
 800aaa4:	f003 0307 	and.w	r3, r3, #7
 800aaa8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800aaaa:	7bbb      	ldrb	r3, [r7, #14]
 800aaac:	7b3a      	ldrb	r2, [r7, #12]
 800aaae:	4911      	ldr	r1, [pc, #68]	; (800aaf4 <UARTEx_SetNbDataToProcess+0x94>)
 800aab0:	5c8a      	ldrb	r2, [r1, r2]
 800aab2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800aab6:	7b3a      	ldrb	r2, [r7, #12]
 800aab8:	490f      	ldr	r1, [pc, #60]	; (800aaf8 <UARTEx_SetNbDataToProcess+0x98>)
 800aaba:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800aabc:	fb93 f3f2 	sdiv	r3, r3, r2
 800aac0:	b29a      	uxth	r2, r3
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800aac8:	7bfb      	ldrb	r3, [r7, #15]
 800aaca:	7b7a      	ldrb	r2, [r7, #13]
 800aacc:	4909      	ldr	r1, [pc, #36]	; (800aaf4 <UARTEx_SetNbDataToProcess+0x94>)
 800aace:	5c8a      	ldrb	r2, [r1, r2]
 800aad0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800aad4:	7b7a      	ldrb	r2, [r7, #13]
 800aad6:	4908      	ldr	r1, [pc, #32]	; (800aaf8 <UARTEx_SetNbDataToProcess+0x98>)
 800aad8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800aada:	fb93 f3f2 	sdiv	r3, r3, r2
 800aade:	b29a      	uxth	r2, r3
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800aae6:	bf00      	nop
 800aae8:	3714      	adds	r7, #20
 800aaea:	46bd      	mov	sp, r7
 800aaec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaf0:	4770      	bx	lr
 800aaf2:	bf00      	nop
 800aaf4:	0800cf88 	.word	0x0800cf88
 800aaf8:	0800cf90 	.word	0x0800cf90

0800aafc <arm_fir_f32>:
void arm_fir_f32(
  const arm_fir_instance_f32 * S,
  const float32_t * pSrc,
        float32_t * pDst,
        uint32_t blockSize)
{
 800aafc:	b480      	push	{r7}
 800aafe:	b08f      	sub	sp, #60	; 0x3c
 800ab00:	af00      	add	r7, sp, #0
 800ab02:	60f8      	str	r0, [r7, #12]
 800ab04:	60b9      	str	r1, [r7, #8]
 800ab06:	607a      	str	r2, [r7, #4]
 800ab08:	603b      	str	r3, [r7, #0]
        float32_t *pState = S->pState;                 /* State pointer */
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	685b      	ldr	r3, [r3, #4]
 800ab0e:	637b      	str	r3, [r7, #52]	; 0x34
  const float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	689b      	ldr	r3, [r3, #8]
 800ab14:	617b      	str	r3, [r7, #20]
        float32_t *pStateCurnt;                        /* Points to the current sample of the state */
        float32_t *px;                                 /* Temporary pointer for state buffer */
  const float32_t *pb;                                 /* Temporary pointer for coefficient buffer */
        float32_t acc0;                                /* Accumulator */
        uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	881b      	ldrh	r3, [r3, #0]
 800ab1a:	613b      	str	r3, [r7, #16]
        float32_t c0;                                           /* Temporary variable to hold coefficient value */
#endif

  /* S->pState points to state array which contains previous frame (numTaps - 1) samples */
  /* pStateCurnt points to the location where the new input data should be written */
  pStateCurnt = &(S->pState[(numTaps - 1U)]);
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	685a      	ldr	r2, [r3, #4]
 800ab20:	6939      	ldr	r1, [r7, #16]
 800ab22:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800ab26:	440b      	add	r3, r1
 800ab28:	009b      	lsls	r3, r3, #2
 800ab2a:	4413      	add	r3, r2
 800ab2c:	633b      	str	r3, [r7, #48]	; 0x30
  blkCnt = blockSize % 0x8U;

#else

  /* Initialize blkCnt with number of taps */
  blkCnt = blockSize;
 800ab2e:	683b      	ldr	r3, [r7, #0]
 800ab30:	61bb      	str	r3, [r7, #24]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

  while (blkCnt > 0U)
 800ab32:	e034      	b.n	800ab9e <arm_fir_f32+0xa2>
  {
    /* Copy one sample at a time into state buffer */
    *pStateCurnt++ = *pSrc++;
 800ab34:	68ba      	ldr	r2, [r7, #8]
 800ab36:	1d13      	adds	r3, r2, #4
 800ab38:	60bb      	str	r3, [r7, #8]
 800ab3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab3c:	1d19      	adds	r1, r3, #4
 800ab3e:	6339      	str	r1, [r7, #48]	; 0x30
 800ab40:	6812      	ldr	r2, [r2, #0]
 800ab42:	601a      	str	r2, [r3, #0]

    /* Set the accumulator to zero */
    acc0 = 0.0f;
 800ab44:	f04f 0300 	mov.w	r3, #0
 800ab48:	627b      	str	r3, [r7, #36]	; 0x24

    /* Initialize state pointer */
    px = pState;
 800ab4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab4c:	62fb      	str	r3, [r7, #44]	; 0x2c

    /* Initialize Coefficient pointer */
    pb = pCoeffs;
 800ab4e:	697b      	ldr	r3, [r7, #20]
 800ab50:	62bb      	str	r3, [r7, #40]	; 0x28

    i = numTaps;
 800ab52:	693b      	ldr	r3, [r7, #16]
 800ab54:	623b      	str	r3, [r7, #32]

    /* Perform the multiply-accumulates */
    while (i > 0U)
 800ab56:	e014      	b.n	800ab82 <arm_fir_f32+0x86>
    {
      /* acc =  b[numTaps-1] * x[n-numTaps-1] + b[numTaps-2] * x[n-numTaps-2] + b[numTaps-3] * x[n-numTaps-3] +...+ b[0] * x[0] */
      acc0 += *px++ * *pb++;
 800ab58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab5a:	1d1a      	adds	r2, r3, #4
 800ab5c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800ab5e:	ed93 7a00 	vldr	s14, [r3]
 800ab62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab64:	1d1a      	adds	r2, r3, #4
 800ab66:	62ba      	str	r2, [r7, #40]	; 0x28
 800ab68:	edd3 7a00 	vldr	s15, [r3]
 800ab6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ab70:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800ab74:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ab78:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

      i--;
 800ab7c:	6a3b      	ldr	r3, [r7, #32]
 800ab7e:	3b01      	subs	r3, #1
 800ab80:	623b      	str	r3, [r7, #32]
    while (i > 0U)
 800ab82:	6a3b      	ldr	r3, [r7, #32]
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d1e7      	bne.n	800ab58 <arm_fir_f32+0x5c>
    }

    /* Store result in destination buffer. */
    *pDst++ = acc0;
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	1d1a      	adds	r2, r3, #4
 800ab8c:	607a      	str	r2, [r7, #4]
 800ab8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ab90:	601a      	str	r2, [r3, #0]

    /* Advance state pointer by 1 for the next sample */
    pState = pState + 1U;
 800ab92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab94:	3304      	adds	r3, #4
 800ab96:	637b      	str	r3, [r7, #52]	; 0x34

    /* Decrement loop counter */
    blkCnt--;
 800ab98:	69bb      	ldr	r3, [r7, #24]
 800ab9a:	3b01      	subs	r3, #1
 800ab9c:	61bb      	str	r3, [r7, #24]
  while (blkCnt > 0U)
 800ab9e:	69bb      	ldr	r3, [r7, #24]
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	d1c7      	bne.n	800ab34 <arm_fir_f32+0x38>
  /* Processing is complete.
     Now copy the last numTaps - 1 samples to the start of the state buffer.
     This prepares the state buffer for the next function call. */

  /* Points to the start of the state buffer */
  pStateCurnt = S->pState;
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	685b      	ldr	r3, [r3, #4]
 800aba8:	633b      	str	r3, [r7, #48]	; 0x30
  tapCnt = (numTaps - 1U) % 0x4U;

#else

  /* Initialize tapCnt with number of taps */
  tapCnt = (numTaps - 1U);
 800abaa:	693b      	ldr	r3, [r7, #16]
 800abac:	3b01      	subs	r3, #1
 800abae:	61fb      	str	r3, [r7, #28]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

  /* Copy remaining data */
  while (tapCnt > 0U)
 800abb0:	e00a      	b.n	800abc8 <arm_fir_f32+0xcc>
  {
    *pStateCurnt++ = *pState++;
 800abb2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800abb4:	1d13      	adds	r3, r2, #4
 800abb6:	637b      	str	r3, [r7, #52]	; 0x34
 800abb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abba:	1d19      	adds	r1, r3, #4
 800abbc:	6339      	str	r1, [r7, #48]	; 0x30
 800abbe:	6812      	ldr	r2, [r2, #0]
 800abc0:	601a      	str	r2, [r3, #0]

    /* Decrement loop counter */
    tapCnt--;
 800abc2:	69fb      	ldr	r3, [r7, #28]
 800abc4:	3b01      	subs	r3, #1
 800abc6:	61fb      	str	r3, [r7, #28]
  while (tapCnt > 0U)
 800abc8:	69fb      	ldr	r3, [r7, #28]
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d1f1      	bne.n	800abb2 <arm_fir_f32+0xb6>
  }

}
 800abce:	bf00      	nop
 800abd0:	bf00      	nop
 800abd2:	373c      	adds	r7, #60	; 0x3c
 800abd4:	46bd      	mov	sp, r7
 800abd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abda:	4770      	bx	lr

0800abdc <arm_fir_init_f32>:
        arm_fir_instance_f32 * S,
        uint16_t numTaps,
  const float32_t * pCoeffs,
        float32_t * pState,
        uint32_t blockSize)
{
 800abdc:	b580      	push	{r7, lr}
 800abde:	b084      	sub	sp, #16
 800abe0:	af00      	add	r7, sp, #0
 800abe2:	60f8      	str	r0, [r7, #12]
 800abe4:	607a      	str	r2, [r7, #4]
 800abe6:	603b      	str	r3, [r7, #0]
 800abe8:	460b      	mov	r3, r1
 800abea:	817b      	strh	r3, [r7, #10]
  /* Assign filter taps */
  S->numTaps = numTaps;
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	897a      	ldrh	r2, [r7, #10]
 800abf0:	801a      	strh	r2, [r3, #0]

  /* Assign coefficient pointer */
  S->pCoeffs = pCoeffs;
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	687a      	ldr	r2, [r7, #4]
 800abf6:	609a      	str	r2, [r3, #8]

  /* Clear state buffer. The size is always (blockSize + numTaps - 1) */
#if defined(ARM_MATH_MVEF) && !defined(ARM_MATH_AUTOVECTORIZE)
  memset(pState, 0, (numTaps + (blockSize - 1U) + blockSize) * sizeof(float32_t));
#else
  memset(pState, 0, (numTaps + (blockSize - 1U)) * sizeof(float32_t));
 800abf8:	897a      	ldrh	r2, [r7, #10]
 800abfa:	69bb      	ldr	r3, [r7, #24]
 800abfc:	4413      	add	r3, r2
 800abfe:	3b01      	subs	r3, #1
 800ac00:	009b      	lsls	r3, r3, #2
 800ac02:	461a      	mov	r2, r3
 800ac04:	2100      	movs	r1, #0
 800ac06:	6838      	ldr	r0, [r7, #0]
 800ac08:	f001 ffb0 	bl	800cb6c <memset>
#endif
  /* Assign state pointer */
  S->pState = pState;
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	683a      	ldr	r2, [r7, #0]
 800ac10:	605a      	str	r2, [r3, #4]
}
 800ac12:	bf00      	nop
 800ac14:	3710      	adds	r7, #16
 800ac16:	46bd      	mov	sp, r7
 800ac18:	bd80      	pop	{r7, pc}

0800ac1a <arm_mat_init_q15>:
void arm_mat_init_q15(
  arm_matrix_instance_q15 * S,
  uint16_t nRows,
  uint16_t nColumns,
  q15_t * pData)
{
 800ac1a:	b480      	push	{r7}
 800ac1c:	b085      	sub	sp, #20
 800ac1e:	af00      	add	r7, sp, #0
 800ac20:	60f8      	str	r0, [r7, #12]
 800ac22:	607b      	str	r3, [r7, #4]
 800ac24:	460b      	mov	r3, r1
 800ac26:	817b      	strh	r3, [r7, #10]
 800ac28:	4613      	mov	r3, r2
 800ac2a:	813b      	strh	r3, [r7, #8]
  /* Assign Number of Rows */
  S->numRows = nRows;
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	897a      	ldrh	r2, [r7, #10]
 800ac30:	801a      	strh	r2, [r3, #0]

  /* Assign Number of Columns */
  S->numCols = nColumns;
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	893a      	ldrh	r2, [r7, #8]
 800ac36:	805a      	strh	r2, [r3, #2]

  /* Assign Data pointer */
  S->pData = pData;
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	687a      	ldr	r2, [r7, #4]
 800ac3c:	605a      	str	r2, [r3, #4]
}
 800ac3e:	bf00      	nop
 800ac40:	3714      	adds	r7, #20
 800ac42:	46bd      	mov	sp, r7
 800ac44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac48:	4770      	bx	lr

0800ac4a <arm_mat_trans_q15>:
}
#else
arm_status arm_mat_trans_q15(
  const arm_matrix_instance_q15 * pSrc,
        arm_matrix_instance_q15 * pDst)
{
 800ac4a:	b480      	push	{r7}
 800ac4c:	b08b      	sub	sp, #44	; 0x2c
 800ac4e:	af00      	add	r7, sp, #0
 800ac50:	6078      	str	r0, [r7, #4]
 800ac52:	6039      	str	r1, [r7, #0]
        q15_t *pIn = pSrc->pData;                      /* input data matrix pointer */
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	685b      	ldr	r3, [r3, #4]
 800ac58:	627b      	str	r3, [r7, #36]	; 0x24
        q15_t *pOut = pDst->pData;                     /* output data matrix pointer */
 800ac5a:	683b      	ldr	r3, [r7, #0]
 800ac5c:	685b      	ldr	r3, [r3, #4]
 800ac5e:	623b      	str	r3, [r7, #32]
        uint16_t nRows = pSrc->numRows;                /* number of rows */
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	881b      	ldrh	r3, [r3, #0]
 800ac64:	827b      	strh	r3, [r7, #18]
        uint16_t nCols = pSrc->numCols;                /* number of columns */
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	885b      	ldrh	r3, [r3, #2]
 800ac6a:	823b      	strh	r3, [r7, #16]
        uint32_t col, row = nRows, i = 0U;             /* Loop counters */
 800ac6c:	8a7b      	ldrh	r3, [r7, #18]
 800ac6e:	61bb      	str	r3, [r7, #24]
 800ac70:	2300      	movs	r3, #0
 800ac72:	617b      	str	r3, [r7, #20]
    /* Matrix transpose by exchanging the rows with columns */
    /* row loop */
    do
    {
      /* Pointer pOut is set to starting address of column being processed */
      pOut = pDst->pData + i;
 800ac74:	683b      	ldr	r3, [r7, #0]
 800ac76:	685a      	ldr	r2, [r3, #4]
 800ac78:	697b      	ldr	r3, [r7, #20]
 800ac7a:	005b      	lsls	r3, r3, #1
 800ac7c:	4413      	add	r3, r2
 800ac7e:	623b      	str	r3, [r7, #32]
      col = nCols % 0x4U;

#else

      /* Initialize col with number of samples */
      col = nCols;
 800ac80:	8a3b      	ldrh	r3, [r7, #16]
 800ac82:	61fb      	str	r3, [r7, #28]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

      while (col > 0U)
 800ac84:	e00e      	b.n	800aca4 <arm_mat_trans_q15+0x5a>
      {
        /* Read and store input element in destination */
        *pOut = *pIn++;
 800ac86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac88:	1c9a      	adds	r2, r3, #2
 800ac8a:	627a      	str	r2, [r7, #36]	; 0x24
 800ac8c:	f9b3 2000 	ldrsh.w	r2, [r3]
 800ac90:	6a3b      	ldr	r3, [r7, #32]
 800ac92:	801a      	strh	r2, [r3, #0]

        /* Update pointer pOut to point to next row of transposed matrix */
        pOut += nRows;
 800ac94:	8a7b      	ldrh	r3, [r7, #18]
 800ac96:	005b      	lsls	r3, r3, #1
 800ac98:	6a3a      	ldr	r2, [r7, #32]
 800ac9a:	4413      	add	r3, r2
 800ac9c:	623b      	str	r3, [r7, #32]

        /* Decrement column loop counter */
        col--;
 800ac9e:	69fb      	ldr	r3, [r7, #28]
 800aca0:	3b01      	subs	r3, #1
 800aca2:	61fb      	str	r3, [r7, #28]
      while (col > 0U)
 800aca4:	69fb      	ldr	r3, [r7, #28]
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d1ed      	bne.n	800ac86 <arm_mat_trans_q15+0x3c>
      }

      i++;
 800acaa:	697b      	ldr	r3, [r7, #20]
 800acac:	3301      	adds	r3, #1
 800acae:	617b      	str	r3, [r7, #20]

      /* Decrement row loop counter */
      row--;
 800acb0:	69bb      	ldr	r3, [r7, #24]
 800acb2:	3b01      	subs	r3, #1
 800acb4:	61bb      	str	r3, [r7, #24]

    } while (row > 0U);          /* row loop end */
 800acb6:	69bb      	ldr	r3, [r7, #24]
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d1db      	bne.n	800ac74 <arm_mat_trans_q15+0x2a>

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800acbc:	2300      	movs	r3, #0
 800acbe:	73fb      	strb	r3, [r7, #15]
  }

  /* Return to application */
  return (status);
 800acc0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800acc4:	4618      	mov	r0, r3
 800acc6:	372c      	adds	r7, #44	; 0x2c
 800acc8:	46bd      	mov	sp, r7
 800acca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acce:	4770      	bx	lr

0800acd0 <arm_float_to_q15>:
#else
void arm_float_to_q15(
  const float32_t * pSrc,
        q15_t * pDst,
        uint32_t blockSize)
{
 800acd0:	b480      	push	{r7}
 800acd2:	b089      	sub	sp, #36	; 0x24
 800acd4:	af00      	add	r7, sp, #0
 800acd6:	60f8      	str	r0, [r7, #12]
 800acd8:	60b9      	str	r1, [r7, #8]
 800acda:	607a      	str	r2, [r7, #4]
        uint32_t blkCnt;                               /* Loop counter */
  const float32_t *pIn = pSrc;                         /* Source pointer */
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	61bb      	str	r3, [r7, #24]
  blkCnt = blockSize % 0x4U;

#else

  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	61fb      	str	r3, [r7, #28]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

  while (blkCnt > 0U)
 800ace4:	e01a      	b.n	800ad1c <arm_float_to_q15+0x4c>

#else

    /* C = A * 32768 */
    /* Convert from float to q15 and then store the results in the destination buffer */
    *pDst++ = (q15_t) __SSAT((q31_t) (*pIn++ * 32768.0f), 16);
 800ace6:	69bb      	ldr	r3, [r7, #24]
 800ace8:	1d1a      	adds	r2, r3, #4
 800acea:	61ba      	str	r2, [r7, #24]
 800acec:	edd3 7a00 	vldr	s15, [r3]
 800acf0:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 800ad30 <arm_float_to_q15+0x60>
 800acf4:	ee67 7a87 	vmul.f32	s15, s15, s14
 800acf8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800acfc:	ee17 3a90 	vmov	r3, s15
 800ad00:	617b      	str	r3, [r7, #20]
 800ad02:	697b      	ldr	r3, [r7, #20]
 800ad04:	f303 030f 	ssat	r3, #16, r3
 800ad08:	613b      	str	r3, [r7, #16]
 800ad0a:	6939      	ldr	r1, [r7, #16]
 800ad0c:	68bb      	ldr	r3, [r7, #8]
 800ad0e:	1c9a      	adds	r2, r3, #2
 800ad10:	60ba      	str	r2, [r7, #8]
 800ad12:	b20a      	sxth	r2, r1
 800ad14:	801a      	strh	r2, [r3, #0]

#endif /* #ifdef ARM_MATH_ROUNDING */

    /* Decrement loop counter */
    blkCnt--;
 800ad16:	69fb      	ldr	r3, [r7, #28]
 800ad18:	3b01      	subs	r3, #1
 800ad1a:	61fb      	str	r3, [r7, #28]
  while (blkCnt > 0U)
 800ad1c:	69fb      	ldr	r3, [r7, #28]
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d1e1      	bne.n	800ace6 <arm_float_to_q15+0x16>
  }

}
 800ad22:	bf00      	nop
 800ad24:	bf00      	nop
 800ad26:	3724      	adds	r7, #36	; 0x24
 800ad28:	46bd      	mov	sp, r7
 800ad2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad2e:	4770      	bx	lr
 800ad30:	47000000 	.word	0x47000000

0800ad34 <arm_q15_to_float>:
#else
void arm_q15_to_float(
  const q15_t * pSrc,
        float32_t * pDst,
        uint32_t blockSize)
{
 800ad34:	b480      	push	{r7}
 800ad36:	b087      	sub	sp, #28
 800ad38:	af00      	add	r7, sp, #0
 800ad3a:	60f8      	str	r0, [r7, #12]
 800ad3c:	60b9      	str	r1, [r7, #8]
 800ad3e:	607a      	str	r2, [r7, #4]
        uint32_t blkCnt;                               /* Loop counter */
  const q15_t *pIn = pSrc;                             /* Source pointer */
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	613b      	str	r3, [r7, #16]
  blkCnt = blockSize % 0x4U;

#else

  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	617b      	str	r3, [r7, #20]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

  while (blkCnt > 0U)
 800ad48:	e014      	b.n	800ad74 <arm_q15_to_float+0x40>
  {
    /* C = (float32_t) A / 32768 */

    /* Convert from q15 to float and store result in destination buffer */
    *pDst++ = ((float32_t) *pIn++ / 32768.0f);
 800ad4a:	693b      	ldr	r3, [r7, #16]
 800ad4c:	1c9a      	adds	r2, r3, #2
 800ad4e:	613a      	str	r2, [r7, #16]
 800ad50:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ad54:	ee07 3a90 	vmov	s15, r3
 800ad58:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ad5c:	68bb      	ldr	r3, [r7, #8]
 800ad5e:	1d1a      	adds	r2, r3, #4
 800ad60:	60ba      	str	r2, [r7, #8]
 800ad62:	eddf 6a09 	vldr	s13, [pc, #36]	; 800ad88 <arm_q15_to_float+0x54>
 800ad66:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ad6a:	edc3 7a00 	vstr	s15, [r3]

    /* Decrement loop counter */
    blkCnt--;
 800ad6e:	697b      	ldr	r3, [r7, #20]
 800ad70:	3b01      	subs	r3, #1
 800ad72:	617b      	str	r3, [r7, #20]
  while (blkCnt > 0U)
 800ad74:	697b      	ldr	r3, [r7, #20]
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d1e7      	bne.n	800ad4a <arm_q15_to_float+0x16>
  }

}
 800ad7a:	bf00      	nop
 800ad7c:	bf00      	nop
 800ad7e:	371c      	adds	r7, #28
 800ad80:	46bd      	mov	sp, r7
 800ad82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad86:	4770      	bx	lr
 800ad88:	47000000 	.word	0x47000000

0800ad8c <D16_GENERIC>:
 800ad8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad90:	b089      	sub	sp, #36	; 0x24
 800ad92:	6993      	ldr	r3, [r2, #24]
 800ad94:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800ad96:	9103      	str	r1, [sp, #12]
 800ad98:	9307      	str	r3, [sp, #28]
 800ad9a:	69d3      	ldr	r3, [r2, #28]
 800ad9c:	e9d2 c102 	ldrd	ip, r1, [r2, #8]
 800ada0:	e9d2 4a04 	ldrd	r4, sl, [r2, #16]
 800ada4:	9106      	str	r1, [sp, #24]
 800ada6:	e9d2 810c 	ldrd	r8, r1, [r2, #48]	; 0x30
 800adaa:	2d00      	cmp	r5, #0
 800adac:	d063      	beq.n	800ae76 <D16_GENERIC+0xea>
 800adae:	f001 0520 	and.w	r5, r1, #32
 800adb2:	f001 0110 	and.w	r1, r1, #16
 800adb6:	f8df e0e0 	ldr.w	lr, [pc, #224]	; 800ae98 <D16_GENERIC+0x10c>
 800adba:	46c1      	mov	r9, r8
 800adbc:	9104      	str	r1, [sp, #16]
 800adbe:	2100      	movs	r1, #0
 800adc0:	9505      	str	r5, [sp, #20]
 800adc2:	e04d      	b.n	800ae60 <D16_GENERIC+0xd4>
 800adc4:	5d87      	ldrb	r7, [r0, r6]
 800adc6:	7805      	ldrb	r5, [r0, #0]
 800adc8:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 800adcc:	eb05 2707 	add.w	r7, r5, r7, lsl #8
 800add0:	b2fe      	uxtb	r6, r7
 800add2:	f3c7 2707 	ubfx	r7, r7, #8, #8
 800add6:	f85e 5026 	ldr.w	r5, [lr, r6, lsl #2]
 800adda:	f85e 6027 	ldr.w	r6, [lr, r7, lsl #2]
 800adde:	441d      	add	r5, r3
 800ade0:	eb06 2395 	add.w	r3, r6, r5, lsr #10
 800ade4:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800ade8:	f3c3 0609 	ubfx	r6, r3, #0, #10
 800adec:	0a9b      	lsrs	r3, r3, #10
 800adee:	ea46 4605 	orr.w	r6, r6, r5, lsl #16
 800adf2:	4d27      	ldr	r5, [pc, #156]	; (800ae90 <D16_GENERIC+0x104>)
 800adf4:	fb26 c505 	smlad	r5, r6, r5, ip
 800adf8:	4f26      	ldr	r7, [pc, #152]	; (800ae94 <D16_GENERIC+0x108>)
 800adfa:	fb26 fc07 	smuad	ip, r6, r7
 800adfe:	9e04      	ldr	r6, [sp, #16]
 800ae00:	f101 0801 	add.w	r8, r1, #1
 800ae04:	f5a5 6500 	sub.w	r5, r5, #2048	; 0x800
 800ae08:	b1ae      	cbz	r6, 800ae36 <D16_GENERIC+0xaa>
 800ae0a:	442c      	add	r4, r5
 800ae0c:	f8d2 b020 	ldr.w	fp, [r2, #32]
 800ae10:	eba4 040a 	sub.w	r4, r4, sl
 800ae14:	46aa      	mov	sl, r5
 800ae16:	17e7      	asrs	r7, r4, #31
 800ae18:	fba4 450b 	umull	r4, r5, r4, fp
 800ae1c:	e9cd 4500 	strd	r4, r5, [sp]
 800ae20:	fb0b 5407 	mla	r4, fp, r7, r5
 800ae24:	9401      	str	r4, [sp, #4]
 800ae26:	e9dd 4500 	ldrd	r4, r5, [sp]
 800ae2a:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 800ae2e:	f145 0500 	adc.w	r5, r5, #0
 800ae32:	006c      	lsls	r4, r5, #1
 800ae34:	4625      	mov	r5, r4
 800ae36:	f8b2 b028 	ldrh.w	fp, [r2, #40]	; 0x28
 800ae3a:	042d      	lsls	r5, r5, #16
 800ae3c:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800ae40:	2700      	movs	r7, #0
 800ae42:	fb01 fb0b 	mul.w	fp, r1, fp
 800ae46:	fa1f f188 	uxth.w	r1, r8
 800ae4a:	fbc9 6705 	smlal	r6, r7, r9, r5
 800ae4e:	9e03      	ldr	r6, [sp, #12]
 800ae50:	10bd      	asrs	r5, r7, #2
 800ae52:	f305 050f 	ssat	r5, #16, r5
 800ae56:	f826 501b 	strh.w	r5, [r6, fp, lsl #1]
 800ae5a:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800ae5c:	428d      	cmp	r5, r1
 800ae5e:	d90a      	bls.n	800ae76 <D16_GENERIC+0xea>
 800ae60:	8d55      	ldrh	r5, [r2, #42]	; 0x2a
 800ae62:	2d01      	cmp	r5, #1
 800ae64:	b2ee      	uxtb	r6, r5
 800ae66:	d1ad      	bne.n	800adc4 <D16_GENERIC+0x38>
 800ae68:	9d05      	ldr	r5, [sp, #20]
 800ae6a:	f850 7b02 	ldr.w	r7, [r0], #2
 800ae6e:	2d00      	cmp	r5, #0
 800ae70:	d0ae      	beq.n	800add0 <D16_GENERIC+0x44>
 800ae72:	ba7f      	rev16	r7, r7
 800ae74:	e7ac      	b.n	800add0 <D16_GENERIC+0x44>
 800ae76:	2000      	movs	r0, #0
 800ae78:	9906      	ldr	r1, [sp, #24]
 800ae7a:	61d3      	str	r3, [r2, #28]
 800ae7c:	9b07      	ldr	r3, [sp, #28]
 800ae7e:	f8c2 c008 	str.w	ip, [r2, #8]
 800ae82:	60d1      	str	r1, [r2, #12]
 800ae84:	6193      	str	r3, [r2, #24]
 800ae86:	e9c2 4a04 	strd	r4, sl, [r2, #16]
 800ae8a:	b009      	add	sp, #36	; 0x24
 800ae8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae90:	00030001 	.word	0x00030001
 800ae94:	00010003 	.word	0x00010003
 800ae98:	24000000 	.word	0x24000000

0800ae9c <D24_GENERIC>:
 800ae9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aea0:	e9d2 4304 	ldrd	r4, r3, [r2, #16]
 800aea4:	b089      	sub	sp, #36	; 0x24
 800aea6:	8cd6      	ldrh	r6, [r2, #38]	; 0x26
 800aea8:	9303      	str	r3, [sp, #12]
 800aeaa:	6993      	ldr	r3, [r2, #24]
 800aeac:	9104      	str	r1, [sp, #16]
 800aeae:	9307      	str	r3, [sp, #28]
 800aeb0:	69d1      	ldr	r1, [r2, #28]
 800aeb2:	e9d2 3802 	ldrd	r3, r8, [r2, #8]
 800aeb6:	e9d2 a50c 	ldrd	sl, r5, [r2, #48]	; 0x30
 800aeba:	2e00      	cmp	r6, #0
 800aebc:	f000 8088 	beq.w	800afd0 <D24_GENERIC+0x134>
 800aec0:	f005 0620 	and.w	r6, r5, #32
 800aec4:	f005 0510 	and.w	r5, r5, #16
 800aec8:	f04f 0c00 	mov.w	ip, #0
 800aecc:	f8df e140 	ldr.w	lr, [pc, #320]	; 800b010 <D24_GENERIC+0x174>
 800aed0:	9606      	str	r6, [sp, #24]
 800aed2:	9505      	str	r5, [sp, #20]
 800aed4:	e064      	b.n	800afa0 <D24_GENERIC+0x104>
 800aed6:	f810 5016 	ldrb.w	r5, [r0, r6, lsl #1]
 800aeda:	eb00 0646 	add.w	r6, r0, r6, lsl #1
 800aede:	f810 b007 	ldrb.w	fp, [r0, r7]
 800aee2:	042d      	lsls	r5, r5, #16
 800aee4:	19f0      	adds	r0, r6, r7
 800aee6:	eb05 250b 	add.w	r5, r5, fp, lsl #8
 800aeea:	44a9      	add	r9, r5
 800aeec:	fa5f f689 	uxtb.w	r6, r9
 800aef0:	f3c9 2707 	ubfx	r7, r9, #8, #8
 800aef4:	ea4f 4919 	mov.w	r9, r9, lsr #16
 800aef8:	f85e 6026 	ldr.w	r6, [lr, r6, lsl #2]
 800aefc:	f85e 7027 	ldr.w	r7, [lr, r7, lsl #2]
 800af00:	eb06 2691 	add.w	r6, r6, r1, lsr #10
 800af04:	f85e 1029 	ldr.w	r1, [lr, r9, lsl #2]
 800af08:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 800af0c:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800af10:	f3c7 0509 	ubfx	r5, r7, #0, #10
 800af14:	eb01 2197 	add.w	r1, r1, r7, lsr #10
 800af18:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 800af1c:	4d3a      	ldr	r5, [pc, #232]	; (800b008 <D24_GENERIC+0x16c>)
 800af1e:	fb26 8705 	smlad	r7, r6, r5, r8
 800af22:	4d3a      	ldr	r5, [pc, #232]	; (800b00c <D24_GENERIC+0x170>)
 800af24:	fb26 3805 	smlad	r8, r6, r5, r3
 800af28:	f3c1 0309 	ubfx	r3, r1, #0, #10
 800af2c:	eb03 0b43 	add.w	fp, r3, r3, lsl #1
 800af30:	2301      	movs	r3, #1
 800af32:	eb08 084b 	add.w	r8, r8, fp, lsl #1
 800af36:	fb26 f603 	smuad	r6, r6, r3
 800af3a:	eb0c 0903 	add.w	r9, ip, r3
 800af3e:	eb0b 0306 	add.w	r3, fp, r6
 800af42:	9e05      	ldr	r6, [sp, #20]
 800af44:	f5a7 55d8 	sub.w	r5, r7, #6912	; 0x1b00
 800af48:	b1ae      	cbz	r6, 800af76 <D24_GENERIC+0xda>
 800af4a:	442c      	add	r4, r5
 800af4c:	9e03      	ldr	r6, [sp, #12]
 800af4e:	f8d2 b020 	ldr.w	fp, [r2, #32]
 800af52:	1ba4      	subs	r4, r4, r6
 800af54:	9503      	str	r5, [sp, #12]
 800af56:	17e7      	asrs	r7, r4, #31
 800af58:	fba4 450b 	umull	r4, r5, r4, fp
 800af5c:	e9cd 4500 	strd	r4, r5, [sp]
 800af60:	fb0b 5407 	mla	r4, fp, r7, r5
 800af64:	9401      	str	r4, [sp, #4]
 800af66:	e9dd 4500 	ldrd	r4, r5, [sp]
 800af6a:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 800af6e:	f145 0500 	adc.w	r5, r5, #0
 800af72:	006c      	lsls	r4, r5, #1
 800af74:	4625      	mov	r5, r4
 800af76:	f8b2 b028 	ldrh.w	fp, [r2, #40]	; 0x28
 800af7a:	03ad      	lsls	r5, r5, #14
 800af7c:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800af80:	2700      	movs	r7, #0
 800af82:	fb0c fb0b 	mul.w	fp, ip, fp
 800af86:	fa1f fc89 	uxth.w	ip, r9
 800af8a:	fbca 6705 	smlal	r6, r7, sl, r5
 800af8e:	9e04      	ldr	r6, [sp, #16]
 800af90:	10bd      	asrs	r5, r7, #2
 800af92:	f305 050f 	ssat	r5, #16, r5
 800af96:	f826 501b 	strh.w	r5, [r6, fp, lsl #1]
 800af9a:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800af9c:	4565      	cmp	r5, ip
 800af9e:	d917      	bls.n	800afd0 <D24_GENERIC+0x134>
 800afa0:	8d55      	ldrh	r5, [r2, #42]	; 0x2a
 800afa2:	f890 9000 	ldrb.w	r9, [r0]
 800afa6:	b2ef      	uxtb	r7, r5
 800afa8:	2d01      	cmp	r5, #1
 800afaa:	b23e      	sxth	r6, r7
 800afac:	d193      	bne.n	800aed6 <D24_GENERIC+0x3a>
 800afae:	9d06      	ldr	r5, [sp, #24]
 800afb0:	b1dd      	cbz	r5, 800afea <D24_GENERIC+0x14e>
 800afb2:	78c7      	ldrb	r7, [r0, #3]
 800afb4:	ea4f 2609 	mov.w	r6, r9, lsl #8
 800afb8:	f01c 0f01 	tst.w	ip, #1
 800afbc:	ea4f 2507 	mov.w	r5, r7, lsl #8
 800afc0:	eb06 4607 	add.w	r6, r6, r7, lsl #16
 800afc4:	d11a      	bne.n	800affc <D24_GENERIC+0x160>
 800afc6:	f890 9001 	ldrb.w	r9, [r0, #1]
 800afca:	3002      	adds	r0, #2
 800afcc:	44b1      	add	r9, r6
 800afce:	e78d      	b.n	800aeec <D24_GENERIC+0x50>
 800afd0:	6093      	str	r3, [r2, #8]
 800afd2:	2000      	movs	r0, #0
 800afd4:	9b03      	ldr	r3, [sp, #12]
 800afd6:	f8c2 800c 	str.w	r8, [r2, #12]
 800afda:	6153      	str	r3, [r2, #20]
 800afdc:	9b07      	ldr	r3, [sp, #28]
 800afde:	61d1      	str	r1, [r2, #28]
 800afe0:	6114      	str	r4, [r2, #16]
 800afe2:	6193      	str	r3, [r2, #24]
 800afe4:	b009      	add	sp, #36	; 0x24
 800afe6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afea:	7845      	ldrb	r5, [r0, #1]
 800afec:	3003      	adds	r0, #3
 800afee:	f810 6c01 	ldrb.w	r6, [r0, #-1]
 800aff2:	022d      	lsls	r5, r5, #8
 800aff4:	eb05 4506 	add.w	r5, r5, r6, lsl #16
 800aff8:	44a9      	add	r9, r5
 800affa:	e777      	b.n	800aeec <D24_GENERIC+0x50>
 800affc:	7886      	ldrb	r6, [r0, #2]
 800affe:	3004      	adds	r0, #4
 800b000:	eb05 4506 	add.w	r5, r5, r6, lsl #16
 800b004:	44a9      	add	r9, r5
 800b006:	e771      	b.n	800aeec <D24_GENERIC+0x50>
 800b008:	00030001 	.word	0x00030001
 800b00c:	00060007 	.word	0x00060007
 800b010:	24000000 	.word	0x24000000

0800b014 <D32_GENERIC>:
 800b014:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b018:	e9d2 4304 	ldrd	r4, r3, [r2, #16]
 800b01c:	b089      	sub	sp, #36	; 0x24
 800b01e:	6b15      	ldr	r5, [r2, #48]	; 0x30
 800b020:	8cd6      	ldrh	r6, [r2, #38]	; 0x26
 800b022:	9302      	str	r3, [sp, #8]
 800b024:	6993      	ldr	r3, [r2, #24]
 800b026:	9104      	str	r1, [sp, #16]
 800b028:	9307      	str	r3, [sp, #28]
 800b02a:	9503      	str	r5, [sp, #12]
 800b02c:	69d1      	ldr	r1, [r2, #28]
 800b02e:	6b55      	ldr	r5, [r2, #52]	; 0x34
 800b030:	e9d2 3802 	ldrd	r3, r8, [r2, #8]
 800b034:	2e00      	cmp	r6, #0
 800b036:	f000 8097 	beq.w	800b168 <D32_GENERIC+0x154>
 800b03a:	f005 0620 	and.w	r6, r5, #32
 800b03e:	f005 0510 	and.w	r5, r5, #16
 800b042:	f04f 0e00 	mov.w	lr, #0
 800b046:	f8df c150 	ldr.w	ip, [pc, #336]	; 800b198 <D32_GENERIC+0x184>
 800b04a:	9606      	str	r6, [sp, #24]
 800b04c:	9505      	str	r5, [sp, #20]
 800b04e:	e079      	b.n	800b144 <D32_GENERIC+0x130>
 800b050:	783d      	ldrb	r5, [r7, #0]
 800b052:	f810 b009 	ldrb.w	fp, [r0, r9]
 800b056:	042d      	lsls	r5, r5, #16
 800b058:	f810 a006 	ldrb.w	sl, [r0, r6]
 800b05c:	f890 9000 	ldrb.w	r9, [r0]
 800b060:	eb07 0046 	add.w	r0, r7, r6, lsl #1
 800b064:	eb05 650b 	add.w	r5, r5, fp, lsl #24
 800b068:	eb05 250a 	add.w	r5, r5, sl, lsl #8
 800b06c:	44a9      	add	r9, r5
 800b06e:	fa5f f789 	uxtb.w	r7, r9
 800b072:	f3c9 2507 	ubfx	r5, r9, #8, #8
 800b076:	f3c9 4607 	ubfx	r6, r9, #16, #8
 800b07a:	ea4f 6919 	mov.w	r9, r9, lsr #24
 800b07e:	f85c 7027 	ldr.w	r7, [ip, r7, lsl #2]
 800b082:	f85c 5025 	ldr.w	r5, [ip, r5, lsl #2]
 800b086:	eb07 2191 	add.w	r1, r7, r1, lsr #10
 800b08a:	f85c 6026 	ldr.w	r6, [ip, r6, lsl #2]
 800b08e:	f85c 7029 	ldr.w	r7, [ip, r9, lsl #2]
 800b092:	eb05 2591 	add.w	r5, r5, r1, lsr #10
 800b096:	f3c1 0909 	ubfx	r9, r1, #0, #10
 800b09a:	eb06 2695 	add.w	r6, r6, r5, lsr #10
 800b09e:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800b0a2:	eb07 2196 	add.w	r1, r7, r6, lsr #10
 800b0a6:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800b0aa:	ea45 4909 	orr.w	r9, r5, r9, lsl #16
 800b0ae:	f3c1 0509 	ubfx	r5, r1, #0, #10
 800b0b2:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 800b0b6:	4d34      	ldr	r5, [pc, #208]	; (800b188 <D32_GENERIC+0x174>)
 800b0b8:	fb29 8805 	smlad	r8, r9, r5, r8
 800b0bc:	f44f 3580 	mov.w	r5, #65536	; 0x10000
 800b0c0:	fb26 8705 	smlad	r7, r6, r5, r8
 800b0c4:	4d31      	ldr	r5, [pc, #196]	; (800b18c <D32_GENERIC+0x178>)
 800b0c6:	fb29 3305 	smlad	r3, r9, r5, r3
 800b0ca:	4d31      	ldr	r5, [pc, #196]	; (800b190 <D32_GENERIC+0x17c>)
 800b0cc:	fb26 3805 	smlad	r8, r6, r5, r3
 800b0d0:	2301      	movs	r3, #1
 800b0d2:	fb29 f903 	smuad	r9, r9, r3
 800b0d6:	4b2f      	ldr	r3, [pc, #188]	; (800b194 <D32_GENERIC+0x180>)
 800b0d8:	fb26 9303 	smlad	r3, r6, r3, r9
 800b0dc:	9e05      	ldr	r6, [sp, #20]
 800b0de:	f10e 0901 	add.w	r9, lr, #1
 800b0e2:	f5a7 4580 	sub.w	r5, r7, #16384	; 0x4000
 800b0e6:	b1ae      	cbz	r6, 800b114 <D32_GENERIC+0x100>
 800b0e8:	442c      	add	r4, r5
 800b0ea:	9e02      	ldr	r6, [sp, #8]
 800b0ec:	f8d2 a020 	ldr.w	sl, [r2, #32]
 800b0f0:	1ba4      	subs	r4, r4, r6
 800b0f2:	9502      	str	r5, [sp, #8]
 800b0f4:	17e7      	asrs	r7, r4, #31
 800b0f6:	fba4 450a 	umull	r4, r5, r4, sl
 800b0fa:	e9cd 4500 	strd	r4, r5, [sp]
 800b0fe:	fb0a 5407 	mla	r4, sl, r7, r5
 800b102:	9401      	str	r4, [sp, #4]
 800b104:	e9dd 4500 	ldrd	r4, r5, [sp]
 800b108:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 800b10c:	f145 0500 	adc.w	r5, r5, #0
 800b110:	006c      	lsls	r4, r5, #1
 800b112:	4625      	mov	r5, r4
 800b114:	f8b2 a028 	ldrh.w	sl, [r2, #40]	; 0x28
 800b118:	036d      	lsls	r5, r5, #13
 800b11a:	9f03      	ldr	r7, [sp, #12]
 800b11c:	fb0e fb0a 	mul.w	fp, lr, sl
 800b120:	fa1f fe89 	uxth.w	lr, r9
 800b124:	f04f 0a00 	mov.w	sl, #0
 800b128:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
 800b12c:	9e04      	ldr	r6, [sp, #16]
 800b12e:	fbc7 9a05 	smlal	r9, sl, r7, r5
 800b132:	4657      	mov	r7, sl
 800b134:	10bd      	asrs	r5, r7, #2
 800b136:	f305 050f 	ssat	r5, #16, r5
 800b13a:	f826 501b 	strh.w	r5, [r6, fp, lsl #1]
 800b13e:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800b140:	4575      	cmp	r5, lr
 800b142:	d911      	bls.n	800b168 <D32_GENERIC+0x154>
 800b144:	8d55      	ldrh	r5, [r2, #42]	; 0x2a
 800b146:	b2ee      	uxtb	r6, r5
 800b148:	2d01      	cmp	r5, #1
 800b14a:	eb00 0746 	add.w	r7, r0, r6, lsl #1
 800b14e:	eb06 0946 	add.w	r9, r6, r6, lsl #1
 800b152:	f47f af7d 	bne.w	800b050 <D32_GENERIC+0x3c>
 800b156:	1d05      	adds	r5, r0, #4
 800b158:	f8d0 9000 	ldr.w	r9, [r0]
 800b15c:	9806      	ldr	r0, [sp, #24]
 800b15e:	b180      	cbz	r0, 800b182 <D32_GENERIC+0x16e>
 800b160:	fa99 f999 	rev16.w	r9, r9
 800b164:	4628      	mov	r0, r5
 800b166:	e782      	b.n	800b06e <D32_GENERIC+0x5a>
 800b168:	6093      	str	r3, [r2, #8]
 800b16a:	2000      	movs	r0, #0
 800b16c:	9b02      	ldr	r3, [sp, #8]
 800b16e:	f8c2 800c 	str.w	r8, [r2, #12]
 800b172:	6153      	str	r3, [r2, #20]
 800b174:	9b07      	ldr	r3, [sp, #28]
 800b176:	61d1      	str	r1, [r2, #28]
 800b178:	6114      	str	r4, [r2, #16]
 800b17a:	6193      	str	r3, [r2, #24]
 800b17c:	b009      	add	sp, #36	; 0x24
 800b17e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b182:	4628      	mov	r0, r5
 800b184:	e773      	b.n	800b06e <D32_GENERIC+0x5a>
 800b186:	bf00      	nop
 800b188:	00060003 	.word	0x00060003
 800b18c:	000a000c 	.word	0x000a000c
 800b190:	000c000a 	.word	0x000c000a
 800b194:	00030006 	.word	0x00030006
 800b198:	24000000 	.word	0x24000000

0800b19c <D48_GENERIC>:
 800b19c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1a0:	6913      	ldr	r3, [r2, #16]
 800b1a2:	b089      	sub	sp, #36	; 0x24
 800b1a4:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 800b1a6:	9301      	str	r3, [sp, #4]
 800b1a8:	6953      	ldr	r3, [r2, #20]
 800b1aa:	9104      	str	r1, [sp, #16]
 800b1ac:	9302      	str	r3, [sp, #8]
 800b1ae:	6993      	ldr	r3, [r2, #24]
 800b1b0:	f8d2 c01c 	ldr.w	ip, [r2, #28]
 800b1b4:	9307      	str	r3, [sp, #28]
 800b1b6:	e9d2 3102 	ldrd	r3, r1, [r2, #8]
 800b1ba:	9100      	str	r1, [sp, #0]
 800b1bc:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800b1be:	9103      	str	r1, [sp, #12]
 800b1c0:	6b51      	ldr	r1, [r2, #52]	; 0x34
 800b1c2:	2c00      	cmp	r4, #0
 800b1c4:	f000 80be 	beq.w	800b344 <D48_GENERIC+0x1a8>
 800b1c8:	f001 0420 	and.w	r4, r1, #32
 800b1cc:	f001 0110 	and.w	r1, r1, #16
 800b1d0:	f04f 0e00 	mov.w	lr, #0
 800b1d4:	9105      	str	r1, [sp, #20]
 800b1d6:	9406      	str	r4, [sp, #24]
 800b1d8:	4962      	ldr	r1, [pc, #392]	; (800b364 <D48_GENERIC+0x1c8>)
 800b1da:	e0a0      	b.n	800b31e <D48_GENERIC+0x182>
 800b1dc:	eb00 0608 	add.w	r6, r0, r8
 800b1e0:	f810 a008 	ldrb.w	sl, [r0, r8]
 800b1e4:	f810 9005 	ldrb.w	r9, [r0, r5]
 800b1e8:	5df4      	ldrb	r4, [r6, r7]
 800b1ea:	443e      	add	r6, r7
 800b1ec:	f890 b000 	ldrb.w	fp, [r0]
 800b1f0:	0420      	lsls	r0, r4, #16
 800b1f2:	eb06 0408 	add.w	r4, r6, r8
 800b1f6:	f816 6008 	ldrb.w	r6, [r6, r8]
 800b1fa:	eb00 6a0a 	add.w	sl, r0, sl, lsl #24
 800b1fe:	f814 8007 	ldrb.w	r8, [r4, r7]
 800b202:	4427      	add	r7, r4
 800b204:	eb0a 2a09 	add.w	sl, sl, r9, lsl #8
 800b208:	eb08 2606 	add.w	r6, r8, r6, lsl #8
 800b20c:	eb0a 040b 	add.w	r4, sl, fp
 800b210:	eb07 0045 	add.w	r0, r7, r5, lsl #1
 800b214:	f3c6 2807 	ubfx	r8, r6, #8, #8
 800b218:	b2f7      	uxtb	r7, r6
 800b21a:	b2e6      	uxtb	r6, r4
 800b21c:	f3c4 2507 	ubfx	r5, r4, #8, #8
 800b220:	f3c4 4907 	ubfx	r9, r4, #16, #8
 800b224:	ea4f 6b14 	mov.w	fp, r4, lsr #24
 800b228:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 800b22c:	f851 5025 	ldr.w	r5, [r1, r5, lsl #2]
 800b230:	eb06 269c 	add.w	r6, r6, ip, lsr #10
 800b234:	f851 9029 	ldr.w	r9, [r1, r9, lsl #2]
 800b238:	f851 402b 	ldr.w	r4, [r1, fp, lsl #2]
 800b23c:	eb05 2596 	add.w	r5, r5, r6, lsr #10
 800b240:	f851 7027 	ldr.w	r7, [r1, r7, lsl #2]
 800b244:	f851 c028 	ldr.w	ip, [r1, r8, lsl #2]
 800b248:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800b24c:	eb09 2995 	add.w	r9, r9, r5, lsr #10
 800b250:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800b254:	eb04 2499 	add.w	r4, r4, r9, lsr #10
 800b258:	f3c9 0909 	ubfx	r9, r9, #0, #10
 800b25c:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 800b260:	9d00      	ldr	r5, [sp, #0]
 800b262:	eb07 2794 	add.w	r7, r7, r4, lsr #10
 800b266:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800b26a:	eb0c 2c97 	add.w	ip, ip, r7, lsr #10
 800b26e:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800b272:	ea44 4909 	orr.w	r9, r4, r9, lsl #16
 800b276:	f3cc 0409 	ubfx	r4, ip, #0, #10
 800b27a:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 800b27e:	4c3a      	ldr	r4, [pc, #232]	; (800b368 <D48_GENERIC+0x1cc>)
 800b280:	fb26 5a04 	smlad	sl, r6, r4, r5
 800b284:	4c39      	ldr	r4, [pc, #228]	; (800b36c <D48_GENERIC+0x1d0>)
 800b286:	fb29 aa04 	smlad	sl, r9, r4, sl
 800b28a:	f44f 3480 	mov.w	r4, #65536	; 0x10000
 800b28e:	fb27 aa04 	smlad	sl, r7, r4, sl
 800b292:	4c37      	ldr	r4, [pc, #220]	; (800b370 <D48_GENERIC+0x1d4>)
 800b294:	fb26 3304 	smlad	r3, r6, r4, r3
 800b298:	f04f 141b 	mov.w	r4, #1769499	; 0x1b001b
 800b29c:	fb29 3304 	smlad	r3, r9, r4, r3
 800b2a0:	4c34      	ldr	r4, [pc, #208]	; (800b374 <D48_GENERIC+0x1d8>)
 800b2a2:	fb27 3304 	smlad	r3, r7, r4, r3
 800b2a6:	2501      	movs	r5, #1
 800b2a8:	9300      	str	r3, [sp, #0]
 800b2aa:	fb26 f605 	smuad	r6, r6, r5
 800b2ae:	4b32      	ldr	r3, [pc, #200]	; (800b378 <D48_GENERIC+0x1dc>)
 800b2b0:	fb29 6903 	smlad	r9, r9, r3, r6
 800b2b4:	4b31      	ldr	r3, [pc, #196]	; (800b37c <D48_GENERIC+0x1e0>)
 800b2b6:	fb27 9303 	smlad	r3, r7, r3, r9
 800b2ba:	9c05      	ldr	r4, [sp, #20]
 800b2bc:	eb0e 0805 	add.w	r8, lr, r5
 800b2c0:	f5aa 4a58 	sub.w	sl, sl, #55296	; 0xd800
 800b2c4:	b19c      	cbz	r4, 800b2ee <D48_GENERIC+0x152>
 800b2c6:	9c01      	ldr	r4, [sp, #4]
 800b2c8:	9d02      	ldr	r5, [sp, #8]
 800b2ca:	4454      	add	r4, sl
 800b2cc:	f8d2 9020 	ldr.w	r9, [r2, #32]
 800b2d0:	f8cd a008 	str.w	sl, [sp, #8]
 800b2d4:	1b64      	subs	r4, r4, r5
 800b2d6:	fba4 ab09 	umull	sl, fp, r4, r9
 800b2da:	17e7      	asrs	r7, r4, #31
 800b2dc:	f11a 4400 	adds.w	r4, sl, #2147483648	; 0x80000000
 800b2e0:	fb09 bb07 	mla	fp, r9, r7, fp
 800b2e4:	f14b 0500 	adc.w	r5, fp, #0
 800b2e8:	006c      	lsls	r4, r5, #1
 800b2ea:	46a2      	mov	sl, r4
 800b2ec:	9401      	str	r4, [sp, #4]
 800b2ee:	8d16      	ldrh	r6, [r2, #40]	; 0x28
 800b2f0:	ea4f 2aca 	mov.w	sl, sl, lsl #11
 800b2f4:	9d03      	ldr	r5, [sp, #12]
 800b2f6:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 800b2fa:	fb0e f606 	mul.w	r6, lr, r6
 800b2fe:	fa1f fe88 	uxth.w	lr, r8
 800b302:	f04f 0800 	mov.w	r8, #0
 800b306:	fbc5 780a 	smlal	r7, r8, r5, sl
 800b30a:	4645      	mov	r5, r8
 800b30c:	10ac      	asrs	r4, r5, #2
 800b30e:	9d04      	ldr	r5, [sp, #16]
 800b310:	f304 040f 	ssat	r4, #16, r4
 800b314:	f825 4016 	strh.w	r4, [r5, r6, lsl #1]
 800b318:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 800b31a:	4574      	cmp	r4, lr
 800b31c:	d912      	bls.n	800b344 <D48_GENERIC+0x1a8>
 800b31e:	8d54      	ldrh	r4, [r2, #42]	; 0x2a
 800b320:	b2e5      	uxtb	r5, r4
 800b322:	2c01      	cmp	r4, #1
 800b324:	eb05 0845 	add.w	r8, r5, r5, lsl #1
 800b328:	f1c5 0700 	rsb	r7, r5, #0
 800b32c:	f47f af56 	bne.w	800b1dc <D48_GENERIC+0x40>
 800b330:	9d06      	ldr	r5, [sp, #24]
 800b332:	e9d0 4600 	ldrd	r4, r6, [r0]
 800b336:	3006      	adds	r0, #6
 800b338:	2d00      	cmp	r5, #0
 800b33a:	f43f af6b 	beq.w	800b214 <D48_GENERIC+0x78>
 800b33e:	ba64      	rev16	r4, r4
 800b340:	ba76      	rev16	r6, r6
 800b342:	e767      	b.n	800b214 <D48_GENERIC+0x78>
 800b344:	6093      	str	r3, [r2, #8]
 800b346:	2000      	movs	r0, #0
 800b348:	9b00      	ldr	r3, [sp, #0]
 800b34a:	f8c2 c01c 	str.w	ip, [r2, #28]
 800b34e:	60d3      	str	r3, [r2, #12]
 800b350:	9b01      	ldr	r3, [sp, #4]
 800b352:	6113      	str	r3, [r2, #16]
 800b354:	9b02      	ldr	r3, [sp, #8]
 800b356:	6153      	str	r3, [r2, #20]
 800b358:	9b07      	ldr	r3, [sp, #28]
 800b35a:	6193      	str	r3, [r2, #24]
 800b35c:	b009      	add	sp, #36	; 0x24
 800b35e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b362:	bf00      	nop
 800b364:	24000000 	.word	0x24000000
 800b368:	000f000a 	.word	0x000f000a
 800b36c:	00060003 	.word	0x00060003
 800b370:	00150019 	.word	0x00150019
 800b374:	00190015 	.word	0x00190015
 800b378:	00030006 	.word	0x00030006
 800b37c:	000a000f 	.word	0x000a000f

0800b380 <D64_GENERIC>:
 800b380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b384:	6913      	ldr	r3, [r2, #16]
 800b386:	b089      	sub	sp, #36	; 0x24
 800b388:	6b15      	ldr	r5, [r2, #48]	; 0x30
 800b38a:	9300      	str	r3, [sp, #0]
 800b38c:	6953      	ldr	r3, [r2, #20]
 800b38e:	9105      	str	r1, [sp, #20]
 800b390:	9303      	str	r3, [sp, #12]
 800b392:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
 800b394:	6993      	ldr	r3, [r2, #24]
 800b396:	69d4      	ldr	r4, [r2, #28]
 800b398:	9307      	str	r3, [sp, #28]
 800b39a:	9504      	str	r5, [sp, #16]
 800b39c:	e9d2 3602 	ldrd	r3, r6, [r2, #8]
 800b3a0:	2900      	cmp	r1, #0
 800b3a2:	f000 80e8 	beq.w	800b576 <D64_GENERIC+0x1f6>
 800b3a6:	6a11      	ldr	r1, [r2, #32]
 800b3a8:	2500      	movs	r5, #0
 800b3aa:	46b3      	mov	fp, r6
 800b3ac:	9302      	str	r3, [sp, #8]
 800b3ae:	9106      	str	r1, [sp, #24]
 800b3b0:	4978      	ldr	r1, [pc, #480]	; (800b594 <D64_GENERIC+0x214>)
 800b3b2:	e0cc      	b.n	800b54e <D64_GENERIC+0x1ce>
 800b3b4:	eb0e 084e 	add.w	r8, lr, lr, lsl #1
 800b3b8:	f1ce 0c00 	rsb	ip, lr, #0
 800b3bc:	f890 9000 	ldrb.w	r9, [r0]
 800b3c0:	eb00 0708 	add.w	r7, r0, r8
 800b3c4:	f810 6008 	ldrb.w	r6, [r0, r8]
 800b3c8:	eb07 0a4c 	add.w	sl, r7, ip, lsl #1
 800b3cc:	f817 000c 	ldrb.w	r0, [r7, ip]
 800b3d0:	f817 301c 	ldrb.w	r3, [r7, ip, lsl #1]
 800b3d4:	eb0a 0748 	add.w	r7, sl, r8, lsl #1
 800b3d8:	f81a a018 	ldrb.w	sl, [sl, r8, lsl #1]
 800b3dc:	ea4f 4800 	mov.w	r8, r0, lsl #16
 800b3e0:	f817 000c 	ldrb.w	r0, [r7, ip]
 800b3e4:	eb08 6606 	add.w	r6, r8, r6, lsl #24
 800b3e8:	f817 801c 	ldrb.w	r8, [r7, ip, lsl #1]
 800b3ec:	0400      	lsls	r0, r0, #16
 800b3ee:	4467      	add	r7, ip
 800b3f0:	eb06 2603 	add.w	r6, r6, r3, lsl #8
 800b3f4:	eb00 600a 	add.w	r0, r0, sl, lsl #24
 800b3f8:	f817 a01c 	ldrb.w	sl, [r7, ip, lsl #1]
 800b3fc:	eb07 074c 	add.w	r7, r7, ip, lsl #1
 800b400:	444e      	add	r6, r9
 800b402:	eb00 2808 	add.w	r8, r0, r8, lsl #8
 800b406:	eb07 008e 	add.w	r0, r7, lr, lsl #2
 800b40a:	44c2      	add	sl, r8
 800b40c:	b2f7      	uxtb	r7, r6
 800b40e:	f3c6 2807 	ubfx	r8, r6, #8, #8
 800b412:	f3c6 4e07 	ubfx	lr, r6, #16, #8
 800b416:	0e36      	lsrs	r6, r6, #24
 800b418:	f851 7027 	ldr.w	r7, [r1, r7, lsl #2]
 800b41c:	fa5f fc8a 	uxtb.w	ip, sl
 800b420:	f851 8028 	ldr.w	r8, [r1, r8, lsl #2]
 800b424:	f3ca 2907 	ubfx	r9, sl, #8, #8
 800b428:	443c      	add	r4, r7
 800b42a:	f851 702e 	ldr.w	r7, [r1, lr, lsl #2]
 800b42e:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 800b432:	eb08 2894 	add.w	r8, r8, r4, lsr #10
 800b436:	f851 c02c 	ldr.w	ip, [r1, ip, lsl #2]
 800b43a:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800b43e:	4b56      	ldr	r3, [pc, #344]	; (800b598 <D64_GENERIC+0x218>)
 800b440:	eb07 2e98 	add.w	lr, r7, r8, lsr #10
 800b444:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800b448:	f851 7029 	ldr.w	r7, [r1, r9, lsl #2]
 800b44c:	eb06 269e 	add.w	r6, r6, lr, lsr #10
 800b450:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800b454:	ea48 4804 	orr.w	r8, r8, r4, lsl #16
 800b458:	f3ca 4407 	ubfx	r4, sl, #16, #8
 800b45c:	eb0c 2c96 	add.w	ip, ip, r6, lsr #10
 800b460:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800b464:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 800b468:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 800b46c:	eb07 279c 	add.w	r7, r7, ip, lsr #10
 800b470:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800b474:	f851 902a 	ldr.w	r9, [r1, sl, lsl #2]
 800b478:	ea46 460e 	orr.w	r6, r6, lr, lsl #16
 800b47c:	eb04 2a97 	add.w	sl, r4, r7, lsr #10
 800b480:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800b484:	eb09 299a 	add.w	r9, r9, sl, lsr #10
 800b488:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800b48c:	ea47 4c0c 	orr.w	ip, r7, ip, lsl #16
 800b490:	f3c9 0709 	ubfx	r7, r9, #0, #10
 800b494:	ea4f 2499 	mov.w	r4, r9, lsr #10
 800b498:	ea47 4a0a 	orr.w	sl, r7, sl, lsl #16
 800b49c:	fb28 b903 	smlad	r9, r8, r3, fp
 800b4a0:	4b3e      	ldr	r3, [pc, #248]	; (800b59c <D64_GENERIC+0x21c>)
 800b4a2:	fb26 9903 	smlad	r9, r6, r3, r9
 800b4a6:	4b3e      	ldr	r3, [pc, #248]	; (800b5a0 <D64_GENERIC+0x220>)
 800b4a8:	fb2c 9703 	smlad	r7, ip, r3, r9
 800b4ac:	f44f 3980 	mov.w	r9, #65536	; 0x10000
 800b4b0:	fb2a 7909 	smlad	r9, sl, r9, r7
 800b4b4:	4f3b      	ldr	r7, [pc, #236]	; (800b5a4 <D64_GENERIC+0x224>)
 800b4b6:	9b02      	ldr	r3, [sp, #8]
 800b4b8:	fb28 3307 	smlad	r3, r8, r7, r3
 800b4bc:	fb2a 3317 	smladx	r3, sl, r7, r3
 800b4c0:	4f39      	ldr	r7, [pc, #228]	; (800b5a8 <D64_GENERIC+0x228>)
 800b4c2:	fb26 3307 	smlad	r3, r6, r7, r3
 800b4c6:	fb2c 3b17 	smladx	fp, ip, r7, r3
 800b4ca:	f04f 0e01 	mov.w	lr, #1
 800b4ce:	fb28 f80e 	smuad	r8, r8, lr
 800b4d2:	4b36      	ldr	r3, [pc, #216]	; (800b5ac <D64_GENERIC+0x22c>)
 800b4d4:	fb26 8603 	smlad	r6, r6, r3, r8
 800b4d8:	4b35      	ldr	r3, [pc, #212]	; (800b5b0 <D64_GENERIC+0x230>)
 800b4da:	fb2c 6c03 	smlad	ip, ip, r3, r6
 800b4de:	4b35      	ldr	r3, [pc, #212]	; (800b5b4 <D64_GENERIC+0x234>)
 800b4e0:	fb2a c303 	smlad	r3, sl, r3, ip
 800b4e4:	9f06      	ldr	r7, [sp, #24]
 800b4e6:	f5a9 3900 	sub.w	r9, r9, #131072	; 0x20000
 800b4ea:	9302      	str	r3, [sp, #8]
 800b4ec:	b1cf      	cbz	r7, 800b522 <D64_GENERIC+0x1a2>
 800b4ee:	9b00      	ldr	r3, [sp, #0]
 800b4f0:	444b      	add	r3, r9
 800b4f2:	461e      	mov	r6, r3
 800b4f4:	9b03      	ldr	r3, [sp, #12]
 800b4f6:	f8cd 900c 	str.w	r9, [sp, #12]
 800b4fa:	1af6      	subs	r6, r6, r3
 800b4fc:	46b0      	mov	r8, r6
 800b4fe:	ea4f 79e6 	mov.w	r9, r6, asr #31
 800b502:	e9cd 8900 	strd	r8, r9, [sp]
 800b506:	fba6 8907 	umull	r8, r9, r6, r7
 800b50a:	9e01      	ldr	r6, [sp, #4]
 800b50c:	fb07 9306 	mla	r3, r7, r6, r9
 800b510:	4646      	mov	r6, r8
 800b512:	f116 4600 	adds.w	r6, r6, #2147483648	; 0x80000000
 800b516:	f143 0700 	adc.w	r7, r3, #0
 800b51a:	fa07 f30e 	lsl.w	r3, r7, lr
 800b51e:	4699      	mov	r9, r3
 800b520:	9300      	str	r3, [sp, #0]
 800b522:	f8b2 c028 	ldrh.w	ip, [r2, #40]	; 0x28
 800b526:	ea4f 2989 	mov.w	r9, r9, lsl #10
 800b52a:	9b04      	ldr	r3, [sp, #16]
 800b52c:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800b530:	2700      	movs	r7, #0
 800b532:	fb05 fc0c 	mul.w	ip, r5, ip
 800b536:	3501      	adds	r5, #1
 800b538:	fbc3 6709 	smlal	r6, r7, r3, r9
 800b53c:	9b05      	ldr	r3, [sp, #20]
 800b53e:	10be      	asrs	r6, r7, #2
 800b540:	f306 060f 	ssat	r6, #16, r6
 800b544:	f823 601c 	strh.w	r6, [r3, ip, lsl #1]
 800b548:	8cd6      	ldrh	r6, [r2, #38]	; 0x26
 800b54a:	42ae      	cmp	r6, r5
 800b54c:	dd11      	ble.n	800b572 <D64_GENERIC+0x1f2>
 800b54e:	f8b2 e02a 	ldrh.w	lr, [r2, #42]	; 0x2a
 800b552:	f1be 0f01 	cmp.w	lr, #1
 800b556:	f47f af2d 	bne.w	800b3b4 <D64_GENERIC+0x34>
 800b55a:	6b57      	ldr	r7, [r2, #52]	; 0x34
 800b55c:	f100 0c08 	add.w	ip, r0, #8
 800b560:	06bb      	lsls	r3, r7, #26
 800b562:	e9d0 6a00 	ldrd	r6, sl, [r0]
 800b566:	d513      	bpl.n	800b590 <D64_GENERIC+0x210>
 800b568:	ba76      	rev16	r6, r6
 800b56a:	fa9a fa9a 	rev16.w	sl, sl
 800b56e:	4660      	mov	r0, ip
 800b570:	e74c      	b.n	800b40c <D64_GENERIC+0x8c>
 800b572:	465e      	mov	r6, fp
 800b574:	9b02      	ldr	r3, [sp, #8]
 800b576:	6093      	str	r3, [r2, #8]
 800b578:	2000      	movs	r0, #0
 800b57a:	9b00      	ldr	r3, [sp, #0]
 800b57c:	60d6      	str	r6, [r2, #12]
 800b57e:	6113      	str	r3, [r2, #16]
 800b580:	9b03      	ldr	r3, [sp, #12]
 800b582:	61d4      	str	r4, [r2, #28]
 800b584:	6153      	str	r3, [r2, #20]
 800b586:	9b07      	ldr	r3, [sp, #28]
 800b588:	6193      	str	r3, [r2, #24]
 800b58a:	b009      	add	sp, #36	; 0x24
 800b58c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b590:	4660      	mov	r0, ip
 800b592:	e73b      	b.n	800b40c <D64_GENERIC+0x8c>
 800b594:	24000000 	.word	0x24000000
 800b598:	001c0015 	.word	0x001c0015
 800b59c:	000f000a 	.word	0x000f000a
 800b5a0:	00060003 	.word	0x00060003
 800b5a4:	0024002a 	.word	0x0024002a
 800b5a8:	002e0030 	.word	0x002e0030
 800b5ac:	00030006 	.word	0x00030006
 800b5b0:	000a000f 	.word	0x000a000f
 800b5b4:	0015001c 	.word	0x0015001c

0800b5b8 <D80_GENERIC>:
 800b5b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5bc:	b08b      	sub	sp, #44	; 0x2c
 800b5be:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800b5c0:	9107      	str	r1, [sp, #28]
 800b5c2:	6911      	ldr	r1, [r2, #16]
 800b5c4:	9104      	str	r1, [sp, #16]
 800b5c6:	6951      	ldr	r1, [r2, #20]
 800b5c8:	9105      	str	r1, [sp, #20]
 800b5ca:	6991      	ldr	r1, [r2, #24]
 800b5cc:	9109      	str	r1, [sp, #36]	; 0x24
 800b5ce:	69d1      	ldr	r1, [r2, #28]
 800b5d0:	9102      	str	r1, [sp, #8]
 800b5d2:	6891      	ldr	r1, [r2, #8]
 800b5d4:	9103      	str	r1, [sp, #12]
 800b5d6:	68d1      	ldr	r1, [r2, #12]
 800b5d8:	9101      	str	r1, [sp, #4]
 800b5da:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800b5dc:	9106      	str	r1, [sp, #24]
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	f000 810b 	beq.w	800b7fa <D80_GENERIC+0x242>
 800b5e4:	6a13      	ldr	r3, [r2, #32]
 800b5e6:	f04f 0800 	mov.w	r8, #0
 800b5ea:	f8df c260 	ldr.w	ip, [pc, #608]	; 800b84c <D80_GENERIC+0x294>
 800b5ee:	9308      	str	r3, [sp, #32]
 800b5f0:	9200      	str	r2, [sp, #0]
 800b5f2:	e0ee      	b.n	800b7d2 <D80_GENERIC+0x21a>
 800b5f4:	b2db      	uxtb	r3, r3
 800b5f6:	f890 e000 	ldrb.w	lr, [r0]
 800b5fa:	b219      	sxth	r1, r3
 800b5fc:	425c      	negs	r4, r3
 800b5fe:	f810 9003 	ldrb.w	r9, [r0, r3]
 800b602:	004e      	lsls	r6, r1, #1
 800b604:	eb01 0581 	add.w	r5, r1, r1, lsl #2
 800b608:	4431      	add	r1, r6
 800b60a:	1843      	adds	r3, r0, r1
 800b60c:	f810 b001 	ldrb.w	fp, [r0, r1]
 800b610:	1919      	adds	r1, r3, r4
 800b612:	5d1b      	ldrb	r3, [r3, r4]
 800b614:	1948      	adds	r0, r1, r5
 800b616:	f811 a005 	ldrb.w	sl, [r1, r5]
 800b61a:	041b      	lsls	r3, r3, #16
 800b61c:	1907      	adds	r7, r0, r4
 800b61e:	5d01      	ldrb	r1, [r0, r4]
 800b620:	eb03 630b 	add.w	r3, r3, fp, lsl #24
 800b624:	f810 0014 	ldrb.w	r0, [r0, r4, lsl #1]
 800b628:	eb07 0b44 	add.w	fp, r7, r4, lsl #1
 800b62c:	f817 7014 	ldrb.w	r7, [r7, r4, lsl #1]
 800b630:	0409      	lsls	r1, r1, #16
 800b632:	eb03 2309 	add.w	r3, r3, r9, lsl #8
 800b636:	eb0b 0905 	add.w	r9, fp, r5
 800b63a:	eb01 610a 	add.w	r1, r1, sl, lsl #24
 800b63e:	f81b 5005 	ldrb.w	r5, [fp, r5]
 800b642:	eb09 0b04 	add.w	fp, r9, r4
 800b646:	f819 4004 	ldrb.w	r4, [r9, r4]
 800b64a:	eb01 2100 	add.w	r1, r1, r0, lsl #8
 800b64e:	4473      	add	r3, lr
 800b650:	eb0b 0006 	add.w	r0, fp, r6
 800b654:	eb04 2505 	add.w	r5, r4, r5, lsl #8
 800b658:	4439      	add	r1, r7
 800b65a:	f3c3 2407 	ubfx	r4, r3, #8, #8
 800b65e:	b2df      	uxtb	r7, r3
 800b660:	f3c3 4607 	ubfx	r6, r3, #16, #8
 800b664:	ea4f 6e13 	mov.w	lr, r3, lsr #24
 800b668:	f85c 3027 	ldr.w	r3, [ip, r7, lsl #2]
 800b66c:	fa5f fa81 	uxtb.w	sl, r1
 800b670:	f85c 7024 	ldr.w	r7, [ip, r4, lsl #2]
 800b674:	9c02      	ldr	r4, [sp, #8]
 800b676:	f85c 9026 	ldr.w	r9, [ip, r6, lsl #2]
 800b67a:	441c      	add	r4, r3
 800b67c:	f85c 602e 	ldr.w	r6, [ip, lr, lsl #2]
 800b680:	f85c e02a 	ldr.w	lr, [ip, sl, lsl #2]
 800b684:	f3c5 2a07 	ubfx	sl, r5, #8, #8
 800b688:	eb07 2794 	add.w	r7, r7, r4, lsr #10
 800b68c:	f3c4 0309 	ubfx	r3, r4, #0, #10
 800b690:	f3c1 2407 	ubfx	r4, r1, #8, #8
 800b694:	b2ed      	uxtb	r5, r5
 800b696:	eb09 2997 	add.w	r9, r9, r7, lsr #10
 800b69a:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800b69e:	f85c 4024 	ldr.w	r4, [ip, r4, lsl #2]
 800b6a2:	eb06 2699 	add.w	r6, r6, r9, lsr #10
 800b6a6:	f85c 5025 	ldr.w	r5, [ip, r5, lsl #2]
 800b6aa:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 800b6ae:	f3c1 4707 	ubfx	r7, r1, #16, #8
 800b6b2:	eb0e 2e96 	add.w	lr, lr, r6, lsr #10
 800b6b6:	f85c a02a 	ldr.w	sl, [ip, sl, lsl #2]
 800b6ba:	f85c 7027 	ldr.w	r7, [ip, r7, lsl #2]
 800b6be:	0e09      	lsrs	r1, r1, #24
 800b6c0:	eb04 249e 	add.w	r4, r4, lr, lsr #10
 800b6c4:	f3c9 0909 	ubfx	r9, r9, #0, #10
 800b6c8:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]
 800b6cc:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800b6d0:	eb07 2794 	add.w	r7, r7, r4, lsr #10
 800b6d4:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800b6d8:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800b6dc:	eb01 2197 	add.w	r1, r1, r7, lsr #10
 800b6e0:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800b6e4:	ea46 4609 	orr.w	r6, r6, r9, lsl #16
 800b6e8:	eb05 2591 	add.w	r5, r5, r1, lsr #10
 800b6ec:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800b6f0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800b6f4:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 800b6f8:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800b6fc:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
 800b700:	ea4f 229a 	mov.w	r2, sl, lsr #10
 800b704:	f3ca 0709 	ubfx	r7, sl, #0, #10
 800b708:	9202      	str	r2, [sp, #8]
 800b70a:	ea47 4505 	orr.w	r5, r7, r5, lsl #16
 800b70e:	4a43      	ldr	r2, [pc, #268]	; (800b81c <D80_GENERIC+0x264>)
 800b710:	9f01      	ldr	r7, [sp, #4]
 800b712:	fb23 7a02 	smlad	sl, r3, r2, r7
 800b716:	4a42      	ldr	r2, [pc, #264]	; (800b820 <D80_GENERIC+0x268>)
 800b718:	fb26 aa02 	smlad	sl, r6, r2, sl
 800b71c:	4a41      	ldr	r2, [pc, #260]	; (800b824 <D80_GENERIC+0x26c>)
 800b71e:	fb24 aa02 	smlad	sl, r4, r2, sl
 800b722:	4a41      	ldr	r2, [pc, #260]	; (800b828 <D80_GENERIC+0x270>)
 800b724:	fb21 a702 	smlad	r7, r1, r2, sl
 800b728:	f44f 3a80 	mov.w	sl, #65536	; 0x10000
 800b72c:	fb25 7a0a 	smlad	sl, r5, sl, r7
 800b730:	4a3e      	ldr	r2, [pc, #248]	; (800b82c <D80_GENERIC+0x274>)
 800b732:	9f03      	ldr	r7, [sp, #12]
 800b734:	fb23 7e02 	smlad	lr, r3, r2, r7
 800b738:	4a3d      	ldr	r2, [pc, #244]	; (800b830 <D80_GENERIC+0x278>)
 800b73a:	fb26 ee02 	smlad	lr, r6, r2, lr
 800b73e:	f04f 174b 	mov.w	r7, #4915275	; 0x4b004b
 800b742:	fb24 e707 	smlad	r7, r4, r7, lr
 800b746:	4a3b      	ldr	r2, [pc, #236]	; (800b834 <D80_GENERIC+0x27c>)
 800b748:	fb21 7702 	smlad	r7, r1, r2, r7
 800b74c:	4a3a      	ldr	r2, [pc, #232]	; (800b838 <D80_GENERIC+0x280>)
 800b74e:	fb25 7202 	smlad	r2, r5, r2, r7
 800b752:	f04f 0901 	mov.w	r9, #1
 800b756:	9201      	str	r2, [sp, #4]
 800b758:	fb23 f909 	smuad	r9, r3, r9
 800b75c:	4b37      	ldr	r3, [pc, #220]	; (800b83c <D80_GENERIC+0x284>)
 800b75e:	fb26 9603 	smlad	r6, r6, r3, r9
 800b762:	4f37      	ldr	r7, [pc, #220]	; (800b840 <D80_GENERIC+0x288>)
 800b764:	fb24 6407 	smlad	r4, r4, r7, r6
 800b768:	4f36      	ldr	r7, [pc, #216]	; (800b844 <D80_GENERIC+0x28c>)
 800b76a:	fb21 4707 	smlad	r7, r1, r7, r4
 800b76e:	4936      	ldr	r1, [pc, #216]	; (800b848 <D80_GENERIC+0x290>)
 800b770:	fb25 7301 	smlad	r3, r5, r1, r7
 800b774:	9303      	str	r3, [sp, #12]
 800b776:	f5aa 3a7a 	sub.w	sl, sl, #256000	; 0x3e800
 800b77a:	9b08      	ldr	r3, [sp, #32]
 800b77c:	b193      	cbz	r3, 800b7a4 <D80_GENERIC+0x1ec>
 800b77e:	9a04      	ldr	r2, [sp, #16]
 800b780:	4452      	add	r2, sl
 800b782:	4614      	mov	r4, r2
 800b784:	9a05      	ldr	r2, [sp, #20]
 800b786:	f8cd a014 	str.w	sl, [sp, #20]
 800b78a:	1aa4      	subs	r4, r4, r2
 800b78c:	fba4 1203 	umull	r1, r2, r4, r3
 800b790:	17e7      	asrs	r7, r4, #31
 800b792:	f111 4400 	adds.w	r4, r1, #2147483648	; 0x80000000
 800b796:	fb03 2207 	mla	r2, r3, r7, r2
 800b79a:	f142 0500 	adc.w	r5, r2, #0
 800b79e:	006b      	lsls	r3, r5, #1
 800b7a0:	469a      	mov	sl, r3
 800b7a2:	9304      	str	r3, [sp, #16]
 800b7a4:	9e00      	ldr	r6, [sp, #0]
 800b7a6:	ea4f 2a4a 	mov.w	sl, sl, lsl #9
 800b7aa:	9a06      	ldr	r2, [sp, #24]
 800b7ac:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800b7b0:	8d33      	ldrh	r3, [r6, #40]	; 0x28
 800b7b2:	2500      	movs	r5, #0
 800b7b4:	fb08 f303 	mul.w	r3, r8, r3
 800b7b8:	fbc2 450a 	smlal	r4, r5, r2, sl
 800b7bc:	9a07      	ldr	r2, [sp, #28]
 800b7be:	f108 0801 	add.w	r8, r8, #1
 800b7c2:	10a9      	asrs	r1, r5, #2
 800b7c4:	f301 010f 	ssat	r1, #16, r1
 800b7c8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800b7cc:	8cf3      	ldrh	r3, [r6, #38]	; 0x26
 800b7ce:	4543      	cmp	r3, r8
 800b7d0:	dd12      	ble.n	800b7f8 <D80_GENERIC+0x240>
 800b7d2:	9b00      	ldr	r3, [sp, #0]
 800b7d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b7d6:	2b01      	cmp	r3, #1
 800b7d8:	f47f af0c 	bne.w	800b5f4 <D80_GENERIC+0x3c>
 800b7dc:	9b00      	ldr	r3, [sp, #0]
 800b7de:	6885      	ldr	r5, [r0, #8]
 800b7e0:	6b5e      	ldr	r6, [r3, #52]	; 0x34
 800b7e2:	06b2      	lsls	r2, r6, #26
 800b7e4:	e9d0 3100 	ldrd	r3, r1, [r0]
 800b7e8:	f100 000a 	add.w	r0, r0, #10
 800b7ec:	f57f af35 	bpl.w	800b65a <D80_GENERIC+0xa2>
 800b7f0:	ba5b      	rev16	r3, r3
 800b7f2:	ba49      	rev16	r1, r1
 800b7f4:	ba6d      	rev16	r5, r5
 800b7f6:	e730      	b.n	800b65a <D80_GENERIC+0xa2>
 800b7f8:	4632      	mov	r2, r6
 800b7fa:	9b03      	ldr	r3, [sp, #12]
 800b7fc:	2000      	movs	r0, #0
 800b7fe:	6093      	str	r3, [r2, #8]
 800b800:	9b01      	ldr	r3, [sp, #4]
 800b802:	60d3      	str	r3, [r2, #12]
 800b804:	9b02      	ldr	r3, [sp, #8]
 800b806:	61d3      	str	r3, [r2, #28]
 800b808:	9b04      	ldr	r3, [sp, #16]
 800b80a:	6113      	str	r3, [r2, #16]
 800b80c:	9b05      	ldr	r3, [sp, #20]
 800b80e:	6153      	str	r3, [r2, #20]
 800b810:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b812:	6193      	str	r3, [r2, #24]
 800b814:	b00b      	add	sp, #44	; 0x2c
 800b816:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b81a:	bf00      	nop
 800b81c:	002d0024 	.word	0x002d0024
 800b820:	001c0015 	.word	0x001c0015
 800b824:	000f000a 	.word	0x000f000a
 800b828:	00060003 	.word	0x00060003
 800b82c:	0037003f 	.word	0x0037003f
 800b830:	00450049 	.word	0x00450049
 800b834:	00490045 	.word	0x00490045
 800b838:	003f0037 	.word	0x003f0037
 800b83c:	00030006 	.word	0x00030006
 800b840:	000a000f 	.word	0x000a000f
 800b844:	0015001c 	.word	0x0015001c
 800b848:	0024002d 	.word	0x0024002d
 800b84c:	24000000 	.word	0x24000000

0800b850 <D128_GENERIC>:
 800b850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b854:	b08d      	sub	sp, #52	; 0x34
 800b856:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800b858:	f8d2 a01c 	ldr.w	sl, [r2, #28]
 800b85c:	9109      	str	r1, [sp, #36]	; 0x24
 800b85e:	6911      	ldr	r1, [r2, #16]
 800b860:	9201      	str	r2, [sp, #4]
 800b862:	9106      	str	r1, [sp, #24]
 800b864:	6951      	ldr	r1, [r2, #20]
 800b866:	9107      	str	r1, [sp, #28]
 800b868:	6991      	ldr	r1, [r2, #24]
 800b86a:	910b      	str	r1, [sp, #44]	; 0x2c
 800b86c:	6891      	ldr	r1, [r2, #8]
 800b86e:	9103      	str	r1, [sp, #12]
 800b870:	68d1      	ldr	r1, [r2, #12]
 800b872:	9102      	str	r1, [sp, #8]
 800b874:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800b876:	9108      	str	r1, [sp, #32]
 800b878:	2b00      	cmp	r3, #0
 800b87a:	f000 8183 	beq.w	800bb84 <D128_GENERIC+0x334>
 800b87e:	2300      	movs	r3, #0
 800b880:	6a12      	ldr	r2, [r2, #32]
 800b882:	4681      	mov	r9, r0
 800b884:	920a      	str	r2, [sp, #40]	; 0x28
 800b886:	e9cd a304 	strd	sl, r3, [sp, #16]
 800b88a:	e165      	b.n	800bb58 <D128_GENERIC+0x308>
 800b88c:	b2d2      	uxtb	r2, r2
 800b88e:	f899 b000 	ldrb.w	fp, [r9]
 800b892:	b213      	sxth	r3, r2
 800b894:	4255      	negs	r5, r2
 800b896:	f819 0002 	ldrb.w	r0, [r9, r2]
 800b89a:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800b89e:	009f      	lsls	r7, r3, #2
 800b8a0:	eb09 0402 	add.w	r4, r9, r2
 800b8a4:	ebc3 06c3 	rsb	r6, r3, r3, lsl #3
 800b8a8:	f819 8002 	ldrb.w	r8, [r9, r2]
 800b8ac:	443b      	add	r3, r7
 800b8ae:	1962      	adds	r2, r4, r5
 800b8b0:	5d64      	ldrb	r4, [r4, r5]
 800b8b2:	eb02 0c03 	add.w	ip, r2, r3
 800b8b6:	0424      	lsls	r4, r4, #16
 800b8b8:	5cd3      	ldrb	r3, [r2, r3]
 800b8ba:	eb0c 0e05 	add.w	lr, ip, r5
 800b8be:	f81c 9015 	ldrb.w	r9, [ip, r5, lsl #1]
 800b8c2:	f81c 2005 	ldrb.w	r2, [ip, r5]
 800b8c6:	eb04 6408 	add.w	r4, r4, r8, lsl #24
 800b8ca:	eb0e 0c45 	add.w	ip, lr, r5, lsl #1
 800b8ce:	f81e 8015 	ldrb.w	r8, [lr, r5, lsl #1]
 800b8d2:	eb04 2400 	add.w	r4, r4, r0, lsl #8
 800b8d6:	eb0c 0e06 	add.w	lr, ip, r6
 800b8da:	f81c a006 	ldrb.w	sl, [ip, r6]
 800b8de:	0412      	lsls	r2, r2, #16
 800b8e0:	445c      	add	r4, fp
 800b8e2:	eb0e 0c05 	add.w	ip, lr, r5
 800b8e6:	eb02 6203 	add.w	r2, r2, r3, lsl #24
 800b8ea:	f81e 3005 	ldrb.w	r3, [lr, r5]
 800b8ee:	eb0c 0045 	add.w	r0, ip, r5, lsl #1
 800b8f2:	f81e e015 	ldrb.w	lr, [lr, r5, lsl #1]
 800b8f6:	041b      	lsls	r3, r3, #16
 800b8f8:	f81c c015 	ldrb.w	ip, [ip, r5, lsl #1]
 800b8fc:	eb00 0b06 	add.w	fp, r0, r6
 800b900:	5d80      	ldrb	r0, [r0, r6]
 800b902:	eb03 630a 	add.w	r3, r3, sl, lsl #24
 800b906:	f81b 6005 	ldrb.w	r6, [fp, r5]
 800b90a:	eb0b 0a05 	add.w	sl, fp, r5
 800b90e:	eb02 2209 	add.w	r2, r2, r9, lsl #8
 800b912:	f81b b015 	ldrb.w	fp, [fp, r5, lsl #1]
 800b916:	0436      	lsls	r6, r6, #16
 800b918:	eb0a 0945 	add.w	r9, sl, r5, lsl #1
 800b91c:	4442      	add	r2, r8
 800b91e:	eb06 6600 	add.w	r6, r6, r0, lsl #24
 800b922:	f81a 8015 	ldrb.w	r8, [sl, r5, lsl #1]
 800b926:	eb03 230e 	add.w	r3, r3, lr, lsl #8
 800b92a:	44b9      	add	r9, r7
 800b92c:	eb06 260b 	add.w	r6, r6, fp, lsl #8
 800b930:	4463      	add	r3, ip
 800b932:	eb06 0508 	add.w	r5, r6, r8
 800b936:	b2e7      	uxtb	r7, r4
 800b938:	f3c4 2607 	ubfx	r6, r4, #8, #8
 800b93c:	499b      	ldr	r1, [pc, #620]	; (800bbac <D128_GENERIC+0x35c>)
 800b93e:	f3c4 4007 	ubfx	r0, r4, #16, #8
 800b942:	0e24      	lsrs	r4, r4, #24
 800b944:	f851 c027 	ldr.w	ip, [r1, r7, lsl #2]
 800b948:	b2d7      	uxtb	r7, r2
 800b94a:	f851 b026 	ldr.w	fp, [r1, r6, lsl #2]
 800b94e:	f3c2 2607 	ubfx	r6, r2, #8, #8
 800b952:	9904      	ldr	r1, [sp, #16]
 800b954:	4461      	add	r1, ip
 800b956:	468c      	mov	ip, r1
 800b958:	4994      	ldr	r1, [pc, #592]	; (800bbac <D128_GENERIC+0x35c>)
 800b95a:	eb0b 2b9c 	add.w	fp, fp, ip, lsr #10
 800b95e:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 800b962:	f851 8024 	ldr.w	r8, [r1, r4, lsl #2]
 800b966:	f3c2 4407 	ubfx	r4, r2, #16, #8
 800b96a:	eb00 209b 	add.w	r0, r0, fp, lsr #10
 800b96e:	f851 e027 	ldr.w	lr, [r1, r7, lsl #2]
 800b972:	f851 7026 	ldr.w	r7, [r1, r6, lsl #2]
 800b976:	0e12      	lsrs	r2, r2, #24
 800b978:	eb08 2890 	add.w	r8, r8, r0, lsr #10
 800b97c:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 800b980:	f851 6022 	ldr.w	r6, [r1, r2, lsl #2]
 800b984:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800b988:	eb0e 2e98 	add.w	lr, lr, r8, lsr #10
 800b98c:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800b990:	b2da      	uxtb	r2, r3
 800b992:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800b996:	eb07 279e 	add.w	r7, r7, lr, lsr #10
 800b99a:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800b99e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800b9a2:	ea48 4800 	orr.w	r8, r8, r0, lsl #16
 800b9a6:	eb04 2a97 	add.w	sl, r4, r7, lsr #10
 800b9aa:	f3c3 2007 	ubfx	r0, r3, #8, #8
 800b9ae:	ea4b 4b0c 	orr.w	fp, fp, ip, lsl #16
 800b9b2:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800b9b6:	eb06 269a 	add.w	r6, r6, sl, lsr #10
 800b9ba:	f851 c020 	ldr.w	ip, [r1, r0, lsl #2]
 800b9be:	f3c3 4007 	ubfx	r0, r3, #16, #8
 800b9c2:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800b9c6:	eb02 2296 	add.w	r2, r2, r6, lsr #10
 800b9ca:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800b9ce:	f851 4020 	ldr.w	r4, [r1, r0, lsl #2]
 800b9d2:	0e1b      	lsrs	r3, r3, #24
 800b9d4:	eb0c 2c92 	add.w	ip, ip, r2, lsr #10
 800b9d8:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800b9dc:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
 800b9e0:	ea47 470e 	orr.w	r7, r7, lr, lsl #16
 800b9e4:	b2eb      	uxtb	r3, r5
 800b9e6:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800b9ea:	eb04 2e9c 	add.w	lr, r4, ip, lsr #10
 800b9ee:	f3cc 0409 	ubfx	r4, ip, #0, #10
 800b9f2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800b9f6:	ea46 460a 	orr.w	r6, r6, sl, lsl #16
 800b9fa:	eb00 209e 	add.w	r0, r0, lr, lsr #10
 800b9fe:	f3c5 2a07 	ubfx	sl, r5, #8, #8
 800ba02:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800ba06:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800ba0a:	eb03 2c90 	add.w	ip, r3, r0, lsr #10
 800ba0e:	f851 202a 	ldr.w	r2, [r1, sl, lsl #2]
 800ba12:	f3c5 4307 	ubfx	r3, r5, #16, #8
 800ba16:	ea4f 6a15 	mov.w	sl, r5, lsr #24
 800ba1a:	eb02 229c 	add.w	r2, r2, ip, lsr #10
 800ba1e:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800ba22:	f851 5023 	ldr.w	r5, [r1, r3, lsl #2]
 800ba26:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800ba2a:	f851 302a 	ldr.w	r3, [r1, sl, lsl #2]
 800ba2e:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 800ba32:	eb05 2592 	add.w	r5, r5, r2, lsr #10
 800ba36:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800ba3a:	eb03 2e95 	add.w	lr, r3, r5, lsr #10
 800ba3e:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800ba42:	ea42 430c 	orr.w	r3, r2, ip, lsl #16
 800ba46:	ea4f 219e 	mov.w	r1, lr, lsr #10
 800ba4a:	f3ce 0209 	ubfx	r2, lr, #0, #10
 800ba4e:	9104      	str	r1, [sp, #16]
 800ba50:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 800ba54:	9902      	ldr	r1, [sp, #8]
 800ba56:	4a56      	ldr	r2, [pc, #344]	; (800bbb0 <D128_GENERIC+0x360>)
 800ba58:	fb2b 1202 	smlad	r2, fp, r2, r1
 800ba5c:	4955      	ldr	r1, [pc, #340]	; (800bbb4 <D128_GENERIC+0x364>)
 800ba5e:	fb28 2201 	smlad	r2, r8, r1, r2
 800ba62:	4955      	ldr	r1, [pc, #340]	; (800bbb8 <D128_GENERIC+0x368>)
 800ba64:	fb27 2201 	smlad	r2, r7, r1, r2
 800ba68:	4954      	ldr	r1, [pc, #336]	; (800bbbc <D128_GENERIC+0x36c>)
 800ba6a:	fb26 2201 	smlad	r2, r6, r1, r2
 800ba6e:	4954      	ldr	r1, [pc, #336]	; (800bbc0 <D128_GENERIC+0x370>)
 800ba70:	fb24 2201 	smlad	r2, r4, r1, r2
 800ba74:	4953      	ldr	r1, [pc, #332]	; (800bbc4 <D128_GENERIC+0x374>)
 800ba76:	fb20 2201 	smlad	r2, r0, r1, r2
 800ba7a:	4953      	ldr	r1, [pc, #332]	; (800bbc8 <D128_GENERIC+0x378>)
 800ba7c:	fb23 2201 	smlad	r2, r3, r1, r2
 800ba80:	f44f 3c80 	mov.w	ip, #65536	; 0x10000
 800ba84:	fb25 2a0c 	smlad	sl, r5, ip, r2
 800ba88:	4950      	ldr	r1, [pc, #320]	; (800bbcc <D128_GENERIC+0x37c>)
 800ba8a:	9a03      	ldr	r2, [sp, #12]
 800ba8c:	fb2b 2c01 	smlad	ip, fp, r1, r2
 800ba90:	4a4f      	ldr	r2, [pc, #316]	; (800bbd0 <D128_GENERIC+0x380>)
 800ba92:	fb28 ce02 	smlad	lr, r8, r2, ip
 800ba96:	f8df c150 	ldr.w	ip, [pc, #336]	; 800bbe8 <D128_GENERIC+0x398>
 800ba9a:	fb27 ec0c 	smlad	ip, r7, ip, lr
 800ba9e:	f8df e14c 	ldr.w	lr, [pc, #332]	; 800bbec <D128_GENERIC+0x39c>
 800baa2:	fb26 cc0e 	smlad	ip, r6, lr, ip
 800baa6:	f8df e148 	ldr.w	lr, [pc, #328]	; 800bbf0 <D128_GENERIC+0x3a0>
 800baaa:	fb24 ce0e 	smlad	lr, r4, lr, ip
 800baae:	f8df c144 	ldr.w	ip, [pc, #324]	; 800bbf4 <D128_GENERIC+0x3a4>
 800bab2:	fb20 ee0c 	smlad	lr, r0, ip, lr
 800bab6:	f8df c140 	ldr.w	ip, [pc, #320]	; 800bbf8 <D128_GENERIC+0x3a8>
 800baba:	fb23 ec0c 	smlad	ip, r3, ip, lr
 800babe:	f8df e13c 	ldr.w	lr, [pc, #316]	; 800bbfc <D128_GENERIC+0x3ac>
 800bac2:	fb25 c20e 	smlad	r2, r5, lr, ip
 800bac6:	f04f 0c01 	mov.w	ip, #1
 800baca:	9202      	str	r2, [sp, #8]
 800bacc:	fb2b fb0c 	smuad	fp, fp, ip
 800bad0:	f8df c12c 	ldr.w	ip, [pc, #300]	; 800bc00 <D128_GENERIC+0x3b0>
 800bad4:	fb28 bb0c 	smlad	fp, r8, ip, fp
 800bad8:	f8df c128 	ldr.w	ip, [pc, #296]	; 800bc04 <D128_GENERIC+0x3b4>
 800badc:	fb27 bb0c 	smlad	fp, r7, ip, fp
 800bae0:	4f3c      	ldr	r7, [pc, #240]	; (800bbd4 <D128_GENERIC+0x384>)
 800bae2:	fb26 bb07 	smlad	fp, r6, r7, fp
 800bae6:	4f3c      	ldr	r7, [pc, #240]	; (800bbd8 <D128_GENERIC+0x388>)
 800bae8:	fb24 bb07 	smlad	fp, r4, r7, fp
 800baec:	4f3b      	ldr	r7, [pc, #236]	; (800bbdc <D128_GENERIC+0x38c>)
 800baee:	fb20 bb07 	smlad	fp, r0, r7, fp
 800baf2:	4f3b      	ldr	r7, [pc, #236]	; (800bbe0 <D128_GENERIC+0x390>)
 800baf4:	fb23 bb07 	smlad	fp, r3, r7, fp
 800baf8:	4b3a      	ldr	r3, [pc, #232]	; (800bbe4 <D128_GENERIC+0x394>)
 800bafa:	fb25 b303 	smlad	r3, r5, r3, fp
 800bafe:	9303      	str	r3, [sp, #12]
 800bb00:	f5aa 1480 	sub.w	r4, sl, #1048576	; 0x100000
 800bb04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bb06:	b183      	cbz	r3, 800bb2a <D128_GENERIC+0x2da>
 800bb08:	9a06      	ldr	r2, [sp, #24]
 800bb0a:	9907      	ldr	r1, [sp, #28]
 800bb0c:	4422      	add	r2, r4
 800bb0e:	9407      	str	r4, [sp, #28]
 800bb10:	1a52      	subs	r2, r2, r1
 800bb12:	fba2 0103 	umull	r0, r1, r2, r3
 800bb16:	17d5      	asrs	r5, r2, #31
 800bb18:	f110 4200 	adds.w	r2, r0, #2147483648	; 0x80000000
 800bb1c:	fb03 1105 	mla	r1, r3, r5, r1
 800bb20:	f141 0300 	adc.w	r3, r1, #0
 800bb24:	005b      	lsls	r3, r3, #1
 800bb26:	461c      	mov	r4, r3
 800bb28:	9306      	str	r3, [sp, #24]
 800bb2a:	9d01      	ldr	r5, [sp, #4]
 800bb2c:	01e4      	lsls	r4, r4, #7
 800bb2e:	9e05      	ldr	r6, [sp, #20]
 800bb30:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800bb34:	8d28      	ldrh	r0, [r5, #40]	; 0x28
 800bb36:	2300      	movs	r3, #0
 800bb38:	9908      	ldr	r1, [sp, #32]
 800bb3a:	fb06 f000 	mul.w	r0, r6, r0
 800bb3e:	3601      	adds	r6, #1
 800bb40:	fbc1 2304 	smlal	r2, r3, r1, r4
 800bb44:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bb46:	109b      	asrs	r3, r3, #2
 800bb48:	9605      	str	r6, [sp, #20]
 800bb4a:	f303 030f 	ssat	r3, #16, r3
 800bb4e:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
 800bb52:	8ceb      	ldrh	r3, [r5, #38]	; 0x26
 800bb54:	42b3      	cmp	r3, r6
 800bb56:	dd13      	ble.n	800bb80 <D128_GENERIC+0x330>
 800bb58:	9b01      	ldr	r3, [sp, #4]
 800bb5a:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800bb5c:	2a01      	cmp	r2, #1
 800bb5e:	f47f ae95 	bne.w	800b88c <D128_GENERIC+0x3c>
 800bb62:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800bb64:	f109 0610 	add.w	r6, r9, #16
 800bb68:	0681      	lsls	r1, r0, #26
 800bb6a:	e9d9 4200 	ldrd	r4, r2, [r9]
 800bb6e:	e9d9 3502 	ldrd	r3, r5, [r9, #8]
 800bb72:	d518      	bpl.n	800bba6 <D128_GENERIC+0x356>
 800bb74:	ba64      	rev16	r4, r4
 800bb76:	ba52      	rev16	r2, r2
 800bb78:	ba5b      	rev16	r3, r3
 800bb7a:	ba6d      	rev16	r5, r5
 800bb7c:	46b1      	mov	r9, r6
 800bb7e:	e6da      	b.n	800b936 <D128_GENERIC+0xe6>
 800bb80:	f8dd a010 	ldr.w	sl, [sp, #16]
 800bb84:	9b01      	ldr	r3, [sp, #4]
 800bb86:	2000      	movs	r0, #0
 800bb88:	9903      	ldr	r1, [sp, #12]
 800bb8a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800bb8c:	6099      	str	r1, [r3, #8]
 800bb8e:	9902      	ldr	r1, [sp, #8]
 800bb90:	f8c3 a01c 	str.w	sl, [r3, #28]
 800bb94:	60d9      	str	r1, [r3, #12]
 800bb96:	9906      	ldr	r1, [sp, #24]
 800bb98:	619a      	str	r2, [r3, #24]
 800bb9a:	6119      	str	r1, [r3, #16]
 800bb9c:	9907      	ldr	r1, [sp, #28]
 800bb9e:	6159      	str	r1, [r3, #20]
 800bba0:	b00d      	add	sp, #52	; 0x34
 800bba2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bba6:	46b1      	mov	r9, r6
 800bba8:	e6c5      	b.n	800b936 <D128_GENERIC+0xe6>
 800bbaa:	bf00      	nop
 800bbac:	24000000 	.word	0x24000000
 800bbb0:	00780069 	.word	0x00780069
 800bbb4:	005b004e 	.word	0x005b004e
 800bbb8:	00420037 	.word	0x00420037
 800bbbc:	002d0024 	.word	0x002d0024
 800bbc0:	001c0015 	.word	0x001c0015
 800bbc4:	000f000a 	.word	0x000f000a
 800bbc8:	00060003 	.word	0x00060003
 800bbcc:	00880096 	.word	0x00880096
 800bbd0:	00a200ac 	.word	0x00a200ac
 800bbd4:	0015001c 	.word	0x0015001c
 800bbd8:	0024002d 	.word	0x0024002d
 800bbdc:	00370042 	.word	0x00370042
 800bbe0:	004e005b 	.word	0x004e005b
 800bbe4:	00690078 	.word	0x00690078
 800bbe8:	00b400ba 	.word	0x00b400ba
 800bbec:	00be00c0 	.word	0x00be00c0
 800bbf0:	00c000be 	.word	0x00c000be
 800bbf4:	00ba00b4 	.word	0x00ba00b4
 800bbf8:	00ac00a2 	.word	0x00ac00a2
 800bbfc:	00960088 	.word	0x00960088
 800bc00:	00030006 	.word	0x00030006
 800bc04:	000a000f 	.word	0x000a000f

0800bc08 <D16_1CH_HTONS_VOL_HP>:
 800bc08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc0c:	6993      	ldr	r3, [r2, #24]
 800bc0e:	b087      	sub	sp, #28
 800bc10:	4682      	mov	sl, r0
 800bc12:	8cd0      	ldrh	r0, [r2, #38]	; 0x26
 800bc14:	9304      	str	r3, [sp, #16]
 800bc16:	f8d2 b030 	ldr.w	fp, [r2, #48]	; 0x30
 800bc1a:	69d3      	ldr	r3, [r2, #28]
 800bc1c:	f8d2 e020 	ldr.w	lr, [r2, #32]
 800bc20:	e9d2 5402 	ldrd	r5, r4, [r2, #8]
 800bc24:	e9d2 6c04 	ldrd	r6, ip, [r2, #16]
 800bc28:	9403      	str	r4, [sp, #12]
 800bc2a:	2800      	cmp	r0, #0
 800bc2c:	d054      	beq.n	800bcd8 <D16_1CH_HTONS_VOL_HP+0xd0>
 800bc2e:	f1a1 0902 	sub.w	r9, r1, #2
 800bc32:	eb0a 0140 	add.w	r1, sl, r0, lsl #1
 800bc36:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 800bce4 <D16_1CH_HTONS_VOL_HP+0xdc>
 800bc3a:	4650      	mov	r0, sl
 800bc3c:	9101      	str	r1, [sp, #4]
 800bc3e:	4619      	mov	r1, r3
 800bc40:	f8cd b008 	str.w	fp, [sp, #8]
 800bc44:	9205      	str	r2, [sp, #20]
 800bc46:	f850 3b02 	ldr.w	r3, [r0], #2
 800bc4a:	ba5b      	rev16	r3, r3
 800bc4c:	b2dc      	uxtb	r4, r3
 800bc4e:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800bc52:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bc56:	f858 4022 	ldr.w	r4, [r8, r2, lsl #2]
 800bc5a:	4419      	add	r1, r3
 800bc5c:	eb04 2491 	add.w	r4, r4, r1, lsr #10
 800bc60:	f3c1 0309 	ubfx	r3, r1, #0, #10
 800bc64:	f3c4 0209 	ubfx	r2, r4, #0, #10
 800bc68:	0aa1      	lsrs	r1, r4, #10
 800bc6a:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 800bc6e:	4a1b      	ldr	r2, [pc, #108]	; (800bcdc <D16_1CH_HTONS_VOL_HP+0xd4>)
 800bc70:	fb23 5402 	smlad	r4, r3, r2, r5
 800bc74:	4a1a      	ldr	r2, [pc, #104]	; (800bce0 <D16_1CH_HTONS_VOL_HP+0xd8>)
 800bc76:	fb23 f502 	smuad	r5, r3, r2
 800bc7a:	f5a4 6400 	sub.w	r4, r4, #2048	; 0x800
 800bc7e:	f04f 4a00 	mov.w	sl, #2147483648	; 0x80000000
 800bc82:	f04f 0b00 	mov.w	fp, #0
 800bc86:	19a2      	adds	r2, r4, r6
 800bc88:	eba2 020c 	sub.w	r2, r2, ip
 800bc8c:	46a4      	mov	ip, r4
 800bc8e:	17d7      	asrs	r7, r2, #31
 800bc90:	fba2 230e 	umull	r2, r3, r2, lr
 800bc94:	f112 4600 	adds.w	r6, r2, #2147483648	; 0x80000000
 800bc98:	fb0e 3307 	mla	r3, lr, r7, r3
 800bc9c:	f143 0700 	adc.w	r7, r3, #0
 800bca0:	9b02      	ldr	r3, [sp, #8]
 800bca2:	047a      	lsls	r2, r7, #17
 800bca4:	007e      	lsls	r6, r7, #1
 800bca6:	fbc3 ab02 	smlal	sl, fp, r3, r2
 800bcaa:	ea4f 03ab 	mov.w	r3, fp, asr #2
 800bcae:	f303 030f 	ssat	r3, #16, r3
 800bcb2:	f829 3f02 	strh.w	r3, [r9, #2]!
 800bcb6:	9b01      	ldr	r3, [sp, #4]
 800bcb8:	4298      	cmp	r0, r3
 800bcba:	d1c4      	bne.n	800bc46 <D16_1CH_HTONS_VOL_HP+0x3e>
 800bcbc:	460b      	mov	r3, r1
 800bcbe:	9a05      	ldr	r2, [sp, #20]
 800bcc0:	2000      	movs	r0, #0
 800bcc2:	9903      	ldr	r1, [sp, #12]
 800bcc4:	61d3      	str	r3, [r2, #28]
 800bcc6:	9b04      	ldr	r3, [sp, #16]
 800bcc8:	6095      	str	r5, [r2, #8]
 800bcca:	60d1      	str	r1, [r2, #12]
 800bccc:	6193      	str	r3, [r2, #24]
 800bcce:	e9c2 6404 	strd	r6, r4, [r2, #16]
 800bcd2:	b007      	add	sp, #28
 800bcd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcd8:	4664      	mov	r4, ip
 800bcda:	e7f1      	b.n	800bcc0 <D16_1CH_HTONS_VOL_HP+0xb8>
 800bcdc:	00030001 	.word	0x00030001
 800bce0:	00010003 	.word	0x00010003
 800bce4:	24000000 	.word	0x24000000

0800bce8 <D24_1CH_HTONS_VOL_HP>:
 800bce8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcec:	6b16      	ldr	r6, [r2, #48]	; 0x30
 800bcee:	b089      	sub	sp, #36	; 0x24
 800bcf0:	6993      	ldr	r3, [r2, #24]
 800bcf2:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800bcf4:	9604      	str	r6, [sp, #16]
 800bcf6:	6a16      	ldr	r6, [r2, #32]
 800bcf8:	9306      	str	r3, [sp, #24]
 800bcfa:	9505      	str	r5, [sp, #20]
 800bcfc:	69d3      	ldr	r3, [r2, #28]
 800bcfe:	9600      	str	r6, [sp, #0]
 800bd00:	e9d2 4a04 	ldrd	r4, sl, [r2, #16]
 800bd04:	e9d2 ce02 	ldrd	ip, lr, [r2, #8]
 800bd08:	2d00      	cmp	r5, #0
 800bd0a:	f000 8083 	beq.w	800be14 <D24_1CH_HTONS_VOL_HP+0x12c>
 800bd0e:	9207      	str	r2, [sp, #28]
 800bd10:	2600      	movs	r6, #0
 800bd12:	4622      	mov	r2, r4
 800bd14:	f1a1 0b02 	sub.w	fp, r1, #2
 800bd18:	4f3f      	ldr	r7, [pc, #252]	; (800be18 <D24_1CH_HTONS_VOL_HP+0x130>)
 800bd1a:	461d      	mov	r5, r3
 800bd1c:	f8cd a00c 	str.w	sl, [sp, #12]
 800bd20:	9c00      	ldr	r4, [sp, #0]
 800bd22:	e056      	b.n	800bdd2 <D24_1CH_HTONS_VOL_HP+0xea>
 800bd24:	7841      	ldrb	r1, [r0, #1]
 800bd26:	eb08 4809 	add.w	r8, r8, r9, lsl #16
 800bd2a:	3002      	adds	r0, #2
 800bd2c:	4488      	add	r8, r1
 800bd2e:	fa5f f388 	uxtb.w	r3, r8
 800bd32:	f3c8 2907 	ubfx	r9, r8, #8, #8
 800bd36:	ea4f 4818 	mov.w	r8, r8, lsr #16
 800bd3a:	f857 1023 	ldr.w	r1, [r7, r3, lsl #2]
 800bd3e:	f857 3029 	ldr.w	r3, [r7, r9, lsl #2]
 800bd42:	eb01 2195 	add.w	r1, r1, r5, lsr #10
 800bd46:	f857 5028 	ldr.w	r5, [r7, r8, lsl #2]
 800bd4a:	eb03 2891 	add.w	r8, r3, r1, lsr #10
 800bd4e:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800bd52:	f3c8 0309 	ubfx	r3, r8, #0, #10
 800bd56:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 800bd5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800bd5e:	492f      	ldr	r1, [pc, #188]	; (800be1c <D24_1CH_HTONS_VOL_HP+0x134>)
 800bd60:	fb23 e901 	smlad	r9, r3, r1, lr
 800bd64:	492e      	ldr	r1, [pc, #184]	; (800be20 <D24_1CH_HTONS_VOL_HP+0x138>)
 800bd66:	fb23 ce01 	smlad	lr, r3, r1, ip
 800bd6a:	f3c5 0c09 	ubfx	ip, r5, #0, #10
 800bd6e:	2101      	movs	r1, #1
 800bd70:	eb0c 084c 	add.w	r8, ip, ip, lsl #1
 800bd74:	eb0e 0e48 	add.w	lr, lr, r8, lsl #1
 800bd78:	fb23 f301 	smuad	r3, r3, r1
 800bd7c:	f5a9 51d8 	sub.w	r1, r9, #6912	; 0x1b00
 800bd80:	eb08 0c03 	add.w	ip, r8, r3
 800bd84:	9b03      	ldr	r3, [sp, #12]
 800bd86:	f04f 0a00 	mov.w	sl, #0
 800bd8a:	440a      	add	r2, r1
 800bd8c:	3601      	adds	r6, #1
 800bd8e:	9103      	str	r1, [sp, #12]
 800bd90:	1ad2      	subs	r2, r2, r3
 800bd92:	ea4f 79e2 	mov.w	r9, r2, asr #31
 800bd96:	fba2 2304 	umull	r2, r3, r2, r4
 800bd9a:	e9cd 2300 	strd	r2, r3, [sp]
 800bd9e:	fb04 3309 	mla	r3, r4, r9, r3
 800bda2:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
 800bda6:	9301      	str	r3, [sp, #4]
 800bda8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bdac:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800bdb0:	f143 0300 	adc.w	r3, r3, #0
 800bdb4:	ea4f 38c3 	mov.w	r8, r3, lsl #15
 800bdb8:	005a      	lsls	r2, r3, #1
 800bdba:	9b04      	ldr	r3, [sp, #16]
 800bdbc:	fbc3 9a08 	smlal	r9, sl, r3, r8
 800bdc0:	ea4f 03aa 	mov.w	r3, sl, asr #2
 800bdc4:	f303 030f 	ssat	r3, #16, r3
 800bdc8:	f82b 3f02 	strh.w	r3, [fp, #2]!
 800bdcc:	9b05      	ldr	r3, [sp, #20]
 800bdce:	429e      	cmp	r6, r3
 800bdd0:	d010      	beq.n	800bdf4 <D24_1CH_HTONS_VOL_HP+0x10c>
 800bdd2:	f890 9003 	ldrb.w	r9, [r0, #3]
 800bdd6:	f016 0f01 	tst.w	r6, #1
 800bdda:	7801      	ldrb	r1, [r0, #0]
 800bddc:	ea4f 2309 	mov.w	r3, r9, lsl #8
 800bde0:	ea4f 2801 	mov.w	r8, r1, lsl #8
 800bde4:	d09e      	beq.n	800bd24 <D24_1CH_HTONS_VOL_HP+0x3c>
 800bde6:	f890 8002 	ldrb.w	r8, [r0, #2]
 800bdea:	3004      	adds	r0, #4
 800bdec:	eb03 4808 	add.w	r8, r3, r8, lsl #16
 800bdf0:	4488      	add	r8, r1
 800bdf2:	e79c      	b.n	800bd2e <D24_1CH_HTONS_VOL_HP+0x46>
 800bdf4:	4614      	mov	r4, r2
 800bdf6:	462b      	mov	r3, r5
 800bdf8:	9a07      	ldr	r2, [sp, #28]
 800bdfa:	2000      	movs	r0, #0
 800bdfc:	61d3      	str	r3, [r2, #28]
 800bdfe:	9b06      	ldr	r3, [sp, #24]
 800be00:	f8c2 c008 	str.w	ip, [r2, #8]
 800be04:	f8c2 e00c 	str.w	lr, [r2, #12]
 800be08:	6193      	str	r3, [r2, #24]
 800be0a:	e9c2 4104 	strd	r4, r1, [r2, #16]
 800be0e:	b009      	add	sp, #36	; 0x24
 800be10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be14:	4651      	mov	r1, sl
 800be16:	e7f0      	b.n	800bdfa <D24_1CH_HTONS_VOL_HP+0x112>
 800be18:	24000000 	.word	0x24000000
 800be1c:	00030001 	.word	0x00030001
 800be20:	00060007 	.word	0x00060007

0800be24 <D32_1CH_HTONS_VOL_HP>:
 800be24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be28:	6993      	ldr	r3, [r2, #24]
 800be2a:	b087      	sub	sp, #28
 800be2c:	4683      	mov	fp, r0
 800be2e:	8cd0      	ldrh	r0, [r2, #38]	; 0x26
 800be30:	9304      	str	r3, [sp, #16]
 800be32:	69d5      	ldr	r5, [r2, #28]
 800be34:	6b14      	ldr	r4, [r2, #48]	; 0x30
 800be36:	f8d2 a020 	ldr.w	sl, [r2, #32]
 800be3a:	e9d2 8e04 	ldrd	r8, lr, [r2, #16]
 800be3e:	e9d2 3c02 	ldrd	r3, ip, [r2, #8]
 800be42:	2800      	cmp	r0, #0
 800be44:	d077      	beq.n	800bf36 <D32_1CH_HTONS_VOL_HP+0x112>
 800be46:	460f      	mov	r7, r1
 800be48:	46f1      	mov	r9, lr
 800be4a:	eb01 0140 	add.w	r1, r1, r0, lsl #1
 800be4e:	f8cd 8000 	str.w	r8, [sp]
 800be52:	4e3a      	ldr	r6, [pc, #232]	; (800bf3c <D32_1CH_HTONS_VOL_HP+0x118>)
 800be54:	469e      	mov	lr, r3
 800be56:	46a0      	mov	r8, r4
 800be58:	9103      	str	r1, [sp, #12]
 800be5a:	9205      	str	r2, [sp, #20]
 800be5c:	f85b 4b04 	ldr.w	r4, [fp], #4
 800be60:	ba64      	rev16	r4, r4
 800be62:	b2e0      	uxtb	r0, r4
 800be64:	f3c4 2307 	ubfx	r3, r4, #8, #8
 800be68:	f3c4 4107 	ubfx	r1, r4, #16, #8
 800be6c:	0e24      	lsrs	r4, r4, #24
 800be6e:	f856 0020 	ldr.w	r0, [r6, r0, lsl #2]
 800be72:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 800be76:	eb00 2095 	add.w	r0, r0, r5, lsr #10
 800be7a:	f856 1021 	ldr.w	r1, [r6, r1, lsl #2]
 800be7e:	f856 5024 	ldr.w	r5, [r6, r4, lsl #2]
 800be82:	eb03 2390 	add.w	r3, r3, r0, lsr #10
 800be86:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800be8a:	eb01 2193 	add.w	r1, r1, r3, lsr #10
 800be8e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800be92:	eb05 2591 	add.w	r5, r5, r1, lsr #10
 800be96:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800be9a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800be9e:	f3c5 0009 	ubfx	r0, r5, #0, #10
 800bea2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800bea6:	4826      	ldr	r0, [pc, #152]	; (800bf40 <D32_1CH_HTONS_VOL_HP+0x11c>)
 800bea8:	fb23 c400 	smlad	r4, r3, r0, ip
 800beac:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800beb0:	fb21 4402 	smlad	r4, r1, r2, r4
 800beb4:	4823      	ldr	r0, [pc, #140]	; (800bf44 <D32_1CH_HTONS_VOL_HP+0x120>)
 800beb6:	fb23 ec00 	smlad	ip, r3, r0, lr
 800beba:	4823      	ldr	r0, [pc, #140]	; (800bf48 <D32_1CH_HTONS_VOL_HP+0x124>)
 800bebc:	fb21 cc00 	smlad	ip, r1, r0, ip
 800bec0:	2201      	movs	r2, #1
 800bec2:	fb23 f302 	smuad	r3, r3, r2
 800bec6:	4821      	ldr	r0, [pc, #132]	; (800bf4c <D32_1CH_HTONS_VOL_HP+0x128>)
 800bec8:	fb21 3e00 	smlad	lr, r1, r0, r3
 800becc:	9b00      	ldr	r3, [sp, #0]
 800bece:	f5a4 4480 	sub.w	r4, r4, #16384	; 0x4000
 800bed2:	4423      	add	r3, r4
 800bed4:	eba3 0209 	sub.w	r2, r3, r9
 800bed8:	46a1      	mov	r9, r4
 800beda:	17d1      	asrs	r1, r2, #31
 800bedc:	fba2 230a 	umull	r2, r3, r2, sl
 800bee0:	e9cd 2300 	strd	r2, r3, [sp]
 800bee4:	fb0a 3301 	mla	r3, sl, r1, r3
 800bee8:	9301      	str	r3, [sp, #4]
 800beea:	e9dd 2300 	ldrd	r2, r3, [sp]
 800beee:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800bef2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800bef6:	f143 0300 	adc.w	r3, r3, #0
 800befa:	0399      	lsls	r1, r3, #14
 800befc:	005b      	lsls	r3, r3, #1
 800befe:	9300      	str	r3, [sp, #0]
 800bf00:	2300      	movs	r3, #0
 800bf02:	fbc8 2301 	smlal	r2, r3, r8, r1
 800bf06:	109b      	asrs	r3, r3, #2
 800bf08:	f303 030f 	ssat	r3, #16, r3
 800bf0c:	f827 3b02 	strh.w	r3, [r7], #2
 800bf10:	9b03      	ldr	r3, [sp, #12]
 800bf12:	429f      	cmp	r7, r3
 800bf14:	d1a2      	bne.n	800be5c <D32_1CH_HTONS_VOL_HP+0x38>
 800bf16:	4673      	mov	r3, lr
 800bf18:	f8dd 8000 	ldr.w	r8, [sp]
 800bf1c:	9a05      	ldr	r2, [sp, #20]
 800bf1e:	6093      	str	r3, [r2, #8]
 800bf20:	2000      	movs	r0, #0
 800bf22:	9b04      	ldr	r3, [sp, #16]
 800bf24:	f8c2 c00c 	str.w	ip, [r2, #12]
 800bf28:	61d5      	str	r5, [r2, #28]
 800bf2a:	6193      	str	r3, [r2, #24]
 800bf2c:	e9c2 8404 	strd	r8, r4, [r2, #16]
 800bf30:	b007      	add	sp, #28
 800bf32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf36:	4674      	mov	r4, lr
 800bf38:	e7f1      	b.n	800bf1e <D32_1CH_HTONS_VOL_HP+0xfa>
 800bf3a:	bf00      	nop
 800bf3c:	24000000 	.word	0x24000000
 800bf40:	00060003 	.word	0x00060003
 800bf44:	000a000c 	.word	0x000a000c
 800bf48:	000c000a 	.word	0x000c000a
 800bf4c:	00030006 	.word	0x00030006

0800bf50 <D48_1CH_HTONS_VOL_HP>:
 800bf50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf54:	6b17      	ldr	r7, [r2, #48]	; 0x30
 800bf56:	b087      	sub	sp, #28
 800bf58:	6993      	ldr	r3, [r2, #24]
 800bf5a:	9701      	str	r7, [sp, #4]
 800bf5c:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800bf5e:	6a17      	ldr	r7, [r2, #32]
 800bf60:	9304      	str	r3, [sp, #16]
 800bf62:	69d6      	ldr	r6, [r2, #28]
 800bf64:	9702      	str	r7, [sp, #8]
 800bf66:	e9d2 4e04 	ldrd	r4, lr, [r2, #16]
 800bf6a:	e9d2 3c02 	ldrd	r3, ip, [r2, #8]
 800bf6e:	2d00      	cmp	r5, #0
 800bf70:	f000 8093 	beq.w	800c09a <D48_1CH_HTONS_VOL_HP+0x14a>
 800bf74:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bf78:	f1a1 0b02 	sub.w	fp, r1, #2
 800bf7c:	46f2      	mov	sl, lr
 800bf7e:	4f48      	ldr	r7, [pc, #288]	; (800c0a0 <D48_1CH_HTONS_VOL_HP+0x150>)
 800bf80:	eb00 0145 	add.w	r1, r0, r5, lsl #1
 800bf84:	469e      	mov	lr, r3
 800bf86:	9205      	str	r2, [sp, #20]
 800bf88:	9103      	str	r1, [sp, #12]
 800bf8a:	e9d0 3200 	ldrd	r3, r2, [r0]
 800bf8e:	3006      	adds	r0, #6
 800bf90:	ba5b      	rev16	r3, r3
 800bf92:	fa92 f992 	rev16.w	r9, r2
 800bf96:	b2dd      	uxtb	r5, r3
 800bf98:	f3c3 2107 	ubfx	r1, r3, #8, #8
 800bf9c:	f3c3 4207 	ubfx	r2, r3, #16, #8
 800bfa0:	0e1b      	lsrs	r3, r3, #24
 800bfa2:	f857 5025 	ldr.w	r5, [r7, r5, lsl #2]
 800bfa6:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
 800bfaa:	eb05 2696 	add.w	r6, r5, r6, lsr #10
 800bfae:	f857 5022 	ldr.w	r5, [r7, r2, lsl #2]
 800bfb2:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 800bfb6:	fa5f f289 	uxtb.w	r2, r9
 800bfba:	eb01 2196 	add.w	r1, r1, r6, lsr #10
 800bfbe:	f3c9 2907 	ubfx	r9, r9, #8, #8
 800bfc2:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 800bfc6:	f3c6 0809 	ubfx	r8, r6, #0, #10
 800bfca:	eb05 2591 	add.w	r5, r5, r1, lsr #10
 800bfce:	f857 6029 	ldr.w	r6, [r7, r9, lsl #2]
 800bfd2:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800bfd6:	eb03 2395 	add.w	r3, r3, r5, lsr #10
 800bfda:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800bfde:	ea41 4808 	orr.w	r8, r1, r8, lsl #16
 800bfe2:	eb02 2293 	add.w	r2, r2, r3, lsr #10
 800bfe6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bfea:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 800bfee:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800bff2:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
 800bff6:	f3c6 0309 	ubfx	r3, r6, #0, #10
 800bffa:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 800bffe:	4b29      	ldr	r3, [pc, #164]	; (800c0a4 <D48_1CH_HTONS_VOL_HP+0x154>)
 800c000:	fb28 c103 	smlad	r1, r8, r3, ip
 800c004:	4b28      	ldr	r3, [pc, #160]	; (800c0a8 <D48_1CH_HTONS_VOL_HP+0x158>)
 800c006:	fb25 1103 	smlad	r1, r5, r3, r1
 800c00a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800c00e:	fb22 1903 	smlad	r9, r2, r3, r1
 800c012:	4b26      	ldr	r3, [pc, #152]	; (800c0ac <D48_1CH_HTONS_VOL_HP+0x15c>)
 800c014:	fb28 ec03 	smlad	ip, r8, r3, lr
 800c018:	f04f 131b 	mov.w	r3, #1769499	; 0x1b001b
 800c01c:	fb25 cc03 	smlad	ip, r5, r3, ip
 800c020:	4b23      	ldr	r3, [pc, #140]	; (800c0b0 <D48_1CH_HTONS_VOL_HP+0x160>)
 800c022:	fb22 cc03 	smlad	ip, r2, r3, ip
 800c026:	2101      	movs	r1, #1
 800c028:	fb28 f801 	smuad	r8, r8, r1
 800c02c:	4b21      	ldr	r3, [pc, #132]	; (800c0b4 <D48_1CH_HTONS_VOL_HP+0x164>)
 800c02e:	fb25 8503 	smlad	r5, r5, r3, r8
 800c032:	4b21      	ldr	r3, [pc, #132]	; (800c0b8 <D48_1CH_HTONS_VOL_HP+0x168>)
 800c034:	fb22 5e03 	smlad	lr, r2, r3, r5
 800c038:	f5a9 4158 	sub.w	r1, r9, #55296	; 0xd800
 800c03c:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800c040:	190a      	adds	r2, r1, r4
 800c042:	9c02      	ldr	r4, [sp, #8]
 800c044:	eba2 020a 	sub.w	r2, r2, sl
 800c048:	468a      	mov	sl, r1
 800c04a:	ea4f 79e2 	mov.w	r9, r2, asr #31
 800c04e:	fba2 2304 	umull	r2, r3, r2, r4
 800c052:	fb04 3309 	mla	r3, r4, r9, r3
 800c056:	f112 4400 	adds.w	r4, r2, #2147483648	; 0x80000000
 800c05a:	f04f 0900 	mov.w	r9, #0
 800c05e:	f143 0500 	adc.w	r5, r3, #0
 800c062:	9b01      	ldr	r3, [sp, #4]
 800c064:	032a      	lsls	r2, r5, #12
 800c066:	006c      	lsls	r4, r5, #1
 800c068:	fbc3 8902 	smlal	r8, r9, r3, r2
 800c06c:	ea4f 03a9 	mov.w	r3, r9, asr #2
 800c070:	f303 030f 	ssat	r3, #16, r3
 800c074:	f82b 3f02 	strh.w	r3, [fp, #2]!
 800c078:	9b03      	ldr	r3, [sp, #12]
 800c07a:	4283      	cmp	r3, r0
 800c07c:	d185      	bne.n	800bf8a <D48_1CH_HTONS_VOL_HP+0x3a>
 800c07e:	4673      	mov	r3, lr
 800c080:	9a05      	ldr	r2, [sp, #20]
 800c082:	6093      	str	r3, [r2, #8]
 800c084:	2000      	movs	r0, #0
 800c086:	9b04      	ldr	r3, [sp, #16]
 800c088:	f8c2 c00c 	str.w	ip, [r2, #12]
 800c08c:	61d6      	str	r6, [r2, #28]
 800c08e:	6193      	str	r3, [r2, #24]
 800c090:	e9c2 4104 	strd	r4, r1, [r2, #16]
 800c094:	b007      	add	sp, #28
 800c096:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c09a:	4671      	mov	r1, lr
 800c09c:	e7f1      	b.n	800c082 <D48_1CH_HTONS_VOL_HP+0x132>
 800c09e:	bf00      	nop
 800c0a0:	24000000 	.word	0x24000000
 800c0a4:	000f000a 	.word	0x000f000a
 800c0a8:	00060003 	.word	0x00060003
 800c0ac:	00150019 	.word	0x00150019
 800c0b0:	00190015 	.word	0x00190015
 800c0b4:	00030006 	.word	0x00030006
 800c0b8:	000a000f 	.word	0x000a000f

0800c0bc <D64_1CH_HTONS_VOL_HP>:
 800c0bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0c0:	6b15      	ldr	r5, [r2, #48]	; 0x30
 800c0c2:	b089      	sub	sp, #36	; 0x24
 800c0c4:	6993      	ldr	r3, [r2, #24]
 800c0c6:	4686      	mov	lr, r0
 800c0c8:	9503      	str	r5, [sp, #12]
 800c0ca:	8cd0      	ldrh	r0, [r2, #38]	; 0x26
 800c0cc:	6a15      	ldr	r5, [r2, #32]
 800c0ce:	9306      	str	r3, [sp, #24]
 800c0d0:	69d6      	ldr	r6, [r2, #28]
 800c0d2:	9504      	str	r5, [sp, #16]
 800c0d4:	e9d2 8404 	ldrd	r8, r4, [r2, #16]
 800c0d8:	e9d2 3c02 	ldrd	r3, ip, [r2, #8]
 800c0dc:	2800      	cmp	r0, #0
 800c0de:	f000 80a4 	beq.w	800c22a <D64_1CH_HTONS_VOL_HP+0x16e>
 800c0e2:	460f      	mov	r7, r1
 800c0e4:	46f1      	mov	r9, lr
 800c0e6:	eb01 0140 	add.w	r1, r1, r0, lsl #1
 800c0ea:	4d56      	ldr	r5, [pc, #344]	; (800c244 <D64_1CH_HTONS_VOL_HP+0x188>)
 800c0ec:	46a2      	mov	sl, r4
 800c0ee:	469e      	mov	lr, r3
 800c0f0:	9105      	str	r1, [sp, #20]
 800c0f2:	9207      	str	r2, [sp, #28]
 800c0f4:	f859 1b08 	ldr.w	r1, [r9], #8
 800c0f8:	f859 3c04 	ldr.w	r3, [r9, #-4]
 800c0fc:	ba49      	rev16	r1, r1
 800c0fe:	fa93 fb93 	rev16.w	fp, r3
 800c102:	b2cb      	uxtb	r3, r1
 800c104:	f3c1 2207 	ubfx	r2, r1, #8, #8
 800c108:	f3c1 4007 	ubfx	r0, r1, #16, #8
 800c10c:	0e09      	lsrs	r1, r1, #24
 800c10e:	f855 4023 	ldr.w	r4, [r5, r3, lsl #2]
 800c112:	fa5f f38b 	uxtb.w	r3, fp
 800c116:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 800c11a:	4426      	add	r6, r4
 800c11c:	f855 4020 	ldr.w	r4, [r5, r0, lsl #2]
 800c120:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
 800c124:	eb02 2296 	add.w	r2, r2, r6, lsr #10
 800c128:	f855 0023 	ldr.w	r0, [r5, r3, lsl #2]
 800c12c:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800c130:	f3cb 2307 	ubfx	r3, fp, #8, #8
 800c134:	eb04 2492 	add.w	r4, r4, r2, lsr #10
 800c138:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800c13c:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 800c140:	eb01 2194 	add.w	r1, r1, r4, lsr #10
 800c144:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800c148:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 800c14c:	f3cb 4607 	ubfx	r6, fp, #16, #8
 800c150:	eb00 2091 	add.w	r0, r0, r1, lsr #10
 800c154:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800c158:	f855 6026 	ldr.w	r6, [r5, r6, lsl #2]
 800c15c:	ea4f 6b1b 	mov.w	fp, fp, lsr #24
 800c160:	eb03 2390 	add.w	r3, r3, r0, lsr #10
 800c164:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800c168:	f855 b02b 	ldr.w	fp, [r5, fp, lsl #2]
 800c16c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800c170:	eb06 2693 	add.w	r6, r6, r3, lsr #10
 800c174:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c178:	eb0b 2b96 	add.w	fp, fp, r6, lsr #10
 800c17c:	f3c6 0409 	ubfx	r4, r6, #0, #10
 800c180:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c184:	f3cb 0009 	ubfx	r0, fp, #0, #10
 800c188:	ea4f 269b 	mov.w	r6, fp, lsr #10
 800c18c:	ea40 4b04 	orr.w	fp, r0, r4, lsl #16
 800c190:	482d      	ldr	r0, [pc, #180]	; (800c248 <D64_1CH_HTONS_VOL_HP+0x18c>)
 800c192:	fb22 cc00 	smlad	ip, r2, r0, ip
 800c196:	482d      	ldr	r0, [pc, #180]	; (800c24c <D64_1CH_HTONS_VOL_HP+0x190>)
 800c198:	fb21 cc00 	smlad	ip, r1, r0, ip
 800c19c:	482c      	ldr	r0, [pc, #176]	; (800c250 <D64_1CH_HTONS_VOL_HP+0x194>)
 800c19e:	fb23 cc00 	smlad	ip, r3, r0, ip
 800c1a2:	f44f 3480 	mov.w	r4, #65536	; 0x10000
 800c1a6:	fb2b c404 	smlad	r4, fp, r4, ip
 800c1aa:	482a      	ldr	r0, [pc, #168]	; (800c254 <D64_1CH_HTONS_VOL_HP+0x198>)
 800c1ac:	fb22 ec00 	smlad	ip, r2, r0, lr
 800c1b0:	fb2b cc10 	smladx	ip, fp, r0, ip
 800c1b4:	4828      	ldr	r0, [pc, #160]	; (800c258 <D64_1CH_HTONS_VOL_HP+0x19c>)
 800c1b6:	fb21 cc00 	smlad	ip, r1, r0, ip
 800c1ba:	fb23 cc10 	smladx	ip, r3, r0, ip
 800c1be:	f04f 0e01 	mov.w	lr, #1
 800c1c2:	fb22 f20e 	smuad	r2, r2, lr
 800c1c6:	4825      	ldr	r0, [pc, #148]	; (800c25c <D64_1CH_HTONS_VOL_HP+0x1a0>)
 800c1c8:	fb21 2100 	smlad	r1, r1, r0, r2
 800c1cc:	4a24      	ldr	r2, [pc, #144]	; (800c260 <D64_1CH_HTONS_VOL_HP+0x1a4>)
 800c1ce:	fb23 1302 	smlad	r3, r3, r2, r1
 800c1d2:	4a24      	ldr	r2, [pc, #144]	; (800c264 <D64_1CH_HTONS_VOL_HP+0x1a8>)
 800c1d4:	fb2b 3e02 	smlad	lr, fp, r2, r3
 800c1d8:	f5a4 3400 	sub.w	r4, r4, #131072	; 0x20000
 800c1dc:	eb04 0208 	add.w	r2, r4, r8
 800c1e0:	eba2 020a 	sub.w	r2, r2, sl
 800c1e4:	46a2      	mov	sl, r4
 800c1e6:	4610      	mov	r0, r2
 800c1e8:	17d1      	asrs	r1, r2, #31
 800c1ea:	e9cd 0100 	strd	r0, r1, [sp]
 800c1ee:	9904      	ldr	r1, [sp, #16]
 800c1f0:	9801      	ldr	r0, [sp, #4]
 800c1f2:	fba2 2301 	umull	r2, r3, r2, r1
 800c1f6:	fb01 3300 	mla	r3, r1, r0, r3
 800c1fa:	f112 4000 	adds.w	r0, r2, #2147483648	; 0x80000000
 800c1fe:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800c202:	f143 0100 	adc.w	r1, r3, #0
 800c206:	9b03      	ldr	r3, [sp, #12]
 800c208:	02ca      	lsls	r2, r1, #11
 800c20a:	ea4f 0841 	mov.w	r8, r1, lsl #1
 800c20e:	2100      	movs	r1, #0
 800c210:	fbc3 0102 	smlal	r0, r1, r3, r2
 800c214:	108b      	asrs	r3, r1, #2
 800c216:	f303 030f 	ssat	r3, #16, r3
 800c21a:	f827 3b02 	strh.w	r3, [r7], #2
 800c21e:	9b05      	ldr	r3, [sp, #20]
 800c220:	429f      	cmp	r7, r3
 800c222:	f47f af67 	bne.w	800c0f4 <D64_1CH_HTONS_VOL_HP+0x38>
 800c226:	4673      	mov	r3, lr
 800c228:	9a07      	ldr	r2, [sp, #28]
 800c22a:	6093      	str	r3, [r2, #8]
 800c22c:	2000      	movs	r0, #0
 800c22e:	9b06      	ldr	r3, [sp, #24]
 800c230:	f8c2 c00c 	str.w	ip, [r2, #12]
 800c234:	61d6      	str	r6, [r2, #28]
 800c236:	6193      	str	r3, [r2, #24]
 800c238:	e9c2 8404 	strd	r8, r4, [r2, #16]
 800c23c:	b009      	add	sp, #36	; 0x24
 800c23e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c242:	bf00      	nop
 800c244:	24000000 	.word	0x24000000
 800c248:	001c0015 	.word	0x001c0015
 800c24c:	000f000a 	.word	0x000f000a
 800c250:	00060003 	.word	0x00060003
 800c254:	0024002a 	.word	0x0024002a
 800c258:	002e0030 	.word	0x002e0030
 800c25c:	00030006 	.word	0x00030006
 800c260:	000a000f 	.word	0x000a000f
 800c264:	0015001c 	.word	0x0015001c

0800c268 <D80_1CH_HTONS_VOL_HP>:
 800c268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c26c:	6913      	ldr	r3, [r2, #16]
 800c26e:	b089      	sub	sp, #36	; 0x24
 800c270:	6b16      	ldr	r6, [r2, #48]	; 0x30
 800c272:	9301      	str	r3, [sp, #4]
 800c274:	9603      	str	r6, [sp, #12]
 800c276:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 800c278:	6a16      	ldr	r6, [r2, #32]
 800c27a:	e9d2 5305 	ldrd	r5, r3, [r2, #20]
 800c27e:	e9d2 7c02 	ldrd	r7, ip, [r2, #8]
 800c282:	9306      	str	r3, [sp, #24]
 800c284:	9604      	str	r6, [sp, #16]
 800c286:	69d3      	ldr	r3, [r2, #28]
 800c288:	2c00      	cmp	r4, #0
 800c28a:	f000 80ce 	beq.w	800c42a <D80_1CH_HTONS_VOL_HP+0x1c2>
 800c28e:	3902      	subs	r1, #2
 800c290:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800c294:	4e66      	ldr	r6, [pc, #408]	; (800c430 <D80_1CH_HTONS_VOL_HP+0x1c8>)
 800c296:	469e      	mov	lr, r3
 800c298:	9102      	str	r1, [sp, #8]
 800c29a:	46aa      	mov	sl, r5
 800c29c:	eb00 0144 	add.w	r1, r0, r4, lsl #1
 800c2a0:	9207      	str	r2, [sp, #28]
 800c2a2:	9105      	str	r1, [sp, #20]
 800c2a4:	6883      	ldr	r3, [r0, #8]
 800c2a6:	e9d0 4200 	ldrd	r4, r2, [r0]
 800c2aa:	300a      	adds	r0, #10
 800c2ac:	ba64      	rev16	r4, r4
 800c2ae:	ba52      	rev16	r2, r2
 800c2b0:	fa93 fb93 	rev16.w	fp, r3
 800c2b4:	b2e5      	uxtb	r5, r4
 800c2b6:	f3c4 2307 	ubfx	r3, r4, #8, #8
 800c2ba:	f3c4 4107 	ubfx	r1, r4, #16, #8
 800c2be:	0e24      	lsrs	r4, r4, #24
 800c2c0:	f856 8025 	ldr.w	r8, [r6, r5, lsl #2]
 800c2c4:	b2d5      	uxtb	r5, r2
 800c2c6:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 800c2ca:	44c6      	add	lr, r8
 800c2cc:	f856 1021 	ldr.w	r1, [r6, r1, lsl #2]
 800c2d0:	f856 4024 	ldr.w	r4, [r6, r4, lsl #2]
 800c2d4:	eb03 239e 	add.w	r3, r3, lr, lsr #10
 800c2d8:	f856 5025 	ldr.w	r5, [r6, r5, lsl #2]
 800c2dc:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800c2e0:	eb01 2993 	add.w	r9, r1, r3, lsr #10
 800c2e4:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800c2e8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c2ec:	eb04 2499 	add.w	r4, r4, r9, lsr #10
 800c2f0:	f856 1021 	ldr.w	r1, [r6, r1, lsl #2]
 800c2f4:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 800c2f8:	f3cb 2e07 	ubfx	lr, fp, #8, #8
 800c2fc:	eb05 2894 	add.w	r8, r5, r4, lsr #10
 800c300:	f3c2 4507 	ubfx	r5, r2, #16, #8
 800c304:	0e12      	lsrs	r2, r2, #24
 800c306:	f856 e02e 	ldr.w	lr, [r6, lr, lsl #2]
 800c30a:	eb01 2198 	add.w	r1, r1, r8, lsr #10
 800c30e:	f856 5025 	ldr.w	r5, [r6, r5, lsl #2]
 800c312:	f856 2022 	ldr.w	r2, [r6, r2, lsl #2]
 800c316:	fa5f fb8b 	uxtb.w	fp, fp
 800c31a:	eb05 2591 	add.w	r5, r5, r1, lsr #10
 800c31e:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800c322:	f856 b02b 	ldr.w	fp, [r6, fp, lsl #2]
 800c326:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800c32a:	eb02 2295 	add.w	r2, r2, r5, lsr #10
 800c32e:	f3c9 0909 	ubfx	r9, r9, #0, #10
 800c332:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800c336:	ea41 4808 	orr.w	r8, r1, r8, lsl #16
 800c33a:	eb0b 2b92 	add.w	fp, fp, r2, lsr #10
 800c33e:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800c342:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800c346:	eb0e 2e9b 	add.w	lr, lr, fp, lsr #10
 800c34a:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800c34e:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
 800c352:	f3ce 0109 	ubfx	r1, lr, #0, #10
 800c356:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
 800c35a:	ea4f 2e9e 	mov.w	lr, lr, lsr #10
 800c35e:	ea41 4b0b 	orr.w	fp, r1, fp, lsl #16
 800c362:	4934      	ldr	r1, [pc, #208]	; (800c434 <D80_1CH_HTONS_VOL_HP+0x1cc>)
 800c364:	fb23 cc01 	smlad	ip, r3, r1, ip
 800c368:	4933      	ldr	r1, [pc, #204]	; (800c438 <D80_1CH_HTONS_VOL_HP+0x1d0>)
 800c36a:	fb24 cc01 	smlad	ip, r4, r1, ip
 800c36e:	4933      	ldr	r1, [pc, #204]	; (800c43c <D80_1CH_HTONS_VOL_HP+0x1d4>)
 800c370:	fb28 cc01 	smlad	ip, r8, r1, ip
 800c374:	4932      	ldr	r1, [pc, #200]	; (800c440 <D80_1CH_HTONS_VOL_HP+0x1d8>)
 800c376:	fb22 cc01 	smlad	ip, r2, r1, ip
 800c37a:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800c37e:	fb2b c901 	smlad	r9, fp, r1, ip
 800c382:	4930      	ldr	r1, [pc, #192]	; (800c444 <D80_1CH_HTONS_VOL_HP+0x1dc>)
 800c384:	fb23 7701 	smlad	r7, r3, r1, r7
 800c388:	492f      	ldr	r1, [pc, #188]	; (800c448 <D80_1CH_HTONS_VOL_HP+0x1e0>)
 800c38a:	fb24 7701 	smlad	r7, r4, r1, r7
 800c38e:	f04f 1c4b 	mov.w	ip, #4915275	; 0x4b004b
 800c392:	fb28 7c0c 	smlad	ip, r8, ip, r7
 800c396:	492d      	ldr	r1, [pc, #180]	; (800c44c <D80_1CH_HTONS_VOL_HP+0x1e4>)
 800c398:	fb22 cc01 	smlad	ip, r2, r1, ip
 800c39c:	492c      	ldr	r1, [pc, #176]	; (800c450 <D80_1CH_HTONS_VOL_HP+0x1e8>)
 800c39e:	fb2b cc01 	smlad	ip, fp, r1, ip
 800c3a2:	2101      	movs	r1, #1
 800c3a4:	fb23 f301 	smuad	r3, r3, r1
 800c3a8:	492a      	ldr	r1, [pc, #168]	; (800c454 <D80_1CH_HTONS_VOL_HP+0x1ec>)
 800c3aa:	fb24 3401 	smlad	r4, r4, r1, r3
 800c3ae:	492a      	ldr	r1, [pc, #168]	; (800c458 <D80_1CH_HTONS_VOL_HP+0x1f0>)
 800c3b0:	fb28 4101 	smlad	r1, r8, r1, r4
 800c3b4:	4f29      	ldr	r7, [pc, #164]	; (800c45c <D80_1CH_HTONS_VOL_HP+0x1f4>)
 800c3b6:	fb22 1207 	smlad	r2, r2, r7, r1
 800c3ba:	4f29      	ldr	r7, [pc, #164]	; (800c460 <D80_1CH_HTONS_VOL_HP+0x1f8>)
 800c3bc:	fb2b 2707 	smlad	r7, fp, r7, r2
 800c3c0:	f5a9 317a 	sub.w	r1, r9, #256000	; 0x3e800
 800c3c4:	9b01      	ldr	r3, [sp, #4]
 800c3c6:	9c04      	ldr	r4, [sp, #16]
 800c3c8:	440b      	add	r3, r1
 800c3ca:	eba3 020a 	sub.w	r2, r3, sl
 800c3ce:	468a      	mov	sl, r1
 800c3d0:	ea4f 79e2 	mov.w	r9, r2, asr #31
 800c3d4:	fba2 2304 	umull	r2, r3, r2, r4
 800c3d8:	fb04 3309 	mla	r3, r4, r9, r3
 800c3dc:	f112 4400 	adds.w	r4, r2, #2147483648	; 0x80000000
 800c3e0:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800c3e4:	f143 0500 	adc.w	r5, r3, #0
 800c3e8:	006b      	lsls	r3, r5, #1
 800c3ea:	02aa      	lsls	r2, r5, #10
 800c3ec:	2500      	movs	r5, #0
 800c3ee:	9301      	str	r3, [sp, #4]
 800c3f0:	9b03      	ldr	r3, [sp, #12]
 800c3f2:	fbc3 4502 	smlal	r4, r5, r3, r2
 800c3f6:	9a02      	ldr	r2, [sp, #8]
 800c3f8:	10ab      	asrs	r3, r5, #2
 800c3fa:	f303 030f 	ssat	r3, #16, r3
 800c3fe:	f822 3f02 	strh.w	r3, [r2, #2]!
 800c402:	9b05      	ldr	r3, [sp, #20]
 800c404:	9202      	str	r2, [sp, #8]
 800c406:	4298      	cmp	r0, r3
 800c408:	f47f af4c 	bne.w	800c2a4 <D80_1CH_HTONS_VOL_HP+0x3c>
 800c40c:	4673      	mov	r3, lr
 800c40e:	9a07      	ldr	r2, [sp, #28]
 800c410:	61d3      	str	r3, [r2, #28]
 800c412:	2000      	movs	r0, #0
 800c414:	9b01      	ldr	r3, [sp, #4]
 800c416:	6097      	str	r7, [r2, #8]
 800c418:	f8c2 c00c 	str.w	ip, [r2, #12]
 800c41c:	e9c2 3104 	strd	r3, r1, [r2, #16]
 800c420:	9b06      	ldr	r3, [sp, #24]
 800c422:	6193      	str	r3, [r2, #24]
 800c424:	b009      	add	sp, #36	; 0x24
 800c426:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c42a:	4629      	mov	r1, r5
 800c42c:	e7f0      	b.n	800c410 <D80_1CH_HTONS_VOL_HP+0x1a8>
 800c42e:	bf00      	nop
 800c430:	24000000 	.word	0x24000000
 800c434:	002d0024 	.word	0x002d0024
 800c438:	001c0015 	.word	0x001c0015
 800c43c:	000f000a 	.word	0x000f000a
 800c440:	00060003 	.word	0x00060003
 800c444:	0037003f 	.word	0x0037003f
 800c448:	00450049 	.word	0x00450049
 800c44c:	00490045 	.word	0x00490045
 800c450:	003f0037 	.word	0x003f0037
 800c454:	00030006 	.word	0x00030006
 800c458:	000a000f 	.word	0x000a000f
 800c45c:	0015001c 	.word	0x0015001c
 800c460:	0024002d 	.word	0x0024002d

0800c464 <D128_1CH_HTONS_VOL_HP>:
 800c464:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c468:	6914      	ldr	r4, [r2, #16]
 800c46a:	b08d      	sub	sp, #52	; 0x34
 800c46c:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800c46e:	9404      	str	r4, [sp, #16]
 800c470:	6954      	ldr	r4, [r2, #20]
 800c472:	920b      	str	r2, [sp, #44]	; 0x2c
 800c474:	9405      	str	r4, [sp, #20]
 800c476:	6994      	ldr	r4, [r2, #24]
 800c478:	f8d2 c01c 	ldr.w	ip, [r2, #28]
 800c47c:	940a      	str	r4, [sp, #40]	; 0x28
 800c47e:	6894      	ldr	r4, [r2, #8]
 800c480:	9403      	str	r4, [sp, #12]
 800c482:	68d4      	ldr	r4, [r2, #12]
 800c484:	9402      	str	r4, [sp, #8]
 800c486:	6b14      	ldr	r4, [r2, #48]	; 0x30
 800c488:	6a12      	ldr	r2, [r2, #32]
 800c48a:	9407      	str	r4, [sp, #28]
 800c48c:	9208      	str	r2, [sp, #32]
 800c48e:	2b00      	cmp	r3, #0
 800c490:	f000 812e 	beq.w	800c6f0 <D128_1CH_HTONS_VOL_HP+0x28c>
 800c494:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800c498:	f100 0b10 	add.w	fp, r0, #16
 800c49c:	f8df 9290 	ldr.w	r9, [pc, #656]	; 800c730 <D128_1CH_HTONS_VOL_HP+0x2cc>
 800c4a0:	9106      	str	r1, [sp, #24]
 800c4a2:	9309      	str	r3, [sp, #36]	; 0x24
 800c4a4:	e95b 0204 	ldrd	r0, r2, [fp, #-16]
 800c4a8:	e95b 3602 	ldrd	r3, r6, [fp, #-8]
 800c4ac:	ba40      	rev16	r0, r0
 800c4ae:	ba52      	rev16	r2, r2
 800c4b0:	ba5b      	rev16	r3, r3
 800c4b2:	ba76      	rev16	r6, r6
 800c4b4:	b2c5      	uxtb	r5, r0
 800c4b6:	f3c0 2407 	ubfx	r4, r0, #8, #8
 800c4ba:	f3c0 4107 	ubfx	r1, r0, #16, #8
 800c4be:	0e00      	lsrs	r0, r0, #24
 800c4c0:	f859 7025 	ldr.w	r7, [r9, r5, lsl #2]
 800c4c4:	b2d5      	uxtb	r5, r2
 800c4c6:	f859 e024 	ldr.w	lr, [r9, r4, lsl #2]
 800c4ca:	f3c2 2407 	ubfx	r4, r2, #8, #8
 800c4ce:	44bc      	add	ip, r7
 800c4d0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800c4d4:	f859 7020 	ldr.w	r7, [r9, r0, lsl #2]
 800c4d8:	f3c2 4007 	ubfx	r0, r2, #16, #8
 800c4dc:	eb0e 2e9c 	add.w	lr, lr, ip, lsr #10
 800c4e0:	f859 a025 	ldr.w	sl, [r9, r5, lsl #2]
 800c4e4:	f859 5024 	ldr.w	r5, [r9, r4, lsl #2]
 800c4e8:	0e12      	lsrs	r2, r2, #24
 800c4ea:	eb01 219e 	add.w	r1, r1, lr, lsr #10
 800c4ee:	f859 0020 	ldr.w	r0, [r9, r0, lsl #2]
 800c4f2:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800c4f6:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800c4fa:	eb07 2791 	add.w	r7, r7, r1, lsr #10
 800c4fe:	f859 4022 	ldr.w	r4, [r9, r2, lsl #2]
 800c502:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800c506:	b2da      	uxtb	r2, r3
 800c508:	eb0a 2a97 	add.w	sl, sl, r7, lsr #10
 800c50c:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800c510:	ea4e 4e0c 	orr.w	lr, lr, ip, lsl #16
 800c514:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 800c518:	eb05 259a 	add.w	r5, r5, sl, lsr #10
 800c51c:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800c520:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800c524:	f3c3 2107 	ubfx	r1, r3, #8, #8
 800c528:	eb00 2c95 	add.w	ip, r0, r5, lsr #10
 800c52c:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800c530:	f859 8021 	ldr.w	r8, [r9, r1, lsl #2]
 800c534:	f3c3 4107 	ubfx	r1, r3, #16, #8
 800c538:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 800c53c:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800c540:	f859 0021 	ldr.w	r0, [r9, r1, lsl #2]
 800c544:	0e1b      	lsrs	r3, r3, #24
 800c546:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 800c54a:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800c54e:	f859 1023 	ldr.w	r1, [r9, r3, lsl #2]
 800c552:	ea45 450a 	orr.w	r5, r5, sl, lsl #16
 800c556:	eb08 2892 	add.w	r8, r8, r2, lsr #10
 800c55a:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800c55e:	b2f3      	uxtb	r3, r6
 800c560:	eb00 2a98 	add.w	sl, r0, r8, lsr #10
 800c564:	f3c8 0009 	ubfx	r0, r8, #0, #10
 800c568:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800c56c:	ea44 440c 	orr.w	r4, r4, ip, lsl #16
 800c570:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 800c574:	f3c6 2c07 	ubfx	ip, r6, #8, #8
 800c578:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 800c57c:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800c580:	eb03 2891 	add.w	r8, r3, r1, lsr #10
 800c584:	f859 202c 	ldr.w	r2, [r9, ip, lsl #2]
 800c588:	f3c6 4c07 	ubfx	ip, r6, #16, #8
 800c58c:	0e36      	lsrs	r6, r6, #24
 800c58e:	eb02 2298 	add.w	r2, r2, r8, lsr #10
 800c592:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800c596:	f859 302c 	ldr.w	r3, [r9, ip, lsl #2]
 800c59a:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800c59e:	f859 c026 	ldr.w	ip, [r9, r6, lsl #2]
 800c5a2:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800c5a6:	eb03 2692 	add.w	r6, r3, r2, lsr #10
 800c5aa:	f3c2 0309 	ubfx	r3, r2, #0, #10
 800c5ae:	9101      	str	r1, [sp, #4]
 800c5b0:	ea43 4208 	orr.w	r2, r3, r8, lsl #16
 800c5b4:	9b02      	ldr	r3, [sp, #8]
 800c5b6:	eb0c 2c96 	add.w	ip, ip, r6, lsr #10
 800c5ba:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800c5be:	4611      	mov	r1, r2
 800c5c0:	f3cc 0209 	ubfx	r2, ip, #0, #10
 800c5c4:	ea4f 2c9c 	mov.w	ip, ip, lsr #10
 800c5c8:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 800c5cc:	4a49      	ldr	r2, [pc, #292]	; (800c6f4 <D128_1CH_HTONS_VOL_HP+0x290>)
 800c5ce:	fb2e 3202 	smlad	r2, lr, r2, r3
 800c5d2:	4b49      	ldr	r3, [pc, #292]	; (800c6f8 <D128_1CH_HTONS_VOL_HP+0x294>)
 800c5d4:	fb27 2203 	smlad	r2, r7, r3, r2
 800c5d8:	4b48      	ldr	r3, [pc, #288]	; (800c6fc <D128_1CH_HTONS_VOL_HP+0x298>)
 800c5da:	fb25 2203 	smlad	r2, r5, r3, r2
 800c5de:	4b48      	ldr	r3, [pc, #288]	; (800c700 <D128_1CH_HTONS_VOL_HP+0x29c>)
 800c5e0:	fb24 2203 	smlad	r2, r4, r3, r2
 800c5e4:	4b47      	ldr	r3, [pc, #284]	; (800c704 <D128_1CH_HTONS_VOL_HP+0x2a0>)
 800c5e6:	fb20 2803 	smlad	r8, r0, r3, r2
 800c5ea:	4b47      	ldr	r3, [pc, #284]	; (800c708 <D128_1CH_HTONS_VOL_HP+0x2a4>)
 800c5ec:	9a01      	ldr	r2, [sp, #4]
 800c5ee:	fb22 8203 	smlad	r2, r2, r3, r8
 800c5f2:	4b46      	ldr	r3, [pc, #280]	; (800c70c <D128_1CH_HTONS_VOL_HP+0x2a8>)
 800c5f4:	9102      	str	r1, [sp, #8]
 800c5f6:	fb21 2203 	smlad	r2, r1, r3, r2
 800c5fa:	f44f 3880 	mov.w	r8, #65536	; 0x10000
 800c5fe:	fb26 2308 	smlad	r3, r6, r8, r2
 800c602:	4619      	mov	r1, r3
 800c604:	9a03      	ldr	r2, [sp, #12]
 800c606:	4b42      	ldr	r3, [pc, #264]	; (800c710 <D128_1CH_HTONS_VOL_HP+0x2ac>)
 800c608:	fb2e 2803 	smlad	r8, lr, r3, r2
 800c60c:	4b41      	ldr	r3, [pc, #260]	; (800c714 <D128_1CH_HTONS_VOL_HP+0x2b0>)
 800c60e:	fb27 8a03 	smlad	sl, r7, r3, r8
 800c612:	f8df 8120 	ldr.w	r8, [pc, #288]	; 800c734 <D128_1CH_HTONS_VOL_HP+0x2d0>
 800c616:	fb25 a808 	smlad	r8, r5, r8, sl
 800c61a:	f8df a11c 	ldr.w	sl, [pc, #284]	; 800c738 <D128_1CH_HTONS_VOL_HP+0x2d4>
 800c61e:	fb24 880a 	smlad	r8, r4, sl, r8
 800c622:	f8df a118 	ldr.w	sl, [pc, #280]	; 800c73c <D128_1CH_HTONS_VOL_HP+0x2d8>
 800c626:	fb20 8a0a 	smlad	sl, r0, sl, r8
 800c62a:	f8df 8114 	ldr.w	r8, [pc, #276]	; 800c740 <D128_1CH_HTONS_VOL_HP+0x2dc>
 800c62e:	9b01      	ldr	r3, [sp, #4]
 800c630:	fb23 aa08 	smlad	sl, r3, r8, sl
 800c634:	f8df 810c 	ldr.w	r8, [pc, #268]	; 800c744 <D128_1CH_HTONS_VOL_HP+0x2e0>
 800c638:	9a02      	ldr	r2, [sp, #8]
 800c63a:	fb22 a808 	smlad	r8, r2, r8, sl
 800c63e:	f8df a108 	ldr.w	sl, [pc, #264]	; 800c748 <D128_1CH_HTONS_VOL_HP+0x2e4>
 800c642:	fb26 830a 	smlad	r3, r6, sl, r8
 800c646:	f04f 0801 	mov.w	r8, #1
 800c64a:	9302      	str	r3, [sp, #8]
 800c64c:	fb2e fe08 	smuad	lr, lr, r8
 800c650:	f8df 80f8 	ldr.w	r8, [pc, #248]	; 800c74c <D128_1CH_HTONS_VOL_HP+0x2e8>
 800c654:	fb27 ee08 	smlad	lr, r7, r8, lr
 800c658:	4f2f      	ldr	r7, [pc, #188]	; (800c718 <D128_1CH_HTONS_VOL_HP+0x2b4>)
 800c65a:	fb25 ee07 	smlad	lr, r5, r7, lr
 800c65e:	4f2f      	ldr	r7, [pc, #188]	; (800c71c <D128_1CH_HTONS_VOL_HP+0x2b8>)
 800c660:	fb24 ee07 	smlad	lr, r4, r7, lr
 800c664:	4f2e      	ldr	r7, [pc, #184]	; (800c720 <D128_1CH_HTONS_VOL_HP+0x2bc>)
 800c666:	fb20 ee07 	smlad	lr, r0, r7, lr
 800c66a:	4f2e      	ldr	r7, [pc, #184]	; (800c724 <D128_1CH_HTONS_VOL_HP+0x2c0>)
 800c66c:	9b01      	ldr	r3, [sp, #4]
 800c66e:	fb23 ee07 	smlad	lr, r3, r7, lr
 800c672:	4f2d      	ldr	r7, [pc, #180]	; (800c728 <D128_1CH_HTONS_VOL_HP+0x2c4>)
 800c674:	fb22 e707 	smlad	r7, r2, r7, lr
 800c678:	4b2c      	ldr	r3, [pc, #176]	; (800c72c <D128_1CH_HTONS_VOL_HP+0x2c8>)
 800c67a:	fb26 7303 	smlad	r3, r6, r3, r7
 800c67e:	f5a1 1680 	sub.w	r6, r1, #1048576	; 0x100000
 800c682:	9303      	str	r3, [sp, #12]
 800c684:	9b04      	ldr	r3, [sp, #16]
 800c686:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800c68a:	9f08      	ldr	r7, [sp, #32]
 800c68c:	2100      	movs	r1, #0
 800c68e:	4433      	add	r3, r6
 800c690:	f10b 0b10 	add.w	fp, fp, #16
 800c694:	461a      	mov	r2, r3
 800c696:	9b05      	ldr	r3, [sp, #20]
 800c698:	9605      	str	r6, [sp, #20]
 800c69a:	1ad2      	subs	r2, r2, r3
 800c69c:	17d5      	asrs	r5, r2, #31
 800c69e:	fba2 2307 	umull	r2, r3, r2, r7
 800c6a2:	1814      	adds	r4, r2, r0
 800c6a4:	fb07 3305 	mla	r3, r7, r5, r3
 800c6a8:	eb43 0501 	adc.w	r5, r3, r1
 800c6ac:	006b      	lsls	r3, r5, #1
 800c6ae:	022a      	lsls	r2, r5, #8
 800c6b0:	9304      	str	r3, [sp, #16]
 800c6b2:	9b07      	ldr	r3, [sp, #28]
 800c6b4:	fbc3 0102 	smlal	r0, r1, r3, r2
 800c6b8:	9a06      	ldr	r2, [sp, #24]
 800c6ba:	108b      	asrs	r3, r1, #2
 800c6bc:	f303 030f 	ssat	r3, #16, r3
 800c6c0:	f822 3b02 	strh.w	r3, [r2], #2
 800c6c4:	4613      	mov	r3, r2
 800c6c6:	9206      	str	r2, [sp, #24]
 800c6c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c6ca:	4293      	cmp	r3, r2
 800c6cc:	f47f aeea 	bne.w	800c4a4 <D128_1CH_HTONS_VOL_HP+0x40>
 800c6d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c6d2:	2000      	movs	r0, #0
 800c6d4:	9903      	ldr	r1, [sp, #12]
 800c6d6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c6d8:	6099      	str	r1, [r3, #8]
 800c6da:	9902      	ldr	r1, [sp, #8]
 800c6dc:	f8c3 c01c 	str.w	ip, [r3, #28]
 800c6e0:	60d9      	str	r1, [r3, #12]
 800c6e2:	9904      	ldr	r1, [sp, #16]
 800c6e4:	619a      	str	r2, [r3, #24]
 800c6e6:	e9c3 1604 	strd	r1, r6, [r3, #16]
 800c6ea:	b00d      	add	sp, #52	; 0x34
 800c6ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6f0:	9e05      	ldr	r6, [sp, #20]
 800c6f2:	e7ed      	b.n	800c6d0 <D128_1CH_HTONS_VOL_HP+0x26c>
 800c6f4:	00780069 	.word	0x00780069
 800c6f8:	005b004e 	.word	0x005b004e
 800c6fc:	00420037 	.word	0x00420037
 800c700:	002d0024 	.word	0x002d0024
 800c704:	001c0015 	.word	0x001c0015
 800c708:	000f000a 	.word	0x000f000a
 800c70c:	00060003 	.word	0x00060003
 800c710:	00880096 	.word	0x00880096
 800c714:	00a200ac 	.word	0x00a200ac
 800c718:	000a000f 	.word	0x000a000f
 800c71c:	0015001c 	.word	0x0015001c
 800c720:	0024002d 	.word	0x0024002d
 800c724:	00370042 	.word	0x00370042
 800c728:	004e005b 	.word	0x004e005b
 800c72c:	00690078 	.word	0x00690078
 800c730:	24000000 	.word	0x24000000
 800c734:	00b400ba 	.word	0x00b400ba
 800c738:	00be00c0 	.word	0x00be00c0
 800c73c:	00c000be 	.word	0x00c000be
 800c740:	00ba00b4 	.word	0x00ba00b4
 800c744:	00ac00a2 	.word	0x00ac00a2
 800c748:	00960088 	.word	0x00960088
 800c74c:	00030006 	.word	0x00030006

0800c750 <PDM_Filter_Init>:
 800c750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c752:	2240      	movs	r2, #64	; 0x40
 800c754:	2100      	movs	r1, #0
 800c756:	4604      	mov	r4, r0
 800c758:	300c      	adds	r0, #12
 800c75a:	f000 fa07 	bl	800cb6c <memset>
 800c75e:	4a56      	ldr	r2, [pc, #344]	; (800c8b8 <PDM_Filter_Init+0x168>)
 800c760:	4856      	ldr	r0, [pc, #344]	; (800c8bc <PDM_Filter_Init+0x16c>)
 800c762:	f64f 71f0 	movw	r1, #65520	; 0xfff0
 800c766:	6813      	ldr	r3, [r2, #0]
 800c768:	f24c 2540 	movw	r5, #49728	; 0xc240
 800c76c:	f023 0301 	bic.w	r3, r3, #1
 800c770:	6013      	str	r3, [r2, #0]
 800c772:	6803      	ldr	r3, [r0, #0]
 800c774:	400b      	ands	r3, r1
 800c776:	42ab      	cmp	r3, r5
 800c778:	d040      	beq.n	800c7fc <PDM_Filter_Init+0xac>
 800c77a:	6803      	ldr	r3, [r0, #0]
 800c77c:	f24c 2270 	movw	r2, #49776	; 0xc270
 800c780:	4019      	ands	r1, r3
 800c782:	4291      	cmp	r1, r2
 800c784:	d03a      	beq.n	800c7fc <PDM_Filter_Init+0xac>
 800c786:	4b4e      	ldr	r3, [pc, #312]	; (800c8c0 <PDM_Filter_Init+0x170>)
 800c788:	2101      	movs	r1, #1
 800c78a:	461a      	mov	r2, r3
 800c78c:	6019      	str	r1, [r3, #0]
 800c78e:	6813      	ldr	r3, [r2, #0]
 800c790:	2b00      	cmp	r3, #0
 800c792:	d1fc      	bne.n	800c78e <PDM_Filter_Init+0x3e>
 800c794:	4b4b      	ldr	r3, [pc, #300]	; (800c8c4 <PDM_Filter_Init+0x174>)
 800c796:	494c      	ldr	r1, [pc, #304]	; (800c8c8 <PDM_Filter_Init+0x178>)
 800c798:	4a4c      	ldr	r2, [pc, #304]	; (800c8cc <PDM_Filter_Init+0x17c>)
 800c79a:	6019      	str	r1, [r3, #0]
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	8820      	ldrh	r0, [r4, #0]
 800c7a0:	4293      	cmp	r3, r2
 800c7a2:	8961      	ldrh	r1, [r4, #10]
 800c7a4:	f04f 0300 	mov.w	r3, #0
 800c7a8:	8922      	ldrh	r2, [r4, #8]
 800c7aa:	bf14      	ite	ne
 800c7ac:	2500      	movne	r5, #0
 800c7ae:	4d47      	ldreq	r5, [pc, #284]	; (800c8cc <PDM_Filter_Init+0x17c>)
 800c7b0:	2801      	cmp	r0, #1
 800c7b2:	61a3      	str	r3, [r4, #24]
 800c7b4:	6465      	str	r5, [r4, #68]	; 0x44
 800c7b6:	60e3      	str	r3, [r4, #12]
 800c7b8:	6263      	str	r3, [r4, #36]	; 0x24
 800c7ba:	6423      	str	r3, [r4, #64]	; 0x40
 800c7bc:	86a1      	strh	r1, [r4, #52]	; 0x34
 800c7be:	86e2      	strh	r2, [r4, #54]	; 0x36
 800c7c0:	e9c4 3304 	strd	r3, r3, [r4, #16]
 800c7c4:	e9c4 3307 	strd	r3, r3, [r4, #28]
 800c7c8:	d936      	bls.n	800c838 <PDM_Filter_Init+0xe8>
 800c7ca:	2003      	movs	r0, #3
 800c7cc:	2302      	movs	r3, #2
 800c7ce:	8862      	ldrh	r2, [r4, #2]
 800c7d0:	2a01      	cmp	r2, #1
 800c7d2:	d92e      	bls.n	800c832 <PDM_Filter_Init+0xe2>
 800c7d4:	2140      	movs	r1, #64	; 0x40
 800c7d6:	2300      	movs	r3, #0
 800c7d8:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800c7da:	f1b2 1f01 	cmp.w	r2, #65537	; 0x10001
 800c7de:	d101      	bne.n	800c7e4 <PDM_Filter_Init+0x94>
 800c7e0:	460b      	mov	r3, r1
 800c7e2:	6421      	str	r1, [r4, #64]	; 0x40
 800c7e4:	6862      	ldr	r2, [r4, #4]
 800c7e6:	b11a      	cbz	r2, 800c7f0 <PDM_Filter_Init+0xa0>
 800c7e8:	f043 0310 	orr.w	r3, r3, #16
 800c7ec:	62e2      	str	r2, [r4, #44]	; 0x2c
 800c7ee:	6423      	str	r3, [r4, #64]	; 0x40
 800c7f0:	2200      	movs	r2, #0
 800c7f2:	8722      	strh	r2, [r4, #56]	; 0x38
 800c7f4:	b908      	cbnz	r0, 800c7fa <PDM_Filter_Init+0xaa>
 800c7f6:	3380      	adds	r3, #128	; 0x80
 800c7f8:	6423      	str	r3, [r4, #64]	; 0x40
 800c7fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c7fc:	4b34      	ldr	r3, [pc, #208]	; (800c8d0 <PDM_Filter_Init+0x180>)
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	2b00      	cmp	r3, #0
 800c802:	d1c0      	bne.n	800c786 <PDM_Filter_Init+0x36>
 800c804:	4a33      	ldr	r2, [pc, #204]	; (800c8d4 <PDM_Filter_Init+0x184>)
 800c806:	6813      	ldr	r3, [r2, #0]
 800c808:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c80c:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800c810:	d006      	beq.n	800c820 <PDM_Filter_Init+0xd0>
 800c812:	6813      	ldr	r3, [r2, #0]
 800c814:	f240 4283 	movw	r2, #1155	; 0x483
 800c818:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c81c:	4293      	cmp	r3, r2
 800c81e:	d1b2      	bne.n	800c786 <PDM_Filter_Init+0x36>
 800c820:	4b2d      	ldr	r3, [pc, #180]	; (800c8d8 <PDM_Filter_Init+0x188>)
 800c822:	2101      	movs	r1, #1
 800c824:	461a      	mov	r2, r3
 800c826:	6019      	str	r1, [r3, #0]
 800c828:	6813      	ldr	r3, [r2, #0]
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d1fc      	bne.n	800c828 <PDM_Filter_Init+0xd8>
 800c82e:	4b2b      	ldr	r3, [pc, #172]	; (800c8dc <PDM_Filter_Init+0x18c>)
 800c830:	e7b1      	b.n	800c796 <PDM_Filter_Init+0x46>
 800c832:	d03a      	beq.n	800c8aa <PDM_Filter_Init+0x15a>
 800c834:	4618      	mov	r0, r3
 800c836:	e7cd      	b.n	800c7d4 <PDM_Filter_Init+0x84>
 800c838:	4d29      	ldr	r5, [pc, #164]	; (800c8e0 <PDM_Filter_Init+0x190>)
 800c83a:	782a      	ldrb	r2, [r5, #0]
 800c83c:	d01b      	beq.n	800c876 <PDM_Filter_Init+0x126>
 800c83e:	2a01      	cmp	r2, #1
 800c840:	d001      	beq.n	800c846 <PDM_Filter_Init+0xf6>
 800c842:	2001      	movs	r0, #1
 800c844:	e7c3      	b.n	800c7ce <PDM_Filter_Init+0x7e>
 800c846:	4927      	ldr	r1, [pc, #156]	; (800c8e4 <PDM_Filter_Init+0x194>)
 800c848:	f8df c0a0 	ldr.w	ip, [pc, #160]	; 800c8ec <PDM_Filter_Init+0x19c>
 800c84c:	f501 6780 	add.w	r7, r1, #1024	; 0x400
 800c850:	4e25      	ldr	r6, [pc, #148]	; (800c8e8 <PDM_Filter_Init+0x198>)
 800c852:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800c856:	ea0c 5302 	and.w	r3, ip, r2, lsl #20
 800c85a:	ea02 0006 	and.w	r0, r2, r6
 800c85e:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800c862:	428f      	cmp	r7, r1
 800c864:	ea43 0300 	orr.w	r3, r3, r0
 800c868:	4413      	add	r3, r2
 800c86a:	600b      	str	r3, [r1, #0]
 800c86c:	d1f1      	bne.n	800c852 <PDM_Filter_Init+0x102>
 800c86e:	2300      	movs	r3, #0
 800c870:	2001      	movs	r0, #1
 800c872:	702b      	strb	r3, [r5, #0]
 800c874:	e7ab      	b.n	800c7ce <PDM_Filter_Init+0x7e>
 800c876:	2a00      	cmp	r2, #0
 800c878:	d1a9      	bne.n	800c7ce <PDM_Filter_Init+0x7e>
 800c87a:	491a      	ldr	r1, [pc, #104]	; (800c8e4 <PDM_Filter_Init+0x194>)
 800c87c:	f8df c06c 	ldr.w	ip, [pc, #108]	; 800c8ec <PDM_Filter_Init+0x19c>
 800c880:	f501 6780 	add.w	r7, r1, #1024	; 0x400
 800c884:	4e18      	ldr	r6, [pc, #96]	; (800c8e8 <PDM_Filter_Init+0x198>)
 800c886:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800c88a:	ea0c 5302 	and.w	r3, ip, r2, lsl #20
 800c88e:	ea02 0006 	and.w	r0, r2, r6
 800c892:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800c896:	428f      	cmp	r7, r1
 800c898:	ea43 0300 	orr.w	r3, r3, r0
 800c89c:	4413      	add	r3, r2
 800c89e:	600b      	str	r3, [r1, #0]
 800c8a0:	d1f1      	bne.n	800c886 <PDM_Filter_Init+0x136>
 800c8a2:	2001      	movs	r0, #1
 800c8a4:	2300      	movs	r3, #0
 800c8a6:	7028      	strb	r0, [r5, #0]
 800c8a8:	e791      	b.n	800c7ce <PDM_Filter_Init+0x7e>
 800c8aa:	2220      	movs	r2, #32
 800c8ac:	4618      	mov	r0, r3
 800c8ae:	2160      	movs	r1, #96	; 0x60
 800c8b0:	6422      	str	r2, [r4, #64]	; 0x40
 800c8b2:	4613      	mov	r3, r2
 800c8b4:	e790      	b.n	800c7d8 <PDM_Filter_Init+0x88>
 800c8b6:	bf00      	nop
 800c8b8:	e0002000 	.word	0xe0002000
 800c8bc:	e000ed00 	.word	0xe000ed00
 800c8c0:	40023008 	.word	0x40023008
 800c8c4:	40023000 	.word	0x40023000
 800c8c8:	f407a5c2 	.word	0xf407a5c2
 800c8cc:	b5e8b5cd 	.word	0xb5e8b5cd
 800c8d0:	e0042000 	.word	0xe0042000
 800c8d4:	5c001000 	.word	0x5c001000
 800c8d8:	58024c08 	.word	0x58024c08
 800c8dc:	58024c00 	.word	0x58024c00
 800c8e0:	2400087c 	.word	0x2400087c
 800c8e4:	23fffffc 	.word	0x23fffffc
 800c8e8:	000ffc00 	.word	0x000ffc00
 800c8ec:	3ff00000 	.word	0x3ff00000

0800c8f0 <PDM_Filter_setConfig>:
 800c8f0:	4b67      	ldr	r3, [pc, #412]	; (800ca90 <PDM_Filter_setConfig+0x1a0>)
 800c8f2:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c8f4:	429a      	cmp	r2, r3
 800c8f6:	d128      	bne.n	800c94a <PDM_Filter_setConfig+0x5a>
 800c8f8:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800c8fa:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c8fc:	880e      	ldrh	r6, [r1, #0]
 800c8fe:	460d      	mov	r5, r1
 800c900:	4604      	mov	r4, r0
 800c902:	f422 7180 	bic.w	r1, r2, #256	; 0x100
 800c906:	1e73      	subs	r3, r6, #1
 800c908:	f9b5 7004 	ldrsh.w	r7, [r5, #4]
 800c90c:	f9b0 0038 	ldrsh.w	r0, [r0, #56]	; 0x38
 800c910:	2b06      	cmp	r3, #6
 800c912:	ed2d 8b02 	vpush	{d8}
 800c916:	6421      	str	r1, [r4, #64]	; 0x40
 800c918:	b083      	sub	sp, #12
 800c91a:	d820      	bhi.n	800c95e <PDM_Filter_setConfig+0x6e>
 800c91c:	8e23      	ldrh	r3, [r4, #48]	; 0x30
 800c91e:	42b3      	cmp	r3, r6
 800c920:	d03d      	beq.n	800c99e <PDM_Filter_setConfig+0xae>
 800c922:	4b5c      	ldr	r3, [pc, #368]	; (800ca94 <PDM_Filter_setConfig+0x1a4>)
 800c924:	4013      	ands	r3, r2
 800c926:	4333      	orrs	r3, r6
 800c928:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800c92c:	6423      	str	r3, [r4, #64]	; 0x40
 800c92e:	f003 030f 	and.w	r3, r3, #15
 800c932:	2a70      	cmp	r2, #112	; 0x70
 800c934:	f103 33ff 	add.w	r3, r3, #4294967295
 800c938:	d009      	beq.n	800c94e <PDM_Filter_setConfig+0x5e>
 800c93a:	2b06      	cmp	r3, #6
 800c93c:	d824      	bhi.n	800c988 <PDM_Filter_setConfig+0x98>
 800c93e:	e8df f003 	tbb	[pc, r3]
 800c942:	878a      	.short	0x878a
 800c944:	7b7e8184 	.word	0x7b7e8184
 800c948:	78          	.byte	0x78
 800c949:	00          	.byte	0x00
 800c94a:	2004      	movs	r0, #4
 800c94c:	4770      	bx	lr
 800c94e:	2b06      	cmp	r3, #6
 800c950:	d81a      	bhi.n	800c988 <PDM_Filter_setConfig+0x98>
 800c952:	e8df f003 	tbb	[pc, r3]
 800c956:	8f92      	.short	0x8f92
 800c958:	8617898c 	.word	0x8617898c
 800c95c:	83          	.byte	0x83
 800c95d:	00          	.byte	0x00
 800c95e:	4287      	cmp	r7, r0
 800c960:	f000 808e 	beq.w	800ca80 <PDM_Filter_setConfig+0x190>
 800c964:	f117 0f0c 	cmn.w	r7, #12
 800c968:	f04f 0008 	mov.w	r0, #8
 800c96c:	da11      	bge.n	800c992 <PDM_Filter_setConfig+0xa2>
 800c96e:	f64f 73f4 	movw	r3, #65524	; 0xfff4
 800c972:	3040      	adds	r0, #64	; 0x40
 800c974:	80ab      	strh	r3, [r5, #4]
 800c976:	886b      	ldrh	r3, [r5, #2]
 800c978:	8626      	strh	r6, [r4, #48]	; 0x30
 800c97a:	8663      	strh	r3, [r4, #50]	; 0x32
 800c97c:	b003      	add	sp, #12
 800c97e:	ecbd 8b02 	vpop	{d8}
 800c982:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c984:	4b44      	ldr	r3, [pc, #272]	; (800ca98 <PDM_Filter_setConfig+0x1a8>)
 800c986:	64a3      	str	r3, [r4, #72]	; 0x48
 800c988:	f117 0f0c 	cmn.w	r7, #12
 800c98c:	f04f 0000 	mov.w	r0, #0
 800c990:	dbed      	blt.n	800c96e <PDM_Filter_setConfig+0x7e>
 800c992:	2f33      	cmp	r7, #51	; 0x33
 800c994:	dd10      	ble.n	800c9b8 <PDM_Filter_setConfig+0xc8>
 800c996:	2333      	movs	r3, #51	; 0x33
 800c998:	3040      	adds	r0, #64	; 0x40
 800c99a:	80ab      	strh	r3, [r5, #4]
 800c99c:	e7eb      	b.n	800c976 <PDM_Filter_setConfig+0x86>
 800c99e:	4287      	cmp	r7, r0
 800c9a0:	d1f2      	bne.n	800c988 <PDM_Filter_setConfig+0x98>
 800c9a2:	886b      	ldrh	r3, [r5, #2]
 800c9a4:	8663      	strh	r3, [r4, #50]	; 0x32
 800c9a6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c9a8:	2000      	movs	r0, #0
 800c9aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c9ae:	6423      	str	r3, [r4, #64]	; 0x40
 800c9b0:	b003      	add	sp, #12
 800c9b2:	ecbd 8b02 	vpop	{d8}
 800c9b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c9b8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c9ba:	f003 030f 	and.w	r3, r3, #15
 800c9be:	3b01      	subs	r3, #1
 800c9c0:	2b06      	cmp	r3, #6
 800c9c2:	d831      	bhi.n	800ca28 <PDM_Filter_setConfig+0x138>
 800c9c4:	4a35      	ldr	r2, [pc, #212]	; (800ca9c <PDM_Filter_setConfig+0x1ac>)
 800c9c6:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 800c9ca:	eddf 0a35 	vldr	s1, [pc, #212]	; 800caa0 <PDM_Filter_setConfig+0x1b0>
 800c9ce:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c9d2:	9001      	str	r0, [sp, #4]
 800c9d4:	edd3 7a07 	vldr	s15, [r3, #28]
 800c9d8:	ed93 8a00 	vldr	s16, [r3]
 800c9dc:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800c9e0:	f000 f8e6 	bl	800cbb0 <powf>
 800c9e4:	eef0 8a40 	vmov.f32	s17, s0
 800c9e8:	9801      	ldr	r0, [sp, #4]
 800c9ea:	ee07 7a90 	vmov	s15, r7
 800c9ee:	ee28 8a28 	vmul.f32	s16, s16, s17
 800c9f2:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 800c9f6:	9001      	str	r0, [sp, #4]
 800c9f8:	eef8 0ae7 	vcvt.f32.s32	s1, s15
 800c9fc:	eddf 7a29 	vldr	s15, [pc, #164]	; 800caa4 <PDM_Filter_setConfig+0x1b4>
 800ca00:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800ca04:	f000 f8d4 	bl	800cbb0 <powf>
 800ca08:	ee28 8a00 	vmul.f32	s16, s16, s0
 800ca0c:	886b      	ldrh	r3, [r5, #2]
 800ca0e:	9801      	ldr	r0, [sp, #4]
 800ca10:	feb8 8a48 	vrinta.f32	s16, s16
 800ca14:	eebc 8ac8 	vcvt.u32.f32	s16, s16
 800ca18:	8727      	strh	r7, [r4, #56]	; 0x38
 800ca1a:	8663      	strh	r3, [r4, #50]	; 0x32
 800ca1c:	8626      	strh	r6, [r4, #48]	; 0x30
 800ca1e:	ed84 8a0f 	vstr	s16, [r4, #60]	; 0x3c
 800ca22:	2800      	cmp	r0, #0
 800ca24:	d0bf      	beq.n	800c9a6 <PDM_Filter_setConfig+0xb6>
 800ca26:	e7a9      	b.n	800c97c <PDM_Filter_setConfig+0x8c>
 800ca28:	eddf 8a1f 	vldr	s17, [pc, #124]	; 800caa8 <PDM_Filter_setConfig+0x1b8>
 800ca2c:	ed9f 8a1f 	vldr	s16, [pc, #124]	; 800caac <PDM_Filter_setConfig+0x1bc>
 800ca30:	e7db      	b.n	800c9ea <PDM_Filter_setConfig+0xfa>
 800ca32:	4b1f      	ldr	r3, [pc, #124]	; (800cab0 <PDM_Filter_setConfig+0x1c0>)
 800ca34:	64a3      	str	r3, [r4, #72]	; 0x48
 800ca36:	e7a7      	b.n	800c988 <PDM_Filter_setConfig+0x98>
 800ca38:	4b1e      	ldr	r3, [pc, #120]	; (800cab4 <PDM_Filter_setConfig+0x1c4>)
 800ca3a:	64a3      	str	r3, [r4, #72]	; 0x48
 800ca3c:	e7a4      	b.n	800c988 <PDM_Filter_setConfig+0x98>
 800ca3e:	4b1e      	ldr	r3, [pc, #120]	; (800cab8 <PDM_Filter_setConfig+0x1c8>)
 800ca40:	64a3      	str	r3, [r4, #72]	; 0x48
 800ca42:	e7a1      	b.n	800c988 <PDM_Filter_setConfig+0x98>
 800ca44:	4b1d      	ldr	r3, [pc, #116]	; (800cabc <PDM_Filter_setConfig+0x1cc>)
 800ca46:	64a3      	str	r3, [r4, #72]	; 0x48
 800ca48:	e79e      	b.n	800c988 <PDM_Filter_setConfig+0x98>
 800ca4a:	4b1d      	ldr	r3, [pc, #116]	; (800cac0 <PDM_Filter_setConfig+0x1d0>)
 800ca4c:	64a3      	str	r3, [r4, #72]	; 0x48
 800ca4e:	e79b      	b.n	800c988 <PDM_Filter_setConfig+0x98>
 800ca50:	4b1c      	ldr	r3, [pc, #112]	; (800cac4 <PDM_Filter_setConfig+0x1d4>)
 800ca52:	64a3      	str	r3, [r4, #72]	; 0x48
 800ca54:	e798      	b.n	800c988 <PDM_Filter_setConfig+0x98>
 800ca56:	4b1c      	ldr	r3, [pc, #112]	; (800cac8 <PDM_Filter_setConfig+0x1d8>)
 800ca58:	64a3      	str	r3, [r4, #72]	; 0x48
 800ca5a:	e795      	b.n	800c988 <PDM_Filter_setConfig+0x98>
 800ca5c:	4b1b      	ldr	r3, [pc, #108]	; (800cacc <PDM_Filter_setConfig+0x1dc>)
 800ca5e:	64a3      	str	r3, [r4, #72]	; 0x48
 800ca60:	e792      	b.n	800c988 <PDM_Filter_setConfig+0x98>
 800ca62:	4b1b      	ldr	r3, [pc, #108]	; (800cad0 <PDM_Filter_setConfig+0x1e0>)
 800ca64:	64a3      	str	r3, [r4, #72]	; 0x48
 800ca66:	e78f      	b.n	800c988 <PDM_Filter_setConfig+0x98>
 800ca68:	4b1a      	ldr	r3, [pc, #104]	; (800cad4 <PDM_Filter_setConfig+0x1e4>)
 800ca6a:	64a3      	str	r3, [r4, #72]	; 0x48
 800ca6c:	e78c      	b.n	800c988 <PDM_Filter_setConfig+0x98>
 800ca6e:	4b1a      	ldr	r3, [pc, #104]	; (800cad8 <PDM_Filter_setConfig+0x1e8>)
 800ca70:	64a3      	str	r3, [r4, #72]	; 0x48
 800ca72:	e789      	b.n	800c988 <PDM_Filter_setConfig+0x98>
 800ca74:	4b19      	ldr	r3, [pc, #100]	; (800cadc <PDM_Filter_setConfig+0x1ec>)
 800ca76:	64a3      	str	r3, [r4, #72]	; 0x48
 800ca78:	e786      	b.n	800c988 <PDM_Filter_setConfig+0x98>
 800ca7a:	4b19      	ldr	r3, [pc, #100]	; (800cae0 <PDM_Filter_setConfig+0x1f0>)
 800ca7c:	64a3      	str	r3, [r4, #72]	; 0x48
 800ca7e:	e783      	b.n	800c988 <PDM_Filter_setConfig+0x98>
 800ca80:	8e23      	ldrh	r3, [r4, #48]	; 0x30
 800ca82:	42b3      	cmp	r3, r6
 800ca84:	f47f af6e 	bne.w	800c964 <PDM_Filter_setConfig+0x74>
 800ca88:	886b      	ldrh	r3, [r5, #2]
 800ca8a:	2008      	movs	r0, #8
 800ca8c:	8663      	strh	r3, [r4, #50]	; 0x32
 800ca8e:	e775      	b.n	800c97c <PDM_Filter_setConfig+0x8c>
 800ca90:	b5e8b5cd 	.word	0xb5e8b5cd
 800ca94:	fffffef0 	.word	0xfffffef0
 800ca98:	0800bc09 	.word	0x0800bc09
 800ca9c:	0800cf20 	.word	0x0800cf20
 800caa0:	42000000 	.word	0x42000000
 800caa4:	3d4ccccd 	.word	0x3d4ccccd
 800caa8:	4f800000 	.word	0x4f800000
 800caac:	00000000 	.word	0x00000000
 800cab0:	0800b015 	.word	0x0800b015
 800cab4:	0800ae9d 	.word	0x0800ae9d
 800cab8:	0800ad8d 	.word	0x0800ad8d
 800cabc:	0800b851 	.word	0x0800b851
 800cac0:	0800b5b9 	.word	0x0800b5b9
 800cac4:	0800b381 	.word	0x0800b381
 800cac8:	0800b19d 	.word	0x0800b19d
 800cacc:	0800be25 	.word	0x0800be25
 800cad0:	0800bce9 	.word	0x0800bce9
 800cad4:	0800c465 	.word	0x0800c465
 800cad8:	0800c269 	.word	0x0800c269
 800cadc:	0800c0bd 	.word	0x0800c0bd
 800cae0:	0800bf51 	.word	0x0800bf51

0800cae4 <PDM_Filter>:
 800cae4:	b410      	push	{r4}
 800cae6:	4b0b      	ldr	r3, [pc, #44]	; (800cb14 <PDM_Filter+0x30>)
 800cae8:	6c54      	ldr	r4, [r2, #68]	; 0x44
 800caea:	429c      	cmp	r4, r3
 800caec:	d107      	bne.n	800cafe <PDM_Filter+0x1a>
 800caee:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800caf0:	05dc      	lsls	r4, r3, #23
 800caf2:	d508      	bpl.n	800cb06 <PDM_Filter+0x22>
 800caf4:	6c93      	ldr	r3, [r2, #72]	; 0x48
 800caf6:	320c      	adds	r2, #12
 800caf8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cafc:	4718      	bx	r3
 800cafe:	2004      	movs	r0, #4
 800cb00:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cb04:	4770      	bx	lr
 800cb06:	f013 0f80 	tst.w	r3, #128	; 0x80
 800cb0a:	bf14      	ite	ne
 800cb0c:	2020      	movne	r0, #32
 800cb0e:	2030      	moveq	r0, #48	; 0x30
 800cb10:	e7f6      	b.n	800cb00 <PDM_Filter+0x1c>
 800cb12:	bf00      	nop
 800cb14:	b5e8b5cd 	.word	0xb5e8b5cd

0800cb18 <__errno>:
 800cb18:	4b01      	ldr	r3, [pc, #4]	; (800cb20 <__errno+0x8>)
 800cb1a:	6818      	ldr	r0, [r3, #0]
 800cb1c:	4770      	bx	lr
 800cb1e:	bf00      	nop
 800cb20:	240007fc 	.word	0x240007fc

0800cb24 <__libc_init_array>:
 800cb24:	b570      	push	{r4, r5, r6, lr}
 800cb26:	4d0d      	ldr	r5, [pc, #52]	; (800cb5c <__libc_init_array+0x38>)
 800cb28:	4c0d      	ldr	r4, [pc, #52]	; (800cb60 <__libc_init_array+0x3c>)
 800cb2a:	1b64      	subs	r4, r4, r5
 800cb2c:	10a4      	asrs	r4, r4, #2
 800cb2e:	2600      	movs	r6, #0
 800cb30:	42a6      	cmp	r6, r4
 800cb32:	d109      	bne.n	800cb48 <__libc_init_array+0x24>
 800cb34:	4d0b      	ldr	r5, [pc, #44]	; (800cb64 <__libc_init_array+0x40>)
 800cb36:	4c0c      	ldr	r4, [pc, #48]	; (800cb68 <__libc_init_array+0x44>)
 800cb38:	f000 f9e6 	bl	800cf08 <_init>
 800cb3c:	1b64      	subs	r4, r4, r5
 800cb3e:	10a4      	asrs	r4, r4, #2
 800cb40:	2600      	movs	r6, #0
 800cb42:	42a6      	cmp	r6, r4
 800cb44:	d105      	bne.n	800cb52 <__libc_init_array+0x2e>
 800cb46:	bd70      	pop	{r4, r5, r6, pc}
 800cb48:	f855 3b04 	ldr.w	r3, [r5], #4
 800cb4c:	4798      	blx	r3
 800cb4e:	3601      	adds	r6, #1
 800cb50:	e7ee      	b.n	800cb30 <__libc_init_array+0xc>
 800cb52:	f855 3b04 	ldr.w	r3, [r5], #4
 800cb56:	4798      	blx	r3
 800cb58:	3601      	adds	r6, #1
 800cb5a:	e7f2      	b.n	800cb42 <__libc_init_array+0x1e>
 800cb5c:	0800d210 	.word	0x0800d210
 800cb60:	0800d210 	.word	0x0800d210
 800cb64:	0800d210 	.word	0x0800d210
 800cb68:	0800d214 	.word	0x0800d214

0800cb6c <memset>:
 800cb6c:	4402      	add	r2, r0
 800cb6e:	4603      	mov	r3, r0
 800cb70:	4293      	cmp	r3, r2
 800cb72:	d100      	bne.n	800cb76 <memset+0xa>
 800cb74:	4770      	bx	lr
 800cb76:	f803 1b01 	strb.w	r1, [r3], #1
 800cb7a:	e7f9      	b.n	800cb70 <memset+0x4>

0800cb7c <checkint>:
 800cb7c:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800cb80:	2b7e      	cmp	r3, #126	; 0x7e
 800cb82:	dd10      	ble.n	800cba6 <checkint+0x2a>
 800cb84:	2b96      	cmp	r3, #150	; 0x96
 800cb86:	dc0c      	bgt.n	800cba2 <checkint+0x26>
 800cb88:	2201      	movs	r2, #1
 800cb8a:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 800cb8e:	fa02 f303 	lsl.w	r3, r2, r3
 800cb92:	1e5a      	subs	r2, r3, #1
 800cb94:	4202      	tst	r2, r0
 800cb96:	d106      	bne.n	800cba6 <checkint+0x2a>
 800cb98:	4203      	tst	r3, r0
 800cb9a:	bf0c      	ite	eq
 800cb9c:	2002      	moveq	r0, #2
 800cb9e:	2001      	movne	r0, #1
 800cba0:	4770      	bx	lr
 800cba2:	2002      	movs	r0, #2
 800cba4:	4770      	bx	lr
 800cba6:	2000      	movs	r0, #0
 800cba8:	4770      	bx	lr
 800cbaa:	0000      	movs	r0, r0
 800cbac:	0000      	movs	r0, r0
	...

0800cbb0 <powf>:
 800cbb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cbb2:	ee10 1a10 	vmov	r1, s0
 800cbb6:	ee10 6a90 	vmov	r6, s1
 800cbba:	f5a1 0300 	sub.w	r3, r1, #8388608	; 0x800000
 800cbbe:	0072      	lsls	r2, r6, #1
 800cbc0:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 800cbc4:	b085      	sub	sp, #20
 800cbc6:	f102 30ff 	add.w	r0, r2, #4294967295
 800cbca:	f06f 7380 	mvn.w	r3, #16777216	; 0x1000000
 800cbce:	d256      	bcs.n	800cc7e <powf+0xce>
 800cbd0:	4298      	cmp	r0, r3
 800cbd2:	d256      	bcs.n	800cc82 <powf+0xd2>
 800cbd4:	2000      	movs	r0, #0
 800cbd6:	f101 4240 	add.w	r2, r1, #3221225472	; 0xc0000000
 800cbda:	4ea3      	ldr	r6, [pc, #652]	; (800ce68 <powf+0x2b8>)
 800cbdc:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 800cbe0:	f502 024d 	add.w	r2, r2, #13434880	; 0xcd0000
 800cbe4:	f3c2 47c3 	ubfx	r7, r2, #19, #4
 800cbe8:	0dd2      	lsrs	r2, r2, #23
 800cbea:	eb06 1707 	add.w	r7, r6, r7, lsl #4
 800cbee:	05d2      	lsls	r2, r2, #23
 800cbf0:	1a8b      	subs	r3, r1, r2
 800cbf2:	ed97 5b00 	vldr	d5, [r7]
 800cbf6:	ee07 3a90 	vmov	s15, r3
 800cbfa:	15d2      	asrs	r2, r2, #23
 800cbfc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800cc00:	eea5 6b07 	vfma.f64	d6, d5, d7
 800cc04:	ed97 5b02 	vldr	d5, [r7, #8]
 800cc08:	ee26 2b06 	vmul.f64	d2, d6, d6
 800cc0c:	ee22 1b02 	vmul.f64	d1, d2, d2
 800cc10:	ee07 2a90 	vmov	s15, r2
 800cc14:	ed96 4b40 	vldr	d4, [r6, #256]	; 0x100
 800cc18:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800cc1c:	ee37 7b05 	vadd.f64	d7, d7, d5
 800cc20:	ed96 5b42 	vldr	d5, [r6, #264]	; 0x108
 800cc24:	ed96 3b44 	vldr	d3, [r6, #272]	; 0x110
 800cc28:	eea6 5b04 	vfma.f64	d5, d6, d4
 800cc2c:	ed96 4b46 	vldr	d4, [r6, #280]	; 0x118
 800cc30:	eea6 4b03 	vfma.f64	d4, d6, d3
 800cc34:	ed96 3b48 	vldr	d3, [r6, #288]	; 0x120
 800cc38:	eeb7 0ae0 	vcvt.f64.f32	d0, s1
 800cc3c:	eea6 7b03 	vfma.f64	d7, d6, d3
 800cc40:	eea2 7b04 	vfma.f64	d7, d2, d4
 800cc44:	eea5 7b01 	vfma.f64	d7, d5, d1
 800cc48:	ee20 0b07 	vmul.f64	d0, d0, d7
 800cc4c:	ee10 1a90 	vmov	r1, s1
 800cc50:	2300      	movs	r3, #0
 800cc52:	2700      	movs	r7, #0
 800cc54:	f3c1 32cf 	ubfx	r2, r1, #15, #16
 800cc58:	f248 06be 	movw	r6, #32958	; 0x80be
 800cc5c:	429f      	cmp	r7, r3
 800cc5e:	bf08      	it	eq
 800cc60:	4296      	cmpeq	r6, r2
 800cc62:	f080 80b1 	bcs.w	800cdc8 <powf+0x218>
 800cc66:	ed9f 7b78 	vldr	d7, [pc, #480]	; 800ce48 <powf+0x298>
 800cc6a:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800cc6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc72:	dd79      	ble.n	800cd68 <powf+0x1b8>
 800cc74:	b005      	add	sp, #20
 800cc76:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800cc7a:	f000 b91f 	b.w	800cebc <__math_oflowf>
 800cc7e:	4298      	cmp	r0, r3
 800cc80:	d32d      	bcc.n	800ccde <powf+0x12e>
 800cc82:	b952      	cbnz	r2, 800cc9a <powf+0xea>
 800cc84:	f481 0380 	eor.w	r3, r1, #4194304	; 0x400000
 800cc88:	005b      	lsls	r3, r3, #1
 800cc8a:	f513 0f00 	cmn.w	r3, #8388608	; 0x800000
 800cc8e:	f240 80cd 	bls.w	800ce2c <powf+0x27c>
 800cc92:	ee30 0a20 	vadd.f32	s0, s0, s1
 800cc96:	b005      	add	sp, #20
 800cc98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cc9a:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 800cc9e:	d105      	bne.n	800ccac <powf+0xfc>
 800cca0:	f486 0680 	eor.w	r6, r6, #4194304	; 0x400000
 800cca4:	0076      	lsls	r6, r6, #1
 800cca6:	f516 0f00 	cmn.w	r6, #8388608	; 0x800000
 800ccaa:	e7f0      	b.n	800cc8e <powf+0xde>
 800ccac:	004b      	lsls	r3, r1, #1
 800ccae:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
 800ccb2:	d8ee      	bhi.n	800cc92 <powf+0xe2>
 800ccb4:	f1b2 4f7f 	cmp.w	r2, #4278190080	; 0xff000000
 800ccb8:	d1eb      	bne.n	800cc92 <powf+0xe2>
 800ccba:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 800ccbe:	f000 80b5 	beq.w	800ce2c <powf+0x27c>
 800ccc2:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 800ccc6:	ea6f 0606 	mvn.w	r6, r6
 800ccca:	bf34      	ite	cc
 800cccc:	2300      	movcc	r3, #0
 800ccce:	2301      	movcs	r3, #1
 800ccd0:	0ff6      	lsrs	r6, r6, #31
 800ccd2:	42b3      	cmp	r3, r6
 800ccd4:	f040 80ad 	bne.w	800ce32 <powf+0x282>
 800ccd8:	ee20 0aa0 	vmul.f32	s0, s1, s1
 800ccdc:	e7db      	b.n	800cc96 <powf+0xe6>
 800ccde:	004f      	lsls	r7, r1, #1
 800cce0:	1e7a      	subs	r2, r7, #1
 800cce2:	429a      	cmp	r2, r3
 800cce4:	d31c      	bcc.n	800cd20 <powf+0x170>
 800cce6:	2900      	cmp	r1, #0
 800cce8:	ee20 0a00 	vmul.f32	s0, s0, s0
 800ccec:	da0f      	bge.n	800cd0e <powf+0x15e>
 800ccee:	ee10 0a90 	vmov	r0, s1
 800ccf2:	f7ff ff43 	bl	800cb7c <checkint>
 800ccf6:	2801      	cmp	r0, #1
 800ccf8:	d109      	bne.n	800cd0e <powf+0x15e>
 800ccfa:	eeb1 0a40 	vneg.f32	s0, s0
 800ccfe:	b947      	cbnz	r7, 800cd12 <powf+0x162>
 800cd00:	2e00      	cmp	r6, #0
 800cd02:	dac8      	bge.n	800cc96 <powf+0xe6>
 800cd04:	b005      	add	sp, #20
 800cd06:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800cd0a:	f000 b8dd 	b.w	800cec8 <__math_divzerof>
 800cd0e:	2000      	movs	r0, #0
 800cd10:	e7f5      	b.n	800ccfe <powf+0x14e>
 800cd12:	2e00      	cmp	r6, #0
 800cd14:	dabf      	bge.n	800cc96 <powf+0xe6>
 800cd16:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800cd1a:	ee87 0a80 	vdiv.f32	s0, s15, s0
 800cd1e:	e7ba      	b.n	800cc96 <powf+0xe6>
 800cd20:	2900      	cmp	r1, #0
 800cd22:	da1f      	bge.n	800cd64 <powf+0x1b4>
 800cd24:	ee10 0a90 	vmov	r0, s1
 800cd28:	f7ff ff28 	bl	800cb7c <checkint>
 800cd2c:	b920      	cbnz	r0, 800cd38 <powf+0x188>
 800cd2e:	b005      	add	sp, #20
 800cd30:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800cd34:	f000 b8d8 	b.w	800cee8 <__math_invalidf>
 800cd38:	2801      	cmp	r0, #1
 800cd3a:	bf14      	ite	ne
 800cd3c:	2000      	movne	r0, #0
 800cd3e:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 800cd42:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800cd46:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800cd4a:	f4bf af44 	bcs.w	800cbd6 <powf+0x26>
 800cd4e:	eddf 7a47 	vldr	s15, [pc, #284]	; 800ce6c <powf+0x2bc>
 800cd52:	ee20 0a27 	vmul.f32	s0, s0, s15
 800cd56:	ee10 3a10 	vmov	r3, s0
 800cd5a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800cd5e:	f1a3 6138 	sub.w	r1, r3, #192937984	; 0xb800000
 800cd62:	e738      	b.n	800cbd6 <powf+0x26>
 800cd64:	2000      	movs	r0, #0
 800cd66:	e7ee      	b.n	800cd46 <powf+0x196>
 800cd68:	ed9f 7b39 	vldr	d7, [pc, #228]	; 800ce50 <powf+0x2a0>
 800cd6c:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800cd70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd74:	dd10      	ble.n	800cd98 <powf+0x1e8>
 800cd76:	f04f 534c 	mov.w	r3, #855638016	; 0x33000000
 800cd7a:	2800      	cmp	r0, #0
 800cd7c:	d15c      	bne.n	800ce38 <powf+0x288>
 800cd7e:	9302      	str	r3, [sp, #8]
 800cd80:	eddd 7a02 	vldr	s15, [sp, #8]
 800cd84:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cd88:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cd8c:	eef4 7a47 	vcmp.f32	s15, s14
 800cd90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd94:	f47f af6e 	bne.w	800cc74 <powf+0xc4>
 800cd98:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 800ce58 <powf+0x2a8>
 800cd9c:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800cda0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cda4:	d804      	bhi.n	800cdb0 <powf+0x200>
 800cda6:	b005      	add	sp, #20
 800cda8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800cdac:	f000 b87a 	b.w	800cea4 <__math_uflowf>
 800cdb0:	ed9f 7b2b 	vldr	d7, [pc, #172]	; 800ce60 <powf+0x2b0>
 800cdb4:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800cdb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cdbc:	d504      	bpl.n	800cdc8 <powf+0x218>
 800cdbe:	b005      	add	sp, #20
 800cdc0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800cdc4:	f000 b874 	b.w	800ceb0 <__math_may_uflowf>
 800cdc8:	4b29      	ldr	r3, [pc, #164]	; (800ce70 <powf+0x2c0>)
 800cdca:	ed93 7b40 	vldr	d7, [r3, #256]	; 0x100
 800cdce:	ee30 6b07 	vadd.f64	d6, d0, d7
 800cdd2:	ed8d 6b00 	vstr	d6, [sp]
 800cdd6:	ee36 7b47 	vsub.f64	d7, d6, d7
 800cdda:	ee30 7b47 	vsub.f64	d7, d0, d7
 800cdde:	e9dd 6700 	ldrd	r6, r7, [sp]
 800cde2:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800cde6:	f006 011f 	and.w	r1, r6, #31
 800cdea:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800cdee:	e9d1 ce00 	ldrd	ip, lr, [r1]
 800cdf2:	ed93 5b42 	vldr	d5, [r3, #264]	; 0x108
 800cdf6:	ed93 6b44 	vldr	d6, [r3, #272]	; 0x110
 800cdfa:	ed93 4b46 	vldr	d4, [r3, #280]	; 0x118
 800cdfe:	eea7 6b05 	vfma.f64	d6, d7, d5
 800ce02:	ee27 5b07 	vmul.f64	d5, d7, d7
 800ce06:	1836      	adds	r6, r6, r0
 800ce08:	2300      	movs	r3, #0
 800ce0a:	eb13 040c 	adds.w	r4, r3, ip
 800ce0e:	ea4f 31c6 	mov.w	r1, r6, lsl #15
 800ce12:	eb41 050e 	adc.w	r5, r1, lr
 800ce16:	eea7 0b04 	vfma.f64	d0, d7, d4
 800ce1a:	ec45 4b17 	vmov	d7, r4, r5
 800ce1e:	eea6 0b05 	vfma.f64	d0, d6, d5
 800ce22:	ee20 0b07 	vmul.f64	d0, d0, d7
 800ce26:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800ce2a:	e734      	b.n	800cc96 <powf+0xe6>
 800ce2c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800ce30:	e731      	b.n	800cc96 <powf+0xe6>
 800ce32:	ed9f 0a10 	vldr	s0, [pc, #64]	; 800ce74 <powf+0x2c4>
 800ce36:	e72e      	b.n	800cc96 <powf+0xe6>
 800ce38:	9303      	str	r3, [sp, #12]
 800ce3a:	eddd 7a03 	vldr	s15, [sp, #12]
 800ce3e:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800ce42:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ce46:	e7a1      	b.n	800cd8c <powf+0x1dc>
 800ce48:	ffd1d571 	.word	0xffd1d571
 800ce4c:	405fffff 	.word	0x405fffff
 800ce50:	ffa3aae2 	.word	0xffa3aae2
 800ce54:	405fffff 	.word	0x405fffff
 800ce58:	00000000 	.word	0x00000000
 800ce5c:	c062c000 	.word	0xc062c000
 800ce60:	00000000 	.word	0x00000000
 800ce64:	c062a000 	.word	0xc062a000
 800ce68:	0800d0e0 	.word	0x0800d0e0
 800ce6c:	4b000000 	.word	0x4b000000
 800ce70:	0800cf98 	.word	0x0800cf98
 800ce74:	00000000 	.word	0x00000000

0800ce78 <with_errnof>:
 800ce78:	b513      	push	{r0, r1, r4, lr}
 800ce7a:	4604      	mov	r4, r0
 800ce7c:	ed8d 0a01 	vstr	s0, [sp, #4]
 800ce80:	f7ff fe4a 	bl	800cb18 <__errno>
 800ce84:	ed9d 0a01 	vldr	s0, [sp, #4]
 800ce88:	6004      	str	r4, [r0, #0]
 800ce8a:	b002      	add	sp, #8
 800ce8c:	bd10      	pop	{r4, pc}

0800ce8e <xflowf>:
 800ce8e:	b130      	cbz	r0, 800ce9e <xflowf+0x10>
 800ce90:	eef1 7a40 	vneg.f32	s15, s0
 800ce94:	ee27 0a80 	vmul.f32	s0, s15, s0
 800ce98:	2022      	movs	r0, #34	; 0x22
 800ce9a:	f7ff bfed 	b.w	800ce78 <with_errnof>
 800ce9e:	eef0 7a40 	vmov.f32	s15, s0
 800cea2:	e7f7      	b.n	800ce94 <xflowf+0x6>

0800cea4 <__math_uflowf>:
 800cea4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800ceac <__math_uflowf+0x8>
 800cea8:	f7ff bff1 	b.w	800ce8e <xflowf>
 800ceac:	10000000 	.word	0x10000000

0800ceb0 <__math_may_uflowf>:
 800ceb0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800ceb8 <__math_may_uflowf+0x8>
 800ceb4:	f7ff bfeb 	b.w	800ce8e <xflowf>
 800ceb8:	1a200000 	.word	0x1a200000

0800cebc <__math_oflowf>:
 800cebc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800cec4 <__math_oflowf+0x8>
 800cec0:	f7ff bfe5 	b.w	800ce8e <xflowf>
 800cec4:	70000000 	.word	0x70000000

0800cec8 <__math_divzerof>:
 800cec8:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800cecc:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 800ced0:	2800      	cmp	r0, #0
 800ced2:	fe40 7a27 	vseleq.f32	s15, s0, s15
 800ced6:	ed9f 0a03 	vldr	s0, [pc, #12]	; 800cee4 <__math_divzerof+0x1c>
 800ceda:	2022      	movs	r0, #34	; 0x22
 800cedc:	ee87 0a80 	vdiv.f32	s0, s15, s0
 800cee0:	f7ff bfca 	b.w	800ce78 <with_errnof>
 800cee4:	00000000 	.word	0x00000000

0800cee8 <__math_invalidf>:
 800cee8:	eef0 7a40 	vmov.f32	s15, s0
 800ceec:	ee30 7a40 	vsub.f32	s14, s0, s0
 800cef0:	eef4 7a67 	vcmp.f32	s15, s15
 800cef4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cef8:	ee87 0a07 	vdiv.f32	s0, s14, s14
 800cefc:	d602      	bvs.n	800cf04 <__math_invalidf+0x1c>
 800cefe:	2021      	movs	r0, #33	; 0x21
 800cf00:	f7ff bfba 	b.w	800ce78 <with_errnof>
 800cf04:	4770      	bx	lr
	...

0800cf08 <_init>:
 800cf08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf0a:	bf00      	nop
 800cf0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cf0e:	bc08      	pop	{r3}
 800cf10:	469e      	mov	lr, r3
 800cf12:	4770      	bx	lr

0800cf14 <_fini>:
 800cf14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf16:	bf00      	nop
 800cf18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cf1a:	bc08      	pop	{r3}
 800cf1c:	469e      	mov	lr, r3
 800cf1e:	4770      	bx	lr
