platform=xilinx_u200_xdma_201830_2
debug=1
save-temps=1

[connectivity]
nk=Spmm:1:Spmm_1
sp=Spmm_1.src_features:DDR[0]
sp=Spmm_1.edgestream:DDR[0]
sp=Spmm_1.edge_value_array:DDR[0]
sp=Spmm_1.dst_features:DDR[0]

[profile]
data=all:all:all

