
Selected circuits
===================
 - **Circuit**: 7-bit unsigned multiplier
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and wce parameters
 - **References**: V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, "Design of power-efficient approximate multipliers for approximate artificial neural networks," 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021


Parameters of selected circuits
----------------------------

| Circuit name | MAE | WCE | EP | MRE | Download |
| --- |  --- | --- | --- | --- | --- | 
| mul7u_pwr_0_277_wce_00_0000 | 0.0 | 0 | 0.0 | 0.0 |  [Verilog generic](mul7u_pwr_0_277_wce_00_0000_gen.v) [Verilog PDK45](mul7u_pwr_0_277_wce_00_0000_pdk45.v)  [C](mul7u_pwr_0_277_wce_00_0000.c) |
| mul7u_pwr_0_252_wce_00_0916 | 4.9032 | 15 | 82.6110839844 | 0.9761128765 |  [Verilog generic](mul7u_pwr_0_252_wce_00_0916_gen.v) [Verilog PDK45](mul7u_pwr_0_252_wce_00_0916_pdk45.v)  [C](mul7u_pwr_0_252_wce_00_0916.c) |
| mul7u_pwr_0_235_wce_00_1892 | 8.43427 | 31 | 87.3474121094 | 1.444038235 |  [Verilog generic](mul7u_pwr_0_235_wce_00_1892_gen.v) [Verilog PDK45](mul7u_pwr_0_235_wce_00_1892_pdk45.v)  [C](mul7u_pwr_0_235_wce_00_1892.c) |
| mul7u_pwr_0_193_wce_00_4761 | 22.94153 | 78 | 94.7448730469 | 4.1182602414 |  [Verilog generic](mul7u_pwr_0_193_wce_00_4761_gen.v) [Verilog PDK45](mul7u_pwr_0_193_wce_00_4761_pdk45.v)  [C](mul7u_pwr_0_193_wce_00_4761.c) |
| mul7u_pwr_0_173_wce_00_9399 | 44.60199 | 154 | 95.21484375 | 5.6173796241 |  [Verilog generic](mul7u_pwr_0_173_wce_00_9399_gen.v) [Verilog PDK45](mul7u_pwr_0_173_wce_00_9399_pdk45.v)  [C](mul7u_pwr_0_173_wce_00_9399.c) |
| mul7u_pwr_0_161_wce_00_9888 | 39.78003 | 162 | 95.3979492188 | 5.3228638822 |  [Verilog generic](mul7u_pwr_0_161_wce_00_9888_gen.v) [Verilog PDK45](mul7u_pwr_0_161_wce_00_9888_pdk45.v)  [C](mul7u_pwr_0_161_wce_00_9888.c) |
| mul7u_pwr_0_123_wce_01_9348 | 75.07788 | 317 | 97.5280761719 | 10.1232678879 |  [Verilog generic](mul7u_pwr_0_123_wce_01_9348_gen.v) [Verilog PDK45](mul7u_pwr_0_123_wce_01_9348_pdk45.v)  [C](mul7u_pwr_0_123_wce_01_9348.c) |
| mul7u_pwr_0_065_wce_04_9561 | 185.62512 | 812 | 98.2299804688 | 17.6837764993 |  [Verilog generic](mul7u_pwr_0_065_wce_04_9561_gen.v) [Verilog PDK45](mul7u_pwr_0_065_wce_04_9561_pdk45.v)  [C](mul7u_pwr_0_065_wce_04_9561.c) |
| mul7u_pwr_0_034_wce_09_8694 | 372.51978 | 1617 | 98.3093261719 | 28.2272457234 |  [Verilog generic](mul7u_pwr_0_034_wce_09_8694_gen.v) [Verilog PDK45](mul7u_pwr_0_034_wce_09_8694_pdk45.v)  [C](mul7u_pwr_0_034_wce_09_8694.c) |
| mul7u_pwr_0_007_wce_19_0491 | 834.51025 | 3121 | 98.4130859375 | 46.830856844 |  [Verilog generic](mul7u_pwr_0_007_wce_19_0491_gen.v) [Verilog PDK45](mul7u_pwr_0_007_wce_19_0491_pdk45.v)  [C](mul7u_pwr_0_007_wce_19_0491.c) |
    
Parameters
--------------
![Parameters figure](fig.png)
             