

================================================================
== Synthesis Summary Report of 'word_width'
================================================================
+ General Information: 
    * Date:           Wed Jun  5 23:36:33 2024
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        m3
    * Solution:       solution1 (Vitis Kernel Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu11p-flga2577-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------+------+------+---------+-----------+----------+---------+---------+----------+-----------+----+-----------+-----------+-----+
    |            Modules           | Issue|      | Latency |  Latency  | Iteration|         |   Trip  |          |           |    |           |           |     |
    |            & Loops           | Type | Slack| (cycles)|    (ns)   |  Latency | Interval|  Count  | Pipelined|   BRAM    | DSP|     FF    |    LUT    | URAM|
    +------------------------------+------+------+---------+-----------+----------+---------+---------+----------+-----------+----+-----------+-----------+-----+
    |+ word_width                  |     -|  3.44|  1228803|  1.229e+07|         -|  1228804|        -|        no|  550 (13%)|   -|  186 (~0%)|  778 (~0%)|    -|
    | + word_width_Pipeline_WRITE  |     -|  3.68|   409602|  4.096e+06|         -|   409602|        -|        no|          -|   -|   41 (~0%)|  116 (~0%)|    -|
    |  o WRITE                     |     -|  7.30|   409600|  4.096e+06|         2|        1|   409600|       yes|          -|   -|          -|          -|    -|
    | + word_width_Pipeline_LOAD   |     -|  3.44|  1228802|  1.229e+07|         -|  1228802|        -|        no|          -|   -|   87 (~0%)|  554 (~0%)|    -|
    |  o LOAD                      |     -|  7.30|  1228800|  1.229e+07|         2|        1|  1228800|       yes|          -|   -|          -|          -|    -|
    +------------------------------+------+------+---------+-----------+----------+---------+---------+----------+-----------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 5             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                             |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                               |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN 5=CHAN2_INT_EN                           |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST 5=CHAN2_INT_ST                           |
| s_axi_control | load     | 0x10   | 32    | W      | Data signal of load              |                                                                        |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------+

* BRAM
+------------+------------+---------------+
| Interface  | Data Width | Address Width |
+------------+------------+---------------+
| x_in_PORTA | 8          | 32            |
| y_PORTA    | 8          | 32            |
+------------+------------+---------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+------------+
| Argument | Direction | Datatype   |
+----------+-----------+------------+
| x_in     | in        | ap_int<8>* |
| y        | out       | ap_int<8>* |
| load     | in        | bool       |
+----------+-----------+------------+

* SW-to-HW Mapping
+----------+---------------+-----------+--------------------------------+
| Argument | HW Interface  | HW Type   | HW Info                        |
+----------+---------------+-----------+--------------------------------+
| x_in     | x_in_PORTA    | interface |                                |
| y        | y_PORTA       | interface |                                |
| load     | s_axi_control | register  | name=load offset=0x10 range=32 |
+----------+---------------+-----------+--------------------------------+


================================================================
== Bind Op Report
================================================================
+------------------------------+-----+--------+------------+-----+--------+---------+
| Name                         | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+------------------------------+-----+--------+------------+-----+--------+---------+
| + word_width                 | 0   |        |            |     |        |         |
|  + word_width_Pipeline_WRITE | 0   |        |            |     |        |         |
|    add_ln29_fu_98_p2         | -   |        | add_ln29   | add | fabric | 0       |
|    add_ln70_fu_138_p2        | -   |        | add_ln70   | add | tadder | 0       |
|    y_Din_A                   | -   |        | add_ln70_1 | add | tadder | 0       |
|  + word_width_Pipeline_LOAD  | 0   |        |            |     |        |         |
|    add_ln22_fu_133_p2        | -   |        | add_ln22   | add | fabric | 0       |
|    add_ln22_1_fu_155_p2      | -   |        | add_ln22_1 | add | fabric | 0       |
|    add_ln24_fu_175_p2        | -   |        | add_ln24   | add | fabric | 0       |
|    sub_ln24_fu_224_p2        | -   |        | sub_ln24   | sub | fabric | 0       |
|    sub_ln24_1_fu_254_p2      | -   |        | sub_ln24_1 | sub | fabric | 0       |
+------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------------------------------------+------+------+--------+-------------------------------------+---------+------+---------+
| Name                                    | BRAM | URAM | Pragma | Variable                            | Storage | Impl | Latency |
+-----------------------------------------+------+------+--------+-------------------------------------+---------+------+---------+
| + word_width                            | 550  | 0    |        |                                     |         |      |         |
|   word_width_ap_int_8_ap_int_8_bool_x_U | 550  | -    | pragma | word_width_ap_int_8_ap_int_8_bool_x | ram_t2p | bram | 1       |
+-----------------------------------------+------+------+--------+-------------------------------------+---------+------+---------+


================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+---------------+-----------------------------------+------------------------------------------------------------+
| Type          | Options                           | Location                                                   |
+---------------+-----------------------------------+------------------------------------------------------------+
| bind_storage  | variable=x type=RAM_T2P impl=BRAM | ../src/./word_width_mem.hpp:21 in word_width_mem<w, n>, x  |
| interface     | mode=BRAM port=x_in               | ../src/word_width.cpp:10 in word_width, x_in               |
| interface     | mode=BRAM port=y                  | ../src/word_width.cpp:11 in word_width, y                  |
| array_reshape | variable=x cyclic factor=3 dim=1  | ../src/word_width.cpp:14 in word_width, x                  |
| bind_storage  | variable=x type=RAM_T2P impl=BRAM | ../src/word_width.cpp:16 in word_width, x                  |
| pipeline      | II=1                              | ../src/word_width.cpp:23 in word_width                     |
| pipeline      | II=1                              | ../src/word_width.cpp:28 in word_width                     |
| interface     | mode=BRAM port=x_in               | ../src/word_width_manual.cpp:11 in word_width_manual, x_in |
| interface     | mode=BRAM port=y                  | ../src/word_width_manual.cpp:12 in word_width_manual, y    |
| pipeline      | II=1                              | ../src/word_width_manual.cpp:21 in word_width_manual       |
| pipeline      | II=1                              | ../src/word_width_manual.cpp:26 in word_width_manual       |
+---------------+-----------------------------------+------------------------------------------------------------+


