INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'uart_protocol_fifo' already exists in the project.
   Output products for this core may be overwritten.
Resolving generics for 'uart_protocol_fifo'...
WARNING:sim - A core named 'uart_protocol_fifo' already exists in the project.
   Output products for this core may be overwritten.
Applying external generics to 'uart_protocol_fifo'...
Delivering associated files for 'uart_protocol_fifo'...
Delivering EJava files for 'uart_protocol_fifo'...
Generating implementation netlist for 'uart_protocol_fifo'...
INFO:sim - Pre-processing HDL files for 'uart_protocol_fifo'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'uart_protocol_fifo'
Running ngcbuild...
Writing VEO instantiation template for 'uart_protocol_fifo'...
Writing Verilog behavioral simulation model for 'uart_protocol_fifo'...
WARNING:sim - Overwriting existing file C:/Users/liuzh_000/Documents/GE/B
   Project/hdmi_verify/ipcore_dir/tmp/_cg/uart_protocol_fifo/doc/fifo_generator_
   v9_3_vinfo.html with file from view xilinx_documentation
Delivered 3 files into directory C:/Users/liuzh_000/Documents/GE/B
Project/hdmi_verify/ipcore_dir/tmp/_cg/uart_protocol_fifo
Delivered 1 file into directory C:/Users/liuzh_000/Documents/GE/B
Project/hdmi_verify/ipcore_dir/tmp/_cg/uart_protocol_fifo
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'uart_protocol_fifo'...
Generating metadata file...
Regenerating ISE project file for 'uart_protocol_fifo'...
Generating ISE project...
XCO file found: uart_protocol_fifo.xco
XMDF file found: uart_protocol_fifo_xmdf.tcl
Adding C:/Users/liuzh_000/Documents/GE/B
Project/hdmi_verify/ipcore_dir/tmp/_cg/uart_protocol_fifo.asy -view all
-origin_type imported
Adding C:/Users/liuzh_000/Documents/GE/B
Project/hdmi_verify/ipcore_dir/tmp/_cg/uart_protocol_fifo.ngc -view all
-origin_type created
Checking file "C:/Users/liuzh_000/Documents/GE/B
Project/hdmi_verify/ipcore_dir/tmp/_cg/uart_protocol_fifo.ngc" for project
device match ...
File "C:/Users/liuzh_000/Documents/GE/B
Project/hdmi_verify/ipcore_dir/tmp/_cg/uart_protocol_fifo.ngc" device
information matches project device.
Adding C:/Users/liuzh_000/Documents/GE/B
Project/hdmi_verify/ipcore_dir/tmp/_cg/uart_protocol_fifo.sym -view all
-origin_type imported
Adding C:/Users/liuzh_000/Documents/GE/B
Project/hdmi_verify/ipcore_dir/tmp/_cg/uart_protocol_fifo.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/liuzh_000/Documents/GE/B
   Project/hdmi_verify/ipcore_dir/tmp/_cg/uart_protocol_fifo.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/Users/liuzh_000/Documents/GE/B
Project/hdmi_verify/ipcore_dir/tmp/_cg/uart_protocol_fifo.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/uart_protocol_fifo"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'uart_protocol_fifo'.
