# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../lab02.srcs/sources_1/new/counter74x161.v"
verilog xil_defaultlib  "../../../lab02.srcs/sources_1/new/counter_for73.v"
verilog xil_defaultlib  "../../../lab02.srcs/sim_1/new/sim_counterfor73.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
