library ieee;
use ieee.std_logic_1164.all;
library work;
use work.Gates.all;
entity Prime_number is
   port(a,b,c,d : in std_logic;
 out1 : out std_logic);
end entity;
 
architecture struct of Prime_numberis
  signal sig1, sig2,sig3,sig4,sig5,sig6,sig7,sig8,sig9 : std_logic;
begin
inst3: AND_2 port map(A => b, B => d, Y=> sig3);
  inst1: Inverter port map(A =>a, Y=> sig2);
  inst2: Inverter port map(A => c,  Y=> sig3);
  inst5: OR_2 port map(A => sig2, B => sig3, Y=> sig4);
  inst6: AND_2 port map(A => sig1, B => sig2, Y=> sig9);
  
  inst7: Inverter port map(A => b,  Y=> sig5);
  inst8: AND_2 port map(A => sig5, B => c, Y=> sig6);
  inst9: OR_2 port map(A => sig2, B => d, Y=> sig7);
  inst6: AND_2 port map(A => sig6, B => sig7, Y=> sig8
  
  inst6: AND_2 port map(A => sig9, B => sig8, Y=> out1);
  
  
end architecture;