
library ieee;
use ieee.std_logic_1164.all;

entity MUX_1_TO_5 is
    port(
        i: in std_logic_vector(15 downto 0);
        d0,d1,d2,d3,d4,d5: out std_logic_vector(15 downto 0);
        S: in std_logic_vector(2 downto 0)
         );
end MUX_1_to_5;
architecture Struct of MUX_1_to_5 is

begin
	process( A0, A1, S )
	begin
		if S="000" then
			d0<=i
		elsif S="001" then 
			d1<=i
		elsif S="010" then 
			d2<=i
		elsif S="011" then 
			d3<=i
		elsif S="100" then 
			d4<=i
		
		end if;
	end process ; 
	
end Struct;