Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Apr 18 10:36:17 2024
| Host         : eddard.hfe.rwth-aachen.de running 64-bit Rocky Linux release 8.8 (Green Obsidian)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description            Violations  
---------  ----------------  ---------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree  1           
TIMING-16  Warning           Large setup violation  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (146)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (146)
---------------------------------
 There are 138 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 8 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -34.108   -35261.105                  16645               101156        0.050        0.000                      0               101156        0.264        0.000                       0                 13958  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
SYSCLK_P                       {0.000 2.500}        5.000           200.000         
USER_CLOCK                     {0.000 5.000}        10.000          100.000         
  CLK_OUT1_system_clk_creator  {0.000 2.500}        5.000           200.000         
  clkfbout_system_clk_creator  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
USER_CLOCK                                                                                                                                                                       3.000        0.000                       0                     1  
  CLK_OUT1_system_clk_creator      -34.108   -35261.105                  16645               101141        0.050        0.000                      0               101141        0.264        0.000                       0                 13954  
  clkfbout_system_clk_creator                                                                                                                                                    8.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            CLK_OUT1_system_clk_creator  CLK_OUT1_system_clk_creator        3.821        0.000                      0                   15        0.312        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                       CLK_OUT1_system_clk_creator                               
(none)                       clkfbout_system_clk_creator                               
(none)                                                    CLK_OUT1_system_clk_creator  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  USER_CLOCK
  To Clock:  USER_CLOCK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         USER_CLOCK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { USER_CLOCK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         10.000      8.929      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT1_system_clk_creator
  To Clock:  CLK_OUT1_system_clk_creator

Setup :        16645  Failing Endpoints,  Worst Slack      -34.108ns,  Total Violation   -35261.106ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -34.108ns  (required time - arrival time)
  Source:                 r_divisor2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.752ns  (logic 23.076ns (59.547%)  route 15.676ns (40.453%))
  Logic Levels:           197  (CARRY4=178 DSP48E1=1 LUT1=1 LUT2=12 LUT3=4 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.382ns = ( 2.618 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.696ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.445    -2.696    clk
    SLICE_X21Y154        FDRE                                         r  r_divisor2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y154        FDRE (Prop_fdre_C_Q)         0.223    -2.473 r  r_divisor2_reg[5]/Q
                         net (fo=1, routed)           0.232    -2.240    adjustable_clock/divisor[13]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_P[1])
                                                      2.737     0.497 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.622     1.119    adjustable_clock/counter3_n_104
    SLICE_X25Y146        LUT1 (Prop_lut1_I0_O)        0.043     1.162 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     1.162    adjustable_clock/clk_out_i_577_n_0
    SLICE_X25Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.429 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.429    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X25Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.482 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.482    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X25Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.535 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.535    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X25Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.588 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.001     1.589    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X25Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.642 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.642    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X25Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.695 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.725     2.419    adjustable_clock/counter2[24]
    SLICE_X23Y145        LUT2 (Prop_lut2_I1_O)        0.043     2.462 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.462    adjustable_clock/clk_out_i_691_n_0
    SLICE_X23Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.729 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.729    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X23Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.782 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.782    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X23Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.835 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.835    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X23Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.888 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.888    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X23Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.941 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.001     2.942    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X23Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.995 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.995    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X23Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     3.134 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.532     3.666    adjustable_clock/counter2[23]
    SLICE_X22Y145        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     4.051 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     4.051    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X22Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.105 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     4.105    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X22Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.159 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     4.159    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X22Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.213 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.213    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X22Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.267 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.001     4.267    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X22Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.321 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.321    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X22Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.454 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.595     5.049    adjustable_clock/counter2[22]
    SLICE_X21Y147        LUT3 (Prop_lut3_I0_O)        0.128     5.177 r  adjustable_clock/clk_out_i_580/O
                         net (fo=1, routed)           0.000     5.177    adjustable_clock/clk_out_i_580_n_0
    SLICE_X21Y147        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.370 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.370    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X21Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.423 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.423    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X21Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.476 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.001     5.477    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X21Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.530 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.530    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X21Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.583 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.583    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X21Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.722 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.531     6.253    adjustable_clock/counter2[21]
    SLICE_X19Y146        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375     6.628 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.628    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X19Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.681 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.681    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X19Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.734 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.734    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X19Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.787 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.001     6.788    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X19Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.841 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.841    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X19Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.894 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.894    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X19Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.033 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.574     7.607    adjustable_clock/counter2[20]
    SLICE_X20Y147        LUT2 (Prop_lut2_I1_O)        0.131     7.738 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.738    adjustable_clock/clk_out_i_702_n_0
    SLICE_X20Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.994 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.994    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X20Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.048 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     8.048    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X20Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.102 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.001     8.103    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X20Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.157 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     8.157    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X20Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.211 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     8.211    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X20Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.265 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.265    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X20Y153        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.398 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.439     8.837    adjustable_clock/counter2[19]
    SLICE_X22Y152        LUT2 (Prop_lut2_I1_O)        0.128     8.965 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.965    adjustable_clock/clk_out_i_713_n_0
    SLICE_X22Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.221 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     9.221    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X22Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.275 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.275    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X22Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.329 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.329    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X22Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.383 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.383    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X22Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.437 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.437    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X22Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.491 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.491    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X22Y158        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.624 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.581    10.205    adjustable_clock/counter2[18]
    SLICE_X25Y154        LUT3 (Prop_lut3_I0_O)        0.128    10.333 r  adjustable_clock/clk_out_i_602/O
                         net (fo=1, routed)           0.000    10.333    adjustable_clock/clk_out_i_602_n_0
    SLICE_X25Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.600 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.600    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X25Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.653 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.653    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X25Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.706 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    10.706    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X25Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.759 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.759    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X25Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.812 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.812    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X25Y159        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.951 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.304    11.255    adjustable_clock/counter2[17]
    SLICE_X27Y159        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    11.630 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.630    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X27Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.683 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.683    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X27Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.736 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.736    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X27Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.789 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.789    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X27Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.842 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.842    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X27Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.895 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.895    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X27Y165        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.034 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.635    12.670    adjustable_clock/counter2[16]
    SLICE_X23Y155        LUT2 (Prop_lut2_I1_O)        0.131    12.801 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    12.801    adjustable_clock/clk_out_i_757_n_0
    SLICE_X23Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.068 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    13.068    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X23Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.121 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    13.121    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X23Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.174 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    13.174    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X23Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.227 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.227    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X23Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.280 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.280    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X23Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.333 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.333    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X23Y161        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.472 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.652    14.124    adjustable_clock/counter2[15]
    SLICE_X19Y153        LUT2 (Prop_lut2_I1_O)        0.131    14.255 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    14.255    adjustable_clock/clk_out_i_767_n_0
    SLICE_X19Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.522 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.522    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X19Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.575 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.575    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X19Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.628 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.628    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X19Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.681 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.681    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X19Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.734 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.734    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X19Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.787 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.787    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X19Y159        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.926 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.521    15.447    adjustable_clock/counter2[14]
    SLICE_X20Y154        LUT2 (Prop_lut2_I1_O)        0.131    15.578 r  adjustable_clock/clk_out_i_763/O
                         net (fo=1, routed)           0.000    15.578    adjustable_clock/clk_out_i_763_n_0
    SLICE_X20Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.834 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.834    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X20Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.888 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.888    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X20Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.942 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.942    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X20Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.996 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.996    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X20Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.050 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    16.050    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X20Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.104 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.104    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X20Y160        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.237 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.515    16.753    adjustable_clock/counter2[13]
    SLICE_X21Y155        LUT2 (Prop_lut2_I1_O)        0.128    16.881 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    16.881    adjustable_clock/clk_out_i_774_n_0
    SLICE_X21Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.148 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    17.148    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X21Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.201 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    17.201    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X21Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.254 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    17.254    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X21Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.307 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    17.307    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X21Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.360 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.360    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X21Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.413 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.413    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X21Y161        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.552 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.463    18.014    adjustable_clock/counter2[12]
    SLICE_X19Y161        LUT3 (Prop_lut3_I0_O)        0.131    18.145 r  adjustable_clock/clk_out_i_673/O
                         net (fo=1, routed)           0.000    18.145    adjustable_clock/clk_out_i_673_n_0
    SLICE_X19Y161        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    18.404 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.404    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X19Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.457 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.457    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X19Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.510 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.510    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X19Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.563 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.563    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X19Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.616 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.616    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X19Y166        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.755 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.571    19.326    adjustable_clock/counter2[11]
    SLICE_X20Y161        LUT2 (Prop_lut2_I1_O)        0.131    19.457 r  adjustable_clock/clk_out_i_781/O
                         net (fo=1, routed)           0.000    19.457    adjustable_clock/clk_out_i_781_n_0
    SLICE_X20Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.713 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.713    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X20Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.767 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.767    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X20Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.821 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.821    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X20Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.875 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.875    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X20Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.929 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.929    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X20Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.983 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.983    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X20Y167        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.116 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.599    20.716    adjustable_clock/counter2[10]
    SLICE_X22Y163        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    21.098 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    21.098    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X22Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.152 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    21.152    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X22Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.206 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    21.206    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X22Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.260 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    21.260    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X22Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.314 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    21.314    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X22Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.368 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.368    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X22Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.501 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.444    21.945    adjustable_clock/counter2[9]
    SLICE_X23Y163        LUT2 (Prop_lut2_I1_O)        0.128    22.073 r  adjustable_clock/clk_out_i_788/O
                         net (fo=1, routed)           0.000    22.073    adjustable_clock/clk_out_i_788_n_0
    SLICE_X23Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.340 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    22.340    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X23Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.393 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    22.393    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X23Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.446 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    22.446    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X23Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.499 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.499    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X23Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.552 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.552    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X23Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.605 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.605    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X23Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.744 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.632    23.376    adjustable_clock/counter2[8]
    SLICE_X25Y163        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    23.751 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.751    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X25Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.804 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.804    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X25Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.857 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.857    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X25Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.910 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.910    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.963 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.963    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.016 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    24.016    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.155 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.580    24.735    adjustable_clock/counter2[7]
    SLICE_X21Y162        LUT2 (Prop_lut2_I1_O)        0.131    24.866 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.866    adjustable_clock/clk_out_i_796_n_0
    SLICE_X21Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.133 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    25.133    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X21Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.186 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    25.186    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X21Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.239 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    25.239    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X21Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.292 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    25.292    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X21Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.345 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    25.345    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X21Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.398 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    25.398    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X21Y168        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.537 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.637    26.175    adjustable_clock/counter2[6]
    SLICE_X17Y163        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    26.550 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    26.550    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X17Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.603 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    26.603    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X17Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.656 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.656    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X17Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.709 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.709    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X17Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.762 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.762    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X17Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.815 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.815    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X17Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.954 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.659    27.613    adjustable_clock/counter2[5]
    SLICE_X18Y163        LUT3 (Prop_lut3_I0_O)        0.131    27.744 r  adjustable_clock/clk_out_i_803/O
                         net (fo=1, routed)           0.000    27.744    adjustable_clock/clk_out_i_803_n_0
    SLICE_X18Y163        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    27.927 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.927    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X18Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.981 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.981    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X18Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.035 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    28.035    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X18Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.089 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    28.089    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X18Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.143 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    28.143    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X18Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.197 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    28.197    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X18Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.330 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.414    28.744    adjustable_clock/counter2[4]
    SLICE_X19Y167        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    29.116 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    29.116    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X19Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.169 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    29.169    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X19Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.222 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    29.222    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X19Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.275 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    29.275    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X19Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.328 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    29.328    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X19Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.381 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    29.381    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X19Y173        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.520 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.601    30.120    adjustable_clock/counter2[3]
    SLICE_X20Y168        LUT2 (Prop_lut2_I1_O)        0.131    30.251 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    30.251    adjustable_clock/clk_out_i_812_n_0
    SLICE_X20Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.507 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    30.507    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X20Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.561 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    30.561    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X20Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.615 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.615    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X20Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.669 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.669    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X20Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.723 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.723    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X20Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.777 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.777    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X20Y174        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.910 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.509    31.420    adjustable_clock/counter2[2]
    SLICE_X21Y169        LUT2 (Prop_lut2_I1_O)        0.128    31.548 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    31.548    adjustable_clock/clk_out_i_808_n_0
    SLICE_X21Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.815 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.815    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X21Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.868 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.868    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X21Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.921 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.921    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X21Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.974 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.974    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X21Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.027 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    32.027    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X21Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.080 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.007    32.087    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X21Y175        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    32.226 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.618    32.844    adjustable_clock/counter2[1]
    SLICE_X22Y170        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    33.229 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    33.229    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X22Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.283 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.283    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X22Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.337 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    33.337    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X22Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.391 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    33.391    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X22Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.445 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.007    33.452    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X22Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.506 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.500    34.006    adjustable_clock/counter2[0]
    SLICE_X23Y175        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    34.293 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    34.293    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X23Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.346 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.346    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X23Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.399 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    34.399    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X23Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.452 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.452    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X23Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.505 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.505    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X23Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.558 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.558    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X23Y181        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.697 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.419    35.116    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X27Y180        LUT4 (Prop_lut4_I3_O)        0.131    35.247 r  adjustable_clock/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.000    35.247    adjustable_clock/counter[0]_i_11__0_n_0
    SLICE_X27Y180        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    35.506 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.551    36.057    adjustable_clock/clear
    SLICE_X26Y180        FDRE                                         r  adjustable_clock/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.299     2.618    adjustable_clock/CLK_OUT1
    SLICE_X26Y180        FDRE                                         r  adjustable_clock/counter_reg[28]/C
                         clock pessimism             -0.374     2.244    
                         clock uncertainty           -0.067     2.177    
    SLICE_X26Y180        FDRE (Setup_fdre_C_R)       -0.228     1.949    adjustable_clock/counter_reg[28]
  -------------------------------------------------------------------
                         required time                          1.949    
                         arrival time                         -36.057    
  -------------------------------------------------------------------
                         slack                                -34.108    

Slack (VIOLATED) :        -34.108ns  (required time - arrival time)
  Source:                 r_divisor2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.752ns  (logic 23.076ns (59.547%)  route 15.676ns (40.453%))
  Logic Levels:           197  (CARRY4=178 DSP48E1=1 LUT1=1 LUT2=12 LUT3=4 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.382ns = ( 2.618 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.696ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.445    -2.696    clk
    SLICE_X21Y154        FDRE                                         r  r_divisor2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y154        FDRE (Prop_fdre_C_Q)         0.223    -2.473 r  r_divisor2_reg[5]/Q
                         net (fo=1, routed)           0.232    -2.240    adjustable_clock/divisor[13]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_P[1])
                                                      2.737     0.497 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.622     1.119    adjustable_clock/counter3_n_104
    SLICE_X25Y146        LUT1 (Prop_lut1_I0_O)        0.043     1.162 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     1.162    adjustable_clock/clk_out_i_577_n_0
    SLICE_X25Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.429 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.429    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X25Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.482 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.482    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X25Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.535 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.535    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X25Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.588 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.001     1.589    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X25Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.642 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.642    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X25Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.695 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.725     2.419    adjustable_clock/counter2[24]
    SLICE_X23Y145        LUT2 (Prop_lut2_I1_O)        0.043     2.462 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.462    adjustable_clock/clk_out_i_691_n_0
    SLICE_X23Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.729 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.729    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X23Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.782 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.782    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X23Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.835 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.835    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X23Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.888 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.888    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X23Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.941 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.001     2.942    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X23Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.995 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.995    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X23Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     3.134 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.532     3.666    adjustable_clock/counter2[23]
    SLICE_X22Y145        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     4.051 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     4.051    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X22Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.105 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     4.105    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X22Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.159 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     4.159    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X22Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.213 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.213    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X22Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.267 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.001     4.267    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X22Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.321 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.321    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X22Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.454 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.595     5.049    adjustable_clock/counter2[22]
    SLICE_X21Y147        LUT3 (Prop_lut3_I0_O)        0.128     5.177 r  adjustable_clock/clk_out_i_580/O
                         net (fo=1, routed)           0.000     5.177    adjustable_clock/clk_out_i_580_n_0
    SLICE_X21Y147        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.370 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.370    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X21Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.423 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.423    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X21Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.476 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.001     5.477    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X21Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.530 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.530    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X21Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.583 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.583    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X21Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.722 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.531     6.253    adjustable_clock/counter2[21]
    SLICE_X19Y146        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375     6.628 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.628    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X19Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.681 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.681    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X19Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.734 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.734    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X19Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.787 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.001     6.788    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X19Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.841 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.841    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X19Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.894 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.894    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X19Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.033 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.574     7.607    adjustable_clock/counter2[20]
    SLICE_X20Y147        LUT2 (Prop_lut2_I1_O)        0.131     7.738 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.738    adjustable_clock/clk_out_i_702_n_0
    SLICE_X20Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.994 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.994    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X20Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.048 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     8.048    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X20Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.102 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.001     8.103    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X20Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.157 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     8.157    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X20Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.211 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     8.211    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X20Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.265 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.265    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X20Y153        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.398 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.439     8.837    adjustable_clock/counter2[19]
    SLICE_X22Y152        LUT2 (Prop_lut2_I1_O)        0.128     8.965 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.965    adjustable_clock/clk_out_i_713_n_0
    SLICE_X22Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.221 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     9.221    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X22Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.275 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.275    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X22Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.329 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.329    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X22Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.383 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.383    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X22Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.437 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.437    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X22Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.491 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.491    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X22Y158        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.624 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.581    10.205    adjustable_clock/counter2[18]
    SLICE_X25Y154        LUT3 (Prop_lut3_I0_O)        0.128    10.333 r  adjustable_clock/clk_out_i_602/O
                         net (fo=1, routed)           0.000    10.333    adjustable_clock/clk_out_i_602_n_0
    SLICE_X25Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.600 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.600    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X25Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.653 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.653    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X25Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.706 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    10.706    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X25Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.759 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.759    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X25Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.812 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.812    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X25Y159        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.951 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.304    11.255    adjustable_clock/counter2[17]
    SLICE_X27Y159        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    11.630 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.630    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X27Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.683 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.683    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X27Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.736 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.736    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X27Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.789 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.789    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X27Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.842 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.842    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X27Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.895 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.895    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X27Y165        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.034 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.635    12.670    adjustable_clock/counter2[16]
    SLICE_X23Y155        LUT2 (Prop_lut2_I1_O)        0.131    12.801 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    12.801    adjustable_clock/clk_out_i_757_n_0
    SLICE_X23Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.068 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    13.068    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X23Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.121 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    13.121    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X23Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.174 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    13.174    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X23Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.227 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.227    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X23Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.280 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.280    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X23Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.333 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.333    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X23Y161        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.472 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.652    14.124    adjustable_clock/counter2[15]
    SLICE_X19Y153        LUT2 (Prop_lut2_I1_O)        0.131    14.255 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    14.255    adjustable_clock/clk_out_i_767_n_0
    SLICE_X19Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.522 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.522    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X19Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.575 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.575    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X19Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.628 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.628    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X19Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.681 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.681    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X19Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.734 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.734    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X19Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.787 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.787    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X19Y159        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.926 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.521    15.447    adjustable_clock/counter2[14]
    SLICE_X20Y154        LUT2 (Prop_lut2_I1_O)        0.131    15.578 r  adjustable_clock/clk_out_i_763/O
                         net (fo=1, routed)           0.000    15.578    adjustable_clock/clk_out_i_763_n_0
    SLICE_X20Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.834 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.834    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X20Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.888 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.888    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X20Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.942 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.942    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X20Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.996 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.996    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X20Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.050 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    16.050    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X20Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.104 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.104    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X20Y160        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.237 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.515    16.753    adjustable_clock/counter2[13]
    SLICE_X21Y155        LUT2 (Prop_lut2_I1_O)        0.128    16.881 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    16.881    adjustable_clock/clk_out_i_774_n_0
    SLICE_X21Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.148 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    17.148    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X21Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.201 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    17.201    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X21Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.254 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    17.254    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X21Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.307 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    17.307    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X21Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.360 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.360    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X21Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.413 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.413    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X21Y161        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.552 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.463    18.014    adjustable_clock/counter2[12]
    SLICE_X19Y161        LUT3 (Prop_lut3_I0_O)        0.131    18.145 r  adjustable_clock/clk_out_i_673/O
                         net (fo=1, routed)           0.000    18.145    adjustable_clock/clk_out_i_673_n_0
    SLICE_X19Y161        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    18.404 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.404    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X19Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.457 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.457    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X19Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.510 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.510    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X19Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.563 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.563    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X19Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.616 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.616    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X19Y166        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.755 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.571    19.326    adjustable_clock/counter2[11]
    SLICE_X20Y161        LUT2 (Prop_lut2_I1_O)        0.131    19.457 r  adjustable_clock/clk_out_i_781/O
                         net (fo=1, routed)           0.000    19.457    adjustable_clock/clk_out_i_781_n_0
    SLICE_X20Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.713 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.713    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X20Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.767 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.767    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X20Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.821 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.821    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X20Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.875 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.875    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X20Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.929 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.929    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X20Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.983 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.983    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X20Y167        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.116 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.599    20.716    adjustable_clock/counter2[10]
    SLICE_X22Y163        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    21.098 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    21.098    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X22Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.152 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    21.152    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X22Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.206 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    21.206    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X22Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.260 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    21.260    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X22Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.314 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    21.314    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X22Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.368 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.368    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X22Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.501 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.444    21.945    adjustable_clock/counter2[9]
    SLICE_X23Y163        LUT2 (Prop_lut2_I1_O)        0.128    22.073 r  adjustable_clock/clk_out_i_788/O
                         net (fo=1, routed)           0.000    22.073    adjustable_clock/clk_out_i_788_n_0
    SLICE_X23Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.340 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    22.340    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X23Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.393 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    22.393    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X23Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.446 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    22.446    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X23Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.499 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.499    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X23Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.552 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.552    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X23Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.605 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.605    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X23Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.744 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.632    23.376    adjustable_clock/counter2[8]
    SLICE_X25Y163        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    23.751 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.751    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X25Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.804 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.804    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X25Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.857 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.857    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X25Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.910 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.910    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.963 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.963    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.016 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    24.016    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.155 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.580    24.735    adjustable_clock/counter2[7]
    SLICE_X21Y162        LUT2 (Prop_lut2_I1_O)        0.131    24.866 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.866    adjustable_clock/clk_out_i_796_n_0
    SLICE_X21Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.133 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    25.133    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X21Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.186 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    25.186    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X21Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.239 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    25.239    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X21Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.292 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    25.292    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X21Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.345 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    25.345    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X21Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.398 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    25.398    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X21Y168        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.537 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.637    26.175    adjustable_clock/counter2[6]
    SLICE_X17Y163        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    26.550 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    26.550    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X17Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.603 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    26.603    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X17Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.656 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.656    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X17Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.709 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.709    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X17Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.762 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.762    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X17Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.815 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.815    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X17Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.954 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.659    27.613    adjustable_clock/counter2[5]
    SLICE_X18Y163        LUT3 (Prop_lut3_I0_O)        0.131    27.744 r  adjustable_clock/clk_out_i_803/O
                         net (fo=1, routed)           0.000    27.744    adjustable_clock/clk_out_i_803_n_0
    SLICE_X18Y163        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    27.927 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.927    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X18Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.981 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.981    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X18Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.035 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    28.035    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X18Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.089 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    28.089    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X18Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.143 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    28.143    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X18Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.197 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    28.197    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X18Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.330 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.414    28.744    adjustable_clock/counter2[4]
    SLICE_X19Y167        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    29.116 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    29.116    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X19Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.169 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    29.169    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X19Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.222 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    29.222    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X19Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.275 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    29.275    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X19Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.328 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    29.328    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X19Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.381 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    29.381    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X19Y173        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.520 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.601    30.120    adjustable_clock/counter2[3]
    SLICE_X20Y168        LUT2 (Prop_lut2_I1_O)        0.131    30.251 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    30.251    adjustable_clock/clk_out_i_812_n_0
    SLICE_X20Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.507 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    30.507    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X20Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.561 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    30.561    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X20Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.615 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.615    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X20Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.669 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.669    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X20Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.723 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.723    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X20Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.777 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.777    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X20Y174        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.910 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.509    31.420    adjustable_clock/counter2[2]
    SLICE_X21Y169        LUT2 (Prop_lut2_I1_O)        0.128    31.548 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    31.548    adjustable_clock/clk_out_i_808_n_0
    SLICE_X21Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.815 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.815    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X21Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.868 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.868    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X21Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.921 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.921    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X21Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.974 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.974    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X21Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.027 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    32.027    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X21Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.080 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.007    32.087    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X21Y175        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    32.226 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.618    32.844    adjustable_clock/counter2[1]
    SLICE_X22Y170        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    33.229 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    33.229    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X22Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.283 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.283    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X22Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.337 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    33.337    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X22Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.391 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    33.391    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X22Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.445 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.007    33.452    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X22Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.506 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.500    34.006    adjustable_clock/counter2[0]
    SLICE_X23Y175        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    34.293 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    34.293    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X23Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.346 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.346    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X23Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.399 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    34.399    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X23Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.452 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.452    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X23Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.505 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.505    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X23Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.558 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.558    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X23Y181        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.697 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.419    35.116    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X27Y180        LUT4 (Prop_lut4_I3_O)        0.131    35.247 r  adjustable_clock/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.000    35.247    adjustable_clock/counter[0]_i_11__0_n_0
    SLICE_X27Y180        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    35.506 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.551    36.057    adjustable_clock/clear
    SLICE_X26Y180        FDRE                                         r  adjustable_clock/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.299     2.618    adjustable_clock/CLK_OUT1
    SLICE_X26Y180        FDRE                                         r  adjustable_clock/counter_reg[29]/C
                         clock pessimism             -0.374     2.244    
                         clock uncertainty           -0.067     2.177    
    SLICE_X26Y180        FDRE (Setup_fdre_C_R)       -0.228     1.949    adjustable_clock/counter_reg[29]
  -------------------------------------------------------------------
                         required time                          1.949    
                         arrival time                         -36.057    
  -------------------------------------------------------------------
                         slack                                -34.108    

Slack (VIOLATED) :        -34.108ns  (required time - arrival time)
  Source:                 r_divisor2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.752ns  (logic 23.076ns (59.547%)  route 15.676ns (40.453%))
  Logic Levels:           197  (CARRY4=178 DSP48E1=1 LUT1=1 LUT2=12 LUT3=4 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.382ns = ( 2.618 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.696ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.445    -2.696    clk
    SLICE_X21Y154        FDRE                                         r  r_divisor2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y154        FDRE (Prop_fdre_C_Q)         0.223    -2.473 r  r_divisor2_reg[5]/Q
                         net (fo=1, routed)           0.232    -2.240    adjustable_clock/divisor[13]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_P[1])
                                                      2.737     0.497 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.622     1.119    adjustable_clock/counter3_n_104
    SLICE_X25Y146        LUT1 (Prop_lut1_I0_O)        0.043     1.162 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     1.162    adjustable_clock/clk_out_i_577_n_0
    SLICE_X25Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.429 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.429    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X25Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.482 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.482    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X25Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.535 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.535    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X25Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.588 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.001     1.589    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X25Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.642 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.642    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X25Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.695 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.725     2.419    adjustable_clock/counter2[24]
    SLICE_X23Y145        LUT2 (Prop_lut2_I1_O)        0.043     2.462 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.462    adjustable_clock/clk_out_i_691_n_0
    SLICE_X23Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.729 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.729    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X23Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.782 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.782    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X23Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.835 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.835    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X23Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.888 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.888    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X23Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.941 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.001     2.942    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X23Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.995 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.995    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X23Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     3.134 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.532     3.666    adjustable_clock/counter2[23]
    SLICE_X22Y145        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     4.051 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     4.051    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X22Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.105 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     4.105    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X22Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.159 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     4.159    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X22Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.213 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.213    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X22Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.267 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.001     4.267    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X22Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.321 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.321    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X22Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.454 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.595     5.049    adjustable_clock/counter2[22]
    SLICE_X21Y147        LUT3 (Prop_lut3_I0_O)        0.128     5.177 r  adjustable_clock/clk_out_i_580/O
                         net (fo=1, routed)           0.000     5.177    adjustable_clock/clk_out_i_580_n_0
    SLICE_X21Y147        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.370 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.370    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X21Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.423 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.423    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X21Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.476 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.001     5.477    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X21Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.530 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.530    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X21Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.583 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.583    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X21Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.722 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.531     6.253    adjustable_clock/counter2[21]
    SLICE_X19Y146        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375     6.628 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.628    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X19Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.681 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.681    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X19Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.734 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.734    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X19Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.787 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.001     6.788    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X19Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.841 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.841    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X19Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.894 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.894    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X19Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.033 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.574     7.607    adjustable_clock/counter2[20]
    SLICE_X20Y147        LUT2 (Prop_lut2_I1_O)        0.131     7.738 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.738    adjustable_clock/clk_out_i_702_n_0
    SLICE_X20Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.994 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.994    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X20Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.048 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     8.048    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X20Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.102 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.001     8.103    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X20Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.157 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     8.157    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X20Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.211 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     8.211    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X20Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.265 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.265    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X20Y153        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.398 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.439     8.837    adjustable_clock/counter2[19]
    SLICE_X22Y152        LUT2 (Prop_lut2_I1_O)        0.128     8.965 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.965    adjustable_clock/clk_out_i_713_n_0
    SLICE_X22Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.221 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     9.221    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X22Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.275 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.275    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X22Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.329 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.329    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X22Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.383 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.383    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X22Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.437 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.437    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X22Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.491 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.491    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X22Y158        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.624 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.581    10.205    adjustable_clock/counter2[18]
    SLICE_X25Y154        LUT3 (Prop_lut3_I0_O)        0.128    10.333 r  adjustable_clock/clk_out_i_602/O
                         net (fo=1, routed)           0.000    10.333    adjustable_clock/clk_out_i_602_n_0
    SLICE_X25Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.600 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.600    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X25Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.653 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.653    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X25Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.706 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    10.706    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X25Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.759 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.759    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X25Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.812 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.812    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X25Y159        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.951 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.304    11.255    adjustable_clock/counter2[17]
    SLICE_X27Y159        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    11.630 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.630    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X27Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.683 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.683    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X27Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.736 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.736    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X27Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.789 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.789    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X27Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.842 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.842    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X27Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.895 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.895    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X27Y165        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.034 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.635    12.670    adjustable_clock/counter2[16]
    SLICE_X23Y155        LUT2 (Prop_lut2_I1_O)        0.131    12.801 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    12.801    adjustable_clock/clk_out_i_757_n_0
    SLICE_X23Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.068 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    13.068    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X23Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.121 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    13.121    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X23Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.174 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    13.174    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X23Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.227 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.227    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X23Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.280 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.280    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X23Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.333 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.333    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X23Y161        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.472 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.652    14.124    adjustable_clock/counter2[15]
    SLICE_X19Y153        LUT2 (Prop_lut2_I1_O)        0.131    14.255 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    14.255    adjustable_clock/clk_out_i_767_n_0
    SLICE_X19Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.522 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.522    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X19Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.575 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.575    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X19Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.628 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.628    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X19Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.681 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.681    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X19Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.734 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.734    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X19Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.787 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.787    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X19Y159        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.926 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.521    15.447    adjustable_clock/counter2[14]
    SLICE_X20Y154        LUT2 (Prop_lut2_I1_O)        0.131    15.578 r  adjustable_clock/clk_out_i_763/O
                         net (fo=1, routed)           0.000    15.578    adjustable_clock/clk_out_i_763_n_0
    SLICE_X20Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.834 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.834    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X20Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.888 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.888    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X20Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.942 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.942    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X20Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.996 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.996    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X20Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.050 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    16.050    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X20Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.104 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.104    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X20Y160        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.237 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.515    16.753    adjustable_clock/counter2[13]
    SLICE_X21Y155        LUT2 (Prop_lut2_I1_O)        0.128    16.881 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    16.881    adjustable_clock/clk_out_i_774_n_0
    SLICE_X21Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.148 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    17.148    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X21Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.201 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    17.201    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X21Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.254 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    17.254    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X21Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.307 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    17.307    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X21Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.360 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.360    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X21Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.413 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.413    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X21Y161        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.552 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.463    18.014    adjustable_clock/counter2[12]
    SLICE_X19Y161        LUT3 (Prop_lut3_I0_O)        0.131    18.145 r  adjustable_clock/clk_out_i_673/O
                         net (fo=1, routed)           0.000    18.145    adjustable_clock/clk_out_i_673_n_0
    SLICE_X19Y161        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    18.404 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.404    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X19Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.457 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.457    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X19Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.510 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.510    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X19Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.563 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.563    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X19Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.616 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.616    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X19Y166        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.755 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.571    19.326    adjustable_clock/counter2[11]
    SLICE_X20Y161        LUT2 (Prop_lut2_I1_O)        0.131    19.457 r  adjustable_clock/clk_out_i_781/O
                         net (fo=1, routed)           0.000    19.457    adjustable_clock/clk_out_i_781_n_0
    SLICE_X20Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.713 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.713    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X20Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.767 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.767    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X20Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.821 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.821    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X20Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.875 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.875    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X20Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.929 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.929    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X20Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.983 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.983    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X20Y167        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.116 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.599    20.716    adjustable_clock/counter2[10]
    SLICE_X22Y163        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    21.098 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    21.098    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X22Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.152 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    21.152    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X22Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.206 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    21.206    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X22Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.260 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    21.260    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X22Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.314 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    21.314    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X22Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.368 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.368    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X22Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.501 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.444    21.945    adjustable_clock/counter2[9]
    SLICE_X23Y163        LUT2 (Prop_lut2_I1_O)        0.128    22.073 r  adjustable_clock/clk_out_i_788/O
                         net (fo=1, routed)           0.000    22.073    adjustable_clock/clk_out_i_788_n_0
    SLICE_X23Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.340 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    22.340    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X23Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.393 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    22.393    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X23Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.446 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    22.446    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X23Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.499 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.499    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X23Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.552 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.552    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X23Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.605 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.605    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X23Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.744 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.632    23.376    adjustable_clock/counter2[8]
    SLICE_X25Y163        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    23.751 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.751    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X25Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.804 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.804    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X25Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.857 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.857    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X25Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.910 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.910    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.963 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.963    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.016 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    24.016    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.155 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.580    24.735    adjustable_clock/counter2[7]
    SLICE_X21Y162        LUT2 (Prop_lut2_I1_O)        0.131    24.866 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.866    adjustable_clock/clk_out_i_796_n_0
    SLICE_X21Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.133 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    25.133    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X21Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.186 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    25.186    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X21Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.239 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    25.239    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X21Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.292 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    25.292    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X21Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.345 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    25.345    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X21Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.398 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    25.398    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X21Y168        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.537 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.637    26.175    adjustable_clock/counter2[6]
    SLICE_X17Y163        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    26.550 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    26.550    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X17Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.603 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    26.603    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X17Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.656 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.656    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X17Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.709 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.709    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X17Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.762 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.762    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X17Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.815 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.815    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X17Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.954 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.659    27.613    adjustable_clock/counter2[5]
    SLICE_X18Y163        LUT3 (Prop_lut3_I0_O)        0.131    27.744 r  adjustable_clock/clk_out_i_803/O
                         net (fo=1, routed)           0.000    27.744    adjustable_clock/clk_out_i_803_n_0
    SLICE_X18Y163        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    27.927 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.927    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X18Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.981 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.981    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X18Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.035 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    28.035    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X18Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.089 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    28.089    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X18Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.143 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    28.143    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X18Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.197 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    28.197    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X18Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.330 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.414    28.744    adjustable_clock/counter2[4]
    SLICE_X19Y167        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    29.116 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    29.116    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X19Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.169 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    29.169    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X19Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.222 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    29.222    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X19Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.275 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    29.275    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X19Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.328 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    29.328    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X19Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.381 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    29.381    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X19Y173        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.520 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.601    30.120    adjustable_clock/counter2[3]
    SLICE_X20Y168        LUT2 (Prop_lut2_I1_O)        0.131    30.251 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    30.251    adjustable_clock/clk_out_i_812_n_0
    SLICE_X20Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.507 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    30.507    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X20Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.561 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    30.561    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X20Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.615 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.615    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X20Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.669 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.669    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X20Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.723 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.723    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X20Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.777 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.777    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X20Y174        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.910 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.509    31.420    adjustable_clock/counter2[2]
    SLICE_X21Y169        LUT2 (Prop_lut2_I1_O)        0.128    31.548 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    31.548    adjustable_clock/clk_out_i_808_n_0
    SLICE_X21Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.815 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.815    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X21Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.868 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.868    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X21Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.921 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.921    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X21Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.974 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.974    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X21Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.027 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    32.027    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X21Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.080 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.007    32.087    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X21Y175        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    32.226 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.618    32.844    adjustable_clock/counter2[1]
    SLICE_X22Y170        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    33.229 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    33.229    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X22Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.283 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.283    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X22Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.337 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    33.337    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X22Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.391 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    33.391    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X22Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.445 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.007    33.452    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X22Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.506 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.500    34.006    adjustable_clock/counter2[0]
    SLICE_X23Y175        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    34.293 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    34.293    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X23Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.346 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.346    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X23Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.399 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    34.399    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X23Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.452 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.452    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X23Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.505 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.505    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X23Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.558 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.558    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X23Y181        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.697 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.419    35.116    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X27Y180        LUT4 (Prop_lut4_I3_O)        0.131    35.247 r  adjustable_clock/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.000    35.247    adjustable_clock/counter[0]_i_11__0_n_0
    SLICE_X27Y180        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    35.506 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.551    36.057    adjustable_clock/clear
    SLICE_X26Y180        FDRE                                         r  adjustable_clock/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.299     2.618    adjustable_clock/CLK_OUT1
    SLICE_X26Y180        FDRE                                         r  adjustable_clock/counter_reg[30]/C
                         clock pessimism             -0.374     2.244    
                         clock uncertainty           -0.067     2.177    
    SLICE_X26Y180        FDRE (Setup_fdre_C_R)       -0.228     1.949    adjustable_clock/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          1.949    
                         arrival time                         -36.057    
  -------------------------------------------------------------------
                         slack                                -34.108    

Slack (VIOLATED) :        -34.108ns  (required time - arrival time)
  Source:                 r_divisor2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.752ns  (logic 23.076ns (59.547%)  route 15.676ns (40.453%))
  Logic Levels:           197  (CARRY4=178 DSP48E1=1 LUT1=1 LUT2=12 LUT3=4 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.382ns = ( 2.618 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.696ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.445    -2.696    clk
    SLICE_X21Y154        FDRE                                         r  r_divisor2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y154        FDRE (Prop_fdre_C_Q)         0.223    -2.473 r  r_divisor2_reg[5]/Q
                         net (fo=1, routed)           0.232    -2.240    adjustable_clock/divisor[13]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_P[1])
                                                      2.737     0.497 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.622     1.119    adjustable_clock/counter3_n_104
    SLICE_X25Y146        LUT1 (Prop_lut1_I0_O)        0.043     1.162 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     1.162    adjustable_clock/clk_out_i_577_n_0
    SLICE_X25Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.429 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.429    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X25Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.482 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.482    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X25Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.535 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.535    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X25Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.588 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.001     1.589    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X25Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.642 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.642    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X25Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.695 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.725     2.419    adjustable_clock/counter2[24]
    SLICE_X23Y145        LUT2 (Prop_lut2_I1_O)        0.043     2.462 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.462    adjustable_clock/clk_out_i_691_n_0
    SLICE_X23Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.729 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.729    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X23Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.782 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.782    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X23Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.835 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.835    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X23Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.888 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.888    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X23Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.941 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.001     2.942    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X23Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.995 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.995    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X23Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     3.134 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.532     3.666    adjustable_clock/counter2[23]
    SLICE_X22Y145        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     4.051 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     4.051    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X22Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.105 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     4.105    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X22Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.159 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     4.159    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X22Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.213 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.213    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X22Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.267 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.001     4.267    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X22Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.321 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.321    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X22Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.454 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.595     5.049    adjustable_clock/counter2[22]
    SLICE_X21Y147        LUT3 (Prop_lut3_I0_O)        0.128     5.177 r  adjustable_clock/clk_out_i_580/O
                         net (fo=1, routed)           0.000     5.177    adjustable_clock/clk_out_i_580_n_0
    SLICE_X21Y147        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.370 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.370    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X21Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.423 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.423    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X21Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.476 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.001     5.477    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X21Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.530 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.530    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X21Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.583 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.583    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X21Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.722 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.531     6.253    adjustable_clock/counter2[21]
    SLICE_X19Y146        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375     6.628 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.628    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X19Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.681 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.681    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X19Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.734 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.734    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X19Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.787 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.001     6.788    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X19Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.841 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.841    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X19Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.894 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.894    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X19Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.033 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.574     7.607    adjustable_clock/counter2[20]
    SLICE_X20Y147        LUT2 (Prop_lut2_I1_O)        0.131     7.738 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.738    adjustable_clock/clk_out_i_702_n_0
    SLICE_X20Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.994 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.994    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X20Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.048 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     8.048    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X20Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.102 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.001     8.103    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X20Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.157 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     8.157    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X20Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.211 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     8.211    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X20Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.265 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.265    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X20Y153        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.398 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.439     8.837    adjustable_clock/counter2[19]
    SLICE_X22Y152        LUT2 (Prop_lut2_I1_O)        0.128     8.965 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.965    adjustable_clock/clk_out_i_713_n_0
    SLICE_X22Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.221 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     9.221    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X22Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.275 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.275    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X22Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.329 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.329    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X22Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.383 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.383    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X22Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.437 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.437    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X22Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.491 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.491    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X22Y158        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.624 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.581    10.205    adjustable_clock/counter2[18]
    SLICE_X25Y154        LUT3 (Prop_lut3_I0_O)        0.128    10.333 r  adjustable_clock/clk_out_i_602/O
                         net (fo=1, routed)           0.000    10.333    adjustable_clock/clk_out_i_602_n_0
    SLICE_X25Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.600 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.600    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X25Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.653 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.653    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X25Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.706 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    10.706    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X25Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.759 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.759    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X25Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.812 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.812    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X25Y159        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.951 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.304    11.255    adjustable_clock/counter2[17]
    SLICE_X27Y159        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    11.630 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.630    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X27Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.683 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.683    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X27Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.736 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.736    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X27Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.789 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.789    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X27Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.842 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.842    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X27Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.895 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.895    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X27Y165        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.034 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.635    12.670    adjustable_clock/counter2[16]
    SLICE_X23Y155        LUT2 (Prop_lut2_I1_O)        0.131    12.801 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    12.801    adjustable_clock/clk_out_i_757_n_0
    SLICE_X23Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.068 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    13.068    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X23Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.121 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    13.121    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X23Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.174 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    13.174    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X23Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.227 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.227    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X23Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.280 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.280    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X23Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.333 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.333    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X23Y161        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.472 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.652    14.124    adjustable_clock/counter2[15]
    SLICE_X19Y153        LUT2 (Prop_lut2_I1_O)        0.131    14.255 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    14.255    adjustable_clock/clk_out_i_767_n_0
    SLICE_X19Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.522 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.522    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X19Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.575 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.575    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X19Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.628 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.628    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X19Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.681 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.681    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X19Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.734 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.734    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X19Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.787 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.787    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X19Y159        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.926 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.521    15.447    adjustable_clock/counter2[14]
    SLICE_X20Y154        LUT2 (Prop_lut2_I1_O)        0.131    15.578 r  adjustable_clock/clk_out_i_763/O
                         net (fo=1, routed)           0.000    15.578    adjustable_clock/clk_out_i_763_n_0
    SLICE_X20Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.834 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.834    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X20Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.888 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.888    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X20Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.942 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.942    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X20Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.996 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.996    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X20Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.050 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    16.050    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X20Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.104 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.104    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X20Y160        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.237 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.515    16.753    adjustable_clock/counter2[13]
    SLICE_X21Y155        LUT2 (Prop_lut2_I1_O)        0.128    16.881 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    16.881    adjustable_clock/clk_out_i_774_n_0
    SLICE_X21Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.148 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    17.148    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X21Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.201 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    17.201    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X21Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.254 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    17.254    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X21Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.307 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    17.307    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X21Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.360 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.360    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X21Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.413 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.413    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X21Y161        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.552 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.463    18.014    adjustable_clock/counter2[12]
    SLICE_X19Y161        LUT3 (Prop_lut3_I0_O)        0.131    18.145 r  adjustable_clock/clk_out_i_673/O
                         net (fo=1, routed)           0.000    18.145    adjustable_clock/clk_out_i_673_n_0
    SLICE_X19Y161        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    18.404 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.404    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X19Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.457 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.457    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X19Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.510 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.510    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X19Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.563 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.563    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X19Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.616 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.616    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X19Y166        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.755 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.571    19.326    adjustable_clock/counter2[11]
    SLICE_X20Y161        LUT2 (Prop_lut2_I1_O)        0.131    19.457 r  adjustable_clock/clk_out_i_781/O
                         net (fo=1, routed)           0.000    19.457    adjustable_clock/clk_out_i_781_n_0
    SLICE_X20Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.713 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.713    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X20Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.767 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.767    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X20Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.821 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.821    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X20Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.875 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.875    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X20Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.929 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.929    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X20Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.983 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.983    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X20Y167        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.116 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.599    20.716    adjustable_clock/counter2[10]
    SLICE_X22Y163        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    21.098 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    21.098    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X22Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.152 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    21.152    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X22Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.206 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    21.206    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X22Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.260 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    21.260    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X22Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.314 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    21.314    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X22Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.368 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.368    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X22Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.501 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.444    21.945    adjustable_clock/counter2[9]
    SLICE_X23Y163        LUT2 (Prop_lut2_I1_O)        0.128    22.073 r  adjustable_clock/clk_out_i_788/O
                         net (fo=1, routed)           0.000    22.073    adjustable_clock/clk_out_i_788_n_0
    SLICE_X23Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.340 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    22.340    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X23Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.393 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    22.393    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X23Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.446 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    22.446    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X23Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.499 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.499    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X23Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.552 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.552    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X23Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.605 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.605    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X23Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.744 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.632    23.376    adjustable_clock/counter2[8]
    SLICE_X25Y163        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    23.751 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.751    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X25Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.804 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.804    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X25Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.857 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.857    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X25Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.910 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.910    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.963 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.963    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.016 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    24.016    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.155 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.580    24.735    adjustable_clock/counter2[7]
    SLICE_X21Y162        LUT2 (Prop_lut2_I1_O)        0.131    24.866 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.866    adjustable_clock/clk_out_i_796_n_0
    SLICE_X21Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.133 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    25.133    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X21Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.186 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    25.186    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X21Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.239 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    25.239    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X21Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.292 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    25.292    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X21Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.345 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    25.345    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X21Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.398 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    25.398    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X21Y168        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.537 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.637    26.175    adjustable_clock/counter2[6]
    SLICE_X17Y163        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    26.550 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    26.550    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X17Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.603 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    26.603    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X17Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.656 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.656    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X17Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.709 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.709    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X17Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.762 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.762    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X17Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.815 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.815    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X17Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.954 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.659    27.613    adjustable_clock/counter2[5]
    SLICE_X18Y163        LUT3 (Prop_lut3_I0_O)        0.131    27.744 r  adjustable_clock/clk_out_i_803/O
                         net (fo=1, routed)           0.000    27.744    adjustable_clock/clk_out_i_803_n_0
    SLICE_X18Y163        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    27.927 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.927    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X18Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.981 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.981    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X18Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.035 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    28.035    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X18Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.089 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    28.089    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X18Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.143 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    28.143    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X18Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.197 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    28.197    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X18Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.330 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.414    28.744    adjustable_clock/counter2[4]
    SLICE_X19Y167        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    29.116 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    29.116    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X19Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.169 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    29.169    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X19Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.222 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    29.222    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X19Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.275 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    29.275    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X19Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.328 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    29.328    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X19Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.381 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    29.381    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X19Y173        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.520 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.601    30.120    adjustable_clock/counter2[3]
    SLICE_X20Y168        LUT2 (Prop_lut2_I1_O)        0.131    30.251 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    30.251    adjustable_clock/clk_out_i_812_n_0
    SLICE_X20Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.507 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    30.507    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X20Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.561 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    30.561    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X20Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.615 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.615    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X20Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.669 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.669    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X20Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.723 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.723    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X20Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.777 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.777    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X20Y174        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.910 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.509    31.420    adjustable_clock/counter2[2]
    SLICE_X21Y169        LUT2 (Prop_lut2_I1_O)        0.128    31.548 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    31.548    adjustable_clock/clk_out_i_808_n_0
    SLICE_X21Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.815 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.815    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X21Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.868 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.868    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X21Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.921 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.921    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X21Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.974 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.974    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X21Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.027 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    32.027    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X21Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.080 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.007    32.087    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X21Y175        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    32.226 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.618    32.844    adjustable_clock/counter2[1]
    SLICE_X22Y170        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    33.229 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    33.229    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X22Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.283 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.283    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X22Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.337 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    33.337    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X22Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.391 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    33.391    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X22Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.445 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.007    33.452    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X22Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.506 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.500    34.006    adjustable_clock/counter2[0]
    SLICE_X23Y175        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    34.293 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    34.293    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X23Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.346 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.346    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X23Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.399 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    34.399    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X23Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.452 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.452    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X23Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.505 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.505    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X23Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.558 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.558    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X23Y181        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.697 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.419    35.116    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X27Y180        LUT4 (Prop_lut4_I3_O)        0.131    35.247 r  adjustable_clock/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.000    35.247    adjustable_clock/counter[0]_i_11__0_n_0
    SLICE_X27Y180        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    35.506 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.551    36.057    adjustable_clock/clear
    SLICE_X26Y180        FDRE                                         r  adjustable_clock/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.299     2.618    adjustable_clock/CLK_OUT1
    SLICE_X26Y180        FDRE                                         r  adjustable_clock/counter_reg[31]/C
                         clock pessimism             -0.374     2.244    
                         clock uncertainty           -0.067     2.177    
    SLICE_X26Y180        FDRE (Setup_fdre_C_R)       -0.228     1.949    adjustable_clock/counter_reg[31]
  -------------------------------------------------------------------
                         required time                          1.949    
                         arrival time                         -36.057    
  -------------------------------------------------------------------
                         slack                                -34.108    

Slack (VIOLATED) :        -34.031ns  (required time - arrival time)
  Source:                 r_divisor2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.674ns  (logic 23.076ns (59.668%)  route 15.598ns (40.332%))
  Logic Levels:           197  (CARRY4=178 DSP48E1=1 LUT1=1 LUT2=12 LUT3=4 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.384ns = ( 2.616 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.696ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.445    -2.696    clk
    SLICE_X21Y154        FDRE                                         r  r_divisor2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y154        FDRE (Prop_fdre_C_Q)         0.223    -2.473 r  r_divisor2_reg[5]/Q
                         net (fo=1, routed)           0.232    -2.240    adjustable_clock/divisor[13]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_P[1])
                                                      2.737     0.497 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.622     1.119    adjustable_clock/counter3_n_104
    SLICE_X25Y146        LUT1 (Prop_lut1_I0_O)        0.043     1.162 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     1.162    adjustable_clock/clk_out_i_577_n_0
    SLICE_X25Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.429 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.429    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X25Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.482 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.482    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X25Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.535 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.535    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X25Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.588 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.001     1.589    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X25Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.642 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.642    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X25Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.695 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.725     2.419    adjustable_clock/counter2[24]
    SLICE_X23Y145        LUT2 (Prop_lut2_I1_O)        0.043     2.462 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.462    adjustable_clock/clk_out_i_691_n_0
    SLICE_X23Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.729 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.729    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X23Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.782 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.782    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X23Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.835 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.835    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X23Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.888 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.888    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X23Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.941 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.001     2.942    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X23Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.995 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.995    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X23Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     3.134 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.532     3.666    adjustable_clock/counter2[23]
    SLICE_X22Y145        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     4.051 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     4.051    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X22Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.105 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     4.105    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X22Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.159 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     4.159    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X22Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.213 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.213    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X22Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.267 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.001     4.267    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X22Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.321 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.321    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X22Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.454 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.595     5.049    adjustable_clock/counter2[22]
    SLICE_X21Y147        LUT3 (Prop_lut3_I0_O)        0.128     5.177 r  adjustable_clock/clk_out_i_580/O
                         net (fo=1, routed)           0.000     5.177    adjustable_clock/clk_out_i_580_n_0
    SLICE_X21Y147        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.370 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.370    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X21Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.423 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.423    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X21Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.476 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.001     5.477    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X21Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.530 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.530    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X21Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.583 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.583    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X21Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.722 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.531     6.253    adjustable_clock/counter2[21]
    SLICE_X19Y146        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375     6.628 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.628    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X19Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.681 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.681    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X19Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.734 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.734    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X19Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.787 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.001     6.788    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X19Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.841 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.841    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X19Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.894 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.894    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X19Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.033 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.574     7.607    adjustable_clock/counter2[20]
    SLICE_X20Y147        LUT2 (Prop_lut2_I1_O)        0.131     7.738 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.738    adjustable_clock/clk_out_i_702_n_0
    SLICE_X20Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.994 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.994    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X20Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.048 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     8.048    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X20Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.102 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.001     8.103    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X20Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.157 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     8.157    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X20Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.211 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     8.211    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X20Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.265 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.265    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X20Y153        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.398 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.439     8.837    adjustable_clock/counter2[19]
    SLICE_X22Y152        LUT2 (Prop_lut2_I1_O)        0.128     8.965 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.965    adjustable_clock/clk_out_i_713_n_0
    SLICE_X22Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.221 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     9.221    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X22Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.275 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.275    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X22Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.329 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.329    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X22Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.383 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.383    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X22Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.437 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.437    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X22Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.491 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.491    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X22Y158        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.624 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.581    10.205    adjustable_clock/counter2[18]
    SLICE_X25Y154        LUT3 (Prop_lut3_I0_O)        0.128    10.333 r  adjustable_clock/clk_out_i_602/O
                         net (fo=1, routed)           0.000    10.333    adjustable_clock/clk_out_i_602_n_0
    SLICE_X25Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.600 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.600    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X25Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.653 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.653    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X25Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.706 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    10.706    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X25Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.759 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.759    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X25Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.812 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.812    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X25Y159        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.951 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.304    11.255    adjustable_clock/counter2[17]
    SLICE_X27Y159        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    11.630 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.630    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X27Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.683 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.683    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X27Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.736 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.736    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X27Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.789 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.789    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X27Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.842 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.842    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X27Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.895 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.895    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X27Y165        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.034 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.635    12.670    adjustable_clock/counter2[16]
    SLICE_X23Y155        LUT2 (Prop_lut2_I1_O)        0.131    12.801 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    12.801    adjustable_clock/clk_out_i_757_n_0
    SLICE_X23Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.068 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    13.068    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X23Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.121 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    13.121    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X23Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.174 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    13.174    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X23Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.227 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.227    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X23Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.280 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.280    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X23Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.333 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.333    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X23Y161        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.472 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.652    14.124    adjustable_clock/counter2[15]
    SLICE_X19Y153        LUT2 (Prop_lut2_I1_O)        0.131    14.255 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    14.255    adjustable_clock/clk_out_i_767_n_0
    SLICE_X19Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.522 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.522    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X19Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.575 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.575    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X19Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.628 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.628    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X19Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.681 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.681    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X19Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.734 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.734    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X19Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.787 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.787    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X19Y159        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.926 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.521    15.447    adjustable_clock/counter2[14]
    SLICE_X20Y154        LUT2 (Prop_lut2_I1_O)        0.131    15.578 r  adjustable_clock/clk_out_i_763/O
                         net (fo=1, routed)           0.000    15.578    adjustable_clock/clk_out_i_763_n_0
    SLICE_X20Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.834 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.834    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X20Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.888 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.888    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X20Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.942 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.942    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X20Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.996 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.996    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X20Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.050 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    16.050    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X20Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.104 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.104    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X20Y160        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.237 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.515    16.753    adjustable_clock/counter2[13]
    SLICE_X21Y155        LUT2 (Prop_lut2_I1_O)        0.128    16.881 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    16.881    adjustable_clock/clk_out_i_774_n_0
    SLICE_X21Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.148 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    17.148    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X21Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.201 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    17.201    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X21Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.254 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    17.254    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X21Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.307 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    17.307    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X21Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.360 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.360    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X21Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.413 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.413    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X21Y161        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.552 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.463    18.014    adjustable_clock/counter2[12]
    SLICE_X19Y161        LUT3 (Prop_lut3_I0_O)        0.131    18.145 r  adjustable_clock/clk_out_i_673/O
                         net (fo=1, routed)           0.000    18.145    adjustable_clock/clk_out_i_673_n_0
    SLICE_X19Y161        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    18.404 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.404    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X19Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.457 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.457    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X19Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.510 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.510    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X19Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.563 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.563    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X19Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.616 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.616    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X19Y166        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.755 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.571    19.326    adjustable_clock/counter2[11]
    SLICE_X20Y161        LUT2 (Prop_lut2_I1_O)        0.131    19.457 r  adjustable_clock/clk_out_i_781/O
                         net (fo=1, routed)           0.000    19.457    adjustable_clock/clk_out_i_781_n_0
    SLICE_X20Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.713 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.713    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X20Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.767 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.767    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X20Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.821 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.821    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X20Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.875 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.875    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X20Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.929 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.929    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X20Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.983 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.983    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X20Y167        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.116 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.599    20.716    adjustable_clock/counter2[10]
    SLICE_X22Y163        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    21.098 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    21.098    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X22Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.152 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    21.152    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X22Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.206 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    21.206    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X22Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.260 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    21.260    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X22Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.314 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    21.314    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X22Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.368 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.368    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X22Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.501 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.444    21.945    adjustable_clock/counter2[9]
    SLICE_X23Y163        LUT2 (Prop_lut2_I1_O)        0.128    22.073 r  adjustable_clock/clk_out_i_788/O
                         net (fo=1, routed)           0.000    22.073    adjustable_clock/clk_out_i_788_n_0
    SLICE_X23Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.340 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    22.340    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X23Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.393 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    22.393    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X23Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.446 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    22.446    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X23Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.499 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.499    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X23Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.552 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.552    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X23Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.605 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.605    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X23Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.744 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.632    23.376    adjustable_clock/counter2[8]
    SLICE_X25Y163        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    23.751 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.751    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X25Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.804 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.804    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X25Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.857 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.857    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X25Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.910 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.910    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.963 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.963    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.016 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    24.016    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.155 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.580    24.735    adjustable_clock/counter2[7]
    SLICE_X21Y162        LUT2 (Prop_lut2_I1_O)        0.131    24.866 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.866    adjustable_clock/clk_out_i_796_n_0
    SLICE_X21Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.133 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    25.133    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X21Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.186 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    25.186    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X21Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.239 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    25.239    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X21Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.292 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    25.292    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X21Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.345 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    25.345    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X21Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.398 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    25.398    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X21Y168        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.537 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.637    26.175    adjustable_clock/counter2[6]
    SLICE_X17Y163        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    26.550 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    26.550    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X17Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.603 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    26.603    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X17Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.656 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.656    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X17Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.709 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.709    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X17Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.762 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.762    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X17Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.815 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.815    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X17Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.954 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.659    27.613    adjustable_clock/counter2[5]
    SLICE_X18Y163        LUT3 (Prop_lut3_I0_O)        0.131    27.744 r  adjustable_clock/clk_out_i_803/O
                         net (fo=1, routed)           0.000    27.744    adjustable_clock/clk_out_i_803_n_0
    SLICE_X18Y163        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    27.927 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.927    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X18Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.981 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.981    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X18Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.035 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    28.035    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X18Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.089 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    28.089    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X18Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.143 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    28.143    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X18Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.197 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    28.197    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X18Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.330 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.414    28.744    adjustable_clock/counter2[4]
    SLICE_X19Y167        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    29.116 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    29.116    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X19Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.169 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    29.169    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X19Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.222 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    29.222    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X19Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.275 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    29.275    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X19Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.328 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    29.328    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X19Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.381 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    29.381    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X19Y173        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.520 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.601    30.120    adjustable_clock/counter2[3]
    SLICE_X20Y168        LUT2 (Prop_lut2_I1_O)        0.131    30.251 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    30.251    adjustable_clock/clk_out_i_812_n_0
    SLICE_X20Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.507 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    30.507    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X20Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.561 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    30.561    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X20Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.615 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.615    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X20Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.669 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.669    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X20Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.723 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.723    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X20Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.777 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.777    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X20Y174        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.910 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.509    31.420    adjustable_clock/counter2[2]
    SLICE_X21Y169        LUT2 (Prop_lut2_I1_O)        0.128    31.548 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    31.548    adjustable_clock/clk_out_i_808_n_0
    SLICE_X21Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.815 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.815    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X21Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.868 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.868    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X21Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.921 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.921    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X21Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.974 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.974    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X21Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.027 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    32.027    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X21Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.080 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.007    32.087    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X21Y175        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    32.226 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.618    32.844    adjustable_clock/counter2[1]
    SLICE_X22Y170        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    33.229 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    33.229    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X22Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.283 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.283    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X22Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.337 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    33.337    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X22Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.391 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    33.391    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X22Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.445 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.007    33.452    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X22Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.506 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.500    34.006    adjustable_clock/counter2[0]
    SLICE_X23Y175        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    34.293 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    34.293    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X23Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.346 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.346    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X23Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.399 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    34.399    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X23Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.452 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.452    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X23Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.505 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.505    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X23Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.558 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.558    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X23Y181        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.697 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.419    35.116    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X27Y180        LUT4 (Prop_lut4_I3_O)        0.131    35.247 r  adjustable_clock/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.000    35.247    adjustable_clock/counter[0]_i_11__0_n_0
    SLICE_X27Y180        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    35.506 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.472    35.978    adjustable_clock/clear
    SLICE_X28Y179        FDRE                                         r  adjustable_clock/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.297     2.616    adjustable_clock/CLK_OUT1
    SLICE_X28Y179        FDRE                                         r  adjustable_clock/counter_reg[25]/C
                         clock pessimism             -0.374     2.242    
                         clock uncertainty           -0.067     2.175    
    SLICE_X28Y179        FDRE (Setup_fdre_C_R)       -0.228     1.947    adjustable_clock/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          1.947    
                         arrival time                         -35.978    
  -------------------------------------------------------------------
                         slack                                -34.031    

Slack (VIOLATED) :        -34.031ns  (required time - arrival time)
  Source:                 r_divisor2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.674ns  (logic 23.076ns (59.668%)  route 15.598ns (40.332%))
  Logic Levels:           197  (CARRY4=178 DSP48E1=1 LUT1=1 LUT2=12 LUT3=4 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.384ns = ( 2.616 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.696ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.445    -2.696    clk
    SLICE_X21Y154        FDRE                                         r  r_divisor2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y154        FDRE (Prop_fdre_C_Q)         0.223    -2.473 r  r_divisor2_reg[5]/Q
                         net (fo=1, routed)           0.232    -2.240    adjustable_clock/divisor[13]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_P[1])
                                                      2.737     0.497 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.622     1.119    adjustable_clock/counter3_n_104
    SLICE_X25Y146        LUT1 (Prop_lut1_I0_O)        0.043     1.162 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     1.162    adjustable_clock/clk_out_i_577_n_0
    SLICE_X25Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.429 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.429    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X25Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.482 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.482    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X25Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.535 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.535    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X25Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.588 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.001     1.589    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X25Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.642 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.642    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X25Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.695 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.725     2.419    adjustable_clock/counter2[24]
    SLICE_X23Y145        LUT2 (Prop_lut2_I1_O)        0.043     2.462 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.462    adjustable_clock/clk_out_i_691_n_0
    SLICE_X23Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.729 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.729    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X23Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.782 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.782    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X23Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.835 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.835    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X23Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.888 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.888    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X23Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.941 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.001     2.942    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X23Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.995 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.995    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X23Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     3.134 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.532     3.666    adjustable_clock/counter2[23]
    SLICE_X22Y145        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     4.051 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     4.051    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X22Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.105 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     4.105    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X22Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.159 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     4.159    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X22Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.213 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.213    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X22Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.267 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.001     4.267    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X22Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.321 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.321    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X22Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.454 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.595     5.049    adjustable_clock/counter2[22]
    SLICE_X21Y147        LUT3 (Prop_lut3_I0_O)        0.128     5.177 r  adjustable_clock/clk_out_i_580/O
                         net (fo=1, routed)           0.000     5.177    adjustable_clock/clk_out_i_580_n_0
    SLICE_X21Y147        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.370 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.370    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X21Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.423 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.423    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X21Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.476 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.001     5.477    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X21Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.530 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.530    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X21Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.583 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.583    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X21Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.722 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.531     6.253    adjustable_clock/counter2[21]
    SLICE_X19Y146        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375     6.628 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.628    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X19Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.681 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.681    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X19Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.734 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.734    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X19Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.787 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.001     6.788    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X19Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.841 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.841    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X19Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.894 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.894    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X19Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.033 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.574     7.607    adjustable_clock/counter2[20]
    SLICE_X20Y147        LUT2 (Prop_lut2_I1_O)        0.131     7.738 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.738    adjustable_clock/clk_out_i_702_n_0
    SLICE_X20Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.994 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.994    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X20Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.048 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     8.048    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X20Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.102 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.001     8.103    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X20Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.157 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     8.157    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X20Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.211 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     8.211    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X20Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.265 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.265    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X20Y153        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.398 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.439     8.837    adjustable_clock/counter2[19]
    SLICE_X22Y152        LUT2 (Prop_lut2_I1_O)        0.128     8.965 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.965    adjustable_clock/clk_out_i_713_n_0
    SLICE_X22Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.221 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     9.221    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X22Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.275 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.275    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X22Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.329 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.329    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X22Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.383 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.383    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X22Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.437 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.437    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X22Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.491 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.491    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X22Y158        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.624 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.581    10.205    adjustable_clock/counter2[18]
    SLICE_X25Y154        LUT3 (Prop_lut3_I0_O)        0.128    10.333 r  adjustable_clock/clk_out_i_602/O
                         net (fo=1, routed)           0.000    10.333    adjustable_clock/clk_out_i_602_n_0
    SLICE_X25Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.600 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.600    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X25Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.653 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.653    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X25Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.706 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    10.706    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X25Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.759 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.759    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X25Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.812 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.812    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X25Y159        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.951 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.304    11.255    adjustable_clock/counter2[17]
    SLICE_X27Y159        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    11.630 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.630    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X27Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.683 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.683    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X27Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.736 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.736    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X27Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.789 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.789    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X27Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.842 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.842    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X27Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.895 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.895    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X27Y165        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.034 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.635    12.670    adjustable_clock/counter2[16]
    SLICE_X23Y155        LUT2 (Prop_lut2_I1_O)        0.131    12.801 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    12.801    adjustable_clock/clk_out_i_757_n_0
    SLICE_X23Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.068 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    13.068    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X23Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.121 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    13.121    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X23Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.174 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    13.174    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X23Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.227 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.227    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X23Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.280 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.280    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X23Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.333 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.333    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X23Y161        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.472 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.652    14.124    adjustable_clock/counter2[15]
    SLICE_X19Y153        LUT2 (Prop_lut2_I1_O)        0.131    14.255 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    14.255    adjustable_clock/clk_out_i_767_n_0
    SLICE_X19Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.522 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.522    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X19Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.575 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.575    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X19Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.628 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.628    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X19Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.681 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.681    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X19Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.734 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.734    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X19Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.787 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.787    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X19Y159        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.926 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.521    15.447    adjustable_clock/counter2[14]
    SLICE_X20Y154        LUT2 (Prop_lut2_I1_O)        0.131    15.578 r  adjustable_clock/clk_out_i_763/O
                         net (fo=1, routed)           0.000    15.578    adjustable_clock/clk_out_i_763_n_0
    SLICE_X20Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.834 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.834    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X20Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.888 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.888    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X20Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.942 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.942    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X20Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.996 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.996    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X20Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.050 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    16.050    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X20Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.104 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.104    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X20Y160        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.237 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.515    16.753    adjustable_clock/counter2[13]
    SLICE_X21Y155        LUT2 (Prop_lut2_I1_O)        0.128    16.881 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    16.881    adjustable_clock/clk_out_i_774_n_0
    SLICE_X21Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.148 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    17.148    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X21Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.201 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    17.201    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X21Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.254 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    17.254    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X21Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.307 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    17.307    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X21Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.360 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.360    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X21Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.413 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.413    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X21Y161        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.552 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.463    18.014    adjustable_clock/counter2[12]
    SLICE_X19Y161        LUT3 (Prop_lut3_I0_O)        0.131    18.145 r  adjustable_clock/clk_out_i_673/O
                         net (fo=1, routed)           0.000    18.145    adjustable_clock/clk_out_i_673_n_0
    SLICE_X19Y161        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    18.404 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.404    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X19Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.457 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.457    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X19Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.510 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.510    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X19Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.563 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.563    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X19Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.616 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.616    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X19Y166        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.755 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.571    19.326    adjustable_clock/counter2[11]
    SLICE_X20Y161        LUT2 (Prop_lut2_I1_O)        0.131    19.457 r  adjustable_clock/clk_out_i_781/O
                         net (fo=1, routed)           0.000    19.457    adjustable_clock/clk_out_i_781_n_0
    SLICE_X20Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.713 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.713    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X20Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.767 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.767    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X20Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.821 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.821    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X20Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.875 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.875    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X20Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.929 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.929    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X20Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.983 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.983    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X20Y167        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.116 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.599    20.716    adjustable_clock/counter2[10]
    SLICE_X22Y163        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    21.098 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    21.098    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X22Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.152 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    21.152    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X22Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.206 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    21.206    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X22Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.260 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    21.260    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X22Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.314 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    21.314    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X22Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.368 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.368    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X22Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.501 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.444    21.945    adjustable_clock/counter2[9]
    SLICE_X23Y163        LUT2 (Prop_lut2_I1_O)        0.128    22.073 r  adjustable_clock/clk_out_i_788/O
                         net (fo=1, routed)           0.000    22.073    adjustable_clock/clk_out_i_788_n_0
    SLICE_X23Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.340 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    22.340    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X23Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.393 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    22.393    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X23Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.446 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    22.446    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X23Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.499 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.499    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X23Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.552 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.552    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X23Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.605 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.605    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X23Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.744 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.632    23.376    adjustable_clock/counter2[8]
    SLICE_X25Y163        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    23.751 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.751    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X25Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.804 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.804    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X25Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.857 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.857    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X25Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.910 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.910    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.963 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.963    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.016 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    24.016    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.155 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.580    24.735    adjustable_clock/counter2[7]
    SLICE_X21Y162        LUT2 (Prop_lut2_I1_O)        0.131    24.866 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.866    adjustable_clock/clk_out_i_796_n_0
    SLICE_X21Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.133 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    25.133    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X21Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.186 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    25.186    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X21Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.239 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    25.239    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X21Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.292 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    25.292    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X21Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.345 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    25.345    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X21Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.398 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    25.398    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X21Y168        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.537 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.637    26.175    adjustable_clock/counter2[6]
    SLICE_X17Y163        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    26.550 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    26.550    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X17Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.603 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    26.603    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X17Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.656 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.656    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X17Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.709 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.709    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X17Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.762 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.762    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X17Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.815 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.815    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X17Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.954 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.659    27.613    adjustable_clock/counter2[5]
    SLICE_X18Y163        LUT3 (Prop_lut3_I0_O)        0.131    27.744 r  adjustable_clock/clk_out_i_803/O
                         net (fo=1, routed)           0.000    27.744    adjustable_clock/clk_out_i_803_n_0
    SLICE_X18Y163        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    27.927 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.927    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X18Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.981 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.981    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X18Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.035 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    28.035    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X18Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.089 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    28.089    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X18Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.143 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    28.143    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X18Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.197 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    28.197    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X18Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.330 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.414    28.744    adjustable_clock/counter2[4]
    SLICE_X19Y167        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    29.116 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    29.116    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X19Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.169 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    29.169    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X19Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.222 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    29.222    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X19Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.275 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    29.275    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X19Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.328 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    29.328    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X19Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.381 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    29.381    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X19Y173        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.520 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.601    30.120    adjustable_clock/counter2[3]
    SLICE_X20Y168        LUT2 (Prop_lut2_I1_O)        0.131    30.251 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    30.251    adjustable_clock/clk_out_i_812_n_0
    SLICE_X20Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.507 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    30.507    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X20Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.561 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    30.561    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X20Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.615 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.615    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X20Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.669 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.669    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X20Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.723 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.723    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X20Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.777 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.777    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X20Y174        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.910 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.509    31.420    adjustable_clock/counter2[2]
    SLICE_X21Y169        LUT2 (Prop_lut2_I1_O)        0.128    31.548 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    31.548    adjustable_clock/clk_out_i_808_n_0
    SLICE_X21Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.815 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.815    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X21Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.868 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.868    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X21Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.921 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.921    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X21Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.974 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.974    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X21Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.027 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    32.027    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X21Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.080 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.007    32.087    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X21Y175        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    32.226 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.618    32.844    adjustable_clock/counter2[1]
    SLICE_X22Y170        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    33.229 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    33.229    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X22Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.283 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.283    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X22Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.337 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    33.337    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X22Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.391 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    33.391    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X22Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.445 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.007    33.452    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X22Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.506 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.500    34.006    adjustable_clock/counter2[0]
    SLICE_X23Y175        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    34.293 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    34.293    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X23Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.346 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.346    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X23Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.399 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    34.399    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X23Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.452 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.452    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X23Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.505 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.505    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X23Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.558 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.558    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X23Y181        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.697 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.419    35.116    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X27Y180        LUT4 (Prop_lut4_I3_O)        0.131    35.247 r  adjustable_clock/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.000    35.247    adjustable_clock/counter[0]_i_11__0_n_0
    SLICE_X27Y180        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    35.506 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.472    35.978    adjustable_clock/clear
    SLICE_X28Y179        FDRE                                         r  adjustable_clock/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.297     2.616    adjustable_clock/CLK_OUT1
    SLICE_X28Y179        FDRE                                         r  adjustable_clock/counter_reg[26]/C
                         clock pessimism             -0.374     2.242    
                         clock uncertainty           -0.067     2.175    
    SLICE_X28Y179        FDRE (Setup_fdre_C_R)       -0.228     1.947    adjustable_clock/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          1.947    
                         arrival time                         -35.978    
  -------------------------------------------------------------------
                         slack                                -34.031    

Slack (VIOLATED) :        -34.031ns  (required time - arrival time)
  Source:                 r_divisor2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.674ns  (logic 23.076ns (59.668%)  route 15.598ns (40.332%))
  Logic Levels:           197  (CARRY4=178 DSP48E1=1 LUT1=1 LUT2=12 LUT3=4 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.384ns = ( 2.616 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.696ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.445    -2.696    clk
    SLICE_X21Y154        FDRE                                         r  r_divisor2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y154        FDRE (Prop_fdre_C_Q)         0.223    -2.473 r  r_divisor2_reg[5]/Q
                         net (fo=1, routed)           0.232    -2.240    adjustable_clock/divisor[13]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_P[1])
                                                      2.737     0.497 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.622     1.119    adjustable_clock/counter3_n_104
    SLICE_X25Y146        LUT1 (Prop_lut1_I0_O)        0.043     1.162 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     1.162    adjustable_clock/clk_out_i_577_n_0
    SLICE_X25Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.429 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.429    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X25Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.482 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.482    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X25Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.535 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.535    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X25Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.588 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.001     1.589    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X25Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.642 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.642    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X25Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.695 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.725     2.419    adjustable_clock/counter2[24]
    SLICE_X23Y145        LUT2 (Prop_lut2_I1_O)        0.043     2.462 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.462    adjustable_clock/clk_out_i_691_n_0
    SLICE_X23Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.729 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.729    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X23Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.782 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.782    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X23Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.835 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.835    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X23Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.888 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.888    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X23Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.941 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.001     2.942    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X23Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.995 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.995    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X23Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     3.134 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.532     3.666    adjustable_clock/counter2[23]
    SLICE_X22Y145        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     4.051 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     4.051    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X22Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.105 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     4.105    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X22Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.159 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     4.159    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X22Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.213 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.213    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X22Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.267 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.001     4.267    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X22Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.321 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.321    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X22Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.454 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.595     5.049    adjustable_clock/counter2[22]
    SLICE_X21Y147        LUT3 (Prop_lut3_I0_O)        0.128     5.177 r  adjustable_clock/clk_out_i_580/O
                         net (fo=1, routed)           0.000     5.177    adjustable_clock/clk_out_i_580_n_0
    SLICE_X21Y147        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.370 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.370    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X21Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.423 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.423    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X21Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.476 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.001     5.477    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X21Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.530 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.530    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X21Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.583 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.583    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X21Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.722 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.531     6.253    adjustable_clock/counter2[21]
    SLICE_X19Y146        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375     6.628 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.628    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X19Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.681 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.681    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X19Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.734 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.734    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X19Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.787 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.001     6.788    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X19Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.841 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.841    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X19Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.894 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.894    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X19Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.033 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.574     7.607    adjustable_clock/counter2[20]
    SLICE_X20Y147        LUT2 (Prop_lut2_I1_O)        0.131     7.738 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.738    adjustable_clock/clk_out_i_702_n_0
    SLICE_X20Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.994 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.994    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X20Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.048 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     8.048    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X20Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.102 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.001     8.103    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X20Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.157 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     8.157    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X20Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.211 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     8.211    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X20Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.265 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.265    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X20Y153        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.398 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.439     8.837    adjustable_clock/counter2[19]
    SLICE_X22Y152        LUT2 (Prop_lut2_I1_O)        0.128     8.965 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.965    adjustable_clock/clk_out_i_713_n_0
    SLICE_X22Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.221 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     9.221    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X22Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.275 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.275    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X22Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.329 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.329    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X22Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.383 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.383    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X22Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.437 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.437    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X22Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.491 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.491    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X22Y158        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.624 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.581    10.205    adjustable_clock/counter2[18]
    SLICE_X25Y154        LUT3 (Prop_lut3_I0_O)        0.128    10.333 r  adjustable_clock/clk_out_i_602/O
                         net (fo=1, routed)           0.000    10.333    adjustable_clock/clk_out_i_602_n_0
    SLICE_X25Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.600 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.600    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X25Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.653 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.653    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X25Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.706 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    10.706    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X25Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.759 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.759    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X25Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.812 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.812    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X25Y159        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.951 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.304    11.255    adjustable_clock/counter2[17]
    SLICE_X27Y159        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    11.630 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.630    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X27Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.683 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.683    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X27Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.736 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.736    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X27Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.789 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.789    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X27Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.842 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.842    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X27Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.895 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.895    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X27Y165        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.034 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.635    12.670    adjustable_clock/counter2[16]
    SLICE_X23Y155        LUT2 (Prop_lut2_I1_O)        0.131    12.801 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    12.801    adjustable_clock/clk_out_i_757_n_0
    SLICE_X23Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.068 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    13.068    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X23Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.121 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    13.121    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X23Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.174 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    13.174    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X23Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.227 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.227    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X23Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.280 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.280    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X23Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.333 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.333    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X23Y161        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.472 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.652    14.124    adjustable_clock/counter2[15]
    SLICE_X19Y153        LUT2 (Prop_lut2_I1_O)        0.131    14.255 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    14.255    adjustable_clock/clk_out_i_767_n_0
    SLICE_X19Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.522 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.522    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X19Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.575 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.575    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X19Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.628 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.628    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X19Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.681 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.681    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X19Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.734 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.734    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X19Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.787 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.787    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X19Y159        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.926 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.521    15.447    adjustable_clock/counter2[14]
    SLICE_X20Y154        LUT2 (Prop_lut2_I1_O)        0.131    15.578 r  adjustable_clock/clk_out_i_763/O
                         net (fo=1, routed)           0.000    15.578    adjustable_clock/clk_out_i_763_n_0
    SLICE_X20Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.834 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.834    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X20Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.888 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.888    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X20Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.942 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.942    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X20Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.996 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.996    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X20Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.050 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    16.050    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X20Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.104 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.104    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X20Y160        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.237 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.515    16.753    adjustable_clock/counter2[13]
    SLICE_X21Y155        LUT2 (Prop_lut2_I1_O)        0.128    16.881 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    16.881    adjustable_clock/clk_out_i_774_n_0
    SLICE_X21Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.148 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    17.148    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X21Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.201 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    17.201    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X21Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.254 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    17.254    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X21Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.307 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    17.307    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X21Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.360 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.360    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X21Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.413 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.413    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X21Y161        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.552 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.463    18.014    adjustable_clock/counter2[12]
    SLICE_X19Y161        LUT3 (Prop_lut3_I0_O)        0.131    18.145 r  adjustable_clock/clk_out_i_673/O
                         net (fo=1, routed)           0.000    18.145    adjustable_clock/clk_out_i_673_n_0
    SLICE_X19Y161        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    18.404 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.404    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X19Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.457 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.457    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X19Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.510 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.510    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X19Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.563 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.563    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X19Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.616 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.616    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X19Y166        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.755 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.571    19.326    adjustable_clock/counter2[11]
    SLICE_X20Y161        LUT2 (Prop_lut2_I1_O)        0.131    19.457 r  adjustable_clock/clk_out_i_781/O
                         net (fo=1, routed)           0.000    19.457    adjustable_clock/clk_out_i_781_n_0
    SLICE_X20Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.713 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.713    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X20Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.767 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.767    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X20Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.821 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.821    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X20Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.875 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.875    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X20Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.929 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.929    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X20Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.983 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.983    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X20Y167        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.116 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.599    20.716    adjustable_clock/counter2[10]
    SLICE_X22Y163        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    21.098 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    21.098    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X22Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.152 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    21.152    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X22Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.206 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    21.206    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X22Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.260 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    21.260    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X22Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.314 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    21.314    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X22Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.368 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.368    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X22Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.501 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.444    21.945    adjustable_clock/counter2[9]
    SLICE_X23Y163        LUT2 (Prop_lut2_I1_O)        0.128    22.073 r  adjustable_clock/clk_out_i_788/O
                         net (fo=1, routed)           0.000    22.073    adjustable_clock/clk_out_i_788_n_0
    SLICE_X23Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.340 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    22.340    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X23Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.393 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    22.393    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X23Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.446 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    22.446    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X23Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.499 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.499    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X23Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.552 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.552    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X23Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.605 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.605    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X23Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.744 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.632    23.376    adjustable_clock/counter2[8]
    SLICE_X25Y163        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    23.751 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.751    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X25Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.804 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.804    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X25Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.857 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.857    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X25Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.910 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.910    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.963 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.963    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.016 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    24.016    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.155 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.580    24.735    adjustable_clock/counter2[7]
    SLICE_X21Y162        LUT2 (Prop_lut2_I1_O)        0.131    24.866 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.866    adjustable_clock/clk_out_i_796_n_0
    SLICE_X21Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.133 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    25.133    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X21Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.186 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    25.186    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X21Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.239 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    25.239    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X21Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.292 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    25.292    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X21Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.345 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    25.345    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X21Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.398 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    25.398    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X21Y168        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.537 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.637    26.175    adjustable_clock/counter2[6]
    SLICE_X17Y163        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    26.550 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    26.550    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X17Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.603 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    26.603    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X17Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.656 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.656    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X17Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.709 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.709    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X17Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.762 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.762    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X17Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.815 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.815    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X17Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.954 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.659    27.613    adjustable_clock/counter2[5]
    SLICE_X18Y163        LUT3 (Prop_lut3_I0_O)        0.131    27.744 r  adjustable_clock/clk_out_i_803/O
                         net (fo=1, routed)           0.000    27.744    adjustable_clock/clk_out_i_803_n_0
    SLICE_X18Y163        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    27.927 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.927    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X18Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.981 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.981    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X18Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.035 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    28.035    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X18Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.089 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    28.089    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X18Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.143 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    28.143    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X18Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.197 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    28.197    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X18Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.330 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.414    28.744    adjustable_clock/counter2[4]
    SLICE_X19Y167        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    29.116 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    29.116    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X19Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.169 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    29.169    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X19Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.222 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    29.222    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X19Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.275 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    29.275    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X19Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.328 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    29.328    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X19Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.381 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    29.381    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X19Y173        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.520 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.601    30.120    adjustable_clock/counter2[3]
    SLICE_X20Y168        LUT2 (Prop_lut2_I1_O)        0.131    30.251 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    30.251    adjustable_clock/clk_out_i_812_n_0
    SLICE_X20Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.507 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    30.507    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X20Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.561 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    30.561    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X20Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.615 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.615    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X20Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.669 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.669    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X20Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.723 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.723    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X20Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.777 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.777    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X20Y174        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.910 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.509    31.420    adjustable_clock/counter2[2]
    SLICE_X21Y169        LUT2 (Prop_lut2_I1_O)        0.128    31.548 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    31.548    adjustable_clock/clk_out_i_808_n_0
    SLICE_X21Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.815 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.815    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X21Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.868 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.868    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X21Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.921 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.921    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X21Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.974 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.974    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X21Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.027 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    32.027    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X21Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.080 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.007    32.087    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X21Y175        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    32.226 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.618    32.844    adjustable_clock/counter2[1]
    SLICE_X22Y170        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    33.229 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    33.229    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X22Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.283 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.283    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X22Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.337 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    33.337    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X22Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.391 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    33.391    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X22Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.445 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.007    33.452    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X22Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.506 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.500    34.006    adjustable_clock/counter2[0]
    SLICE_X23Y175        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    34.293 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    34.293    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X23Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.346 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.346    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X23Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.399 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    34.399    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X23Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.452 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.452    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X23Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.505 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.505    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X23Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.558 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.558    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X23Y181        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.697 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.419    35.116    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X27Y180        LUT4 (Prop_lut4_I3_O)        0.131    35.247 r  adjustable_clock/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.000    35.247    adjustable_clock/counter[0]_i_11__0_n_0
    SLICE_X27Y180        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    35.506 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.472    35.978    adjustable_clock/clear
    SLICE_X28Y179        FDRE                                         r  adjustable_clock/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.297     2.616    adjustable_clock/CLK_OUT1
    SLICE_X28Y179        FDRE                                         r  adjustable_clock/counter_reg[27]/C
                         clock pessimism             -0.374     2.242    
                         clock uncertainty           -0.067     2.175    
    SLICE_X28Y179        FDRE (Setup_fdre_C_R)       -0.228     1.947    adjustable_clock/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          1.947    
                         arrival time                         -35.978    
  -------------------------------------------------------------------
                         slack                                -34.031    

Slack (VIOLATED) :        -34.023ns  (required time - arrival time)
  Source:                 r_divisor2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.664ns  (logic 23.076ns (59.683%)  route 15.589ns (40.317%))
  Logic Levels:           197  (CARRY4=178 DSP48E1=1 LUT1=1 LUT2=12 LUT3=4 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.385ns = ( 2.615 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.696ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.445    -2.696    clk
    SLICE_X21Y154        FDRE                                         r  r_divisor2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y154        FDRE (Prop_fdre_C_Q)         0.223    -2.473 r  r_divisor2_reg[5]/Q
                         net (fo=1, routed)           0.232    -2.240    adjustable_clock/divisor[13]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_P[1])
                                                      2.737     0.497 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.622     1.119    adjustable_clock/counter3_n_104
    SLICE_X25Y146        LUT1 (Prop_lut1_I0_O)        0.043     1.162 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     1.162    adjustable_clock/clk_out_i_577_n_0
    SLICE_X25Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.429 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.429    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X25Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.482 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.482    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X25Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.535 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.535    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X25Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.588 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.001     1.589    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X25Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.642 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.642    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X25Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.695 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.725     2.419    adjustable_clock/counter2[24]
    SLICE_X23Y145        LUT2 (Prop_lut2_I1_O)        0.043     2.462 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.462    adjustable_clock/clk_out_i_691_n_0
    SLICE_X23Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.729 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.729    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X23Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.782 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.782    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X23Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.835 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.835    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X23Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.888 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.888    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X23Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.941 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.001     2.942    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X23Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.995 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.995    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X23Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     3.134 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.532     3.666    adjustable_clock/counter2[23]
    SLICE_X22Y145        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     4.051 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     4.051    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X22Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.105 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     4.105    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X22Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.159 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     4.159    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X22Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.213 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.213    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X22Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.267 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.001     4.267    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X22Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.321 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.321    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X22Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.454 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.595     5.049    adjustable_clock/counter2[22]
    SLICE_X21Y147        LUT3 (Prop_lut3_I0_O)        0.128     5.177 r  adjustable_clock/clk_out_i_580/O
                         net (fo=1, routed)           0.000     5.177    adjustable_clock/clk_out_i_580_n_0
    SLICE_X21Y147        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.370 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.370    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X21Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.423 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.423    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X21Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.476 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.001     5.477    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X21Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.530 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.530    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X21Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.583 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.583    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X21Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.722 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.531     6.253    adjustable_clock/counter2[21]
    SLICE_X19Y146        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375     6.628 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.628    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X19Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.681 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.681    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X19Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.734 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.734    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X19Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.787 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.001     6.788    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X19Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.841 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.841    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X19Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.894 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.894    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X19Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.033 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.574     7.607    adjustable_clock/counter2[20]
    SLICE_X20Y147        LUT2 (Prop_lut2_I1_O)        0.131     7.738 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.738    adjustable_clock/clk_out_i_702_n_0
    SLICE_X20Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.994 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.994    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X20Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.048 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     8.048    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X20Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.102 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.001     8.103    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X20Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.157 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     8.157    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X20Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.211 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     8.211    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X20Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.265 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.265    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X20Y153        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.398 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.439     8.837    adjustable_clock/counter2[19]
    SLICE_X22Y152        LUT2 (Prop_lut2_I1_O)        0.128     8.965 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.965    adjustable_clock/clk_out_i_713_n_0
    SLICE_X22Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.221 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     9.221    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X22Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.275 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.275    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X22Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.329 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.329    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X22Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.383 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.383    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X22Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.437 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.437    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X22Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.491 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.491    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X22Y158        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.624 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.581    10.205    adjustable_clock/counter2[18]
    SLICE_X25Y154        LUT3 (Prop_lut3_I0_O)        0.128    10.333 r  adjustable_clock/clk_out_i_602/O
                         net (fo=1, routed)           0.000    10.333    adjustable_clock/clk_out_i_602_n_0
    SLICE_X25Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.600 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.600    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X25Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.653 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.653    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X25Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.706 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    10.706    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X25Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.759 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.759    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X25Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.812 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.812    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X25Y159        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.951 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.304    11.255    adjustable_clock/counter2[17]
    SLICE_X27Y159        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    11.630 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.630    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X27Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.683 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.683    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X27Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.736 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.736    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X27Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.789 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.789    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X27Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.842 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.842    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X27Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.895 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.895    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X27Y165        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.034 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.635    12.670    adjustable_clock/counter2[16]
    SLICE_X23Y155        LUT2 (Prop_lut2_I1_O)        0.131    12.801 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    12.801    adjustable_clock/clk_out_i_757_n_0
    SLICE_X23Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.068 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    13.068    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X23Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.121 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    13.121    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X23Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.174 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    13.174    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X23Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.227 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.227    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X23Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.280 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.280    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X23Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.333 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.333    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X23Y161        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.472 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.652    14.124    adjustable_clock/counter2[15]
    SLICE_X19Y153        LUT2 (Prop_lut2_I1_O)        0.131    14.255 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    14.255    adjustable_clock/clk_out_i_767_n_0
    SLICE_X19Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.522 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.522    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X19Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.575 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.575    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X19Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.628 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.628    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X19Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.681 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.681    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X19Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.734 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.734    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X19Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.787 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.787    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X19Y159        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.926 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.521    15.447    adjustable_clock/counter2[14]
    SLICE_X20Y154        LUT2 (Prop_lut2_I1_O)        0.131    15.578 r  adjustable_clock/clk_out_i_763/O
                         net (fo=1, routed)           0.000    15.578    adjustable_clock/clk_out_i_763_n_0
    SLICE_X20Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.834 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.834    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X20Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.888 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.888    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X20Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.942 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.942    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X20Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.996 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.996    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X20Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.050 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    16.050    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X20Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.104 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.104    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X20Y160        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.237 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.515    16.753    adjustable_clock/counter2[13]
    SLICE_X21Y155        LUT2 (Prop_lut2_I1_O)        0.128    16.881 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    16.881    adjustable_clock/clk_out_i_774_n_0
    SLICE_X21Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.148 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    17.148    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X21Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.201 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    17.201    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X21Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.254 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    17.254    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X21Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.307 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    17.307    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X21Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.360 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.360    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X21Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.413 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.413    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X21Y161        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.552 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.463    18.014    adjustable_clock/counter2[12]
    SLICE_X19Y161        LUT3 (Prop_lut3_I0_O)        0.131    18.145 r  adjustable_clock/clk_out_i_673/O
                         net (fo=1, routed)           0.000    18.145    adjustable_clock/clk_out_i_673_n_0
    SLICE_X19Y161        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    18.404 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.404    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X19Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.457 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.457    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X19Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.510 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.510    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X19Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.563 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.563    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X19Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.616 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.616    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X19Y166        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.755 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.571    19.326    adjustable_clock/counter2[11]
    SLICE_X20Y161        LUT2 (Prop_lut2_I1_O)        0.131    19.457 r  adjustable_clock/clk_out_i_781/O
                         net (fo=1, routed)           0.000    19.457    adjustable_clock/clk_out_i_781_n_0
    SLICE_X20Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.713 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.713    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X20Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.767 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.767    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X20Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.821 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.821    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X20Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.875 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.875    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X20Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.929 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.929    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X20Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.983 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.983    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X20Y167        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.116 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.599    20.716    adjustable_clock/counter2[10]
    SLICE_X22Y163        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    21.098 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    21.098    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X22Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.152 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    21.152    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X22Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.206 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    21.206    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X22Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.260 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    21.260    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X22Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.314 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    21.314    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X22Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.368 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.368    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X22Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.501 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.444    21.945    adjustable_clock/counter2[9]
    SLICE_X23Y163        LUT2 (Prop_lut2_I1_O)        0.128    22.073 r  adjustable_clock/clk_out_i_788/O
                         net (fo=1, routed)           0.000    22.073    adjustable_clock/clk_out_i_788_n_0
    SLICE_X23Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.340 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    22.340    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X23Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.393 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    22.393    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X23Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.446 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    22.446    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X23Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.499 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.499    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X23Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.552 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.552    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X23Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.605 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.605    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X23Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.744 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.632    23.376    adjustable_clock/counter2[8]
    SLICE_X25Y163        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    23.751 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.751    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X25Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.804 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.804    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X25Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.857 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.857    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X25Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.910 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.910    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.963 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.963    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.016 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    24.016    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.155 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.580    24.735    adjustable_clock/counter2[7]
    SLICE_X21Y162        LUT2 (Prop_lut2_I1_O)        0.131    24.866 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.866    adjustable_clock/clk_out_i_796_n_0
    SLICE_X21Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.133 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    25.133    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X21Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.186 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    25.186    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X21Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.239 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    25.239    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X21Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.292 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    25.292    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X21Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.345 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    25.345    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X21Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.398 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    25.398    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X21Y168        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.537 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.637    26.175    adjustable_clock/counter2[6]
    SLICE_X17Y163        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    26.550 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    26.550    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X17Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.603 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    26.603    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X17Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.656 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.656    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X17Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.709 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.709    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X17Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.762 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.762    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X17Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.815 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.815    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X17Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.954 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.659    27.613    adjustable_clock/counter2[5]
    SLICE_X18Y163        LUT3 (Prop_lut3_I0_O)        0.131    27.744 r  adjustable_clock/clk_out_i_803/O
                         net (fo=1, routed)           0.000    27.744    adjustable_clock/clk_out_i_803_n_0
    SLICE_X18Y163        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    27.927 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.927    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X18Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.981 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.981    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X18Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.035 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    28.035    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X18Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.089 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    28.089    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X18Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.143 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    28.143    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X18Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.197 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    28.197    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X18Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.330 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.414    28.744    adjustable_clock/counter2[4]
    SLICE_X19Y167        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    29.116 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    29.116    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X19Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.169 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    29.169    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X19Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.222 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    29.222    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X19Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.275 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    29.275    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X19Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.328 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    29.328    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X19Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.381 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    29.381    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X19Y173        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.520 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.601    30.120    adjustable_clock/counter2[3]
    SLICE_X20Y168        LUT2 (Prop_lut2_I1_O)        0.131    30.251 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    30.251    adjustable_clock/clk_out_i_812_n_0
    SLICE_X20Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.507 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    30.507    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X20Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.561 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    30.561    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X20Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.615 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.615    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X20Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.669 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.669    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X20Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.723 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.723    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X20Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.777 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.777    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X20Y174        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.910 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.509    31.420    adjustable_clock/counter2[2]
    SLICE_X21Y169        LUT2 (Prop_lut2_I1_O)        0.128    31.548 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    31.548    adjustable_clock/clk_out_i_808_n_0
    SLICE_X21Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.815 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.815    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X21Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.868 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.868    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X21Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.921 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.921    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X21Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.974 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.974    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X21Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.027 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    32.027    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X21Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.080 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.007    32.087    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X21Y175        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    32.226 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.618    32.844    adjustable_clock/counter2[1]
    SLICE_X22Y170        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    33.229 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    33.229    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X22Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.283 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.283    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X22Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.337 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    33.337    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X22Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.391 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    33.391    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X22Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.445 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.007    33.452    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X22Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.506 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.500    34.006    adjustable_clock/counter2[0]
    SLICE_X23Y175        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    34.293 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    34.293    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X23Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.346 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.346    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X23Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.399 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    34.399    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X23Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.452 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.452    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X23Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.505 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.505    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X23Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.558 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.558    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X23Y181        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.697 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.419    35.116    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X27Y180        LUT4 (Prop_lut4_I3_O)        0.131    35.247 r  adjustable_clock/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.000    35.247    adjustable_clock/counter[0]_i_11__0_n_0
    SLICE_X27Y180        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    35.506 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.463    35.969    adjustable_clock/clear
    SLICE_X26Y178        FDRE                                         r  adjustable_clock/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.296     2.615    adjustable_clock/CLK_OUT1
    SLICE_X26Y178        FDRE                                         r  adjustable_clock/counter_reg[17]/C
                         clock pessimism             -0.374     2.241    
                         clock uncertainty           -0.067     2.174    
    SLICE_X26Y178        FDRE (Setup_fdre_C_R)       -0.228     1.946    adjustable_clock/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          1.946    
                         arrival time                         -35.969    
  -------------------------------------------------------------------
                         slack                                -34.023    

Slack (VIOLATED) :        -34.023ns  (required time - arrival time)
  Source:                 r_divisor2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.664ns  (logic 23.076ns (59.683%)  route 15.589ns (40.317%))
  Logic Levels:           197  (CARRY4=178 DSP48E1=1 LUT1=1 LUT2=12 LUT3=4 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.385ns = ( 2.615 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.696ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.445    -2.696    clk
    SLICE_X21Y154        FDRE                                         r  r_divisor2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y154        FDRE (Prop_fdre_C_Q)         0.223    -2.473 r  r_divisor2_reg[5]/Q
                         net (fo=1, routed)           0.232    -2.240    adjustable_clock/divisor[13]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_P[1])
                                                      2.737     0.497 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.622     1.119    adjustable_clock/counter3_n_104
    SLICE_X25Y146        LUT1 (Prop_lut1_I0_O)        0.043     1.162 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     1.162    adjustable_clock/clk_out_i_577_n_0
    SLICE_X25Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.429 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.429    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X25Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.482 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.482    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X25Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.535 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.535    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X25Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.588 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.001     1.589    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X25Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.642 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.642    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X25Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.695 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.725     2.419    adjustable_clock/counter2[24]
    SLICE_X23Y145        LUT2 (Prop_lut2_I1_O)        0.043     2.462 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.462    adjustable_clock/clk_out_i_691_n_0
    SLICE_X23Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.729 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.729    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X23Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.782 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.782    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X23Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.835 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.835    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X23Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.888 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.888    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X23Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.941 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.001     2.942    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X23Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.995 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.995    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X23Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     3.134 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.532     3.666    adjustable_clock/counter2[23]
    SLICE_X22Y145        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     4.051 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     4.051    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X22Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.105 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     4.105    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X22Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.159 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     4.159    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X22Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.213 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.213    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X22Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.267 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.001     4.267    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X22Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.321 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.321    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X22Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.454 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.595     5.049    adjustable_clock/counter2[22]
    SLICE_X21Y147        LUT3 (Prop_lut3_I0_O)        0.128     5.177 r  adjustable_clock/clk_out_i_580/O
                         net (fo=1, routed)           0.000     5.177    adjustable_clock/clk_out_i_580_n_0
    SLICE_X21Y147        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.370 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.370    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X21Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.423 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.423    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X21Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.476 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.001     5.477    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X21Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.530 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.530    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X21Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.583 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.583    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X21Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.722 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.531     6.253    adjustable_clock/counter2[21]
    SLICE_X19Y146        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375     6.628 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.628    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X19Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.681 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.681    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X19Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.734 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.734    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X19Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.787 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.001     6.788    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X19Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.841 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.841    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X19Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.894 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.894    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X19Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.033 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.574     7.607    adjustable_clock/counter2[20]
    SLICE_X20Y147        LUT2 (Prop_lut2_I1_O)        0.131     7.738 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.738    adjustable_clock/clk_out_i_702_n_0
    SLICE_X20Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.994 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.994    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X20Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.048 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     8.048    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X20Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.102 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.001     8.103    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X20Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.157 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     8.157    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X20Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.211 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     8.211    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X20Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.265 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.265    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X20Y153        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.398 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.439     8.837    adjustable_clock/counter2[19]
    SLICE_X22Y152        LUT2 (Prop_lut2_I1_O)        0.128     8.965 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.965    adjustable_clock/clk_out_i_713_n_0
    SLICE_X22Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.221 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     9.221    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X22Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.275 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.275    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X22Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.329 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.329    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X22Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.383 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.383    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X22Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.437 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.437    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X22Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.491 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.491    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X22Y158        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.624 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.581    10.205    adjustable_clock/counter2[18]
    SLICE_X25Y154        LUT3 (Prop_lut3_I0_O)        0.128    10.333 r  adjustable_clock/clk_out_i_602/O
                         net (fo=1, routed)           0.000    10.333    adjustable_clock/clk_out_i_602_n_0
    SLICE_X25Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.600 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.600    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X25Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.653 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.653    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X25Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.706 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    10.706    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X25Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.759 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.759    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X25Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.812 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.812    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X25Y159        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.951 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.304    11.255    adjustable_clock/counter2[17]
    SLICE_X27Y159        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    11.630 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.630    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X27Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.683 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.683    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X27Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.736 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.736    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X27Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.789 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.789    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X27Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.842 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.842    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X27Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.895 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.895    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X27Y165        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.034 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.635    12.670    adjustable_clock/counter2[16]
    SLICE_X23Y155        LUT2 (Prop_lut2_I1_O)        0.131    12.801 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    12.801    adjustable_clock/clk_out_i_757_n_0
    SLICE_X23Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.068 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    13.068    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X23Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.121 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    13.121    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X23Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.174 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    13.174    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X23Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.227 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.227    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X23Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.280 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.280    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X23Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.333 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.333    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X23Y161        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.472 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.652    14.124    adjustable_clock/counter2[15]
    SLICE_X19Y153        LUT2 (Prop_lut2_I1_O)        0.131    14.255 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    14.255    adjustable_clock/clk_out_i_767_n_0
    SLICE_X19Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.522 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.522    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X19Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.575 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.575    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X19Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.628 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.628    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X19Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.681 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.681    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X19Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.734 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.734    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X19Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.787 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.787    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X19Y159        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.926 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.521    15.447    adjustable_clock/counter2[14]
    SLICE_X20Y154        LUT2 (Prop_lut2_I1_O)        0.131    15.578 r  adjustable_clock/clk_out_i_763/O
                         net (fo=1, routed)           0.000    15.578    adjustable_clock/clk_out_i_763_n_0
    SLICE_X20Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.834 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.834    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X20Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.888 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.888    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X20Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.942 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.942    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X20Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.996 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.996    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X20Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.050 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    16.050    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X20Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.104 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.104    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X20Y160        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.237 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.515    16.753    adjustable_clock/counter2[13]
    SLICE_X21Y155        LUT2 (Prop_lut2_I1_O)        0.128    16.881 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    16.881    adjustable_clock/clk_out_i_774_n_0
    SLICE_X21Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.148 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    17.148    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X21Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.201 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    17.201    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X21Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.254 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    17.254    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X21Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.307 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    17.307    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X21Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.360 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.360    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X21Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.413 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.413    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X21Y161        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.552 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.463    18.014    adjustable_clock/counter2[12]
    SLICE_X19Y161        LUT3 (Prop_lut3_I0_O)        0.131    18.145 r  adjustable_clock/clk_out_i_673/O
                         net (fo=1, routed)           0.000    18.145    adjustable_clock/clk_out_i_673_n_0
    SLICE_X19Y161        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    18.404 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.404    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X19Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.457 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.457    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X19Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.510 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.510    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X19Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.563 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.563    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X19Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.616 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.616    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X19Y166        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.755 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.571    19.326    adjustable_clock/counter2[11]
    SLICE_X20Y161        LUT2 (Prop_lut2_I1_O)        0.131    19.457 r  adjustable_clock/clk_out_i_781/O
                         net (fo=1, routed)           0.000    19.457    adjustable_clock/clk_out_i_781_n_0
    SLICE_X20Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.713 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.713    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X20Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.767 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.767    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X20Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.821 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.821    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X20Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.875 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.875    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X20Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.929 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.929    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X20Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.983 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.983    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X20Y167        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.116 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.599    20.716    adjustable_clock/counter2[10]
    SLICE_X22Y163        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    21.098 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    21.098    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X22Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.152 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    21.152    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X22Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.206 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    21.206    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X22Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.260 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    21.260    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X22Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.314 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    21.314    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X22Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.368 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.368    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X22Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.501 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.444    21.945    adjustable_clock/counter2[9]
    SLICE_X23Y163        LUT2 (Prop_lut2_I1_O)        0.128    22.073 r  adjustable_clock/clk_out_i_788/O
                         net (fo=1, routed)           0.000    22.073    adjustable_clock/clk_out_i_788_n_0
    SLICE_X23Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.340 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    22.340    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X23Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.393 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    22.393    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X23Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.446 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    22.446    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X23Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.499 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.499    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X23Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.552 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.552    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X23Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.605 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.605    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X23Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.744 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.632    23.376    adjustable_clock/counter2[8]
    SLICE_X25Y163        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    23.751 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.751    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X25Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.804 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.804    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X25Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.857 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.857    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X25Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.910 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.910    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.963 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.963    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.016 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    24.016    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.155 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.580    24.735    adjustable_clock/counter2[7]
    SLICE_X21Y162        LUT2 (Prop_lut2_I1_O)        0.131    24.866 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.866    adjustable_clock/clk_out_i_796_n_0
    SLICE_X21Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.133 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    25.133    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X21Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.186 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    25.186    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X21Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.239 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    25.239    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X21Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.292 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    25.292    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X21Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.345 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    25.345    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X21Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.398 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    25.398    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X21Y168        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.537 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.637    26.175    adjustable_clock/counter2[6]
    SLICE_X17Y163        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    26.550 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    26.550    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X17Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.603 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    26.603    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X17Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.656 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.656    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X17Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.709 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.709    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X17Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.762 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.762    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X17Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.815 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.815    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X17Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.954 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.659    27.613    adjustable_clock/counter2[5]
    SLICE_X18Y163        LUT3 (Prop_lut3_I0_O)        0.131    27.744 r  adjustable_clock/clk_out_i_803/O
                         net (fo=1, routed)           0.000    27.744    adjustable_clock/clk_out_i_803_n_0
    SLICE_X18Y163        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    27.927 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.927    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X18Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.981 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.981    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X18Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.035 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    28.035    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X18Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.089 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    28.089    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X18Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.143 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    28.143    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X18Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.197 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    28.197    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X18Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.330 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.414    28.744    adjustable_clock/counter2[4]
    SLICE_X19Y167        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    29.116 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    29.116    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X19Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.169 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    29.169    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X19Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.222 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    29.222    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X19Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.275 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    29.275    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X19Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.328 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    29.328    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X19Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.381 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    29.381    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X19Y173        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.520 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.601    30.120    adjustable_clock/counter2[3]
    SLICE_X20Y168        LUT2 (Prop_lut2_I1_O)        0.131    30.251 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    30.251    adjustable_clock/clk_out_i_812_n_0
    SLICE_X20Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.507 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    30.507    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X20Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.561 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    30.561    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X20Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.615 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.615    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X20Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.669 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.669    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X20Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.723 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.723    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X20Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.777 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.777    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X20Y174        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.910 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.509    31.420    adjustable_clock/counter2[2]
    SLICE_X21Y169        LUT2 (Prop_lut2_I1_O)        0.128    31.548 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    31.548    adjustable_clock/clk_out_i_808_n_0
    SLICE_X21Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.815 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.815    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X21Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.868 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.868    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X21Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.921 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.921    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X21Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.974 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.974    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X21Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.027 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    32.027    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X21Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.080 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.007    32.087    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X21Y175        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    32.226 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.618    32.844    adjustable_clock/counter2[1]
    SLICE_X22Y170        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    33.229 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    33.229    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X22Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.283 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.283    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X22Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.337 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    33.337    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X22Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.391 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    33.391    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X22Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.445 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.007    33.452    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X22Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.506 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.500    34.006    adjustable_clock/counter2[0]
    SLICE_X23Y175        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    34.293 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    34.293    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X23Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.346 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.346    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X23Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.399 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    34.399    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X23Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.452 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.452    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X23Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.505 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.505    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X23Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.558 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.558    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X23Y181        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.697 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.419    35.116    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X27Y180        LUT4 (Prop_lut4_I3_O)        0.131    35.247 r  adjustable_clock/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.000    35.247    adjustable_clock/counter[0]_i_11__0_n_0
    SLICE_X27Y180        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    35.506 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.463    35.969    adjustable_clock/clear
    SLICE_X26Y178        FDRE                                         r  adjustable_clock/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.296     2.615    adjustable_clock/CLK_OUT1
    SLICE_X26Y178        FDRE                                         r  adjustable_clock/counter_reg[18]/C
                         clock pessimism             -0.374     2.241    
                         clock uncertainty           -0.067     2.174    
    SLICE_X26Y178        FDRE (Setup_fdre_C_R)       -0.228     1.946    adjustable_clock/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          1.946    
                         arrival time                         -35.969    
  -------------------------------------------------------------------
                         slack                                -34.023    

Slack (VIOLATED) :        -34.023ns  (required time - arrival time)
  Source:                 r_divisor2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.664ns  (logic 23.076ns (59.683%)  route 15.589ns (40.317%))
  Logic Levels:           197  (CARRY4=178 DSP48E1=1 LUT1=1 LUT2=12 LUT3=4 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.385ns = ( 2.615 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.696ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.445    -2.696    clk
    SLICE_X21Y154        FDRE                                         r  r_divisor2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y154        FDRE (Prop_fdre_C_Q)         0.223    -2.473 r  r_divisor2_reg[5]/Q
                         net (fo=1, routed)           0.232    -2.240    adjustable_clock/divisor[13]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_P[1])
                                                      2.737     0.497 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.622     1.119    adjustable_clock/counter3_n_104
    SLICE_X25Y146        LUT1 (Prop_lut1_I0_O)        0.043     1.162 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     1.162    adjustable_clock/clk_out_i_577_n_0
    SLICE_X25Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.429 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.429    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X25Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.482 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.482    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X25Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.535 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.535    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X25Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.588 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.001     1.589    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X25Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.642 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.642    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X25Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.695 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.725     2.419    adjustable_clock/counter2[24]
    SLICE_X23Y145        LUT2 (Prop_lut2_I1_O)        0.043     2.462 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.462    adjustable_clock/clk_out_i_691_n_0
    SLICE_X23Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.729 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.729    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X23Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.782 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.782    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X23Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.835 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.835    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X23Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.888 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.888    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X23Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.941 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.001     2.942    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X23Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.995 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.995    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X23Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     3.134 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.532     3.666    adjustable_clock/counter2[23]
    SLICE_X22Y145        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     4.051 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     4.051    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X22Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.105 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     4.105    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X22Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.159 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     4.159    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X22Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.213 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.213    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X22Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.267 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.001     4.267    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X22Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.321 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.321    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X22Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.454 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.595     5.049    adjustable_clock/counter2[22]
    SLICE_X21Y147        LUT3 (Prop_lut3_I0_O)        0.128     5.177 r  adjustable_clock/clk_out_i_580/O
                         net (fo=1, routed)           0.000     5.177    adjustable_clock/clk_out_i_580_n_0
    SLICE_X21Y147        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.370 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.370    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X21Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.423 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.423    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X21Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.476 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.001     5.477    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X21Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.530 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.530    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X21Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.583 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.583    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X21Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.722 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.531     6.253    adjustable_clock/counter2[21]
    SLICE_X19Y146        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375     6.628 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.628    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X19Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.681 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.681    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X19Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.734 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.734    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X19Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.787 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.001     6.788    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X19Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.841 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.841    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X19Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.894 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.894    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X19Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.033 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.574     7.607    adjustable_clock/counter2[20]
    SLICE_X20Y147        LUT2 (Prop_lut2_I1_O)        0.131     7.738 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.738    adjustable_clock/clk_out_i_702_n_0
    SLICE_X20Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.994 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.994    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X20Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.048 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     8.048    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X20Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.102 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.001     8.103    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X20Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.157 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     8.157    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X20Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.211 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     8.211    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X20Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.265 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.265    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X20Y153        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.398 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.439     8.837    adjustable_clock/counter2[19]
    SLICE_X22Y152        LUT2 (Prop_lut2_I1_O)        0.128     8.965 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.965    adjustable_clock/clk_out_i_713_n_0
    SLICE_X22Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.221 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     9.221    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X22Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.275 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.275    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X22Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.329 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.329    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X22Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.383 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.383    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X22Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.437 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.437    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X22Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.491 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.491    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X22Y158        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.624 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.581    10.205    adjustable_clock/counter2[18]
    SLICE_X25Y154        LUT3 (Prop_lut3_I0_O)        0.128    10.333 r  adjustable_clock/clk_out_i_602/O
                         net (fo=1, routed)           0.000    10.333    adjustable_clock/clk_out_i_602_n_0
    SLICE_X25Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.600 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.600    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X25Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.653 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.653    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X25Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.706 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    10.706    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X25Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.759 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.759    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X25Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.812 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.812    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X25Y159        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.951 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.304    11.255    adjustable_clock/counter2[17]
    SLICE_X27Y159        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    11.630 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.630    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X27Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.683 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.683    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X27Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.736 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.736    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X27Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.789 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.789    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X27Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.842 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.842    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X27Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.895 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.895    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X27Y165        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.034 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.635    12.670    adjustable_clock/counter2[16]
    SLICE_X23Y155        LUT2 (Prop_lut2_I1_O)        0.131    12.801 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    12.801    adjustable_clock/clk_out_i_757_n_0
    SLICE_X23Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.068 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    13.068    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X23Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.121 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    13.121    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X23Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.174 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    13.174    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X23Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.227 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.227    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X23Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.280 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.280    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X23Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.333 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.333    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X23Y161        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.472 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.652    14.124    adjustable_clock/counter2[15]
    SLICE_X19Y153        LUT2 (Prop_lut2_I1_O)        0.131    14.255 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    14.255    adjustable_clock/clk_out_i_767_n_0
    SLICE_X19Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.522 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.522    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X19Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.575 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.575    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X19Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.628 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.628    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X19Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.681 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.681    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X19Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.734 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.734    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X19Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.787 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.787    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X19Y159        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.926 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.521    15.447    adjustable_clock/counter2[14]
    SLICE_X20Y154        LUT2 (Prop_lut2_I1_O)        0.131    15.578 r  adjustable_clock/clk_out_i_763/O
                         net (fo=1, routed)           0.000    15.578    adjustable_clock/clk_out_i_763_n_0
    SLICE_X20Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.834 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.834    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X20Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.888 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.888    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X20Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.942 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.942    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X20Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.996 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.996    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X20Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.050 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    16.050    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X20Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.104 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.104    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X20Y160        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.237 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.515    16.753    adjustable_clock/counter2[13]
    SLICE_X21Y155        LUT2 (Prop_lut2_I1_O)        0.128    16.881 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    16.881    adjustable_clock/clk_out_i_774_n_0
    SLICE_X21Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.148 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    17.148    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X21Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.201 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    17.201    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X21Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.254 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    17.254    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X21Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.307 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    17.307    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X21Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.360 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.360    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X21Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.413 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.413    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X21Y161        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.552 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.463    18.014    adjustable_clock/counter2[12]
    SLICE_X19Y161        LUT3 (Prop_lut3_I0_O)        0.131    18.145 r  adjustable_clock/clk_out_i_673/O
                         net (fo=1, routed)           0.000    18.145    adjustable_clock/clk_out_i_673_n_0
    SLICE_X19Y161        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    18.404 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.404    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X19Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.457 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.457    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X19Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.510 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.510    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X19Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.563 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.563    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X19Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.616 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.616    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X19Y166        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.755 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.571    19.326    adjustable_clock/counter2[11]
    SLICE_X20Y161        LUT2 (Prop_lut2_I1_O)        0.131    19.457 r  adjustable_clock/clk_out_i_781/O
                         net (fo=1, routed)           0.000    19.457    adjustable_clock/clk_out_i_781_n_0
    SLICE_X20Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.713 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.713    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X20Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.767 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.767    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X20Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.821 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.821    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X20Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.875 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.875    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X20Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.929 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.929    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X20Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.983 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.983    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X20Y167        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.116 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.599    20.716    adjustable_clock/counter2[10]
    SLICE_X22Y163        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    21.098 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    21.098    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X22Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.152 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    21.152    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X22Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.206 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    21.206    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X22Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.260 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    21.260    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X22Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.314 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    21.314    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X22Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.368 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.368    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X22Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.501 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.444    21.945    adjustable_clock/counter2[9]
    SLICE_X23Y163        LUT2 (Prop_lut2_I1_O)        0.128    22.073 r  adjustable_clock/clk_out_i_788/O
                         net (fo=1, routed)           0.000    22.073    adjustable_clock/clk_out_i_788_n_0
    SLICE_X23Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.340 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    22.340    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X23Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.393 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    22.393    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X23Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.446 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    22.446    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X23Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.499 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.499    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X23Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.552 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.552    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X23Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.605 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.605    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X23Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.744 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.632    23.376    adjustable_clock/counter2[8]
    SLICE_X25Y163        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    23.751 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.751    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X25Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.804 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.804    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X25Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.857 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.857    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X25Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.910 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.910    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X25Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.963 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.963    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X25Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.016 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    24.016    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X25Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.155 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.580    24.735    adjustable_clock/counter2[7]
    SLICE_X21Y162        LUT2 (Prop_lut2_I1_O)        0.131    24.866 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.866    adjustable_clock/clk_out_i_796_n_0
    SLICE_X21Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.133 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    25.133    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X21Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.186 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    25.186    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X21Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.239 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    25.239    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X21Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.292 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    25.292    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X21Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.345 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    25.345    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X21Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.398 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    25.398    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X21Y168        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.537 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.637    26.175    adjustable_clock/counter2[6]
    SLICE_X17Y163        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    26.550 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    26.550    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X17Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.603 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    26.603    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X17Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.656 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.656    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X17Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.709 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.709    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X17Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.762 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.762    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X17Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.815 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.815    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X17Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.954 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.659    27.613    adjustable_clock/counter2[5]
    SLICE_X18Y163        LUT3 (Prop_lut3_I0_O)        0.131    27.744 r  adjustable_clock/clk_out_i_803/O
                         net (fo=1, routed)           0.000    27.744    adjustable_clock/clk_out_i_803_n_0
    SLICE_X18Y163        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    27.927 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.927    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X18Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.981 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.981    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X18Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.035 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    28.035    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X18Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.089 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    28.089    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X18Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.143 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    28.143    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X18Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.197 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    28.197    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X18Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.330 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.414    28.744    adjustable_clock/counter2[4]
    SLICE_X19Y167        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    29.116 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    29.116    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X19Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.169 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    29.169    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X19Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.222 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    29.222    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X19Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.275 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    29.275    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X19Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.328 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    29.328    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X19Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.381 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    29.381    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X19Y173        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.520 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.601    30.120    adjustable_clock/counter2[3]
    SLICE_X20Y168        LUT2 (Prop_lut2_I1_O)        0.131    30.251 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    30.251    adjustable_clock/clk_out_i_812_n_0
    SLICE_X20Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.507 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    30.507    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X20Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.561 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    30.561    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X20Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.615 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.615    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X20Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.669 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.669    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X20Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.723 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.723    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X20Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.777 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.777    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X20Y174        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.910 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.509    31.420    adjustable_clock/counter2[2]
    SLICE_X21Y169        LUT2 (Prop_lut2_I1_O)        0.128    31.548 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    31.548    adjustable_clock/clk_out_i_808_n_0
    SLICE_X21Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.815 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.815    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X21Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.868 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.868    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X21Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.921 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.921    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X21Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.974 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.974    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X21Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.027 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    32.027    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X21Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.080 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.007    32.087    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X21Y175        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    32.226 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.618    32.844    adjustable_clock/counter2[1]
    SLICE_X22Y170        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    33.229 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    33.229    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X22Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.283 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.283    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X22Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.337 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    33.337    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X22Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.391 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    33.391    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X22Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.445 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.007    33.452    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X22Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.506 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.500    34.006    adjustable_clock/counter2[0]
    SLICE_X23Y175        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    34.293 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    34.293    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X23Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.346 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.346    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X23Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.399 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    34.399    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X23Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.452 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.452    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X23Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.505 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.505    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X23Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.558 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.558    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X23Y181        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.697 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.419    35.116    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X27Y180        LUT4 (Prop_lut4_I3_O)        0.131    35.247 r  adjustable_clock/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.000    35.247    adjustable_clock/counter[0]_i_11__0_n_0
    SLICE_X27Y180        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    35.506 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.463    35.969    adjustable_clock/clear
    SLICE_X26Y178        FDRE                                         r  adjustable_clock/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.296     2.615    adjustable_clock/CLK_OUT1
    SLICE_X26Y178        FDRE                                         r  adjustable_clock/counter_reg[19]/C
                         clock pessimism             -0.374     2.241    
                         clock uncertainty           -0.067     2.174    
    SLICE_X26Y178        FDRE (Setup_fdre_C_R)       -0.228     1.946    adjustable_clock/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          1.946    
                         arrival time                         -35.969    
  -------------------------------------------------------------------
                         slack                                -34.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 r_dac_I_lsb_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_2_reg_8064_8127_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.459%)  route 0.115ns (53.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       0.678    -0.633    clk
    SLICE_X31Y194        FDRE                                         r  r_dac_I_lsb_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y194        FDRE (Prop_fdre_C_Q)         0.100    -0.533 r  r_dac_I_lsb_reg[2]_rep/Q
                         net (fo=64, routed)          0.115    -0.417    signalgen/r_memory_I_2_reg_8064_8127_0_2/DIC
    SLICE_X26Y194        RAMD64E                                      r  signalgen/r_memory_I_2_reg_8064_8127_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       0.882    -0.756    signalgen/r_memory_I_2_reg_8064_8127_0_2/WCLK
    SLICE_X26Y194        RAMD64E                                      r  signalgen/r_memory_I_2_reg_8064_8127_0_2/RAMC/CLK
                         clock pessimism              0.159    -0.597    
    SLICE_X26Y194        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129    -0.468    signalgen/r_memory_I_2_reg_8064_8127_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 signalgen/O_DAC1_Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[2]/D2
                            (rising edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.178ns (7.696%)  route 2.135ns (92.304%))
  Logic Levels:           0  
  Clock Path Skew:        2.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -2.460ns
    Clock Pessimism Removal (CPR):    -0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.221    -2.460    signalgen/CLK_OUT1
    SLICE_X47Y212        FDRE                                         r  signalgen/O_DAC1_Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y212        FDRE (Prop_fdre_C_Q)         0.178    -2.282 r  signalgen/O_DAC1_Q_reg[2]/Q
                         net (fo=1, routed)           2.135    -0.147    w_DACData1_Q[2]
    OLOGIC_X0Y240        ODDR                                         r  ODDR_DACData1[2]/D2
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.595    -2.546    adjustable_clock/CLK_OUT1
    SLICE_X106Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.503 r  adjustable_clock/OBUFDS_DACCLK[7]_i_1/O
                         net (fo=1, routed)           0.434    -2.070    adjustable_clock/r_oddrsettings_reg[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.977 r  adjustable_clock/r_oddrsettings_reg[2]_BUFG_inst/O
                         net (fo=56, routed)          1.472    -0.505    adjustable_clock_n_0
    OLOGIC_X0Y240        ODDR                                         r  ODDR_DACData1[2]/C
                         clock pessimism              0.460    -0.045    
    OLOGIC_X0Y240        ODDR (Hold_oddr_C_D2)       -0.153    -0.198    ODDR_DACData1[2]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 r_dac_Q_lsb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_2_reg_1856_1919_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.082%)  route 0.096ns (48.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       0.583    -0.728    clk
    SLICE_X71Y187        FDRE                                         r  r_dac_Q_lsb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y187        FDRE (Prop_fdre_C_Q)         0.100    -0.628 r  r_dac_Q_lsb_reg[1]/Q
                         net (fo=64, routed)          0.096    -0.532    signalgen/r_memory_Q_2_reg_1856_1919_0_2/DIB
    SLICE_X68Y187        RAMD64E                                      r  signalgen/r_memory_Q_2_reg_1856_1919_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       0.783    -0.855    signalgen/r_memory_Q_2_reg_1856_1919_0_2/WCLK
    SLICE_X68Y187        RAMD64E                                      r  signalgen/r_memory_Q_2_reg_1856_1919_0_2/RAMB/CLK
                         clock pessimism              0.140    -0.715    
    SLICE_X68Y187        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132    -0.583    signalgen/r_memory_Q_2_reg_1856_1919_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 r_dac_I_lsb_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_2_reg_5184_5247_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.100ns (45.748%)  route 0.119ns (54.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       0.672    -0.639    clk
    SLICE_X33Y183        FDRE                                         r  r_dac_I_lsb_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y183        FDRE (Prop_fdre_C_Q)         0.100    -0.539 r  r_dac_I_lsb_reg[3]_rep/Q
                         net (fo=64, routed)          0.119    -0.420    signalgen/r_memory_I_2_reg_5184_5247_3_5/DIA
    SLICE_X34Y184        RAMD64E                                      r  signalgen/r_memory_I_2_reg_5184_5247_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       0.873    -0.765    signalgen/r_memory_I_2_reg_5184_5247_3_5/WCLK
    SLICE_X34Y184        RAMD64E                                      r  signalgen/r_memory_I_2_reg_5184_5247_3_5/RAMA/CLK
                         clock pessimism              0.159    -0.606    
    SLICE_X34Y184        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.131    -0.475    signalgen/r_memory_I_2_reg_5184_5247_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 signalgen/O_DAC2_I_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData2[3]/D1
                            (rising edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 0.178ns (7.690%)  route 2.137ns (92.310%))
  Logic Levels:           0  
  Clock Path Skew:        2.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.234    -2.447    signalgen/CLK_OUT1
    SLICE_X45Y183        FDRE                                         r  signalgen/O_DAC2_I_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y183        FDRE (Prop_fdre_C_Q)         0.178    -2.269 r  signalgen/O_DAC2_I_reg[3]/Q
                         net (fo=1, routed)           2.137    -0.132    w_DACData2_I[3]
    OLOGIC_X0Y158        ODDR                                         r  ODDR_DACData2[3]/D1
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.595    -2.546    adjustable_clock/CLK_OUT1
    SLICE_X106Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.503 r  adjustable_clock/OBUFDS_DACCLK[7]_i_1/O
                         net (fo=1, routed)           0.434    -2.070    adjustable_clock/r_oddrsettings_reg[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.977 r  adjustable_clock/r_oddrsettings_reg[2]_BUFG_inst/O
                         net (fo=56, routed)          1.481    -0.496    adjustable_clock_n_0
    OLOGIC_X0Y158        ODDR                                         r  ODDR_DACData2[3]/C
                         clock pessimism              0.460    -0.036    
    OLOGIC_X0Y158        ODDR (Hold_oddr_C_D1)       -0.153    -0.189    ODDR_DACData2[3]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 signalgen/uart_data_count_reg[5]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_2_reg_4544_4607_9_11/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.250%)  route 0.148ns (59.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       0.660    -0.651    signalgen/CLK_OUT1
    SLICE_X27Y216        FDRE                                         r  signalgen/uart_data_count_reg[5]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y216        FDRE (Prop_fdre_C_Q)         0.100    -0.551 r  signalgen/uart_data_count_reg[5]_rep__9/Q
                         net (fo=620, routed)         0.148    -0.402    signalgen/r_memory_I_2_reg_4544_4607_9_11/ADDRD5
    SLICE_X22Y215        RAMD64E                                      r  signalgen/r_memory_I_2_reg_4544_4607_9_11/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       0.868    -0.770    signalgen/r_memory_I_2_reg_4544_4607_9_11/WCLK
    SLICE_X22Y215        RAMD64E                                      r  signalgen/r_memory_I_2_reg_4544_4607_9_11/RAMA/CLK
                         clock pessimism              0.154    -0.616    
    SLICE_X22Y215        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156    -0.460    signalgen/r_memory_I_2_reg_4544_4607_9_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 signalgen/uart_data_count_reg[5]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_2_reg_4544_4607_9_11/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.250%)  route 0.148ns (59.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       0.660    -0.651    signalgen/CLK_OUT1
    SLICE_X27Y216        FDRE                                         r  signalgen/uart_data_count_reg[5]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y216        FDRE (Prop_fdre_C_Q)         0.100    -0.551 r  signalgen/uart_data_count_reg[5]_rep__9/Q
                         net (fo=620, routed)         0.148    -0.402    signalgen/r_memory_I_2_reg_4544_4607_9_11/ADDRD5
    SLICE_X22Y215        RAMD64E                                      r  signalgen/r_memory_I_2_reg_4544_4607_9_11/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       0.868    -0.770    signalgen/r_memory_I_2_reg_4544_4607_9_11/WCLK
    SLICE_X22Y215        RAMD64E                                      r  signalgen/r_memory_I_2_reg_4544_4607_9_11/RAMB/CLK
                         clock pessimism              0.154    -0.616    
    SLICE_X22Y215        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156    -0.460    signalgen/r_memory_I_2_reg_4544_4607_9_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 signalgen/uart_data_count_reg[5]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_2_reg_4544_4607_9_11/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.250%)  route 0.148ns (59.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       0.660    -0.651    signalgen/CLK_OUT1
    SLICE_X27Y216        FDRE                                         r  signalgen/uart_data_count_reg[5]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y216        FDRE (Prop_fdre_C_Q)         0.100    -0.551 r  signalgen/uart_data_count_reg[5]_rep__9/Q
                         net (fo=620, routed)         0.148    -0.402    signalgen/r_memory_I_2_reg_4544_4607_9_11/ADDRD5
    SLICE_X22Y215        RAMD64E                                      r  signalgen/r_memory_I_2_reg_4544_4607_9_11/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       0.868    -0.770    signalgen/r_memory_I_2_reg_4544_4607_9_11/WCLK
    SLICE_X22Y215        RAMD64E                                      r  signalgen/r_memory_I_2_reg_4544_4607_9_11/RAMC/CLK
                         clock pessimism              0.154    -0.616    
    SLICE_X22Y215        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156    -0.460    signalgen/r_memory_I_2_reg_4544_4607_9_11/RAMC
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 signalgen/uart_data_count_reg[5]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_2_reg_4544_4607_9_11/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.250%)  route 0.148ns (59.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       0.660    -0.651    signalgen/CLK_OUT1
    SLICE_X27Y216        FDRE                                         r  signalgen/uart_data_count_reg[5]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y216        FDRE (Prop_fdre_C_Q)         0.100    -0.551 r  signalgen/uart_data_count_reg[5]_rep__9/Q
                         net (fo=620, routed)         0.148    -0.402    signalgen/r_memory_I_2_reg_4544_4607_9_11/ADDRD5
    SLICE_X22Y215        RAMD64E                                      r  signalgen/r_memory_I_2_reg_4544_4607_9_11/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       0.868    -0.770    signalgen/r_memory_I_2_reg_4544_4607_9_11/WCLK
    SLICE_X22Y215        RAMD64E                                      r  signalgen/r_memory_I_2_reg_4544_4607_9_11/RAMD/CLK
                         clock pessimism              0.154    -0.616    
    SLICE_X22Y215        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156    -0.460    signalgen/r_memory_I_2_reg_4544_4607_9_11/RAMD
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 r_dac_Q_lsb_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_3_reg_8256_8319_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.100ns (44.476%)  route 0.125ns (55.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       0.659    -0.652    clk
    SLICE_X43Y178        FDRE                                         r  r_dac_Q_lsb_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y178        FDRE (Prop_fdre_C_Q)         0.100    -0.552 r  r_dac_Q_lsb_reg[4]_rep__0/Q
                         net (fo=9, routed)           0.125    -0.427    signalgen/r_memory_Q_3_reg_8256_8319_3_5/DIB
    SLICE_X40Y178        RAMD64E                                      r  signalgen/r_memory_Q_3_reg_8256_8319_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       0.861    -0.777    signalgen/r_memory_Q_3_reg_8256_8319_3_5/WCLK
    SLICE_X40Y178        RAMD64E                                      r  signalgen/r_memory_Q_3_reg_8256_8319_3_5/RAMB/CLK
                         clock pessimism              0.159    -0.618    
    SLICE_X40Y178        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132    -0.486    signalgen/r_memory_Q_3_reg_8256_8319_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT1_system_clk_creator
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y4  IDELAYCTRL_instance/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y5  IDELAYCTRL_instance_REPLICATED_0/REFCLK
Min Period        n/a     ODELAYE2/C         n/a            2.000         5.000       3.000      ODELAY_X0Y296    ODELAY2_DATACLK1/C
Min Period        n/a     ODELAYE2/C         n/a            2.000         5.000       3.000      ODELAY_X0Y222    ODELAY2_DATACLK2/C
Min Period        n/a     ODELAYE2/C         n/a            2.000         5.000       3.000      ODELAY_X0Y230    ODELAY2_DATACLK3/C
Min Period        n/a     BUFG/I             n/a            1.408         5.000       3.591      BUFGCTRL_X0Y1    adjustable_clock/r_oddrsettings_reg[2]_BUFG_inst/I
Min Period        n/a     BUFG/I             n/a            1.408         5.000       3.591      BUFGCTRL_X0Y0    clk_gen/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y1   clk_gen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     ODDR/C             n/a            1.070         5.000       3.930      OLOGIC_X0Y288    ODDR_DACData1[0]/C
Min Period        n/a     ODDR/C             n/a            1.070         5.000       3.930      OLOGIC_X0Y246    ODDR_DACData1[10]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y4  IDELAYCTRL_instance/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y5  IDELAYCTRL_instance_REPLICATED_0/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y1   clk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X46Y244    signalgen/r_memory_I_1_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X46Y244    signalgen/r_memory_I_1_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X46Y244    signalgen/r_memory_I_1_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X46Y244    signalgen/r_memory_I_1_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X46Y244    signalgen/r_memory_I_1_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X46Y244    signalgen/r_memory_I_1_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X46Y244    signalgen/r_memory_I_1_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X46Y244    signalgen/r_memory_I_1_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X50Y248    signalgen/r_memory_I_1_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X50Y248    signalgen/r_memory_I_1_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X46Y244    signalgen/r_memory_I_1_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X46Y244    signalgen/r_memory_I_1_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X46Y244    signalgen/r_memory_I_1_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X46Y244    signalgen/r_memory_I_1_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X46Y244    signalgen/r_memory_I_1_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X46Y244    signalgen/r_memory_I_1_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X46Y244    signalgen/r_memory_I_1_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X46Y244    signalgen/r_memory_I_1_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X50Y248    signalgen/r_memory_I_1_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X50Y248    signalgen/r_memory_I_1_reg_0_63_3_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_creator
  To Clock:  clkfbout_system_clk_creator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_creator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y2   clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_OUT1_system_clk_creator
  To Clock:  CLK_OUT1_system_clk_creator

Setup :            0  Failing Endpoints,  Worst Slack        3.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.821ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.204ns (25.555%)  route 0.594ns (74.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.582ns = ( 2.418 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.913ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.228    -2.913    trx/CLK_OUT1
    SLICE_X80Y176        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y176        FDRE (Prop_fdre_C_Q)         0.204    -2.709 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.594    -2.114    trx/div/AR[0]
    SLICE_X78Y173        FDCE                                         f  trx/div/r_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.099     2.418    trx/div/CLK_OUT1
    SLICE_X78Y173        FDCE                                         r  trx/div/r_count_reg[1]/C
                         clock pessimism             -0.374     2.044    
                         clock uncertainty           -0.067     1.977    
    SLICE_X78Y173        FDCE (Recov_fdce_C_CLR)     -0.270     1.707    trx/div/r_count_reg[1]
  -------------------------------------------------------------------
                         required time                          1.707    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  3.821    

Slack (MET) :             3.821ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.204ns (25.555%)  route 0.594ns (74.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.582ns = ( 2.418 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.913ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.228    -2.913    trx/CLK_OUT1
    SLICE_X80Y176        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y176        FDRE (Prop_fdre_C_Q)         0.204    -2.709 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.594    -2.114    trx/div/AR[0]
    SLICE_X78Y173        FDCE                                         f  trx/div/r_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.099     2.418    trx/div/CLK_OUT1
    SLICE_X78Y173        FDCE                                         r  trx/div/r_count_reg[3]/C
                         clock pessimism             -0.374     2.044    
                         clock uncertainty           -0.067     1.977    
    SLICE_X78Y173        FDCE (Recov_fdce_C_CLR)     -0.270     1.707    trx/div/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                          1.707    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  3.821    

Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.204ns (25.555%)  route 0.594ns (74.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.582ns = ( 2.418 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.913ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.228    -2.913    trx/CLK_OUT1
    SLICE_X80Y176        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y176        FDRE (Prop_fdre_C_Q)         0.204    -2.709 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.594    -2.114    trx/div/AR[0]
    SLICE_X78Y173        FDCE                                         f  trx/div/r_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.099     2.418    trx/div/CLK_OUT1
    SLICE_X78Y173        FDCE                                         r  trx/div/r_count_reg[0]/C
                         clock pessimism             -0.374     2.044    
                         clock uncertainty           -0.067     1.977    
    SLICE_X78Y173        FDCE (Recov_fdce_C_CLR)     -0.237     1.740    trx/div/r_count_reg[0]
  -------------------------------------------------------------------
                         required time                          1.740    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.204ns (25.555%)  route 0.594ns (74.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.582ns = ( 2.418 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.913ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.228    -2.913    trx/CLK_OUT1
    SLICE_X80Y176        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y176        FDRE (Prop_fdre_C_Q)         0.204    -2.709 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.594    -2.114    trx/div/AR[0]
    SLICE_X78Y173        FDCE                                         f  trx/div/r_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.099     2.418    trx/div/CLK_OUT1
    SLICE_X78Y173        FDCE                                         r  trx/div/r_count_reg[2]/C
                         clock pessimism             -0.374     2.044    
                         clock uncertainty           -0.067     1.977    
    SLICE_X78Y173        FDCE (Recov_fdce_C_CLR)     -0.237     1.740    trx/div/r_count_reg[2]
  -------------------------------------------------------------------
                         required time                          1.740    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.204ns (32.909%)  route 0.416ns (67.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.583ns = ( 2.417 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.913ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.228    -2.913    trx/CLK_OUT1
    SLICE_X80Y176        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y176        FDRE (Prop_fdre_C_Q)         0.204    -2.709 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.416    -2.293    trx/div/AR[0]
    SLICE_X78Y174        FDCE                                         f  trx/div/r_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.098     2.417    trx/div/CLK_OUT1
    SLICE_X78Y174        FDCE                                         r  trx/div/r_count_reg[5]/C
                         clock pessimism             -0.374     2.043    
                         clock uncertainty           -0.067     1.976    
    SLICE_X78Y174        FDCE (Recov_fdce_C_CLR)     -0.270     1.706    trx/div/r_count_reg[5]
  -------------------------------------------------------------------
                         required time                          1.706    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  3.999    

Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.204ns (32.909%)  route 0.416ns (67.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.583ns = ( 2.417 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.913ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.228    -2.913    trx/CLK_OUT1
    SLICE_X80Y176        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y176        FDRE (Prop_fdre_C_Q)         0.204    -2.709 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.416    -2.293    trx/div/AR[0]
    SLICE_X78Y174        FDCE                                         f  trx/div/r_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.098     2.417    trx/div/CLK_OUT1
    SLICE_X78Y174        FDCE                                         r  trx/div/r_count_reg[6]/C
                         clock pessimism             -0.374     2.043    
                         clock uncertainty           -0.067     1.976    
    SLICE_X78Y174        FDCE (Recov_fdce_C_CLR)     -0.270     1.706    trx/div/r_count_reg[6]
  -------------------------------------------------------------------
                         required time                          1.706    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  3.999    

Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[8]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.204ns (32.909%)  route 0.416ns (67.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.583ns = ( 2.417 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.913ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.228    -2.913    trx/CLK_OUT1
    SLICE_X80Y176        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y176        FDRE (Prop_fdre_C_Q)         0.204    -2.709 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.416    -2.293    trx/div/AR[0]
    SLICE_X78Y174        FDCE                                         f  trx/div/r_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.098     2.417    trx/div/CLK_OUT1
    SLICE_X78Y174        FDCE                                         r  trx/div/r_count_reg[8]/C
                         clock pessimism             -0.374     2.043    
                         clock uncertainty           -0.067     1.976    
    SLICE_X78Y174        FDCE (Recov_fdce_C_CLR)     -0.270     1.706    trx/div/r_count_reg[8]
  -------------------------------------------------------------------
                         required time                          1.706    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  3.999    

Slack (MET) :             4.032ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[12]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.204ns (32.909%)  route 0.416ns (67.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.583ns = ( 2.417 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.913ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.228    -2.913    trx/CLK_OUT1
    SLICE_X80Y176        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y176        FDRE (Prop_fdre_C_Q)         0.204    -2.709 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.416    -2.293    trx/div/AR[0]
    SLICE_X78Y174        FDCE                                         f  trx/div/r_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.098     2.417    trx/div/CLK_OUT1
    SLICE_X78Y174        FDCE                                         r  trx/div/r_count_reg[12]/C
                         clock pessimism             -0.374     2.043    
                         clock uncertainty           -0.067     1.976    
    SLICE_X78Y174        FDCE (Recov_fdce_C_CLR)     -0.237     1.739    trx/div/r_count_reg[12]
  -------------------------------------------------------------------
                         required time                          1.739    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  4.032    

Slack (MET) :             4.032ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.204ns (32.909%)  route 0.416ns (67.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.583ns = ( 2.417 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.913ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.228    -2.913    trx/CLK_OUT1
    SLICE_X80Y176        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y176        FDRE (Prop_fdre_C_Q)         0.204    -2.709 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.416    -2.293    trx/div/AR[0]
    SLICE_X78Y174        FDCE                                         f  trx/div/r_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.098     2.417    trx/div/CLK_OUT1
    SLICE_X78Y174        FDCE                                         r  trx/div/r_count_reg[4]/C
                         clock pessimism             -0.374     2.043    
                         clock uncertainty           -0.067     1.976    
    SLICE_X78Y174        FDCE (Recov_fdce_C_CLR)     -0.237     1.739    trx/div/r_count_reg[4]
  -------------------------------------------------------------------
                         required time                          1.739    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  4.032    

Slack (MET) :             4.032ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.204ns (32.909%)  route 0.416ns (67.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.583ns = ( 2.417 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.913ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.228    -2.913    trx/CLK_OUT1
    SLICE_X80Y176        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y176        FDRE (Prop_fdre_C_Q)         0.204    -2.709 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.416    -2.293    trx/div/AR[0]
    SLICE_X78Y174        FDCE                                         f  trx/div/r_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.098     2.417    trx/div/CLK_OUT1
    SLICE_X78Y174        FDCE                                         r  trx/div/r_count_reg[7]/C
                         clock pessimism             -0.374     2.043    
                         clock uncertainty           -0.067     1.976    
    SLICE_X78Y174        FDCE (Recov_fdce_C_CLR)     -0.237     1.739    trx/div/r_count_reg[7]
  -------------------------------------------------------------------
                         required time                          1.739    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  4.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[10]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.091ns (36.057%)  route 0.161ns (63.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       0.545    -0.766    trx/CLK_OUT1
    SLICE_X80Y176        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y176        FDRE (Prop_fdre_C_Q)         0.091    -0.675 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.161    -0.513    trx/div/AR[0]
    SLICE_X78Y175        FDCE                                         f  trx/div/r_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       0.741    -0.897    trx/div/CLK_OUT1
    SLICE_X78Y175        FDCE                                         r  trx/div/r_count_reg[10]/C
                         clock pessimism              0.159    -0.738    
    SLICE_X78Y175        FDCE (Remov_fdce_C_CLR)     -0.088    -0.826    trx/div/r_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.826    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[11]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.091ns (36.057%)  route 0.161ns (63.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       0.545    -0.766    trx/CLK_OUT1
    SLICE_X80Y176        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y176        FDRE (Prop_fdre_C_Q)         0.091    -0.675 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.161    -0.513    trx/div/AR[0]
    SLICE_X78Y175        FDCE                                         f  trx/div/r_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       0.741    -0.897    trx/div/CLK_OUT1
    SLICE_X78Y175        FDCE                                         r  trx/div/r_count_reg[11]/C
                         clock pessimism              0.159    -0.738    
    SLICE_X78Y175        FDCE (Remov_fdce_C_CLR)     -0.088    -0.826    trx/div/r_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.826    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[13]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.091ns (36.057%)  route 0.161ns (63.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       0.545    -0.766    trx/CLK_OUT1
    SLICE_X80Y176        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y176        FDRE (Prop_fdre_C_Q)         0.091    -0.675 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.161    -0.513    trx/div/AR[0]
    SLICE_X78Y175        FDCE                                         f  trx/div/r_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       0.741    -0.897    trx/div/CLK_OUT1
    SLICE_X78Y175        FDCE                                         r  trx/div/r_count_reg[13]/C
                         clock pessimism              0.159    -0.738    
    SLICE_X78Y175        FDCE (Remov_fdce_C_CLR)     -0.088    -0.826    trx/div/r_count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.826    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[9]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.091ns (36.057%)  route 0.161ns (63.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       0.545    -0.766    trx/CLK_OUT1
    SLICE_X80Y176        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y176        FDRE (Prop_fdre_C_Q)         0.091    -0.675 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.161    -0.513    trx/div/AR[0]
    SLICE_X78Y175        FDCE                                         f  trx/div/r_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       0.741    -0.897    trx/div/CLK_OUT1
    SLICE_X78Y175        FDCE                                         r  trx/div/r_count_reg[9]/C
                         clock pessimism              0.159    -0.738    
    SLICE_X78Y175        FDCE (Remov_fdce_C_CLR)     -0.088    -0.826    trx/div/r_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.826    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/clk_out_reg/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.091ns (35.786%)  route 0.163ns (64.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       0.545    -0.766    trx/CLK_OUT1
    SLICE_X80Y176        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y176        FDRE (Prop_fdre_C_Q)         0.091    -0.675 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.163    -0.511    trx/div/AR[0]
    SLICE_X79Y177        FDCE                                         f  trx/div/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       0.744    -0.894    trx/div/CLK_OUT1
    SLICE_X79Y177        FDCE                                         r  trx/div/clk_out_reg/C
                         clock pessimism              0.159    -0.735    
    SLICE_X79Y177        FDCE (Remov_fdce_C_CLR)     -0.107    -0.842    trx/div/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.842    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[12]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.091ns (29.460%)  route 0.218ns (70.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       0.545    -0.766    trx/CLK_OUT1
    SLICE_X80Y176        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y176        FDRE (Prop_fdre_C_Q)         0.091    -0.675 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.218    -0.457    trx/div/AR[0]
    SLICE_X78Y174        FDCE                                         f  trx/div/r_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       0.741    -0.897    trx/div/CLK_OUT1
    SLICE_X78Y174        FDCE                                         r  trx/div/r_count_reg[12]/C
                         clock pessimism              0.159    -0.738    
    SLICE_X78Y174        FDCE (Remov_fdce_C_CLR)     -0.088    -0.826    trx/div/r_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.826    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[4]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.091ns (29.460%)  route 0.218ns (70.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       0.545    -0.766    trx/CLK_OUT1
    SLICE_X80Y176        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y176        FDRE (Prop_fdre_C_Q)         0.091    -0.675 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.218    -0.457    trx/div/AR[0]
    SLICE_X78Y174        FDCE                                         f  trx/div/r_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       0.741    -0.897    trx/div/CLK_OUT1
    SLICE_X78Y174        FDCE                                         r  trx/div/r_count_reg[4]/C
                         clock pessimism              0.159    -0.738    
    SLICE_X78Y174        FDCE (Remov_fdce_C_CLR)     -0.088    -0.826    trx/div/r_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.826    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[5]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.091ns (29.460%)  route 0.218ns (70.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       0.545    -0.766    trx/CLK_OUT1
    SLICE_X80Y176        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y176        FDRE (Prop_fdre_C_Q)         0.091    -0.675 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.218    -0.457    trx/div/AR[0]
    SLICE_X78Y174        FDCE                                         f  trx/div/r_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       0.741    -0.897    trx/div/CLK_OUT1
    SLICE_X78Y174        FDCE                                         r  trx/div/r_count_reg[5]/C
                         clock pessimism              0.159    -0.738    
    SLICE_X78Y174        FDCE (Remov_fdce_C_CLR)     -0.088    -0.826    trx/div/r_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.826    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[6]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.091ns (29.460%)  route 0.218ns (70.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       0.545    -0.766    trx/CLK_OUT1
    SLICE_X80Y176        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y176        FDRE (Prop_fdre_C_Q)         0.091    -0.675 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.218    -0.457    trx/div/AR[0]
    SLICE_X78Y174        FDCE                                         f  trx/div/r_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       0.741    -0.897    trx/div/CLK_OUT1
    SLICE_X78Y174        FDCE                                         r  trx/div/r_count_reg[6]/C
                         clock pessimism              0.159    -0.738    
    SLICE_X78Y174        FDCE (Remov_fdce_C_CLR)     -0.088    -0.826    trx/div/r_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.826    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[7]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.091ns (29.460%)  route 0.218ns (70.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       0.545    -0.766    trx/CLK_OUT1
    SLICE_X80Y176        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y176        FDRE (Prop_fdre_C_Q)         0.091    -0.675 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.218    -0.457    trx/div/AR[0]
    SLICE_X78Y174        FDCE                                         f  trx/div/r_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       0.741    -0.897    trx/div/CLK_OUT1
    SLICE_X78Y174        FDCE                                         r  trx/div/r_count_reg[7]/C
                         clock pessimism              0.159    -0.738    
    SLICE_X78Y174        FDCE (Remov_fdce_C_CLR)     -0.088    -0.826    trx/div/r_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.826    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  0.369    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_OUT1_system_clk_creator
  To Clock:  

Max Delay           261 Endpoints
Min Delay           261 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_26/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_N[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.339ns  (logic 1.601ns (17.141%)  route 7.738ns (82.859%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.431    -2.710    adjustable_clock/CLK_OUT1
    SLICE_X22Y179        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y179        FDRE (Prop_fdre_C_Q)         0.259    -2.451 r  adjustable_clock/clk_out_reg_lopt_replica_26/Q
                         net (fo=1, routed)           7.738     5.287    lopt_49
    N38                  OBUFDS (Prop_obufds_I_OB)    1.342     6.629 r  OBUFDS_DATACLK4/OB
                         net (fo=0)                   0.000     6.629    DATACLK_N[4]
    M39                                                               r  DATACLK_N[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_26/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_P[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.339ns  (logic 1.601ns (17.141%)  route 7.738ns (82.859%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.431    -2.710    adjustable_clock/CLK_OUT1
    SLICE_X22Y179        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y179        FDRE (Prop_fdre_C_Q)         0.259    -2.451 r  adjustable_clock/clk_out_reg_lopt_replica_26/Q
                         net (fo=1, routed)           7.738     5.287    lopt_49
    N38                  OBUFDS (Prop_obufds_I_O)     1.342     6.629 r  OBUFDS_DATACLK4/O
                         net (fo=0)                   0.000     6.629    DATACLK_P[4]
    N38                                                               r  DATACLK_P[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData6_N[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.878ns  (logic 1.578ns (17.773%)  route 7.300ns (82.227%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.432    -2.709    adjustable_clock/CLK_OUT1
    SLICE_X23Y180        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y180        FDRE (Prop_fdre_C_Q)         0.223    -2.486 r  adjustable_clock/clk_out_reg_lopt_replica_6/Q
                         net (fo=1, routed)           7.300     4.815    lopt_29
    P41                  OBUFDS (Prop_obufds_I_OB)    1.355     6.170 r  OBUFDS_DACData6[3]/OB
                         net (fo=0)                   0.000     6.170    DACData6_N[3]
    N41                                                               r  DACData6_N[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData6_P[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.878ns  (logic 1.578ns (17.773%)  route 7.300ns (82.227%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.432    -2.709    adjustable_clock/CLK_OUT1
    SLICE_X23Y180        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y180        FDRE (Prop_fdre_C_Q)         0.223    -2.486 r  adjustable_clock/clk_out_reg_lopt_replica_6/Q
                         net (fo=1, routed)           7.300     4.815    lopt_29
    P41                  OBUFDS (Prop_obufds_I_O)     1.355     6.170 r  OBUFDS_DACData6[3]/O
                         net (fo=0)                   0.000     6.170    DACData6_P[3]
    P41                                                               r  DACData6_P[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_21/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_N[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.670ns  (logic 1.610ns (18.565%)  route 7.060ns (81.435%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.431    -2.710    adjustable_clock/CLK_OUT1
    SLICE_X23Y179        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_21/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y179        FDRE (Prop_fdre_C_Q)         0.223    -2.487 r  adjustable_clock/clk_out_reg_lopt_replica_21/Q
                         net (fo=1, routed)           7.060     4.574    lopt_44
    N28                  OBUFDS (Prop_obufds_I_OB)    1.387     5.960 r  OBUFDS_DACData7[6]/OB
                         net (fo=0)                   0.000     5.960    DACData7_N[6]
    N29                                                               r  DACData7_N[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_21/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_P[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.670ns  (logic 1.610ns (18.565%)  route 7.060ns (81.435%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.431    -2.710    adjustable_clock/CLK_OUT1
    SLICE_X23Y179        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_21/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y179        FDRE (Prop_fdre_C_Q)         0.223    -2.487 r  adjustable_clock/clk_out_reg_lopt_replica_21/Q
                         net (fo=1, routed)           7.060     4.574    lopt_44
    N28                  OBUFDS (Prop_obufds_I_O)     1.387     5.960 r  OBUFDS_DACData7[6]/O
                         net (fo=0)                   0.000     5.960    DACData7_P[6]
    N28                                                               r  DACData7_P[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_29/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_N[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.606ns  (logic 1.618ns (18.796%)  route 6.989ns (81.204%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.434    -2.707    adjustable_clock/CLK_OUT1
    SLICE_X23Y182        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_29/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y182        FDRE (Prop_fdre_C_Q)         0.223    -2.484 r  adjustable_clock/clk_out_reg_lopt_replica_29/Q
                         net (fo=1, routed)           6.989     4.505    lopt_52
    M28                  OBUFDS (Prop_obufds_I_OB)    1.395     5.900 r  OBUFDS_DATACLK7/OB
                         net (fo=0)                   0.000     5.900    DATACLK_N[7]
    M29                                                               r  DATACLK_N[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_29/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_P[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.606ns  (logic 1.618ns (18.796%)  route 6.989ns (81.204%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.434    -2.707    adjustable_clock/CLK_OUT1
    SLICE_X23Y182        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_29/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y182        FDRE (Prop_fdre_C_Q)         0.223    -2.484 r  adjustable_clock/clk_out_reg_lopt_replica_29/Q
                         net (fo=1, routed)           6.989     4.505    lopt_52
    M28                  OBUFDS (Prop_obufds_I_O)     1.395     5.900 r  OBUFDS_DATACLK7/O
                         net (fo=0)                   0.000     5.900    DATACLK_P[7]
    M28                                                               r  DATACLK_P[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_17/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.519ns  (logic 1.599ns (18.768%)  route 6.920ns (81.232%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.432    -2.709    adjustable_clock/CLK_OUT1
    SLICE_X22Y180        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y180        FDRE (Prop_fdre_C_Q)         0.259    -2.450 r  adjustable_clock/clk_out_reg_lopt_replica_17/Q
                         net (fo=1, routed)           6.920     4.470    lopt_40
    M36                  OBUFDS (Prop_obufds_I_OB)    1.340     5.810 r  OBUFDS_DACData7[2]/OB
                         net (fo=0)                   0.000     5.810    DACData7_N[2]
    L37                                                               r  DACData7_N[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_17/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.519ns  (logic 1.599ns (18.768%)  route 6.920ns (81.232%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.432    -2.709    adjustable_clock/CLK_OUT1
    SLICE_X22Y180        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y180        FDRE (Prop_fdre_C_Q)         0.259    -2.450 r  adjustable_clock/clk_out_reg_lopt_replica_17/Q
                         net (fo=1, routed)           6.920     4.470    lopt_40
    M36                  OBUFDS (Prop_obufds_I_O)     1.340     5.810 r  OBUFDS_DACData7[2]/O
                         net (fo=0)                   0.000     5.810    DACData7_P[2]
    M36                                                               r  DACData7_P[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'CLK_OUT1_system_clk_creator'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IDELAYCTRL_instance/REFCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.083ns  (logic 0.083ns (2.692%)  route 3.000ns (97.308%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       0.991    -2.690    clk
    IDELAYCTRL_X0Y4      IDELAYCTRL                                   r  IDELAYCTRL_instance/REFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'CLK_OUT1_system_clk_creator'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IDELAYCTRL_instance_REPLICATED_0/REFCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.213ns  (logic 0.083ns (2.583%)  route 3.130ns (97.417%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.121    -2.560    clk
    IDELAYCTRL_X0Y5      IDELAYCTRL                                   r  IDELAYCTRL_instance_REPLICATED_0/REFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData4_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.552ns  (logic 1.384ns (54.230%)  route 1.168ns (45.770%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.234    -2.447    tenhz_mod/CLK_OUT1
    SLICE_X47Y183        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y183        FDRE (Prop_fdre_C_Q)         0.178    -2.269 r  tenhz_mod/ten_hertz_reg_lopt_replica/Q
                         net (fo=1, routed)           1.168    -1.101    lopt
    Y35                  OBUFDS (Prop_obufds_I_OB)    1.206     0.105 r  OBUFDS_DACData4[0]/OB
                         net (fo=0)                   0.000     0.105    DACData4_N[0]
    AA36                                                              r  DACData4_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData4_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.552ns  (logic 1.384ns (54.230%)  route 1.168ns (45.770%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.234    -2.447    tenhz_mod/CLK_OUT1
    SLICE_X47Y183        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y183        FDRE (Prop_fdre_C_Q)         0.178    -2.269 r  tenhz_mod/ten_hertz_reg_lopt_replica/Q
                         net (fo=1, routed)           1.168    -1.101    lopt
    Y35                  OBUFDS (Prop_obufds_I_O)     1.206     0.105 r  OBUFDS_DACData4[0]/O
                         net (fo=0)                   0.000     0.105    DACData4_P[0]
    Y35                                                               r  DACData4_P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData4_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.583ns  (logic 1.415ns (54.778%)  route 1.168ns (45.222%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.236    -2.445    tenhz_mod/CLK_OUT1
    SLICE_X47Y185        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y185        FDRE (Prop_fdre_C_Q)         0.178    -2.267 r  tenhz_mod/ten_hertz_reg_lopt_replica_5/Q
                         net (fo=1, routed)           1.168    -1.099    lopt_4
    Y37                  OBUFDS (Prop_obufds_I_OB)    1.237     0.138 r  OBUFDS_DACData4[2]/OB
                         net (fo=0)                   0.000     0.138    DACData4_N[2]
    AA37                                                              r  DACData4_N[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData4_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.583ns  (logic 1.415ns (54.778%)  route 1.168ns (45.222%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.236    -2.445    tenhz_mod/CLK_OUT1
    SLICE_X47Y185        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y185        FDRE (Prop_fdre_C_Q)         0.178    -2.267 r  tenhz_mod/ten_hertz_reg_lopt_replica_5/Q
                         net (fo=1, routed)           1.168    -1.099    lopt_4
    Y37                  OBUFDS (Prop_obufds_I_O)     1.237     0.138 r  OBUFDS_DACData4[2]/O
                         net (fo=0)                   0.000     0.138    DACData4_P[2]
    Y37                                                               r  DACData4_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData4_N[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.605ns  (logic 1.437ns (55.169%)  route 1.168ns (44.831%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.220    -2.461    tenhz_mod/CLK_OUT1
    SLICE_X47Y235        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y235        FDRE (Prop_fdre_C_Q)         0.178    -2.283 r  tenhz_mod/ten_hertz_reg_lopt_replica_6/Q
                         net (fo=1, routed)           1.168    -1.115    lopt_5
    AC38                 OBUFDS (Prop_obufds_I_OB)    1.259     0.145 r  OBUFDS_DACData4[3]/OB
                         net (fo=0)                   0.000     0.145    DACData4_N[3]
    AC39                                                              r  DACData4_N[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData4_P[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.605ns  (logic 1.437ns (55.169%)  route 1.168ns (44.831%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.220    -2.461    tenhz_mod/CLK_OUT1
    SLICE_X47Y235        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y235        FDRE (Prop_fdre_C_Q)         0.178    -2.283 r  tenhz_mod/ten_hertz_reg_lopt_replica_6/Q
                         net (fo=1, routed)           1.168    -1.115    lopt_5
    AC38                 OBUFDS (Prop_obufds_I_O)     1.259     0.145 r  OBUFDS_DACData4[3]/O
                         net (fo=0)                   0.000     0.145    DACData4_P[3]
    AC38                                                              r  DACData4_P[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica_12/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData4_N[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.531ns  (logic 1.363ns (53.855%)  route 1.168ns (46.145%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.352    -2.329    tenhz_mod/CLK_OUT1
    SLICE_X47Y289        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y289        FDRE (Prop_fdre_C_Q)         0.178    -2.151 r  tenhz_mod/ten_hertz_reg_lopt_replica_12/Q
                         net (fo=1, routed)           1.168    -0.983    lopt_11
    T32                  OBUFDS (Prop_obufds_I_OB)    1.185     0.203 r  OBUFDS_DACData4[9]/OB
                         net (fo=0)                   0.000     0.203    DACData4_N[9]
    R32                                                               r  DACData4_N[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica_12/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData4_P[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.531ns  (logic 1.363ns (53.855%)  route 1.168ns (46.145%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.352    -2.329    tenhz_mod/CLK_OUT1
    SLICE_X47Y289        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y289        FDRE (Prop_fdre_C_Q)         0.178    -2.151 r  tenhz_mod/ten_hertz_reg_lopt_replica_12/Q
                         net (fo=1, routed)           1.168    -0.983    lopt_11
    T32                  OBUFDS (Prop_obufds_I_O)     1.185     0.203 r  OBUFDS_DACData4[9]/O
                         net (fo=0)                   0.000     0.203    DACData4_P[9]
    T32                                                               r  DACData4_P[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_clk_creator
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_creator'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 0.030ns (1.479%)  route 1.998ns (98.521%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_creator fall edge)
                                                      5.000     5.000 f  
    AJ32                                              0.000     5.000 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     5.278 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     5.832    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.530     2.302 f  clk_gen/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.030     3.332    clk_gen/inst/clkfbout_system_clk_creator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.362 f  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.968     4.330    clk_gen/inst/clkfbout_buf_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    f  clk_gen/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_creator'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.724ns  (logic 0.083ns (2.229%)  route 3.641ns (97.771%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/clkfbout_system_clk_creator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.632    -2.049    clk_gen/inst/clkfbout_buf_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    r  clk_gen/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_OUT1_system_clk_creator

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USB_UART_TX
                            (input port)
  Destination:            rcv/r_DataR_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.274ns  (logic 0.636ns (14.879%)  route 3.638ns (85.121%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.520ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 r  USB_UART_TX (IN)
                         net (fo=0)                   0.000     0.000    USB_UART_TX
    AU33                 IBUF (Prop_ibuf_I_O)         0.636     0.636 r  USB_UART_TX_IBUF_inst/O
                         net (fo=1, routed)           3.638     4.274    rcv/dataRcv
    SLICE_X71Y153        FDRE                                         r  rcv/r_DataR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       1.161    -2.520    rcv/CLK_OUT1
    SLICE_X71Y153        FDRE                                         r  rcv/r_DataR_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USB_UART_TX
                            (input port)
  Destination:            rcv/r_DataR_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.235ns  (logic 0.143ns (6.379%)  route 2.092ns (93.621%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 r  USB_UART_TX (IN)
                         net (fo=0)                   0.000     0.000    USB_UART_TX
    AU33                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  USB_UART_TX_IBUF_inst/O
                         net (fo=1, routed)           2.092     2.235    rcv/dataRcv
    SLICE_X71Y153        FDRE                                         r  rcv/r_DataR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=13904, routed)       0.787    -0.851    rcv/CLK_OUT1
    SLICE_X71Y153        FDRE                                         r  rcv/r_DataR_reg/C





