Analysis & Synthesis report for lights
Sun Mar 27 14:57:14 2016
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for nios_system:nios_system_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dvb1:auto_generated
 18. Source assignments for nios_system:nios_system_inst|nios_system_reset_clk_domain_synch_module:nios_system_reset_clk_domain_synch
 19. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gm14:auto_generated
 20. Parameter Settings for User Entity Instance: nios_system:nios_system_inst|LED:the_LED
 21. Parameter Settings for User Entity Instance: nios_system:nios_system_inst|SEGDISP:the_SEGDISP
 22. Parameter Settings for User Entity Instance: nios_system:nios_system_inst|SW:the_SW
 23. Parameter Settings for User Entity Instance: nios_system:nios_system_inst|onchip_memory2_0:the_onchip_memory2_0
 24. Parameter Settings for User Entity Instance: nios_system:nios_system_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram
 25. Parameter Settings for User Entity Instance: nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p
 26. Parameter Settings for User Entity Instance: nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_0
 27. Parameter Settings for User Entity Instance: nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_1
 28. Parameter Settings for User Entity Instance: nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_2
 29. Parameter Settings for User Entity Instance: nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_3
 30. Parameter Settings for User Entity Instance: nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_4
 31. Parameter Settings for User Entity Instance: nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_5
 32. Parameter Settings for User Entity Instance: nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_6
 33. Parameter Settings for User Entity Instance: nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_IR
 34. Parameter Settings for User Entity Instance: nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_A
 35. Parameter Settings for User Entity Instance: nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_G
 36. Parameter Settings for User Entity Instance: nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_ADDR
 37. Parameter Settings for User Entity Instance: nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_DOUT
 38. Parameter Settings for User Entity Instance: nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|AMC:amc
 39. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 40. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
 41. altsyncram Parameter Settings by Entity Instance
 42. Port Connectivity Checks: "nios_system:nios_system_inst|nios_system_reset_clk_domain_synch_module:nios_system_reset_clk_domain_synch"
 43. Port Connectivity Checks: "nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|PC:reg_7"
 44. Port Connectivity Checks: "nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|dec3to8:decY"
 45. Port Connectivity Checks: "nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|dec3to8:decX"
 46. Port Connectivity Checks: "nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p"
 47. Port Connectivity Checks: "nios_system:nios_system_inst"
 48. SignalTap II Logic Analyzer Settings
 49. Elapsed Time Per Partition
 50. Connections to In-System Debugging Instance "auto_signaltap_0"
 51. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Mar 27 14:57:14 2016         ;
; Quartus II 32-bit Version          ; 11.1 Build 259 01/25/2012 SP 2 SJ Web Edition ;
; Revision Name                      ; lights                                        ;
; Top-level Entity Name              ; lights                                        ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 1,055                                         ;
;     Total combinational functions  ; 705                                           ;
;     Dedicated logic registers      ; 658                                           ;
; Total registers                    ; 658                                           ;
; Total pins                         ; 79                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 2,176                                         ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 0                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; lights             ; lights             ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                            ;
+------------------------------------------------------------------------+-----------------+---------------------------------------+--------------------------------------------------------------------------------+
; File Name with User-Entered Path                                       ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                                   ;
+------------------------------------------------------------------------+-----------------+---------------------------------------+--------------------------------------------------------------------------------+
; processor.v                                                            ; yes             ; User Verilog HDL File                 ; C:/Users/Tommy/workspaces/Quartus II/lab6/part6/processor.v                    ;
; proc.v                                                                 ; yes             ; User Verilog HDL File                 ; C:/Users/Tommy/workspaces/Quartus II/lab6/part6/proc.v                         ;
; datapath.v                                                             ; yes             ; User Verilog HDL File                 ; C:/Users/Tommy/workspaces/Quartus II/lab6/part6/datapath.v                     ;
; onchip_memory2_0.v                                                     ; yes             ; User Verilog HDL File                 ; C:/Users/Tommy/workspaces/Quartus II/lab6/part6/onchip_memory2_0.v             ;
; nios_system.v                                                          ; yes             ; User Verilog HDL File                 ; C:/Users/Tommy/workspaces/Quartus II/lab6/part6/nios_system.v                  ;
; SW.v                                                                   ; yes             ; User Verilog HDL File                 ; C:/Users/Tommy/workspaces/Quartus II/lab6/part6/SW.v                           ;
; LED.v                                                                  ; yes             ; User Verilog HDL File                 ; C:/Users/Tommy/workspaces/Quartus II/lab6/part6/LED.v                          ;
; SEGDISP.v                                                              ; yes             ; User Verilog HDL File                 ; C:/Users/Tommy/workspaces/Quartus II/lab6/part6/SEGDISP.v                      ;
; processor_0.v                                                          ; yes             ; User Verilog HDL File                 ; C:/Users/Tommy/workspaces/Quartus II/lab6/part6/processor_0.v                  ;
; lights.v                                                               ; yes             ; User Verilog HDL File                 ; C:/Users/Tommy/workspaces/Quartus II/lab6/part6/lights.v                       ;
; AMC.v                                                                  ; yes             ; User Verilog HDL File                 ; C:/Users/Tommy/workspaces/Quartus II/lab6/part6/AMC.v                          ;
; onchip_memory2_0.hex                                                   ; yes             ; User Hexadecimal (Intel-Format) File  ; C:/Users/Tommy/workspaces/Quartus II/lab6/part6/onchip_memory2_0.hex           ;
; altsyncram.tdf                                                         ; yes             ; Megafunction                          ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf               ;
; stratix_ram_block.inc                                                  ; yes             ; Megafunction                          ; c:/altera/11.1sp2/quartus/libraries/megafunctions/stratix_ram_block.inc        ;
; lpm_mux.inc                                                            ; yes             ; Megafunction                          ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_mux.inc                  ;
; lpm_decode.inc                                                         ; yes             ; Megafunction                          ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_decode.inc               ;
; aglobal111.inc                                                         ; yes             ; Megafunction                          ; c:/altera/11.1sp2/quartus/libraries/megafunctions/aglobal111.inc               ;
; a_rdenreg.inc                                                          ; yes             ; Megafunction                          ; c:/altera/11.1sp2/quartus/libraries/megafunctions/a_rdenreg.inc                ;
; altrom.inc                                                             ; yes             ; Megafunction                          ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altrom.inc                   ;
; altram.inc                                                             ; yes             ; Megafunction                          ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altram.inc                   ;
; altdpram.inc                                                           ; yes             ; Megafunction                          ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altdpram.inc                 ;
; db/altsyncram_dvb1.tdf                                                 ; yes             ; Auto-Generated Megafunction           ; C:/Users/Tommy/workspaces/Quartus II/lab6/part6/db/altsyncram_dvb1.tdf         ;
; sld_signaltap.vhd                                                      ; yes             ; Encrypted Megafunction                ; c:/altera/11.1sp2/quartus/libraries/megafunctions/sld_signaltap.vhd            ;
; sld_ela_control.vhd                                                    ; yes             ; Encrypted Megafunction                ; c:/altera/11.1sp2/quartus/libraries/megafunctions/sld_ela_control.vhd          ;
; lpm_shiftreg.tdf                                                       ; yes             ; Megafunction                          ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;
; lpm_constant.inc                                                       ; yes             ; Megafunction                          ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_constant.inc             ;
; dffeea.inc                                                             ; yes             ; Megafunction                          ; c:/altera/11.1sp2/quartus/libraries/megafunctions/dffeea.inc                   ;
; sld_mbpmg.vhd                                                          ; yes             ; Encrypted Megafunction                ; c:/altera/11.1sp2/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;
; sld_ela_trigger_flow_mgr.vhd                                           ; yes             ; Encrypted Megafunction                ; c:/altera/11.1sp2/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;
; sld_buffer_manager.vhd                                                 ; yes             ; Encrypted Megafunction                ; c:/altera/11.1sp2/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;
; db/altsyncram_gm14.tdf                                                 ; yes             ; Auto-Generated Megafunction           ; C:/Users/Tommy/workspaces/Quartus II/lab6/part6/db/altsyncram_gm14.tdf         ;
; altdpram.tdf                                                           ; yes             ; Megafunction                          ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altdpram.tdf                 ;
; memmodes.inc                                                           ; yes             ; Megafunction                          ; c:/altera/11.1sp2/quartus/libraries/others/maxplus2/memmodes.inc               ;
; a_hdffe.inc                                                            ; yes             ; Megafunction                          ; c:/altera/11.1sp2/quartus/libraries/megafunctions/a_hdffe.inc                  ;
; alt_le_rden_reg.inc                                                    ; yes             ; Megafunction                          ; c:/altera/11.1sp2/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;
; altsyncram.inc                                                         ; yes             ; Megafunction                          ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.inc               ;
; lpm_mux.tdf                                                            ; yes             ; Megafunction                          ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_mux.tdf                  ;
; muxlut.inc                                                             ; yes             ; Megafunction                          ; c:/altera/11.1sp2/quartus/libraries/megafunctions/muxlut.inc                   ;
; bypassff.inc                                                           ; yes             ; Megafunction                          ; c:/altera/11.1sp2/quartus/libraries/megafunctions/bypassff.inc                 ;
; altshift.inc                                                           ; yes             ; Megafunction                          ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altshift.inc                 ;
; db/mux_aoc.tdf                                                         ; yes             ; Auto-Generated Megafunction           ; C:/Users/Tommy/workspaces/Quartus II/lab6/part6/db/mux_aoc.tdf                 ;
; lpm_decode.tdf                                                         ; yes             ; Megafunction                          ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_decode.tdf               ;
; declut.inc                                                             ; yes             ; Megafunction                          ; c:/altera/11.1sp2/quartus/libraries/megafunctions/declut.inc                   ;
; lpm_compare.inc                                                        ; yes             ; Megafunction                          ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_compare.inc              ;
; db/decode_rqf.tdf                                                      ; yes             ; Auto-Generated Megafunction           ; C:/Users/Tommy/workspaces/Quartus II/lab6/part6/db/decode_rqf.tdf              ;
; lpm_counter.tdf                                                        ; yes             ; Megafunction                          ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_counter.tdf              ;
; lpm_add_sub.inc                                                        ; yes             ; Megafunction                          ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_add_sub.inc              ;
; cmpconst.inc                                                           ; yes             ; Megafunction                          ; c:/altera/11.1sp2/quartus/libraries/megafunctions/cmpconst.inc                 ;
; lpm_counter.inc                                                        ; yes             ; Megafunction                          ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_counter.inc              ;
; alt_counter_stratix.inc                                                ; yes             ; Megafunction                          ; c:/altera/11.1sp2/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;
; db/cntr_02j.tdf                                                        ; yes             ; Auto-Generated Megafunction           ; C:/Users/Tommy/workspaces/Quartus II/lab6/part6/db/cntr_02j.tdf                ;
; db/cntr_sbi.tdf                                                        ; yes             ; Auto-Generated Megafunction           ; C:/Users/Tommy/workspaces/Quartus II/lab6/part6/db/cntr_sbi.tdf                ;
; db/cmpr_8cc.tdf                                                        ; yes             ; Auto-Generated Megafunction           ; C:/Users/Tommy/workspaces/Quartus II/lab6/part6/db/cmpr_8cc.tdf                ;
; db/cntr_gui.tdf                                                        ; yes             ; Auto-Generated Megafunction           ; C:/Users/Tommy/workspaces/Quartus II/lab6/part6/db/cntr_gui.tdf                ;
; db/cmpr_5cc.tdf                                                        ; yes             ; Auto-Generated Megafunction           ; C:/Users/Tommy/workspaces/Quartus II/lab6/part6/db/cmpr_5cc.tdf                ;
; sld_rom_sr.vhd                                                         ; yes             ; Encrypted Megafunction                ; c:/altera/11.1sp2/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;
; sld_hub.vhd                                                            ; yes             ; Encrypted Megafunction                ; c:/altera/11.1sp2/quartus/libraries/megafunctions/sld_hub.vhd                  ;
; C:/Users/Tommy/workspaces/Quartus II/lab6/part6/db/altsyncram_j1g1.tdf ; yes             ; Auto-Generated Megafunction           ; C:/Users/Tommy/workspaces/Quartus II/lab6/part6/db/altsyncram_j1g1.tdf         ;
+------------------------------------------------------------------------+-----------------+---------------------------------------+--------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 1,055    ;
;                                             ;          ;
; Total combinational functions               ; 705      ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 416      ;
;     -- 3 input functions                    ; 162      ;
;     -- <=2 input functions                  ; 127      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 640      ;
;     -- arithmetic mode                      ; 65       ;
;                                             ;          ;
; Total registers                             ; 658      ;
;     -- Dedicated logic registers            ; 658      ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 79       ;
; Total memory bits                           ; 2176     ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 383      ;
; Total fan-out                               ; 4555     ;
; Average fan-out                             ; 3.11     ;
+---------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                  ; Library Name ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |lights                                                                                              ; 705 (1)           ; 658 (0)      ; 2176        ; 0            ; 0       ; 0         ; 79   ; 0            ; |lights                                                                                                                                                                                                                                                                                              ;              ;
;    |nios_system:nios_system_inst|                                                                    ; 411 (0)           ; 367 (0)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:nios_system_inst                                                                                                                                                                                                                                                                 ;              ;
;       |LED:the_LED|                                                                                  ; 35 (35)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:nios_system_inst|LED:the_LED                                                                                                                                                                                                                                                     ;              ;
;       |LED_avalon_parallel_port_slave_arbitrator:the_LED_avalon_parallel_port_slave|                 ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:nios_system_inst|LED_avalon_parallel_port_slave_arbitrator:the_LED_avalon_parallel_port_slave                                                                                                                                                                                    ;              ;
;       |SEGDISP:the_SEGDISP|                                                                          ; 18 (18)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:nios_system_inst|SEGDISP:the_SEGDISP                                                                                                                                                                                                                                             ;              ;
;       |SEGDISP_avalon_parallel_port_slave_arbitrator:the_SEGDISP_avalon_parallel_port_slave|         ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:nios_system_inst|SEGDISP_avalon_parallel_port_slave_arbitrator:the_SEGDISP_avalon_parallel_port_slave                                                                                                                                                                            ;              ;
;       |SW:the_SW|                                                                                    ; 17 (17)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:nios_system_inst|SW:the_SW                                                                                                                                                                                                                                                       ;              ;
;       |SW_avalon_parallel_port_slave_arbitrator:the_SW_avalon_parallel_port_slave|                   ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:nios_system_inst|SW_avalon_parallel_port_slave_arbitrator:the_SW_avalon_parallel_port_slave                                                                                                                                                                                      ;              ;
;       |nios_system_reset_clk_domain_synch_module:nios_system_reset_clk_domain_synch|                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:nios_system_inst|nios_system_reset_clk_domain_synch_module:nios_system_reset_clk_domain_synch                                                                                                                                                                                    ;              ;
;       |onchip_memory2_0:the_onchip_memory2_0|                                                        ; 1 (1)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:nios_system_inst|onchip_memory2_0:the_onchip_memory2_0                                                                                                                                                                                                                           ;              ;
;          |altsyncram:the_altsyncram|                                                                 ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:nios_system_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                 ;              ;
;             |altsyncram_dvb1:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:nios_system_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dvb1:auto_generated                                                                                                                                                                  ;              ;
;       |onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:nios_system_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1                                                                                                                                                                                                          ;              ;
;       |processor_0:the_processor_0|                                                                  ; 302 (0)           ; 204 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:nios_system_inst|processor_0:the_processor_0                                                                                                                                                                                                                                     ;              ;
;          |processor:processor_0|                                                                     ; 302 (0)           ; 204 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0                                                                                                                                                                                                               ;              ;
;             |AMC:amc|                                                                                ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|AMC:amc                                                                                                                                                                                                       ;              ;
;             |proc:p|                                                                                 ; 290 (238)         ; 204 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p                                                                                                                                                                                                        ;              ;
;                |ALU:alu|                                                                             ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|ALU:alu                                                                                                                                                                                                ;              ;
;                |PC:reg_7|                                                                            ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|PC:reg_7                                                                                                                                                                                               ;              ;
;                |regn:reg_0|                                                                          ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_0                                                                                                                                                                                             ;              ;
;                |regn:reg_1|                                                                          ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_1                                                                                                                                                                                             ;              ;
;                |regn:reg_2|                                                                          ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_2                                                                                                                                                                                             ;              ;
;                |regn:reg_3|                                                                          ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_3                                                                                                                                                                                             ;              ;
;                |regn:reg_4|                                                                          ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_4                                                                                                                                                                                             ;              ;
;                |regn:reg_5|                                                                          ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_5                                                                                                                                                                                             ;              ;
;                |regn:reg_6|                                                                          ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_6                                                                                                                                                                                             ;              ;
;                |regn:reg_ADDR|                                                                       ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_ADDR                                                                                                                                                                                          ;              ;
;                |regn:reg_A|                                                                          ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_A                                                                                                                                                                                             ;              ;
;                |regn:reg_DOUT|                                                                       ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_DOUT                                                                                                                                                                                          ;              ;
;                |regn:reg_G|                                                                          ; 17 (17)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_G                                                                                                                                                                                             ;              ;
;                |regn:reg_IR|                                                                         ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_IR                                                                                                                                                                                            ;              ;
;                |upcount:Tstep|                                                                       ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|upcount:Tstep                                                                                                                                                                                          ;              ;
;       |processor_0_avalon_master_arbitrator:the_processor_0_avalon_master|                           ; 27 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:nios_system_inst|processor_0_avalon_master_arbitrator:the_processor_0_avalon_master                                                                                                                                                                                              ;              ;
;    |sld_hub:auto_hub|                                                                                ; 105 (66)          ; 73 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|sld_hub:auto_hub                                                                                                                                                                                                                                                                             ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                      ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                     ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                   ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                  ; 188 (1)           ; 218 (0)      ; 128         ; 0            ; 0       ; 0         ; 1    ; 0            ; |lights|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                               ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                        ; 187 (20)          ; 218 (32)     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                         ;              ;
;          |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                          ;              ;
;             |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                      ;              ;
;                |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                            ;              ;
;             |lpm_mux:mux|                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                              ;              ;
;                |mux_aoc:auto_generated|                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_aoc:auto_generated                                                                                                                       ;              ;
;          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                         ;              ;
;             |altsyncram_gm14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gm14:auto_generated                                                                                                                                          ;              ;
;          |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                          ;              ;
;          |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                            ;              ;
;          |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                              ;              ;
;          |sld_ela_control:ela_control|                                                               ; 4 (1)             ; 21 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                             ;              ;
;             |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                     ;              ;
;             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 2 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                      ;              ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                           ;              ;
;                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 2 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;              ;
;             |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 1 (1)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                               ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                       ;              ;
;          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 51 (4)            ; 43 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                        ;              ;
;             |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                       ;              ;
;                |cntr_02j:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated                                                                               ;              ;
;             |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                             ;              ;
;                |cntr_sbi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_sbi:auto_generated                                                                     ;              ;
;             |lpm_counter:status_read_pointer_counter|                                                ; 4 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                ;              ;
;                |cntr_gui:auto_generated|                                                             ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                        ;              ;
;             |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                       ;              ;
;             |lpm_shiftreg:ram_data_shift_out|                                                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                        ;              ;
;             |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                     ;              ;
;          |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                   ;              ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------+
; Name                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------+
; nios_system:nios_system_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dvb1:auto_generated|ALTSYNCRAM                         ; AUTO ; Single Port      ; 128          ; 32           ; --           ; --           ; 4096 ; onchip_memory2_0.hex ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gm14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 1            ; 128          ; 1            ; 128  ; None                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+---------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                      ; IP Include File                                               ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+---------------------------------------------------------------+
; Altera ; sopc         ; 11.1sp2 ; N/A          ; N/A          ; |lights|nios_system:nios_system_inst ; C:/Users/Tommy/workspaces/Quartus II/lab6/part6/nios_system.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                        ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; nios_system:nios_system_inst|nios_system_reset_clk_domain_synch_module:nios_system_reset_clk_domain_synch|data_out   ; yes                                                              ; yes                                        ;
; nios_system:nios_system_inst|nios_system_reset_clk_domain_synch_module:nios_system_reset_clk_domain_synch|data_in_d1 ; yes                                                              ; yes                                        ;
+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                                      ; Latch Enable Signal                                                                         ; Free of Timing Hazards ;
+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------+
; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|IRin      ; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Mux87 ; yes                    ;
; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|W_D       ; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Mux87 ; yes                    ;
; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|BusSel[0] ; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Mux87 ; yes                    ;
; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|BusSel[1] ; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Mux87 ; yes                    ;
; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|BusSel[2] ; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Mux87 ; yes                    ;
; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|BusSel[3] ; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Mux87 ; yes                    ;
; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|BusSel[4] ; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Mux87 ; yes                    ;
; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|BusSel[5] ; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Mux87 ; yes                    ;
; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|BusSel[6] ; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Mux87 ; yes                    ;
; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|BusSel[7] ; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Mux87 ; yes                    ;
; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|BusSel[8] ; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Mux87 ; yes                    ;
; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|BusSel[9] ; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Mux87 ; yes                    ;
; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|ADDRin    ; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Mux87 ; yes                    ;
; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|DOUTin    ; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Mux87 ; yes                    ;
; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|AddSub    ; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Mux87 ; yes                    ;
; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|RGin      ; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Mux87 ; yes                    ;
; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|incr_pc   ; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Mux87 ; yes                    ;
; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Rin[0]    ; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Mux87 ; yes                    ;
; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Rin[1]    ; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Mux87 ; yes                    ;
; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Rin[2]    ; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Mux87 ; yes                    ;
; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Rin[3]    ; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Mux87 ; yes                    ;
; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Rin[4]    ; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Mux87 ; yes                    ;
; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Rin[5]    ; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Mux87 ; yes                    ;
; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Rin[6]    ; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Mux87 ; yes                    ;
; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Rin[7]    ; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Mux87 ; yes                    ;
; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|RAin      ; nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Mux87 ; yes                    ;
; Number of user-specified and inferred latches = 26                                              ;                                                                                             ;                        ;
+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+
; Register name                                                                                                                                      ; Reason for Removal                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+
; nios_system:nios_system_inst|SEGDISP:the_SEGDISP|data[17..22,24..30]                                                                               ; Merged with nios_system:nios_system_inst|SEGDISP:the_SEGDISP|data[16] ;
; nios_system:nios_system_inst|SEGDISP:the_SEGDISP|data[16]                                                                                          ; Stuck at GND due to stuck port data_in                                ;
; nios_system:nios_system_inst|SEGDISP:the_SEGDISP|data_out[16..22,24..30]                                                                           ; Stuck at GND due to stuck port data_in                                ;
; nios_system:nios_system_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|processor_0_read_data_valid_onchip_memory2_0_s1_shift_register ; Lost fanout                                                           ;
; Total Number of Removed Registers = 29                                                                                                             ;                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                            ;
+-----------------------------------------------------------+---------------------------+----------------------------------------------------------------+
; Register name                                             ; Reason for Removal        ; Registers Removed due to This Register                         ;
+-----------------------------------------------------------+---------------------------+----------------------------------------------------------------+
; nios_system:nios_system_inst|SEGDISP:the_SEGDISP|data[16] ; Stuck at GND              ; nios_system:nios_system_inst|SEGDISP:the_SEGDISP|data_out[16], ;
;                                                           ; due to stuck port data_in ; nios_system:nios_system_inst|SEGDISP:the_SEGDISP|data_out[17], ;
;                                                           ;                           ; nios_system:nios_system_inst|SEGDISP:the_SEGDISP|data_out[18], ;
;                                                           ;                           ; nios_system:nios_system_inst|SEGDISP:the_SEGDISP|data_out[19], ;
;                                                           ;                           ; nios_system:nios_system_inst|SEGDISP:the_SEGDISP|data_out[20], ;
;                                                           ;                           ; nios_system:nios_system_inst|SEGDISP:the_SEGDISP|data_out[21], ;
;                                                           ;                           ; nios_system:nios_system_inst|SEGDISP:the_SEGDISP|data_out[22], ;
;                                                           ;                           ; nios_system:nios_system_inst|SEGDISP:the_SEGDISP|data_out[24], ;
;                                                           ;                           ; nios_system:nios_system_inst|SEGDISP:the_SEGDISP|data_out[25], ;
;                                                           ;                           ; nios_system:nios_system_inst|SEGDISP:the_SEGDISP|data_out[26], ;
;                                                           ;                           ; nios_system:nios_system_inst|SEGDISP:the_SEGDISP|data_out[27], ;
;                                                           ;                           ; nios_system:nios_system_inst|SEGDISP:the_SEGDISP|data_out[28], ;
;                                                           ;                           ; nios_system:nios_system_inst|SEGDISP:the_SEGDISP|data_out[29], ;
;                                                           ;                           ; nios_system:nios_system_inst|SEGDISP:the_SEGDISP|data_out[30]  ;
+-----------------------------------------------------------+---------------------------+----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 658   ;
; Number of registers using Synchronous Clear  ; 28    ;
; Number of registers using Synchronous Load   ; 13    ;
; Number of registers using Asynchronous Clear ; 149   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 449   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                      ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|tdo                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; Total number of inverted registers = 9                                                                                                 ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                              ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |lights|nios_system:nios_system_inst|LED:the_LED|data[4]                                                ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |lights|nios_system:nios_system_inst|SEGDISP:the_SEGDISP|data[2]                                        ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |lights|nios_system:nios_system_inst|LED:the_LED|readdata[3]                                            ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |lights|nios_system:nios_system_inst|SEGDISP:the_SEGDISP|readdata[14]                                   ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |lights|nios_system:nios_system_inst|SW:the_SW|readdata[10]                                             ;                            ;
; 11:1               ; 16 bits   ; 112 LEs       ; 112 LEs              ; 0 LEs                  ; |lights|nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Selector1 ;                            ;
; 16:1               ; 8 bits    ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; |lights|nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Mux26     ;                            ;
; 15:1               ; 8 bits    ; 80 LEs        ; 8 LEs                ; 72 LEs                 ; |lights|nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Mux56     ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------------------------------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:nios_system_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dvb1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:nios_system_inst|nios_system_reset_clk_domain_synch_module:nios_system_reset_clk_domain_synch ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gm14:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:nios_system_inst|LED:the_LED ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; DW             ; 17    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:nios_system_inst|SEGDISP:the_SEGDISP ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; DW             ; 31    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:nios_system_inst|SW:the_SW ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; DW             ; 17    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:nios_system_inst|onchip_memory2_0:the_onchip_memory2_0 ;
+----------------+-------------------------+----------------------------------------------------------------------+
; Parameter Name ; Value                   ; Type                                                                 ;
+----------------+-------------------------+----------------------------------------------------------------------+
; INIT_FILE      ; ../onchip_memory2_0.hex ; String                                                               ;
+----------------+-------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:nios_system_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; onchip_memory2_0.hex ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 128                  ; Signed Integer                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_dvb1      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p ;
+----------------+------------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                 ;
+----------------+------------+------------------------------------------------------------------------------------------------------+
; R0out          ; 1000000000 ; Unsigned Binary                                                                                      ;
; R1out          ; 0100000000 ; Unsigned Binary                                                                                      ;
; R2out          ; 0010000000 ; Unsigned Binary                                                                                      ;
; R3out          ; 0001000000 ; Unsigned Binary                                                                                      ;
; R4out          ; 0000100000 ; Unsigned Binary                                                                                      ;
; R5out          ; 0000010000 ; Unsigned Binary                                                                                      ;
; R6out          ; 0000001000 ; Unsigned Binary                                                                                      ;
; R7out          ; 0000000100 ; Unsigned Binary                                                                                      ;
; Gout           ; 0000000010 ; Unsigned Binary                                                                                      ;
; DINout         ; 0000000001 ; Unsigned Binary                                                                                      ;
+----------------+------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_4 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_5 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_6 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_IR ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; n              ; 9     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_A ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_G ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_ADDR ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_DOUT ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|AMC:amc ;
+-------------------+------------------+----------------------------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                                         ;
+-------------------+------------------+----------------------------------------------------------------------------------------------+
; MEM_END_WORD_ADDR ; 0000000010000000 ; Unsigned Binary                                                                              ;
; BYTE_PER_WORD     ; 4                ; Signed Integer                                                                               ;
+-------------------+------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0              ;
+-------------------------------------------------+---------------------------+----------------+
; Parameter Name                                  ; Value                     ; Type           ;
+-------------------------------------------------+---------------------------+----------------+
; lpm_type                                        ; sld_signaltap             ; String         ;
; sld_node_info                                   ; 805334528                 ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                         ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                         ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                         ; Signed Integer ;
; sld_data_bits                                   ; 1                         ; Untyped        ;
; sld_trigger_bits                                ; 1                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                        ; Signed Integer ;
; sld_node_crc_hiword                             ; 13610                     ; Untyped        ;
; sld_node_crc_loword                             ; 42078                     ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                         ; Signed Integer ;
; sld_sample_depth                                ; 128                       ; Untyped        ;
; sld_segment_size                                ; 128                       ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                      ; String         ;
; sld_state_bits                                  ; 11                        ; Untyped        ;
; sld_buffer_full_stop                            ; 1                         ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                         ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                         ; Signed Integer ;
; sld_trigger_level                               ; 1                         ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                         ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                  ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                         ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                         ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                      ; String         ;
; sld_inversion_mask_length                       ; 24                        ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000  ; Untyped        ;
; sld_power_up_trigger                            ; 0                         ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd ; String         ;
; sld_state_flow_use_generated                    ; 0                         ; Untyped        ;
; sld_current_resource_width                      ; 1                         ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                       ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                         ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                     ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                         ; Signed Integer ;
+-------------------------------------------------+---------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub             ;
+--------------------------+----------------------------------+-----------------+
; Parameter Name           ; Value                            ; Type            ;
+--------------------------+----------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                ; Untyped         ;
; sld_common_ip_version    ; 0                                ; Untyped         ;
; device_family            ; Cyclone II                       ; Untyped         ;
; n_nodes                  ; 1                                ; Untyped         ;
; n_sel_bits               ; 1                                ; Untyped         ;
; n_node_ir_bits           ; 8                                ; Untyped         ;
; node_info                ; 00110000000000000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                ; Signed Integer  ;
+--------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                         ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                            ;
; Entity Instance                           ; nios_system:nios_system_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                           ;
;     -- NUMWORDS_A                         ; 128                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:nios_system_inst|nios_system_reset_clk_domain_synch_module:nios_system_reset_clk_domain_synch" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                  ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                             ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|PC:reg_7"                                            ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; D    ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "D[15..1]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|dec3to8:decY" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; En   ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|dec3to8:decX" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; En   ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p" ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Tstep_Q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Q       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:nios_system_inst"                                                                                                                                                ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                                                  ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; LEDR_from_the_LED        ; Output ; Warning  ; Output or bidir port (18 bits) is wider than the port expression (16 bits) it drives; bit(s) "LEDR_from_the_LED[17..16]" have no fanouts                 ;
; SW_to_the_SW             ; Input  ; Warning  ; Input port expression (16 bits) is smaller than the input port (18 bits) it drives.  Extra input bit(s) "SW_to_the_SW[17..16]" will be connected to GND. ;
; p_Q_from_the_processor_0 ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "p_Q_from_the_processor_0[15..1]" have no fanouts            ;
; p_Q_from_the_processor_0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 1                   ; 1                ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                  ;
+---------------------------+--------------+-----------+----------------+-------------------+---------------------------+---------+
; Name                      ; Type         ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection         ; Details ;
+---------------------------+--------------+-----------+----------------+-------------------+---------------------------+---------+
; SW[0]                     ; post-fitting ; connected ; Top            ; post-synthesis    ; SW[0]                     ; N/A     ;
; SW[0]                     ; post-fitting ; connected ; Top            ; post-synthesis    ; SW[0]                     ; N/A     ;
; auto_stp_external_clock_0 ; dynamic pin  ; connected ; Top            ; post-synthesis    ; auto_stp_external_clock_0 ; N/A     ;
+---------------------------+--------------+-----------+----------------+-------------------+---------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Mar 27 14:57:06 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lights -c lights
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: processor
Info (12021): Found 1 design units, including 1 entities, in source file proc.v
    Info (12023): Found entity 1: proc
Info (12021): Found 5 design units, including 5 entities, in source file datapath.v
    Info (12023): Found entity 1: upcount
    Info (12023): Found entity 2: dec3to8
    Info (12023): Found entity 3: regn
    Info (12023): Found entity 4: ALU
    Info (12023): Found entity 5: PC
Info (12021): Found 1 design units, including 1 entities, in source file switches.v
    Info (12023): Found entity 1: Switches
Info (12021): Found 1 design units, including 1 entities, in source file onchip_memory2_0.v
    Info (12023): Found entity 1: onchip_memory2_0
Info (12021): Found 7 design units, including 7 entities, in source file nios_system.v
    Info (12023): Found entity 1: LED_avalon_parallel_port_slave_arbitrator
    Info (12023): Found entity 2: SEGDISP_avalon_parallel_port_slave_arbitrator
    Info (12023): Found entity 3: SW_avalon_parallel_port_slave_arbitrator
    Info (12023): Found entity 4: onchip_memory2_0_s1_arbitrator
    Info (12023): Found entity 5: processor_0_avalon_master_arbitrator
    Info (12023): Found entity 6: nios_system_reset_clk_domain_synch_module
    Info (12023): Found entity 7: nios_system
Info (12021): Found 1 design units, including 1 entities, in source file leds.v
    Info (12023): Found entity 1: LEDs
Info (12021): Found 7 design units, including 7 entities, in source file jtag_uart_0.v
    Info (12023): Found entity 1: jtag_uart_0_log_module
    Info (12023): Found entity 2: jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 3: jtag_uart_0_scfifo_w
    Info (12023): Found entity 4: jtag_uart_0_drom_module
    Info (12023): Found entity 5: jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 6: jtag_uart_0_scfifo_r
    Info (12023): Found entity 7: jtag_uart_0
Info (12021): Found 1 design units, including 1 entities, in source file cpu_0_test_bench.v
    Info (12023): Found entity 1: cpu_0_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file cpu_0_oci_test_bench.v
    Info (12023): Found entity 1: cpu_0_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file cpu_0_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: cpu_0_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file cpu_0_jtag_debug_module_tck.v
    Info (12023): Found entity 1: cpu_0_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file cpu_0_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: cpu_0_jtag_debug_module_sysclk
Info (12021): Found 28 design units, including 28 entities, in source file cpu_0.v
    Info (12023): Found entity 1: cpu_0_ic_data_module
    Info (12023): Found entity 2: cpu_0_ic_tag_module
    Info (12023): Found entity 3: cpu_0_bht_module
    Info (12023): Found entity 4: cpu_0_register_bank_a_module
    Info (12023): Found entity 5: cpu_0_register_bank_b_module
    Info (12023): Found entity 6: cpu_0_dc_tag_module
    Info (12023): Found entity 7: cpu_0_dc_data_module
    Info (12023): Found entity 8: cpu_0_dc_victim_module
    Info (12023): Found entity 9: cpu_0_nios2_oci_debug
    Info (12023): Found entity 10: cpu_0_ociram_lpm_dram_bdp_component_module
    Info (12023): Found entity 11: cpu_0_nios2_ocimem
    Info (12023): Found entity 12: cpu_0_nios2_avalon_reg
    Info (12023): Found entity 13: cpu_0_nios2_oci_break
    Info (12023): Found entity 14: cpu_0_nios2_oci_xbrk
    Info (12023): Found entity 15: cpu_0_nios2_oci_dbrk
    Info (12023): Found entity 16: cpu_0_nios2_oci_itrace
    Info (12023): Found entity 17: cpu_0_nios2_oci_td_mode
    Info (12023): Found entity 18: cpu_0_nios2_oci_dtrace
    Info (12023): Found entity 19: cpu_0_nios2_oci_compute_tm_count
    Info (12023): Found entity 20: cpu_0_nios2_oci_fifowp_inc
    Info (12023): Found entity 21: cpu_0_nios2_oci_fifocount_inc
    Info (12023): Found entity 22: cpu_0_nios2_oci_fifo
    Info (12023): Found entity 23: cpu_0_nios2_oci_pib
    Info (12023): Found entity 24: cpu_0_traceram_lpm_dram_bdp_component_module
    Info (12023): Found entity 25: cpu_0_nios2_oci_im
    Info (12023): Found entity 26: cpu_0_nios2_performance_monitors
    Info (12023): Found entity 27: cpu_0_nios2_oci
    Info (12023): Found entity 28: cpu_0
Info (12021): Found 1 design units, including 1 entities, in source file sw.v
    Info (12023): Found entity 1: SW
Info (12021): Found 1 design units, including 1 entities, in source file led.v
    Info (12023): Found entity 1: LED
Info (12021): Found 1 design units, including 1 entities, in source file segdisp.v
    Info (12023): Found entity 1: SEGDISP
Info (12021): Found 1 design units, including 1 entities, in source file processor_0.v
    Info (12023): Found entity 1: processor_0
Info (12021): Found 1 design units, including 1 entities, in source file lights.v
    Info (12023): Found entity 1: lights
Info (12021): Found 1 design units, including 1 entities, in source file amc.v
    Info (12023): Found entity 1: AMC
Warning (10236): Verilog HDL Implicit Net warning at proc.v(477): created implicit net for "BusWiresm"
Warning (10236): Verilog HDL Implicit Net warning at lights.v(26): created implicit net for "p_Q"
Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(2008): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(2010): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(2166): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(3085): conditional expression evaluates to a constant
Info (12127): Elaborating entity "lights" for the top level hierarchy
Warning (10034): Output port "LEDR[16]" at lights.v(11) has no driver
Warning (10034): Output port "LEDG" at lights.v(12) has no driver
Info (12128): Elaborating entity "nios_system" for hierarchy "nios_system:nios_system_inst"
Info (12128): Elaborating entity "LED_avalon_parallel_port_slave_arbitrator" for hierarchy "nios_system:nios_system_inst|LED_avalon_parallel_port_slave_arbitrator:the_LED_avalon_parallel_port_slave"
Info (12128): Elaborating entity "LED" for hierarchy "nios_system:nios_system_inst|LED:the_LED"
Info (12128): Elaborating entity "SEGDISP_avalon_parallel_port_slave_arbitrator" for hierarchy "nios_system:nios_system_inst|SEGDISP_avalon_parallel_port_slave_arbitrator:the_SEGDISP_avalon_parallel_port_slave"
Info (12128): Elaborating entity "SEGDISP" for hierarchy "nios_system:nios_system_inst|SEGDISP:the_SEGDISP"
Info (12128): Elaborating entity "SW_avalon_parallel_port_slave_arbitrator" for hierarchy "nios_system:nios_system_inst|SW_avalon_parallel_port_slave_arbitrator:the_SW_avalon_parallel_port_slave"
Info (12128): Elaborating entity "SW" for hierarchy "nios_system:nios_system_inst|SW:the_SW"
Warning (10036): Verilog HDL or VHDL warning at SW.v(110): object "data" assigned a value but never read
Info (12128): Elaborating entity "onchip_memory2_0_s1_arbitrator" for hierarchy "nios_system:nios_system_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1"
Info (12128): Elaborating entity "onchip_memory2_0" for hierarchy "nios_system:nios_system_inst|onchip_memory2_0:the_onchip_memory2_0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_system:nios_system_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_system:nios_system_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_system:nios_system_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "128"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dvb1.tdf
    Info (12023): Found entity 1: altsyncram_dvb1
Info (12128): Elaborating entity "altsyncram_dvb1" for hierarchy "nios_system:nios_system_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dvb1:auto_generated"
Info (12128): Elaborating entity "processor_0_avalon_master_arbitrator" for hierarchy "nios_system:nios_system_inst|processor_0_avalon_master_arbitrator:the_processor_0_avalon_master"
Info (12128): Elaborating entity "processor_0" for hierarchy "nios_system:nios_system_inst|processor_0:the_processor_0"
Info (12128): Elaborating entity "processor" for hierarchy "nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0"
Info (12128): Elaborating entity "proc" for hierarchy "nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p"
Warning (10235): Verilog HDL Always Construct warning at proc.v(214): variable "RG" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at proc.v(52): inferring latch(es) for variable "IRin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at proc.v(52): inferring latch(es) for variable "BusSel", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at proc.v(52): inferring latch(es) for variable "Rin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at proc.v(52): inferring latch(es) for variable "RAin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at proc.v(52): inferring latch(es) for variable "RGin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at proc.v(52): inferring latch(es) for variable "AddSub", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at proc.v(52): inferring latch(es) for variable "incr_pc", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at proc.v(52): inferring latch(es) for variable "ADDRin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at proc.v(52): inferring latch(es) for variable "DOUTin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at proc.v(52): inferring latch(es) for variable "W_D", which holds its previous value in one or more paths through the always construct
Info (10264): Verilog HDL Case Statement information at proc.v(482): all case item expressions in this case statement are onehot
Info (10041): Inferred latch for "W_D" at proc.v(52)
Info (10041): Inferred latch for "DOUTin" at proc.v(52)
Info (10041): Inferred latch for "ADDRin" at proc.v(52)
Info (10041): Inferred latch for "incr_pc" at proc.v(52)
Info (10041): Inferred latch for "AddSub" at proc.v(52)
Info (10041): Inferred latch for "RGin" at proc.v(52)
Info (10041): Inferred latch for "RAin" at proc.v(52)
Info (10041): Inferred latch for "Rin[0]" at proc.v(52)
Info (10041): Inferred latch for "Rin[1]" at proc.v(52)
Info (10041): Inferred latch for "Rin[2]" at proc.v(52)
Info (10041): Inferred latch for "Rin[3]" at proc.v(52)
Info (10041): Inferred latch for "Rin[4]" at proc.v(52)
Info (10041): Inferred latch for "Rin[5]" at proc.v(52)
Info (10041): Inferred latch for "Rin[6]" at proc.v(52)
Info (10041): Inferred latch for "Rin[7]" at proc.v(52)
Info (10041): Inferred latch for "BusSel[0]" at proc.v(52)
Info (10041): Inferred latch for "BusSel[1]" at proc.v(52)
Info (10041): Inferred latch for "BusSel[2]" at proc.v(52)
Info (10041): Inferred latch for "BusSel[3]" at proc.v(52)
Info (10041): Inferred latch for "BusSel[4]" at proc.v(52)
Info (10041): Inferred latch for "BusSel[5]" at proc.v(52)
Info (10041): Inferred latch for "BusSel[6]" at proc.v(52)
Info (10041): Inferred latch for "BusSel[7]" at proc.v(52)
Info (10041): Inferred latch for "BusSel[8]" at proc.v(52)
Info (10041): Inferred latch for "BusSel[9]" at proc.v(52)
Info (10041): Inferred latch for "IRin" at proc.v(52)
Info (12128): Elaborating entity "upcount" for hierarchy "nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|upcount:Tstep"
Info (12128): Elaborating entity "dec3to8" for hierarchy "nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|dec3to8:decX"
Info (12128): Elaborating entity "regn" for hierarchy "nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_0"
Info (12128): Elaborating entity "regn" for hierarchy "nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_IR"
Info (12128): Elaborating entity "ALU" for hierarchy "nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|ALU:alu"
Info (12128): Elaborating entity "PC" for hierarchy "nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|PC:reg_7"
Info (12128): Elaborating entity "AMC" for hierarchy "nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|AMC:amc"
Warning (10230): Verilog HDL assignment warning at AMC.v(46): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "nios_system_reset_clk_domain_synch_module" for hierarchy "nios_system:nios_system_inst|nios_system_reset_clk_domain_synch_module:nios_system_reset_clk_domain_synch"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gm14.tdf
    Info (12023): Found entity 1: altsyncram_gm14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf
    Info (12023): Found entity 1: mux_aoc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf
    Info (12023): Found entity 1: cntr_02j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf
    Info (12023): Found entity 1: cntr_sbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf
    Info (12023): Found entity 1: cmpr_8cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "nios_system:nios_system_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dvb1:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "nios_system:nios_system_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dvb1:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "nios_system:nios_system_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dvb1:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "nios_system:nios_system_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dvb1:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "nios_system:nios_system_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dvb1:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "nios_system:nios_system_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dvb1:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "nios_system:nios_system_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dvb1:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "nios_system:nios_system_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dvb1:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "nios_system:nios_system_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dvb1:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "nios_system:nios_system_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dvb1:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "nios_system:nios_system_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dvb1:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "nios_system:nios_system_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dvb1:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "nios_system:nios_system_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dvb1:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "nios_system:nios_system_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dvb1:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "nios_system:nios_system_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dvb1:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "nios_system:nios_system_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dvb1:auto_generated|q_a[31]"
Info (13005): Duplicate registers merged to single register
Warning (12189): OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design
    Warning (12191): Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature
        Warning (12192): "Nios II Processor (6AF7_00A2)" does not support the OpenCore Plus Hardware Evaluation feature
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|IRin has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|upcount:Tstep|Q[2]
Warning (13012): Latch nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|W_D has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|upcount:Tstep|Q[2]
Warning (13012): Latch nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|BusSel[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|upcount:Tstep|Q[0]
Warning (13012): Latch nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|BusSel[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|upcount:Tstep|Q[0]
Warning (13012): Latch nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|BusSel[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|upcount:Tstep|Q[0]
Warning (13012): Latch nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|BusSel[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|upcount:Tstep|Q[1]
Warning (13012): Latch nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|BusSel[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|upcount:Tstep|Q[1]
Warning (13012): Latch nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|BusSel[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|upcount:Tstep|Q[1]
Warning (13012): Latch nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|BusSel[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|upcount:Tstep|Q[1]
Warning (13012): Latch nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|BusSel[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|upcount:Tstep|Q[1]
Warning (13012): Latch nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|BusSel[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|upcount:Tstep|Q[1]
Warning (13012): Latch nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|BusSel[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|upcount:Tstep|Q[1]
Warning (13012): Latch nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|ADDRin has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|upcount:Tstep|Q[0]
Warning (13012): Latch nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|DOUTin has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|upcount:Tstep|Q[0]
Warning (13012): Latch nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|AddSub has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_IR|Q[6]
Warning (13012): Latch nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|RGin has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_IR|Q[7]
Warning (13012): Latch nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|incr_pc has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|upcount:Tstep|Q[0]
Warning (13012): Latch nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Rin[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_IR|Q[6]
Warning (13012): Latch nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Rin[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_IR|Q[6]
Warning (13012): Latch nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Rin[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_IR|Q[6]
Warning (13012): Latch nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Rin[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_IR|Q[6]
Warning (13012): Latch nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Rin[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_IR|Q[6]
Warning (13012): Latch nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Rin[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_IR|Q[6]
Warning (13012): Latch nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Rin[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_IR|Q[6]
Warning (13012): Latch nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Rin[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_IR|Q[6]
Warning (13012): Latch nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|RAin has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|upcount:Tstep|Q[0]
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at VCC
    Warning (13410): Pin "HEX2[1]" is stuck at VCC
    Warning (13410): Pin "HEX2[2]" is stuck at VCC
    Warning (13410): Pin "HEX2[3]" is stuck at VCC
    Warning (13410): Pin "HEX2[4]" is stuck at VCC
    Warning (13410): Pin "HEX2[5]" is stuck at VCC
    Warning (13410): Pin "HEX2[6]" is stuck at VCC
    Warning (13410): Pin "HEX3[0]" is stuck at VCC
    Warning (13410): Pin "HEX3[1]" is stuck at VCC
    Warning (13410): Pin "HEX3[2]" is stuck at VCC
    Warning (13410): Pin "HEX3[3]" is stuck at VCC
    Warning (13410): Pin "HEX3[4]" is stuck at VCC
    Warning (13410): Pin "HEX3[5]" is stuck at VCC
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
Info (17049): 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below.
    Info (17050): Register "nios_system:nios_system_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|processor_0_read_data_valid_onchip_memory2_0_s1_shift_register" lost all its fanouts during netlist optimizations.
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 3 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
Info (21057): Implemented 1208 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 27 input pins
    Info (21059): Implemented 56 output pins
    Info (21061): Implemented 1107 logic cells
    Info (21064): Implemented 17 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 127 warnings
    Info: Peak virtual memory: 382 megabytes
    Info: Processing ended: Sun Mar 27 14:57:14 2016
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


