$date
	Fri Jun 16 12:24:00 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module gray_counter_tb $end
$var wire 8 ! out [7:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module DUT $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 8 & out [7:0] $end
$var reg 8 ' q [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
0%
0$
0#
0"
bx !
$end
#100000
b0 '
bx &
1"
1$
#200000
1#
1%
0"
0$
#300000
b1 '
b0 &
b0 !
1"
1$
#400000
0#
0%
0"
0$
#500000
b0 '
1#
1%
b1 &
b1 !
1"
1$
#600000
0"
0$
#700000
b1 '
b0 &
b0 !
1"
1$
#800000
0"
0$
#900000
b10 '
b1 &
b1 !
1"
1$
#1000000
0"
0$
#1100000
b11 '
b11 &
b11 !
1"
1$
#1200000
0"
0$
#1300000
b100 '
b10 &
b10 !
1"
1$
#1400000
0"
0$
#1500000
b101 '
b110 &
b110 !
1"
1$
#1600000
0"
0$
#1700000
b110 '
b111 &
b111 !
1"
1$
#1800000
0"
0$
#1900000
b111 '
b101 &
b101 !
1"
1$
#2000000
0"
0$
#2100000
b1000 '
b100 &
b100 !
1"
1$
#2200000
0"
0$
#2300000
b1001 '
b1100 &
b1100 !
1"
1$
#2400000
0"
0$
#2500000
b1010 '
b1101 &
b1101 !
1"
1$
#2600000
0"
0$
#2700000
b1011 '
b1111 &
b1111 !
1"
1$
#2800000
0"
0$
#2900000
b1100 '
b1110 &
b1110 !
1"
1$
#3000000
0"
0$
