--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml PL_PS_TOP.twx PL_PS_TOP.ncd -o PL_PS_TOP.twr PL_PS_TOP.pcf
-ucf system.ucf

Design file:              PL_PS_TOP.ncd
Physical constraint file: PL_PS_TOP.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (PRODUCTION 1.07 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_axi_interconnect_1_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X38Y99.CX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.201ns (data path - clock path skew + uncertainty)
  Source:               PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.166ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         PS_top/PS_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    PS_top/PS_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y99.BQ      Tcko                  0.518   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X38Y99.CX      net (fanout=1)        0.620   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<1>
    SLICE_X38Y99.CLK     Tdick                 0.028   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.166ns (0.546ns logic, 0.620ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X38Y99.BX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.118ns (data path - clock path skew + uncertainty)
  Source:               PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.083ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         PS_top/PS_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    PS_top/PS_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y99.AQ      Tcko                  0.518   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X38Y99.BX      net (fanout=1)        0.520   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<0>
    SLICE_X38Y99.CLK     Tdick                 0.045   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.083ns (0.563ns logic, 0.520ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_axi_interconnect_1_reset_resync_path" TIG;
--------------------------------------------------------------------------------

Paths for end point PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X38Y99.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.282ns (datapath - clock path skew - uncertainty)
  Source:               PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      0.282ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         PS_top/PS_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Destination Clock:    PS_top/PS_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y99.AQ      Tcko                  0.164   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X38Y99.BX      net (fanout=1)        0.170   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<0>
    SLICE_X38Y99.CLK     Tckdi       (-Th)     0.052   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      0.282ns (0.112ns logic, 0.170ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X38Y99.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.322ns (datapath - clock path skew - uncertainty)
  Source:               PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      0.322ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         PS_top/PS_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Destination Clock:    PS_top/PS_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y99.BQ      Tcko                  0.164   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X38Y99.CX      net (fanout=1)        0.221   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<1>
    SLICE_X38Y99.CLK     Tckdi       (-Th)     0.063   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      0.322ns (0.101ns logic, 0.221ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6468 paths analyzed, 1613 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.865ns.
--------------------------------------------------------------------------------

Paths for end point PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA (SLICE_X26Y97.CE), 29 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.478ns (Levels of Logic = 5)
  Clock Path Skew:      -0.352ns (1.384 - 1.736)
  Source Clock:         PS_top/PS_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    PS_top/PS_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y100.AQ     Tcko                  0.518   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot<0>
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X30Y97.A1      net (fanout=14)       1.331   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot<0>
    SLICE_X30Y97.AMUX    Tilo                  0.354   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369<0>
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X29Y98.A2      net (fanout=2)        0.825   PS_top/PS_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL<0>
    SLICE_X29Y98.A       Tilo                  0.124   PS_top/PS_i/axi_interconnect_1_M_BVALID
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X29Y98.B5      net (fanout=2)        0.276   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X29Y98.B       Tilo                  0.124   PS_top/PS_i/axi_interconnect_1_M_BVALID
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrlif/wr_stb1
    SLICE_X26Y105.C6     net (fanout=6)        0.688   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/wr_stb
    SLICE_X26Y105.C      Tilo                  0.124   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr<2>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/in_stb_full_AND_4_o1
    SLICE_X26Y105.D4     net (fanout=2)        0.477   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/in_stb_full_AND_4_o
    SLICE_X26Y105.D      Tilo                  0.124   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr<2>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mmux_BUS_004911
    SLICE_X26Y97.CE      net (fanout=4)        0.980   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/BUS_0049
    SLICE_X26Y97.CLK     Tceck                 0.533   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/tx_data<17>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      6.478ns (1.901ns logic, 4.577ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.064ns (Levels of Logic = 5)
  Clock Path Skew:      -0.352ns (1.384 - 1.736)
  Source Clock:         PS_top/PS_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    PS_top/PS_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y100.AQ     Tcko                  0.518   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot<0>
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X30Y97.A1      net (fanout=14)       1.331   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot<0>
    SLICE_X30Y97.A       Tilo                  0.124   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369<0>
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awvalid<0>1
    SLICE_X29Y98.A3      net (fanout=1)        0.641   PS_top/PS_i/axi_interconnect_1/DEBUG_MC_MP_AWADDRCONTROL<0>
    SLICE_X29Y98.A       Tilo                  0.124   PS_top/PS_i/axi_interconnect_1_M_BVALID
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X29Y98.B5      net (fanout=2)        0.276   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X29Y98.B       Tilo                  0.124   PS_top/PS_i/axi_interconnect_1_M_BVALID
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrlif/wr_stb1
    SLICE_X26Y105.C6     net (fanout=6)        0.688   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/wr_stb
    SLICE_X26Y105.C      Tilo                  0.124   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr<2>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/in_stb_full_AND_4_o1
    SLICE_X26Y105.D4     net (fanout=2)        0.477   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/in_stb_full_AND_4_o
    SLICE_X26Y105.D      Tilo                  0.124   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr<2>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mmux_BUS_004911
    SLICE_X26Y97.CE      net (fanout=4)        0.980   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/BUS_0049
    SLICE_X26Y97.CLK     Tceck                 0.533   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/tx_data<17>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      6.064ns (1.671ns logic, 4.393ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.156ns (Levels of Logic = 5)
  Clock Path Skew:      -0.063ns (0.814 - 0.877)
  Source Clock:         PS_top/PS_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    PS_top/PS_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y95.CQ      Tcko                  0.456   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X30Y97.A2      net (fanout=23)       1.075   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X30Y97.AMUX    Tilo                  0.350   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369<0>
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X29Y98.A2      net (fanout=2)        0.825   PS_top/PS_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL<0>
    SLICE_X29Y98.A       Tilo                  0.124   PS_top/PS_i/axi_interconnect_1_M_BVALID
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X29Y98.B5      net (fanout=2)        0.276   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X29Y98.B       Tilo                  0.124   PS_top/PS_i/axi_interconnect_1_M_BVALID
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrlif/wr_stb1
    SLICE_X26Y105.C6     net (fanout=6)        0.688   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/wr_stb
    SLICE_X26Y105.C      Tilo                  0.124   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr<2>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/in_stb_full_AND_4_o1
    SLICE_X26Y105.D4     net (fanout=2)        0.477   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/in_stb_full_AND_4_o
    SLICE_X26Y105.D      Tilo                  0.124   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr<2>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mmux_BUS_004911
    SLICE_X26Y97.CE      net (fanout=4)        0.980   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/BUS_0049
    SLICE_X26Y97.CLK     Tceck                 0.533   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/tx_data<17>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      6.156ns (1.835ns logic, 4.321ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA_D1 (SLICE_X26Y97.CE), 29 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.478ns (Levels of Logic = 5)
  Clock Path Skew:      -0.352ns (1.384 - 1.736)
  Source Clock:         PS_top/PS_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    PS_top/PS_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y100.AQ     Tcko                  0.518   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot<0>
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X30Y97.A1      net (fanout=14)       1.331   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot<0>
    SLICE_X30Y97.AMUX    Tilo                  0.354   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369<0>
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X29Y98.A2      net (fanout=2)        0.825   PS_top/PS_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL<0>
    SLICE_X29Y98.A       Tilo                  0.124   PS_top/PS_i/axi_interconnect_1_M_BVALID
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X29Y98.B5      net (fanout=2)        0.276   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X29Y98.B       Tilo                  0.124   PS_top/PS_i/axi_interconnect_1_M_BVALID
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrlif/wr_stb1
    SLICE_X26Y105.C6     net (fanout=6)        0.688   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/wr_stb
    SLICE_X26Y105.C      Tilo                  0.124   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr<2>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/in_stb_full_AND_4_o1
    SLICE_X26Y105.D4     net (fanout=2)        0.477   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/in_stb_full_AND_4_o
    SLICE_X26Y105.D      Tilo                  0.124   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr<2>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mmux_BUS_004911
    SLICE_X26Y97.CE      net (fanout=4)        0.980   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/BUS_0049
    SLICE_X26Y97.CLK     Tceck                 0.533   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/tx_data<17>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      6.478ns (1.901ns logic, 4.577ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.064ns (Levels of Logic = 5)
  Clock Path Skew:      -0.352ns (1.384 - 1.736)
  Source Clock:         PS_top/PS_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    PS_top/PS_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y100.AQ     Tcko                  0.518   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot<0>
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X30Y97.A1      net (fanout=14)       1.331   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot<0>
    SLICE_X30Y97.A       Tilo                  0.124   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369<0>
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awvalid<0>1
    SLICE_X29Y98.A3      net (fanout=1)        0.641   PS_top/PS_i/axi_interconnect_1/DEBUG_MC_MP_AWADDRCONTROL<0>
    SLICE_X29Y98.A       Tilo                  0.124   PS_top/PS_i/axi_interconnect_1_M_BVALID
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X29Y98.B5      net (fanout=2)        0.276   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X29Y98.B       Tilo                  0.124   PS_top/PS_i/axi_interconnect_1_M_BVALID
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrlif/wr_stb1
    SLICE_X26Y105.C6     net (fanout=6)        0.688   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/wr_stb
    SLICE_X26Y105.C      Tilo                  0.124   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr<2>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/in_stb_full_AND_4_o1
    SLICE_X26Y105.D4     net (fanout=2)        0.477   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/in_stb_full_AND_4_o
    SLICE_X26Y105.D      Tilo                  0.124   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr<2>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mmux_BUS_004911
    SLICE_X26Y97.CE      net (fanout=4)        0.980   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/BUS_0049
    SLICE_X26Y97.CLK     Tceck                 0.533   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/tx_data<17>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      6.064ns (1.671ns logic, 4.393ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.156ns (Levels of Logic = 5)
  Clock Path Skew:      -0.063ns (0.814 - 0.877)
  Source Clock:         PS_top/PS_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    PS_top/PS_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y95.CQ      Tcko                  0.456   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X30Y97.A2      net (fanout=23)       1.075   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X30Y97.AMUX    Tilo                  0.350   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369<0>
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X29Y98.A2      net (fanout=2)        0.825   PS_top/PS_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL<0>
    SLICE_X29Y98.A       Tilo                  0.124   PS_top/PS_i/axi_interconnect_1_M_BVALID
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X29Y98.B5      net (fanout=2)        0.276   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X29Y98.B       Tilo                  0.124   PS_top/PS_i/axi_interconnect_1_M_BVALID
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrlif/wr_stb1
    SLICE_X26Y105.C6     net (fanout=6)        0.688   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/wr_stb
    SLICE_X26Y105.C      Tilo                  0.124   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr<2>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/in_stb_full_AND_4_o1
    SLICE_X26Y105.D4     net (fanout=2)        0.477   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/in_stb_full_AND_4_o
    SLICE_X26Y105.D      Tilo                  0.124   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr<2>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mmux_BUS_004911
    SLICE_X26Y97.CE      net (fanout=4)        0.980   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/BUS_0049
    SLICE_X26Y97.CLK     Tceck                 0.533   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/tx_data<17>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      6.156ns (1.835ns logic, 4.321ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMB (SLICE_X26Y97.CE), 29 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMB (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.478ns (Levels of Logic = 5)
  Clock Path Skew:      -0.352ns (1.384 - 1.736)
  Source Clock:         PS_top/PS_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    PS_top/PS_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y100.AQ     Tcko                  0.518   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot<0>
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X30Y97.A1      net (fanout=14)       1.331   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot<0>
    SLICE_X30Y97.AMUX    Tilo                  0.354   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369<0>
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X29Y98.A2      net (fanout=2)        0.825   PS_top/PS_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL<0>
    SLICE_X29Y98.A       Tilo                  0.124   PS_top/PS_i/axi_interconnect_1_M_BVALID
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X29Y98.B5      net (fanout=2)        0.276   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X29Y98.B       Tilo                  0.124   PS_top/PS_i/axi_interconnect_1_M_BVALID
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrlif/wr_stb1
    SLICE_X26Y105.C6     net (fanout=6)        0.688   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/wr_stb
    SLICE_X26Y105.C      Tilo                  0.124   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr<2>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/in_stb_full_AND_4_o1
    SLICE_X26Y105.D4     net (fanout=2)        0.477   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/in_stb_full_AND_4_o
    SLICE_X26Y105.D      Tilo                  0.124   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr<2>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mmux_BUS_004911
    SLICE_X26Y97.CE      net (fanout=4)        0.980   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/BUS_0049
    SLICE_X26Y97.CLK     Tceck                 0.533   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/tx_data<17>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      6.478ns (1.901ns logic, 4.577ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMB (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.064ns (Levels of Logic = 5)
  Clock Path Skew:      -0.352ns (1.384 - 1.736)
  Source Clock:         PS_top/PS_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    PS_top/PS_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y100.AQ     Tcko                  0.518   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot<0>
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X30Y97.A1      net (fanout=14)       1.331   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot<0>
    SLICE_X30Y97.A       Tilo                  0.124   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369<0>
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awvalid<0>1
    SLICE_X29Y98.A3      net (fanout=1)        0.641   PS_top/PS_i/axi_interconnect_1/DEBUG_MC_MP_AWADDRCONTROL<0>
    SLICE_X29Y98.A       Tilo                  0.124   PS_top/PS_i/axi_interconnect_1_M_BVALID
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X29Y98.B5      net (fanout=2)        0.276   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X29Y98.B       Tilo                  0.124   PS_top/PS_i/axi_interconnect_1_M_BVALID
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrlif/wr_stb1
    SLICE_X26Y105.C6     net (fanout=6)        0.688   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/wr_stb
    SLICE_X26Y105.C      Tilo                  0.124   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr<2>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/in_stb_full_AND_4_o1
    SLICE_X26Y105.D4     net (fanout=2)        0.477   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/in_stb_full_AND_4_o
    SLICE_X26Y105.D      Tilo                  0.124   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr<2>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mmux_BUS_004911
    SLICE_X26Y97.CE      net (fanout=4)        0.980   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/BUS_0049
    SLICE_X26Y97.CLK     Tceck                 0.533   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/tx_data<17>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      6.064ns (1.671ns logic, 4.393ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMB (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.156ns (Levels of Logic = 5)
  Clock Path Skew:      -0.063ns (0.814 - 0.877)
  Source Clock:         PS_top/PS_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    PS_top/PS_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y95.CQ      Tcko                  0.456   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X30Y97.A2      net (fanout=23)       1.075   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X30Y97.AMUX    Tilo                  0.350   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369<0>
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X29Y98.A2      net (fanout=2)        0.825   PS_top/PS_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL<0>
    SLICE_X29Y98.A       Tilo                  0.124   PS_top/PS_i/axi_interconnect_1_M_BVALID
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X29Y98.B5      net (fanout=2)        0.276   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X29Y98.B       Tilo                  0.124   PS_top/PS_i/axi_interconnect_1_M_BVALID
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrlif/wr_stb1
    SLICE_X26Y105.C6     net (fanout=6)        0.688   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/wr_stb
    SLICE_X26Y105.C      Tilo                  0.124   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr<2>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/in_stb_full_AND_4_o1
    SLICE_X26Y105.D4     net (fanout=2)        0.477   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/in_stb_full_AND_4_o
    SLICE_X26Y105.D      Tilo                  0.124   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr<2>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mmux_BUS_004911
    SLICE_X26Y97.CE      net (fanout=4)        0.980   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/BUS_0049
    SLICE_X26Y97.CLK     Tceck                 0.533   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/tx_data<17>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      6.156ns (1.835ns logic, 4.321ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (SLICE_X26Y100.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_42 (FF)
  Destination:          PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.352ns (Levels of Logic = 2)
  Clock Path Skew:      0.348ns (0.875 - 0.527)
  Source Clock:         PS_top/PS_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Destination Clock:    PS_top/PS_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_42 to PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y99.CQ      Tcko                  0.141   PS_top/PS_i/axi_interconnect_1_M_ARADDR<31>
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_42
    SLICE_X26Y99.D6      net (fanout=1)        0.112   PS_top/PS_i/axi_interconnect_1_M_ARADDR<30>
    SLICE_X26Y99.COUT    Topcyd                0.154   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<3><19>1
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X26Y100.CIN    net (fanout=2)        0.001   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/match
    SLICE_X26Y100.CLK    Tckcin      (-Th)     0.056   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot<0>
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/GND_21_o_PWR_21_o_mux_20_OUT<0>2_cy
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    -------------------------------------------------  ---------------------------
    Total                                      0.352ns (0.239ns logic, 0.113ns route)
                                                       (67.9% logic, 32.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.048ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_36 (FF)
  Destination:          PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.396ns (Levels of Logic = 2)
  Clock Path Skew:      0.348ns (0.875 - 0.527)
  Source Clock:         PS_top/PS_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Destination Clock:    PS_top/PS_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_36 to PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y99.AQ      Tcko                  0.141   PS_top/PS_i/axi_interconnect_1_M_ARADDR<27>
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_36
    SLICE_X26Y99.C5      net (fanout=1)        0.154   PS_top/PS_i/axi_interconnect_1_M_ARADDR<24>
    SLICE_X26Y99.COUT    Topcyc                0.156   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<2><13>1
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X26Y100.CIN    net (fanout=2)        0.001   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/match
    SLICE_X26Y100.CLK    Tckcin      (-Th)     0.056   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot<0>
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/GND_21_o_PWR_21_o_mux_20_OUT<0>2_cy
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.241ns logic, 0.155ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_29 (FF)
  Destination:          PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.422ns (Levels of Logic = 2)
  Clock Path Skew:      0.351ns (0.875 - 0.524)
  Source Clock:         PS_top/PS_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Destination Clock:    PS_top/PS_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_29 to PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y99.BQ      Tcko                  0.141   PS_top/PS_i/axi_interconnect_1_M_ARADDR<19>
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_29
    SLICE_X26Y99.B4      net (fanout=1)        0.139   PS_top/PS_i/axi_interconnect_1_M_ARADDR<17>
    SLICE_X26Y99.COUT    Topcyb                0.197   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<1><7>1
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X26Y100.CIN    net (fanout=2)        0.001   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/match
    SLICE_X26Y100.CLK    Tckcin      (-Th)     0.056   PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot<0>
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/GND_21_o_PWR_21_o_mux_20_OUT<0>2_cy
                                                       PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    -------------------------------------------------  ---------------------------
    Total                                      0.422ns (0.282ns logic, 0.140ns route)
                                                       (66.8% logic, 33.2% route)

--------------------------------------------------------------------------------

Paths for end point PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo3_RAMA (SLICE_X36Y102.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.037ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx/data_latched_0_12 (FF)
  Destination:          PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo3_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.050ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         PS_top/PS_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Destination Clock:    PS_top/PS_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx/data_latched_0_12 to PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y102.AQ     Tcko                  0.141   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx/data_latched_0<15>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx/data_latched_0_12
    SLICE_X36Y102.AI     net (fanout=1)        0.056   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx/data_latched_0<12>
    SLICE_X36Y102.CLK    Tdh         (-Th)     0.147   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/rx_sample<17>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo3_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.050ns (-0.006ns logic, 0.056ns route)
                                                       (-12.0% logic, 112.0% route)

--------------------------------------------------------------------------------

Paths for end point PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo2_RAMA (SLICE_X26Y98.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.041ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr_2 (FF)
  Destination:          PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo2_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.225ns (Levels of Logic = 0)
  Clock Path Skew:      0.184ns (0.789 - 0.605)
  Source Clock:         PS_top/PS_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Destination Clock:    PS_top/PS_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr_2 to PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo2_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y105.BQ     Tcko                  0.164   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr<2>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr_2
    SLICE_X26Y98.D3      net (fanout=5)        0.315   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr<2>
    SLICE_X26Y98.CLK     Tah         (-Th)     0.254   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/tx_data<11>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo2_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.225ns (-0.090ns logic, 0.315ns route)
                                                       (-40.0% logic, 140.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/tx_data<17>/CLK
  Logical resource: PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA/CLK
  Location pin: SLICE_X26Y97.CLK
  Clock network: PS_top/PS_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/tx_data<17>/CLK
  Logical resource: PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA/CLK
  Location pin: SLICE_X26Y97.CLK
  Clock network: PS_top/PS_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/tx_data<17>/CLK
  Logical resource: PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA_D1/CLK
  Location pin: SLICE_X26Y97.CLK
  Clock network: PS_top/PS_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLKIN200_P = PERIOD TIMEGRP "CLKIN200_P" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKIN200_P = PERIOD TIMEGRP "CLKIN200_P" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK12288/mmcm_adv_inst/CLKIN1
  Logical resource: CLK12288/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: CLK12288/clkin1
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK12288/mmcm_adv_inst/CLKIN1
  Logical resource: CLK12288/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: CLK12288/clkin1
--------------------------------------------------------------------------------
Slack: 3.751ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: CLK12288/mmcm_adv_inst/CLKIN1
  Logical resource: CLK12288/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: CLK12288/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLKIN200_N = PERIOD TIMEGRP "CLKIN200_N" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKIN200_N = PERIOD TIMEGRP "CLKIN200_N" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK12288/mmcm_adv_inst/CLKIN1
  Logical resource: CLK12288/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: CLK12288/clkin1
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK12288/mmcm_adv_inst/CLKIN1
  Logical resource: CLK12288/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: CLK12288/clkin1
--------------------------------------------------------------------------------
Slack: 3.751ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: CLK12288/mmcm_adv_inst/CLKIN1
  Logical resource: CLK12288/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: CLK12288/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK12288_clkout1 = PERIOD TIMEGRP "CLK12288_clkout1" 
TS_CLKIN200_P /         0.061444886 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK12288_clkout1 = PERIOD TIMEGRP "CLK12288_clkout1" TS_CLKIN200_P /
        0.061444886 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 78.873ns (period - (min low pulse limit / (low pulse / period)))
  Period: 81.373ns
  Low pulse: 40.686ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/_n0043<1>/CLK
  Logical resource: PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMA/CLK
  Location pin: SLICE_X54Y107.CLK
  Clock network: axi_i2s_adi_0_DATA_CLK_I_pin
--------------------------------------------------------------------------------
Slack: 78.873ns (period - (min high pulse limit / (high pulse / period)))
  Period: 81.373ns
  High pulse: 40.686ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/_n0043<1>/CLK
  Logical resource: PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMA/CLK
  Location pin: SLICE_X54Y107.CLK
  Clock network: axi_i2s_adi_0_DATA_CLK_I_pin
--------------------------------------------------------------------------------
Slack: 78.873ns (period - (min low pulse limit / (low pulse / period)))
  Period: 81.373ns
  Low pulse: 40.686ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/_n0043<1>/CLK
  Logical resource: PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMA_D1/CLK
  Location pin: SLICE_X54Y107.CLK
  Clock network: axi_i2s_adi_0_DATA_CLK_I_pin
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK12288_clkout1_0 = PERIOD TIMEGRP "CLK12288_clkout1_0" 
TS_CLKIN200_N /         0.061444886 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 56 paths analyzed, 44 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.524ns.
--------------------------------------------------------------------------------

Paths for end point PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_4 (SLICE_X54Y108.D1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     77.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr_0 (FF)
  Destination:          PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_4 (FF)
  Requirement:          81.373ns
  Data Path Delay:      3.046ns (Levels of Logic = 2)
  Clock Path Skew:      -0.102ns (1.397 - 1.499)
  Source Clock:         axi_i2s_adi_0_DATA_CLK_I_pin rising at 0.000ns
  Destination Clock:    axi_i2s_adi_0_DATA_CLK_I_pin rising at 81.373ns
  Clock Uncertainty:    0.376ns

  Clock Uncertainty:          0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.748ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr_0 to PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y106.AQ     Tcko                  0.518   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr<1>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr_0
    SLICE_X46Y105.C1     net (fanout=5)        0.844   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr<0>
    SLICE_X46Y105.CMUX   Tilo                  0.360   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/_n0043<3>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/Mram_fifo_RAMC
    SLICE_X54Y108.D1     net (fanout=1)        1.286   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/_n0043<4>
    SLICE_X54Y108.CLK    Tas                   0.038   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data<3>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/_n0043<4>_rt
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_4
    -------------------------------------------------  ---------------------------
    Total                                      3.046ns (0.916ns logic, 2.130ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr_1 (FF)
  Destination:          PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_4 (FF)
  Requirement:          81.373ns
  Data Path Delay:      3.030ns (Levels of Logic = 2)
  Clock Path Skew:      -0.102ns (1.397 - 1.499)
  Source Clock:         axi_i2s_adi_0_DATA_CLK_I_pin rising at 0.000ns
  Destination Clock:    axi_i2s_adi_0_DATA_CLK_I_pin rising at 81.373ns
  Clock Uncertainty:    0.376ns

  Clock Uncertainty:          0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.748ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr_1 to PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y106.BQ     Tcko                  0.518   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr<1>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr_1
    SLICE_X46Y105.C2     net (fanout=4)        0.828   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr<1>
    SLICE_X46Y105.CMUX   Tilo                  0.360   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/_n0043<3>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/Mram_fifo_RAMC
    SLICE_X54Y108.D1     net (fanout=1)        1.286   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/_n0043<4>
    SLICE_X54Y108.CLK    Tas                   0.038   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data<3>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/_n0043<4>_rt
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_4
    -------------------------------------------------  ---------------------------
    Total                                      3.030ns (0.916ns logic, 2.114ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Paths for end point PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_2 (SLICE_X54Y108.CX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     78.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr_0 (FF)
  Destination:          PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_2 (FF)
  Requirement:          81.373ns
  Data Path Delay:      2.792ns (Levels of Logic = 1)
  Clock Path Skew:      -0.102ns (1.397 - 1.499)
  Source Clock:         axi_i2s_adi_0_DATA_CLK_I_pin rising at 0.000ns
  Destination Clock:    axi_i2s_adi_0_DATA_CLK_I_pin rising at 81.373ns
  Clock Uncertainty:    0.376ns

  Clock Uncertainty:          0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.748ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr_0 to PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y106.AQ     Tcko                  0.518   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr<1>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr_0
    SLICE_X46Y105.B1     net (fanout=5)        0.905   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr<0>
    SLICE_X46Y105.BMUX   Tilo                  0.376   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/_n0043<3>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/Mram_fifo_RAMB
    SLICE_X54Y108.CX     net (fanout=1)        0.965   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/_n0043<2>
    SLICE_X54Y108.CLK    Tdick                 0.028   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data<3>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_2
    -------------------------------------------------  ---------------------------
    Total                                      2.792ns (0.922ns logic, 1.870ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     78.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr_1 (FF)
  Destination:          PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_2 (FF)
  Requirement:          81.373ns
  Data Path Delay:      2.713ns (Levels of Logic = 1)
  Clock Path Skew:      -0.102ns (1.397 - 1.499)
  Source Clock:         axi_i2s_adi_0_DATA_CLK_I_pin rising at 0.000ns
  Destination Clock:    axi_i2s_adi_0_DATA_CLK_I_pin rising at 81.373ns
  Clock Uncertainty:    0.376ns

  Clock Uncertainty:          0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.748ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr_1 to PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y106.BQ     Tcko                  0.518   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr<1>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr_1
    SLICE_X46Y105.B2     net (fanout=4)        0.826   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr<1>
    SLICE_X46Y105.BMUX   Tilo                  0.376   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/_n0043<3>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/Mram_fifo_RAMB
    SLICE_X54Y108.CX     net (fanout=1)        0.965   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/_n0043<2>
    SLICE_X54Y108.CLK    Tdick                 0.028   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data<3>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_2
    -------------------------------------------------  ---------------------------
    Total                                      2.713ns (0.922ns logic, 1.791ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_0 (SLICE_X54Y108.AX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     78.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr_0 (FF)
  Destination:          PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_0 (FF)
  Requirement:          81.373ns
  Data Path Delay:      2.723ns (Levels of Logic = 1)
  Clock Path Skew:      -0.102ns (1.397 - 1.499)
  Source Clock:         axi_i2s_adi_0_DATA_CLK_I_pin rising at 0.000ns
  Destination Clock:    axi_i2s_adi_0_DATA_CLK_I_pin rising at 81.373ns
  Clock Uncertainty:    0.376ns

  Clock Uncertainty:          0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.748ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr_0 to PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y106.AQ     Tcko                  0.518   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr<1>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr_0
    SLICE_X46Y105.A1     net (fanout=5)        0.915   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr<0>
    SLICE_X46Y105.AMUX   Tilo                  0.354   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/_n0043<3>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/Mram_fifo_RAMA
    SLICE_X54Y108.AX     net (fanout=1)        0.905   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/_n0043<0>
    SLICE_X54Y108.CLK    Tdick                 0.031   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data<3>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_0
    -------------------------------------------------  ---------------------------
    Total                                      2.723ns (0.903ns logic, 1.820ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     78.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr_1 (FF)
  Destination:          PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_0 (FF)
  Requirement:          81.373ns
  Data Path Delay:      2.638ns (Levels of Logic = 1)
  Clock Path Skew:      -0.102ns (1.397 - 1.499)
  Source Clock:         axi_i2s_adi_0_DATA_CLK_I_pin rising at 0.000ns
  Destination Clock:    axi_i2s_adi_0_DATA_CLK_I_pin rising at 81.373ns
  Clock Uncertainty:    0.376ns

  Clock Uncertainty:          0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.748ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr_1 to PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y106.BQ     Tcko                  0.518   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr<1>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr_1
    SLICE_X46Y105.A2     net (fanout=4)        0.834   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr<1>
    SLICE_X46Y105.AMUX   Tilo                  0.350   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/_n0043<3>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/Mram_fifo_RAMA
    SLICE_X54Y108.AX     net (fanout=1)        0.905   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/_n0043<0>
    SLICE_X54Y108.CLK    Tdick                 0.031   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data<3>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_0
    -------------------------------------------------  ---------------------------
    Total                                      2.638ns (0.899ns logic, 1.739ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK12288_clkout1_0 = PERIOD TIMEGRP "CLK12288_clkout1_0" TS_CLKIN200_N /
        0.061444886 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMA (SLICE_X54Y107.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/wr_addr_0 (FF)
  Destination:          PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.047ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         axi_i2s_adi_0_DATA_CLK_I_pin rising at 0.000ns
  Destination Clock:    axi_i2s_adi_0_DATA_CLK_I_pin rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/wr_addr_0 to PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y107.AQ     Tcko                  0.141   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/wr_addr<1>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/wr_addr_0
    SLICE_X54Y107.D1     net (fanout=3)        0.216   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/wr_addr<0>
    SLICE_X54Y107.CLK    Tah         (-Th)     0.310   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/_n0043<1>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.047ns (-0.169ns logic, 0.216ns route)
                                                       (-359.6% logic, 459.6% route)

--------------------------------------------------------------------------------

Paths for end point PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMA_D1 (SLICE_X54Y107.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/wr_addr_0 (FF)
  Destination:          PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.047ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         axi_i2s_adi_0_DATA_CLK_I_pin rising at 0.000ns
  Destination Clock:    axi_i2s_adi_0_DATA_CLK_I_pin rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/wr_addr_0 to PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y107.AQ     Tcko                  0.141   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/wr_addr<1>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/wr_addr_0
    SLICE_X54Y107.D1     net (fanout=3)        0.216   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/wr_addr<0>
    SLICE_X54Y107.CLK    Tah         (-Th)     0.310   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/_n0043<1>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.047ns (-0.169ns logic, 0.216ns route)
                                                       (-359.6% logic, 459.6% route)

--------------------------------------------------------------------------------

Paths for end point PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMB (SLICE_X54Y107.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/wr_addr_0 (FF)
  Destination:          PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.047ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         axi_i2s_adi_0_DATA_CLK_I_pin rising at 0.000ns
  Destination Clock:    axi_i2s_adi_0_DATA_CLK_I_pin rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/wr_addr_0 to PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y107.AQ     Tcko                  0.141   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/wr_addr<1>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/wr_addr_0
    SLICE_X54Y107.D1     net (fanout=3)        0.216   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/wr_addr<0>
    SLICE_X54Y107.CLK    Tah         (-Th)     0.310   PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/_n0043<1>
                                                       PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.047ns (-0.169ns logic, 0.216ns route)
                                                       (-359.6% logic, 459.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK12288_clkout1_0 = PERIOD TIMEGRP "CLK12288_clkout1_0" TS_CLKIN200_N /
        0.061444886 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 78.873ns (period - (min low pulse limit / (low pulse / period)))
  Period: 81.373ns
  Low pulse: 40.686ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/_n0043<1>/CLK
  Logical resource: PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMA/CLK
  Location pin: SLICE_X54Y107.CLK
  Clock network: axi_i2s_adi_0_DATA_CLK_I_pin
--------------------------------------------------------------------------------
Slack: 78.873ns (period - (min high pulse limit / (high pulse / period)))
  Period: 81.373ns
  High pulse: 40.686ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/_n0043<1>/CLK
  Logical resource: PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMA/CLK
  Location pin: SLICE_X54Y107.CLK
  Clock network: axi_i2s_adi_0_DATA_CLK_I_pin
--------------------------------------------------------------------------------
Slack: 78.873ns (period - (min low pulse limit / (low pulse / period)))
  Period: 81.373ns
  Low pulse: 40.686ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/_n0043<1>/CLK
  Logical resource: PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMA_D1/CLK
  Location pin: SLICE_X54Y107.CLK
  Clock network: axi_i2s_adi_0_DATA_CLK_I_pin
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLKIN200_P
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLKIN200_P                  |      5.000ns|      2.800ns|      0.154ns|            0|            0|            0|            0|
| TS_CLK12288_clkout1           |     81.374ns|      2.500ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_CLKIN200_N
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLKIN200_N                  |      5.000ns|      2.800ns|      0.217ns|            0|            0|            0|           56|
| TS_CLK12288_clkout1_0         |     81.374ns|      3.524ns|          N/A|            0|            0|           56|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLKIN200_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKIN200_N     |    3.524|         |         |         |
CLKIN200_P     |    3.524|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLKIN200_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKIN200_N     |    3.524|         |         |         |
CLKIN200_P     |    3.524|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6526 paths, 0 nets, and 1990 connections

Design statistics:
   Minimum period:   6.865ns{1}   (Maximum frequency: 145.666MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 20 21:34:29 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 627 MB



