{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1491337689893 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491337689897 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  4 14:28:09 2017 " "Processing started: Tue Apr  4 14:28:09 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491337689897 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491337689897 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_seven_seg_decoder -c top_seven_seg_decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_seven_seg_decoder -c top_seven_seg_decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491337689897 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1491337691065 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1491337691066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder.v 2 2 " "Found 2 design units, including 2 entities, in source file seven_seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/LAB_3/seven_seg_decoder.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491337738886 ""} { "Info" "ISGN_ENTITY_NAME" "2 stimulus_seven_seg " "Found entity 2: stimulus_seven_seg" {  } { { "seven_seg_decoder.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/LAB_3/seven_seg_decoder.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491337738886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491337738886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp1 seven_seg_decoder.v(27) " "Verilog HDL Implicit Net warning at seven_seg_decoder.v(27): created implicit net for \"tmp1\"" {  } { { "seven_seg_decoder.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/LAB_3/seven_seg_decoder.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491337738887 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp2 seven_seg_decoder.v(28) " "Verilog HDL Implicit Net warning at seven_seg_decoder.v(28): created implicit net for \"tmp2\"" {  } { { "seven_seg_decoder.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/LAB_3/seven_seg_decoder.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491337738887 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp3 seven_seg_decoder.v(29) " "Verilog HDL Implicit Net warning at seven_seg_decoder.v(29): created implicit net for \"tmp3\"" {  } { { "seven_seg_decoder.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/LAB_3/seven_seg_decoder.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491337738887 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp4 seven_seg_decoder.v(33) " "Verilog HDL Implicit Net warning at seven_seg_decoder.v(33): created implicit net for \"tmp4\"" {  } { { "seven_seg_decoder.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/LAB_3/seven_seg_decoder.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491337738887 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp5 seven_seg_decoder.v(34) " "Verilog HDL Implicit Net warning at seven_seg_decoder.v(34): created implicit net for \"tmp5\"" {  } { { "seven_seg_decoder.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/LAB_3/seven_seg_decoder.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491337738887 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp6 seven_seg_decoder.v(35) " "Verilog HDL Implicit Net warning at seven_seg_decoder.v(35): created implicit net for \"tmp6\"" {  } { { "seven_seg_decoder.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/LAB_3/seven_seg_decoder.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491337738887 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp7 seven_seg_decoder.v(36) " "Verilog HDL Implicit Net warning at seven_seg_decoder.v(36): created implicit net for \"tmp7\"" {  } { { "seven_seg_decoder.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/LAB_3/seven_seg_decoder.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491337738888 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp8 seven_seg_decoder.v(40) " "Verilog HDL Implicit Net warning at seven_seg_decoder.v(40): created implicit net for \"tmp8\"" {  } { { "seven_seg_decoder.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/LAB_3/seven_seg_decoder.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491337738888 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp9 seven_seg_decoder.v(41) " "Verilog HDL Implicit Net warning at seven_seg_decoder.v(41): created implicit net for \"tmp9\"" {  } { { "seven_seg_decoder.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/LAB_3/seven_seg_decoder.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491337738888 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp10 seven_seg_decoder.v(42) " "Verilog HDL Implicit Net warning at seven_seg_decoder.v(42): created implicit net for \"tmp10\"" {  } { { "seven_seg_decoder.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/LAB_3/seven_seg_decoder.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491337738888 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp11 seven_seg_decoder.v(46) " "Verilog HDL Implicit Net warning at seven_seg_decoder.v(46): created implicit net for \"tmp11\"" {  } { { "seven_seg_decoder.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/LAB_3/seven_seg_decoder.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491337738888 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp12 seven_seg_decoder.v(47) " "Verilog HDL Implicit Net warning at seven_seg_decoder.v(47): created implicit net for \"tmp12\"" {  } { { "seven_seg_decoder.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/LAB_3/seven_seg_decoder.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491337738888 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp13 seven_seg_decoder.v(48) " "Verilog HDL Implicit Net warning at seven_seg_decoder.v(48): created implicit net for \"tmp13\"" {  } { { "seven_seg_decoder.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/LAB_3/seven_seg_decoder.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491337738888 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp14 seven_seg_decoder.v(49) " "Verilog HDL Implicit Net warning at seven_seg_decoder.v(49): created implicit net for \"tmp14\"" {  } { { "seven_seg_decoder.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/LAB_3/seven_seg_decoder.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491337738888 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp15 seven_seg_decoder.v(53) " "Verilog HDL Implicit Net warning at seven_seg_decoder.v(53): created implicit net for \"tmp15\"" {  } { { "seven_seg_decoder.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/LAB_3/seven_seg_decoder.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491337738889 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp16 seven_seg_decoder.v(54) " "Verilog HDL Implicit Net warning at seven_seg_decoder.v(54): created implicit net for \"tmp16\"" {  } { { "seven_seg_decoder.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/LAB_3/seven_seg_decoder.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491337738889 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp17 seven_seg_decoder.v(55) " "Verilog HDL Implicit Net warning at seven_seg_decoder.v(55): created implicit net for \"tmp17\"" {  } { { "seven_seg_decoder.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/LAB_3/seven_seg_decoder.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491337738889 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp18 seven_seg_decoder.v(59) " "Verilog HDL Implicit Net warning at seven_seg_decoder.v(59): created implicit net for \"tmp18\"" {  } { { "seven_seg_decoder.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/LAB_3/seven_seg_decoder.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491337738889 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp20 seven_seg_decoder.v(60) " "Verilog HDL Implicit Net warning at seven_seg_decoder.v(60): created implicit net for \"tmp20\"" {  } { { "seven_seg_decoder.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/LAB_3/seven_seg_decoder.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491337738889 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp21 seven_seg_decoder.v(61) " "Verilog HDL Implicit Net warning at seven_seg_decoder.v(61): created implicit net for \"tmp21\"" {  } { { "seven_seg_decoder.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/LAB_3/seven_seg_decoder.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491337738889 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp22 seven_seg_decoder.v(62) " "Verilog HDL Implicit Net warning at seven_seg_decoder.v(62): created implicit net for \"tmp22\"" {  } { { "seven_seg_decoder.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/LAB_3/seven_seg_decoder.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491337738889 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp23 seven_seg_decoder.v(66) " "Verilog HDL Implicit Net warning at seven_seg_decoder.v(66): created implicit net for \"tmp23\"" {  } { { "seven_seg_decoder.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/LAB_3/seven_seg_decoder.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491337738890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp24 seven_seg_decoder.v(67) " "Verilog HDL Implicit Net warning at seven_seg_decoder.v(67): created implicit net for \"tmp24\"" {  } { { "seven_seg_decoder.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/LAB_3/seven_seg_decoder.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491337738890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp25 seven_seg_decoder.v(68) " "Verilog HDL Implicit Net warning at seven_seg_decoder.v(68): created implicit net for \"tmp25\"" {  } { { "seven_seg_decoder.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/LAB_3/seven_seg_decoder.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491337738890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp26 seven_seg_decoder.v(69) " "Verilog HDL Implicit Net warning at seven_seg_decoder.v(69): created implicit net for \"tmp26\"" {  } { { "seven_seg_decoder.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/LAB_3/seven_seg_decoder.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491337738890 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "seven_seg_decoder " "Elaborating entity \"seven_seg_decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1491337739008 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1491337741035 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1491337741999 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491337741999 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1491337742129 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1491337742129 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1491337742129 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1491337742129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1011 " "Peak virtual memory: 1011 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491337742151 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr  4 14:29:02 2017 " "Processing ended: Tue Apr  4 14:29:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491337742151 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491337742151 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491337742151 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1491337742151 ""}
