;--------------------------------------------------------------------------
;
;
;   PEEDI target configuration file for PowerPC MPC8343 processor
;
;   Ronetix GmbH
;
;   Supported devices   : MPC8343
;
;   Board               : Router Board RB600A
;
;   Revision            : 1.0
;
;   Date                : October 02, 2008
;
; The file is delivered "AS IS" without warranty or condition of any
; kind, either express, implied or statutory. This includes without
; limitation any warranty or condition with respect to merchantability or
; fitness for any particular purpose, or against the infringements of
; intellectual property rights of others.
;
;--------------------------------------------------------------------------

;--------------------------------------------------------------------------
; The following section contains licenses that are required for PEEDI
; to operate.
;
; These licenses must be filled before using this file.
;
;   Example:
;       [LICENSE]
;       KEY         = UPDATE_24MAY2007, 1111-1111-1111-1
;       KEY         = ARM7,             2222-2222-2222-2
;
; The minimum required licenses are provided when PEEDI is purchased
; and are printed on the bottom side of PEEDI.
;

[LICENSE]
KEY=UPDATE_25APR2009, 1111-1111-1111-1
KEY=MPC8300,          2222-2222-2222-2
KEY=GDB_REMOTE,       3333-3333-3333-3

; The license keys for one or more PEEDIs can be loaded from an external file
; FILE = tftp://192.168.3.1/licenses.txt
;-------------------------------------------------------------------------------

[DEBUGGER]
PROTOCOL                = gdb_remote
REMOTE_PORT             = 2000              ; TCP/IP port
GDB_READ_INGNORE_TIME   = 3000

[TARGET]
PLATFORM                = MPC8300           ; platform is PowerPC

[PLATFORM_MPC8300]
JTAG_CHAIN              = 8                 ; list of IR lenght of all TAP controller in JTAG chain
JTAG_CLOCK              = 1000, 16000       ; JTAG Clock in [kHz] - 10kHz jtag clock for init operations and 16MHz for normal work
TRST_TYPE               = PUSHPULL          ; type of TRST output: OPENDRAIN or PUSHPULL
RESET_TIME              = 20                ; lenght of RESET pulse in ms; 0 means no RESET
WAKEUP_TIME             = 500

CORE0                   = MPC8343           ; TAP is PowerPC CPU
CORE0_INIT              = INIT_MPC8343
CORE0_STARTUP_MODE      = RESET
CORE0_BOOT_ADDR         = 0xFFF00100

; Reset Configuration words: Hi, Lo registers
; The bit order differs from the Freescale's User Manual:
;   arg1 bit31 - PCIHOST
;   arg1 bit30 - PCI64
;   arg1 bit29 - PCIARB
;   ....................
;   arg2 bit31 - LBCM
;   arg2 bit30 - DDRCM
;   ..................
;
; If you want to set RCWHR bit-0 (PCIHOST) and RCWLR bit-1 (DDRCM) regarding
; the Freescale's User Manual, you should use: CORE0_RCW = 0x80000000, 0x40000000
;
;CORE0_RCW              = 0x84600000, 0x04040000 ; override reset configuration words
CORE0_MMU_PTBASE        = 0x000000F0
CORE0_BREAKMODE         = soft              ; breakpoint mode:
CORE0_ENDIAN            = big               ; core is little endian
CORE0_FLASH0            = FLASH0_PM39LV010
CORE0_WORKSPACE_ADDR    = 0x00000000        ; start address of workspace for flash programmer
CORE0_WORKSPACE_LEN     = 0x10600           ; length of workspace in bytes 1.5KB agent + 8KB data buffer (min. 2048(0x800) bytes)

; Default path to be used if only a file name (without the full path) is
; provided to a PEEDI command or for the FILE parameter in the Flash sections
; Examples:
;   In a console:
;      "flash prog tftp://192.168.3.1/image.elf"
;            is equal to
;      "flash prog image.elf"
;
;   In a Flash Profile:
;      FILE="tftp://192.168.3.1/image.bin", BIN, 0
;            is equal to
;      FILE="image.bin", BIN, 0
;
CORE0_PATH  = "tftp://192.168.3.1"
;CORE0_PATH  = "card://"

CORE0_FILE   = "myfile.bin", BIN, 0x2000000 ; default file

[INIT_MPC8343]
set msr 0x1002

; Move MBAR to 0xE0000000
mem write    0xFF400000      0xE0000000      ; MABR to 0xE0000000

; Initialize LAWBAR's
mem write    0xE0000020      0xFF800000      ; LBLAWBAR0 : Flash
mem write    0xe0000024      0x80000017      ; LBLAWAR0
mem write    0xe0000028      0xF8000000      ; LBLAWBAR1 : BCSR
mem write    0xe000002C      0x8000000E      ; LBLAWAR1
mem write    0xe0000030      0xF0000000      ; LBLAWBAR2 : SDRAM
mem write    0xe0000034      0x8000000E      ; LBLAWAR2
mem write    0xe0000038      0xF9000000      ; LBLAWBAR3
mem write    0xe000003c      0x80000015      ; LBLAWAR3

mem write    0xe00000A0      0x00000000      ; DDRLAWBAR0 : DDR Main SODIMM
mem write    0xe00000A4      0x8000001A      ; DDRLAWAR0
mem write    0xe00000A8      0x00000000      ; DDRLAWBAR1
mem write    0xe00000AC      0x00000000      ; DDRLAWAR1

; Setup DDR
mem write    0xe0002000      0x00000007      ; CS0_BNDS
mem write    0xe0002008      0x00070007      ; CS1_BNDS
mem write    0xe0002010      0x00070007      ; CS2_BNDS
mem write    0xe0002018      0x00070007      ; CS3_BNDS
mem write    0xe0002080      0x80800102      ; CS0_CONFIG
mem write    0xe0002084      0x80800102      ; CS1_CONFIG
mem write    0xe0002088      0x80800102      ; CS2_CONFIG
mem write    0xe000208C      0x80000102      ; CS3_CONFIG
mem write    0xe0002108      0x37357333      ; TIMING_CFG_1
mem write    0xe000210C      0x02080800      ; TIMING_CFG_2
mem write    0xe0002110      0x020c0000      ; DDR_CFG
mem write    0xe0002118      0x00000033      ; DDR_MODE
mem write    0xe0002124      0x01000100      ; DDR_INTERVAL
mem write    0xe0002130      0x03000000      ; DDR_CLK_CNTL
wait   20
mem write    0xe0002110      0xc20c0000      ; DDR_CFG

; Setup chip selects
mem write   0xe0005004      0xFF001C44      ; OR0 : Flash
mem write   0xe0005000      0xFF800801      ; BR0 : Flash
mem write   0xe000500C      0xFFFF9000      ; OR1 : BCSR
mem write   0xe0005008      0xF8000881      ; BR1 : BCSR
mem write   0xe0005014      0xFFE01100      ; OR2 : SDRAM
mem write   0xe0005010      0xF90010C1      ; BR2 : SDRAM
mem write   0xe000501C      0xFFE01100      ; OR3 : SDRAM
mem write   0xe0005018      0xF92010C1      ; BR3 : SDRAM
mem write   0xE00050D0      0x00000000      ; LBCR (local bus configuration)
mem write   0xE00050D4      0x00030004      ; LCRR (Clock ratio)

mem write   0xE0000800      0x00130000      ; ACR

set msr 0                               ; let the interupt vectors point to valid RAM


[FLASH0_PM39LV010]
CHIP                = PM39LV010         ; flash chip
ACCESS_METHOD       = AGENT             ; program method auto
CHECK_ID            = YES               ; check chip ID
CHIP_WIDTH          = 8                 ; chip is in 16 bit configuration
CHIP_COUNT          = 1                 ; one chip is used
BASE_ADDR           = 0xFF000000        ; chip is mapped at 0xFF000000
FILE                = "myfile", BIN, 0xFF000000 ; file to program
AUTO_ERASE          = NO                ; erase before program
AUTO_LOCK           = NO                ; lock after program


[SERIAL]                                ; serial port configuration
BAUD                = 115200
STOP_BITS           = 1
PARITY              = NONE
TCP_PORT            = 0

[TELNET]
PROMPT              = "mpc8343> "       ; telnet prompt
;BACKSPACE          = 127               ; comment out for autodetect

[DISPLAY]
BRIGHTNESS          = 20                ; LED indicator brightness
VOLUME              = 100               ; zummer volume

[ACTIONS]                               ; user defined scripts
1 = erase
2 = prog

[erase]                                 ; erase flash
flash erase

[prog]                                  ; program flash
flash program
