{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1445633300517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445633300518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 23 16:48:20 2015 " "Processing started: Fri Oct 23 16:48:20 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445633300518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1445633300518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project2 -c Debug " "Command: quartus_sta Project2 -c Debug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1445633300519 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1445633300635 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1445633300852 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1445633300903 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1445633300903 ""}
{ "Info" "ISTA_SDC_FOUND" "Timing.sdc " "Reading SDC File: 'Timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1445633301045 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Timing.sdc 1 CLOCK_50 port " "Ignored filter at Timing.sdc(1): CLOCK_50 could not be matched with a port" {  } { { "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1445633301048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Timing.sdc 1 Argument <targets> is an empty collection " "Ignored create_clock at Timing.sdc(1): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"Clock10\" -period 100.000ns \[get_ports \{CLOCK_50\}\] " "create_clock -name \"Clock10\" -period 100.000ns \[get_ports \{CLOCK_50\}\]" {  } { { "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301049 ""}  } { { "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1445633301049 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Timing.sdc 5 Clock10 clock " "Ignored filter at Timing.sdc(5): Clock10 could not be matched with a clock" {  } { { "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1445633301050 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Timing.sdc 5 Argument -clock is not an object ID " "Ignored set_input_delay at Timing.sdc(5): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \"Clock10\" -max -100ns \[all_inputs\]  " "set_input_delay -clock \"Clock10\" -max -100ns \[all_inputs\] " {  } { { "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301051 ""}  } { { "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1445633301051 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Timing.sdc 6 Argument -clock is not an object ID " "Ignored set_input_delay at Timing.sdc(6): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \"Clock10\" -min 0ns \[all_inputs\]  " "set_input_delay -clock \"Clock10\" -min 0ns \[all_inputs\] " {  } { { "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301051 ""}  } { { "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1445633301051 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Timing.sdc 8 Argument -clock is not an object ID " "Ignored set_output_delay at Timing.sdc(8): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \"Clock10\" -max -100ns \[all_outputs\]  " "set_output_delay -clock \"Clock10\" -max -100ns \[all_outputs\] " {  } { { "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301052 ""}  } { { "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1445633301052 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Timing.sdc 9 Argument -clock is not an object ID " "Ignored set_output_delay at Timing.sdc(9): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \"Clock10\" -min 0ns \[all_outputs\]  " "set_output_delay -clock \"Clock10\" -min 0ns \[all_outputs\] " {  } { { "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301052 ""}  } { { "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1445633301052 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1445633301059 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301059 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301059 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1445633301063 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1445633301080 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1445633301093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.076 " "Worst-case setup slack is -2.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.076      -132.864 clk  " "   -2.076      -132.864 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445633301109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 2.786 " "Worst-case hold slack is 2.786" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.786         0.000 clk  " "    2.786         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445633301119 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445633301400 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445633301407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.064 " "Worst-case minimum pulse width slack is -2.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064      -604.319 clk  " "   -2.064      -604.319 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445633301417 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1445633301534 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.076 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.076" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301536 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301536 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -2.076 (VIOLATED) " "Path #1: Setup slack is -2.076 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_datain_reg0 " "From Node    : altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_memory_reg0 " "To Node      : altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_memory_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.936      2.936  R        clock network delay " "     2.936      2.936  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.170      0.234     uTco  altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_datain_reg0 " "     3.170      0.234     uTco  altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_ung1.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/db/altsyncram_ung1.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.950      2.780 RR  CELL  altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_memory_reg0 " "     5.950      2.780 RR  CELL  altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_memory_reg0" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_ung1.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/db/altsyncram_ung1.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      1.000           latch edge time " "     1.000      1.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.914      2.914  R        clock network delay " "     3.914      2.914  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.874     -0.040     uTsu  altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_memory_reg0 " "     3.874     -0.040     uTsu  altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_memory_reg0" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_ung1.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/db/altsyncram_ung1.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.950 " "Data Arrival Time  :     5.950" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.874 " "Data Required Time :     3.874" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -2.076 (VIOLATED) " "Slack              :    -2.076 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301538 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301538 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.786 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.786" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301543 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301543 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 2.786  " "Path #1: Hold slack is 2.786 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_datain_reg0 " "From Node    : altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_memory_reg0 " "To Node      : altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_memory_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.936      2.936  R        clock network delay " "     2.936      2.936  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.170      0.234     uTco  altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_datain_reg0 " "     3.170      0.234     uTco  altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_ung1.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/db/altsyncram_ung1.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.950      2.780 RR  CELL  altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_memory_reg0 " "     5.950      2.780 RR  CELL  altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_memory_reg0" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_ung1.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/db/altsyncram_ung1.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.914      2.914  R        clock network delay " "     2.914      2.914  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.164      0.250      uTh  altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_memory_reg0 " "     3.164      0.250      uTh  altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_memory_reg0" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_ung1.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/db/altsyncram_ung1.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.950 " "Data Arrival Time  :     5.950" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.164 " "Data Required Time :     3.164" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.786  " "Slack              :     2.786 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301544 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301544 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (1 violated).  Worst case slack is -2.064 " "Report Minimum Pulse Width: Found 1 results (1 violated).  Worst case slack is -2.064" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{clk\}\] " "Targets: \[get_clocks \{clk\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301553 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301553 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301553 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301553 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is -2.064 (VIOLATED) " "Path #1: slack is -2.064 (VIOLATED)" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301554 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301554 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : clk " "Clock            : clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301554 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301554 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301554 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301554 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301554 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301554 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301554 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301554 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301554 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           clk " "     0.000      0.000           clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301554 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.026      1.026 RR  CELL  clk\|combout " "     1.026      1.026 RR  CELL  clk\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301554 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.264      0.238 RR    IC  clk~clkctrl\|inclk\[0\] " "     1.264      0.238 RR    IC  clk~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301554 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.264      0.000 RR  CELL  clk~clkctrl\|outclk " "     1.264      0.000 RR  CELL  clk~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301554 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.190      0.926 RR    IC  regData_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "     2.190      0.926 RR    IC  regData_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301554 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.937      0.747 RR  CELL  altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_address_reg0 " "     2.937      0.747 RR  CELL  altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301554 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301554 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301554 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301554 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301554 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301554 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.500      0.500           launch edge time " "     0.500      0.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301554 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.500      0.000           source latency " "     0.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301554 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.500      0.000           clk " "     0.500      0.000           clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301554 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.526      1.026 FF  CELL  clk\|combout " "     1.526      1.026 FF  CELL  clk\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301554 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.764      0.238 FF    IC  clk~clkctrl\|inclk\[0\] " "     1.764      0.238 FF    IC  clk~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301554 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.764      0.000 FF  CELL  clk~clkctrl\|outclk " "     1.764      0.000 FF  CELL  clk~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301554 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.690      0.926 FF    IC  regData_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "     2.690      0.926 FF    IC  regData_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301554 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.437      0.747 FF  CELL  altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_address_reg0 " "     3.437      0.747 FF  CELL  altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301554 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301554 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.564 " "Required Width   :     2.564" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301554 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     0.500 " "Actual Width     :     0.500" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301554 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    -2.064 (VIOLATED) " "Slack            :    -2.064 (VIOLATED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301554 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301554 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301554 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301554 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1445633301559 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1445633301579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.460 " "Worst-case setup slack is -1.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.460       -93.440 clk  " "   -1.460       -93.440 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301586 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445633301586 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 2.321 " "Worst-case hold slack is 2.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.321         0.000 clk  " "    2.321         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445633301595 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445633301611 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445633301641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627      -476.464 clk  " "   -1.627      -476.464 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445633301649 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1445633301769 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.460 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.460" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301771 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301771 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -1.460 (VIOLATED) " "Path #1: Setup slack is -1.460 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_datain_reg0 " "From Node    : altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_memory_reg0 " "To Node      : altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_memory_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.861      1.861  R        clock network delay " "     1.861      1.861  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.983      0.122     uTco  altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_datain_reg0 " "     1.983      0.122     uTco  altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_ung1.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/db/altsyncram_ung1.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.303      2.320 RR  CELL  altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_memory_reg0 " "     4.303      2.320 RR  CELL  altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_memory_reg0" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_ung1.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/db/altsyncram_ung1.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      1.000           latch edge time " "     1.000      1.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.844      1.844  R        clock network delay " "     2.844      1.844  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.843     -0.001     uTsu  altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_memory_reg0 " "     2.843     -0.001     uTsu  altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_memory_reg0" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_ung1.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/db/altsyncram_ung1.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.303 " "Data Arrival Time  :     4.303" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.843 " "Data Required Time :     2.843" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -1.460 (VIOLATED) " "Slack              :    -1.460 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301771 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301771 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.321 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.321" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301775 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301775 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 2.321  " "Path #1: Hold slack is 2.321 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_datain_reg0 " "From Node    : altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_memory_reg0 " "To Node      : altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_memory_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.861      1.861  R        clock network delay " "     1.861      1.861  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.983      0.122     uTco  altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_datain_reg0 " "     1.983      0.122     uTco  altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_ung1.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/db/altsyncram_ung1.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.303      2.320 RR  CELL  altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_memory_reg0 " "     4.303      2.320 RR  CELL  altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_memory_reg0" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_ung1.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/db/altsyncram_ung1.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.844      1.844  R        clock network delay " "     1.844      1.844  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.982      0.138      uTh  altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_memory_reg0 " "     1.982      0.138      uTh  altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_memory_reg0" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_ung1.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/db/altsyncram_ung1.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.303 " "Data Arrival Time  :     4.303" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.982 " "Data Required Time :     1.982" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.321  " "Slack              :     2.321 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301776 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301776 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (1 violated).  Worst case slack is -1.627 " "Report Minimum Pulse Width: Found 1 results (1 violated).  Worst case slack is -1.627" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{clk\}\] " "Targets: \[get_clocks \{clk\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301782 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301782 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301782 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301782 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is -1.627 (VIOLATED) " "Path #1: slack is -1.627 (VIOLATED)" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301782 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301782 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : clk " "Clock            : clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301782 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301782 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301782 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301782 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301782 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301782 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301782 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301782 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301782 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           clk " "     0.000      0.000           clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301782 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.571      0.571 RR  CELL  clk\|combout " "     0.571      0.571 RR  CELL  clk\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301782 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.757      0.186 RR    IC  clk~clkctrl\|inclk\[0\] " "     0.757      0.186 RR    IC  clk~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301782 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.757      0.000 RR  CELL  clk~clkctrl\|outclk " "     0.757      0.000 RR  CELL  clk~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301782 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.435      0.678 RR    IC  regData_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "     1.435      0.678 RR    IC  regData_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301782 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.862      0.427 RR  CELL  altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_address_reg0 " "     1.862      0.427 RR  CELL  altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301782 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301782 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301782 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301782 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301782 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301782 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.500      0.500           launch edge time " "     0.500      0.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301782 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.500      0.000           source latency " "     0.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301782 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.500      0.000           clk " "     0.500      0.000           clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301782 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.071      0.571 FF  CELL  clk\|combout " "     1.071      0.571 FF  CELL  clk\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301782 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.257      0.186 FF    IC  clk~clkctrl\|inclk\[0\] " "     1.257      0.186 FF    IC  clk~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301782 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.257      0.000 FF  CELL  clk~clkctrl\|outclk " "     1.257      0.000 FF  CELL  clk~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301782 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.935      0.678 FF    IC  regData_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "     1.935      0.678 FF    IC  regData_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301782 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.362      0.427 FF  CELL  altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_address_reg0 " "     2.362      0.427 FF  CELL  altsyncram:regData_rtl_0\|altsyncram_ung1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301782 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301782 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.127 " "Required Width   :     2.127" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301782 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     0.500 " "Actual Width     :     0.500" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301782 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    -1.627 (VIOLATED) " "Slack            :    -1.627 (VIOLATED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301782 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301782 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301782 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445633301782 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1445633301839 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1445633301840 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "422 " "Peak virtual memory: 422 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445633302028 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 23 16:48:22 2015 " "Processing ended: Fri Oct 23 16:48:22 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445633302028 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445633302028 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445633302028 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1445633302028 ""}
