vendor_name = ModelSim
source_file = 1, D:/Semester_4/IITB_RISC23/main.vhd
source_file = 1, D:/Semester_4/IITB_RISC23/stage1.vhd
source_file = 1, D:/Semester_4/IITB_RISC23/registerfile.vhd
source_file = 1, D:/Semester_4/IITB_RISC23/data_memory.vhd
source_file = 1, D:/Semester_4/IITB_RISC23/pipereg1.vhd
source_file = 1, D:/Semester_4/IITB_RISC23/singlebit_reg.vhd
source_file = 1, D:/Semester_4/IITB_RISC23/stage2.vhd
source_file = 1, D:/Semester_4/IITB_RISC23/pipereg2.vhd
source_file = 1, D:/Semester_4/IITB_RISC23/stage3.vhd
source_file = 1, D:/Semester_4/IITB_RISC23/pipereg3.vhd
source_file = 1, D:/Semester_4/IITB_RISC23/instr_mem.vhd
source_file = 1, D:/Semester_4/IITB_RISC23/alu.vhd
source_file = 1, D:/Semester_4/IITB_RISC23/left_shift.vhd
source_file = 1, D:/Semester_4/IITB_RISC23/control_unit.vhd
source_file = 1, D:/Semester_4/IITB_RISC23/signex6_16.vhd
source_file = 1, D:/Semester_4/IITB_RISC23/signex9_16.vhd
source_file = 1, D:/Semester_4/IITB_RISC23/padder7.vhd
source_file = 1, D:/Semester_4/IITB_RISC23/complement.vhd
source_file = 1, D:/Semester_4/IITB_RISC23/control_hazard_unit.vhd
source_file = 1, D:/Semester_4/IITB_RISC23/branch_control.vhd
source_file = 1, D:/Semester_4/IITB_RISC23/comparator.vhd
source_file = 1, D:/Semester_4/IITB_RISC23/stage4.vhd
source_file = 1, D:/Semester_4/IITB_RISC23/pipereg4.vhd
source_file = 1, D:/Semester_4/IITB_RISC23/stage5.vhd
source_file = 1, D:/Semester_4/IITB_RISC23/pipereg5.vhd
source_file = 1, D:/Semester_4/IITB_RISC23/stage6.vhd
source_file = 1, D:/Semester_4/IITB_RISC23/forwarding_unit.vhd
source_file = 1, D:/Semester_4/IITB_RISC23/reg_addr.vhd
source_file = 1, D:/Semester_4/IITB_RISC23/testbench.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/Semester_4/IITB_RISC23/dut.vhd
design_name = hard_block
design_name = DUT
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, DUT, 1
instance = comp, \output_vector[0]~output\, output_vector[0]~output, DUT, 1
instance = comp, \input_vector[0]~input\, input_vector[0]~input, DUT, 1
instance = comp, \input_vector[1]~input\, input_vector[1]~input, DUT, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, DUT, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, DUT, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, DUT, 1
