$date
  Mon May 08 20:02:59 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_myfunc9 $end
$var reg 1 ! signal_a $end
$var reg 1 " signal_b $end
$var reg 1 # signal_c $end
$var reg 1 $ signal_f $end
$scope module instancia_myfunc $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' c $end
$var reg 1 ( f $end
$var reg 1 ) nota $end
$var reg 1 * notb $end
$var reg 1 + notc $end
$var reg 1 , and1out $end
$var reg 1 - and2out $end
$scope module anot $end
$var reg 1 . in1 $end
$var reg 1 / out1 $end
$upscope $end
$scope module bnot $end
$var reg 1 0 in1 $end
$var reg 1 1 out1 $end
$upscope $end
$scope module cnot $end
$var reg 1 2 in1 $end
$var reg 1 3 out1 $end
$upscope $end
$scope module and1 $end
$var reg 1 4 in1 $end
$var reg 1 5 in2 $end
$var reg 1 6 out1 $end
$upscope $end
$scope module and2 $end
$var reg 1 7 in1 $end
$var reg 1 8 in2 $end
$var reg 1 9 out1 $end
$upscope $end
$scope module or1 $end
$var reg 1 : in1 $end
$var reg 1 ; in2 $end
$var reg 1 < out1 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
0"
0#
1$
1%
0&
0'
1(
0)
1*
1+
1,
0-
1.
0/
00
11
02
13
14
15
16
07
18
09
1:
0;
1<
#5000000
#10000000
1#
1'
0+
12
03
08
#15000000
1"
0$
1&
0(
0*
0,
10
01
05
06
0:
0<
#20000000
#25000000
