{"vcs1":{"timestamp_begin":1679292124.475655678, "rt":0.27, "ut":0.10, "st":0.08}}
{"vcselab":{"timestamp_begin":1679292124.776673837, "rt":0.28, "ut":0.15, "st":0.04}}
{"link":{"timestamp_begin":1679292125.078538183, "rt":0.22, "ut":0.08, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679292124.271325130}
{"VCS_COMP_START_TIME": 1679292124.271325130}
{"VCS_COMP_END_TIME": 1679292125.340350244}
{"VCS_USER_OPTIONS": "-sverilog -nc library.sv library_tests.sv"}
{"vcs1": {"peak_mem": 336148}}
{"stitch_vcselab": {"peak_mem": 222560}}
