<!DOCTYPE html>
<html lang="en">

<head>
    <meta charset="UTF-8">
    <meta name="description" content="">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">
    <!-- The above 4 meta tags *must* come first in the head; any other head content must come *after* these tags -->

    <!-- Title -->
    <title>VLSI-DA Lab</title>

    <!-- Favicon -->
    <link rel="icon" href="img/core-img/favicon.ico">

    <!-- Style CSS -->
    <link rel="stylesheet" href="style.css">

</head>

<body>
    <!-- Preloader -->
    <div id="preloader">
        <div class="preload-content">
            <div id="original-load"></div>
        </div>
    </div>

    <!-- ##### Header Area Start ##### -->
    <header class="header-area">

        <!-- Logo Area -->
        <div class="logo-area text-center">
            <div class="container h-100">
                <div class="row h-100 align-items-center">
                    <div class="col-12">
                        <a href="index.html" class="original-logo"><img src="img/vlsida.png" style="width: 250px;height:100px;" alt=""></a>
                    </div>
                </div>
            </div>
        </div>

        <!-- Nav Area -->
        <div class="original-nav-area" id="stickyNav">
            <div class="classy-nav-container breakpoint-off">
                <div class="container">
                    <!-- Classy Menu -->
                    <nav class="classy-navbar justify-content-between">

                        <!-- Navbar Toggler -->
                        <div class="classy-navbar-toggler">
                            <span class="navbarToggler"><span></span><span></span><span></span></span>
                        </div>

                        <!-- Menu -->
                        <div class="classy-menu" id="originalNav">
                            <!-- close btn -->
                            <div class="classycloseIcon">
                                <div class="cross-wrap"><span class="top"></span><span class="bottom"></span></div>
                            </div>

                             <!-- Nav Start -->
                             <div class="classynav">
                                <ul>
                                    <li><a href="index.html">Home</a></li>
                                    <li><a href="#">Pages</a>
                                        <ul class="dropdown">
                                            <li><a href="index.html">Home</a></li>
                                            <li><a href="lab_intrduction.html">Lab Introduction</a></li>
                                            <li><a href="advisor_intrduction.html">Advisor</a></li>
                                            <li><a href="#">Publication List</a></li>
                                            <li><a href="members.html">Members</a></li>
                                        </ul>
                                    </li>
                                    <li><a href="lab_intrduction.html">Lab Introduction</a></li>
                                    <li><a href="advisor_intrduction.html">Advisor Introduction</a></li>
                                    <li><a href="#">Publication List</a></li>
                                    <li><a href="members.html">Members</a></li>
                                </ul>
                            </div>
                            <!-- Nav End -->
                        </div>
                    </nav>
                </div>
            </div>
        </div>
    </header>
    <!-- ##### Header Area End ##### -->

    <!-- ##### Single Blog Area Start ##### -->
    <!-- <div class="single-blog-wrapper section-padding-0-100">
        <div class="single-blog-area blog-style-2 mb-50">
            <div class="single-blog-thumbnail">
                <img src="img/bg-img/b5.jpg" alt="">
                <div class="post-tag-content">
                    <div class="container">
                        <div class="row">
                            <div class="col-12">
                                <div class="post-date">
                                    <a href="#">12 <span>march</span></a>
                                </div>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>-->

        <div class="container">
            <div class="row">
                <!-- ##### Post Content Area ##### -->
                <div class="col-12 col-lg-9">
                    <!-- Single Blog Area  -->
                    <div class="single-blog-area blog-style-2 mb-50">
                        <!-- Blog Content -->
                        <div class="single-blog-content">
                            <div class="line"></div>
                            <h4><a href="#" class="post-headline mb-0">Publication List</a></h4>
                            <ul>
                            <li>
                            <h3><strong><em>Journal Papers</em></strong></h3>
                            <ul>
                            <li>
                            <p style="text-align: justify">[1] <ins>Yu-Guang Chen</ins>, Wan-Yu Wen, Yiyu Shi, Wing-Kai Hon, and Shih-Chieh Chang, “<strong>Novel Spare TSV Deployment for 3D ICs Considering Yield and Timing Constraints</strong>,” in <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)</em>, Volume:34, Issue: 4, pp.577-588, April 2015 <strong>[SCI, EI]</strong></p>
                            </li>
                            <li>
                            <p style="text-align: justify">[2] <ins>Yu-Guang Chen</ins>, Hui Geng, Kuan-Yu Lai, Yiyu Shi, and Shih-Chieh Chang, “<strong>Multi-Bit Retention Registers for Power Gated Designs: Concept, Design and Deployment</strong>,” in <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)</em>, Volume:33, Issue: 4, pp. 507-518, April 2014 <strong>[SCI, EI]</strong></p>
                            </li>
                            </ul>
                            </li>
                            <li>
                            <h3><strong><em>Conference Papers</em></strong></h3>
                            <ul>
                            <li>
                            <p style="text-align: justify">[1] Kun-Wei Chiu, <ins>Yu-Guang Chen</ins>, and Ing-Chao Lin, “<strong>An Efficient NBTI-Aware Wake-Up Strategy for Power-Gated Designs</strong>,” in <em>Proc. of Design, Automation &amp; Test Conference in Europe (DATE)</em>, pp. 901-904. Dresden, Germany, March 2018. (Acceptance rate: 24%)</p>
                            </li>
                            <li>
                            <p style="text-align: justify">[2] <ins>Yu-Guang Chen</ins>, Michihiro Shintani, Takashi Sato, Yiyu Shi, and Shih-Chieh Chang, “<strong>Pattern Based Runtime Voltage Emergency Prediction: An Instruction-Aware Block Sparse Compressed Sensing Approach</strong>,” in <em>Proc. of Asia and South Pacific Design Automation Conference (ASP-DAC)</em>, pp.543-548, Chiba/Tokyo, Japan, Jan. 2017 (Invited paper)</p>
                            </li>
                            <li>
                            <p style="text-align: justify">[3] <ins>Yu-Guang Chen</ins>, Wan-Yu Wen, Yun-Ting Wang, You-Luen Lee, and Shih-Chieh Chang, “<strong>A Novel Low-Cost Dynamic Logic Reconfigurable Structure Strategy for Low Power Optimization</strong>,” in <em>Proc. of Asia and South Pacific Design Automation Conference (ASP-DAC)</em>, PP. 250-255, Macau, China, Jan. 2016 (Acceptance rate: 34.3%)</p>
                            </li>
                            <li>
                            <p style="text-align: justify">[4] <ins>Yu-Guang Chen</ins>, Wan-Yu Wen, Tao Wang, Yiyu Shi and Shih-Chieh Chang, “<strong>Q-Learning Based Dynamic Voltage Scaling for Designs with Graceful Degradation</strong>,” in <em>Proc. of International Symposium on Physical Design (ISPD)</em>, pp.41-48, Monterey, CA, USA, March 2015 (Best Paper Nomination, 3 out of 44) (Acceptance rate: 37.8%)</p>
                            </li>
                            <li>
                            <p style="text-align: justify">[5] <ins>Yu-Guang Chen</ins>, Tao Wang, Kuan-Yu Lai, Wen-Yu Wen, Yiyu Shi, and Shih-Chieh Chang, “<strong>Critical Path Monitor Enabled Dynamic Voltage Scaling for Graceful Degradation in Sub-Threshold Designs</strong>,” in <em>Proc. of IEEE/ACM Design Automation Conference (DAC)</em>, pp.1-6, San Francisco, CA, USA, June 2014 (Acceptance rate: 22.1%)</p>
                            </li>
                            <li>
                            <p style="text-align: justify">[6] <ins>Yu-Guang Chen</ins>, Kuan-Yu Lai, Ming-Chao Lee, Yiyu Shi, Wing-Kai Hon, and Shih-Chieh Chang, “<strong>Yield and Timing Constrained Spare TSV Assignment for Three-Dimensional Integrated Circuits</strong>,” in <em>Proc. of Design, Automation &amp; Test in Europe (DATE)</em>, pp.1-4, Dresden, Germany, March 2014 (Acceptance rate: 23.1%)</p>
                            </li>
                            <li>
                            <p style="text-align: justify">[7] <ins>Yu-Guang Chen</ins>, Yiyu Shi, Kuan-Yu Lai, Geng Hui, and Shih-Chieh Chang, “<strong>Efficient Multiple-Bit Retention Register Assignment for Power Gated Design: Concept and Algorithms</strong>,” in <em>Proc. of IEEE/ACM International Conference on Computer-aided Design (ICCAD)</em>, pp.309-316, San Jose, CA, USA, Nov. 2012 (Acceptance rate: 24.3%)</p>
                            </li>
                            <li>
                            <p style="text-align: justify">[8] Ming-Chao Lee, Yiyu Shi, <ins>Yu-Guang Chen</ins>, Diana Marculescu, and Shih-Chieh Chang, “<strong>Efficient On-line Module-level Wake-up Scheduling for High Performance Multi-module Designs</strong>,” in <em>Proc. of International Symposium on Physical Design (ISPD)</em>, pp.97-104, Napa Valley, CA, USA, March 2012 (Acceptance rate: 33%)</p>
                            </li>
                            <li>
                            <p style="text-align: justify">[9] Ming-Chao Lee, <ins>Yu-Guang Chen</ins>, Ding-Kei Huang, and Shih-Chieh Chang, “<strong>NBTI-Aware Power Gating Design</strong>,” in <em>Proc. of Asia and South Pacific Design Automation Conference (ASP-DAC)</em>, pp.609-614, Yokohama, Japan, Jan. 2011 (Acceptance rate: 34.4%)</p>
                            </li>
                            </ul>
                            </li>
                            <li>
                            <h3><strong><em>Book Chapters</em></strong></h3>
                            <ul>
                            <p style="text-align: justify">[1]	<ins>Yu-Guang Chen</ins>, Shi-Chieh Chang and Yiyu Shi, “<strong>Live Free or Die Hard: Design for Reliability in Three-Dimensional Integrated Circuits</strong>,” Chapter 9 in <em>Physical Design for 3D Integrated Circuits</em>, edited by Aida Todri-Sanial and Chuan Seng Tan, pp.193-227, CRC Publishing, Dec. 2015 (ISBN: 978-1498710367)</p>
                            </ul>
                            </li>
                            <li>
                            <h3><strong><em>Workshop Papers &amp; Posters</em></strong></h3>
                            <ul>
                            <li>
                            <p style="text-align: justify">[1] <ins>Yu-Guang Chen</ins>, Kun-Wei Chiu, and Ing-Chao Lin, “<strong>A Novel NBTI-Aware Wake-Up Strategy for Power-Gated Designs</strong>,” in <em>the 21st Workshop on Synthesis And System Integration of Mixed Information technologies (SASIMI)</em>, Mastue, Japan, Mar. 2018</p>
                            </li>
                            <li>
                            <p style="text-align: justify">[2] Kun-Wei Chiu, <ins>Yu-Guang Chen</ins>, and Ing-Chao Lin, &quot; <strong>An Efficient Wake-up Strategy Considering Aging Effect for Power-Gated Designs</strong>,&quot; in <em>the 28th VLSI Design / CAD Symposium (VLSI/CAD)</em>, Pingtung, Taiwan, Aug. 2017.</p>
                            </li>
                            <li>
                            <p style="text-align: justify">[3] <ins>Yu-Guang Chen</ins>, Yiyu Shi, and Shih-Chieh Chang, “<strong>Novel Spare TSV Deployment for 3D ICs Considering Yield and Timing Constraints</strong>,” in <em>SIGDA Student Research Forum at of Asia and South Pacific Design Automation Conference (ASP-DAC)</em>, Jan. 2016</p>
                            </li>
                            <li>
                            <p style="text-align: justify">[4] <ins>Yu-Guang Chen</ins>, Yiyu Shi, and Shih-Chieh Chang, “<strong>Dynamic Voltage Scaling for Designs with Graceful Degradation – Statistic and Learning Based Approaches</strong>,” in <em>ACM Student Research Competition at IEEE/ACM International Conference on Computer-aided Design (ICCAD)</em>, Nov. 2015</p>
                            </li>
                            <li>
                            <p style="text-align: justify">[5] <ins>Yu-Guang Chen</ins>, Yiyu Shi, and Shih-Chieh Chang, “<strong>Critical Path Monitor Enabled Dynamic Voltage Scaling for Designs with Graceful Degradation</strong>,” in <em>PhD Forum at IEEE/ACM Design Automation Conference (DAC)</em>, June 2015</p>
                            </li>
                            <li>
                            <p style="text-align: justify">[6] <ins>Yu-Guang Chen</ins>, Yiyu Shi, Kuan-Yu Lai, Ming-Chao Lee, Wing-Kai Hon, and Shih-Chieh Chang, “<strong>Yield and Timing Constrained Spare TSV Assignment for Three-Dimensional Integrated Circuits</strong>,” in <em>Work-in-Progress session at Design Automation Conference (DAC)</em>, June 2013</p>
                            </li>
                            <li>
                            <p style="text-align: justify">[7] <ins>Yu-Guang Chen</ins>, Yiyu Shi, Kuan-Yu Lai and Shih-Chieh Chang, “<strong>Efficient Retention Register Assignment for Power Gated Designs</strong>,” in <em>International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU)</em>, Jan. 2012</p>
                            </li>
                            <li>
                            <p style="text-align: justify">[8] Ming-Chao Lee, Yiyu Shi, <ins>Yu-Guang Chen</ins>, Shih-Chieh Chang, and Diana Marculescu, “<strong>Efficient Wake-Up Scheduling for Multi-Core Systems</strong>,” in <em>International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU)</em>, Jan. 2011</p>
                            </li>
                            </ul>
                            </li>
                            </ul>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </div>
    <!-- ##### Single Blog Area End ##### -->

    <!-- ##### Footer Area Start ##### -->
    <footer class="footer-area text-center">
   <!-- Link back to Colorlib can't be removed. Template is licensed under CC BY 3.0. -->
Copyright &copy;<script>document.write(new Date().getFullYear());</script> All rights reserved | This template is made by <a href="https://colorlib.com" target="_blank">Colorlib</a>
<!-- Link back to Colorlib can't be removed. Template is licensed under CC BY 3.0. -->

    </footer>
    <!-- ##### Footer Area End ##### -->

    <!-- jQuery (Necessary for All JavaScript Plugins) -->
    <script src="js/jquery/jquery-2.2.4.min.js"></script>
    <!-- Popper js -->
    <script src="js/popper.min.js"></script>
    <!-- Bootstrap js -->
    <script src="js/bootstrap.min.js"></script>
    <!-- Plugins js -->
    <script src="js/plugins.js"></script>
    <!-- Active js -->
    <script src="js/active.js"></script>

</body>

</html>