// Code your design here
module day1
  ( input logic [7:0] a_i,
    input logic [7:0] b_i,
   input logic  i_sel,
    output logic [7:0]c_o );
  
  assign c_o = i_sel ? a_i:b_i;
  
  
endmodule
