/* Generated by Yosys 0.38 (git sha1 3ae655bc0, gcc 11.2.1 -fPIC -Os) */

module fabric_primitive_example_design_13(data_out_flop, output_enable, \$auto$rs_design_edit.cc:657:execute$769 , \data_in[3] , \$iopadmap$i1[1] , \$auto$rs_design_edit.cc:332:add_wire_btw_prims$778 , \$auto$rs_design_edit.cc:332:add_wire_btw_prims$770 , \$auto$rs_design_edit.cc:332:add_wire_btw_prims$775 , \$auto$rs_design_edit.cc:657:execute$767 , \$iopadmap$i1[2] , \$auto$rs_design_edit.cc:657:execute$764 , \$auto$rs_design_edit.cc:332:add_wire_btw_prims$779 , \$auto$rs_design_edit.cc:657:execute$760 , \$auto$rs_design_edit.cc:332:add_wire_btw_prims$777 , \$auto$rs_design_edit.cc:332:add_wire_btw_prims$774 , \$auto$rs_design_edit.cc:332:add_wire_btw_prims$771 , \$auto$rs_design_edit.cc:657:execute$768 , \$auto$rs_design_edit.cc:332:add_wire_btw_prims$772 , \$auto$rs_design_edit.cc:657:execute$765 , \$auto$rs_design_edit.cc:657:execute$762 , \$auto$rs_design_edit.cc:657:execute$759 
, \$auto$rs_design_edit.cc:332:add_wire_btw_prims$773 , \$auto$rs_design_edit.cc:332:add_wire_btw_prims$776 , \data_in[2] , \$iopadmap$i1[3] , \$iopadmap$i2[0] , \$iopadmap$i1[0] , \$iopadmap$i2[3] , \$iopadmap$i2[1] , \$iopadmap$i2[2] , \$iopadmap$data_out , \data_in[1] , \$auto$rs_design_edit.cc:657:execute$757 , \$auto$rs_design_edit.cc:657:execute$763 , \$auto$rs_design_edit.cc:657:execute$766 , \$auto$rs_design_edit.cc:657:execute$758 , \data_in[0] , \$auto$rs_design_edit.cc:657:execute$761 );
  output \$auto$rs_design_edit.cc:657:execute$766 ;
  output \$auto$rs_design_edit.cc:657:execute$765 ;
  output \$auto$rs_design_edit.cc:657:execute$764 ;
  output \$auto$rs_design_edit.cc:657:execute$763 ;
  output \$auto$rs_design_edit.cc:657:execute$762 ;
  output \$auto$rs_design_edit.cc:657:execute$761 ;
  output \$auto$rs_design_edit.cc:657:execute$760 ;
  output \$auto$rs_design_edit.cc:657:execute$759 ;
  output \$auto$rs_design_edit.cc:657:execute$758 ;
  output \$auto$rs_design_edit.cc:657:execute$757 ;
  input \$iopadmap$i1[0] ;
  input \$iopadmap$i2[3] ;
  input \$iopadmap$i2[2] ;
  input \$iopadmap$i2[1] ;
  input \$iopadmap$i2[0] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:14.11-14.18" *)
  output \data_in[3] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:14.11-14.18" *)
  output \data_in[2] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:14.11-14.18" *)
  output \data_in[1] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:14.11-14.18" *)
  output \data_in[0] ;
  output \$auto$rs_design_edit.cc:332:add_wire_btw_prims$777 ;
  output \$auto$rs_design_edit.cc:332:add_wire_btw_prims$778 ;
  output \$auto$rs_design_edit.cc:332:add_wire_btw_prims$779 ;
  output \$iopadmap$data_out ;
  input \$iopadmap$i1[3] ;
  input \$iopadmap$i1[2] ;
  output \$auto$rs_design_edit.cc:657:execute$767 ;
  output \$auto$rs_design_edit.cc:657:execute$768 ;
  input \$auto$rs_design_edit.cc:332:add_wire_btw_prims$770 ;
  input \$auto$rs_design_edit.cc:332:add_wire_btw_prims$771 ;
  input \$iopadmap$i1[1] ;
  output \$auto$rs_design_edit.cc:657:execute$769 ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:15.5-15.18" *)
  input data_out_flop;
  input \$auto$rs_design_edit.cc:332:add_wire_btw_prims$774 ;
  output \$auto$rs_design_edit.cc:332:add_wire_btw_prims$775 ;
  input \$auto$rs_design_edit.cc:332:add_wire_btw_prims$772 ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:16.5-16.18" *)
  output output_enable;
  input \$auto$rs_design_edit.cc:332:add_wire_btw_prims$773 ;
  output \$auto$rs_design_edit.cc:332:add_wire_btw_prims$776 ;
  wire \$auto$rs_design_edit.cc:657:execute$766 ;
  wire \$auto$rs_design_edit.cc:657:execute$765 ;
  wire \$auto$rs_design_edit.cc:657:execute$764 ;
  wire \$auto$rs_design_edit.cc:657:execute$763 ;
  wire \$auto$rs_design_edit.cc:657:execute$762 ;
  wire \$auto$rs_design_edit.cc:657:execute$761 ;
  wire \$auto$rs_design_edit.cc:657:execute$760 ;
  wire \$auto$rs_design_edit.cc:657:execute$759 ;
  wire \$auto$rs_design_edit.cc:657:execute$758 ;
  wire \$auto$rs_design_edit.cc:657:execute$757 ;
  wire \$iopadmap$i1[0] ;
  wire \$iopadmap$i2[3] ;
  wire \$iopadmap$i2[2] ;
  wire \$iopadmap$i2[1] ;
  wire \$iopadmap$i2[0] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:14.11-14.18" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:14.11-14.18" *)
  wire \data_in[3] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:14.11-14.18" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:14.11-14.18" *)
  wire \data_in[2] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:14.11-14.18" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:14.11-14.18" *)
  wire \data_in[1] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:14.11-14.18" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:14.11-14.18" *)
  wire \data_in[0] ;
  wire \$abc$726$new_new_n14__ ;
  wire \$auto$clkbufmap.cc:298:execute$734 ;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$777 ;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$778 ;
  wire \$iopadmap$channel_bond_sync_in ;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$779 ;
  wire \$iopadmap$data_out ;
  wire \$iopadmap$i1[3] ;
  wire \$iopadmap$i1[2] ;
  wire \$iopadmap$load_word ;
  wire \$iopadmap$pll_clk ;
  wire \$iopadmap$reset ;
  wire \$auto$rs_design_edit.cc:657:execute$767 ;
  wire \$auto$rs_design_edit.cc:657:execute$768 ;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$770 ;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$771 ;
  wire \$iopadmap$i1[1] ;
  wire \$auto$rs_design_edit.cc:657:execute$769 ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:15.5-15.18" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:15.5-15.18" *)
  wire data_out_flop;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$774 ;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$775 ;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$772 ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:16.5-16.18" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:16.5-16.18" *)
  wire output_enable;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$773 ;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$776 ;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$726$auto$blifparse.cc:535:parse_blif$729  (
    .A({ \$iopadmap$i1[0] , \$iopadmap$i2[0]  }),
    .Y(\data_in[0] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf880077f077ff880)
  ) \$abc$726$auto$blifparse.cc:535:parse_blif$730  (
    .A({ \$iopadmap$i1[2] , \$iopadmap$i2[2] , \$iopadmap$i1[1] , \$iopadmap$i2[1] , \$iopadmap$i1[0] , \$iopadmap$i2[0]  }),
    .Y(\data_in[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8778)
  ) \$abc$726$auto$blifparse.cc:535:parse_blif$731  (
    .A({ \$iopadmap$i1[1] , \$iopadmap$i2[1] , \$iopadmap$i1[0] , \$iopadmap$i2[0]  }),
    .Y(\data_in[1] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$271$auto$blifparse.cc:377:parse_blif$272  (
    .C(\$auto$clkbufmap.cc:298:execute$734 ),
    .D(data_out_flop),
    .E(1'h1),
    .Q(\$iopadmap$data_out ),
    .R(\$iopadmap$reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$271$auto$blifparse.cc:377:parse_blif$273  (
    .C(\$auto$clkbufmap.cc:298:execute$734 ),
    .D(1'h1),
    .E(1'h1),
    .Q(output_enable),
    .R(\$iopadmap$reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfce8e8c0e8c0e8c0)
  ) \$abc$726$auto$blifparse.cc:535:parse_blif$727  (
    .A({ \$iopadmap$i2[0] , \$iopadmap$i1[0] , \$iopadmap$i1[1] , \$iopadmap$i1[2] , \$iopadmap$i2[2] , \$iopadmap$i2[1]  }),
    .Y(\$abc$726$new_new_n14__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h96)
  ) \$abc$726$auto$blifparse.cc:535:parse_blif$728  (
    .A({ \$abc$726$new_new_n14__ , \$iopadmap$i1[3] , \$iopadmap$i2[3]  }),
    .Y(\data_in[3] )
  );
  assign \$auto$rs_design_edit.cc:657:execute$757  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$758  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$759  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$760  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$761  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$762  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$763  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$764  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$765  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$766  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$767  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$768  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$769  = 1'h1;
  assign \$auto$clkbufmap.cc:298:execute$734  = \$auto$rs_design_edit.cc:332:add_wire_btw_prims$770 ;
  assign \$iopadmap$reset  = \$auto$rs_design_edit.cc:332:add_wire_btw_prims$774 ;
  assign \$auto$rs_design_edit.cc:332:add_wire_btw_prims$776  = \$auto$rs_design_edit.cc:332:add_wire_btw_prims$770 ;
  assign \$auto$rs_design_edit.cc:332:add_wire_btw_prims$779  = \$auto$rs_design_edit.cc:332:add_wire_btw_prims$774 ;
  assign \$auto$rs_design_edit.cc:332:add_wire_btw_prims$775  = \$auto$rs_design_edit.cc:332:add_wire_btw_prims$771 ;
  assign \$auto$rs_design_edit.cc:332:add_wire_btw_prims$778  = \$auto$rs_design_edit.cc:332:add_wire_btw_prims$773 ;
  assign \$auto$rs_design_edit.cc:332:add_wire_btw_prims$777  = \$auto$rs_design_edit.cc:332:add_wire_btw_prims$772 ;
endmodule
