<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.14.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTOS: C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RTOS<span id="projectnumber">&#160;1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.14.0 -->
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<div id="main-nav">
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="topics.html"><span>Topics</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- main-nav -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a href="dir_0f7073d6b1d1d49104212e142cbd4b45.html">STM32F4xx_HAL_Driver</a></li><li class="navelem"><a href="dir_fe70c8ad9f7ab4724b63ce89acbfa189.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">stm32f4xx_hal_dma.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Header file of DMA HAL module.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="stm32f4xx__hal__def_8h_source.html">stm32f4xx_hal_def.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="stm32f4xx__hal__dma__ex_8h_source.html">stm32f4xx_hal_dma_ex.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for stm32f4xx_hal_dma.h:</div>
<div class="dyncontent">
<div class="center"><img src="stm32f4xx__hal__dma_8h__incl.png" border="0" usemap="#a_c_1_2_users_2_t_o_v_i_s_2test_2_test_rtos_2_drivers_2_s_t_m32_f4xx___h_a_l___driver_2_inc_2stm32f4xx__hal__dma_8h" loading="lazy" alt=""/></div>
<map name="a_c_1_2_users_2_t_o_v_i_s_2test_2_test_rtos_2_drivers_2_s_t_m32_f4xx___h_a_l___driver_2_inc_2stm32f4xx__hal__dma_8h" id="a_c_1_2_users_2_t_o_v_i_s_2test_2_test_rtos_2_drivers_2_s_t_m32_f4xx___h_a_l___driver_2_inc_2stm32f4xx__hal__dma_8h">
<area shape="rect" title="Header file of DMA HAL module." alt="" coords="114,5,313,80"/>
<area shape="rect" href="stm32f4xx__hal__def_8h.html" title="This file contains HAL common defines, enumeration, macros and structures definitions." alt="" coords="142,203,284,229"/>
<area shape="poly" title=" " alt="" coords="193,82,180,117,178,136,180,154,197,189,192,191,175,155,172,136,175,116,188,80"/>
<area shape="rect" href="stm32f4xx__hal__dma__ex_8h.html" title="Header file of DMA HAL extension module." alt="" coords="190,128,360,155"/>
<area shape="poly" title=" " alt="" coords="239,79,261,113,256,116,234,82"/>
<area shape="rect" href="stm32f4xx_8h.html" title="CMSIS STM32F4xx Device Peripheral Access Layer Header File." alt="" coords="5,277,99,304"/>
<area shape="poly" title=" " alt="" coords="186,232,95,273,93,268,184,227"/>
<area shape="rect" href="stm32__hal__legacy_8h.html" title="This file contains aliases definition for the STM32Cube HAL constants macros and functions maintained..." alt="" coords="122,277,304,304"/>
<area shape="poly" title=" " alt="" coords="216,230,216,262,211,262,211,230"/>
<area shape="rect" title=" " alt="" coords="328,277,397,304"/>
<area shape="poly" title=" " alt="" coords="241,227,324,268,321,272,238,232"/>
<area shape="poly" title=" " alt="" coords="266,157,236,193,232,189,262,153"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="stm32f4xx__hal__dma_8h__dep__incl.png" border="0" usemap="#a_c_1_2_users_2_t_o_v_i_s_2test_2_test_rtos_2_drivers_2_s_t_m32_f4xx___h_a_l___driver_2_inc_2stm32f4xx__hal__dma_8hdep" loading="lazy" alt=""/></div>
<map name="a_c_1_2_users_2_t_o_v_i_s_2test_2_test_rtos_2_drivers_2_s_t_m32_f4xx___h_a_l___driver_2_inc_2stm32f4xx__hal__dma_8hdep" id="a_c_1_2_users_2_t_o_v_i_s_2test_2_test_rtos_2_drivers_2_s_t_m32_f4xx___h_a_l___driver_2_inc_2stm32f4xx__hal__dma_8hdep">
<area shape="rect" title="Header file of DMA HAL module." alt="" coords="5076,5,5276,80"/>
<area shape="rect" href="stm32f4xx__hal__conf_8h.html" title=" " alt="" coords="4967,136,5164,195"/>
<area shape="poly" title=" " alt="" coords="5134,94,5094,137,5090,134,5130,90"/>
<area shape="rect" href="stm32f4xx__hal__conf__template_8h.html" title="HAL configuration template file. This file should be copied to the application folder and renamed to ..." alt="" coords="5188,128,5388,203"/>
<area shape="poly" title=" " alt="" coords="5223,90,5256,126,5252,129,5219,94"/>
<area shape="rect" href="stm32f4xx__hal_8h.html" title="This file contains all the functions prototypes for the HAL module driver." alt="" coords="4956,251,5174,309"/>
<area shape="poly" title=" " alt="" coords="5068,210,5068,250,5063,250,5063,210"/>
<area shape="rect" href="adc__driver_8h.html" title=" " alt="" coords="5,365,163,424"/>
<area shape="poly" title=" " alt="" coords="4941,285,3919,291,2371,306,1594,316,917,329,418,343,260,351,175,360,148,367,147,362,174,355,260,346,418,338,917,323,1594,311,2371,301,3919,286,4941,279"/>
<area shape="rect" href="driver__init_8h.html" title=" " alt="" coords="186,365,355,424"/>
<area shape="poly" title=" " alt="" coords="4941,285,3954,292,2470,308,1077,330,600,344,448,352,367,360,339,367,337,362,366,355,448,347,600,339,1077,325,2470,302,3954,287,4941,279"/>
<area shape="rect" href="main_8h.html" title=": Header for main.c file. This file contains the common defines of the application." alt="" coords="379,373,554,416"/>
<area shape="poly" title=" " alt="" coords="4940,284,4032,284,2663,291,1964,300,1340,314,853,334,681,346,567,360,514,375,513,370,566,355,681,341,853,328,1340,309,1964,295,2663,286,4032,278,4940,278"/>
<area shape="rect" href="stm32f4xx__hal__timebase__tim_8c.html" title="HAL time base based on the hardware TIM." alt="" coords="579,365,778,424"/>
<area shape="poly" title=" " alt="" coords="4940,284,4072,286,2774,296,2112,305,1521,319,1061,337,898,348,790,360,757,367,756,362,789,355,897,342,1060,331,1521,313,2112,300,2774,291,4072,281,4940,279"/>
<area shape="rect" href="stm32f4xx__hal_8c.html" title="HAL module driver. This is the common part of the HAL initialization." alt="" coords="802,365,1022,424"/>
<area shape="poly" title=" " alt="" coords="4941,284,4117,288,2896,300,2275,310,1720,323,1288,339,1135,349,1034,360,999,367,998,362,1033,355,1135,344,1288,334,1720,317,2275,305,2896,295,4117,283,4941,279"/>
<area shape="rect" href="stm32f4xx__hal__adc_8c.html" title="This file provides firmware functions to manage the following functionalities of the Analog to Digita..." alt="" coords="1046,357,1245,432"/>
<area shape="poly" title=" " alt="" coords="4941,284,4158,288,3007,300,2423,309,1902,322,1497,339,1353,349,1258,360,1246,362,1245,357,1257,355,1353,344,1496,334,1902,317,2423,304,3007,294,4158,283,4941,279"/>
<area shape="rect" href="stm32f4xx__hal__adc__ex_8c.html" title="This file provides firmware functions to manage the following functionalities of the ADC extension pe..." alt="" coords="1270,357,1469,432"/>
<area shape="poly" title=" " alt="" coords="4941,285,4199,289,3118,301,2572,311,2085,324,1705,340,1571,350,1482,360,1470,362,1469,357,1481,355,1570,344,1705,335,2084,319,2572,306,3118,296,4198,284,4941,279"/>
<area shape="rect" href="stm32f4xx__hal__can_8c.html" title="CAN HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="1494,357,1693,432"/>
<area shape="poly" title=" " alt="" coords="4941,285,4240,290,3230,303,2721,313,2267,326,1914,341,1789,350,1706,360,1694,362,1693,357,1705,355,1788,345,1914,336,2267,320,2721,308,3230,298,4240,285,4940,279"/>
<area shape="rect" href="stm32f4xx__hal__cec_8c.html" title="CEC HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="1718,357,1917,432"/>
<area shape="poly" title=" " alt="" coords="4940,285,4282,291,3343,305,2870,315,2450,327,2123,342,2007,351,1930,360,1918,362,1917,357,1929,355,2006,346,2122,337,2449,322,2870,310,3342,300,4282,286,4940,280"/>
<area shape="rect" href="stm32f4xx__hal__cortex_8c.html" title="CORTEX HAL module driver. This file provides firmware functions to manage the following functionaliti..." alt="" coords="1942,357,2141,432"/>
<area shape="poly" title=" " alt="" coords="4941,285,4325,292,3456,307,2633,329,2331,343,2154,360,2142,362,2141,357,2153,355,2331,338,2632,324,3456,302,4324,287,4941,280"/>
<area shape="rect" href="stm32f4xx__hal__crc_8c.html" title="CRC HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="2166,357,2365,432"/>
<area shape="poly" title=" " alt="" coords="4940,285,4366,294,3568,309,2815,331,2540,345,2378,360,2366,362,2365,357,2377,355,2540,339,2815,326,3568,303,4366,288,4940,280"/>
<area shape="rect" href="stm32f4xx__hal__cryp_8c.html" title="CRYP HAL module driver. This file provides firmware functions to manage the following functionalities..." alt="" coords="2390,357,2589,432"/>
<area shape="poly" title=" " alt="" coords="4941,283,4456,283,3779,291,3428,301,3099,314,2815,334,2698,346,2602,360,2590,362,2589,357,2601,355,2698,341,2815,329,3098,309,3428,295,3779,286,4456,278,4941,278"/>
<area shape="rect" href="stm32f4xx__hal__cryp__ex_8c.html" title="Extended CRYP HAL module driver This file provides firmware functions to manage the following functio..." alt="" coords="2614,357,2813,432"/>
<area shape="poly" title=" " alt="" coords="4940,284,4495,285,3884,295,3567,304,3272,318,3018,336,2826,360,2814,362,2813,357,2825,355,3017,331,3272,312,3567,299,3883,290,4495,280,4940,278"/>
<area shape="rect" href="stm32f4xx__hal__dac_8c.html" title="DAC HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="2838,357,3037,432"/>
<area shape="poly" title=" " alt="" coords="4941,284,4537,288,3990,298,3709,308,3446,321,3220,338,3050,360,3038,362,3037,357,3049,355,3220,333,3446,316,3708,303,3990,293,4536,282,4941,279"/>
<area shape="rect" href="stm32f4xx__hal__dac__ex_8c.html" title="Extended DAC HAL module driver. This file provides firmware functions to manage the extended function..." alt="" coords="3062,357,3261,432"/>
<area shape="poly" title=" " alt="" coords="4941,285,4577,290,4096,302,3849,312,3620,325,3423,340,3274,360,3262,362,3261,357,3273,355,3422,335,3620,319,3849,307,4095,297,4577,285,4941,280"/>
<area shape="rect" href="stm32f4xx__hal__dcmi_8c.html" title="DCMI HAL module driver This file provides firmware functions to manage the following functionalities ..." alt="" coords="3286,357,3485,432"/>
<area shape="poly" title=" " alt="" coords="4940,286,4618,293,4202,306,3794,328,3626,343,3498,360,3486,362,3485,357,3497,355,3625,337,3794,323,4202,301,4618,287,4940,280"/>
<area shape="rect" href="stm32f4xx__hal__dcmi__ex_8c.html" title="DCMI Extension HAL module driver This file provides firmware functions to manage the following functi..." alt="" coords="3510,357,3709,432"/>
<area shape="poly" title=" " alt="" coords="4941,287,4662,296,4310,310,3969,331,3829,345,3722,360,3710,362,3709,357,3721,355,3828,339,3969,326,4310,305,4661,290,4941,282"/>
<area shape="rect" href="stm32f4xx__hal__dfsdm_8c.html" title="This file provides firmware functions to manage the following functionalities of the Digital Filter f..." alt="" coords="3734,357,3933,432"/>
<area shape="poly" title=" " alt="" coords="4941,289,4419,315,4145,335,4032,347,3946,360,3934,363,3933,357,3945,355,4031,342,4144,330,4419,309,4940,283"/>
<area shape="rect" href="stm32f4xx__hal__dma_8c.html" title="DMA HAL module driver." alt="" coords="3958,357,4157,432"/>
<area shape="poly" title=" " alt="" coords="4941,286,4785,291,4592,304,4380,326,4170,360,4158,363,4157,357,4169,355,4380,321,4591,299,4785,286,4941,280"/>
<area shape="rect" href="stm32f4xx__hal__dma2d_8c.html" title="DMA2D HAL module driver. This file provides firmware functions to manage the following functionalitie..." alt="" coords="4182,357,4381,432"/>
<area shape="poly" title=" " alt="" coords="4941,291,4687,313,4540,333,4394,360,4382,363,4381,358,4393,355,4539,328,4686,308,4940,285"/>
<area shape="rect" href="stm32f4xx__hal__dma__ex_8c.html" title="DMA Extension HAL module driver This file provides firmware functions to manage the following functio..." alt="" coords="4406,357,4605,432"/>
<area shape="poly" title=" " alt="" coords="4941,300,4786,325,4618,360,4606,363,4605,358,4617,355,4785,320,4941,295"/>
<area shape="rect" href="stm32f4xx__hal__dsi_8c.html" title="DSI HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="4630,357,4829,432"/>
<area shape="poly" title=" " alt="" coords="4966,317,4830,363,4828,358,4965,312"/>
<area shape="rect" href="stm32f4xx__hal__eth_8c.html" title="ETH HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="4854,357,5053,432"/>
<area shape="poly" title=" " alt="" coords="5028,322,4992,359,4988,355,5025,318"/>
<area shape="rect" href="stm32f4xx__hal__exti_8c.html" title="EXTI HAL module driver. This file provides firmware functions to manage the following functionalities..." alt="" coords="5078,357,5277,432"/>
<area shape="poly" title=" " alt="" coords="5106,318,5143,355,5139,359,5102,322"/>
<area shape="rect" href="stm32f4xx__hal__flash_8c.html" title="FLASH HAL module driver. This file provides firmware functions to manage the following functionalitie..." alt="" coords="5302,357,5501,432"/>
<area shape="poly" title=" " alt="" coords="5166,312,5302,358,5301,363,5164,317"/>
<area shape="rect" href="stm32f4xx__hal__flash__ex_8c.html" title="Extended FLASH HAL module driver. This file provides firmware functions to manage the following funct..." alt="" coords="5526,357,5725,432"/>
<area shape="poly" title=" " alt="" coords="5190,295,5345,320,5514,355,5526,358,5525,363,5513,360,5344,325,5189,300"/>
<area shape="rect" href="stm32f4xx__hal__flash__ramfunc_8c.html" title="FLASH RAMFUNC module driver. This file provides a FLASH firmware functions which should be executed f..." alt="" coords="5750,357,5949,432"/>
<area shape="poly" title=" " alt="" coords="5190,285,5444,308,5592,328,5738,355,5750,358,5749,363,5737,360,5591,333,5444,313,5190,291"/>
<area shape="rect" href="stm32f4xx__hal__fmpi2c_8c.html" title="FMPI2C HAL module driver. This file provides firmware functions to manage the following functionaliti..." alt="" coords="5974,357,6173,432"/>
<area shape="poly" title=" " alt="" coords="5190,280,5346,286,5539,299,5751,321,5962,355,5974,357,5973,363,5961,360,5750,326,5539,304,5346,291,5190,286"/>
<area shape="rect" href="stm32f4xx__hal__fmpi2c__ex_8c.html" title="FMPI2C Extended HAL module driver. This file provides firmware functions to manage the following func..." alt="" coords="6198,357,6397,432"/>
<area shape="poly" title=" " alt="" coords="5190,283,5712,309,5986,330,6099,342,6186,355,6198,357,6197,363,6185,360,6099,347,5986,335,5711,315,5190,289"/>
<area shape="rect" href="stm32f4xx__hal__fmpsmbus_8c.html" title="FMPSMBUS HAL module driver. This file provides firmware functions to manage the following functionali..." alt="" coords="6422,357,6621,432"/>
<area shape="poly" title=" " alt="" coords="5190,282,5469,290,5821,305,6162,326,6303,339,6410,355,6422,357,6421,362,6409,360,6302,345,6161,331,5820,310,5469,296,5190,287"/>
<area shape="rect" href="stm32f4xx__hal__fmpsmbus__ex_8c.html" title="FMPSMBUS Extended HAL module driver. This file provides firmware functions to manage the following fu..." alt="" coords="6646,357,6845,432"/>
<area shape="poly" title=" " alt="" coords="5190,280,5512,287,5929,301,6337,323,6506,337,6634,355,6646,357,6645,362,6633,360,6505,343,6336,328,5929,306,5512,293,5190,286"/>
<area shape="rect" href="stm32f4xx__hal__gpio_8c.html" title="GPIO HAL module driver. This file provides firmware functions to manage the following functionalities..." alt="" coords="6870,357,7069,432"/>
<area shape="poly" title=" " alt="" coords="5190,280,5554,285,6035,297,6282,307,6511,319,6708,335,6858,355,6870,357,6869,362,6857,360,6708,340,6511,325,6281,312,6035,302,5554,290,5190,285"/>
<area shape="rect" href="stm32f4xx__hal__hash_8c.html" title="HASH HAL module driver. This file provides firmware functions to manage the following functionalities..." alt="" coords="7094,357,7293,432"/>
<area shape="poly" title=" " alt="" coords="5190,279,5594,282,6141,293,6422,303,6685,316,6911,333,7082,355,7094,357,7093,362,7081,360,6910,338,6685,321,6422,308,6141,298,5594,288,5190,284"/>
<area shape="rect" href="stm32f4xx__hal__hash__ex_8c.html" title="Extended HASH HAL module driver. This file provides firmware functions to manage the following functi..." alt="" coords="7318,357,7517,432"/>
<area shape="poly" title=" " alt="" coords="5190,278,5636,280,6247,290,6563,299,6859,312,7113,331,7306,355,7318,357,7317,362,7305,360,7113,336,6859,318,6563,304,6247,295,5636,285,5190,284"/>
<area shape="rect" href="stm32f4xx__hal__hcd_8c.html" title="HCD HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="7542,357,7741,432"/>
<area shape="poly" title=" " alt="" coords="5190,278,5675,278,6351,286,6703,295,7032,309,7316,329,7433,341,7530,355,7542,357,7541,362,7529,360,7432,346,7315,334,7032,314,6703,301,6351,291,5675,283,5190,283"/>
<area shape="rect" href="stm32f4xx__hal__i2c_8c.html" title="I2C HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="7766,357,7965,432"/>
<area shape="poly" title=" " alt="" coords="5190,280,5764,288,6563,303,7316,326,7591,339,7754,355,7766,357,7765,362,7753,360,7590,345,7315,331,6563,309,5764,294,5190,285"/>
<area shape="rect" href="stm32f4xx__hal__i2c__ex_8c.html" title="I2C Extension HAL module driver. This file provides firmware functions to manage the following functi..." alt="" coords="7990,357,8189,432"/>
<area shape="poly" title=" " alt="" coords="5190,280,5806,287,6675,302,7498,324,7800,338,7978,355,7990,357,7989,362,7977,360,7799,343,7498,329,6675,307,5806,292,5190,285"/>
<area shape="rect" href="stm32f4xx__hal__i2s_8c.html" title="I2S HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="8214,357,8413,432"/>
<area shape="poly" title=" " alt="" coords="5190,280,5849,286,6788,300,7261,310,7681,322,8008,337,8124,346,8202,355,8214,357,8213,362,8201,360,8124,351,8008,342,7681,327,7261,315,6788,305,5849,291,5190,285"/>
<area shape="rect" href="stm32f4xx__hal__i2s__ex_8c.html" title="I2S HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="8438,357,8637,432"/>
<area shape="poly" title=" " alt="" coords="5190,279,5891,285,6900,298,7410,308,7864,320,8217,336,8342,345,8426,355,8438,357,8437,362,8425,360,8342,350,8217,341,7864,326,7410,313,6900,303,5891,290,5190,285"/>
<area shape="rect" href="stm32f4xx__hal__irda_8c.html" title="IRDA HAL module driver. This file provides firmware functions to manage the following functionalities..." alt="" coords="8662,357,8861,432"/>
<area shape="poly" title=" " alt="" coords="5190,279,5932,284,7012,296,7559,306,8046,319,8426,335,8560,344,8650,355,8662,357,8661,362,8649,360,8560,350,8425,340,8046,324,7559,311,7012,301,5932,289,5190,285"/>
<area shape="rect" href="stm32f4xx__hal__iwdg_8c.html" title="IWDG HAL module driver. This file provides firmware functions to manage the following functionalities..." alt="" coords="8886,357,9085,432"/>
<area shape="poly" title=" " alt="" coords="5190,279,5973,283,7124,294,7708,304,8228,317,8634,334,8778,344,8874,355,8886,357,8885,362,8873,360,8778,349,8634,339,8228,322,7708,309,7124,300,5973,288,5190,284"/>
<area shape="rect" href="stm32f4xx__hal__lptim_8c.html" title="LPTIM HAL module driver. This file provides firmware functions to manage the following functionalitie..." alt="" coords="9110,357,9309,432"/>
<area shape="poly" title=" " alt="" coords="5190,279,6014,282,7235,293,7856,302,8411,315,8843,333,8996,343,9098,355,9110,357,9109,362,9097,360,8995,348,8843,338,8411,321,7856,308,7235,298,6014,287,5190,284"/>
<area shape="rect" href="stm32f4xx__hal__ltdc_8c.html" title="LTDC HAL module driver. This file provides firmware functions to manage the following functionalities..." alt="" coords="9334,357,9533,432"/>
<area shape="poly" title=" " alt="" coords="5190,279,6055,281,7347,291,8005,300,8593,314,9052,332,9214,342,9322,355,9334,357,9333,362,9321,360,9213,348,9051,337,8593,319,8005,306,7347,296,6055,286,5190,284"/>
<area shape="rect" href="stm32f4xx__hal__ltdc__ex_8c.html" title="LTDC Extension HAL module driver." alt="" coords="9558,357,9757,432"/>
<area shape="poly" title=" " alt="" coords="5190,279,6095,280,7458,289,8153,299,8775,312,9260,331,9432,342,9546,355,9558,357,9557,362,9545,360,9431,347,9260,336,8775,317,8153,304,7458,295,6095,286,5190,284"/>
<area shape="rect" href="stm32f4xx__hal__mmc_8c.html" title="MMC card HAL module driver. This file provides firmware functions to manage the following functionali..." alt="" coords="9782,357,9981,432"/>
<area shape="poly" title=" " alt="" coords="5190,278,6136,279,7569,288,8302,297,8957,310,9469,329,9650,341,9770,355,9782,357,9781,362,9769,360,9649,347,9468,335,8957,316,8302,302,7569,293,6136,285,5190,284"/>
<area shape="rect" href="stm32f4xx__hal__msp__template_8c.html" title="This file contains the HAL System and Peripheral (PPP) MSP initialization and de&#45;initialization funct..." alt="" coords="10006,357,10205,432"/>
<area shape="poly" title=" " alt="" coords="5190,278,6175,279,7678,286,8449,295,9139,309,9677,328,9867,341,9994,355,10006,357,10005,362,9993,360,9867,346,9677,334,9139,314,8449,300,7678,291,6175,284,5190,284"/>
</map>
</div>
</div>
<p><a href="stm32f4xx__hal__dma_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-nested-classes" class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:DMA_5FInitTypeDef" id="r_DMA_5FInitTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___init_type_def.html">DMA_InitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Configuration Structure definition.  <a href="struct_d_m_a___init_type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:_5F_5FDMA_5FHandleTypeDef" id="r__5F_5FDMA_5FHandleTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_____d_m_a___handle_type_def.html">__DMA_HandleTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA handle Structure definition.  <a href="struct_____d_m_a___handle_type_def.html#details">More...</a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-define-members" class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaad4009390bfbe05a1bb7115d03c25a97" id="r_gaad4009390bfbe05a1bb7115d03c25a97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___error___code.html#gaad4009390bfbe05a1bb7115d03c25a97">HAL_DMA_ERROR_NONE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memitem:ga9882442c5f8f0170917934bbee1cc92d" id="r_ga9882442c5f8f0170917934bbee1cc92d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___error___code.html#ga9882442c5f8f0170917934bbee1cc92d">HAL_DMA_ERROR_TE</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memitem:ga019411712b9aee1d34b57d029a461fa4" id="r_ga019411712b9aee1d34b57d029a461fa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___error___code.html#ga019411712b9aee1d34b57d029a461fa4">HAL_DMA_ERROR_FE</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memitem:gabac48184446aea8f467483382fc6689b" id="r_gabac48184446aea8f467483382fc6689b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___error___code.html#gabac48184446aea8f467483382fc6689b">HAL_DMA_ERROR_DME</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memitem:ga6cf6a5b8881ff36ed4316a29bbfb5b79" id="r_ga6cf6a5b8881ff36ed4316a29bbfb5b79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___error___code.html#ga6cf6a5b8881ff36ed4316a29bbfb5b79">HAL_DMA_ERROR_TIMEOUT</a>&#160;&#160;&#160;0x00000020U</td></tr>
<tr class="memitem:ga5aaaad3b88a77147d1e3daa3a3ad9e60" id="r_ga5aaaad3b88a77147d1e3daa3a3ad9e60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___error___code.html#ga5aaaad3b88a77147d1e3daa3a3ad9e60">HAL_DMA_ERROR_PARAM</a>&#160;&#160;&#160;0x00000040U</td></tr>
<tr class="memitem:gab7526e686427f26bf3b6af062d5a690b" id="r_gab7526e686427f26bf3b6af062d5a690b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___error___code.html#gab7526e686427f26bf3b6af062d5a690b">HAL_DMA_ERROR_NO_XFER</a>&#160;&#160;&#160;0x00000080U</td></tr>
<tr class="memitem:ga7432f31f9972e1c0a398a3f20587d118" id="r_ga7432f31f9972e1c0a398a3f20587d118"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___error___code.html#ga7432f31f9972e1c0a398a3f20587d118">HAL_DMA_ERROR_NOT_SUPPORTED</a>&#160;&#160;&#160;0x00000100U</td></tr>
<tr class="memitem:gabd7de138931e93a90fc6c4eab5916bbe" id="r_gabd7de138931e93a90fc6c4eab5916bbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___channel__selection.html#gabd7de138931e93a90fc6c4eab5916bbe">DMA_CHANNEL_0</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memitem:ga283364370e9876af6406b9fa70e2944f" id="r_ga283364370e9876af6406b9fa70e2944f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___channel__selection.html#ga283364370e9876af6406b9fa70e2944f">DMA_CHANNEL_1</a>&#160;&#160;&#160;0x02000000U</td></tr>
<tr class="memitem:ga9688f3e78cbc2109d214b7ca049e22df" id="r_ga9688f3e78cbc2109d214b7ca049e22df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___channel__selection.html#ga9688f3e78cbc2109d214b7ca049e22df">DMA_CHANNEL_2</a>&#160;&#160;&#160;0x04000000U</td></tr>
<tr class="memitem:gac689673fec4d72ede49a0d657e3a7e70" id="r_gac689673fec4d72ede49a0d657e3a7e70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___channel__selection.html#gac689673fec4d72ede49a0d657e3a7e70">DMA_CHANNEL_3</a>&#160;&#160;&#160;0x06000000U</td></tr>
<tr class="memitem:ga51b51f5b39e23b28ad99520ad5be596f" id="r_ga51b51f5b39e23b28ad99520ad5be596f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___channel__selection.html#ga51b51f5b39e23b28ad99520ad5be596f">DMA_CHANNEL_4</a>&#160;&#160;&#160;0x08000000U</td></tr>
<tr class="memitem:gafbaa82f3cff89858e50363c04ed0cca0" id="r_gafbaa82f3cff89858e50363c04ed0cca0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___channel__selection.html#gafbaa82f3cff89858e50363c04ed0cca0">DMA_CHANNEL_5</a>&#160;&#160;&#160;0x0A000000U</td></tr>
<tr class="memitem:gad23679661d8da3bc1aaacc62f99821f7" id="r_gad23679661d8da3bc1aaacc62f99821f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___channel__selection.html#gad23679661d8da3bc1aaacc62f99821f7">DMA_CHANNEL_6</a>&#160;&#160;&#160;0x0C000000U</td></tr>
<tr class="memitem:ga77ff4e8675a3991feb20e385242f34ab" id="r_ga77ff4e8675a3991feb20e385242f34ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___channel__selection.html#ga77ff4e8675a3991feb20e385242f34ab">DMA_CHANNEL_7</a>&#160;&#160;&#160;0x0E000000U</td></tr>
<tr class="memitem:gacb2cbf03ecae6804ae4a6f60a3e37c12" id="r_gacb2cbf03ecae6804ae4a6f60a3e37c12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___data__transfer__direction.html#gacb2cbf03ecae6804ae4a6f60a3e37c12">DMA_PERIPH_TO_MEMORY</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memitem:ga9e76fc559a2d5c766c969e6e921b1ee9" id="r_ga9e76fc559a2d5c766c969e6e921b1ee9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___data__transfer__direction.html#ga9e76fc559a2d5c766c969e6e921b1ee9">DMA_MEMORY_TO_PERIPH</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gadca9547536f3d2f76577275964b4875e">DMA_SxCR_DIR_0</a>)</td></tr>
<tr class="memitem:ga0695035d725855ccf64d2d8452a33810" id="r_ga0695035d725855ccf64d2d8452a33810"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___data__transfer__direction.html#ga0695035d725855ccf64d2d8452a33810">DMA_MEMORY_TO_MEMORY</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gac52c8d6ecad03bfe531867fa7457f2ae">DMA_SxCR_DIR_1</a>)</td></tr>
<tr class="memitem:gab6d84e5805302516d26c06fb4497a346" id="r_gab6d84e5805302516d26c06fb4497a346"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___peripheral__incremented__mode.html#gab6d84e5805302516d26c06fb4497a346">DMA_PINC_ENABLE</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga29c5d5c559dd14646fdc170e74f1f03b">DMA_SxCR_PINC</a>)</td></tr>
<tr class="memitem:ga63e2aff2973d1a8f01d5d7b6e4894f39" id="r_ga63e2aff2973d1a8f01d5d7b6e4894f39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___peripheral__incremented__mode.html#ga63e2aff2973d1a8f01d5d7b6e4894f39">DMA_PINC_DISABLE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memitem:ga43d30885699cc8378562316ff4fed1cd" id="r_ga43d30885699cc8378562316ff4fed1cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___memory__incremented__mode.html#ga43d30885699cc8378562316ff4fed1cd">DMA_MINC_ENABLE</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga771a295832a584a3777ede523a691719">DMA_SxCR_MINC</a>)</td></tr>
<tr class="memitem:ga32625330516c188151743473fad97a33" id="r_ga32625330516c188151743473fad97a33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___memory__incremented__mode.html#ga32625330516c188151743473fad97a33">DMA_MINC_DISABLE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memitem:ga55b8c8f5ec95f10d26d6c5b1c9136730" id="r_ga55b8c8f5ec95f10d26d6c5b1c9136730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___peripheral__data__size.html#ga55b8c8f5ec95f10d26d6c5b1c9136730">DMA_PDATAALIGN_BYTE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memitem:gac08bfd907442dba5358830b247135bcc" id="r_gac08bfd907442dba5358830b247135bcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___peripheral__data__size.html#gac08bfd907442dba5358830b247135bcc">DMA_PDATAALIGN_HALFWORD</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gab05cf3e3f7c9edae5c70d59b3b75b14f">DMA_SxCR_PSIZE_0</a>)</td></tr>
<tr class="memitem:gaad50e97cbc4a726660db9c3f42ac93b0" id="r_gaad50e97cbc4a726660db9c3f42ac93b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___peripheral__data__size.html#gaad50e97cbc4a726660db9c3f42ac93b0">DMA_PDATAALIGN_WORD</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga8f376d0900380a3045cbeadd6a037302">DMA_SxCR_PSIZE_1</a>)</td></tr>
<tr class="memitem:ga9ed07bddf736298eba11508382ea4d51" id="r_ga9ed07bddf736298eba11508382ea4d51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___memory__data__size.html#ga9ed07bddf736298eba11508382ea4d51">DMA_MDATAALIGN_BYTE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memitem:ga2c7355971c0da34a7ffe50ec87403071" id="r_ga2c7355971c0da34a7ffe50ec87403071"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___memory__data__size.html#ga2c7355971c0da34a7ffe50ec87403071">DMA_MDATAALIGN_HALFWORD</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga39adb60b3394b61366691b45b8c2b80f">DMA_SxCR_MSIZE_0</a>)</td></tr>
<tr class="memitem:ga8812da819f18c873249074f3920220b2" id="r_ga8812da819f18c873249074f3920220b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___memory__data__size.html#ga8812da819f18c873249074f3920220b2">DMA_MDATAALIGN_WORD</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5c2ef08ab52de52b4e1fd785f60e263">DMA_SxCR_MSIZE_1</a>)</td></tr>
<tr class="memitem:ga04941acfbbdefc53e1e08133cffa3b8a" id="r_ga04941acfbbdefc53e1e08133cffa3b8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__mode.html#ga04941acfbbdefc53e1e08133cffa3b8a">DMA_NORMAL</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memitem:ga4c4f425cba13edffb3c831c036c91e01" id="r_ga4c4f425cba13edffb3c831c036c91e01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__mode.html#ga4c4f425cba13edffb3c831c036c91e01">DMA_CIRCULAR</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</a>)</td></tr>
<tr class="memitem:ga7974ee645c8e275a2297cf37eec9e022" id="r_ga7974ee645c8e275a2297cf37eec9e022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__mode.html#ga7974ee645c8e275a2297cf37eec9e022">DMA_PFCTRL</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga11f412d256043bec3e01ceef7f2099f2">DMA_SxCR_PFCTRL</a>)</td></tr>
<tr class="memitem:ga0d1ed2bc9229ba3c953002bcf3a72130" id="r_ga0d1ed2bc9229ba3c953002bcf3a72130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___priority__level.html#ga0d1ed2bc9229ba3c953002bcf3a72130">DMA_PRIORITY_LOW</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memitem:gad6fbeee76fd4a02cbed64365bb4c1781" id="r_gad6fbeee76fd4a02cbed64365bb4c1781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___priority__level.html#gad6fbeee76fd4a02cbed64365bb4c1781">DMA_PRIORITY_MEDIUM</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga41b1b2f7bd6f0af932ff0fb7df9336b6">DMA_SxCR_PL_0</a>)</td></tr>
<tr class="memitem:ga6b2f5c5e22895f8b4bd52a27ec6cae2a" id="r_ga6b2f5c5e22895f8b4bd52a27ec6cae2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___priority__level.html#ga6b2f5c5e22895f8b4bd52a27ec6cae2a">DMA_PRIORITY_HIGH</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga81817adc8c0ee54dea0f67a1a9e8eb77">DMA_SxCR_PL_1</a>)</td></tr>
<tr class="memitem:gaed0542331a4d875d1d8d5b2878e9372c" id="r_gaed0542331a4d875d1d8d5b2878e9372c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___priority__level.html#gaed0542331a4d875d1d8d5b2878e9372c">DMA_PRIORITY_VERY_HIGH</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga14c115d71a4e3b3c4da360108288154c">DMA_SxCR_PL</a>)</td></tr>
<tr class="memitem:gaec22b199f9da9214bf908d7edbcd83e8" id="r_gaec22b199f9da9214bf908d7edbcd83e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___f_i_f_o__direct__mode.html#gaec22b199f9da9214bf908d7edbcd83e8">DMA_FIFOMODE_DISABLE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memitem:ga18709570bed6b9112520701c482fbe4b" id="r_ga18709570bed6b9112520701c482fbe4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___f_i_f_o__direct__mode.html#ga18709570bed6b9112520701c482fbe4b">DMA_FIFOMODE_ENABLE</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga89406bb954742665691c0ac2f8d95ec9">DMA_SxFCR_DMDIS</a>)</td></tr>
<tr class="memitem:ga4debbd5733190b61b2115613d4b3658b" id="r_ga4debbd5733190b61b2115613d4b3658b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___f_i_f_o__threshold__level.html#ga4debbd5733190b61b2115613d4b3658b">DMA_FIFO_THRESHOLD_1QUARTERFULL</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memitem:gad2b071aa3a3bfc936017f12fb956c56f" id="r_gad2b071aa3a3bfc936017f12fb956c56f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___f_i_f_o__threshold__level.html#gad2b071aa3a3bfc936017f12fb956c56f">DMA_FIFO_THRESHOLD_HALFFULL</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga63716e11d34bca95927671055aa63fe8">DMA_SxFCR_FTH_0</a>)</td></tr>
<tr class="memitem:gae1e4ba12bae8440421e6672795d71223" id="r_gae1e4ba12bae8440421e6672795d71223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___f_i_f_o__threshold__level.html#gae1e4ba12bae8440421e6672795d71223">DMA_FIFO_THRESHOLD_3QUARTERSFULL</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gae3d780fc1222a183071c73e62a0524a1">DMA_SxFCR_FTH_1</a>)</td></tr>
<tr class="memitem:ga5de463bb24dc12fe7bbb300e1e4493f7" id="r_ga5de463bb24dc12fe7bbb300e1e4493f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___f_i_f_o__threshold__level.html#ga5de463bb24dc12fe7bbb300e1e4493f7">DMA_FIFO_THRESHOLD_FULL</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga44c16978164026a81f5b07280e800e7f">DMA_SxFCR_FTH</a>)</td></tr>
<tr class="memitem:ga4e94b7250e6a4f53d702b42b15796953" id="r_ga4e94b7250e6a4f53d702b42b15796953"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___memory__burst.html#ga4e94b7250e6a4f53d702b42b15796953">DMA_MBURST_SINGLE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memitem:gac9efcb13b2f0a715edb931dde213c000" id="r_gac9efcb13b2f0a715edb931dde213c000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___memory__burst.html#gac9efcb13b2f0a715edb931dde213c000">DMA_MBURST_INC4</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e3931a8f14ffe008b8717e1b3232fca">DMA_SxCR_MBURST_0</a>)</td></tr>
<tr class="memitem:ga4b8834930bb3b93cd3fcf04660b6933d" id="r_ga4b8834930bb3b93cd3fcf04660b6933d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___memory__burst.html#ga4b8834930bb3b93cd3fcf04660b6933d">DMA_MBURST_INC8</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gaf28eac7212392083bbf1b3d475022b74">DMA_SxCR_MBURST_1</a>)</td></tr>
<tr class="memitem:ga7812aea620b09c4f4281d614d86e6094" id="r_ga7812aea620b09c4f4281d614d86e6094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___memory__burst.html#ga7812aea620b09c4f4281d614d86e6094">DMA_MBURST_INC16</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c1174bff38faf5d87b71521bce8f84f">DMA_SxCR_MBURST</a>)</td></tr>
<tr class="memitem:ga1ee9cf4dc1c8bfc5ab6dfb95a00f81ff" id="r_ga1ee9cf4dc1c8bfc5ab6dfb95a00f81ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___peripheral__burst.html#ga1ee9cf4dc1c8bfc5ab6dfb95a00f81ff">DMA_PBURST_SINGLE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memitem:gacc54efc746528ed9e0173dad956f7caf" id="r_gacc54efc746528ed9e0173dad956f7caf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___peripheral__burst.html#gacc54efc746528ed9e0173dad956f7caf">DMA_PBURST_INC4</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gadf0eee1ad1788868a194f95107057a16">DMA_SxCR_PBURST_0</a>)</td></tr>
<tr class="memitem:gaf76dd9b208c8606e8c5ae7abf8c26532" id="r_gaf76dd9b208c8606e8c5ae7abf8c26532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___peripheral__burst.html#gaf76dd9b208c8606e8c5ae7abf8c26532">DMA_PBURST_INC8</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga061207b2c654a0dd62e40187c9557eda">DMA_SxCR_PBURST_1</a>)</td></tr>
<tr class="memitem:ga705a631ea96b34aa5afa7fed06a487e0" id="r_ga705a631ea96b34aa5afa7fed06a487e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___peripheral__burst.html#ga705a631ea96b34aa5afa7fed06a487e0">DMA_PBURST_INC16</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga502380abb155eb3b37a2ca9359e2da2e">DMA_SxCR_PBURST</a>)</td></tr>
<tr class="memitem:ga06e83dd277e0d3e5635cf8ce8dfd6e16" id="r_ga06e83dd277e0d3e5635cf8ce8dfd6e16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupt__enable__definitions.html#ga06e83dd277e0d3e5635cf8ce8dfd6e16">DMA_IT_TC</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ae47cc2cd2e985d29cb6b0bb65da1d7">DMA_SxCR_TCIE</a>)</td></tr>
<tr class="memitem:gadf11c572b9797e04a14b105fdc2e5f66" id="r_gadf11c572b9797e04a14b105fdc2e5f66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupt__enable__definitions.html#gadf11c572b9797e04a14b105fdc2e5f66">DMA_IT_HT</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga13a7fe097608bc5031d42ba69effed20">DMA_SxCR_HTIE</a>)</td></tr>
<tr class="memitem:gaf9d92649d2a0146f663ff253d8f3b59e" id="r_gaf9d92649d2a0146f663ff253d8f3b59e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupt__enable__definitions.html#gaf9d92649d2a0146f663ff253d8f3b59e">DMA_IT_TE</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gaeee99c36ba3ea56cdb4f73a0b01fb602">DMA_SxCR_TEIE</a>)</td></tr>
<tr class="memitem:ga71137443f7bdced1ee80697596e9ea98" id="r_ga71137443f7bdced1ee80697596e9ea98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupt__enable__definitions.html#ga71137443f7bdced1ee80697596e9ea98">DMA_IT_DME</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gacaecc56f94a9af756d077cf7df1b6c41">DMA_SxCR_DMEIE</a>)</td></tr>
<tr class="memitem:ga93164ec039fc5579662c382e68d7d13f" id="r_ga93164ec039fc5579662c382e68d7d13f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__interrupt__enable__definitions.html#ga93164ec039fc5579662c382e68d7d13f">DMA_IT_FE</a>&#160;&#160;&#160;0x00000080U</td></tr>
<tr class="memitem:ga6f44b274316a463c9302d770b8205640" id="r_ga6f44b274316a463c9302d770b8205640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga6f44b274316a463c9302d770b8205640">DMA_FLAG_FEIF0_4</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memitem:gaee0e6da831d62bc84e9e28e59b8e9ede" id="r_gaee0e6da831d62bc84e9e28e59b8e9ede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#gaee0e6da831d62bc84e9e28e59b8e9ede">DMA_FLAG_DMEIF0_4</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memitem:gab98ef70ba0c1498d4c967a10b3f6e67f" id="r_gab98ef70ba0c1498d4c967a10b3f6e67f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#gab98ef70ba0c1498d4c967a10b3f6e67f">DMA_FLAG_TEIF0_4</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memitem:ga976fee242270824013f1fc0b6bd4c446" id="r_ga976fee242270824013f1fc0b6bd4c446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga976fee242270824013f1fc0b6bd4c446">DMA_FLAG_HTIF0_4</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="memitem:ga19dfe70176841c6972818e279ba02436" id="r_ga19dfe70176841c6972818e279ba02436"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga19dfe70176841c6972818e279ba02436">DMA_FLAG_TCIF0_4</a>&#160;&#160;&#160;0x00000020U</td></tr>
<tr class="memitem:ga16a04159a9a7c434ac02e5c6ff630b2e" id="r_ga16a04159a9a7c434ac02e5c6ff630b2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga16a04159a9a7c434ac02e5c6ff630b2e">DMA_FLAG_FEIF1_5</a>&#160;&#160;&#160;0x00000040U</td></tr>
<tr class="memitem:gaae665bbda7f888f0b8ac3d10688bfc5d" id="r_gaae665bbda7f888f0b8ac3d10688bfc5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#gaae665bbda7f888f0b8ac3d10688bfc5d">DMA_FLAG_DMEIF1_5</a>&#160;&#160;&#160;0x00000100U</td></tr>
<tr class="memitem:ga9d4c5bac7bdcdb23b4d38186e918ae9e" id="r_ga9d4c5bac7bdcdb23b4d38186e918ae9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga9d4c5bac7bdcdb23b4d38186e918ae9e">DMA_FLAG_TEIF1_5</a>&#160;&#160;&#160;0x00000200U</td></tr>
<tr class="memitem:ga2c9522a20a6ace45958413034b7f3af8" id="r_ga2c9522a20a6ace45958413034b7f3af8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga2c9522a20a6ace45958413034b7f3af8">DMA_FLAG_HTIF1_5</a>&#160;&#160;&#160;0x00000400U</td></tr>
<tr class="memitem:ga9546185449ae979fad0aa5e33310c0ab" id="r_ga9546185449ae979fad0aa5e33310c0ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga9546185449ae979fad0aa5e33310c0ab">DMA_FLAG_TCIF1_5</a>&#160;&#160;&#160;0x00000800U</td></tr>
<tr class="memitem:gaba3e6950c089013f9f675b83d78cab5c" id="r_gaba3e6950c089013f9f675b83d78cab5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#gaba3e6950c089013f9f675b83d78cab5c">DMA_FLAG_FEIF2_6</a>&#160;&#160;&#160;0x00010000U</td></tr>
<tr class="memitem:ga8963d8e64fa5610d7617d8fe81c76704" id="r_ga8963d8e64fa5610d7617d8fe81c76704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga8963d8e64fa5610d7617d8fe81c76704">DMA_FLAG_DMEIF2_6</a>&#160;&#160;&#160;0x00040000U</td></tr>
<tr class="memitem:ga7801bd49cbbe19be612718965e8c675e" id="r_ga7801bd49cbbe19be612718965e8c675e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga7801bd49cbbe19be612718965e8c675e">DMA_FLAG_TEIF2_6</a>&#160;&#160;&#160;0x00080000U</td></tr>
<tr class="memitem:ga2ae0054d63c453a14b6d3822c503e7b4" id="r_ga2ae0054d63c453a14b6d3822c503e7b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga2ae0054d63c453a14b6d3822c503e7b4">DMA_FLAG_HTIF2_6</a>&#160;&#160;&#160;0x00100000U</td></tr>
<tr class="memitem:gab8096a50b81e30e474e2b1148b55a983" id="r_gab8096a50b81e30e474e2b1148b55a983"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#gab8096a50b81e30e474e2b1148b55a983">DMA_FLAG_TCIF2_6</a>&#160;&#160;&#160;0x00200000U</td></tr>
<tr class="memitem:gaea8077c9d9c55c53024c9f90e7f2c76f" id="r_gaea8077c9d9c55c53024c9f90e7f2c76f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#gaea8077c9d9c55c53024c9f90e7f2c76f">DMA_FLAG_FEIF3_7</a>&#160;&#160;&#160;0x00400000U</td></tr>
<tr class="memitem:ga3053e2fb5ef245cf9c847c4de3fd1732" id="r_ga3053e2fb5ef245cf9c847c4de3fd1732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga3053e2fb5ef245cf9c847c4de3fd1732">DMA_FLAG_DMEIF3_7</a>&#160;&#160;&#160;0x01000000U</td></tr>
<tr class="memitem:ga7070307dcd59da45137962c521a06562" id="r_ga7070307dcd59da45137962c521a06562"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga7070307dcd59da45137962c521a06562">DMA_FLAG_TEIF3_7</a>&#160;&#160;&#160;0x02000000U</td></tr>
<tr class="memitem:ga139d44f447ab2cf5c18311cf6b6ee6e2" id="r_ga139d44f447ab2cf5c18311cf6b6ee6e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga139d44f447ab2cf5c18311cf6b6ee6e2">DMA_FLAG_HTIF3_7</a>&#160;&#160;&#160;0x04000000U</td></tr>
<tr class="memitem:ga4acf62e6807442dd5b611d95d1617b98" id="r_ga4acf62e6807442dd5b611d95d1617b98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga4acf62e6807442dd5b611d95d1617b98">DMA_FLAG_TCIF3_7</a>&#160;&#160;&#160;0x08000000U</td></tr>
<tr class="memitem:gaadcee34f0999c8eafd37de2f69daa0ac" id="r_gaadcee34f0999c8eafd37de2f69daa0ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gaadcee34f0999c8eafd37de2f69daa0ac">__HAL_DMA_RESET_HANDLE_STATE</a>(__HANDLE__)</td></tr>
<tr class="memdesc:gaadcee34f0999c8eafd37de2f69daa0ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset DMA handle state.  <br /></td></tr>
<tr class="memitem:ga8f0ff408d25904040b9d23ee7f6af080" id="r_ga8f0ff408d25904040b9d23ee7f6af080"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga8f0ff408d25904040b9d23ee7f6af080">__HAL_DMA_GET_FS</a>(__HANDLE__)</td></tr>
<tr class="memdesc:ga8f0ff408d25904040b9d23ee7f6af080"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the current DMA Stream FIFO filled level.  <br /></td></tr>
<tr class="memitem:ga93900b3ef3f87ef924eb887279a434b4" id="r_ga93900b3ef3f87ef924eb887279a434b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga93900b3ef3f87ef924eb887279a434b4">__HAL_DMA_ENABLE</a>(__HANDLE__)</td></tr>
<tr class="memdesc:ga93900b3ef3f87ef924eb887279a434b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the specified DMA Stream.  <br /></td></tr>
<tr class="memitem:gafeef4c5e8c3f015cdecc0f37bbe063dc" id="r_gafeef4c5e8c3f015cdecc0f37bbe063dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gafeef4c5e8c3f015cdecc0f37bbe063dc">__HAL_DMA_DISABLE</a>(__HANDLE__)</td></tr>
<tr class="memdesc:gafeef4c5e8c3f015cdecc0f37bbe063dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the specified DMA Stream.  <br /></td></tr>
<tr class="memitem:gae3feef5ea50ff13a6a5b98cb353c87b0" id="r_gae3feef5ea50ff13a6a5b98cb353c87b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gae3feef5ea50ff13a6a5b98cb353c87b0">__HAL_DMA_GET_TC_FLAG_INDEX</a>(__HANDLE__)</td></tr>
<tr class="memdesc:gae3feef5ea50ff13a6a5b98cb353c87b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the current DMA Stream transfer complete flag.  <br /></td></tr>
<tr class="memitem:ga0095f5f3166a82bedc67744ac94acfba" id="r_ga0095f5f3166a82bedc67744ac94acfba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga0095f5f3166a82bedc67744ac94acfba">__HAL_DMA_GET_HT_FLAG_INDEX</a>(__HANDLE__)</td></tr>
<tr class="memdesc:ga0095f5f3166a82bedc67744ac94acfba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the current DMA Stream half transfer complete flag.  <br /></td></tr>
<tr class="memitem:ga5e765bb3b1c5fc9f1b1abbbb764250bc" id="r_ga5e765bb3b1c5fc9f1b1abbbb764250bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga5e765bb3b1c5fc9f1b1abbbb764250bc">__HAL_DMA_GET_TE_FLAG_INDEX</a>(__HANDLE__)</td></tr>
<tr class="memdesc:ga5e765bb3b1c5fc9f1b1abbbb764250bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the current DMA Stream transfer error flag.  <br /></td></tr>
<tr class="memitem:ga5878c3a1dbcf01e6840fffcf1f244088" id="r_ga5878c3a1dbcf01e6840fffcf1f244088"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga5878c3a1dbcf01e6840fffcf1f244088">__HAL_DMA_GET_FE_FLAG_INDEX</a>(__HANDLE__)</td></tr>
<tr class="memdesc:ga5878c3a1dbcf01e6840fffcf1f244088"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the current DMA Stream FIFO error flag.  <br /></td></tr>
<tr class="memitem:ga23d1f282af3b9aa7aa396dcad94865d8" id="r_ga23d1f282af3b9aa7aa396dcad94865d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga23d1f282af3b9aa7aa396dcad94865d8">__HAL_DMA_GET_DME_FLAG_INDEX</a>(__HANDLE__)</td></tr>
<tr class="memdesc:ga23d1f282af3b9aa7aa396dcad94865d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the current DMA Stream direct mode error flag.  <br /></td></tr>
<tr class="memitem:ga798d4b3b3fbd32b95540967bb35b35be" id="r_ga798d4b3b3fbd32b95540967bb35b35be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga798d4b3b3fbd32b95540967bb35b35be">__HAL_DMA_GET_FLAG</a>(__HANDLE__,  __FLAG__)</td></tr>
<tr class="memdesc:ga798d4b3b3fbd32b95540967bb35b35be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the DMA Stream pending flags.  <br /></td></tr>
<tr class="memitem:gabc041fb1c85ea7a3af94e42470ef7f2a" id="r_gabc041fb1c85ea7a3af94e42470ef7f2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gabc041fb1c85ea7a3af94e42470ef7f2a">__HAL_DMA_CLEAR_FLAG</a>(__HANDLE__,  __FLAG__)</td></tr>
<tr class="memdesc:gabc041fb1c85ea7a3af94e42470ef7f2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the DMA Stream pending flags.  <br /></td></tr>
<tr class="memitem:ga2124233229c04ca90b790cd8cddfa98b" id="r_ga2124233229c04ca90b790cd8cddfa98b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga2124233229c04ca90b790cd8cddfa98b">__HAL_DMA_ENABLE_IT</a>(__HANDLE__,  __INTERRUPT__)</td></tr>
<tr class="memdesc:ga2124233229c04ca90b790cd8cddfa98b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the specified DMA Stream interrupts.  <br /></td></tr>
<tr class="memitem:ga2867eab09398df2daac55c3f327654da" id="r_ga2867eab09398df2daac55c3f327654da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga2867eab09398df2daac55c3f327654da">__HAL_DMA_DISABLE_IT</a>(__HANDLE__,  __INTERRUPT__)</td></tr>
<tr class="memdesc:ga2867eab09398df2daac55c3f327654da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the specified DMA Stream interrupts.  <br /></td></tr>
<tr class="memitem:ga206f24e6bee4600515b9b6b1ec79365b" id="r_ga206f24e6bee4600515b9b6b1ec79365b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga206f24e6bee4600515b9b6b1ec79365b">__HAL_DMA_GET_IT_SOURCE</a>(__HANDLE__,  __INTERRUPT__)</td></tr>
<tr class="memdesc:ga206f24e6bee4600515b9b6b1ec79365b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether the specified DMA Stream interrupt is enabled or disabled.  <br /></td></tr>
<tr class="memitem:ga448a8f809df86ccffae200ffd33d0a82" id="r_ga448a8f809df86ccffae200ffd33d0a82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga448a8f809df86ccffae200ffd33d0a82">__HAL_DMA_SET_COUNTER</a>(__HANDLE__,  __COUNTER__)</td></tr>
<tr class="memdesc:ga448a8f809df86ccffae200ffd33d0a82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes the number of data units to be transferred on the DMA Stream.  <br /></td></tr>
<tr class="memitem:ga082d691311bac96641dc35a17cfe8e63" id="r_ga082d691311bac96641dc35a17cfe8e63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga082d691311bac96641dc35a17cfe8e63">__HAL_DMA_GET_COUNTER</a>(__HANDLE__)</td></tr>
<tr class="memdesc:ga082d691311bac96641dc35a17cfe8e63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the number of remaining data units in the current DMAy Streamx transfer.  <br /></td></tr>
<tr class="memitem:gac7f4709d9244f25b853789d888a74d46" id="r_gac7f4709d9244f25b853789d888a74d46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___private___macros.html#gac7f4709d9244f25b853789d888a74d46">IS_DMA_CHANNEL</a>(CHANNEL)</td></tr>
<tr class="memitem:gae2b02e8e823854bcd7c5746cdd29e70d" id="r_gae2b02e8e823854bcd7c5746cdd29e70d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___private___macros.html#gae2b02e8e823854bcd7c5746cdd29e70d">IS_DMA_DIRECTION</a>(DIRECTION)</td></tr>
<tr class="memitem:ga72ef4033bb3bc2cdfdbe579083b05e32" id="r_ga72ef4033bb3bc2cdfdbe579083b05e32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___private___macros.html#ga72ef4033bb3bc2cdfdbe579083b05e32">IS_DMA_BUFFER_SIZE</a>(SIZE)</td></tr>
<tr class="memitem:ga28762105b3f567c16ba79a47e68ff0fa" id="r_ga28762105b3f567c16ba79a47e68ff0fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___private___macros.html#ga28762105b3f567c16ba79a47e68ff0fa">IS_DMA_PERIPHERAL_INC_STATE</a>(STATE)</td></tr>
<tr class="memitem:gaa880f39d499d1e80449cf80381e4eb67" id="r_gaa880f39d499d1e80449cf80381e4eb67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___private___macros.html#gaa880f39d499d1e80449cf80381e4eb67">IS_DMA_MEMORY_INC_STATE</a>(STATE)</td></tr>
<tr class="memitem:gad7916e0ae55cdf5efdfa68a09a028037" id="r_gad7916e0ae55cdf5efdfa68a09a028037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___private___macros.html#gad7916e0ae55cdf5efdfa68a09a028037">IS_DMA_PERIPHERAL_DATA_SIZE</a>(SIZE)</td></tr>
<tr class="memitem:gac9e3748cebcb16d4ae4206d562bc804c" id="r_gac9e3748cebcb16d4ae4206d562bc804c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___private___macros.html#gac9e3748cebcb16d4ae4206d562bc804c">IS_DMA_MEMORY_DATA_SIZE</a>(SIZE)</td></tr>
<tr class="memitem:gad88ee5030574d6a573904378fb62c7ac" id="r_gad88ee5030574d6a573904378fb62c7ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___private___macros.html#gad88ee5030574d6a573904378fb62c7ac">IS_DMA_MODE</a>(MODE)</td></tr>
<tr class="memitem:gaa1cae2ab458948511596467c87cd02b6" id="r_gaa1cae2ab458948511596467c87cd02b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___private___macros.html#gaa1cae2ab458948511596467c87cd02b6">IS_DMA_PRIORITY</a>(PRIORITY)</td></tr>
<tr class="memitem:gadb90a893aeb49fd4bc14af750af3837c" id="r_gadb90a893aeb49fd4bc14af750af3837c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___private___macros.html#gadb90a893aeb49fd4bc14af750af3837c">IS_DMA_FIFO_MODE_STATE</a>(STATE)</td></tr>
<tr class="memitem:gaeafc0d9e327d6e5b26cd37f6744b232f" id="r_gaeafc0d9e327d6e5b26cd37f6744b232f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___private___macros.html#gaeafc0d9e327d6e5b26cd37f6744b232f">IS_DMA_FIFO_THRESHOLD</a>(THRESHOLD)</td></tr>
<tr class="memitem:ga921ebf06447dc036180fff50b7e4846a" id="r_ga921ebf06447dc036180fff50b7e4846a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___private___macros.html#ga921ebf06447dc036180fff50b7e4846a">IS_DMA_MEMORY_BURST</a>(BURST)</td></tr>
<tr class="memitem:ga7c60961178e2a32e9e364a220a8aca88" id="r_ga7c60961178e2a32e9e364a220a8aca88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___private___macros.html#ga7c60961178e2a32e9e364a220a8aca88">IS_DMA_PERIPHERAL_BURST</a>(BURST)</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-typedef-members" class="groupheader"><a id="typedef-members" name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga41b754a906b86bce54dc79938970138b" id="r_ga41b754a906b86bce54dc79938970138b"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_____d_m_a___handle_type_def.html">__DMA_HandleTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___types.html#ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</a></td></tr>
<tr class="memdesc:ga41b754a906b86bce54dc79938970138b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA handle Structure definition.  <br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-enum-members" class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga9c012af359987a240826f29073bbe463" id="r_ga9c012af359987a240826f29073bbe463"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___types.html#ga9c012af359987a240826f29073bbe463">HAL_DMA_StateTypeDef</a> { <br />
&#160;&#160;<a class="el" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463a9e7be73da32b8c837cde0318e0d5eed2">HAL_DMA_STATE_RESET</a> = 0x00U
, <a class="el" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a">HAL_DMA_STATE_READY</a> = 0x01U
, <a class="el" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef">HAL_DMA_STATE_BUSY</a> = 0x02U
, <a class="el" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463acf3a5443bf4dc71018512a255e2076eb">HAL_DMA_STATE_TIMEOUT</a> = 0x03U
, <br />
&#160;&#160;<a class="el" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ac2ce65c7cb2410c143b14e309ba83742">HAL_DMA_STATE_ERROR</a> = 0x04U
, <a class="el" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463af199cdb868cfd96fa97decb285643755">HAL_DMA_STATE_ABORT</a> = 0x05U
<br />
 }</td></tr>
<tr class="memdesc:ga9c012af359987a240826f29073bbe463"><td class="mdescLeft">&#160;</td><td class="mdescRight">HAL DMA State structures definition.  <a href="group___d_m_a___exported___types.html#ga9c012af359987a240826f29073bbe463">More...</a><br /></td></tr>
<tr class="memitem:gaee3245eea8fa938edeb35a6c9596fd86" id="r_gaee3245eea8fa938edeb35a6c9596fd86"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___types.html#gaee3245eea8fa938edeb35a6c9596fd86">HAL_DMA_LevelCompleteTypeDef</a> { <a class="el" href="group___d_m_a___exported___types.html#ggaee3245eea8fa938edeb35a6c9596fd86a5314147c8ba21548763bf89446b78468">HAL_DMA_FULL_TRANSFER</a> = 0x00U
, <a class="el" href="group___d_m_a___exported___types.html#ggaee3245eea8fa938edeb35a6c9596fd86ad0ba8bc74a2ae6dcdc3e316e8be0d5d8">HAL_DMA_HALF_TRANSFER</a> = 0x01U
 }</td></tr>
<tr class="memdesc:gaee3245eea8fa938edeb35a6c9596fd86"><td class="mdescLeft">&#160;</td><td class="mdescRight">HAL DMA Error Code structure definition.  <a href="group___d_m_a___exported___types.html#gaee3245eea8fa938edeb35a6c9596fd86">More...</a><br /></td></tr>
<tr class="memitem:gafbe8b2bd9ce2128de6cdc08ccde7e8ad" id="r_gafbe8b2bd9ce2128de6cdc08ccde7e8ad"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___types.html#gafbe8b2bd9ce2128de6cdc08ccde7e8ad">HAL_DMA_CallbackIDTypeDef</a> { <br />
&#160;&#160;<a class="el" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada7d4463d9db2e6d15282128b44ae08e12">HAL_DMA_XFER_CPLT_CB_ID</a> = 0x00U
, <a class="el" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada4b1606f39a4eec41d958bc878719f046">HAL_DMA_XFER_HALFCPLT_CB_ID</a> = 0x01U
, <a class="el" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada09feb1bab1c32b35afd27b9316958051">HAL_DMA_XFER_M1CPLT_CB_ID</a> = 0x02U
, <a class="el" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8adac2e68a660d9830fa1e965482b9befbb9">HAL_DMA_XFER_M1HALFCPLT_CB_ID</a> = 0x03U
, <br />
&#160;&#160;<a class="el" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3e76bc89154e0b50333cc551bf0337a6">HAL_DMA_XFER_ERROR_CB_ID</a> = 0x04U
, <a class="el" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3059a9412e0624699e9123ba2bccdf3e">HAL_DMA_XFER_ABORT_CB_ID</a> = 0x05U
, <a class="el" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8adac9935fd906719942d6b09cfd55e837f0">HAL_DMA_XFER_ALL_CB_ID</a> = 0x06U
<br />
 }</td></tr>
<tr class="memdesc:gafbe8b2bd9ce2128de6cdc08ccde7e8ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">HAL DMA Error Code structure definition.  <a href="group___d_m_a___exported___types.html#gafbe8b2bd9ce2128de6cdc08ccde7e8ad">More...</a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-func-members" class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga0fbcb690074233a03f2fa366dc22ff01" id="r_ga0fbcb690074233a03f2fa366dc22ff01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___functions___group1.html#ga0fbcb690074233a03f2fa366dc22ff01">HAL_DMA_Init</a> (<a class="el" href="group___d_m_a___exported___types.html#ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</a> *hdma)</td></tr>
<tr class="memitem:ga7bb8587d642da11252a97f5c41c389ef" id="r_ga7bb8587d642da11252a97f5c41c389ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___functions___group1.html#ga7bb8587d642da11252a97f5c41c389ef">HAL_DMA_DeInit</a> (<a class="el" href="group___d_m_a___exported___types.html#ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</a> *hdma)</td></tr>
<tr class="memitem:ga96fbd9c285135f558fd9283a57406330" id="r_ga96fbd9c285135f558fd9283a57406330"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___functions___group2.html#ga96fbd9c285135f558fd9283a57406330">HAL_DMA_Start</a> (<a class="el" href="group___d_m_a___exported___types.html#ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</a> *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)</td></tr>
<tr class="memitem:ga7eddc0931ac8a3d77b23d6d5e68407c7" id="r_ga7eddc0931ac8a3d77b23d6d5e68407c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___functions___group2.html#ga7eddc0931ac8a3d77b23d6d5e68407c7">HAL_DMA_Start_IT</a> (<a class="el" href="group___d_m_a___exported___types.html#ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</a> *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)</td></tr>
<tr class="memitem:ga001f9fb04328a7460f9ff16908ff987c" id="r_ga001f9fb04328a7460f9ff16908ff987c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___functions___group2.html#ga001f9fb04328a7460f9ff16908ff987c">HAL_DMA_Abort</a> (<a class="el" href="group___d_m_a___exported___types.html#ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</a> *hdma)</td></tr>
<tr class="memitem:ga6677d7e614747341a58ffd7a048fd390" id="r_ga6677d7e614747341a58ffd7a048fd390"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___functions___group2.html#ga6677d7e614747341a58ffd7a048fd390">HAL_DMA_Abort_IT</a> (<a class="el" href="group___d_m_a___exported___types.html#ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</a> *hdma)</td></tr>
<tr class="memitem:ga976a30472df973e3ad983f21289c9b5d" id="r_ga976a30472df973e3ad983f21289c9b5d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___functions___group2.html#ga976a30472df973e3ad983f21289c9b5d">HAL_DMA_PollForTransfer</a> (<a class="el" href="group___d_m_a___exported___types.html#ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</a> *hdma, <a class="el" href="group___d_m_a___exported___types.html#gaee3245eea8fa938edeb35a6c9596fd86">HAL_DMA_LevelCompleteTypeDef</a> CompleteLevel, uint32_t Timeout)</td></tr>
<tr class="memitem:ga8c8564d06f6d39b702af1c5cbb7dd54a" id="r_ga8c8564d06f6d39b702af1c5cbb7dd54a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___functions___group2.html#ga8c8564d06f6d39b702af1c5cbb7dd54a">HAL_DMA_IRQHandler</a> (<a class="el" href="group___d_m_a___exported___types.html#ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</a> *hdma)</td></tr>
<tr class="memitem:gaf511e4e6e0653fafdd9b40ce4a08b1db" id="r_gaf511e4e6e0653fafdd9b40ce4a08b1db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___functions___group2.html#gaf511e4e6e0653fafdd9b40ce4a08b1db">HAL_DMA_CleanCallbacks</a> (<a class="el" href="group___d_m_a___exported___types.html#ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</a> *hdma)</td></tr>
<tr class="memitem:gaabec77de08a59c94f2c6265ce7ae8261" id="r_gaabec77de08a59c94f2c6265ce7ae8261"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___functions___group2.html#gaabec77de08a59c94f2c6265ce7ae8261">HAL_DMA_RegisterCallback</a> (<a class="el" href="group___d_m_a___exported___types.html#ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</a> *hdma, <a class="el" href="group___d_m_a___exported___types.html#gafbe8b2bd9ce2128de6cdc08ccde7e8ad">HAL_DMA_CallbackIDTypeDef</a> CallbackID, void(*pCallback)(<a class="el" href="group___d_m_a___exported___types.html#ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</a> *_hdma))</td></tr>
<tr class="memitem:ga87842d3780f0e54c7fb29a003e6b5ac4" id="r_ga87842d3780f0e54c7fb29a003e6b5ac4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___functions___group2.html#ga87842d3780f0e54c7fb29a003e6b5ac4">HAL_DMA_UnRegisterCallback</a> (<a class="el" href="group___d_m_a___exported___types.html#ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</a> *hdma, <a class="el" href="group___d_m_a___exported___types.html#gafbe8b2bd9ce2128de6cdc08ccde7e8ad">HAL_DMA_CallbackIDTypeDef</a> CallbackID)</td></tr>
<tr class="memitem:gaef09509c41da57dc118c8ffb9533ce3f" id="r_gaef09509c41da57dc118c8ffb9533ce3f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_m_a___exported___types.html#ga9c012af359987a240826f29073bbe463">HAL_DMA_StateTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___functions___group3.html#gaef09509c41da57dc118c8ffb9533ce3f">HAL_DMA_GetState</a> (<a class="el" href="group___d_m_a___exported___types.html#ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</a> *hdma)</td></tr>
<tr class="memitem:gabc0735694a0dd08e352b796d7fa7634f" id="r_gabc0735694a0dd08e352b796d7fa7634f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___functions___group3.html#gabc0735694a0dd08e352b796d7fa7634f">HAL_DMA_GetError</a> (<a class="el" href="group___d_m_a___exported___types.html#ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</a> *hdma)</td></tr>
</table>
<a name="details" id="details"></a><h2 id="header-details" class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file of DMA HAL module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<p>Copyright (c) 2017 STMicroelectronics. All rights reserved.</p>
<p>This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-IS. </p>

<p class="definition">Definition in file <a class="el" href="stm32f4xx__hal__dma_8h_source.html">stm32f4xx_hal_dma.h</a>.</p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.14.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
