

================================================================
== Vitis HLS Report for 'hart'
================================================================
* Date:           Sun Apr 14 20:14:20 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        assignment
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx550t-ffg1927-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.659 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        5|  20.000 ns|  50.000 ns|    3|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+---------+---------+-----------+-----------+-----+-----+---------+
        |                      |           |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |       Instance       |   Module  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------+-----------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_OP_AL_32I_fu_211  |OP_AL_32I  |        1|        1|  10.000 ns|  10.000 ns|    1|    1|       no|
        +----------------------+-----------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     218|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     101|    1350|    -|
|Memory           |        2|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     110|    -|
|Register         |        -|     -|      93|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        2|     0|     194|    1678|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2360|  2880|  692800|  346400|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-----------+---------+----+-----+------+-----+
    |       Instance       |   Module  | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------+-----------+---------+----+-----+------+-----+
    |grp_OP_AL_32I_fu_211  |OP_AL_32I  |        0|   0|  101|  1350|    0|
    +----------------------+-----------+---------+----+-----+------+-----+
    |Total                 |           |        0|   0|  101|  1350|    0|
    +----------------------+-----------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|      Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |rf_U   |rf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    32|   32|     1|         1024|
    +-------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                  |        2|  0|   0|    0|    32|   32|     1|         1024|
    +-------+------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln39_fu_311_p2               |         +|   0|  0|  39|          32|           4|
    |grp_fu_220_p2                    |         +|   0|  0|  39|          32|           3|
    |next_pc_fu_366_p2                |         +|   0|  0|  39|          32|           3|
    |ap_block_state4_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_condition_203                 |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op61_call_state4    |       and|   0|  0|   2|           1|           1|
    |icmp_ln41_fu_295_p2              |      icmp|   0|  0|  11|           3|           1|
    |shl_ln39_fu_317_p2               |       shl|   0|  0|  84|          32|          32|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 218|         134|          46|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  25|          6|    1|          6|
    |rf_address0       |  25|          6|    5|         30|
    |rf_address1       |  17|          4|    5|         20|
    |rf_d0             |  17|          4|   32|        128|
    |rf_d1             |  13|          3|   32|         96|
    |status_1_reg_169  |  13|          3|    1|          3|
    +------------------+----+-----------+-----+-----------+
    |Total             | 110|         26|   76|        283|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   5|   0|    5|          0|
    |func3_reg_398                      |   3|   0|    3|          0|
    |func7_reg_403                      |   7|   0|    7|          0|
    |grp_OP_AL_32I_fu_211_ap_start_reg  |   1|   0|    1|          0|
    |opcode_reg_388                     |   7|   0|    7|          0|
    |rd_reg_393                         |   5|   0|    5|          0|
    |rf_load_1_reg_426                  |  32|   0|   32|          0|
    |rf_load_reg_421                    |  32|   0|   32|          0|
    |status_1_reg_169                   |   1|   0|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |  93|   0|   93|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|          hart|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|          hart|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|          hart|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|          hart|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|          hart|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|          hart|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|          hart|  return value|
|inst       |   in|   32|     ap_none|          inst|        scalar|
|pc         |   in|   32|     ap_none|            pc|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

