`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Engineer: zql
// Email: lauchinyuan@yeah.net
// Create Date: 2025/01/06 13:09:46
// Module Name: axi_ctrl
// Description: AXIæ§åˆ¶å™?, ä¾æ®AXIè¯»å†™ä¸»æœºå‘æ¥çš„è¯»å†™ä¿¡å?, è‡ªåŠ¨äº§ç”ŸAXIè¯»å†™è¯·æ±‚ã€è¯»å†™åœ°å¿ä»¥åŠè¯»å†™çªå‘é•¿åº?
//////////////////////////////////////////////////////////////////////////////////

module axi_ctrl
    #(parameter FIFO_WR_WIDTH = 'd256,   //ç”¨æˆ·ç«¯FIFOè¯»å†™ä½å®½
                FIFO_RD_WIDTH = 'd256,
                AXI_WIDTH     = 'd256
    )
    (
        input   wire                        clk             , //AXIè¯»å†™ä¸»æœºæ—¶é’Ÿ
        input   wire                        rst_n           , 
        input                               clk_100         ,  //ç”¨æˆ·æ—¶é’Ÿ
        input   wire                        pingpang        ,//ä¹’ä¹“æ“ä½œ
        // RGB æ•°æ®è¾“å…¥1
        input                               datain_valid_1  ,  //æ•°æ®æœ‰æ•ˆä½¿èƒ½ä¿¡å·
        input        [15:0]                 datain_1        ,  //æœ‰æ•ˆæ•°æ®
        // RGB æ•°æ®è¾“å…¥2
        input                               datain_valid_2  ,  //æ•°æ®æœ‰æ•ˆä½¿èƒ½ä¿¡å·
        input        [15:0]                 datain_2        ,  //æœ‰æ•ˆæ•°æ®
        // é¢å¤–åŒæ­¥ä¿¡å·
        input   wire                        rd_load_1       , // RD FIFOåŠ è½½ä¿¡å·
        input   wire                        rd_load_2       , // RD FIFOåŠ è½½ä¿¡å·
        input   wire                        wr_load_1       , // WR FIFOåŠ è½½ä¿¡å·
        input   wire                        wr_load_2       , // WR FIFOåŠ è½½ä¿¡å·        
        //ç”¨æˆ·ç«? å†?                   
        input   wire                        wr_clk_1          , //å†™FIFOå†™æ—¶é’?
        input   wire                        wr_rst_1          , //å†™å¤ä½?,æ¨¡å—ä¸­æ˜¯åŒæ­¥å¤ä½
        input   wire                        wr_clk_2          , //å†™FIFOå†™æ—¶é’?
        input   wire                        wr_rst_2          , //å†™å¤ä½?,æ¨¡å—ä¸­æ˜¯åŒæ­¥å¤ä½
        input   wire [28:0]                 wr_beg_addr_1     , //å†™èµ·å§‹åœ°å?
        input   wire [28:0]                 wr_end_addr_1     , //å†™ç»ˆæ­¢åœ°å?
        input   wire [28:0]                 wr_beg_addr_2     , //å†™èµ·å§‹åœ°å?
        input   wire [28:0]                 wr_end_addr_2     , //å†™ç»ˆæ­¢åœ°å?
        input   wire [7:0]                  wr_burst_len    , //å†™çªå‘é•¿åº?
        //ç”¨æˆ·ç«? è¯?
        input   wire                        rd_clk_1          , //è¯»FIFOè¯»æ—¶é’?
        input   wire                        rd_rst_1          , //è¯»å¤ä½?,æ¨¡å—ä¸­æ˜¯åŒæ­¥å¤ä½
        input   wire                        rd_clk_2          , //è¯»FIFOè¯»æ—¶é’?
        input   wire                        rd_rst_2          , //è¯»å¤ä½?,æ¨¡å—ä¸­æ˜¯åŒæ­¥å¤ä½
        input   wire                        rd_mem_enable   , //è¯»å­˜å‚¨å™¨ä½¿èƒ½,é˜²æ­¢å­˜å‚¨å™¨æœªå†™å…ˆè¯?
        input   wire [28:0]                 rd_beg_addr_1     , //è¯»èµ·å§‹åœ°å?
        input   wire [28:0]                 rd_end_addr_1     , //è¯»ç»ˆæ­¢åœ°å?
        input   wire [28:0]                 rd_beg_addr_2     , //è¯»èµ·å§‹åœ°å?
        input   wire [28:0]                 rd_end_addr_2     , //è¯»ç»ˆæ­¢åœ°å?
        input   wire [7:0]                  rd_burst_len    , //è¯»çªå‘é•¿åº?
        input   wire                        rd_en           , //è¯»FIFOè¯»è¯·æ±?
        
        input   wire [12:0]                 h_disp          ,
        //output  wire [FIFO_RD_WIDTH-1:0]    rd_data         , //è¯»FIFOè¯»æ•°æ?
        output  wire                        rd_valid        , //è¯»FIFOå¯è¯»æ ‡å¿—,è¡¨ç¤ºè¯»FIFOä¸­æœ‰æ•°æ®å¯ä»¥å¯¹å¤–è¾“å‡º
        output       [15:0]                 pic_data        ,    //æœ‰æ•ˆæ•°æ® 
        //å†™AXIä¸»æœº
        input   wire                        axi_writing     , //AXIä¸»æœºå†™æ­£åœ¨è¿›è¡?   =m_axi_w_handshake
        input   wire                        axi_wr_ready    , //AXIä¸»æœºå†™å‡†å¤‡å¥½
        output  reg                         axi_wr_start    , //AXIä¸»æœºå†™è¯·æ±?
        output  wire [AXI_WIDTH-1:0]        axi_wr_data     , //ä»å†™FIFOä¸­è¯»å–çš„æ•°æ®,å†™å…¥AXIå†™ä¸»æœ?
        output  wire  [28:0]                axi_wr_addr     , //AXIä¸»æœºå†™åœ°å?
        output  wire [7:0]                  axi_wr_len      , //AXIä¸»æœºå†™çªå‘é•¿åº?
        input   wire                        axi_wr_done     , //AXIä¸»æœºå®Œæˆä¸¿æ¬¡å†™æ“ä½?
                        
        //è¯»AXIä¸»æœº                
        input   wire                        axi_reading     , //AXIä¸»æœºè¯»æ­£åœ¨è¿›è¡?   =m_axi_r_handshake
        input   wire                        axi_rd_ready    , //AXIä¸»æœºè¯»å‡†å¤‡å¥½
        output  reg                         axi_rd_start    , //AXIä¸»æœºè¯»è¯·æ±?
        input   wire [AXI_WIDTH-1:0]        axi_rd_data     , //ä»AXIè¯»ä¸»æœºè¯»åˆ°çš„æ•°æ®,å†™å…¥è¯»FIFO                       1
        output  wire [28:0]                 axi_rd_addr     , //AXIä¸»æœºè¯»åœ°å?
        output  wire [7:0]                  axi_rd_len      , //AXIä¸»æœºè¯»çªå‘é•¿åº? 
        input   wire                        axi_rd_done       //AXIä¸»æœºå®Œæˆä¸¿æ¬¡å†™æ“ä½?
        
    );
     //reg define
     reg  [255:0] datain_t_1        ;  //ç”?16bitè¾“å…¥æºæ•°æ®ç§»ä½æ‹¼æ¥å¾—åˆ?
     reg  [255:0] datain_t_2        ;  //ç”?16bitè¾“å…¥æºæ•°æ®ç§»ä½æ‹¼æ¥å¾—åˆ?
     reg  [4:0]   i_d0              ;
     reg  [4:0]   i_d1              ;
     reg  [15:0]  rd_load_d         ;  //ç”±è¾“å‡ºæºåœºä¿¡å·ç§»ä½æ‹¼æ¥å¾—åˆ?  
     reg  [15:0]  rd_load_dd        ;  //ç”±è¾“å‡ºæºåœºä¿¡å·ç§»ä½æ‹¼æ¥å¾—åˆ?     
     reg  [6:0]   byte_cnt_1        ;  //å†™æ•°æ®ç§»ä½è®¡æ•°å™¨
     reg  [6:0]   byte_cnt_2        ;  //å†™æ•°æ®ç§»ä½è®¡æ•°å™¨
     reg  [255:0] data_1            ;  //rfifoè¾“å‡ºæ•°æ®æ‰“æ‹å¾—åˆ°
     reg  [255:0] data_2            ;  //rfifoè¾“å‡ºæ•°æ®æ‰“æ‹å¾—åˆ°
     reg  [15:0]  pic_data_1        ;  //æœ‰æ•ˆæ•°æ®
     reg  [15:0]  pic_data_2        ;  //æœ‰æ•ˆæ•°æ® 
     reg  [4:0]   i                 ;  //è¯»æ•°æ®ç§»ä½è®¡æ•°å™¨
     reg  [4:0]   ii                ;  //è¯»æ•°æ®ç§»ä½è®¡æ•°å™¨
     reg          wr_load_d0        ;
     reg          wr_load_dd0       ;
     reg          rd_load_d0        ;
     reg          rd_load_d2        ;
     reg          rdfifo_rst_h      ;  //rfifoå¤ä½ä¿¡å·ï¼Œé«˜æœ‰æ•ˆ
     reg          rdfifo_rst_h2     ;  //rfifoå¤ä½ä¿¡å·ï¼Œé«˜æœ‰æ•ˆ
     reg   [15:0] wr_load_d         ;    // Declare as 16-bit vector
     reg   [15:0] wr_load_dd        ;   // Declare as 16-bit vector

     reg          wfifo_rst_h0       ;  //wfifoå¤ä½ä¿¡å·ï¼Œé«˜æœ‰æ•ˆ
     reg          wfifo_rst_h1       ;  //wfifoå¤ä½ä¿¡å·ï¼Œé«˜æœ‰æ•ˆ
     reg          wfifo_wren_1      ;  //wfifoå†™ä½¿èƒ½ä¿¡å?
     reg          wfifo_wren_2      ;  //wfifoå†™ä½¿èƒ½ä¿¡å?     
     //wire define 
    // wire [255:0] rfifo_dout        ;  //rfifoè¾“å‡ºæ•°æ®    
     wire [255:0] wfifo_din_1         ;  //wfifoå†™æ•°æ?
     wire [255:0] wfifo_din_2         ;  //wfifoå†™æ•°æ?
     wire [15:0]  dataout_1[0:15]     ;  //å®šä¹‰è¾“å‡ºæ•°æ®çš„äºŒç»´æ•°ç»?
     wire [15:0]  dataout_2[0:15]     ;  //å®šä¹‰è¾“å‡ºæ•°æ®çš„äºŒç»´æ•°ç»?
     wire         rfifo_rden_1        ;  //rfifoçš„è¯»ä½¿èƒ½
     wire         rfifo_rden_2        ;  //rfifoçš„è¯»ä½¿èƒ½         
    //FIFOæ•°æ®æ•°é‡è®¡æ•°å™?   
    wire [10:0]  cnt_rd_fifo_wrport_1      ;  //è¯»FIFOå†™ç«¯å?(å¯¹æ¥AXIè¯»ä¸»æœ?)æ•°æ®æ•°é‡
    wire [10:0]  cnt_wr_fifo_rdport_1      ;  //å†™FIFOè¯»ç«¯å?(å¯¹æ¥AXIå†™ä¸»æœ?)æ•°æ®æ•°é‡    
    
    wire        rd_fifo_empty_1           ;  //è¯»FIFOç©ºæ ‡å¿?
    wire        rd_fifo_wr_rst_busy_1     ;  //è¯»FIFOæ­£åœ¨åˆå§‹åŒ?,æ­¤æ—¶å…ˆä¸å‘SDRAMå‘å‡ºè¯»å–è¯·æ±‚, å¦åˆ™å°†æœ‰æ•°æ®ä¸¢å¤±
        //FIFOæ•°æ®æ•°é‡è®¡æ•°å™?   
    wire [10:0]  cnt_rd_fifo_wrport_2      ;  //è¯»FIFOå†™ç«¯å?(å¯¹æ¥AXIè¯»ä¸»æœ?)æ•°æ®æ•°é‡
    wire [10:0]  cnt_wr_fifo_rdport_2      ;  //å†™FIFOè¯»ç«¯å?(å¯¹æ¥AXIå†™ä¸»æœ?)æ•°æ®æ•°é‡    
    
    wire        rd_fifo_empty_2           ;  //è¯»FIFOç©ºæ ‡å¿?
    wire        rd_fifo_wr_rst_busy_2     ;  //è¯»FIFOæ­£åœ¨åˆå§‹åŒ?,æ­¤æ—¶å…ˆä¸å‘SDRAMå‘å‡ºè¯»å–è¯·æ±‚, å¦åˆ™å°†æœ‰æ•°æ®ä¸¢å¤±        
    //çœŸå®çš„è¯»å†™çªå‘é•¿åº?
    wire  [7:0] real_wr_len             ;  //çœŸå®çš„å†™çªå‘é•¿åº¦,æ˜¯wr_burst_len+1
    wire  [7:0] real_rd_len             ;  //çœŸå®çš„è¯»çªå‘é•¿åº¦,æ˜¯rd_burst_len+1
    
    //çªå‘åœ°å€å¢é‡, æ¯æ¬¡è¿›è¡Œä¸¿æ¬¡è¿ç»­çªå‘ä¼ è¾“åœ°å¿çš„å¢é‡?, åœ¨å¤–è¾¹è®¡ç®?, æ–¹ä¾¿åç»­å¤ç”¨
    wire  [28:0]burst_wr_addr_inc       ;
    wire  [28:0]burst_rd_addr_inc       ;
    
    //å¤ä½ä¿¡å·å¤„ç†(å¼‚æ­¥å¤ä½åŒæ­¥é‡Šæ”¾)
    reg     rst_n_sync  ;  //åŒæ­¥é‡Šæ”¾å¤„ç†åçš„rst_n
    reg     rst_n_d1    ;  //åŒæ­¥é‡Šæ”¾å¤„ç†rst_n, åŒæ­¥å™¨ç¬¬ä¸¿çº§è¾“å‡¿ 

    //è¯»å¤ä½åŒæ­¥åˆ°clk
    reg     rd_rst_sync ;  //è¯»å¤ä½æ‰“ä¸¤æ‹
    reg     rd_rst_d1   ;  //è¯»å¤ä½æ‰“ä¸¿æ‹¿
    wire   [255:0] rfifo_dout_1           ;  //rfifoè¾“å‡ºæ•°æ® 
    wire   [255:0] rfifo_dout_2           ;  //rfifoè¾“å‡ºæ•°æ® 
    wire    rd_en_1;
    wire    rd_en_2;
/*
---------------------------------------------------------------------------------------------

*/
//*****************************************************
//åƒç´ æ˜¾ç¤ºè¯·æ±‚ä¿¡å·åˆ‡æ¢ï¼Œå³æ˜¾ç¤ºå™¨å·¦ä¾§è¯·æ±‚FIFO1æ˜¾ç¤ºï¼Œå³ä¾§è¯·æ±‚FIFO2æ˜¾ç¤º
reg [12:0] rd_cnt;
assign rd_en_1  = (rd_cnt <= h_disp[12:1]-1) ? rd_en :1'b0;//å³ç§»/2
assign rd_en_2  = (rd_cnt <= h_disp[12:1]-1) ? 1'b0 :rd_en;
//assign rd_en_1  = rd_en ;//å³ç§»/2
//assign rdata_req_1  =  (rd_cnt <= h_disp[12:0]-1) ? rdata_req :1'b0;//
//åƒç´ åœ¨æ˜¾ç¤ºå™¨æ˜¾ç¤ºä½ç½®çš„åˆ‡æ¢ï¼Œå³æ˜¾ç¤ºå™¨å·¦ä¾§æ˜¾ç¤ºFIFO0,å³ä¾§æ˜¾ç¤ºFIFO1
assign pic_data = (rd_cnt <= h_disp[12:1]) ? pic_data_1 : pic_data_2;
//assign pic_data = pic_data_1 ;


//å¯¹è¯»è¯·æ±‚ä¿¡å·è®¡æ•°
always @(posedge rd_clk_1 or negedge rst_n) begin
    if(!rst_n)
        rd_cnt <= 13'd0;
    else if(rd_en)
        rd_cnt <= rd_cnt + 1'b1;
    else
        rd_cnt <= 13'd0;
end

//*****************************************************
//**                    main code
//*****************************************************  
//rfifoè¾“å‡ºçš„æ•°æ®å­˜åˆ°äºŒç»´æ•°ç»?
    assign dataout_1[0]  = data_1[255:240];
    assign dataout_1[1]  = data_1[239:224];
    assign dataout_1[2]  = data_1[223:208];
    assign dataout_1[3]  = data_1[207:192];
    assign dataout_1[4]  = data_1[191:176];
    assign dataout_1[5]  = data_1[175:160];
    assign dataout_1[6]  = data_1[159:144];
    assign dataout_1[7]  = data_1[143:128];
    assign dataout_1[8]  = data_1[127:112];
    assign dataout_1[9]  = data_1[111:96];
    assign dataout_1[10] = data_1[95:80];
    assign dataout_1[11] = data_1[79:64];
    assign dataout_1[12] = data_1[63:48];
    assign dataout_1[13] = data_1[47:32];
    assign dataout_1[14] = data_1[31:16];
    assign dataout_1[15] = data_1[15:0];
    assign wfifo_din_1 = datain_t_1 ;
    //ç§»ä½å¯„å­˜å™¨è®¡æ»¡æ—¶ï¼Œä»rfifoè¯»å‡ºä¸¿ä¸ªæ•°æ¿
    assign rfifo_rden_1 = (rd_en_1&&(i==15)) ? 1'b1  :  1'b0;   
    //assign wr_data   = wfifo_din;
//16ä½æ•°æ®è½¬256ä½RGB565æ•°æ®        
always @(posedge wr_clk_1 or negedge rst_n) begin
    if(!rst_n) begin
        datain_t_1 <= 0;
        byte_cnt_1 <= 0;
    end
    else if(datain_valid_1) begin
        if(byte_cnt_1 == 15)begin
            byte_cnt_1 <= 0;
            datain_t_1 <= {datain_t_1[239:0],datain_1};
        end
        else begin
            byte_cnt_1 <= byte_cnt_1 + 1;
            datain_t_1 <= {datain_t_1[239:0],datain_1};
        end
    end
    else begin
        byte_cnt_1 <= byte_cnt_1;
        datain_t_1 <= datain_t_1;
    end    
end 

//wfifoå†™ä½¿èƒ½äº§ç”?
always @(posedge wr_clk_1 or negedge rst_n) begin
    if(!rst_n) 
        wfifo_wren_1 <= 0;
    else if(wfifo_wren_1 == 1)
        wfifo_wren_1 <= 0;
    else if(byte_cnt_1 == 15 && datain_valid_1 )  //è¾“å…¥æºæ•°æ®ä¼ è¾?16æ¬¡ï¼Œå†™ä½¿èƒ½æ‹‰é«˜ä¸€æ¬?
        wfifo_wren_1 <= 1;
    else 
        wfifo_wren_1 <= 0;
 end

always @(posedge rd_clk_1 or negedge rst_n) begin
    if(!rst_n)
        data_1 <= 256'b0;
    else 
        data_1 <= rfifo_dout_1; 
end     

//å¯¹rfifoå‡ºæ¥çš?256bitæ•°æ®æ‹†è§£æˆ?16ä¸?16bitæ•°æ®
always @(posedge rd_clk_1 or negedge rst_n) begin
    if(!rst_n) begin
        pic_data_1 <= 16'b0;
        i <=0;
        i_d0 <= 0;
    end
    else if(rd_en_1) begin
        if(i == 15)begin
            pic_data_1 <= dataout_1[i_d0];
            i <= 0;
            i_d0 <= i;
        end
        else begin
            pic_data_1 <= dataout_1[i_d0];
            i <= i + 1;
            i_d0 <= i;
        end
    end 
    else begin
        pic_data_1 <= pic_data_1;
        i <=0;
        i_d0 <= 0;
    end
end  


//*****************************************************
//**                    main code
//*****************************************************  
//rfifoè¾“å‡ºçš„æ•°æ®å­˜åˆ°äºŒç»´æ•°ç»?
    assign dataout_2[0]  = data_2[255:240];
    assign dataout_2[1]  = data_2[239:224];
    assign dataout_2[2]  = data_2[223:208];
    assign dataout_2[3]  = data_2[207:192];
    assign dataout_2[4]  = data_2[191:176];
    assign dataout_2[5]  = data_2[175:160];
    assign dataout_2[6]  = data_2[159:144];
    assign dataout_2[7]  = data_2[143:128];
    assign dataout_2[8]  = data_2[127:112];
    assign dataout_2[9]  = data_2[111:96];
    assign dataout_2[10] = data_2[95:80];
    assign dataout_2[11] = data_2[79:64];
    assign dataout_2[12] = data_2[63:48];
    assign dataout_2[13] = data_2[47:32];
    assign dataout_2[14] = data_2[31:16];
    assign dataout_2[15] = data_2[15:0];
    assign wfifo_din_2 = datain_t_2 ;
    //ç§»ä½å¯„å­˜å™¨è®¡æ»¡æ—¶ï¼Œä»rfifoè¯»å‡ºä¸¿ä¸ªæ•°æ¿
    assign rfifo_rden_2 = (rd_en_2&&(ii==15)) ? 1'b1  :  1'b0;   
    //assign wr_data   = wfifo_din;
//16ä½æ•°æ®è½¬256ä½RGB565æ•°æ®        
always @(posedge wr_clk_2 or negedge rst_n) begin
    if(!rst_n) begin
        datain_t_2 <= 0;
        byte_cnt_2 <= 0;
    end
    else if(datain_valid_2) begin
        if(byte_cnt_2 == 15)begin
            byte_cnt_2 <= 0;
            datain_t_2 <= {datain_t_2[239:0],datain_2};
        end
        else begin
            byte_cnt_2 <= byte_cnt_2 + 1;
            datain_t_2 <= {datain_t_2[239:0],datain_2};
        end
    end
    else begin
        byte_cnt_2 <= byte_cnt_2;
        datain_t_2 <= datain_t_2;
    end    
end 

//wfifoå†™ä½¿èƒ½äº§ç”?
always @(posedge wr_clk_2 or negedge rst_n) begin
    if(!rst_n) 
        wfifo_wren_2 <= 0;
    else if(wfifo_wren_2 == 1)
        wfifo_wren_2 <= 0;
    else if(byte_cnt_2 == 15 && datain_valid_2 )  //è¾“å…¥æºæ•°æ®ä¼ è¾?16æ¬¡ï¼Œå†™ä½¿èƒ½æ‹‰é«˜ä¸€æ¬?
        wfifo_wren_2 <= 1;
    else 
        wfifo_wren_2 <= 0;
 end

always @(posedge rd_clk_2 or negedge rst_n) begin
    if(!rst_n)
        data_2 <= 256'b0;
    else 
        data_2 <= rfifo_dout_2; 
end     

//å¯¹rfifoå‡ºæ¥çš?256bitæ•°æ®æ‹†è§£æˆ?16ä¸?16bitæ•°æ®
always @(posedge rd_clk_2 or negedge rst_n) begin
    if(!rst_n) begin
        pic_data_2 <= 16'b0;
        ii <=0;
        i_d1 <= 0;
    end
    else if(rd_en_2) begin
        if(ii == 15)begin
            pic_data_2 <= dataout_2[i_d1];
            ii <= 0;
            i_d1 <= ii;
        end
        else begin
            pic_data_2 <= dataout_2[i_d1];
            ii <= ii + 1;
            i_d1 <= ii;
        end
    end 
    else begin
        pic_data_2 <= pic_data_2;
        ii <=0;
        i_d1 <= 0;
    end
end  


//-----------------------------------------------------------------------------------------
always @(posedge clk_100 or negedge rst_n) begin
    if(!rst_n)
        rd_load_d0 <= 1'b0;
    else
        rd_load_d0 <= rd_load_1;      
end 

//å¯¹è¾“å‡ºæºåœºä¿¡å·è¿›è¡Œç§»ä½å¯„å­?
always @(posedge clk_100 or negedge rst_n) begin
    if(!rst_n)
        rd_load_d <= 1'b0;
    else
        rd_load_d <= {rd_load_d[14:0],rd_load_d0};       //å»¶è¿Ÿé•?16å‘¨æœŸï¼Œå¯¹é½?256bitæ‹†åˆ†16bitæ‰?éœ?çš?16å‘¨æœŸ
end 

//äº§ç”Ÿä¸¿æ®µå¤ä½ç”µå¹³ï¼Œæ»¡è¶³fifoå¤ä½æ—¶åº  
always @(posedge clk_100 or negedge rst_n) begin
    if(!rst_n)
        rdfifo_rst_h <= 1'b0;
    else if(rd_load_d[0] && !rd_load_d[14])
        rdfifo_rst_h <= 1'b1;   
    else
        rdfifo_rst_h <= 1'b0;              
end  

//----------------------------------------------------------------
always @(posedge clk_100 or negedge rst_n) begin
    if(!rst_n)
        rd_load_d2 <= 1'b0;
    else
        rd_load_d2 <= rd_load_2;      
end 

//å¯¹è¾“å‡ºæºåœºä¿¡å·è¿›è¡Œç§»ä½å¯„å­?
always @(posedge clk_100 or negedge rst_n) begin
    if(!rst_n)
        rd_load_dd <= 1'b0;
    else
        rd_load_dd <= {rd_load_dd[14:0],rd_load_d2};       //å»¶è¿Ÿé•?16å‘¨æœŸï¼Œå¯¹é½?256bitæ‹†åˆ†16bitæ‰¿éœ¿çš?16å‘¨æœŸ
end 

//äº§ç”Ÿä¸¿æ®µå¤ä½ç”µå¹³ï¼Œæ»¡è¶³fifoå¤ä½æ—¶åº  
always @(posedge clk_100 or negedge rst_n) begin
    if(!rst_n)
        rdfifo_rst_h2 <= 1'b0;
    else if(rd_load_dd[0] && !rd_load_dd[14])
        rdfifo_rst_h2 <= 1'b1;   
    else
        rdfifo_rst_h2 <= 1'b0;              
end  

//å¯¹è¾“å…¥æºåœºä¿¡å·è¿›è¡Œç§»ä½å¯„å­?
 always @(posedge wr_clk_1 or negedge rst_n) begin
    if(!rst_n)begin
        wr_load_d0 <= 1'b0;
        wr_load_d  <= 16'b0;        
    end     
    else begin
        wr_load_d0 <= wr_load_1;
        wr_load_d <= {wr_load_d[14:0],wr_load_d0};      
    end                 
end  

//äº§ç”Ÿä¸?æ®µå¤ä½ç”µå¹³ï¼Œæ»¡è¶³fifoå¤ä½æ—¶åº 
 always @(posedge wr_clk_1 or negedge rst_n) begin
    if(!rst_n)
      wfifo_rst_h0 <= 1'b0;          
    else if(wr_load_d[0] && !wr_load_d[15])
      wfifo_rst_h0 <= 1'b1;       
    else
      wfifo_rst_h0 <= 1'b0;                      
end   


//å¯¹è¾“å…¥æºåœºä¿¡å·è¿›è¡Œç§»ä½å¯„å­?  cam
 always @(posedge wr_clk_2 or negedge rst_n) begin
    if(!rst_n)begin
        wr_load_dd0 <= 1'b0;
        wr_load_dd  <= 16'b0;        
    end     
    else begin
        wr_load_dd0 <= wr_load_2;
        wr_load_dd <= {wr_load_dd[14:0],wr_load_dd0};      
    end                 
end  
//äº§ç”Ÿä¸¿æ®µå¤ä½ç”µå¹³ï¼Œæ»¡è¶³fifoå¤ä½æ—¶åº 
 always @(posedge wr_clk_2 or negedge rst_n) begin
    if(!rst_n)
      wfifo_rst_h1 <= 1'b0;          
    else if(wr_load_dd[0] && !wr_load_dd[15])
      wfifo_rst_h1 <= 1'b1;       
    else
      wfifo_rst_h1 <= 1'b0;                      
end 
//------------------------------------------------------------------------------------------------------------------------
    //çœŸå®çš„è¯»å†™çªå‘é•¿åº?
    assign real_wr_len = wr_burst_len + 8'd1;
    assign real_rd_len = rd_burst_len + 8'd1;
    
    //çªå‘åœ°å€å¢é‡, å³ç§»3çš?
    assign burst_wr_addr_inc = real_wr_len * AXI_WIDTH >> 3;
    assign burst_rd_addr_inc = real_rd_len * AXI_WIDTH >> 3;
    
    
    //å‘AXIä¸»æœºå‘å‡ºçš„è¯»å†™çªå‘é•¿åº?
    assign axi_wr_len = wr_burst_len;
    assign axi_rd_len = rd_burst_len;
    assign rd_valid = (~rd_fifo_empty_1) || (~rd_fifo_empty_2);

//å†™burstè¯·æ±‚äº§ç”Ÿ
always@(posedge clk or posedge rst_n) begin
    if(~rst_n)begin
        axi_wr_start<=1'b0;
    end else if(~axi_wr_ready) begin  //axi_wr_readyä½?,ä»£è¡¨AXIå†™ä¸»æœºæ­£åœ¨è¿›è¡Œæ•°æ®å‘é€?, startä¿¡å·å·²ç»è¢«å“åº?
            axi_wr_start <= 1'b0;
    //fifoæ•°æ®é•¿åº¦å¤§äºä¸?æ¬¡çªå‘é•¿åº¦å¹¶ä¸”axiå†™ç©ºé—?
    end else if((cnt_wr_fifo_rdport_1 > wr_burst_len-2 || cnt_wr_fifo_rdport_2 > wr_burst_len-2)&& axi_wr_ready ) 
    begin 
        axi_wr_start<=1'b1;      
    end
    else begin
        axi_wr_start<=1'b0;
    end

end
//è¯»burstè¯·æ±‚äº§ç”Ÿ
always@(posedge clk or posedge rst_n) begin
    if(~rst_n)begin
        axi_rd_start<=1'b0;
    end
    //fifoå¯å†™é•¿åº¦å¤§äºä¸?æ¬¡çªå‘é•¿åº¦å¹¶ä¸”axiè¯»ç©ºé—²ï¼Œfifoæ€»é•¿åº?1024
    else if((rd_mem_enable && (cnt_rd_fifo_wrport_1 < 500 - rd_burst_len || cnt_rd_fifo_wrport_2 < 500 - rd_burst_len)) && axi_rd_ready)
    begin
        axi_rd_start<=1'b1; 
    end
    else begin
        axi_rd_start<=1'b0;
    end
end
//------------------------------------------------------------------------------------
//è¯»å†™åœ°å€å¤ä½æ‰“æ‹å¯„å­˜å™?
reg wr_rst_reg1;
reg wr_rst_reg2;
reg wr_rst_reg11;
reg wr_rst_reg22;
reg rd_rst_reg1;
reg rd_rst_reg2;
//å¯¹å†™å¤ä½ä¿¡å·çš„è·¨æ—¶é’ŸåŸŸæ‰“2æ‹?
reg rd_judge_fifo_flag   ;
wire [255:0] axi_rd_data_1;
wire [255:0] axi_rd_data_2;
assign axi_rd_data_1 = (~rd_judge_fifo_flag ) ? axi_rd_data : 256'b0;
assign axi_rd_data_2 = (rd_judge_fifo_flag) ? axi_rd_data : 256'b0;
//assign axi_rd_data_1 =  axi_rd_data ;
//assign axi_rd_data_2 =  256'b0;

wire   axi_reading_1 ;
wire   axi_reading_2 ;
assign axi_reading_1 = (~rd_judge_fifo_flag ) ? axi_reading : 1'b0  ;
assign axi_reading_2 = (rd_judge_fifo_flag) ? axi_reading : 1'b0  ;
//assign axi_reading_1 =  axi_reading  ;
//assign axi_reading_2 =  1'b0  ;
reg wr_judge_fifo_flag   ;
wire [255:0] axi_wr_data_1;
wire [255:0] axi_wr_data_2;
assign axi_wr_data = (~wr_judge_fifo_flag ) ? axi_wr_data_1 : axi_wr_data_2;
//assign axi_wr_data =  axi_wr_data_1 ;

wire   axi_writing_1 ;
wire   axi_writing_2 ;
assign axi_writing_1 = (~wr_judge_fifo_flag ) ? axi_writing : 1'b0  ;
assign axi_writing_2 = (wr_judge_fifo_flag) ? axi_writing : 1'b0  ;
//assign axi_writing_1 = axi_writing ;
//assign axi_writing_2 = 1'b0 ;
//------------------------------------------------------------------------------------

    // Correcting WR_FIFO flag management logic
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            wr_judge_fifo_flag <= 1'b0;
        end else if ((cnt_wr_fifo_rdport_1 > wr_burst_len-2 && cnt_wr_fifo_rdport_2 < wr_burst_len - 2)&& axi_wr_ready) begin
                wr_judge_fifo_flag <= 1'b0;
            end else if ((cnt_wr_fifo_rdport_1 < wr_burst_len-2 && cnt_wr_fifo_rdport_2 > wr_burst_len - 2)&& axi_wr_ready) begin
                wr_judge_fifo_flag <= 1'b1;
            end else if (cnt_wr_fifo_rdport_1 > wr_burst_len - 2 && cnt_wr_fifo_rdport_2 > wr_burst_len - 2) begin
                wr_judge_fifo_flag <= ~wr_judge_fifo_flag;
            end
        end


    // Correcting RD_FIFO flag management logic
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            rd_judge_fifo_flag <= 1'b0;
        end else if ((rd_mem_enable && (cnt_rd_fifo_wrport_1 < 500 - rd_burst_len && cnt_rd_fifo_wrport_2 > 500 - rd_burst_len)) && axi_rd_ready) begin
                rd_judge_fifo_flag <= 1'b0;
            end else if ((rd_mem_enable && (cnt_rd_fifo_wrport_1 > 500 - rd_burst_len && cnt_rd_fifo_wrport_2 < 500 - rd_burst_len)) && axi_rd_ready) begin
                rd_judge_fifo_flag <= 1'b1;
            end else if ((rd_mem_enable && (cnt_rd_fifo_wrport_1 < 500 - rd_burst_len && cnt_rd_fifo_wrport_2 < 500 - rd_burst_len)) && axi_rd_ready) begin
                rd_judge_fifo_flag <= ~rd_judge_fifo_flag;
            end
        end


reg  [28:0] axi_wr_addr_1;
reg  [28:0] axi_wr_addr_2;
reg  [28:0] axi_rd_addr_1;
reg  [28:0] axi_rd_addr_2;
//assign axi_wr_addr   = axi_wr_addr_1;
//assign axi_rd_addr   = axi_rd_addr_1;
// å†™åŒºåŸŸé€‰æ‹©
assign axi_wr_addr = (wr_judge_fifo_flag == 1'b0) ? axi_wr_addr_1 : axi_wr_addr_2;

// è¯»åŒºåŸŸé€‰æ‹©
assign axi_rd_addr = (rd_judge_fifo_flag == 1'b0) ? axi_rd_addr_1 : axi_rd_addr_2;
//------------------------------------------------------------------------------------
always@(posedge clk or posedge rst_n) begin
    if(~rst_n)begin
        wr_rst_reg1<=1'b0;
        wr_rst_reg2<=1'b0;
    end
    else begin
        wr_rst_reg1<=wr_load_1;
        wr_rst_reg2<=wr_rst_reg1;
    end

end
//------------------------------------------------------------------------------------
always@(posedge clk or posedge rst_n) begin
    if(~rst_n)begin
        wr_rst_reg11<=1'b0;
        wr_rst_reg22<=1'b0;
    end
    else begin
        wr_rst_reg11<=wr_load_2;
        wr_rst_reg22<=wr_rst_reg11;
    end

end
reg rd_rst_reg11;
reg rd_rst_reg22;
//å¯¹è¯»å¤ä½ä¿¡å·çš„è·¨æ—¶é’ŸåŸŸæ‰“2æ‹?
always@(posedge clk or posedge rst_n) begin
    if(~rst_n)begin
        rd_rst_reg1<=1'b0;
        rd_rst_reg2<=1'b0;
    end
    else begin
        rd_rst_reg1<=rd_load_1;
        rd_rst_reg2<=rd_rst_reg1;
    end

end
//å¯¹è¯»å¤ä½ä¿¡å·çš„è·¨æ—¶é’ŸåŸŸæ‰“2æ‹?
always@(posedge clk or posedge rst_n) begin
    if(~rst_n)begin
        rd_rst_reg11<=1'b0;
        rd_rst_reg22<=1'b0;
    end
    else begin
        rd_rst_reg11<=rd_load_2;
        rd_rst_reg22<=rd_rst_reg11;
    end

end

reg pingpang_reg_1;
reg pingpang_reg_2;
//å®Œæˆä¸?æ¬¡çªå‘å¯¹åœ°å€è¿›è¡Œç›¸åŠ 
//ç›¸åŠ åœ°å€é•¿åº¦=çªå‘é•¿åº¦x8,64ä½ç­‰äº?8å­—èŠ‚
//128*8=1024
always@(posedge clk or posedge rst_n) begin
    if(~rst_n)begin
        axi_wr_addr_1<=wr_beg_addr_1;
        pingpang_reg_1<=1'b0;
    end
    //å†™å¤ä½ä¿¡å·ä¸Šå‡æ²¿
    else if(wr_rst_reg1&(~wr_rst_reg2)) begin
        axi_wr_addr_1<=wr_beg_addr_1;
    end 
    else if(axi_wr_done==1'b1 && wr_judge_fifo_flag == 1'b0) begin
        axi_wr_addr_1<=axi_wr_addr_1+burst_wr_addr_inc;
        //åˆ¤æ–­æ˜¯å¦æ˜¯ä¹’ä¹“æ“ä½?
        if(pingpang==1'b1) begin
        //ç»“æŸåœ°å€ä¸?2å€çš„æ¥å—åœ°å€ï¼Œæœ‰ä¸¤å—åŒºåŸŸ
            if(axi_wr_addr_1>=((wr_end_addr_1-wr_beg_addr_1)*2+wr_beg_addr_1-burst_wr_addr_inc)) 
            begin
                axi_wr_addr_1<=wr_beg_addr_1;
            end
            //æ ¹æ®åœ°å€ï¼Œpingpang_regä¸?0æˆ–è??1
            //ç”¨äºæŒ‡ç¤ºè¯»æ“ä½œä¸å†™æ“ä½œåœ°å?ä¸å†²çª?
            if(axi_wr_addr_1<wr_end_addr_1) begin
                pingpang_reg_1<=1'b0;  //ç¬¬ä¸€å?
            end
            else begin
                pingpang_reg_1<=1'b1;  //ç¬¬äºŒå?
            end
        
        end
        
        //éä¹’ä¹“æ“ä½?
        else begin
            if(axi_wr_addr_1>=(wr_end_addr_1-burst_wr_addr_inc)) 
            begin
                axi_wr_addr_1<=wr_beg_addr_1;
            end
        end
    end
    else begin
        axi_wr_addr_1<=axi_wr_addr_1;
    end

end
always@(posedge clk or posedge rst_n) begin
    if(~rst_n)begin
        axi_wr_addr_2<=wr_beg_addr_2;
        pingpang_reg_2<=1'b0;
    end
    //å†™å¤ä½ä¿¡å·ä¸Šå‡æ²¿
    else if(wr_rst_reg11&(~wr_rst_reg22)) begin
        axi_wr_addr_2<=wr_beg_addr_2;
    end 
    else if(axi_wr_done==1'b1 && wr_judge_fifo_flag == 1'b1) begin
        axi_wr_addr_2<=axi_wr_addr_2+burst_wr_addr_inc;
        //åˆ¤æ–­æ˜¯å¦æ˜¯ä¹’ä¹“æ“ä½?
        if(pingpang==1'b1) begin
        //ç»“æŸåœ°å€ä¸?2å€çš„æ¥å—åœ°å€ï¼Œæœ‰ä¸¤å—åŒºåŸŸ
            if(axi_wr_addr_2>=((wr_end_addr_2-wr_beg_addr_2)*2+wr_beg_addr_2-burst_wr_addr_inc)) 
            begin
                axi_wr_addr_2<=wr_beg_addr_2;
            end
            //æ ¹æ®åœ°å€ï¼Œpingpang_regä¸?0æˆ–è¿¿1
            //ç”¨äºæŒ‡ç¤ºè¯»æ“ä½œä¸å†™æ“ä½œåœ°å¿ä¸å†²çª¿
            if(axi_wr_addr_2<wr_end_addr_2) begin
                pingpang_reg_2<=1'b0;  //ç¬¬ä¸€å?
            end
            else begin
                pingpang_reg_2<=1'b1;  //ç¬¬äºŒå?
            end
        
        end
        //éä¹’ä¹“æ“ä½?
        else begin
            if(axi_wr_addr_2>=(wr_end_addr_2-burst_wr_addr_inc)) 
            begin
                axi_wr_addr_2<=wr_beg_addr_2;
            end
        end
    end
    else begin
        axi_wr_addr_2<=axi_wr_addr_2;
    end

end


//å®Œæˆä¸?æ¬¡çªå‘å¯¹åœ°å€è¿›è¡Œç›¸åŠ 
//ç›¸åŠ åœ°å€é•¿åº¦=çªå‘é•¿åº¦x8,64ä½ç­‰äº?8å­—èŠ‚
//128*8=1024
always@(posedge clk or posedge rst_n) begin
    if(~rst_n)begin
        if(pingpang==1'b1) axi_rd_addr_1<=rd_end_addr_1;
        else axi_rd_addr_1<=rd_beg_addr_1;
    end
     else if(rd_rst_reg1&(~rd_rst_reg2)) begin
        axi_rd_addr_1<=rd_beg_addr_1;
    end 
    else if(axi_rd_done==1'b1  && rd_judge_fifo_flag == 1'b0) begin
        axi_rd_addr_1<=axi_rd_addr_1+burst_rd_addr_inc;//åœ°å€ç´¯åŠ 
        //ä¹’ä¹“æ“ä½œ
         if(pingpang==1'b1) begin
           //åˆ°è¾¾ç»“æŸåœ°å€ 
           if((axi_rd_addr_1==(rd_end_addr_1-burst_rd_addr_inc))||
              (axi_rd_addr_1==((rd_end_addr_1-rd_beg_addr_1)*2+rd_beg_addr_1-burst_rd_addr_inc))) 
           begin
                //æ ¹æ®å†™æŒ‡ç¤ºåœ°å?ä¿¡å·ï¼Œå¯¹è¯»ä¿¡å·è¿›è¡Œå¤ä½?
               if(pingpang_reg_1==1'b1) axi_rd_addr_1<=rd_beg_addr_1;
               else axi_rd_addr_1<=rd_end_addr_1;
           end
                    
        end
        else begin  //éä¹’ä¹“æ“ä½?
            if(axi_rd_addr_1>=(rd_end_addr_1-burst_rd_addr_inc)) 
            begin
            axi_rd_addr_1<=rd_beg_addr_1;
            end
        end
    end
    else begin
        axi_rd_addr_1<=axi_rd_addr_1;
    end

end

always@(posedge clk or posedge rst_n) begin
    if(~rst_n)begin
        if(pingpang==1'b1) axi_rd_addr_2<=rd_end_addr_2;
        else axi_rd_addr_2<=rd_beg_addr_2;
    end
     else if(rd_rst_reg11&(~rd_rst_reg22)) begin
        axi_rd_addr_2<=rd_beg_addr_2;
    end 
    else if(axi_rd_done==1'b1 && rd_judge_fifo_flag == 1'b1) begin
        axi_rd_addr_2<=axi_rd_addr_2+burst_rd_addr_inc;//åœ°å€ç´¯åŠ 
        //ä¹’ä¹“æ“ä½œ
         if(pingpang==1'b1) begin
           //åˆ°è¾¾ç»“æŸåœ°å€ 
           if((axi_rd_addr_2==(rd_end_addr_2-burst_rd_addr_inc))||
              (axi_rd_addr_2==((rd_end_addr_2-rd_beg_addr_2)*2+rd_beg_addr_2-burst_rd_addr_inc))) 
           begin
                //æ ¹æ®å†™æŒ‡ç¤ºåœ°å¿ä¿¡å·ï¼Œå¯¹è¯»ä¿¡å·è¿›è¡Œå¤ä½¿
               if(pingpang_reg_2==1'b1) axi_rd_addr_2<=rd_beg_addr_2;
               else axi_rd_addr_2<=rd_end_addr_2;
           end
                    
        end
        else begin  //éä¹’ä¹“æ“ä½?
            if(axi_rd_addr_2>=(rd_end_addr_2-burst_rd_addr_inc)) 
            begin
            axi_rd_addr_2<=rd_beg_addr_2;
            end
        end
    end
    else begin
        axi_rd_addr_2<=axi_rd_addr_2;
    end

end
    //è¯»FIFO, ä»SDRAMä¸­è¯»å‡ºçš„æ•°æ®å…ˆæš‚å­˜äºæ­?
    //ä½¿ç”¨FIFO IPæ ?
	rd_fifo rd_fifo256x512_inst1 (
        .rst                (~rst_n | rdfifo_rst_h      ),  //è¯»å¤ä½æ—¶éœ¿è¦å¤ä½è¯»FIFO
        //.rst                (~rst_n                     ),
        .wr_clk             (clk_100                    ),  //å†™ç«¯å£æ—¶é’Ÿæ˜¯AXIä¸»æœºæ—¶é’Ÿ, ä»axi_master_rdæ¨¡å—å†™å…¥æ•°æ®
        .rd_clk             (rd_clk_1                     ),  //è¯»ç«¯å£æ—¶é’?
        .din                (axi_rd_data_1                ),  //ä»axi_master_rdæ¨¡å—å†™å…¥æ•°æ®
        .wr_en              (axi_reading_1                ),  //axi_master_rdæ­£åœ¨è¯»æ—¶,FIFOä¹Ÿåœ¨å†™å…¥
        .rd_en              (rfifo_rden_1                 ),  //è¯»FIFOè¯»ä½¿èƒ?    //-----------------è¯»ä¸ç”¨æ”¹------------------
        .dout               (rfifo_dout_1                 ),  //è¯»FIFOè¯»å–çš„æ•°æ?
        .full               (                           ),  
        .almost_full        (                           ),  
        .empty              (rd_fifo_empty_1              ),  
        .almost_empty       (                           ),  
        .rd_data_count      (                           ),  
        .wr_data_count      (cnt_rd_fifo_wrport_1         ),  //è¯»FIFOå†™ç«¯å?(å¯¹æ¥AXIè¯»ä¸»æœ?)æ•°æ®æ•°é‡
        .wr_rst_busy        (rd_fifo_wr_rst_busy_1        ),     
        .rd_rst_busy        (                           )      
);



    //å†™FIFO, å¾…å†™å…¥SDRAMçš„æ•°æ®å…ˆæš‚å­˜äºæ­¤
    //ä½¿ç”¨FIFO IPæ ?
    wr_fifo wr_fifo256x512_inst1 (
        .rst                (~rst_n | wfifo_rst_h0    ),  
        //.rst                (~rst_n        ),
        .wr_clk             (wr_clk_1                     ),  //å†™ç«¯å£æ—¶é’?
        .rd_clk             (clk_100                    ),  //è¯»ç«¯å£æ—¶é’Ÿæ˜¯AXIä¸»æœºæ—¶é’Ÿ, AXIå†™ä¸»æœºè¯»å–æ•°æ?
        .din                (wfifo_din_1                  ),  
        .wr_en              (wfifo_wren_1                 ),  
        .rd_en              (axi_writing_1                ),  //axi_master_wræ­£åœ¨å†™æ—¶,ä»å†™FIFOä¸­ä¸æ–­è¯»å‡ºæ•°æ?
        .dout               (axi_wr_data_1                ),  //è¯»å‡ºçš„æ•°æ®ä½œä¸ºAXIå†™ä¸»æœºçš„è¾“å…¥æ•°æ®
        .full               (                           ),  
        .almost_full        (                           ),  
        .empty              (                           ),  
        .almost_empty       (                           ),  
        .rd_data_count      (cnt_wr_fifo_rdport_1         ),  //å†™FIFOè¯»ç«¯å?(å¯¹æ¥AXIå†™ä¸»æœ?)æ•°æ®æ•°é‡
        .wr_data_count      (                           ),  
        .wr_rst_busy        (                           ),  
        .rd_rst_busy        (                           )   
    );


    //è¯»FIFO, ä»SDRAMä¸­è¯»å‡ºçš„æ•°æ®å…ˆæš‚å­˜äºæ­?
    //ä½¿ç”¨FIFO IPæ ?
	rd_fifo rd_fifo256x512_inst2 (
        .rst                (~rst_n | rdfifo_rst_h2      ),  //è¯»å¤ä½æ—¶éœ¿è¦å¤ä½è¯»FIFO
        //.rst                (1'b0                       ),
        .wr_clk             (clk_100                    ),  //å†™ç«¯å£æ—¶é’Ÿæ˜¯AXIä¸»æœºæ—¶é’Ÿ, ä»axi_master_rdæ¨¡å—å†™å…¥æ•°æ®
        .rd_clk             (rd_clk_2                     ),  //è¯»ç«¯å£æ—¶é’?
        .din                (axi_rd_data_2              ),  //ä»axi_master_rdæ¨¡å—å†™å…¥æ•°æ®
        .wr_en              (axi_reading_2              ),  //axi_master_rdæ­£åœ¨è¯»æ—¶,FIFOä¹Ÿåœ¨å†™å…¥
        .rd_en              (rfifo_rden_2                 ),  //è¯»FIFOè¯»ä½¿èƒ?
        .dout               (rfifo_dout_2                 ),  //è¯»FIFOè¯»å–çš„æ•°æ?
        .full               (                           ),  
        .almost_full        (                           ),  
        .empty              (rd_fifo_empty_2              ),  
        .almost_empty       (                           ),  
        .rd_data_count      (                           ),  
        .wr_data_count      (cnt_rd_fifo_wrport_2         ),  //è¯»FIFOå†™ç«¯å?(å¯¹æ¥AXIè¯»ä¸»æœ?)æ•°æ®æ•°é‡
        .wr_rst_busy        (rd_fifo_wr_rst_busy_2        ),     
        .rd_rst_busy        (                           )      
);



    //å†™FIFO, å¾…å†™å…¥SDRAMçš„æ•°æ®å…ˆæš‚å­˜äºæ­¤
    //ä½¿ç”¨FIFO IPæ ?
    wr_fifo wr_fifo256x512_inst2 (
        .rst                (~rst_n | wfifo_rst_h1          ),  
        //.rst                (1'b0        ),
        .wr_clk             (wr_clk_2                     ),  //å†™ç«¯å£æ—¶é’?
        .rd_clk             (clk_100                    ),  //è¯»ç«¯å£æ—¶é’Ÿæ˜¯AXIä¸»æœºæ—¶é’Ÿ, AXIå†™ä¸»æœºè¯»å–æ•°æ?
        .din                (wfifo_din_2                  ),  
        .wr_en              (wfifo_wren_2                 ),  
        .rd_en              (axi_writing_2                ),  //axi_master_wræ­£åœ¨å†™æ—¶,ä»å†™FIFOä¸­ä¸æ–­è¯»å‡ºæ•°æ?
        .dout               (axi_wr_data_2                ),  //è¯»å‡ºçš„æ•°æ®ä½œä¸ºAXIå†™ä¸»æœºçš„è¾“å…¥æ•°æ®
        .full               (                           ),  
        .almost_full        (                           ),  
        .empty              (                           ),  
        .almost_empty       (                           ),  
        .rd_data_count      (cnt_wr_fifo_rdport_2         ),  //å†™FIFOè¯»ç«¯å?(å¯¹æ¥AXIå†™ä¸»æœ?)æ•°æ®æ•°é‡
        .wr_data_count      (                           ),  
        .wr_rst_busy        (                           ),  
        .rd_rst_busy        (                           )   
    );

endmodule
