/*
 * Copyright Altera Corporation (C) 2012,2014. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License along with
 * this program.  If not, see <http://www.gnu.org/licenses/>.
 */

/dts-v1/;
/include/ "socfpga.dtsi"

/ {
	model = "ViE 3rd Gen Camera v1.00";
	compatible = "altr,socfpga-cyclone5", "altr,socfpga";

	chosen {
		bootargs = "console=ttyS0,115200 root=/dev/mmcblk0p2 rw rootwait";
	};

	memory {
		name = "memory";
		device_type = "memory";
		reg = <0x0 0x40000000>; /* 1 GB */
	};

	aliases {
		/* this allow the ethaddr uboot environmnet variable contents
		 * to be added to the gmac1 device tree blob.
		 */
		ethernet0 = &gmac1;
	};

	soc {
		clkmgr@ffd04000 {
			clocks {
				osc1 {
					clock-frequency = <25000000>;
				};
			};
		};

		hps_0_bridges: bridge@0xc0000000 {
			compatible = "altr,bridge-1.0", "simple-bus";
			reg = < 0xC0000000 0x20000000 
				0xFF200000 0x00200000 >;
			reg-names = "axi_h2f", "axi_h2f_lw";
			#address-cells = < 2 >;
			#size-cells = < 1 >;
			ranges = < 0x00000000 0x00000000 0xC0000000 0x00010000 
				0x00000001 0x00010040 0xFF210040 0x00000010 
				0x00000001 0x00010080 0xFF210080 0x00000010 
				0x00000001 0x000100C0 0xFF2100C0 0x00000010 
				0x00000001 0x00020000 0xFF220000 0x00000008 
				0x00000001 0x00010000 0xFF210000 0x00000008 >;

			led_pio: gpio@0x100010040 {
				compatible = "ALTR,pio-13.1", "ALTR,pio-1.0", "altr,pio-1.0";
				reg = < 0x00000001 0x00010040 0x00000010 >;
				width = < 4 >;
				resetvalue = < 0 >;
				#gpio-cells = < 2 >;
				gpio-controller;
			};

			dipsw_pio: gpio@0x100010080 {
				compatible = "ALTR,pio-13.1", "ALTR,pio-1.0", "altr,pio-1.0";
				reg = < 0x00000001 0x00010080 0x00000010 >;
				interrupt-parent = < &intc >;
				interrupts = < 0 40 1 >;
				width = < 4 >;
				resetvalue = < 0 >;
				edge_type = < 2 >;
				level_trigger = < 0 >;
				#gpio-cells = < 2 >;
				gpio-controller;
			};

			button_pio: gpio@0x1000100C0 {
				compatible = "ALTR,pio-13.1", "ALTR,pio-1.0", "altr,pio-1.0";
				reg = < 0x00000001 0x000100C0 0x00000010 >;
				interrupt-parent = < &intc >;
				interrupts = < 0 41 1 >;
				width = < 3 >;
				resetvalue = < 0 >;
				edge_type = < 1 >;
				level_trigger = < 0 >;
				#gpio-cells = < 2 >;
				gpio-controller;
			};

			jtag_uart: serial@0x100020000 {
				compatible = "altr,juart-1.0";
				reg = < 0x00000001 0x00020000 0x00000008 >;
				interrupt-parent = < &intc >;
				interrupts = < 0 42 4 >;
			};

			sysid_qsys: sysid@0x100010000 {
				compatible = "altr,sysid-1.0";
				reg = < 0x00000001 0x00010000 0x00000008 >;
				id = < 2899645200 >;
				timestamp = < 1391135776 >;
			};
		};

		dwmmc0@ff704000 {
			num-slots = <1>;
			supports-highspeed;
			broken-cd;
			altr,dw-mshc-ciu-div = <3>;
			altr,dw-mshc-sdr-timing = <0 3>;

			slot@0 {
				reg = <0>;
				bus-width = <4>;
			};
		};

		ethernet@ff702000 {
			phy-mode = "rgmii";
			phy-addr = <0xffffffff>; /* probe for phy addr */
			status = "okay";
		};

		i2c0: i2c@ffc04000 {
			speed-mode = <0>;
			status = "okay";
		};

		serial0@ffc02000 {
			status = "okay";
		};

		sysmgr@ffd08000 {
			cpu1-start-addr = <0xffd080c4>;
		};

		usb1: usb@ffb40000 {
			status = "okay";
		};

		watchdog0: wd@ffd02000 {
			status = "okay";
		};
/*
		soc_leds: leds {
			compatible = "gpio-leds";

			led_fpga0: fpga0 {
				label = "fpga_led0";
				gpios = < &led_pio 0 1 >;
			};

			led_fpga1: fpga1 {
				label = "fpga_led1";
				gpios = < &led_pio 1 1 >;
			};

			led_fpga2: fpga2 {
				label = "fpga_led2";
				gpios = < &led_pio 2 1 >;
			};

			led_fpga3: fpga3 {
				label = "fpga_led3";
				gpios = < &led_pio 3 1 >;
			};
		};
*/
	};
};

&i2c0 {
	/*
	 * adjust the falling times to decrease the i2c frequency to 50Khz
	 * because the LCD module does not work at the standard 100Khz
	 */
	i2c-sda-falling-time-ns = <5000>;
	i2c-scl-falling-time-ns = <5000>;

	eeprom@51 {
		compatible = "atmel,24c32";
		reg = <0x51>;
		pagesize = <32>;
	};

	rtc@68 {
		compatible = "dallas,ds1339";
		reg = <0x68>;
	};
};

&gmac1 {
	phy-mode = "rgmii";
	snps,phy-addr = <0xffffffff>; /* probe for phy addr */
	rxd0-skew-ps = <0>;
	rxd0-skew-ps = <0>;
	rxd1-skew-ps = <0>;
	rxd2-skew-ps = <0>;
	rxd3-skew-ps = <0>;
	txen-skew-ps = <0>;
	txc-skew-ps = <2600>;
	rxdv-skew-ps = <0>;
	rxc-skew-ps = <2000>;
	snps,max-mtu = <3800>;
	status = "okay";
};

&qspi {
	status = "okay";
	flash0: n25q512a@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "n25q512a";
		reg = <0>;      /* chip select */
		spi-max-frequency = <100000000>;
		m25p,fast-read;
		page-size = <256>;
		block-size = <16>; /* 2^16, 64KB */
		read-delay = <4>;  /* delay value in read data capture register */
		tshsl-ns = <50>;
		tsd2d-ns = <50>;
		tchsh-ns = <4>;
		tslch-ns = <4>;

		partition@qspi-boot {
			/* 8MB for raw data. */
			label = "Flash 0 Raw Data";
			reg = <0x0 0x800000>;
		};
		partition@qspi-rootfs {
			/* 48MB for jffs2 data. */
			label = "Flash 0 jffs2 Filesystem";
			reg = <0x800000 0x3000000>;
		};
		partition@qspi-fpga {
			/* 8MB for FPGA Image. */
			label = "Flash 0 FPGA Image";
			reg = <0x3800000 0x800000>;
		};
	};
};
