<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › radeon › rv770.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>rv770.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2008 Advanced Micro Devices, Inc.</span>
<span class="cm"> * Copyright 2008 Red Hat Inc.</span>
<span class="cm"> * Copyright 2009 Jerome Glisse.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice shall be included in</span>
<span class="cm"> * all copies or substantial portions of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span>
<span class="cm"> * OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors: Dave Airlie</span>
<span class="cm"> *          Alex Deucher</span>
<span class="cm"> *          Jerome Glisse</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/firmware.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;radeon.h&quot;</span>
<span class="cp">#include &quot;radeon_asic.h&quot;</span>
<span class="cp">#include &quot;radeon_drm.h&quot;</span>
<span class="cp">#include &quot;rv770d.h&quot;</span>
<span class="cp">#include &quot;atom.h&quot;</span>
<span class="cp">#include &quot;avivod.h&quot;</span>

<span class="cp">#define R700_PFP_UCODE_SIZE 848</span>
<span class="cp">#define R700_PM4_UCODE_SIZE 1360</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">rv770_gpu_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">rv770_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">rv770_pcie_gen2_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>

<span class="n">u32</span> <span class="nf">rv770_page_flip</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">crtc_id</span><span class="p">,</span> <span class="n">u64</span> <span class="n">crtc_base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="n">crtc_id</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AVIVO_D1GRPH_UPDATE</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* Lock the graphics update lock */</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">AVIVO_D1GRPH_UPDATE_LOCK</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_D1GRPH_UPDATE</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* update the scanout addresses */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">D2GRPH_SECONDARY_SURFACE_ADDRESS_HIGH</span><span class="p">,</span> <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">crtc_base</span><span class="p">));</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">D2GRPH_PRIMARY_SURFACE_ADDRESS_HIGH</span><span class="p">,</span> <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">crtc_base</span><span class="p">));</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">D1GRPH_SECONDARY_SURFACE_ADDRESS_HIGH</span><span class="p">,</span> <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">crtc_base</span><span class="p">));</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">D1GRPH_PRIMARY_SURFACE_ADDRESS_HIGH</span><span class="p">,</span> <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">crtc_base</span><span class="p">));</span>
	<span class="p">}</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">D1GRPH_SECONDARY_SURFACE_ADDRESS</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">crtc_base</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">D1GRPH_PRIMARY_SURFACE_ADDRESS</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">crtc_base</span><span class="p">);</span>

	<span class="cm">/* Wait for update_pending to go high. */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">AVIVO_D1GRPH_UPDATE</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">AVIVO_D1GRPH_SURFACE_UPDATE_PENDING</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;Update pending now high. Unlocking vupdate_lock.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="cm">/* Unlock the lock, so double-buffering can take place inside vblank */</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">AVIVO_D1GRPH_UPDATE_LOCK</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_D1GRPH_UPDATE</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* Return current update_pending status: */</span>
	<span class="k">return</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AVIVO_D1GRPH_UPDATE</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">AVIVO_D1GRPH_SURFACE_UPDATE_PENDING</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* get temperature in millidegrees */</span>
<span class="kt">int</span> <span class="nf">rv770_get_temp</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">temp</span> <span class="o">=</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">CG_MULT_THERMAL_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">ASIC_T_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span>
		<span class="n">ASIC_T_SHIFT</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">actual_temp</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="mh">0x400</span><span class="p">)</span>
		<span class="n">actual_temp</span> <span class="o">=</span> <span class="o">-</span><span class="mi">256</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="mh">0x200</span><span class="p">)</span>
		<span class="n">actual_temp</span> <span class="o">=</span> <span class="mi">255</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="mh">0x100</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">actual_temp</span> <span class="o">=</span> <span class="n">temp</span> <span class="o">&amp;</span> <span class="mh">0x1ff</span><span class="p">;</span>
		<span class="n">actual_temp</span> <span class="o">|=</span> <span class="o">~</span><span class="mh">0x1ff</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">actual_temp</span> <span class="o">=</span> <span class="n">temp</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">actual_temp</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">)</span> <span class="o">/</span> <span class="mi">2</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rv770_pm_misc</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">req_ps_idx</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">req_cm_idx</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_clock_mode_index</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_power_state</span> <span class="o">*</span><span class="n">ps</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">power_state</span><span class="p">[</span><span class="n">req_ps_idx</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">radeon_voltage</span> <span class="o">*</span><span class="n">voltage</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ps</span><span class="o">-&gt;</span><span class="n">clock_info</span><span class="p">[</span><span class="n">req_cm_idx</span><span class="p">].</span><span class="n">voltage</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">==</span> <span class="n">VOLTAGE_SW</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">voltage</span><span class="o">-&gt;</span><span class="n">voltage</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* 0xff01 is a flag rather then an actual voltage */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">voltage</span> <span class="o">==</span> <span class="mh">0xff01</span><span class="p">)</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">voltage</span> <span class="o">!=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">current_vddc</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">radeon_atom_set_voltage</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">voltage</span><span class="o">-&gt;</span><span class="n">voltage</span><span class="p">,</span> <span class="n">SET_VOLTAGE_TYPE_ASIC_VDDC</span><span class="p">);</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">current_vddc</span> <span class="o">=</span> <span class="n">voltage</span><span class="o">-&gt;</span><span class="n">voltage</span><span class="p">;</span>
			<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;Setting: v: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">voltage</span><span class="o">-&gt;</span><span class="n">voltage</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * GART</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">rv770_pcie_gart_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">robj</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;No VRAM object for PCIE GART.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_gart_table_vram_pin</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="n">radeon_gart_restore</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Setup L2 cache */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_L2_CNTL</span><span class="p">,</span> <span class="n">ENABLE_L2_CACHE</span> <span class="o">|</span> <span class="n">ENABLE_L2_FRAGMENT_PROCESSING</span> <span class="o">|</span>
				<span class="n">ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE</span> <span class="o">|</span>
				<span class="n">EFFECTIVE_L2_QUEUE_SIZE</span><span class="p">(</span><span class="mi">7</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_L2_CNTL2</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_L2_CNTL3</span><span class="p">,</span> <span class="n">BANK_SELECT</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">|</span> <span class="n">CACHE_UPDATE_MODE</span><span class="p">(</span><span class="mi">2</span><span class="p">));</span>
	<span class="cm">/* Setup TLB control */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">ENABLE_L1_TLB</span> <span class="o">|</span> <span class="n">ENABLE_L1_FRAGMENT_PROCESSING</span> <span class="o">|</span>
		<span class="n">SYSTEM_ACCESS_MODE_NOT_IN_SYS</span> <span class="o">|</span>
		<span class="n">SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU</span> <span class="o">|</span>
		<span class="n">EFFECTIVE_L1_TLB_SIZE</span><span class="p">(</span><span class="mi">5</span><span class="p">)</span> <span class="o">|</span> <span class="n">EFFECTIVE_L1_QUEUE_SIZE</span><span class="p">(</span><span class="mi">5</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MD_L1_TLB0_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MD_L1_TLB1_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MD_L1_TLB2_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV740</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MD_L1_TLB3_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MB_L1_TLB0_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MB_L1_TLB1_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MB_L1_TLB2_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MB_L1_TLB3_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_PAGE_TABLE_START_ADDR</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_start</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_PAGE_TABLE_END_ADDR</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_end</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_PAGE_TABLE_BASE_ADDR</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">table_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_CNTL</span><span class="p">,</span> <span class="n">ENABLE_CONTEXT</span> <span class="o">|</span> <span class="n">PAGE_TABLE_DEPTH</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
				<span class="n">RANGE_PROTECTION_FAULT_ENABLE_DEFAULT</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR</span><span class="p">,</span>
			<span class="p">(</span><span class="n">u32</span><span class="p">)(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dummy_page</span><span class="p">.</span><span class="n">addr</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">));</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">7</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_CNTL</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">r600_pcie_gart_tlb_flush</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;PCIE GART of %uM enabled (table at 0x%016llX).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="p">(</span><span class="kt">unsigned</span><span class="p">)(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_size</span> <span class="o">&gt;&gt;</span> <span class="mi">20</span><span class="p">),</span>
		 <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span><span class="p">)</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">table_addr</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">ready</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rv770_pcie_gart_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* Disable all tables */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">7</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_CNTL</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Setup L2 cache */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_L2_CNTL</span><span class="p">,</span> <span class="n">ENABLE_L2_FRAGMENT_PROCESSING</span> <span class="o">|</span>
				<span class="n">EFFECTIVE_L2_QUEUE_SIZE</span><span class="p">(</span><span class="mi">7</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_L2_CNTL2</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_L2_CNTL3</span><span class="p">,</span> <span class="n">BANK_SELECT</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">|</span> <span class="n">CACHE_UPDATE_MODE</span><span class="p">(</span><span class="mi">2</span><span class="p">));</span>
	<span class="cm">/* Setup TLB control */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">EFFECTIVE_L1_TLB_SIZE</span><span class="p">(</span><span class="mi">5</span><span class="p">)</span> <span class="o">|</span> <span class="n">EFFECTIVE_L1_QUEUE_SIZE</span><span class="p">(</span><span class="mi">5</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MD_L1_TLB0_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MD_L1_TLB1_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MD_L1_TLB2_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MB_L1_TLB0_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MB_L1_TLB1_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MB_L1_TLB2_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MB_L1_TLB3_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">radeon_gart_table_vram_unpin</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rv770_pcie_gart_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">radeon_gart_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">rv770_pcie_gart_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_gart_table_vram_free</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>


<span class="kt">void</span> <span class="nf">rv770_agp_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* Setup L2 cache */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_L2_CNTL</span><span class="p">,</span> <span class="n">ENABLE_L2_CACHE</span> <span class="o">|</span> <span class="n">ENABLE_L2_FRAGMENT_PROCESSING</span> <span class="o">|</span>
				<span class="n">ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE</span> <span class="o">|</span>
				<span class="n">EFFECTIVE_L2_QUEUE_SIZE</span><span class="p">(</span><span class="mi">7</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_L2_CNTL2</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_L2_CNTL3</span><span class="p">,</span> <span class="n">BANK_SELECT</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">|</span> <span class="n">CACHE_UPDATE_MODE</span><span class="p">(</span><span class="mi">2</span><span class="p">));</span>
	<span class="cm">/* Setup TLB control */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">ENABLE_L1_TLB</span> <span class="o">|</span> <span class="n">ENABLE_L1_FRAGMENT_PROCESSING</span> <span class="o">|</span>
		<span class="n">SYSTEM_ACCESS_MODE_NOT_IN_SYS</span> <span class="o">|</span>
		<span class="n">SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU</span> <span class="o">|</span>
		<span class="n">EFFECTIVE_L1_TLB_SIZE</span><span class="p">(</span><span class="mi">5</span><span class="p">)</span> <span class="o">|</span> <span class="n">EFFECTIVE_L1_QUEUE_SIZE</span><span class="p">(</span><span class="mi">5</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MD_L1_TLB0_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MD_L1_TLB1_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MD_L1_TLB2_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MB_L1_TLB0_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MB_L1_TLB1_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MB_L1_TLB2_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MB_L1_TLB3_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">7</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_CNTL</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rv770_mc_program</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rv515_mc_save</span> <span class="n">save</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">;</span>

	<span class="cm">/* Initialize HDP */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">,</span> <span class="n">j</span> <span class="o">+=</span> <span class="mh">0x18</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c14</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c18</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c1c</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c20</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c24</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* r7xx hw bug.  Read from HDP_DEBUG1 rather</span>
<span class="cm">	 * than writing to HDP_REG_COHERENCY_FLUSH_CNTL</span>
<span class="cm">	 */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">HDP_DEBUG1</span><span class="p">);</span>

	<span class="n">rv515_mc_stop</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">save</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r600_mc_wait_for_idle</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Wait for MC idle timedout !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* Lockout access through VGA aperture*/</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VGA_HDP_CONTROL</span><span class="p">,</span> <span class="n">VGA_MEMORY_DISABLE</span><span class="p">);</span>
	<span class="cm">/* Update configuration */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_AGP</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_start</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* VRAM before AGP */</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_SYSTEM_APERTURE_LOW_ADDR</span><span class="p">,</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_SYSTEM_APERTURE_HIGH_ADDR</span><span class="p">,</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_end</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="cm">/* VRAM after AGP */</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_SYSTEM_APERTURE_LOW_ADDR</span><span class="p">,</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_start</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_SYSTEM_APERTURE_HIGH_ADDR</span><span class="p">,</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_end</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_SYSTEM_APERTURE_LOW_ADDR</span><span class="p">,</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_SYSTEM_APERTURE_HIGH_ADDR</span><span class="p">,</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_end</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">vram_scratch</span><span class="p">.</span><span class="n">gpu_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_end</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFFFF</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFFFF</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_FB_LOCATION</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDP_NONSURFACE_BASE</span><span class="p">,</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDP_NONSURFACE_INFO</span><span class="p">,</span> <span class="p">(</span><span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDP_NONSURFACE_SIZE</span><span class="p">,</span> <span class="mh">0x3FFFFFFF</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_AGP</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_AGP_TOP</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_end</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_AGP_BOT</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_start</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_AGP_BASE</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">agp_base</span> <span class="o">&gt;&gt;</span> <span class="mi">22</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_AGP_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_AGP_TOP</span><span class="p">,</span> <span class="mh">0x0FFFFFFF</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_AGP_BOT</span><span class="p">,</span> <span class="mh">0x0FFFFFFF</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r600_mc_wait_for_idle</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Wait for MC idle timedout !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">rv515_mc_resume</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">save</span><span class="p">);</span>
	<span class="cm">/* we need to own VRAM, so turn off the VGA renderer here</span>
<span class="cm">	 * to stop it overwriting our objects */</span>
	<span class="n">rv515_vga_render_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>


<span class="cm">/*</span>
<span class="cm"> * CP.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">r700_cp_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">radeon_ttm_set_active_vram_size</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">visible_vram_size</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_ME_CNTL</span><span class="p">,</span> <span class="p">(</span><span class="n">CP_ME_HALT</span> <span class="o">|</span> <span class="n">CP_PFP_HALT</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SCRATCH_UMSK</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">rv770_cp_load_microcode</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="n">__be32</span> <span class="o">*</span><span class="n">fw_data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">me_fw</span> <span class="o">||</span> <span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pfp_fw</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">r700_cp_stop</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB_CNTL</span><span class="p">,</span>
<span class="cp">#ifdef __BIG_ENDIAN</span>
	       <span class="n">BUF_SWAP_32BIT</span> <span class="o">|</span>
<span class="cp">#endif</span>
	       <span class="n">RB_NO_UPDATE</span> <span class="o">|</span> <span class="n">RB_BLKSZ</span><span class="p">(</span><span class="mi">15</span><span class="p">)</span> <span class="o">|</span> <span class="n">RB_BUFSZ</span><span class="p">(</span><span class="mi">3</span><span class="p">));</span>

	<span class="cm">/* Reset cp */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">GRBM_SOFT_RESET</span><span class="p">,</span> <span class="n">SOFT_RESET_CP</span><span class="p">);</span>
	<span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_SOFT_RESET</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">15</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">GRBM_SOFT_RESET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">fw_data</span> <span class="o">=</span> <span class="p">(</span><span class="k">const</span> <span class="n">__be32</span> <span class="o">*</span><span class="p">)</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pfp_fw</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_PFP_UCODE_ADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">R700_PFP_UCODE_SIZE</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_PFP_UCODE_DATA</span><span class="p">,</span> <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">fw_data</span><span class="o">++</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_PFP_UCODE_ADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">fw_data</span> <span class="o">=</span> <span class="p">(</span><span class="k">const</span> <span class="n">__be32</span> <span class="o">*</span><span class="p">)</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">me_fw</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_ME_RAM_WADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">R700_PM4_UCODE_SIZE</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_ME_RAM_DATA</span><span class="p">,</span> <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">fw_data</span><span class="o">++</span><span class="p">));</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_PFP_UCODE_ADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_ME_RAM_WADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_ME_RAM_RADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r700_cp_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">r700_cp_stop</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_ring_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">]);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Core functions</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">rv770_gpu_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">,</span> <span class="n">num_qd_pipes</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ta_aux_cntl</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sx_debug_1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">smx_dc_ctl0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">db_debug3</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">num_gs_verts_per_thread</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">vgt_gs_per_es</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">gs_prim_buffer_depth</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sq_ms_fifo_sizes</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sq_config</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sq_thread_resource_mgmt</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hdp_host_path_cntl</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sq_dyn_gpr_size_simd_ab_0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">gb_tiling_config</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cc_rb_backend_disable</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cc_gc_shader_pipe_config</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mc_arb_ramcfg</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">db_debug4</span><span class="p">,</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">inactive_pipes</span><span class="p">,</span> <span class="n">shader_pipe_config</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">disabled_rb_mask</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">active_number</span><span class="p">;</span>

	<span class="cm">/* setup chip specs */</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">tiling_group_size</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CHIP_RV770</span>:
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_pipes</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_tile_pipes</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_simds</span> <span class="o">=</span> <span class="mi">10</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_backends</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_gprs</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_threads</span> <span class="o">=</span> <span class="mi">248</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_stack_entries</span> <span class="o">=</span> <span class="mi">512</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_hw_contexts</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_gs_threads</span> <span class="o">=</span> <span class="mi">16</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sx_max_export_size</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sx_max_export_pos_size</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sx_max_export_smx_size</span> <span class="o">=</span> <span class="mi">112</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sq_num_cf_insts</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>

		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sx_num_of_sets</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sc_prim_fifo_size</span> <span class="o">=</span> <span class="mh">0xF9</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sc_hiz_tile_fifo_size</span> <span class="o">=</span> <span class="mh">0x30</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sc_earlyz_tile_fifo_fize</span> <span class="o">=</span> <span class="mh">0x130</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV730</span>:
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_pipes</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_tile_pipes</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_simds</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_backends</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_gprs</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_threads</span> <span class="o">=</span> <span class="mi">248</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_stack_entries</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_hw_contexts</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_gs_threads</span> <span class="o">=</span> <span class="mi">16</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sx_max_export_size</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sx_max_export_pos_size</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sx_max_export_smx_size</span> <span class="o">=</span> <span class="mi">224</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sq_num_cf_insts</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>

		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sx_num_of_sets</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sc_prim_fifo_size</span> <span class="o">=</span> <span class="mh">0xf9</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sc_hiz_tile_fifo_size</span> <span class="o">=</span> <span class="mh">0x30</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sc_earlyz_tile_fifo_fize</span> <span class="o">=</span> <span class="mh">0x130</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sx_max_export_pos_size</span> <span class="o">&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sx_max_export_pos_size</span> <span class="o">-=</span> <span class="mi">16</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sx_max_export_smx_size</span> <span class="o">+=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV710</span>:
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_pipes</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_tile_pipes</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_simds</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_backends</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_gprs</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_threads</span> <span class="o">=</span> <span class="mi">192</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_stack_entries</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_hw_contexts</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_gs_threads</span> <span class="o">=</span> <span class="mi">8</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sx_max_export_size</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sx_max_export_pos_size</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sx_max_export_smx_size</span> <span class="o">=</span> <span class="mi">112</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sq_num_cf_insts</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sx_num_of_sets</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sc_prim_fifo_size</span> <span class="o">=</span> <span class="mh">0x40</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sc_hiz_tile_fifo_size</span> <span class="o">=</span> <span class="mh">0x30</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sc_earlyz_tile_fifo_fize</span> <span class="o">=</span> <span class="mh">0x130</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV740</span>:
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_pipes</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_tile_pipes</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_simds</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_backends</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_gprs</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_threads</span> <span class="o">=</span> <span class="mi">248</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_stack_entries</span> <span class="o">=</span> <span class="mi">512</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_hw_contexts</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_gs_threads</span> <span class="o">=</span> <span class="mi">16</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sx_max_export_size</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sx_max_export_pos_size</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sx_max_export_smx_size</span> <span class="o">=</span> <span class="mi">224</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sq_num_cf_insts</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>

		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sx_num_of_sets</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sc_prim_fifo_size</span> <span class="o">=</span> <span class="mh">0x100</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sc_hiz_tile_fifo_size</span> <span class="o">=</span> <span class="mh">0x30</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sc_earlyz_tile_fifo_fize</span> <span class="o">=</span> <span class="mh">0x130</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sx_max_export_pos_size</span> <span class="o">&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sx_max_export_pos_size</span> <span class="o">-=</span> <span class="mi">16</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sx_max_export_smx_size</span> <span class="o">+=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Initialize HDP */</span>
	<span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c14</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c18</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c1c</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c20</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c24</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">j</span> <span class="o">+=</span> <span class="mh">0x18</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">GRBM_CNTL</span><span class="p">,</span> <span class="n">GRBM_READ_TIMEOUT</span><span class="p">(</span><span class="mh">0xff</span><span class="p">));</span>

	<span class="cm">/* setup tiling, simd, pipe config */</span>
	<span class="n">mc_arb_ramcfg</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">MC_ARB_RAMCFG</span><span class="p">);</span>

	<span class="n">shader_pipe_config</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">CC_GC_SHADER_PIPE_CONFIG</span><span class="p">);</span>
	<span class="n">inactive_pipes</span> <span class="o">=</span> <span class="p">(</span><span class="n">shader_pipe_config</span> <span class="o">&amp;</span> <span class="n">INACTIVE_QD_PIPES_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">INACTIVE_QD_PIPES_SHIFT</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="n">active_number</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">R7XX_MAX_PIPES</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">inactive_pipes</span> <span class="o">&amp;</span> <span class="n">tmp</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">active_number</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">tmp</span> <span class="o">&lt;&lt;=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">active_number</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">SPI_CONFIG_CNTL</span><span class="p">,</span> <span class="n">DISABLE_INTERP_1</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">SPI_CONFIG_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">cc_rb_backend_disable</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">CC_RB_BACKEND_DISABLE</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x00ff0000</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">R7XX_MAX_BACKENDS</span> <span class="o">-</span> <span class="n">r600_count_pipe_bits</span><span class="p">(</span><span class="n">cc_rb_backend_disable</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_backends</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_backends</span> <span class="o">=</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">cc_gc_shader_pipe_config</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">CC_GC_SHADER_PIPE_CONFIG</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xffffff00</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">R7XX_MAX_PIPES</span> <span class="o">-</span> <span class="n">r600_count_pipe_bits</span><span class="p">((</span><span class="n">cc_gc_shader_pipe_config</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">R7XX_MAX_PIPES_MASK</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_pipes</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_pipes</span> <span class="o">=</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">R7XX_MAX_SIMDS</span> <span class="o">-</span> <span class="n">r600_count_pipe_bits</span><span class="p">((</span><span class="n">cc_gc_shader_pipe_config</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">R7XX_MAX_SIMDS_MASK</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_simds</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_simds</span> <span class="o">=</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_tile_pipes</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">1</span>:
	<span class="nl">default:</span>
		<span class="n">gb_tiling_config</span> <span class="o">=</span> <span class="n">PIPE_TILING</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">gb_tiling_config</span> <span class="o">=</span> <span class="n">PIPE_TILING</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">4</span>:
		<span class="n">gb_tiling_config</span> <span class="o">=</span> <span class="n">PIPE_TILING</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">8</span>:
		<span class="n">gb_tiling_config</span> <span class="o">=</span> <span class="n">PIPE_TILING</span><span class="p">(</span><span class="mi">3</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">tiling_npipes</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_tile_pipes</span><span class="p">;</span>

	<span class="n">disabled_rb_mask</span> <span class="o">=</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">CC_RB_BACKEND_DISABLE</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">R7XX_MAX_BACKENDS_MASK</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">gb_tiling_config</span> <span class="o">&amp;</span> <span class="n">PIPE_TILING__MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">PIPE_TILING__SHIFT</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">r6xx_remap_render_backend</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">tmp</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_backends</span><span class="p">,</span>
					<span class="n">R7XX_MAX_BACKENDS</span><span class="p">,</span> <span class="n">disabled_rb_mask</span><span class="p">);</span>
	<span class="n">gb_tiling_config</span> <span class="o">|=</span> <span class="n">tmp</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">backend_map</span> <span class="o">=</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV770</span><span class="p">)</span>
		<span class="n">gb_tiling_config</span> <span class="o">|=</span> <span class="n">BANK_TILING</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">mc_arb_ramcfg</span> <span class="o">&amp;</span> <span class="n">NOOFBANK_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">NOOFBANK_SHIFT</span><span class="p">)</span>
			<span class="n">gb_tiling_config</span> <span class="o">|=</span> <span class="n">BANK_TILING</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">gb_tiling_config</span> <span class="o">|=</span> <span class="n">BANK_TILING</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">tiling_nbanks</span> <span class="o">=</span> <span class="mi">4</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">gb_tiling_config</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">);</span>
	<span class="n">gb_tiling_config</span> <span class="o">|=</span> <span class="n">GROUP_SIZE</span><span class="p">((</span><span class="n">mc_arb_ramcfg</span> <span class="o">&amp;</span> <span class="n">BURSTLENGTH_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">BURSTLENGTH_SHIFT</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(((</span><span class="n">mc_arb_ramcfg</span> <span class="o">&amp;</span> <span class="n">NOOFROWS_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">NOOFROWS_SHIFT</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">gb_tiling_config</span> <span class="o">|=</span> <span class="n">ROW_TILING</span><span class="p">(</span><span class="mi">3</span><span class="p">);</span>
		<span class="n">gb_tiling_config</span> <span class="o">|=</span> <span class="n">SAMPLE_SPLIT</span><span class="p">(</span><span class="mi">3</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">gb_tiling_config</span> <span class="o">|=</span>
			<span class="n">ROW_TILING</span><span class="p">(((</span><span class="n">mc_arb_ramcfg</span> <span class="o">&amp;</span> <span class="n">NOOFROWS_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">NOOFROWS_SHIFT</span><span class="p">));</span>
		<span class="n">gb_tiling_config</span> <span class="o">|=</span>
			<span class="n">SAMPLE_SPLIT</span><span class="p">(((</span><span class="n">mc_arb_ramcfg</span> <span class="o">&amp;</span> <span class="n">NOOFROWS_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">NOOFROWS_SHIFT</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="n">gb_tiling_config</span> <span class="o">|=</span> <span class="n">BANK_SWAPS</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">tile_config</span> <span class="o">=</span> <span class="n">gb_tiling_config</span><span class="p">;</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">GB_TILING_CONFIG</span><span class="p">,</span> <span class="n">gb_tiling_config</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">DCP_TILING_CONFIG</span><span class="p">,</span> <span class="p">(</span><span class="n">gb_tiling_config</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDP_TILING_CONFIG</span><span class="p">,</span> <span class="p">(</span><span class="n">gb_tiling_config</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">));</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">CGTS_SYS_TCC_DISABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CGTS_TCC_DISABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CGTS_USER_SYS_TCC_DISABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CGTS_USER_TCC_DISABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>


	<span class="n">num_qd_pipes</span> <span class="o">=</span> <span class="n">R7XX_MAX_PIPES</span> <span class="o">-</span> <span class="n">r600_count_pipe_bits</span><span class="p">((</span><span class="n">cc_gc_shader_pipe_config</span> <span class="o">&amp;</span> <span class="n">INACTIVE_QD_PIPES_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VGT_OUT_DEALLOC_CNTL</span><span class="p">,</span> <span class="p">(</span><span class="n">num_qd_pipes</span> <span class="o">*</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DEALLOC_DIST_MASK</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VGT_VERTEX_REUSE_BLOCK_CNTL</span><span class="p">,</span> <span class="p">((</span><span class="n">num_qd_pipes</span> <span class="o">*</span> <span class="mi">4</span><span class="p">)</span> <span class="o">-</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">VTX_REUSE_DEPTH_MASK</span><span class="p">);</span>

	<span class="cm">/* set HW defaults for 3D engine */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_QUEUE_THRESHOLDS</span><span class="p">,</span> <span class="p">(</span><span class="n">ROQ_IB1_START</span><span class="p">(</span><span class="mh">0x16</span><span class="p">)</span> <span class="o">|</span>
				     <span class="n">ROQ_IB2_START</span><span class="p">(</span><span class="mh">0x2b</span><span class="p">)));</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_MEQ_THRESHOLDS</span><span class="p">,</span> <span class="n">STQ_SPLIT</span><span class="p">(</span><span class="mh">0x30</span><span class="p">));</span>

	<span class="n">ta_aux_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">TA_CNTL_AUX</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">TA_CNTL_AUX</span><span class="p">,</span> <span class="n">ta_aux_cntl</span> <span class="o">|</span> <span class="n">DISABLE_CUBE_ANISO</span><span class="p">);</span>

	<span class="n">sx_debug_1</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">SX_DEBUG_1</span><span class="p">);</span>
	<span class="n">sx_debug_1</span> <span class="o">|=</span> <span class="n">ENABLE_NEW_SMX_ADDRESS</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SX_DEBUG_1</span><span class="p">,</span> <span class="n">sx_debug_1</span><span class="p">);</span>

	<span class="n">smx_dc_ctl0</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">SMX_DC_CTL0</span><span class="p">);</span>
	<span class="n">smx_dc_ctl0</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">CACHE_DEPTH</span><span class="p">(</span><span class="mh">0x1ff</span><span class="p">);</span>
	<span class="n">smx_dc_ctl0</span> <span class="o">|=</span> <span class="n">CACHE_DEPTH</span><span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sx_num_of_sets</span> <span class="o">*</span> <span class="mi">64</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SMX_DC_CTL0</span><span class="p">,</span> <span class="n">smx_dc_ctl0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">!=</span> <span class="n">CHIP_RV740</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">SMX_EVENT_CTL</span><span class="p">,</span> <span class="p">(</span><span class="n">ES_FLUSH_CTL</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span> <span class="o">|</span>
				       <span class="n">GS_FLUSH_CTL</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span> <span class="o">|</span>
				       <span class="n">ACK_FLUSH_CTL</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span> <span class="o">|</span>
				       <span class="n">SYNC_FLUSH_CTL</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">!=</span> <span class="n">CHIP_RV770</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">SMX_SAR_CTL0</span><span class="p">,</span> <span class="mh">0x00003f3f</span><span class="p">);</span>

	<span class="n">db_debug3</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DB_DEBUG3</span><span class="p">);</span>
	<span class="n">db_debug3</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DB_CLK_OFF_DELAY</span><span class="p">(</span><span class="mh">0x1f</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CHIP_RV770</span>:
	<span class="k">case</span> <span class="n">CHIP_RV740</span>:
		<span class="n">db_debug3</span> <span class="o">|=</span> <span class="n">DB_CLK_OFF_DELAY</span><span class="p">(</span><span class="mh">0x1f</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV710</span>:
	<span class="k">case</span> <span class="n">CHIP_RV730</span>:
	<span class="nl">default:</span>
		<span class="n">db_debug3</span> <span class="o">|=</span> <span class="n">DB_CLK_OFF_DELAY</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">DB_DEBUG3</span><span class="p">,</span> <span class="n">db_debug3</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">!=</span> <span class="n">CHIP_RV770</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">db_debug4</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DB_DEBUG4</span><span class="p">);</span>
		<span class="n">db_debug4</span> <span class="o">|=</span> <span class="n">DISABLE_TILE_COVERED_FOR_PS_ITER</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">DB_DEBUG4</span><span class="p">,</span> <span class="n">db_debug4</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">SX_EXPORT_BUFFER_SIZES</span><span class="p">,</span> <span class="p">(</span><span class="n">COLOR_BUFFER_SIZE</span><span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sx_max_export_size</span> <span class="o">/</span> <span class="mi">4</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
					<span class="n">POSITION_BUFFER_SIZE</span><span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sx_max_export_pos_size</span> <span class="o">/</span> <span class="mi">4</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
					<span class="n">SMX_BUFFER_SIZE</span><span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sx_max_export_smx_size</span> <span class="o">/</span> <span class="mi">4</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)));</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">PA_SC_FIFO_SIZE</span><span class="p">,</span> <span class="p">(</span><span class="n">SC_PRIM_FIFO_SIZE</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sc_prim_fifo_size</span><span class="p">)</span> <span class="o">|</span>
				 <span class="n">SC_HIZ_TILE_FIFO_SIZE</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sc_hiz_tile_fifo_size</span><span class="p">)</span> <span class="o">|</span>
				 <span class="n">SC_EARLYZ_TILE_FIFO_SIZE</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sc_earlyz_tile_fifo_fize</span><span class="p">)));</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">PA_SC_MULTI_CHIP_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">VGT_NUM_INSTANCES</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">SPI_CONFIG_CNTL_1</span><span class="p">,</span> <span class="n">VTX_DONE_DELAY</span><span class="p">(</span><span class="mi">4</span><span class="p">));</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_PERFMON_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">sq_ms_fifo_sizes</span> <span class="o">=</span> <span class="p">(</span><span class="n">CACHE_FIFO_SIZE</span><span class="p">(</span><span class="mi">16</span> <span class="o">*</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">sq_num_cf_insts</span><span class="p">)</span> <span class="o">|</span>
			    <span class="n">DONE_FIFO_HIWATER</span><span class="p">(</span><span class="mh">0xe0</span><span class="p">)</span> <span class="o">|</span>
			    <span class="n">ALU_UPDATE_FIFO_HIWATER</span><span class="p">(</span><span class="mh">0x8</span><span class="p">));</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CHIP_RV770</span>:
	<span class="k">case</span> <span class="n">CHIP_RV730</span>:
	<span class="k">case</span> <span class="n">CHIP_RV710</span>:
		<span class="n">sq_ms_fifo_sizes</span> <span class="o">|=</span> <span class="n">FETCH_FIFO_HIWATER</span><span class="p">(</span><span class="mh">0x1</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV740</span>:
	<span class="nl">default:</span>
		<span class="n">sq_ms_fifo_sizes</span> <span class="o">|=</span> <span class="n">FETCH_FIFO_HIWATER</span><span class="p">(</span><span class="mh">0x4</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_MS_FIFO_SIZES</span><span class="p">,</span> <span class="n">sq_ms_fifo_sizes</span><span class="p">);</span>

	<span class="cm">/* SQ_CONFIG, SQ_GPR_RESOURCE_MGMT, SQ_THREAD_RESOURCE_MGMT, SQ_STACK_RESOURCE_MGMT</span>
<span class="cm">	 * should be adjusted as needed by the 2D/3D drivers.  This just sets default values</span>
<span class="cm">	 */</span>
	<span class="n">sq_config</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">SQ_CONFIG</span><span class="p">);</span>
	<span class="n">sq_config</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">PS_PRIO</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span> <span class="o">|</span>
		       <span class="n">VS_PRIO</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span> <span class="o">|</span>
		       <span class="n">GS_PRIO</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span> <span class="o">|</span>
		       <span class="n">ES_PRIO</span><span class="p">(</span><span class="mi">3</span><span class="p">));</span>
	<span class="n">sq_config</span> <span class="o">|=</span> <span class="p">(</span><span class="n">DX9_CONSTS</span> <span class="o">|</span>
		      <span class="n">VC_ENABLE</span> <span class="o">|</span>
		      <span class="n">EXPORT_SRC_C</span> <span class="o">|</span>
		      <span class="n">PS_PRIO</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
		      <span class="n">VS_PRIO</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
		      <span class="n">GS_PRIO</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span> <span class="o">|</span>
		      <span class="n">ES_PRIO</span><span class="p">(</span><span class="mi">3</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV710</span><span class="p">)</span>
		<span class="cm">/* no vertex cache */</span>
		<span class="n">sq_config</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">VC_ENABLE</span><span class="p">;</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_CONFIG</span><span class="p">,</span> <span class="n">sq_config</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_GPR_RESOURCE_MGMT_1</span><span class="p">,</span>  <span class="p">(</span><span class="n">NUM_PS_GPRS</span><span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_gprs</span> <span class="o">*</span> <span class="mi">24</span><span class="p">)</span><span class="o">/</span><span class="mi">64</span><span class="p">)</span> <span class="o">|</span>
					 <span class="n">NUM_VS_GPRS</span><span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_gprs</span> <span class="o">*</span> <span class="mi">24</span><span class="p">)</span><span class="o">/</span><span class="mi">64</span><span class="p">)</span> <span class="o">|</span>
					 <span class="n">NUM_CLAUSE_TEMP_GPRS</span><span class="p">(((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_gprs</span> <span class="o">*</span> <span class="mi">24</span><span class="p">)</span><span class="o">/</span><span class="mi">64</span><span class="p">)</span><span class="o">/</span><span class="mi">2</span><span class="p">)));</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_GPR_RESOURCE_MGMT_2</span><span class="p">,</span>  <span class="p">(</span><span class="n">NUM_GS_GPRS</span><span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_gprs</span> <span class="o">*</span> <span class="mi">7</span><span class="p">)</span><span class="o">/</span><span class="mi">64</span><span class="p">)</span> <span class="o">|</span>
					 <span class="n">NUM_ES_GPRS</span><span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_gprs</span> <span class="o">*</span> <span class="mi">7</span><span class="p">)</span><span class="o">/</span><span class="mi">64</span><span class="p">)));</span>

	<span class="n">sq_thread_resource_mgmt</span> <span class="o">=</span> <span class="p">(</span><span class="n">NUM_PS_THREADS</span><span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_threads</span> <span class="o">*</span> <span class="mi">4</span><span class="p">)</span><span class="o">/</span><span class="mi">8</span><span class="p">)</span> <span class="o">|</span>
				   <span class="n">NUM_VS_THREADS</span><span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_threads</span> <span class="o">*</span> <span class="mi">2</span><span class="p">)</span><span class="o">/</span><span class="mi">8</span><span class="p">)</span> <span class="o">|</span>
				   <span class="n">NUM_ES_THREADS</span><span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_threads</span> <span class="o">*</span> <span class="mi">1</span><span class="p">)</span><span class="o">/</span><span class="mi">8</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_threads</span> <span class="o">*</span> <span class="mi">1</span><span class="p">)</span> <span class="o">/</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&gt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_gs_threads</span><span class="p">)</span>
		<span class="n">sq_thread_resource_mgmt</span> <span class="o">|=</span> <span class="n">NUM_GS_THREADS</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_gs_threads</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">sq_thread_resource_mgmt</span> <span class="o">|=</span> <span class="n">NUM_GS_THREADS</span><span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_gs_threads</span> <span class="o">*</span> <span class="mi">1</span><span class="p">)</span><span class="o">/</span><span class="mi">8</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_THREAD_RESOURCE_MGMT</span><span class="p">,</span> <span class="n">sq_thread_resource_mgmt</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_STACK_RESOURCE_MGMT_1</span><span class="p">,</span> <span class="p">(</span><span class="n">NUM_PS_STACK_ENTRIES</span><span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_stack_entries</span> <span class="o">*</span> <span class="mi">1</span><span class="p">)</span><span class="o">/</span><span class="mi">4</span><span class="p">)</span> <span class="o">|</span>
						     <span class="n">NUM_VS_STACK_ENTRIES</span><span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_stack_entries</span> <span class="o">*</span> <span class="mi">1</span><span class="p">)</span><span class="o">/</span><span class="mi">4</span><span class="p">)));</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_STACK_RESOURCE_MGMT_2</span><span class="p">,</span> <span class="p">(</span><span class="n">NUM_GS_STACK_ENTRIES</span><span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_stack_entries</span> <span class="o">*</span> <span class="mi">1</span><span class="p">)</span><span class="o">/</span><span class="mi">4</span><span class="p">)</span> <span class="o">|</span>
						     <span class="n">NUM_ES_STACK_ENTRIES</span><span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_stack_entries</span> <span class="o">*</span> <span class="mi">1</span><span class="p">)</span><span class="o">/</span><span class="mi">4</span><span class="p">)));</span>

	<span class="n">sq_dyn_gpr_size_simd_ab_0</span> <span class="o">=</span> <span class="p">(</span><span class="n">SIMDA_RING0</span><span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_gprs</span> <span class="o">*</span> <span class="mi">38</span><span class="p">)</span><span class="o">/</span><span class="mi">64</span><span class="p">)</span> <span class="o">|</span>
				     <span class="n">SIMDA_RING1</span><span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_gprs</span> <span class="o">*</span> <span class="mi">38</span><span class="p">)</span><span class="o">/</span><span class="mi">64</span><span class="p">)</span> <span class="o">|</span>
				     <span class="n">SIMDB_RING0</span><span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_gprs</span> <span class="o">*</span> <span class="mi">38</span><span class="p">)</span><span class="o">/</span><span class="mi">64</span><span class="p">)</span> <span class="o">|</span>
				     <span class="n">SIMDB_RING1</span><span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_gprs</span> <span class="o">*</span> <span class="mi">38</span><span class="p">)</span><span class="o">/</span><span class="mi">64</span><span class="p">));</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_DYN_GPR_SIZE_SIMD_AB_0</span><span class="p">,</span> <span class="n">sq_dyn_gpr_size_simd_ab_0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_DYN_GPR_SIZE_SIMD_AB_1</span><span class="p">,</span> <span class="n">sq_dyn_gpr_size_simd_ab_0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_DYN_GPR_SIZE_SIMD_AB_2</span><span class="p">,</span> <span class="n">sq_dyn_gpr_size_simd_ab_0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_DYN_GPR_SIZE_SIMD_AB_3</span><span class="p">,</span> <span class="n">sq_dyn_gpr_size_simd_ab_0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_DYN_GPR_SIZE_SIMD_AB_4</span><span class="p">,</span> <span class="n">sq_dyn_gpr_size_simd_ab_0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_DYN_GPR_SIZE_SIMD_AB_5</span><span class="p">,</span> <span class="n">sq_dyn_gpr_size_simd_ab_0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_DYN_GPR_SIZE_SIMD_AB_6</span><span class="p">,</span> <span class="n">sq_dyn_gpr_size_simd_ab_0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_DYN_GPR_SIZE_SIMD_AB_7</span><span class="p">,</span> <span class="n">sq_dyn_gpr_size_simd_ab_0</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">PA_SC_FORCE_EOV_MAX_CNTS</span><span class="p">,</span> <span class="p">(</span><span class="n">FORCE_EOV_MAX_CLK_CNT</span><span class="p">(</span><span class="mi">4095</span><span class="p">)</span> <span class="o">|</span>
					  <span class="n">FORCE_EOV_MAX_REZ_CNT</span><span class="p">(</span><span class="mi">255</span><span class="p">)));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV710</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">VGT_CACHE_INVALIDATION</span><span class="p">,</span> <span class="p">(</span><span class="n">CACHE_INVALIDATION</span><span class="p">(</span><span class="n">TC_ONLY</span><span class="p">)</span> <span class="o">|</span>
						<span class="n">AUTO_INVLD_EN</span><span class="p">(</span><span class="n">ES_AND_GS_AUTO</span><span class="p">)));</span>
	<span class="k">else</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">VGT_CACHE_INVALIDATION</span><span class="p">,</span> <span class="p">(</span><span class="n">CACHE_INVALIDATION</span><span class="p">(</span><span class="n">VC_AND_TC</span><span class="p">)</span> <span class="o">|</span>
						<span class="n">AUTO_INVLD_EN</span><span class="p">(</span><span class="n">ES_AND_GS_AUTO</span><span class="p">)));</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CHIP_RV770</span>:
	<span class="k">case</span> <span class="n">CHIP_RV730</span>:
	<span class="k">case</span> <span class="n">CHIP_RV740</span>:
		<span class="n">gs_prim_buffer_depth</span> <span class="o">=</span> <span class="mi">384</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV710</span>:
		<span class="n">gs_prim_buffer_depth</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">num_gs_verts_per_thread</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">rv770</span><span class="p">.</span><span class="n">max_pipes</span> <span class="o">*</span> <span class="mi">16</span><span class="p">;</span>
	<span class="n">vgt_gs_per_es</span> <span class="o">=</span> <span class="n">gs_prim_buffer_depth</span> <span class="o">+</span> <span class="n">num_gs_verts_per_thread</span><span class="p">;</span>
	<span class="cm">/* Max value for this is 256 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vgt_gs_per_es</span> <span class="o">&gt;</span> <span class="mi">256</span><span class="p">)</span>
		<span class="n">vgt_gs_per_es</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">VGT_ES_PER_GS</span><span class="p">,</span> <span class="mi">128</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VGT_GS_PER_ES</span><span class="p">,</span> <span class="n">vgt_gs_per_es</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VGT_GS_PER_VS</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>

	<span class="cm">/* more default values. 2D/3D driver should adjust as needed */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VGT_GS_VERTEX_REUSE</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">PA_SC_LINE_STIPPLE_STATE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VGT_STRMOUT_EN</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SX_MISC</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">PA_SC_MODE_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">PA_SC_EDGERULE</span><span class="p">,</span> <span class="mh">0xaaaaaaaa</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">PA_SC_AA_CONFIG</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">PA_SC_CLIPRECT_RULE</span><span class="p">,</span> <span class="mh">0xffff</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">PA_SC_LINE_STIPPLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SPI_INPUT_Z</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SPI_PS_IN_CONTROL_0</span><span class="p">,</span> <span class="n">NUM_INTERP</span><span class="p">(</span><span class="mi">2</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_COLOR7_FRAG</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* clear render buffer base addresses */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_COLOR0_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_COLOR1_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_COLOR2_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_COLOR3_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_COLOR4_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_COLOR5_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_COLOR6_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_COLOR7_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">TCP_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">hdp_host_path_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">HDP_HOST_PATH_CNTL</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDP_HOST_PATH_CNTL</span><span class="p">,</span> <span class="n">hdp_host_path_cntl</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">PA_SC_MULTI_CHIP_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">PA_CL_ENHANCE</span><span class="p">,</span> <span class="p">(</span><span class="n">CLIP_VTX_REORDER_ENA</span> <span class="o">|</span>
					  <span class="n">NUM_CLIP_SEQ</span><span class="p">(</span><span class="mi">3</span><span class="p">)));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VC_ENHANCE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r700_vram_gtt_location</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_mc</span> <span class="o">*</span><span class="n">mc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">size_bf</span><span class="p">,</span> <span class="n">size_af</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mc</span><span class="o">-&gt;</span><span class="n">mc_vram_size</span> <span class="o">&gt;</span> <span class="mh">0xE0000000</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* leave room for at least 512M GTT */</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;limiting VRAM</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">mc</span><span class="o">-&gt;</span><span class="n">real_vram_size</span> <span class="o">=</span> <span class="mh">0xE0000000</span><span class="p">;</span>
		<span class="n">mc</span><span class="o">-&gt;</span><span class="n">mc_vram_size</span> <span class="o">=</span> <span class="mh">0xE0000000</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_AGP</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">size_bf</span> <span class="o">=</span> <span class="n">mc</span><span class="o">-&gt;</span><span class="n">gtt_start</span><span class="p">;</span>
		<span class="n">size_af</span> <span class="o">=</span> <span class="mh">0xFFFFFFFF</span> <span class="o">-</span> <span class="n">mc</span><span class="o">-&gt;</span><span class="n">gtt_end</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">size_bf</span> <span class="o">&gt;</span> <span class="n">size_af</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">mc</span><span class="o">-&gt;</span><span class="n">mc_vram_size</span> <span class="o">&gt;</span> <span class="n">size_bf</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;limiting VRAM</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="n">mc</span><span class="o">-&gt;</span><span class="n">real_vram_size</span> <span class="o">=</span> <span class="n">size_bf</span><span class="p">;</span>
				<span class="n">mc</span><span class="o">-&gt;</span><span class="n">mc_vram_size</span> <span class="o">=</span> <span class="n">size_bf</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">mc</span><span class="o">-&gt;</span><span class="n">vram_start</span> <span class="o">=</span> <span class="n">mc</span><span class="o">-&gt;</span><span class="n">gtt_start</span> <span class="o">-</span> <span class="n">mc</span><span class="o">-&gt;</span><span class="n">mc_vram_size</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">mc</span><span class="o">-&gt;</span><span class="n">mc_vram_size</span> <span class="o">&gt;</span> <span class="n">size_af</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;limiting VRAM</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="n">mc</span><span class="o">-&gt;</span><span class="n">real_vram_size</span> <span class="o">=</span> <span class="n">size_af</span><span class="p">;</span>
				<span class="n">mc</span><span class="o">-&gt;</span><span class="n">mc_vram_size</span> <span class="o">=</span> <span class="n">size_af</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">mc</span><span class="o">-&gt;</span><span class="n">vram_start</span> <span class="o">=</span> <span class="n">mc</span><span class="o">-&gt;</span><span class="n">gtt_end</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">mc</span><span class="o">-&gt;</span><span class="n">vram_end</span> <span class="o">=</span> <span class="n">mc</span><span class="o">-&gt;</span><span class="n">vram_start</span> <span class="o">+</span> <span class="n">mc</span><span class="o">-&gt;</span><span class="n">mc_vram_size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;VRAM: %lluM 0x%08llX - 0x%08llX (%lluM used)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">mc</span><span class="o">-&gt;</span><span class="n">mc_vram_size</span> <span class="o">&gt;&gt;</span> <span class="mi">20</span><span class="p">,</span> <span class="n">mc</span><span class="o">-&gt;</span><span class="n">vram_start</span><span class="p">,</span>
				<span class="n">mc</span><span class="o">-&gt;</span><span class="n">vram_end</span><span class="p">,</span> <span class="n">mc</span><span class="o">-&gt;</span><span class="n">real_vram_size</span> <span class="o">&gt;&gt;</span> <span class="mi">20</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">radeon_vram_location</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_base_align</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">radeon_gtt_location</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">mc</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">rv770_mc_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">chansize</span><span class="p">,</span> <span class="n">numchan</span><span class="p">;</span>

	<span class="cm">/* Get VRAM informations */</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_is_ddr</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">MC_ARB_RAMCFG</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">CHANSIZE_OVERRIDE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">chansize</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">CHANSIZE_MASK</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">chansize</span> <span class="o">=</span> <span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">chansize</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">MC_SHARED_CHMAP</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">((</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">NOOFCHAN_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">NOOFCHAN_SHIFT</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>:
	<span class="nl">default:</span>
		<span class="n">numchan</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">numchan</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">numchan</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="n">numchan</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_width</span> <span class="o">=</span> <span class="n">numchan</span> <span class="o">*</span> <span class="n">chansize</span><span class="p">;</span>
	<span class="cm">/* Could aper size report 0 ? */</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">aper_base</span> <span class="o">=</span> <span class="n">pci_resource_start</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">aper_size</span> <span class="o">=</span> <span class="n">pci_resource_len</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="cm">/* Setup GPU memory space */</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">mc_vram_size</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">CONFIG_MEMSIZE</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">real_vram_size</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">CONFIG_MEMSIZE</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">visible_vram_size</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">aper_size</span><span class="p">;</span>
	<span class="n">r700_vram_gtt_location</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">);</span>
	<span class="n">radeon_update_bandwidth_info</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">rv770_startup</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* enable pcie gen2 link */</span>
	<span class="n">rv770_pcie_gen2_enable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">me_fw</span> <span class="o">||</span> <span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pfp_fw</span> <span class="o">||</span> <span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc_fw</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">r600_init_microcode</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Failed to load firmware!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">r600_vram_scratch_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">rv770_mc_program</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_AGP</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rv770_agp_enable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">rv770_pcie_gart_enable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">rv770_gpu_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">r600_blit_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r600_blit_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">copy</span><span class="p">.</span><span class="n">copy</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed blitter (%d) falling back to memcpy</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* allocate wb buffer */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_wb_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_fence_driver_start_ring</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed initializing CP fences (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Enable IRQ */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">r600_irq_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;radeon: IH init failed (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="n">radeon_irq_kms_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">r600_irq_set</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ring_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">,</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">ring_size</span><span class="p">,</span> <span class="n">RADEON_WB_CP_RPTR_OFFSET</span><span class="p">,</span>
			     <span class="n">R600_CP_RB_RPTR</span><span class="p">,</span> <span class="n">R600_CP_RB_WPTR</span><span class="p">,</span>
			     <span class="mi">0</span><span class="p">,</span> <span class="mh">0xfffff</span><span class="p">,</span> <span class="n">RADEON_CP_PACKET2</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">rv770_cp_load_microcode</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">r600_cp_resume</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ib_pool_start</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ib_ring_tests</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">r600_audio_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;radeon: audio init failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">rv770_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* Do not reset GPU before posting, on rv770 hw unlike on r500 hw,</span>
<span class="cm">	 * posting will perform necessary task to bring back GPU into good</span>
<span class="cm">	 * shape.</span>
<span class="cm">	 */</span>
	<span class="cm">/* post card */</span>
	<span class="n">atom_asic_init</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">atom_context</span><span class="p">);</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">rv770_startup</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;r600 startup failed on resume</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

<span class="p">}</span>

<span class="kt">int</span> <span class="nf">rv770_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">r600_audio_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_ib_pool_suspend</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r600_blit_suspend</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* FIXME: we should wait for ring to be empty */</span>
	<span class="n">r700_cp_stop</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">].</span><span class="n">ready</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">r600_irq_suspend</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_wb_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">rv770_pcie_gart_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Plan is to move initialization in that function and use</span>
<span class="cm"> * helper function so that radeon_device_init pretty much</span>
<span class="cm"> * do nothing more than calling asic specific function. This</span>
<span class="cm"> * should also allow to remove a bunch of callback function</span>
<span class="cm"> * like vram_info.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">rv770_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* Read BIOS */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">radeon_get_bios</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_AVIVO</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* Must be an ATOMBIOS */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">is_atom_bios</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Expecting atombios for R600 GPU</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_atombios_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="cm">/* Post card if necessary */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">radeon_card_posted</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Card not posted and no BIOS - ignoring</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;GPU not posted. posting now...</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">atom_asic_init</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">atom_context</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* Initialize scratch registers */</span>
	<span class="n">r600_scratch_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Initialize surface registers */</span>
	<span class="n">radeon_surface_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Initialize clocks */</span>
	<span class="n">radeon_get_clock_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">);</span>
	<span class="cm">/* Fence driver */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_fence_driver_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="cm">/* initialize AGP */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_AGP</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_agp_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
			<span class="n">radeon_agp_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">rv770_mc_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="cm">/* Memory manager */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_bo_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_irq_kms_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">].</span><span class="n">ring_obj</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">r600_ring_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">],</span> <span class="mi">1024</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">);</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ring_obj</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">r600_ih_ring_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="mi">64</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">);</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">r600_pcie_gart_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ib_pool_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;IB initialization failed (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">rv770_startup</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;disabling GPU acceleration</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">r700_cp_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">r600_irq_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">radeon_wb_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">r100_ib_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">radeon_irq_kms_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">rv770_pcie_gart_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rv770_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">r600_blit_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r700_cp_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r600_irq_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_wb_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r100_ib_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_irq_kms_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">rv770_pcie_gart_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r600_vram_scratch_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_gem_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_fence_driver_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_agp_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_bo_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_atombios_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rv770_pcie_gen2_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">link_width_cntl</span><span class="p">,</span> <span class="n">lanes</span><span class="p">,</span> <span class="n">speed_cntl</span><span class="p">,</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">link_cntl2</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_pcie_gen2</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_IGP</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_PCIE</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* x2 cards have a special sequence */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_X2</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* advertise upconfig capability */</span>
	<span class="n">link_width_cntl</span> <span class="o">=</span> <span class="n">RREG32_PCIE_P</span><span class="p">(</span><span class="n">PCIE_LC_LINK_WIDTH_CNTL</span><span class="p">);</span>
	<span class="n">link_width_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LC_UPCONFIGURE_DIS</span><span class="p">;</span>
	<span class="n">WREG32_PCIE_P</span><span class="p">(</span><span class="n">PCIE_LC_LINK_WIDTH_CNTL</span><span class="p">,</span> <span class="n">link_width_cntl</span><span class="p">);</span>
	<span class="n">link_width_cntl</span> <span class="o">=</span> <span class="n">RREG32_PCIE_P</span><span class="p">(</span><span class="n">PCIE_LC_LINK_WIDTH_CNTL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">link_width_cntl</span> <span class="o">&amp;</span> <span class="n">LC_RENEGOTIATION_SUPPORT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">lanes</span> <span class="o">=</span> <span class="p">(</span><span class="n">link_width_cntl</span> <span class="o">&amp;</span> <span class="n">LC_LINK_WIDTH_RD_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">LC_LINK_WIDTH_RD_SHIFT</span><span class="p">;</span>
		<span class="n">link_width_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">LC_LINK_WIDTH_MASK</span> <span class="o">|</span>
				     <span class="n">LC_RECONFIG_ARC_MISSING_ESCAPE</span><span class="p">);</span>
		<span class="n">link_width_cntl</span> <span class="o">|=</span> <span class="n">lanes</span> <span class="o">|</span> <span class="n">LC_RECONFIG_NOW</span> <span class="o">|</span>
			<span class="n">LC_RENEGOTIATE_EN</span> <span class="o">|</span> <span class="n">LC_UPCONFIGURE_SUPPORT</span><span class="p">;</span>
		<span class="n">WREG32_PCIE_P</span><span class="p">(</span><span class="n">PCIE_LC_LINK_WIDTH_CNTL</span><span class="p">,</span> <span class="n">link_width_cntl</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">link_width_cntl</span> <span class="o">|=</span> <span class="n">LC_UPCONFIGURE_DIS</span><span class="p">;</span>
		<span class="n">WREG32_PCIE_P</span><span class="p">(</span><span class="n">PCIE_LC_LINK_WIDTH_CNTL</span><span class="p">,</span> <span class="n">link_width_cntl</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">speed_cntl</span> <span class="o">=</span> <span class="n">RREG32_PCIE_P</span><span class="p">(</span><span class="n">PCIE_LC_SPEED_CNTL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">speed_cntl</span> <span class="o">&amp;</span> <span class="n">LC_OTHER_SIDE_EVER_SENT_GEN2</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">speed_cntl</span> <span class="o">&amp;</span> <span class="n">LC_OTHER_SIDE_SUPPORTS_GEN2</span><span class="p">))</span> <span class="p">{</span>

		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="mh">0x541c</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="mh">0x541c</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">|</span> <span class="mh">0x8</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">MM_CFGREGS_CNTL</span><span class="p">,</span> <span class="n">MM_WR_TO_CFG_EN</span><span class="p">);</span>
		<span class="n">link_cntl2</span> <span class="o">=</span> <span class="n">RREG16</span><span class="p">(</span><span class="mh">0x4088</span><span class="p">);</span>
		<span class="n">link_cntl2</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">TARGET_LINK_SPEED_MASK</span><span class="p">;</span>
		<span class="n">link_cntl2</span> <span class="o">|=</span> <span class="mh">0x2</span><span class="p">;</span>
		<span class="n">WREG16</span><span class="p">(</span><span class="mh">0x4088</span><span class="p">,</span> <span class="n">link_cntl2</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">MM_CFGREGS_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

		<span class="n">speed_cntl</span> <span class="o">=</span> <span class="n">RREG32_PCIE_P</span><span class="p">(</span><span class="n">PCIE_LC_SPEED_CNTL</span><span class="p">);</span>
		<span class="n">speed_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LC_TARGET_LINK_SPEED_OVERRIDE_EN</span><span class="p">;</span>
		<span class="n">WREG32_PCIE_P</span><span class="p">(</span><span class="n">PCIE_LC_SPEED_CNTL</span><span class="p">,</span> <span class="n">speed_cntl</span><span class="p">);</span>

		<span class="n">speed_cntl</span> <span class="o">=</span> <span class="n">RREG32_PCIE_P</span><span class="p">(</span><span class="n">PCIE_LC_SPEED_CNTL</span><span class="p">);</span>
		<span class="n">speed_cntl</span> <span class="o">|=</span> <span class="n">LC_CLR_FAILED_SPD_CHANGE_CNT</span><span class="p">;</span>
		<span class="n">WREG32_PCIE_P</span><span class="p">(</span><span class="n">PCIE_LC_SPEED_CNTL</span><span class="p">,</span> <span class="n">speed_cntl</span><span class="p">);</span>

		<span class="n">speed_cntl</span> <span class="o">=</span> <span class="n">RREG32_PCIE_P</span><span class="p">(</span><span class="n">PCIE_LC_SPEED_CNTL</span><span class="p">);</span>
		<span class="n">speed_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LC_CLR_FAILED_SPD_CHANGE_CNT</span><span class="p">;</span>
		<span class="n">WREG32_PCIE_P</span><span class="p">(</span><span class="n">PCIE_LC_SPEED_CNTL</span><span class="p">,</span> <span class="n">speed_cntl</span><span class="p">);</span>

		<span class="n">speed_cntl</span> <span class="o">=</span> <span class="n">RREG32_PCIE_P</span><span class="p">(</span><span class="n">PCIE_LC_SPEED_CNTL</span><span class="p">);</span>
		<span class="n">speed_cntl</span> <span class="o">|=</span> <span class="n">LC_GEN2_EN_STRAP</span><span class="p">;</span>
		<span class="n">WREG32_PCIE_P</span><span class="p">(</span><span class="n">PCIE_LC_SPEED_CNTL</span><span class="p">,</span> <span class="n">speed_cntl</span><span class="p">);</span>

	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">link_width_cntl</span> <span class="o">=</span> <span class="n">RREG32_PCIE_P</span><span class="p">(</span><span class="n">PCIE_LC_LINK_WIDTH_CNTL</span><span class="p">);</span>
		<span class="cm">/* XXX: only disable it if gen1 bridge vendor == 0x111d or 0x1106 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="mi">1</span><span class="p">)</span>
			<span class="n">link_width_cntl</span> <span class="o">|=</span> <span class="n">LC_UPCONFIGURE_DIS</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">link_width_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LC_UPCONFIGURE_DIS</span><span class="p">;</span>
		<span class="n">WREG32_PCIE_P</span><span class="p">(</span><span class="n">PCIE_LC_LINK_WIDTH_CNTL</span><span class="p">,</span> <span class="n">link_width_cntl</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
