$date
	Sat Jan 09 17:02:12 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module count_down_johnson_testBench $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 4 # out [3:0] $end
$var wire 4 $ not_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bz1 $
b0 #
0"
0!
$end
#100
1"
#110
b1000 #
1!
#120
0!
#130
b1100 #
1!
#140
0!
#150
b1110 #
1!
#160
0!
#170
bz0 $
b1111 #
1!
#180
0!
#190
b111 #
1!
#200
0!
#210
b11 #
1!
#220
0!
#230
b1 #
1!
#240
0!
#250
bz1 $
b0 #
1!
#260
0!
#270
b1000 #
1!
#280
0!
#290
b1100 #
1!
#300
0!
#310
b1110 #
1!
#320
0!
#330
bz0 $
b1111 #
1!
#340
0!
#350
b111 #
1!
#360
0!
#370
b11 #
1!
#380
0!
#390
b1 #
1!
#400
0!
#410
bz1 $
b0 #
1!
#420
0!
#430
b1000 #
1!
#440
0!
#450
b1100 #
1!
#460
0!
#470
b1110 #
1!
#480
0!
#490
bz0 $
b1111 #
1!
#500
0!
#510
b111 #
1!
#520
0!
#530
b11 #
1!
#540
0!
#550
b1 #
1!
#560
0!
#570
bz1 $
b0 #
1!
#580
0!
#590
b1000 #
1!
#600
0!
#610
b1100 #
1!
#620
b0 #
0"
0!
#720
