# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:27:59 on Mar 07,2023
# vlog -reportprogress 300 ./fifo.sv 
# -- Compiling module fifo
# -- Compiling module fifo_control
# 
# Top level modules:
# 	fifo
# End time: 08:27:59 on Mar 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:27:59 on Mar 07,2023
# vlog -reportprogress 300 ./maxPooling_Streamed.sv 
# -- Compiling module max_pooling_top
# -- Compiling module maxPooling_Streamed
# ** Warning: ./maxPooling_Streamed.sv(127): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module max_pooling_top_testbench
# 
# Top level modules:
# 	max_pooling_top_testbench
# End time: 08:27:59 on Mar 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work max_pooling_top_testbench 
# Start time: 08:27:59 on Mar 07,2023
# Loading sv_std.std
# Loading work.max_pooling_top_testbench
# Loading work.max_pooling_top
# Loading work.maxPooling_Streamed
# Loading work.fifo
# Loading work.fifo_control
# WARNING: No extended dataflow license exists
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./maxPooling_Streamed.sv(322)
#    Time: 3950 ps  Iteration: 1  Instance: /max_pooling_top_testbench
# Break in Module max_pooling_top_testbench at ./maxPooling_Streamed.sv line 322
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:29:16 on Mar 07,2023
# vlog -reportprogress 300 ./fifo.sv 
# -- Compiling module fifo
# -- Compiling module fifo_control
# 
# Top level modules:
# 	fifo
# End time: 08:29:16 on Mar 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:29:16 on Mar 07,2023
# vlog -reportprogress 300 ./maxPooling_Streamed.sv 
# -- Compiling module max_pooling_top
# -- Compiling module maxPooling_Streamed
# ** Warning: ./maxPooling_Streamed.sv(127): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module max_pooling_top_testbench
# 
# Top level modules:
# 	max_pooling_top_testbench
# End time: 08:29:17 on Mar 07,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 08:29:22 on Mar 07,2023, Elapsed time: 0:01:23
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work max_pooling_top_testbench 
# Start time: 08:29:22 on Mar 07,2023
# Loading sv_std.std
# Loading work.max_pooling_top_testbench
# Loading work.max_pooling_top
# Loading work.maxPooling_Streamed
# Loading work.fifo
# Loading work.fifo_control
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./maxPooling_Streamed.sv(322)
#    Time: 3950 ps  Iteration: 1  Instance: /max_pooling_top_testbench
# Break in Module max_pooling_top_testbench at ./maxPooling_Streamed.sv line 322
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:31:30 on Mar 07,2023
# vlog -reportprogress 300 ./fifo.sv 
# -- Compiling module fifo
# -- Compiling module fifo_control
# 
# Top level modules:
# 	fifo
# End time: 08:31:30 on Mar 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:31:30 on Mar 07,2023
# vlog -reportprogress 300 ./maxPooling_Streamed.sv 
# -- Compiling module max_pooling_top
# -- Compiling module maxPooling_Streamed
# ** Warning: ./maxPooling_Streamed.sv(127): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module max_pooling_top_testbench
# 
# Top level modules:
# 	max_pooling_top_testbench
# End time: 08:31:30 on Mar 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 08:31:37 on Mar 07,2023, Elapsed time: 0:02:15
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work max_pooling_top_testbench 
# Start time: 08:31:37 on Mar 07,2023
# Loading sv_std.std
# Loading work.max_pooling_top_testbench
# Loading work.max_pooling_top
# Loading work.maxPooling_Streamed
# Loading work.fifo
# Loading work.fifo_control
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./maxPooling_Streamed.sv(322)
#    Time: 3950 ps  Iteration: 1  Instance: /max_pooling_top_testbench
# Break in Module max_pooling_top_testbench at ./maxPooling_Streamed.sv line 322
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:45:14 on Mar 07,2023
# vlog -reportprogress 300 ./fifo.sv 
# -- Compiling module fifo
# -- Compiling module fifo_control
# 
# Top level modules:
# 	fifo
# End time: 08:45:15 on Mar 07,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:45:15 on Mar 07,2023
# vlog -reportprogress 300 ./maxPooling_Streamed.sv 
# -- Compiling module max_pooling_top
# -- Compiling module maxPooling_Streamed
# ** Warning: ./maxPooling_Streamed.sv(107): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module max_pooling_top_testbench
# 
# Top level modules:
# 	max_pooling_top_testbench
# End time: 08:45:15 on Mar 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 08:45:18 on Mar 07,2023, Elapsed time: 0:13:41
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work max_pooling_top_testbench 
# Start time: 08:45:18 on Mar 07,2023
# Loading sv_std.std
# Loading work.max_pooling_top_testbench
# Loading work.max_pooling_top
# Loading work.maxPooling_Streamed
# Loading work.fifo
# Loading work.fifo_control
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./maxPooling_Streamed.sv(291)
#    Time: 3950 ps  Iteration: 1  Instance: /max_pooling_top_testbench
# Break in Module max_pooling_top_testbench at ./maxPooling_Streamed.sv line 291
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:47:36 on Mar 07,2023
# vlog -reportprogress 300 ./fifo.sv 
# -- Compiling module fifo
# -- Compiling module fifo_control
# 
# Top level modules:
# 	fifo
# End time: 08:47:36 on Mar 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:47:36 on Mar 07,2023
# vlog -reportprogress 300 ./maxPooling_Streamed.sv 
# -- Compiling module max_pooling_top
# -- Compiling module maxPooling_Streamed
# ** Warning: ./maxPooling_Streamed.sv(107): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module max_pooling_top_testbench
# 
# Top level modules:
# 	max_pooling_top_testbench
# End time: 08:47:36 on Mar 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 08:47:40 on Mar 07,2023, Elapsed time: 0:02:22
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work max_pooling_top_testbench 
# Start time: 08:47:40 on Mar 07,2023
# Loading sv_std.std
# Loading work.max_pooling_top_testbench
# Loading work.max_pooling_top
# Loading work.maxPooling_Streamed
# Loading work.fifo
# Loading work.fifo_control
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./maxPooling_Streamed.sv(291)
#    Time: 3950 ps  Iteration: 1  Instance: /max_pooling_top_testbench
# Break in Module max_pooling_top_testbench at ./maxPooling_Streamed.sv line 291
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:14 on Mar 07,2023
# vlog -reportprogress 300 ./fifo.sv 
# -- Compiling module fifo
# -- Compiling module fifo_control
# 
# Top level modules:
# 	fifo
# End time: 09:04:14 on Mar 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:14 on Mar 07,2023
# vlog -reportprogress 300 ./maxPooling_Streamed.sv 
# -- Compiling module max_pooling
# -- Compiling module maxPooling_Streamed
# ** Warning: ./maxPooling_Streamed.sv(107): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module max_pooling_top_testbench
# 
# Top level modules:
# 	max_pooling_top_testbench
# End time: 09:04:14 on Mar 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 09:04:16 on Mar 07,2023, Elapsed time: 0:16:36
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work max_pooling_top_testbench 
# Start time: 09:04:17 on Mar 07,2023
# Loading sv_std.std
# Loading work.max_pooling_top_testbench
# Loading work.max_pooling
# Loading work.maxPooling_Streamed
# Loading work.fifo
# Loading work.fifo_control
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./maxPooling_Streamed.sv(291)
#    Time: 3950 ps  Iteration: 1  Instance: /max_pooling_top_testbench
# Break in Module max_pooling_top_testbench at ./maxPooling_Streamed.sv line 291
# End time: 23:00:48 on Mar 08,2023, Elapsed time: 37:56:31
# Errors: 0, Warnings: 0
