Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Mon May 30 18:31:00 2022
| Host             : LAPTOP-23S8O1B1 running 64-bit major release  (build 9200)
| Command          : report_power -file CSSTE_power_routed.rpt -pb CSSTE_power_summary_routed.pb -rpx CSSTE_power_routed.rpx
| Design           : CSSTE
| Device           : xc7k160tffg676-2L
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 42.794 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 41.570                           |
| Device Static (W)        | 1.224                            |
| Effective TJA (C/W)      | 1.9                              |
| Max Ambient (C)          | 17.6                             |
| Junction Temperature (C) | 107.4                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     9.654 |     7229 |       --- |             --- |
|   LUT as Logic           |     8.697 |     3382 |    101400 |            3.34 |
|   CARRY4                 |     0.389 |      109 |     25350 |            0.43 |
|   Register               |     0.271 |     2048 |    202800 |            1.01 |
|   F7/F8 Muxes            |     0.238 |      711 |    101400 |            0.70 |
|   BUFG                   |     0.033 |        5 |        32 |           15.63 |
|   LUT as Distributed RAM |     0.025 |      768 |     35000 |            2.19 |
|   Others                 |     0.000 |       35 |       --- |             --- |
| Signals                  |    18.873 |     5164 |       --- |             --- |
| Block RAM                |     0.129 |        1 |       325 |            0.31 |
| I/O                      |    12.915 |       44 |       400 |           11.00 |
| Static Power             |     1.224 |          |           |                 |
| Total                    |    42.794 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    29.758 |      28.734 |      1.024 |
| Vccaux    |       1.800 |     0.537 |       0.468 |      0.069 |
| Vcco33    |       3.300 |     3.618 |       3.617 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.011 |       0.010 |      0.001 |
| Vcco15    |       1.500 |     0.020 |       0.019 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.044 |       0.010 |      0.034 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| CSSTE                                          |    41.570 |
|   U1                                           |     4.007 |
|     Ex_reg_Mem                                 |     0.627 |
|     Execute                                    |     0.389 |
|       ALU                                      |     0.132 |
|       add_32_0                                 |     0.229 |
|       add_32_1                                 |     0.028 |
|     ID_reg_Ex                                  |     1.059 |
|     IF_reg_ID                                  |     0.355 |
|     Instruction_Decoder                        |     0.183 |
|       Regs_0                                   |     0.178 |
|       SCPU_ctrl_0                              |     0.004 |
|     Instruction_Fetch                          |     0.766 |
|       U1                                       |     0.766 |
|     Mem_reg_WB                                 |     0.629 |
|   U10                                          |     1.312 |
|   U11                                          |    18.843 |
|     vga_controller                             |     8.460 |
|     vga_debugger                               |     7.953 |
|     vga_display                                |     2.430 |
|       display_data_reg_0_63_0_2                |    <0.001 |
|       display_data_reg_0_63_3_5                |    <0.001 |
|       display_data_reg_0_63_6_6                |    <0.001 |
|       display_data_reg_0_63_7_7                |     0.000 |
|       display_data_reg_1024_1087_0_2           |    <0.001 |
|       display_data_reg_1024_1087_3_5           |    <0.001 |
|       display_data_reg_1024_1087_6_6           |    <0.001 |
|       display_data_reg_1024_1087_7_7           |     0.000 |
|       display_data_reg_1088_1151_0_2           |    <0.001 |
|       display_data_reg_1088_1151_3_5           |    <0.001 |
|       display_data_reg_1088_1151_6_6           |    <0.001 |
|       display_data_reg_1088_1151_7_7           |     0.000 |
|       display_data_reg_1152_1215_0_2           |    <0.001 |
|       display_data_reg_1152_1215_3_5           |    <0.001 |
|       display_data_reg_1152_1215_6_6           |    <0.001 |
|       display_data_reg_1152_1215_7_7           |     0.000 |
|       display_data_reg_1216_1279_0_2           |    <0.001 |
|       display_data_reg_1216_1279_3_5           |    <0.001 |
|       display_data_reg_1216_1279_6_6           |    <0.001 |
|       display_data_reg_1216_1279_7_7           |     0.000 |
|       display_data_reg_1280_1343_0_2           |    <0.001 |
|       display_data_reg_1280_1343_3_5           |    <0.001 |
|       display_data_reg_1280_1343_6_6           |    <0.001 |
|       display_data_reg_1280_1343_7_7           |     0.000 |
|       display_data_reg_128_191_0_2             |    <0.001 |
|       display_data_reg_128_191_3_5             |    <0.001 |
|       display_data_reg_128_191_6_6             |    <0.001 |
|       display_data_reg_128_191_7_7             |     0.000 |
|       display_data_reg_1344_1407_0_2           |    <0.001 |
|       display_data_reg_1344_1407_3_5           |    <0.001 |
|       display_data_reg_1344_1407_6_6           |    <0.001 |
|       display_data_reg_1344_1407_7_7           |     0.000 |
|       display_data_reg_1408_1471_0_2           |    <0.001 |
|       display_data_reg_1408_1471_3_5           |    <0.001 |
|       display_data_reg_1408_1471_6_6           |    <0.001 |
|       display_data_reg_1408_1471_7_7           |     0.000 |
|       display_data_reg_1472_1535_0_2           |    <0.001 |
|       display_data_reg_1472_1535_3_5           |    <0.001 |
|       display_data_reg_1472_1535_6_6           |    <0.001 |
|       display_data_reg_1472_1535_7_7           |     0.000 |
|       display_data_reg_1536_1599_0_2           |    <0.001 |
|       display_data_reg_1536_1599_3_5           |    <0.001 |
|       display_data_reg_1536_1599_6_6           |    <0.001 |
|       display_data_reg_1536_1599_7_7           |     0.000 |
|       display_data_reg_1600_1663_0_2           |    <0.001 |
|       display_data_reg_1600_1663_3_5           |    <0.001 |
|       display_data_reg_1600_1663_6_6           |    <0.001 |
|       display_data_reg_1600_1663_7_7           |     0.000 |
|       display_data_reg_1664_1727_0_2           |    <0.001 |
|       display_data_reg_1664_1727_3_5           |    <0.001 |
|       display_data_reg_1664_1727_6_6           |    <0.001 |
|       display_data_reg_1664_1727_7_7           |     0.000 |
|       display_data_reg_1728_1791_0_2           |    <0.001 |
|       display_data_reg_1728_1791_3_5           |    <0.001 |
|       display_data_reg_1728_1791_6_6           |    <0.001 |
|       display_data_reg_1728_1791_7_7           |     0.000 |
|       display_data_reg_1792_1855_0_2           |    <0.001 |
|       display_data_reg_1792_1855_3_5           |    <0.001 |
|       display_data_reg_1792_1855_6_6           |    <0.001 |
|       display_data_reg_1792_1855_7_7           |     0.000 |
|       display_data_reg_1856_1919_0_2           |    <0.001 |
|       display_data_reg_1856_1919_3_5           |    <0.001 |
|       display_data_reg_1856_1919_6_6           |    <0.001 |
|       display_data_reg_1856_1919_7_7           |     0.000 |
|       display_data_reg_1920_1983_0_2           |    <0.001 |
|       display_data_reg_1920_1983_3_5           |    <0.001 |
|       display_data_reg_1920_1983_6_6           |    <0.001 |
|       display_data_reg_1920_1983_7_7           |     0.000 |
|       display_data_reg_192_255_0_2             |    <0.001 |
|       display_data_reg_192_255_3_5             |    <0.001 |
|       display_data_reg_192_255_6_6             |    <0.001 |
|       display_data_reg_192_255_7_7             |     0.000 |
|       display_data_reg_1984_2047_0_2           |    <0.001 |
|       display_data_reg_1984_2047_3_5           |    <0.001 |
|       display_data_reg_1984_2047_6_6           |    <0.001 |
|       display_data_reg_1984_2047_7_7           |     0.000 |
|       display_data_reg_2048_2111_0_2           |    <0.001 |
|       display_data_reg_2048_2111_3_5           |    <0.001 |
|       display_data_reg_2048_2111_6_6           |    <0.001 |
|       display_data_reg_2048_2111_7_7           |     0.000 |
|       display_data_reg_2112_2175_0_2           |    <0.001 |
|       display_data_reg_2112_2175_3_5           |    <0.001 |
|       display_data_reg_2112_2175_6_6           |    <0.001 |
|       display_data_reg_2112_2175_7_7           |     0.000 |
|       display_data_reg_2176_2239_0_2           |    <0.001 |
|       display_data_reg_2176_2239_3_5           |    <0.001 |
|       display_data_reg_2176_2239_6_6           |    <0.001 |
|       display_data_reg_2176_2239_7_7           |     0.000 |
|       display_data_reg_2240_2303_0_2           |    <0.001 |
|       display_data_reg_2240_2303_3_5           |    <0.001 |
|       display_data_reg_2240_2303_6_6           |    <0.001 |
|       display_data_reg_2240_2303_7_7           |     0.000 |
|       display_data_reg_2304_2367_0_2           |    <0.001 |
|       display_data_reg_2304_2367_3_5           |    <0.001 |
|       display_data_reg_2304_2367_6_6           |    <0.001 |
|       display_data_reg_2304_2367_7_7           |     0.000 |
|       display_data_reg_2368_2431_0_2           |    <0.001 |
|       display_data_reg_2368_2431_3_5           |    <0.001 |
|       display_data_reg_2368_2431_6_6           |    <0.001 |
|       display_data_reg_2368_2431_7_7           |     0.000 |
|       display_data_reg_2432_2495_0_2           |    <0.001 |
|       display_data_reg_2432_2495_3_5           |    <0.001 |
|       display_data_reg_2432_2495_6_6           |    <0.001 |
|       display_data_reg_2432_2495_7_7           |     0.000 |
|       display_data_reg_2496_2559_0_2           |    <0.001 |
|       display_data_reg_2496_2559_3_5           |    <0.001 |
|       display_data_reg_2496_2559_6_6           |    <0.001 |
|       display_data_reg_2496_2559_7_7           |     0.000 |
|       display_data_reg_2560_2623_0_2           |    <0.001 |
|       display_data_reg_2560_2623_3_5           |    <0.001 |
|       display_data_reg_2560_2623_6_6           |    <0.001 |
|       display_data_reg_2560_2623_7_7           |     0.000 |
|       display_data_reg_256_319_0_2             |    <0.001 |
|       display_data_reg_256_319_3_5             |    <0.001 |
|       display_data_reg_256_319_6_6             |    <0.001 |
|       display_data_reg_256_319_7_7             |     0.000 |
|       display_data_reg_2624_2687_0_2           |    <0.001 |
|       display_data_reg_2624_2687_3_5           |    <0.001 |
|       display_data_reg_2624_2687_6_6           |    <0.001 |
|       display_data_reg_2624_2687_7_7           |     0.000 |
|       display_data_reg_2688_2751_0_2           |    <0.001 |
|       display_data_reg_2688_2751_3_5           |    <0.001 |
|       display_data_reg_2688_2751_6_6           |    <0.001 |
|       display_data_reg_2688_2751_7_7           |     0.000 |
|       display_data_reg_2752_2815_0_2           |    <0.001 |
|       display_data_reg_2752_2815_3_5           |    <0.001 |
|       display_data_reg_2752_2815_6_6           |    <0.001 |
|       display_data_reg_2752_2815_7_7           |     0.000 |
|       display_data_reg_2816_2879_0_2           |    <0.001 |
|       display_data_reg_2816_2879_3_5           |    <0.001 |
|       display_data_reg_2816_2879_6_6           |    <0.001 |
|       display_data_reg_2816_2879_7_7           |     0.000 |
|       display_data_reg_2880_2943_0_2           |    <0.001 |
|       display_data_reg_2880_2943_3_5           |    <0.001 |
|       display_data_reg_2880_2943_6_6           |    <0.001 |
|       display_data_reg_2880_2943_7_7           |     0.000 |
|       display_data_reg_2944_3007_0_2           |    <0.001 |
|       display_data_reg_2944_3007_3_5           |    <0.001 |
|       display_data_reg_2944_3007_6_6           |    <0.001 |
|       display_data_reg_2944_3007_7_7           |     0.000 |
|       display_data_reg_3008_3071_0_2           |    <0.001 |
|       display_data_reg_3008_3071_3_5           |    <0.001 |
|       display_data_reg_3008_3071_6_6           |    <0.001 |
|       display_data_reg_3008_3071_7_7           |     0.000 |
|       display_data_reg_3072_3135_0_2           |    <0.001 |
|       display_data_reg_3072_3135_3_5           |    <0.001 |
|       display_data_reg_3072_3135_6_6           |    <0.001 |
|       display_data_reg_3072_3135_7_7           |     0.000 |
|       display_data_reg_3136_3199_0_2           |    <0.001 |
|       display_data_reg_3136_3199_3_5           |    <0.001 |
|       display_data_reg_3136_3199_6_6           |    <0.001 |
|       display_data_reg_3136_3199_7_7           |     0.000 |
|       display_data_reg_3200_3263_0_2           |    <0.001 |
|       display_data_reg_3200_3263_3_5           |    <0.001 |
|       display_data_reg_3200_3263_6_6           |    <0.001 |
|       display_data_reg_3200_3263_7_7           |     0.000 |
|       display_data_reg_320_383_0_2             |    <0.001 |
|       display_data_reg_320_383_3_5             |    <0.001 |
|       display_data_reg_320_383_6_6             |    <0.001 |
|       display_data_reg_320_383_7_7             |     0.000 |
|       display_data_reg_3264_3327_0_2           |    <0.001 |
|       display_data_reg_3264_3327_3_5           |    <0.001 |
|       display_data_reg_3264_3327_6_6           |    <0.001 |
|       display_data_reg_3264_3327_7_7           |     0.000 |
|       display_data_reg_3328_3391_0_2           |    <0.001 |
|       display_data_reg_3328_3391_3_5           |    <0.001 |
|       display_data_reg_3328_3391_6_6           |    <0.001 |
|       display_data_reg_3328_3391_7_7           |     0.000 |
|       display_data_reg_3392_3455_0_2           |    <0.001 |
|       display_data_reg_3392_3455_3_5           |    <0.001 |
|       display_data_reg_3392_3455_6_6           |    <0.001 |
|       display_data_reg_3392_3455_7_7           |     0.000 |
|       display_data_reg_3456_3519_0_2           |    <0.001 |
|       display_data_reg_3456_3519_3_5           |    <0.001 |
|       display_data_reg_3456_3519_6_6           |    <0.001 |
|       display_data_reg_3456_3519_7_7           |     0.000 |
|       display_data_reg_3520_3583_0_2           |    <0.001 |
|       display_data_reg_3520_3583_3_5           |    <0.001 |
|       display_data_reg_3520_3583_6_6           |    <0.001 |
|       display_data_reg_3520_3583_7_7           |     0.000 |
|       display_data_reg_3584_3647_0_2           |    <0.001 |
|       display_data_reg_3584_3647_3_5           |    <0.001 |
|       display_data_reg_3584_3647_6_6           |    <0.001 |
|       display_data_reg_3584_3647_7_7           |     0.000 |
|       display_data_reg_3648_3711_0_2           |    <0.001 |
|       display_data_reg_3648_3711_3_5           |    <0.001 |
|       display_data_reg_3648_3711_6_6           |    <0.001 |
|       display_data_reg_3648_3711_7_7           |     0.000 |
|       display_data_reg_3712_3775_0_2           |    <0.001 |
|       display_data_reg_3712_3775_3_5           |    <0.001 |
|       display_data_reg_3712_3775_6_6           |    <0.001 |
|       display_data_reg_3712_3775_7_7           |     0.000 |
|       display_data_reg_3776_3839_0_2           |    <0.001 |
|       display_data_reg_3776_3839_3_5           |    <0.001 |
|       display_data_reg_3776_3839_6_6           |    <0.001 |
|       display_data_reg_3776_3839_7_7           |     0.000 |
|       display_data_reg_3840_3903_0_2           |    <0.001 |
|       display_data_reg_3840_3903_3_5           |    <0.001 |
|       display_data_reg_3840_3903_6_6           |    <0.001 |
|       display_data_reg_3840_3903_7_7           |     0.000 |
|       display_data_reg_384_447_0_2             |    <0.001 |
|       display_data_reg_384_447_3_5             |    <0.001 |
|       display_data_reg_384_447_6_6             |    <0.001 |
|       display_data_reg_384_447_7_7             |     0.000 |
|       display_data_reg_3904_3967_0_2           |    <0.001 |
|       display_data_reg_3904_3967_3_5           |    <0.001 |
|       display_data_reg_3904_3967_6_6           |    <0.001 |
|       display_data_reg_3904_3967_7_7           |     0.000 |
|       display_data_reg_3968_4031_0_2           |    <0.001 |
|       display_data_reg_3968_4031_3_5           |    <0.001 |
|       display_data_reg_3968_4031_6_6           |    <0.001 |
|       display_data_reg_3968_4031_7_7           |     0.000 |
|       display_data_reg_4032_4095_0_2           |    <0.001 |
|       display_data_reg_4032_4095_3_5           |    <0.001 |
|       display_data_reg_4032_4095_6_6           |    <0.001 |
|       display_data_reg_4032_4095_7_7           |     0.000 |
|       display_data_reg_448_511_0_2             |    <0.001 |
|       display_data_reg_448_511_3_5             |    <0.001 |
|       display_data_reg_448_511_6_6             |    <0.001 |
|       display_data_reg_448_511_7_7             |     0.000 |
|       display_data_reg_512_575_0_2             |    <0.001 |
|       display_data_reg_512_575_3_5             |    <0.001 |
|       display_data_reg_512_575_6_6             |    <0.001 |
|       display_data_reg_512_575_7_7             |     0.000 |
|       display_data_reg_576_639_0_2             |    <0.001 |
|       display_data_reg_576_639_3_5             |    <0.001 |
|       display_data_reg_576_639_6_6             |    <0.001 |
|       display_data_reg_576_639_7_7             |     0.000 |
|       display_data_reg_640_703_0_2             |    <0.001 |
|       display_data_reg_640_703_3_5             |    <0.001 |
|       display_data_reg_640_703_6_6             |    <0.001 |
|       display_data_reg_640_703_7_7             |     0.000 |
|       display_data_reg_64_127_0_2              |    <0.001 |
|       display_data_reg_64_127_3_5              |    <0.001 |
|       display_data_reg_64_127_6_6              |    <0.001 |
|       display_data_reg_64_127_7_7              |     0.000 |
|       display_data_reg_704_767_0_2             |    <0.001 |
|       display_data_reg_704_767_3_5             |    <0.001 |
|       display_data_reg_704_767_6_6             |    <0.001 |
|       display_data_reg_704_767_7_7             |     0.000 |
|       display_data_reg_768_831_0_2             |    <0.001 |
|       display_data_reg_768_831_3_5             |    <0.001 |
|       display_data_reg_768_831_6_6             |    <0.001 |
|       display_data_reg_768_831_7_7             |     0.000 |
|       display_data_reg_832_895_0_2             |    <0.001 |
|       display_data_reg_832_895_3_5             |    <0.001 |
|       display_data_reg_832_895_6_6             |    <0.001 |
|       display_data_reg_832_895_7_7             |     0.000 |
|       display_data_reg_896_959_0_2             |    <0.001 |
|       display_data_reg_896_959_3_5             |    <0.001 |
|       display_data_reg_896_959_6_6             |    <0.001 |
|       display_data_reg_896_959_7_7             |     0.000 |
|       display_data_reg_960_1023_0_2            |    <0.001 |
|       display_data_reg_960_1023_3_5            |    <0.001 |
|       display_data_reg_960_1023_6_6            |    <0.001 |
|       display_data_reg_960_1023_7_7            |     0.000 |
|   U2                                           |     0.519 |
|     U0                                         |     0.519 |
|       synth_options.dist_mem_inst              |     0.519 |
|         gen_rom.rom_inst                       |     0.519 |
|   U3                                           |     0.353 |
|     RAM_B                                      |     0.353 |
|       U0                                       |     0.353 |
|         inst_blk_mem_gen                       |     0.353 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.353 |
|             valid.cstr                         |     0.353 |
|               ramloop[0].ram.r                 |     0.353 |
|                 prim_init.ram                  |     0.353 |
|   U4                                           |     0.541 |
|   U5                                           |     0.728 |
|   U6                                           |     1.476 |
|     inst                                       |     1.476 |
|       M2                                       |     0.516 |
|       SM1                                      |     0.960 |
|         HTS0                                   |     0.097 |
|           MSEG                                 |     0.097 |
|         HTS1                                   |     0.114 |
|           MSEG                                 |     0.114 |
|         HTS2                                   |     0.116 |
|           MSEG                                 |     0.116 |
|         HTS3                                   |     0.131 |
|           MSEG                                 |     0.131 |
|         HTS4                                   |     0.117 |
|           MSEG                                 |     0.117 |
|         HTS5                                   |     0.115 |
|           MSEG                                 |     0.115 |
|         HTS6                                   |     0.140 |
|           MSEG                                 |     0.140 |
|         HTS7                                   |     0.130 |
|           MSEG                                 |     0.130 |
|   U7                                           |     0.164 |
|     LED_P2S                                    |     0.164 |
|   U8                                           |     0.420 |
|   U9                                           |     0.105 |
+------------------------------------------------+-----------+


