
---------- Begin Simulation Statistics ----------
sim_seconds                                  5.986559                       # Number of seconds simulated
sim_ticks                                5986558652000                       # Number of ticks simulated
final_tick                               5986558652000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 997495                       # Simulator instruction rate (inst/s)
host_op_rate                                  1597812                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             6409457124                       # Simulator tick rate (ticks/s)
host_mem_usage                                 664704                       # Number of bytes of host memory used
host_seconds                                   934.02                       # Real time elapsed on the host
sim_insts                                   931679902                       # Number of instructions simulated
sim_ops                                    1492387778                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 5986558652000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1094528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1116928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    889998080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       889998080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              350                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            17102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      13906220                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           13906220                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst               3742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             182831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                186573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst          3742                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             3742                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       148666059                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            148666059                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       148666059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst              3742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            182831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            148852631                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 5986558652000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5986558652000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684109                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56342483                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936011                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 5986558652000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 5986558652000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1449455627                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    5986558652000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                      11973117304                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931679902                       # Number of instructions committed
system.cpu.committedOps                    1492387778                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491881064                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1951                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571460                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491881064                       # number of integer instructions
system.cpu.num_fp_insts                          1951                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934935036                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545692944                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3771                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1484                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159199327                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523310526                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439026587                       # number of memory refs
system.cpu.num_load_insts                   382684105                       # Number of load instructions
system.cpu.num_store_insts                   56342482                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                11973117304                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30742412                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505293      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 915024152     61.31%     61.35% # Class of executed instruction
system.cpu.op_class::IntMult                135270004      9.06%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560782      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382684045     25.64%     96.22% # Class of executed instruction
system.cpu.op_class::MemWrite                56342063      3.78%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  60      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                419      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492387778                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5986558652000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.890370                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439026592                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1767214                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            248.428652                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.890370                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999786                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999786                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          294                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          173                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1757873582                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1757873582                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 5986558652000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    380933889                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       380933889                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       714924                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         714924                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     381648813                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        381648813                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    381648813                       # number of overall hits
system.cpu.dcache.overall_hits::total       381648813                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1750220                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1750220                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     55627559                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     55627559                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     57377779                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       57377779                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     57377779                       # number of overall misses
system.cpu.dcache.overall_misses::total      57377779                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  58363963500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  58363963500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 4097000088500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 4097000088500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 4155364052000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 4155364052000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 4155364052000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 4155364052000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684109                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684109                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56342483                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56342483                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439026592                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439026592                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439026592                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439026592                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004574                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004574                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.987311                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.987311                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.130693                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130693                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.130693                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130693                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 33346.644136                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33346.644136                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 73650.545919                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73650.545919                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 72421.138016                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72421.138016                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 72421.138016                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72421.138016                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         5650                       # number of writebacks
system.cpu.dcache.writebacks::total              5650                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1750220                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1750220                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     55627559                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     55627559                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     57377779                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     57377779                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     57377779                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     57377779                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  56613743500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  56613743500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4041372529500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 4041372529500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 4097986273000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 4097986273000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 4097986273000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 4097986273000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.004574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.987311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.987311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.130693                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.130693                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.130693                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.130693                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 32346.644136                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32346.644136                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 72650.545919                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72650.545919                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 71421.138016                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71421.138016                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 71421.138016                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71421.138016                       # average overall mshr miss latency
system.cpu.dcache.replacements                1766702                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 5986558652000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 5986558652000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 5986558652000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           304.919164                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1449455627                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               350                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4141301.791429                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   304.919164                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.595545                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.595545                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          338                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          299                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.660156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5797822858                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5797822858                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 5986558652000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1449455277                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1449455277                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1449455277                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1449455277                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1449455277                       # number of overall hits
system.cpu.icache.overall_hits::total      1449455277                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          350                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           350                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          350                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            350                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          350                       # number of overall misses
system.cpu.icache.overall_misses::total           350                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     90515500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     90515500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     90515500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     90515500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     90515500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     90515500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1449455627                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1449455627                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1449455627                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1449455627                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1449455627                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1449455627                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 258615.714286                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 258615.714286                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 258615.714286                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 258615.714286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 258615.714286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 258615.714286                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           12                       # number of writebacks
system.cpu.icache.writebacks::total                12                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          350                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          350                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          350                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          350                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          350                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          350                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     90165500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     90165500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     90165500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     90165500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     90165500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     90165500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 257615.714286                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 257615.714286                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 257615.714286                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 257615.714286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 257615.714286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 257615.714286                       # average overall mshr miss latency
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 5986558652000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 5986558652000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 5986558652000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.718696                       # Cycle average of tags in use
system.l2.tags.total_refs                   114760745                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1711637                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     67.047362                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.000009                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.749537                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2044.969150                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.998520                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998886                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          302                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1675                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 460778993                       # Number of tag accesses
system.l2.tags.data_accesses                460778993                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 5986558652000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         5650                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5650                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           12                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               12                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks        55621996                       # number of WriteClean hits
system.l2.WriteClean_hits::total             55621996                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data          27810957                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total             27810957                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                  2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          55931                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             55931                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 55933                       # number of demand (read+write) hits
system.l2.demand_hits::total                    55933                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                55933                       # number of overall hits
system.l2.overall_hits::total                   55933                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data        27799608                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total           27799608                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            16992                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16992                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           350                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              350                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1694289                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1694289                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 350                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1711281                       # number of demand (read+write) misses
system.l2.demand_misses::total                1711631                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                350                       # number of overall misses
system.l2.overall_misses::cpu.data            1711281                       # number of overall misses
system.l2.overall_misses::total               1711631                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data 3655714888000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total 3655714888000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  10021204500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10021204500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     89630000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     89630000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  53401137500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  53401137500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      89630000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   63422342000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      63511972000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     89630000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  63422342000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     63511972000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         5650                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5650                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           12                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           12                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks     55621996                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total         55621996                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data      55610565                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total         55610565                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          16994                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16994                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          350                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            350                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1750220                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1750220                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               350                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1767214                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1767564                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              350                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1767214                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1767564                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.499898                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.499898                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.999882                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999882                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.968043                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.968043                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.968350                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.968356                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.968350                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.968356                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 131502.389818                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 131502.389818                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 589760.151836                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 589760.151836                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 256085.714286                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 256085.714286                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 31518.316828                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 31518.316828                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 256085.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 37061.325405                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 37106.112240                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 256085.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 37061.325405                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 37106.112240                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                17059                       # number of writebacks
system.l2.writebacks::total                     17059                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         6094                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          6094                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data     27799608                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total      27799608                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        16992                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16992                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          350                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          350                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1694289                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1694289                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            350                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1711281                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1711631                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           350                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1711281                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1711631                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 3377718808000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 3377718808000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   9851284500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9851284500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     86130000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     86130000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  36458247500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  36458247500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     86130000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  46309532000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  46395662000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     86130000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  46309532000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  46395662000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.499898                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.499898                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.999882                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999882                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.968043                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.968043                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.968350                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.968356                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.968350                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.968356                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 121502.389818                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 121502.389818                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 579760.151836                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 579760.151836                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 246085.714286                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 246085.714286                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 21518.316828                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 21518.316828                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 246085.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 27061.325405                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 27106.112240                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 246085.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 27061.325405                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 27106.112240                       # average overall mshr miss latency
system.l2.replacements                        1709589                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 5986558652000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 14165.854521                       # Cycle average of tags in use
system.l3.tags.total_refs                    59031475                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     17452                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                   3382.504871                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        147.218241                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      14018.636279                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.008985                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.855630                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.864615                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16309                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 236143352                       # Number of tag accesses
system.l3.tags.data_accesses                236143352                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 5986558652000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        17059                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            17059                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks        27810959                       # number of WriteClean hits
system.l3.WriteClean_hits::total             27810959                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data          13905474                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total             13905474                       # number of UpgradeReq hits
system.l3.ReadSharedReq_hits::cpu.data        1694179                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1694179                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data               1694179                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1694179                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data              1694179                       # number of overall hits
system.l3.overall_hits::total                 1694179                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data        13894134                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total           13894134                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data            16992                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16992                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          350                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          110                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             460                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 350                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               17102                       # number of demand (read+write) misses
system.l3.demand_misses::total                  17452                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                350                       # number of overall misses
system.l3.overall_misses::cpu.data              17102                       # number of overall misses
system.l3.overall_misses::total                 17452                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data 2925886154979                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total 2925886154979                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data   9664372500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    9664372500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     82280000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     32189000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    114469000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      82280000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    9696561500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       9778841500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     82280000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   9696561500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      9778841500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        17059                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        17059                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks     27810959                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total         27810959                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data      27799608                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total         27799608                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16992                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16992                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          350                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1694289                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1694639                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               350                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1711281                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1711631                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              350                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1711281                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1711631                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.499796                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.499796                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.000065                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.000271                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.009994                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.010196                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.009994                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.010196                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 210584.276428                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 210584.276428                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 568760.151836                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 568760.151836                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 235085.714286                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 292627.272727                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 248845.652174                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 235085.714286                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 566984.066191                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 560327.842081                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 235085.714286                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 566984.066191                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 560327.842081                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                  746                       # number of writebacks
system.l3.writebacks::total                       746                       # number of writebacks
system.l3.UpgradeReq_mshr_misses::cpu.data     13894134                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total      13894134                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        16992                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16992                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          350                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          110                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          460                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            350                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          17102                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             17452                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           350                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         17102                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            17452                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data 2786944814979                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total 2786944814979                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data   9494452500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   9494452500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     78780000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     31089000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    109869000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     78780000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   9525541500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   9604321500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     78780000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   9525541500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   9604321500                       # number of overall MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.499796                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.499796                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.000065                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.000271                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.009994                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.010196                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.009994                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.010196                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 200584.276428                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 200584.276428                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 558760.151836                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 558760.151836                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 225085.714286                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 282627.272727                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 238845.652174                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 225085.714286                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 556984.066191                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 550327.842081                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 225085.714286                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 556984.066191                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 550327.842081                       # average overall mshr miss latency
system.l3.replacements                           1068                       # number of replacements
system.membus.snoop_filter.tot_requests      13912349                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     13894897                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 5986558652000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                460                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          746                       # Transaction distribution
system.membus.trans_dist::WriteClean         13905474                       # Transaction distribution
system.membus.trans_dist::CleanEvict               17                       # Transaction distribution
system.membus.trans_dist::UpgradeReq         13894134                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16992                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16992                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           460                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     27835275                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     27835275                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               27835275                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    891115008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    891115008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               891115008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13911586                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13911586    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13911586                       # Request fanout histogram
system.membus.reqLayer2.occupancy         95355906000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           88739000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     59144843                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     57377279                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops       41723151                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops     41723151                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 5986558652000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1750570                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        23455                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           12                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean        97338429                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3453904                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        55610565                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       55610565                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16994                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16994                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           350                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1750220                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          712                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    172144256                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             172144968                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        23168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3673271040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3673294208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        43427090                       # Total snoops (count)
system.tol2bus.snoopTraffic                2670991232                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        100805219                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.413899                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.492531                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               59082068     58.61%     58.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1               41723151     41.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          100805219                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       113011077500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            525000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       30456103500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 5986558652000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1694639                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        17805                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean        41716433                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1692540                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq        27799608                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp       27799608                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16992                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16992                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1694639                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     88542714                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   1890537536                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        13906542                       # Total snoops (count)
system.tol3bus.snoopTraffic                 889998080                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         45127068                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.308164                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.461735                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               31220526     69.18%     69.18% # Request fanout histogram
system.tol3bus.snoop_fanout::1               13906542     30.82%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           45127068                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        57343776479                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       16467250500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
