Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 18 17:20:29 2019
| Host         : DESKTOP-JFF60VT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_initials_top_timing_summary_routed.rpt -pb vga_initials_top_timing_summary_routed.pb -rpx vga_initials_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_initials_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.679        0.000                      0                   51        0.191        0.000                      0                   51        2.633        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
CLK_GEN_PLL/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk25_clk_wiz_0         {0.000 19.922}     39.844          25.098          
  clkfbout_clk_wiz_0      {0.000 25.000}     50.000          20.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_GEN_PLL/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk25_clk_wiz_0              33.068        0.000                      0                   41        0.191        0.000                      0                   41       19.422        0.000                       0                    35  
  clkfbout_clk_wiz_0                                                                                                                                                        2.633        0.000                       0                     3  
sys_clk_pin                     7.679        0.000                      0                   10        0.200        0.000                      0                   10        4.500        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_GEN_PLL/inst/clk_in1
  To Clock:  CLK_GEN_PLL/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_GEN_PLL/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN_PLL/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  clk25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.422ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.068ns  (required time - arrival time)
  Source:                 VGA_DRIVER/vc_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT_in/R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.686ns  (logic 1.436ns (21.478%)  route 5.250ns (78.522%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.982ns = ( 38.862 - 39.844 ) 
    Source Clock Delay      (SCD):    -1.172ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.253     1.253    CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -3.745    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -3.621 r  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -2.901    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.805 r  n_0_1_BUFG_inst/O
                         net (fo=32, routed)          1.633    -1.172    VGA_DRIVER/n_0_1_BUFG
    SLICE_X44Y96         FDCE                                         r  VGA_DRIVER/vc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.716 f  VGA_DRIVER/vc_reg_reg[0]/Q
                         net (fo=20, routed)          1.190     0.474    VGA_DRIVER/vc[0]
    SLICE_X46Y94         LUT6 (Prop_lut6_I3_O)        0.124     0.598 r  VGA_DRIVER/R_i_28/O
                         net (fo=3, routed)           1.048     1.646    VGA_DRIVER/R_i_28_n_1
    SLICE_X45Y94         LUT6 (Prop_lut6_I1_O)        0.124     1.770 r  VGA_DRIVER/R_i_22/O
                         net (fo=4, routed)           0.497     2.267    VGA_DRIVER/R_i_22_n_1
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.124     2.391 r  VGA_DRIVER/R_i_14/O
                         net (fo=5, routed)           1.260     3.651    VGA_DRIVER/R_i_14_n_1
    SLICE_X49Y95         LUT3 (Prop_lut3_I2_O)        0.152     3.803 r  VGA_DRIVER/R_i_6__0/O
                         net (fo=1, routed)           0.796     4.599    VGA_DRIVER/R_i_6__0_n_1
    SLICE_X47Y95         LUT6 (Prop_lut6_I1_O)        0.332     4.931 r  VGA_DRIVER/R_i_2__1/O
                         net (fo=2, routed)           0.459     5.390    VGA_DRIVER/R_i_2__1_n_1
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.124     5.514 r  VGA_DRIVER/R_i_1/O
                         net (fo=1, routed)           0.000     5.514    INIT_in/R_reg_1
    SLICE_X50Y96         FDRE                                         r  INIT_in/R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                   IBUF                         0.000    39.844 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.181    41.025    CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    33.169 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    34.803    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.894 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    36.525    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    36.625 r  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    37.263    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.354 r  n_0_1_BUFG_inst/O
                         net (fo=32, routed)          1.508    38.862    INIT_in/n_0_1_BUFG
    SLICE_X50Y96         FDRE                                         r  INIT_in/R_reg/C
                         clock pessimism             -0.235    38.627    
                         clock uncertainty           -0.122    38.505    
    SLICE_X50Y96         FDRE (Setup_fdre_C_D)        0.077    38.582    INIT_in/R_reg
  -------------------------------------------------------------------
                         required time                         38.582    
                         arrival time                          -5.514    
  -------------------------------------------------------------------
                         slack                                 33.068    

Slack (MET) :             33.074ns  (required time - arrival time)
  Source:                 VGA_DRIVER/vc_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT_out/R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.636ns  (logic 1.436ns (21.640%)  route 5.200ns (78.360%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 38.864 - 39.844 ) 
    Source Clock Delay      (SCD):    -1.172ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.253     1.253    CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -3.745    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -3.621 r  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -2.901    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.805 r  n_0_1_BUFG_inst/O
                         net (fo=32, routed)          1.633    -1.172    VGA_DRIVER/n_0_1_BUFG
    SLICE_X44Y96         FDCE                                         r  VGA_DRIVER/vc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.716 f  VGA_DRIVER/vc_reg_reg[0]/Q
                         net (fo=20, routed)          1.190     0.474    VGA_DRIVER/vc[0]
    SLICE_X46Y94         LUT6 (Prop_lut6_I3_O)        0.124     0.598 r  VGA_DRIVER/R_i_28/O
                         net (fo=3, routed)           1.048     1.646    VGA_DRIVER/R_i_28_n_1
    SLICE_X45Y94         LUT6 (Prop_lut6_I1_O)        0.124     1.770 r  VGA_DRIVER/R_i_22/O
                         net (fo=4, routed)           0.497     2.267    VGA_DRIVER/R_i_22_n_1
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.124     2.391 r  VGA_DRIVER/R_i_14/O
                         net (fo=5, routed)           1.260     3.651    VGA_DRIVER/R_i_14_n_1
    SLICE_X49Y95         LUT3 (Prop_lut3_I2_O)        0.152     3.803 r  VGA_DRIVER/R_i_6__0/O
                         net (fo=1, routed)           0.796     4.599    VGA_DRIVER/R_i_6__0_n_1
    SLICE_X47Y95         LUT6 (Prop_lut6_I1_O)        0.332     4.931 r  VGA_DRIVER/R_i_2__1/O
                         net (fo=2, routed)           0.409     5.340    VGA_DRIVER/R_i_2__1_n_1
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.124     5.464 r  VGA_DRIVER/R_i_1__1/O
                         net (fo=1, routed)           0.000     5.464    INIT_out/R_reg_1
    SLICE_X49Y96         FDRE                                         r  INIT_out/R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                   IBUF                         0.000    39.844 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.181    41.025    CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    33.169 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    34.803    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.894 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    36.525    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    36.625 r  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    37.263    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.354 r  n_0_1_BUFG_inst/O
                         net (fo=32, routed)          1.510    38.864    INIT_out/n_0_1_BUFG
    SLICE_X49Y96         FDRE                                         r  INIT_out/R_reg/C
                         clock pessimism             -0.235    38.629    
                         clock uncertainty           -0.122    38.507    
    SLICE_X49Y96         FDRE (Setup_fdre_C_D)        0.031    38.538    INIT_out/R_reg
  -------------------------------------------------------------------
                         required time                         38.538    
                         arrival time                          -5.464    
  -------------------------------------------------------------------
                         slack                                 33.074    

Slack (MET) :             33.258ns  (required time - arrival time)
  Source:                 VGA_DRIVER/vc_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT_key/R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.451ns  (logic 1.200ns (18.603%)  route 5.251ns (81.397%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 38.864 - 39.844 ) 
    Source Clock Delay      (SCD):    -1.172ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.253     1.253    CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -3.745    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -3.621 r  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -2.901    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.805 r  n_0_1_BUFG_inst/O
                         net (fo=32, routed)          1.633    -1.172    VGA_DRIVER/n_0_1_BUFG
    SLICE_X44Y96         FDCE                                         r  VGA_DRIVER/vc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.716 f  VGA_DRIVER/vc_reg_reg[0]/Q
                         net (fo=20, routed)          1.190     0.474    VGA_DRIVER/vc[0]
    SLICE_X46Y94         LUT6 (Prop_lut6_I3_O)        0.124     0.598 r  VGA_DRIVER/R_i_28/O
                         net (fo=3, routed)           1.048     1.646    VGA_DRIVER/R_i_28_n_1
    SLICE_X45Y94         LUT6 (Prop_lut6_I1_O)        0.124     1.770 r  VGA_DRIVER/R_i_22/O
                         net (fo=4, routed)           0.856     2.626    VGA_DRIVER/R_i_22_n_1
    SLICE_X46Y93         LUT6 (Prop_lut6_I0_O)        0.124     2.750 r  VGA_DRIVER/R_i_12/O
                         net (fo=5, routed)           0.804     3.554    VGA_DRIVER/R_i_12_n_1
    SLICE_X49Y95         LUT4 (Prop_lut4_I2_O)        0.124     3.678 r  VGA_DRIVER/R_i_9/O
                         net (fo=2, routed)           0.811     4.489    VGA_DRIVER/R_i_9_n_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I3_O)        0.124     4.613 r  VGA_DRIVER/R_i_2__0/O
                         net (fo=1, routed)           0.542     5.155    VGA_DRIVER/R_i_2__0_n_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I0_O)        0.124     5.279 r  VGA_DRIVER/R_i_1__0/O
                         net (fo=1, routed)           0.000     5.279    INIT_key/R_reg_0
    SLICE_X49Y95         FDRE                                         r  INIT_key/R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                   IBUF                         0.000    39.844 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.181    41.025    CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    33.169 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    34.803    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.894 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    36.525    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    36.625 r  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    37.263    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.354 r  n_0_1_BUFG_inst/O
                         net (fo=32, routed)          1.510    38.864    INIT_key/n_0_1_BUFG
    SLICE_X49Y95         FDRE                                         r  INIT_key/R_reg/C
                         clock pessimism             -0.235    38.629    
                         clock uncertainty           -0.122    38.507    
    SLICE_X49Y95         FDRE (Setup_fdre_C_D)        0.029    38.536    INIT_key/R_reg
  -------------------------------------------------------------------
                         required time                         38.536    
                         arrival time                          -5.279    
  -------------------------------------------------------------------
                         slack                                 33.258    

Slack (MET) :             34.700ns  (required time - arrival time)
  Source:                 VGA_DRIVER/vc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_DRIVER/vidon_reg/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.043ns  (logic 1.164ns (23.081%)  route 3.879ns (76.919%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 38.864 - 39.844 ) 
    Source Clock Delay      (SCD):    -1.172ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.253     1.253    CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -3.745    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -3.621 r  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -2.901    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.805 r  n_0_1_BUFG_inst/O
                         net (fo=32, routed)          1.633    -1.172    VGA_DRIVER/n_0_1_BUFG
    SLICE_X45Y96         FDCE                                         r  VGA_DRIVER/vc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.716 f  VGA_DRIVER/vc_reg_reg[1]/Q
                         net (fo=20, routed)          1.184     0.469    VGA_DRIVER/vc[1]
    SLICE_X44Y98         LUT6 (Prop_lut6_I3_O)        0.124     0.593 r  VGA_DRIVER/vc_reg[8]_i_2/O
                         net (fo=3, routed)           0.656     1.249    VGA_DRIVER/vc_reg[8]_i_2_n_1
    SLICE_X45Y98         LUT5 (Prop_lut5_I0_O)        0.124     1.373 r  VGA_DRIVER/vidon_i_5/O
                         net (fo=3, routed)           1.464     2.837    VGA_DRIVER/vidon_i_5_n_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.124     2.961 r  VGA_DRIVER/vidon_i_4/O
                         net (fo=1, routed)           0.574     3.535    VGA_DRIVER/vidon_i_4_n_1
    SLICE_X48Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.659 r  VGA_DRIVER/vidon_i_2/O
                         net (fo=1, routed)           0.000     3.659    VGA_DRIVER/vidon_i_2_n_1
    SLICE_X48Y95         MUXF7 (Prop_muxf7_I0_O)      0.212     3.871 r  VGA_DRIVER/vidon_reg_i_1/O
                         net (fo=1, routed)           0.000     3.871    VGA_DRIVER/vidon_reg_i_1_n_1
    SLICE_X48Y95         FDCE                                         r  VGA_DRIVER/vidon_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                   IBUF                         0.000    39.844 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.181    41.025    CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    33.169 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    34.803    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.894 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    36.525    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    36.625 r  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    37.263    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.354 r  n_0_1_BUFG_inst/O
                         net (fo=32, routed)          1.510    38.864    VGA_DRIVER/n_0_1_BUFG
    SLICE_X48Y95         FDCE                                         r  VGA_DRIVER/vidon_reg/C
                         clock pessimism             -0.235    38.629    
                         clock uncertainty           -0.122    38.507    
    SLICE_X48Y95         FDCE (Setup_fdce_C_D)        0.064    38.571    VGA_DRIVER/vidon_reg
  -------------------------------------------------------------------
                         required time                         38.571    
                         arrival time                          -3.871    
  -------------------------------------------------------------------
                         slack                                 34.700    

Slack (MET) :             34.749ns  (required time - arrival time)
  Source:                 VGA_DRIVER/vc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT_out/spriteon_reg/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.959ns  (logic 1.439ns (29.017%)  route 3.520ns (70.983%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 38.864 - 39.844 ) 
    Source Clock Delay      (SCD):    -1.172ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.253     1.253    CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -3.745    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -3.621 r  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -2.901    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.805 r  n_0_1_BUFG_inst/O
                         net (fo=32, routed)          1.633    -1.172    VGA_DRIVER/n_0_1_BUFG
    SLICE_X44Y96         FDCE                                         r  VGA_DRIVER/vc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDCE (Prop_fdce_C_Q)         0.419    -0.753 f  VGA_DRIVER/vc_reg_reg[3]/Q
                         net (fo=9, routed)           0.852     0.099    VGA_DRIVER/vc_reg_reg[3]
    SLICE_X45Y97         LUT6 (Prop_lut6_I4_O)        0.296     0.395 r  VGA_DRIVER/spriteon_i_7/O
                         net (fo=2, routed)           0.433     0.828    VGA_DRIVER/spriteon_i_7_n_1
    SLICE_X45Y97         LUT4 (Prop_lut4_I1_O)        0.150     0.978 r  VGA_DRIVER/spriteon_i_5/O
                         net (fo=4, routed)           0.991     1.969    VGA_DRIVER/spriteon_i_5_n_1
    SLICE_X47Y94         LUT6 (Prop_lut6_I1_O)        0.326     2.295 r  VGA_DRIVER/spriteon_i_6/O
                         net (fo=1, routed)           0.665     2.961    VGA_DRIVER/spriteon_i_6_n_1
    SLICE_X47Y94         LUT5 (Prop_lut5_I1_O)        0.124     3.085 r  VGA_DRIVER/spriteon_i_3/O
                         net (fo=1, routed)           0.578     3.663    VGA_DRIVER/spriteon_i_3_n_1
    SLICE_X48Y94         LUT4 (Prop_lut4_I2_O)        0.124     3.787 r  VGA_DRIVER/spriteon_i_1/O
                         net (fo=1, routed)           0.000     3.787    INIT_out/spriteon_reg_1
    SLICE_X48Y94         FDCE                                         r  INIT_out/spriteon_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                   IBUF                         0.000    39.844 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.181    41.025    CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    33.169 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    34.803    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.894 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    36.525    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    36.625 r  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    37.263    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.354 r  n_0_1_BUFG_inst/O
                         net (fo=32, routed)          1.510    38.864    INIT_out/n_0_1_BUFG
    SLICE_X48Y94         FDCE                                         r  INIT_out/spriteon_reg/C
                         clock pessimism             -0.235    38.629    
                         clock uncertainty           -0.122    38.507    
    SLICE_X48Y94         FDCE (Setup_fdce_C_D)        0.029    38.536    INIT_out/spriteon_reg
  -------------------------------------------------------------------
                         required time                         38.536    
                         arrival time                          -3.787    
  -------------------------------------------------------------------
                         slack                                 34.749    

Slack (MET) :             35.058ns  (required time - arrival time)
  Source:                 VGA_DRIVER/vc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT_key/spriteon_reg/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.653ns  (logic 1.076ns (23.124%)  route 3.577ns (76.876%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 38.864 - 39.844 ) 
    Source Clock Delay      (SCD):    -1.172ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.253     1.253    CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -3.745    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -3.621 r  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -2.901    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.805 r  n_0_1_BUFG_inst/O
                         net (fo=32, routed)          1.633    -1.172    VGA_DRIVER/n_0_1_BUFG
    SLICE_X44Y96         FDCE                                         r  VGA_DRIVER/vc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.716 f  VGA_DRIVER/vc_reg_reg[4]/Q
                         net (fo=8, routed)           0.931     0.215    VGA_DRIVER/vc_reg_reg[4]
    SLICE_X44Y96         LUT5 (Prop_lut5_I4_O)        0.124     0.339 r  VGA_DRIVER/spriteon_i_7__0/O
                         net (fo=1, routed)           1.011     1.350    VGA_DRIVER/spriteon_i_7__0_n_1
    SLICE_X44Y97         LUT5 (Prop_lut5_I2_O)        0.124     1.474 r  VGA_DRIVER/spriteon_i_5__1/O
                         net (fo=4, routed)           0.838     2.312    VGA_DRIVER/spriteon_i_5__1_n_1
    SLICE_X47Y96         LUT6 (Prop_lut6_I1_O)        0.124     2.436 r  VGA_DRIVER/spriteon_i_4__1/O
                         net (fo=1, routed)           0.154     2.590    VGA_DRIVER/spriteon_i_4__1_n_1
    SLICE_X47Y96         LUT5 (Prop_lut5_I1_O)        0.124     2.714 r  VGA_DRIVER/spriteon_i_2__1/O
                         net (fo=1, routed)           0.643     3.357    VGA_DRIVER/spriteon_i_2__1_n_1
    SLICE_X48Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.481 r  VGA_DRIVER/spriteon_i_1__1/O
                         net (fo=1, routed)           0.000     3.481    INIT_key/spriteon0
    SLICE_X48Y95         FDCE                                         r  INIT_key/spriteon_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                   IBUF                         0.000    39.844 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.181    41.025    CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    33.169 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    34.803    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.894 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    36.525    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    36.625 r  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    37.263    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.354 r  n_0_1_BUFG_inst/O
                         net (fo=32, routed)          1.510    38.864    INIT_key/n_0_1_BUFG
    SLICE_X48Y95         FDCE                                         r  INIT_key/spriteon_reg/C
                         clock pessimism             -0.235    38.629    
                         clock uncertainty           -0.122    38.507    
    SLICE_X48Y95         FDCE (Setup_fdce_C_D)        0.032    38.539    INIT_key/spriteon_reg
  -------------------------------------------------------------------
                         required time                         38.539    
                         arrival time                          -3.481    
  -------------------------------------------------------------------
                         slack                                 35.058    

Slack (MET) :             35.139ns  (required time - arrival time)
  Source:                 VGA_DRIVER/vc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT_in/spriteon_reg/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 1.211ns (26.503%)  route 3.358ns (73.497%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 38.864 - 39.844 ) 
    Source Clock Delay      (SCD):    -1.172ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.253     1.253    CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -3.745    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -3.621 r  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -2.901    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.805 r  n_0_1_BUFG_inst/O
                         net (fo=32, routed)          1.633    -1.172    VGA_DRIVER/n_0_1_BUFG
    SLICE_X44Y96         FDCE                                         r  VGA_DRIVER/vc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDCE (Prop_fdce_C_Q)         0.419    -0.753 f  VGA_DRIVER/vc_reg_reg[3]/Q
                         net (fo=9, routed)           0.852     0.099    VGA_DRIVER/vc_reg_reg[3]
    SLICE_X45Y97         LUT6 (Prop_lut6_I4_O)        0.296     0.395 r  VGA_DRIVER/spriteon_i_7/O
                         net (fo=2, routed)           0.433     0.828    VGA_DRIVER/spriteon_i_7_n_1
    SLICE_X45Y97         LUT4 (Prop_lut4_I1_O)        0.124     0.952 r  VGA_DRIVER/spriteon_i_5__0/O
                         net (fo=4, routed)           0.829     1.782    VGA_DRIVER/spriteon_i_5__0_n_1
    SLICE_X47Y96         LUT6 (Prop_lut6_I1_O)        0.124     1.906 r  VGA_DRIVER/spriteon_i_4__0/O
                         net (fo=1, routed)           0.665     2.571    VGA_DRIVER/spriteon_i_4__0_n_1
    SLICE_X47Y96         LUT5 (Prop_lut5_I1_O)        0.124     2.695 r  VGA_DRIVER/spriteon_i_2__0/O
                         net (fo=1, routed)           0.578     3.273    VGA_DRIVER/spriteon_i_2__0_n_1
    SLICE_X48Y96         LUT4 (Prop_lut4_I0_O)        0.124     3.397 r  VGA_DRIVER/spriteon_i_1__0/O
                         net (fo=1, routed)           0.000     3.397    INIT_in/spriteon0
    SLICE_X48Y96         FDCE                                         r  INIT_in/spriteon_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                   IBUF                         0.000    39.844 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.181    41.025    CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    33.169 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    34.803    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.894 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    36.525    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    36.625 r  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    37.263    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.354 r  n_0_1_BUFG_inst/O
                         net (fo=32, routed)          1.510    38.864    INIT_in/n_0_1_BUFG
    SLICE_X48Y96         FDCE                                         r  INIT_in/spriteon_reg/C
                         clock pessimism             -0.235    38.629    
                         clock uncertainty           -0.122    38.507    
    SLICE_X48Y96         FDCE (Setup_fdce_C_D)        0.029    38.536    INIT_in/spriteon_reg
  -------------------------------------------------------------------
                         required time                         38.536    
                         arrival time                          -3.397    
  -------------------------------------------------------------------
                         slack                                 35.139    

Slack (MET) :             35.723ns  (required time - arrival time)
  Source:                 VGA_DRIVER/hc_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_DRIVER/hc_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.933ns (25.152%)  route 2.776ns (74.848%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 38.864 - 39.844 ) 
    Source Clock Delay      (SCD):    -1.173ns
    Clock Pessimism Removal (CPR):    -0.218ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.253     1.253    CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -3.745    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -3.621 r  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -2.901    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.805 r  n_0_1_BUFG_inst/O
                         net (fo=32, routed)          1.632    -1.173    VGA_DRIVER/n_0_1_BUFG
    SLICE_X47Y93         FDCE                                         r  VGA_DRIVER/hc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDCE (Prop_fdce_C_Q)         0.456    -0.717 f  VGA_DRIVER/hc_reg_reg[0]/Q
                         net (fo=25, routed)          1.821     1.104    VGA_DRIVER/hc_reg_reg[0]
    SLICE_X49Y96         LUT5 (Prop_lut5_I1_O)        0.149     1.253 r  VGA_DRIVER/hc_reg[7]_i_2/O
                         net (fo=3, routed)           0.432     1.685    VGA_DRIVER/hc_reg[7]_i_2_n_1
    SLICE_X48Y96         LUT5 (Prop_lut5_I0_O)        0.328     2.013 r  VGA_DRIVER/hc_reg[7]_i_1/O
                         net (fo=1, routed)           0.524     2.537    VGA_DRIVER/p_0_in[7]
    SLICE_X48Y96         FDCE                                         r  VGA_DRIVER/hc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                   IBUF                         0.000    39.844 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.181    41.025    CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    33.169 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    34.803    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.894 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    36.525    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    36.625 r  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    37.263    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.354 r  n_0_1_BUFG_inst/O
                         net (fo=32, routed)          1.510    38.864    VGA_DRIVER/n_0_1_BUFG
    SLICE_X48Y96         FDCE                                         r  VGA_DRIVER/hc_reg_reg[7]/C
                         clock pessimism             -0.218    38.646    
                         clock uncertainty           -0.122    38.524    
    SLICE_X48Y96         FDCE (Setup_fdce_C_D)       -0.265    38.259    VGA_DRIVER/hc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         38.259    
                         arrival time                          -2.537    
  -------------------------------------------------------------------
                         slack                                 35.723    

Slack (MET) :             35.756ns  (required time - arrival time)
  Source:                 VGA_DRIVER/hc_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_DRIVER/hc_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 1.061ns (26.716%)  route 2.910ns (73.284%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 38.865 - 39.844 ) 
    Source Clock Delay      (SCD):    -1.173ns
    Clock Pessimism Removal (CPR):    -0.218ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.253     1.253    CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -3.745    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -3.621 r  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -2.901    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.805 r  n_0_1_BUFG_inst/O
                         net (fo=32, routed)          1.632    -1.173    VGA_DRIVER/n_0_1_BUFG
    SLICE_X47Y93         FDCE                                         r  VGA_DRIVER/hc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDCE (Prop_fdce_C_Q)         0.456    -0.717 f  VGA_DRIVER/hc_reg_reg[0]/Q
                         net (fo=25, routed)          1.821     1.104    VGA_DRIVER/hc_reg_reg[0]
    SLICE_X49Y96         LUT5 (Prop_lut5_I1_O)        0.149     1.253 r  VGA_DRIVER/hc_reg[7]_i_2/O
                         net (fo=3, routed)           0.432     1.685    VGA_DRIVER/hc_reg[7]_i_2_n_1
    SLICE_X48Y96         LUT4 (Prop_lut4_I2_O)        0.332     2.017 r  VGA_DRIVER/hc_reg[9]_i_2/O
                         net (fo=2, routed)           0.658     2.675    VGA_DRIVER/hc_reg[9]_i_2_n_1
    SLICE_X48Y97         LUT4 (Prop_lut4_I0_O)        0.124     2.799 r  VGA_DRIVER/hc_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.799    VGA_DRIVER/p_0_in[9]
    SLICE_X48Y97         FDCE                                         r  VGA_DRIVER/hc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                   IBUF                         0.000    39.844 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.181    41.025    CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    33.169 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    34.803    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.894 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    36.525    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    36.625 r  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    37.263    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.354 r  n_0_1_BUFG_inst/O
                         net (fo=32, routed)          1.511    38.865    VGA_DRIVER/n_0_1_BUFG
    SLICE_X48Y97         FDCE                                         r  VGA_DRIVER/hc_reg_reg[9]/C
                         clock pessimism             -0.218    38.647    
                         clock uncertainty           -0.122    38.525    
    SLICE_X48Y97         FDCE (Setup_fdce_C_D)        0.029    38.554    VGA_DRIVER/hc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -2.799    
  -------------------------------------------------------------------
                         slack                                 35.756    

Slack (MET) :             35.764ns  (required time - arrival time)
  Source:                 VGA_DRIVER/hc_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_DRIVER/hc_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 1.061ns (26.764%)  route 2.903ns (73.236%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 38.864 - 39.844 ) 
    Source Clock Delay      (SCD):    -1.173ns
    Clock Pessimism Removal (CPR):    -0.218ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.253     1.253    CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.784    -3.745    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -3.621 r  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -2.901    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.805 r  n_0_1_BUFG_inst/O
                         net (fo=32, routed)          1.632    -1.173    VGA_DRIVER/n_0_1_BUFG
    SLICE_X47Y93         FDCE                                         r  VGA_DRIVER/hc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDCE (Prop_fdce_C_Q)         0.456    -0.717 f  VGA_DRIVER/hc_reg_reg[0]/Q
                         net (fo=25, routed)          1.821     1.104    VGA_DRIVER/hc_reg_reg[0]
    SLICE_X49Y96         LUT5 (Prop_lut5_I1_O)        0.149     1.253 r  VGA_DRIVER/hc_reg[7]_i_2/O
                         net (fo=3, routed)           0.653     1.905    VGA_DRIVER/hc_reg[7]_i_2_n_1
    SLICE_X49Y96         LUT3 (Prop_lut3_I1_O)        0.332     2.237 r  VGA_DRIVER/hc_reg[8]_i_2/O
                         net (fo=1, routed)           0.430     2.667    VGA_DRIVER/hc_reg[8]_i_2_n_1
    SLICE_X48Y96         LUT6 (Prop_lut6_I2_O)        0.124     2.791 r  VGA_DRIVER/hc_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.791    VGA_DRIVER/p_0_in[8]
    SLICE_X48Y96         FDCE                                         r  VGA_DRIVER/hc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                   IBUF                         0.000    39.844 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.181    41.025    CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    33.169 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    34.803    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.894 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.631    36.525    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    36.625 r  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    37.263    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.354 r  n_0_1_BUFG_inst/O
                         net (fo=32, routed)          1.510    38.864    VGA_DRIVER/n_0_1_BUFG
    SLICE_X48Y96         FDCE                                         r  VGA_DRIVER/hc_reg_reg[8]/C
                         clock pessimism             -0.218    38.646    
                         clock uncertainty           -0.122    38.524    
    SLICE_X48Y96         FDCE (Setup_fdce_C_D)        0.031    38.555    VGA_DRIVER/hc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         38.555    
                         arrival time                          -2.791    
  -------------------------------------------------------------------
                         slack                                 35.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 VGA_DRIVER/vc_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_DRIVER/vsync_reg/D
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.535ns
    Source Clock Delay      (SCD):    0.167ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.737    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.692 r  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.426    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.400 r  n_0_1_BUFG_inst/O
                         net (fo=32, routed)          0.567     0.167    VGA_DRIVER/n_0_1_BUFG
    SLICE_X44Y98         FDCE                                         r  VGA_DRIVER/vc_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDCE (Prop_fdce_C_Q)         0.141     0.308 r  VGA_DRIVER/vc_reg_reg[7]/Q
                         net (fo=7, routed)           0.109     0.417    VGA_DRIVER/vc_reg_reg[7]
    SLICE_X45Y98         LUT3 (Prop_lut3_I0_O)        0.045     0.462 r  VGA_DRIVER/vsync_i_1/O
                         net (fo=1, routed)           0.000     0.462    VGA_DRIVER/vsync_i_1_n_1
    SLICE_X45Y98         FDPE                                         r  VGA_DRIVER/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.481     0.481    CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.686    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.630 r  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.331    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.302 r  n_0_1_BUFG_inst/O
                         net (fo=32, routed)          0.837     0.535    VGA_DRIVER/n_0_1_BUFG
    SLICE_X45Y98         FDPE                                         r  VGA_DRIVER/vsync_reg/C
                         clock pessimism             -0.355     0.180    
    SLICE_X45Y98         FDPE (Hold_fdpe_C_D)         0.091     0.271    VGA_DRIVER/vsync_reg
  -------------------------------------------------------------------
                         required time                         -0.271    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 VGA_DRIVER/vc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_DRIVER/vc_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.847%)  route 0.143ns (43.153%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.534ns
    Source Clock Delay      (SCD):    0.166ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.737    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.692 r  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.426    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.400 r  n_0_1_BUFG_inst/O
                         net (fo=32, routed)          0.566     0.166    VGA_DRIVER/n_0_1_BUFG
    SLICE_X45Y96         FDCE                                         r  VGA_DRIVER/vc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDCE (Prop_fdce_C_Q)         0.141     0.307 r  VGA_DRIVER/vc_reg_reg[1]/Q
                         net (fo=20, routed)          0.143     0.450    VGA_DRIVER/vc[1]
    SLICE_X44Y96         LUT5 (Prop_lut5_I2_O)        0.048     0.498 r  VGA_DRIVER/vc_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.498    VGA_DRIVER/p_0_in__0[4]
    SLICE_X44Y96         FDCE                                         r  VGA_DRIVER/vc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.481     0.481    CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.686    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.630 r  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.331    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.302 r  n_0_1_BUFG_inst/O
                         net (fo=32, routed)          0.836     0.534    VGA_DRIVER/n_0_1_BUFG
    SLICE_X44Y96         FDCE                                         r  VGA_DRIVER/vc_reg_reg[4]/C
                         clock pessimism             -0.355     0.179    
    SLICE_X44Y96         FDCE (Hold_fdce_C_D)         0.105     0.284    VGA_DRIVER/vc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.284    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 VGA_DRIVER/vc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_DRIVER/vc_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.190ns (56.806%)  route 0.144ns (43.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.534ns
    Source Clock Delay      (SCD):    0.166ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.737    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.692 r  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.426    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.400 r  n_0_1_BUFG_inst/O
                         net (fo=32, routed)          0.566     0.166    VGA_DRIVER/n_0_1_BUFG
    SLICE_X45Y96         FDCE                                         r  VGA_DRIVER/vc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDCE (Prop_fdce_C_Q)         0.141     0.307 r  VGA_DRIVER/vc_reg_reg[1]/Q
                         net (fo=20, routed)          0.144     0.451    VGA_DRIVER/vc[1]
    SLICE_X44Y96         LUT4 (Prop_lut4_I2_O)        0.049     0.500 r  VGA_DRIVER/vc_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.500    VGA_DRIVER/p_0_in__0[3]
    SLICE_X44Y96         FDCE                                         r  VGA_DRIVER/vc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.481     0.481    CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.686    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.630 r  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.331    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.302 r  n_0_1_BUFG_inst/O
                         net (fo=32, routed)          0.836     0.534    VGA_DRIVER/n_0_1_BUFG
    SLICE_X44Y96         FDCE                                         r  VGA_DRIVER/vc_reg_reg[3]/C
                         clock pessimism             -0.355     0.179    
    SLICE_X44Y96         FDCE (Hold_fdce_C_D)         0.107     0.286    VGA_DRIVER/vc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.286    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 VGA_DRIVER/vc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_DRIVER/vc_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.283%)  route 0.144ns (43.717%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.534ns
    Source Clock Delay      (SCD):    0.166ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.737    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.692 r  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.426    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.400 r  n_0_1_BUFG_inst/O
                         net (fo=32, routed)          0.566     0.166    VGA_DRIVER/n_0_1_BUFG
    SLICE_X45Y96         FDCE                                         r  VGA_DRIVER/vc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDCE (Prop_fdce_C_Q)         0.141     0.307 r  VGA_DRIVER/vc_reg_reg[1]/Q
                         net (fo=20, routed)          0.144     0.451    VGA_DRIVER/vc[1]
    SLICE_X44Y96         LUT3 (Prop_lut3_I2_O)        0.045     0.496 r  VGA_DRIVER/vc_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.496    VGA_DRIVER/p_0_in__0[2]
    SLICE_X44Y96         FDCE                                         r  VGA_DRIVER/vc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.481     0.481    CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.686    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.630 r  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.331    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.302 r  n_0_1_BUFG_inst/O
                         net (fo=32, routed)          0.836     0.534    VGA_DRIVER/n_0_1_BUFG
    SLICE_X44Y96         FDCE                                         r  VGA_DRIVER/vc_reg_reg[2]/C
                         clock pessimism             -0.355     0.179    
    SLICE_X44Y96         FDCE (Hold_fdce_C_D)         0.092     0.271    VGA_DRIVER/vc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.271    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 VGA_DRIVER/hc_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_DRIVER/vsenable_reg/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.391%)  route 0.162ns (46.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.533ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.737    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.692 r  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.426    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.400 r  n_0_1_BUFG_inst/O
                         net (fo=32, routed)          0.565     0.165    VGA_DRIVER/n_0_1_BUFG
    SLICE_X48Y97         FDCE                                         r  VGA_DRIVER/hc_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDCE (Prop_fdce_C_Q)         0.141     0.306 r  VGA_DRIVER/hc_reg_reg[9]/Q
                         net (fo=9, routed)           0.162     0.468    VGA_DRIVER/hc_reg_reg[9]
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.513 r  VGA_DRIVER/vsenable_i_1/O
                         net (fo=1, routed)           0.000     0.513    VGA_DRIVER/vsenable_i_1_n_1
    SLICE_X48Y96         FDCE                                         r  VGA_DRIVER/vsenable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.481     0.481    CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.686    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.630 r  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.331    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.302 r  n_0_1_BUFG_inst/O
                         net (fo=32, routed)          0.835     0.533    VGA_DRIVER/n_0_1_BUFG
    SLICE_X48Y96         FDCE                                         r  VGA_DRIVER/vsenable_reg/C
                         clock pessimism             -0.353     0.180    
    SLICE_X48Y96         FDCE (Hold_fdce_C_D)         0.092     0.272    VGA_DRIVER/vsenable_reg
  -------------------------------------------------------------------
                         required time                         -0.272    
                         arrival time                           0.513    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 INIT_key/red_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT_key/red_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.207ns (53.840%)  route 0.177ns (46.160%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.531ns
    Source Clock Delay      (SCD):    0.163ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.737    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.692 r  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.426    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.400 r  n_0_1_BUFG_inst/O
                         net (fo=32, routed)          0.563     0.163    INIT_key/n_0_1_BUFG
    SLICE_X50Y95         FDCE                                         r  INIT_key/red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.164     0.327 r  INIT_key/red_reg[2]/Q
                         net (fo=3, routed)           0.177     0.504    INIT_key/red_reg[2]_0
    SLICE_X50Y95         LUT4 (Prop_lut4_I3_O)        0.043     0.547 r  INIT_key/red[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.547    INIT_key/red[2]_i_1__0_n_1
    SLICE_X50Y95         FDCE                                         r  INIT_key/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.481     0.481    CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.686    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.630 r  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.331    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.302 r  n_0_1_BUFG_inst/O
                         net (fo=32, routed)          0.833     0.531    INIT_key/n_0_1_BUFG
    SLICE_X50Y95         FDCE                                         r  INIT_key/red_reg[2]/C
                         clock pessimism             -0.368     0.163    
    SLICE_X50Y95         FDCE (Hold_fdce_C_D)         0.133     0.296    INIT_key/red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.296    
                         arrival time                           0.547    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 VGA_DRIVER/hc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT_out/spriteon_reg/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.100%)  route 0.178ns (48.900%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.533ns
    Source Clock Delay      (SCD):    0.164ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.737    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.692 r  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.426    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.400 r  n_0_1_BUFG_inst/O
                         net (fo=32, routed)          0.564     0.164    VGA_DRIVER/n_0_1_BUFG
    SLICE_X48Y96         FDCE                                         r  VGA_DRIVER/hc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.141     0.305 r  VGA_DRIVER/hc_reg_reg[8]/Q
                         net (fo=10, routed)          0.178     0.483    VGA_DRIVER/hc_reg_reg[8]
    SLICE_X48Y94         LUT4 (Prop_lut4_I1_O)        0.045     0.528 r  VGA_DRIVER/spriteon_i_1/O
                         net (fo=1, routed)           0.000     0.528    INIT_out/spriteon_reg_1
    SLICE_X48Y94         FDCE                                         r  INIT_out/spriteon_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.481     0.481    CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.686    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.630 r  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.331    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.302 r  n_0_1_BUFG_inst/O
                         net (fo=32, routed)          0.835     0.533    INIT_out/n_0_1_BUFG
    SLICE_X48Y94         FDCE                                         r  INIT_out/spriteon_reg/C
                         clock pessimism             -0.353     0.180    
    SLICE_X48Y94         FDCE (Hold_fdce_C_D)         0.091     0.271    INIT_out/spriteon_reg
  -------------------------------------------------------------------
                         required time                         -0.271    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 INIT_in/R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT_in/R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.531ns
    Source Clock Delay      (SCD):    0.163ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.737    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.692 r  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.426    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.400 r  n_0_1_BUFG_inst/O
                         net (fo=32, routed)          0.563     0.163    INIT_in/n_0_1_BUFG
    SLICE_X50Y96         FDRE                                         r  INIT_in/R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     0.327 r  INIT_in/R_reg/Q
                         net (fo=2, routed)           0.174     0.501    VGA_DRIVER/R_reg
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.546 r  VGA_DRIVER/R_i_1/O
                         net (fo=1, routed)           0.000     0.546    INIT_in/R_reg_1
    SLICE_X50Y96         FDRE                                         r  INIT_in/R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.481     0.481    CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.686    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.630 r  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.331    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.302 r  n_0_1_BUFG_inst/O
                         net (fo=32, routed)          0.833     0.531    INIT_in/n_0_1_BUFG
    SLICE_X50Y96         FDRE                                         r  INIT_in/R_reg/C
                         clock pessimism             -0.368     0.163    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.120     0.283    INIT_in/R_reg
  -------------------------------------------------------------------
                         required time                         -0.283    
                         arrival time                           0.546    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 INIT_key/R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT_key/R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.533ns
    Source Clock Delay      (SCD):    0.164ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.737    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.692 r  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.426    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.400 r  n_0_1_BUFG_inst/O
                         net (fo=32, routed)          0.564     0.164    INIT_key/n_0_1_BUFG
    SLICE_X49Y95         FDRE                                         r  INIT_key/R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     0.305 r  INIT_key/R_reg/Q
                         net (fo=2, routed)           0.168     0.473    VGA_DRIVER/B
    SLICE_X49Y95         LUT6 (Prop_lut6_I5_O)        0.045     0.518 r  VGA_DRIVER/R_i_1__0/O
                         net (fo=1, routed)           0.000     0.518    INIT_key/R_reg_0
    SLICE_X49Y95         FDRE                                         r  INIT_key/R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.481     0.481    CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.686    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.630 r  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.331    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.302 r  n_0_1_BUFG_inst/O
                         net (fo=32, routed)          0.835     0.533    INIT_key/n_0_1_BUFG
    SLICE_X49Y95         FDRE                                         r  INIT_key/R_reg/C
                         clock pessimism             -0.369     0.164    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.091     0.255    INIT_key/R_reg
  -------------------------------------------------------------------
                         required time                         -0.255    
                         arrival time                           0.518    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 VGA_DRIVER/hc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            INIT_key/spriteon_reg/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.351%)  route 0.191ns (50.649%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.533ns
    Source Clock Delay      (SCD):    0.164ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625    -0.737    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.692 r  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.426    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.400 r  n_0_1_BUFG_inst/O
                         net (fo=32, routed)          0.564     0.164    VGA_DRIVER/n_0_1_BUFG
    SLICE_X48Y96         FDCE                                         r  VGA_DRIVER/hc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.141     0.305 r  VGA_DRIVER/hc_reg_reg[8]/Q
                         net (fo=10, routed)          0.191     0.496    VGA_DRIVER/hc_reg_reg[8]
    SLICE_X48Y95         LUT4 (Prop_lut4_I1_O)        0.045     0.541 r  VGA_DRIVER/spriteon_i_1__1/O
                         net (fo=1, routed)           0.000     0.541    INIT_key/spriteon0
    SLICE_X48Y95         FDCE                                         r  INIT_key/spriteon_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.481     0.481    CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.904    -0.686    clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.630 r  n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.331    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.302 r  n_0_1_BUFG_inst/O
                         net (fo=32, routed)          0.835     0.533    INIT_key/n_0_1_BUFG
    SLICE_X48Y95         FDCE                                         r  INIT_key/spriteon_reg/C
                         clock pessimism             -0.353     0.180    
    SLICE_X48Y95         FDCE (Hold_fdce_C_D)         0.092     0.272    INIT_key/spriteon_reg
  -------------------------------------------------------------------
                         required time                         -0.272    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk25_clk_wiz_0
Waveform(ns):       { 0.000 19.922 }
Period(ns):         39.844
Sources:            { CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         39.844      37.689     BUFGCTRL_X0Y17  CLK_GEN_PLL/inst/clkout1_buf/I
Min Period        n/a     BUFG/I             n/a            2.155         39.844      37.689     BUFGCTRL_X0Y0   n_0_1_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         39.844      38.595     PLLE2_ADV_X1Y2  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         39.844      38.844     SLICE_X50Y96    INIT_in/R_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         39.844      38.844     SLICE_X51Y96    INIT_in/red_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         39.844      38.844     SLICE_X48Y96    INIT_in/spriteon_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         39.844      38.844     SLICE_X49Y95    INIT_key/R_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         39.844      38.844     SLICE_X50Y95    INIT_key/red_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         39.844      38.844     SLICE_X48Y95    INIT_key/spriteon_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         39.844      38.844     SLICE_X49Y96    INIT_out/R_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       39.844      120.156    PLLE2_ADV_X1Y2  CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X50Y96    INIT_in/R_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.922      19.422     SLICE_X51Y96    INIT_in/red_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.922      19.422     SLICE_X50Y95    INIT_key/red_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.922      19.422     SLICE_X50Y95    VGA_DRIVER/hc_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.922      19.422     SLICE_X50Y95    VGA_DRIVER/hc_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.922      19.422     SLICE_X48Y97    VGA_DRIVER/hc_reg_reg[9]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.922      19.422     SLICE_X48Y97    VGA_DRIVER/hsync_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.922      19.422     SLICE_X44Y98    VGA_DRIVER/vc_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.922      19.422     SLICE_X44Y97    VGA_DRIVER/vc_reg_reg[6]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.922      19.422     SLICE_X44Y98    VGA_DRIVER/vc_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.922      19.422     SLICE_X48Y96    INIT_in/spriteon_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X49Y95    INIT_key/R_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.922      19.422     SLICE_X48Y95    INIT_key/spriteon_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X49Y96    INIT_out/R_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.922      19.422     SLICE_X48Y96    INIT_out/red_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.922      19.422     SLICE_X48Y94    INIT_out/spriteon_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.922      19.422     SLICE_X47Y93    VGA_DRIVER/hc_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.922      19.422     SLICE_X46Y96    VGA_DRIVER/hc_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.922      19.422     SLICE_X46Y96    VGA_DRIVER/hc_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.922      19.422     SLICE_X48Y95    VGA_DRIVER/hc_reg_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16  CLK_GEN_PLL/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.679ns  (required time - arrival time)
  Source:                 COUNT/tmp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNT/tmp_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 0.842ns (35.363%)  route 1.539ns (64.637%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.468ns = ( 13.468 - 10.000 ) 
    Source Clock Delay      (SCD):    3.768ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=11, routed)          2.286     3.768    COUNT/clk
    SLICE_X51Y100        FDCE                                         r  COUNT/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.419     4.187 r  COUNT/tmp_reg[1]/Q
                         net (fo=8, routed)           0.730     4.917    COUNT/tmp_reg_n_1_[1]
    SLICE_X50Y100        LUT6 (Prop_lut6_I3_O)        0.299     5.216 r  COUNT/tmp[9]_i_3/O
                         net (fo=3, routed)           0.809     6.025    COUNT/tmp[9]_i_3_n_1
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.124     6.149 r  COUNT/tmp[7]_i_1/O
                         net (fo=1, routed)           0.000     6.149    COUNT/plusOp[7]
    SLICE_X50Y99         FDCE                                         r  COUNT/tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=11, routed)          2.057    13.468    COUNT/clk
    SLICE_X50Y99         FDCE                                         r  COUNT/tmp_reg[7]/C
                         clock pessimism              0.317    13.785    
                         clock uncertainty           -0.035    13.749    
    SLICE_X50Y99         FDCE (Setup_fdce_C_D)        0.079    13.828    COUNT/tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         13.828    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                  7.679    

Slack (MET) :             7.689ns  (required time - arrival time)
  Source:                 COUNT/tmp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNT/tmp_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.410ns  (logic 0.871ns (36.141%)  route 1.539ns (63.859%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.468ns = ( 13.468 - 10.000 ) 
    Source Clock Delay      (SCD):    3.768ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=11, routed)          2.286     3.768    COUNT/clk
    SLICE_X51Y100        FDCE                                         r  COUNT/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.419     4.187 r  COUNT/tmp_reg[1]/Q
                         net (fo=8, routed)           0.730     4.917    COUNT/tmp_reg_n_1_[1]
    SLICE_X50Y100        LUT6 (Prop_lut6_I3_O)        0.299     5.216 r  COUNT/tmp[9]_i_3/O
                         net (fo=3, routed)           0.809     6.025    COUNT/tmp[9]_i_3_n_1
    SLICE_X50Y99         LUT5 (Prop_lut5_I3_O)        0.153     6.178 r  COUNT/tmp[8]_i_1/O
                         net (fo=1, routed)           0.000     6.178    COUNT/plusOp[8]
    SLICE_X50Y99         FDCE                                         r  COUNT/tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=11, routed)          2.057    13.468    COUNT/clk
    SLICE_X50Y99         FDCE                                         r  COUNT/tmp_reg[8]/C
                         clock pessimism              0.317    13.785    
                         clock uncertainty           -0.035    13.749    
    SLICE_X50Y99         FDCE (Setup_fdce_C_D)        0.118    13.867    COUNT/tmp_reg[8]
  -------------------------------------------------------------------
                         required time                         13.867    
                         arrival time                          -6.178    
  -------------------------------------------------------------------
                         slack                                  7.689    

Slack (MET) :             7.744ns  (required time - arrival time)
  Source:                 COUNT/tmp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNT/tmp_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 0.842ns (36.358%)  route 1.474ns (63.642%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.468ns = ( 13.468 - 10.000 ) 
    Source Clock Delay      (SCD):    3.768ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=11, routed)          2.286     3.768    COUNT/clk
    SLICE_X51Y100        FDCE                                         r  COUNT/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.419     4.187 f  COUNT/tmp_reg[1]/Q
                         net (fo=8, routed)           0.716     4.903    COUNT/tmp_reg_n_1_[1]
    SLICE_X50Y100        LUT6 (Prop_lut6_I2_O)        0.299     5.202 r  COUNT/tmp[9]_i_2/O
                         net (fo=3, routed)           0.758     5.960    COUNT/tmp[9]_i_2_n_1
    SLICE_X50Y99         LUT6 (Prop_lut6_I0_O)        0.124     6.084 r  COUNT/tmp[9]_i_1/O
                         net (fo=1, routed)           0.000     6.084    COUNT/plusOp[9]
    SLICE_X50Y99         FDCE                                         r  COUNT/tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=11, routed)          2.057    13.468    COUNT/clk
    SLICE_X50Y99         FDCE                                         r  COUNT/tmp_reg[9]/C
                         clock pessimism              0.317    13.785    
                         clock uncertainty           -0.035    13.749    
    SLICE_X50Y99         FDCE (Setup_fdce_C_D)        0.079    13.828    COUNT/tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         13.828    
                         arrival time                          -6.084    
  -------------------------------------------------------------------
                         slack                                  7.744    

Slack (MET) :             8.019ns  (required time - arrival time)
  Source:                 COUNT/tmp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNT/tmp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.803ns (46.518%)  route 0.923ns (53.482%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.378ns = ( 13.378 - 10.000 ) 
    Source Clock Delay      (SCD):    3.768ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=11, routed)          2.286     3.768    COUNT/clk
    SLICE_X50Y100        FDCE                                         r  COUNT/tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.478     4.246 r  COUNT/tmp_reg[2]/Q
                         net (fo=7, routed)           0.730     4.976    COUNT/tmp_reg_n_1_[2]
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.325     5.301 r  COUNT/tmp[2]_i_1/O
                         net (fo=1, routed)           0.193     5.494    COUNT/plusOp[2]
    SLICE_X50Y100        FDCE                                         r  COUNT/tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.966    13.378    COUNT/clk
    SLICE_X50Y100        FDCE                                         r  COUNT/tmp_reg[2]/C
                         clock pessimism              0.391    13.768    
                         clock uncertainty           -0.035    13.733    
    SLICE_X50Y100        FDCE (Setup_fdce_C_D)       -0.219    13.514    COUNT/tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         13.514    
                         arrival time                          -5.494    
  -------------------------------------------------------------------
                         slack                                  8.019    

Slack (MET) :             8.095ns  (required time - arrival time)
  Source:                 COUNT/tmp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNT/tmp_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.842ns (43.748%)  route 1.083ns (56.252%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.378ns = ( 13.378 - 10.000 ) 
    Source Clock Delay      (SCD):    3.768ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=11, routed)          2.286     3.768    COUNT/clk
    SLICE_X51Y100        FDCE                                         r  COUNT/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.419     4.187 r  COUNT/tmp_reg[1]/Q
                         net (fo=8, routed)           0.491     4.678    COUNT/tmp_reg_n_1_[1]
    SLICE_X51Y100        LUT2 (Prop_lut2_I1_O)        0.299     4.977 r  COUNT/tmp[6]_i_2/O
                         net (fo=1, routed)           0.592     5.569    COUNT/tmp[6]_i_2_n_1
    SLICE_X50Y100        LUT6 (Prop_lut6_I3_O)        0.124     5.693 r  COUNT/tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     5.693    COUNT/plusOp[6]
    SLICE_X50Y100        FDCE                                         r  COUNT/tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.966    13.378    COUNT/clk
    SLICE_X50Y100        FDCE                                         r  COUNT/tmp_reg[6]/C
                         clock pessimism              0.369    13.746    
                         clock uncertainty           -0.035    13.711    
    SLICE_X50Y100        FDCE (Setup_fdce_C_D)        0.077    13.788    COUNT/tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         13.788    
                         arrival time                          -5.693    
  -------------------------------------------------------------------
                         slack                                  8.095    

Slack (MET) :             8.187ns  (required time - arrival time)
  Source:                 COUNT/tmp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNT/tmp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.853ns  (logic 0.746ns (40.265%)  route 1.107ns (59.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.378ns = ( 13.378 - 10.000 ) 
    Source Clock Delay      (SCD):    3.768ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=11, routed)          2.286     3.768    COUNT/clk
    SLICE_X51Y100        FDCE                                         r  COUNT/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.419     4.187 r  COUNT/tmp_reg[1]/Q
                         net (fo=8, routed)           1.107     5.294    COUNT/tmp_reg_n_1_[1]
    SLICE_X51Y100        LUT2 (Prop_lut2_I0_O)        0.327     5.621 r  COUNT/tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     5.621    COUNT/plusOp[1]
    SLICE_X51Y100        FDCE                                         r  COUNT/tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.966    13.378    COUNT/clk
    SLICE_X51Y100        FDCE                                         r  COUNT/tmp_reg[1]/C
                         clock pessimism              0.391    13.768    
                         clock uncertainty           -0.035    13.733    
    SLICE_X51Y100        FDCE (Setup_fdce_C_D)        0.075    13.808    COUNT/tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         13.808    
                         arrival time                          -5.621    
  -------------------------------------------------------------------
                         slack                                  8.187    

Slack (MET) :             8.270ns  (required time - arrival time)
  Source:                 COUNT/tmp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNT/tmp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.773ns (45.370%)  route 0.931ns (54.630%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.378ns = ( 13.378 - 10.000 ) 
    Source Clock Delay      (SCD):    3.768ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=11, routed)          2.286     3.768    COUNT/clk
    SLICE_X50Y100        FDCE                                         r  COUNT/tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.478     4.246 r  COUNT/tmp_reg[2]/Q
                         net (fo=7, routed)           0.931     5.177    COUNT/tmp_reg_n_1_[2]
    SLICE_X51Y100        LUT4 (Prop_lut4_I3_O)        0.295     5.472 r  COUNT/tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     5.472    COUNT/plusOp[3]
    SLICE_X51Y100        FDCE                                         r  COUNT/tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.966    13.378    COUNT/clk
    SLICE_X51Y100        FDCE                                         r  COUNT/tmp_reg[3]/C
                         clock pessimism              0.369    13.746    
                         clock uncertainty           -0.035    13.711    
    SLICE_X51Y100        FDCE (Setup_fdce_C_D)        0.031    13.742    COUNT/tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         13.742    
                         arrival time                          -5.472    
  -------------------------------------------------------------------
                         slack                                  8.270    

Slack (MET) :             8.286ns  (required time - arrival time)
  Source:                 COUNT/tmp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNT/tmp_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.801ns (46.254%)  route 0.931ns (53.746%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.378ns = ( 13.378 - 10.000 ) 
    Source Clock Delay      (SCD):    3.768ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=11, routed)          2.286     3.768    COUNT/clk
    SLICE_X50Y100        FDCE                                         r  COUNT/tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.478     4.246 r  COUNT/tmp_reg[2]/Q
                         net (fo=7, routed)           0.931     5.177    COUNT/tmp_reg_n_1_[2]
    SLICE_X51Y100        LUT5 (Prop_lut5_I1_O)        0.323     5.500 r  COUNT/tmp[4]_i_1/O
                         net (fo=1, routed)           0.000     5.500    COUNT/plusOp[4]
    SLICE_X51Y100        FDCE                                         r  COUNT/tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.966    13.378    COUNT/clk
    SLICE_X51Y100        FDCE                                         r  COUNT/tmp_reg[4]/C
                         clock pessimism              0.369    13.746    
                         clock uncertainty           -0.035    13.711    
    SLICE_X51Y100        FDCE (Setup_fdce_C_D)        0.075    13.786    COUNT/tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         13.786    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                  8.286    

Slack (MET) :             8.374ns  (required time - arrival time)
  Source:                 COUNT/tmp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNT/tmp_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.649ns  (logic 0.718ns (43.535%)  route 0.931ns (56.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.378ns = ( 13.378 - 10.000 ) 
    Source Clock Delay      (SCD):    3.768ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=11, routed)          2.286     3.768    COUNT/clk
    SLICE_X51Y100        FDCE                                         r  COUNT/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.419     4.187 r  COUNT/tmp_reg[1]/Q
                         net (fo=8, routed)           0.931     5.118    COUNT/tmp_reg_n_1_[1]
    SLICE_X50Y100        LUT6 (Prop_lut6_I2_O)        0.299     5.417 r  COUNT/tmp[5]_i_1/O
                         net (fo=1, routed)           0.000     5.417    COUNT/plusOp[5]
    SLICE_X50Y100        FDCE                                         r  COUNT/tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.966    13.378    COUNT/clk
    SLICE_X50Y100        FDCE                                         r  COUNT/tmp_reg[5]/C
                         clock pessimism              0.369    13.746    
                         clock uncertainty           -0.035    13.711    
    SLICE_X50Y100        FDCE (Setup_fdce_C_D)        0.081    13.792    COUNT/tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         13.792    
                         arrival time                          -5.417    
  -------------------------------------------------------------------
                         slack                                  8.374    

Slack (MET) :             8.864ns  (required time - arrival time)
  Source:                 COUNT/tmp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNT/tmp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.580ns (51.343%)  route 0.550ns (48.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.378ns = ( 13.378 - 10.000 ) 
    Source Clock Delay      (SCD):    3.768ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=11, routed)          2.286     3.768    COUNT/clk
    SLICE_X51Y100        FDCE                                         r  COUNT/tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.456     4.224 f  COUNT/tmp_reg[0]/Q
                         net (fo=9, routed)           0.550     4.774    COUNT/tmp_reg_n_1_[0]
    SLICE_X51Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.898 r  COUNT/tmp[0]_i_1/O
                         net (fo=1, routed)           0.000     4.898    COUNT/plusOp[0]
    SLICE_X51Y100        FDCE                                         r  COUNT/tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.966    13.378    COUNT/clk
    SLICE_X51Y100        FDCE                                         r  COUNT/tmp_reg[0]/C
                         clock pessimism              0.391    13.768    
                         clock uncertainty           -0.035    13.733    
    SLICE_X51Y100        FDCE (Setup_fdce_C_D)        0.029    13.762    COUNT/tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         13.762    
                         arrival time                          -4.898    
  -------------------------------------------------------------------
                         slack                                  8.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 COUNT/tmp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNT/tmp_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.746%)  route 0.148ns (44.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.013     1.263    COUNT/clk
    SLICE_X51Y100        FDCE                                         r  COUNT/tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     1.404 r  COUNT/tmp_reg[0]/Q
                         net (fo=9, routed)           0.148     1.552    COUNT/tmp_reg_n_1_[0]
    SLICE_X50Y100        LUT6 (Prop_lut6_I3_O)        0.045     1.597 r  COUNT/tmp[5]_i_1/O
                         net (fo=1, routed)           0.000     1.597    COUNT/plusOp[5]
    SLICE_X50Y100        FDCE                                         r  COUNT/tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.166     1.604    COUNT/clk
    SLICE_X50Y100        FDCE                                         r  COUNT/tmp_reg[5]/C
                         clock pessimism             -0.328     1.276    
    SLICE_X50Y100        FDCE (Hold_fdce_C_D)         0.121     1.397    COUNT/tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 COUNT/tmp_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNT/tmp_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.036     1.285    COUNT/clk
    SLICE_X50Y99         FDCE                                         r  COUNT/tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.164     1.449 r  COUNT/tmp_reg[9]/Q
                         net (fo=2, routed)           0.149     1.599    COUNT/sel0[3]
    SLICE_X50Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.644 r  COUNT/tmp[9]_i_1/O
                         net (fo=1, routed)           0.000     1.644    COUNT/plusOp[9]
    SLICE_X50Y99         FDCE                                         r  COUNT/tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.200     1.637    COUNT/clk
    SLICE_X50Y99         FDCE                                         r  COUNT/tmp_reg[9]/C
                         clock pessimism             -0.352     1.285    
    SLICE_X50Y99         FDCE (Hold_fdce_C_D)         0.121     1.406    COUNT/tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 COUNT/tmp_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNT/tmp_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.200%)  route 0.185ns (49.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.013     1.263    COUNT/clk
    SLICE_X51Y100        FDCE                                         r  COUNT/tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     1.404 r  COUNT/tmp_reg[3]/Q
                         net (fo=6, routed)           0.185     1.588    COUNT/tmp_reg_n_1_[3]
    SLICE_X50Y100        LUT6 (Prop_lut6_I4_O)        0.045     1.633 r  COUNT/tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     1.633    COUNT/plusOp[6]
    SLICE_X50Y100        FDCE                                         r  COUNT/tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.166     1.604    COUNT/clk
    SLICE_X50Y100        FDCE                                         r  COUNT/tmp_reg[6]/C
                         clock pessimism             -0.328     1.276    
    SLICE_X50Y100        FDCE (Hold_fdce_C_D)         0.120     1.396    COUNT/tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 COUNT/tmp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNT/tmp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.183ns (46.252%)  route 0.213ns (53.748%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.013     1.263    COUNT/clk
    SLICE_X51Y100        FDCE                                         r  COUNT/tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     1.404 r  COUNT/tmp_reg[0]/Q
                         net (fo=9, routed)           0.213     1.617    COUNT/tmp_reg_n_1_[0]
    SLICE_X51Y100        LUT2 (Prop_lut2_I1_O)        0.042     1.659 r  COUNT/tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     1.659    COUNT/plusOp[1]
    SLICE_X51Y100        FDCE                                         r  COUNT/tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.166     1.604    COUNT/clk
    SLICE_X51Y100        FDCE                                         r  COUNT/tmp_reg[1]/C
                         clock pessimism             -0.341     1.263    
    SLICE_X51Y100        FDCE (Hold_fdce_C_D)         0.107     1.370    COUNT/tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 COUNT/tmp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNT/tmp_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.184ns (46.155%)  route 0.215ns (53.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.013     1.263    COUNT/clk
    SLICE_X51Y100        FDCE                                         r  COUNT/tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     1.404 r  COUNT/tmp_reg[0]/Q
                         net (fo=9, routed)           0.215     1.619    COUNT/tmp_reg_n_1_[0]
    SLICE_X51Y100        LUT5 (Prop_lut5_I2_O)        0.043     1.662 r  COUNT/tmp[4]_i_1/O
                         net (fo=1, routed)           0.000     1.662    COUNT/plusOp[4]
    SLICE_X51Y100        FDCE                                         r  COUNT/tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.166     1.604    COUNT/clk
    SLICE_X51Y100        FDCE                                         r  COUNT/tmp_reg[4]/C
                         clock pessimism             -0.341     1.263    
    SLICE_X51Y100        FDCE (Hold_fdce_C_D)         0.107     1.370    COUNT/tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 COUNT/tmp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNT/tmp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.657%)  route 0.213ns (53.343%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.013     1.263    COUNT/clk
    SLICE_X51Y100        FDCE                                         r  COUNT/tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     1.404 f  COUNT/tmp_reg[0]/Q
                         net (fo=9, routed)           0.213     1.617    COUNT/tmp_reg_n_1_[0]
    SLICE_X51Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.662 r  COUNT/tmp[0]_i_1/O
                         net (fo=1, routed)           0.000     1.662    COUNT/plusOp[0]
    SLICE_X51Y100        FDCE                                         r  COUNT/tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.166     1.604    COUNT/clk
    SLICE_X51Y100        FDCE                                         r  COUNT/tmp_reg[0]/C
                         clock pessimism             -0.341     1.263    
    SLICE_X51Y100        FDCE (Hold_fdce_C_D)         0.091     1.354    COUNT/tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 COUNT/tmp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNT/tmp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.424%)  route 0.215ns (53.576%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.013     1.263    COUNT/clk
    SLICE_X51Y100        FDCE                                         r  COUNT/tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     1.404 r  COUNT/tmp_reg[0]/Q
                         net (fo=9, routed)           0.215     1.619    COUNT/tmp_reg_n_1_[0]
    SLICE_X51Y100        LUT4 (Prop_lut4_I2_O)        0.045     1.664 r  COUNT/tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     1.664    COUNT/plusOp[3]
    SLICE_X51Y100        FDCE                                         r  COUNT/tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.166     1.604    COUNT/clk
    SLICE_X51Y100        FDCE                                         r  COUNT/tmp_reg[3]/C
                         clock pessimism             -0.341     1.263    
    SLICE_X51Y100        FDCE (Hold_fdce_C_D)         0.092     1.355    COUNT/tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 COUNT/tmp_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNT/tmp_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.209ns (46.228%)  route 0.243ns (53.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.036     1.285    COUNT/clk
    SLICE_X50Y99         FDCE                                         r  COUNT/tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.164     1.449 r  COUNT/tmp_reg[7]/Q
                         net (fo=5, routed)           0.243     1.692    COUNT/sel0[1]
    SLICE_X50Y99         LUT5 (Prop_lut5_I4_O)        0.045     1.737 r  COUNT/tmp[8]_i_1/O
                         net (fo=1, routed)           0.000     1.737    COUNT/plusOp[8]
    SLICE_X50Y99         FDCE                                         r  COUNT/tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.200     1.637    COUNT/clk
    SLICE_X50Y99         FDCE                                         r  COUNT/tmp_reg[8]/C
                         clock pessimism             -0.352     1.285    
    SLICE_X50Y99         FDCE (Hold_fdce_C_D)         0.131     1.416    COUNT/tmp_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 COUNT/tmp_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNT/tmp_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.209ns (46.228%)  route 0.243ns (53.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.036     1.285    COUNT/clk
    SLICE_X50Y99         FDCE                                         r  COUNT/tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.164     1.449 r  COUNT/tmp_reg[7]/Q
                         net (fo=5, routed)           0.243     1.692    COUNT/sel0[1]
    SLICE_X50Y99         LUT4 (Prop_lut4_I1_O)        0.045     1.737 r  COUNT/tmp[7]_i_1/O
                         net (fo=1, routed)           0.000     1.737    COUNT/plusOp[7]
    SLICE_X50Y99         FDCE                                         r  COUNT/tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.200     1.637    COUNT/clk
    SLICE_X50Y99         FDCE                                         r  COUNT/tmp_reg[7]/C
                         clock pessimism             -0.352     1.285    
    SLICE_X50Y99         FDCE (Hold_fdce_C_D)         0.121     1.406    COUNT/tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 COUNT/tmp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNT/tmp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.192ns (43.377%)  route 0.251ns (56.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.013     1.263    COUNT/clk
    SLICE_X51Y100        FDCE                                         r  COUNT/tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     1.404 r  COUNT/tmp_reg[0]/Q
                         net (fo=9, routed)           0.192     1.596    COUNT/tmp_reg_n_1_[0]
    SLICE_X51Y100        LUT3 (Prop_lut3_I2_O)        0.051     1.647 r  COUNT/tmp[2]_i_1/O
                         net (fo=1, routed)           0.059     1.706    COUNT/plusOp[2]
    SLICE_X50Y100        FDCE                                         r  COUNT/tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.166     1.604    COUNT/clk
    SLICE_X50Y100        FDCE                                         r  COUNT/tmp_reg[2]/C
                         clock pessimism             -0.328     1.276    
    SLICE_X50Y100        FDCE (Hold_fdce_C_D)        -0.005     1.271    COUNT/tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.435    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y100  COUNT/tmp_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y100  COUNT/tmp_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y100  COUNT/tmp_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y100  COUNT/tmp_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y100  COUNT/tmp_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y100  COUNT/tmp_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y100  COUNT/tmp_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y99   COUNT/tmp_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y99   COUNT/tmp_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y99   COUNT/tmp_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y100  COUNT/tmp_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y100  COUNT/tmp_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y100  COUNT/tmp_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y100  COUNT/tmp_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y100  COUNT/tmp_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y100  COUNT/tmp_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y100  COUNT/tmp_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y100  COUNT/tmp_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y100  COUNT/tmp_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y100  COUNT/tmp_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y100  COUNT/tmp_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y100  COUNT/tmp_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y100  COUNT/tmp_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y100  COUNT/tmp_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y100  COUNT/tmp_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y100  COUNT/tmp_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y100  COUNT/tmp_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y99   COUNT/tmp_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y99   COUNT/tmp_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y99   COUNT/tmp_reg[9]/C



