#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xaf14a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xaf1630 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xae94f0 .functor NOT 1, L_0xb22da0, C4<0>, C4<0>, C4<0>;
L_0xb22b00 .functor XOR 1, L_0xb229a0, L_0xb22a60, C4<0>, C4<0>;
L_0xb22c90 .functor XOR 1, L_0xb22b00, L_0xb22bc0, C4<0>, C4<0>;
v0xb1fb10_0 .net *"_ivl_10", 0 0, L_0xb22bc0;  1 drivers
v0xb1fc10_0 .net *"_ivl_12", 0 0, L_0xb22c90;  1 drivers
v0xb1fcf0_0 .net *"_ivl_2", 0 0, L_0xb21c10;  1 drivers
v0xb1fdb0_0 .net *"_ivl_4", 0 0, L_0xb229a0;  1 drivers
v0xb1fe90_0 .net *"_ivl_6", 0 0, L_0xb22a60;  1 drivers
v0xb1ffc0_0 .net *"_ivl_8", 0 0, L_0xb22b00;  1 drivers
v0xb200a0_0 .net "a", 0 0, v0xb1d580_0;  1 drivers
v0xb20140_0 .net "b", 0 0, v0xb1d620_0;  1 drivers
v0xb201e0_0 .net "c", 0 0, v0xb1d6c0_0;  1 drivers
v0xb20280_0 .var "clk", 0 0;
v0xb20320_0 .net "d", 0 0, v0xb1d800_0;  1 drivers
v0xb203c0_0 .net "q_dut", 0 0, L_0xb22760;  1 drivers
v0xb20460_0 .net "q_ref", 0 0, L_0xae9560;  1 drivers
v0xb20500_0 .var/2u "stats1", 159 0;
v0xb205a0_0 .var/2u "strobe", 0 0;
v0xb20640_0 .net "tb_match", 0 0, L_0xb22da0;  1 drivers
v0xb20700_0 .net "tb_mismatch", 0 0, L_0xae94f0;  1 drivers
v0xb208d0_0 .net "wavedrom_enable", 0 0, v0xb1d8f0_0;  1 drivers
v0xb20970_0 .net "wavedrom_title", 511 0, v0xb1d990_0;  1 drivers
L_0xb21c10 .concat [ 1 0 0 0], L_0xae9560;
L_0xb229a0 .concat [ 1 0 0 0], L_0xae9560;
L_0xb22a60 .concat [ 1 0 0 0], L_0xb22760;
L_0xb22bc0 .concat [ 1 0 0 0], L_0xae9560;
L_0xb22da0 .cmp/eeq 1, L_0xb21c10, L_0xb22c90;
S_0xaf17c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0xaf1630;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xaddea0 .functor OR 1, v0xb1d580_0, v0xb1d620_0, C4<0>, C4<0>;
L_0xaf1f20 .functor OR 1, v0xb1d6c0_0, v0xb1d800_0, C4<0>, C4<0>;
L_0xae9560 .functor AND 1, L_0xaddea0, L_0xaf1f20, C4<1>, C4<1>;
v0xae9760_0 .net *"_ivl_0", 0 0, L_0xaddea0;  1 drivers
v0xae9800_0 .net *"_ivl_2", 0 0, L_0xaf1f20;  1 drivers
v0xaddff0_0 .net "a", 0 0, v0xb1d580_0;  alias, 1 drivers
v0xade090_0 .net "b", 0 0, v0xb1d620_0;  alias, 1 drivers
v0xb1ca00_0 .net "c", 0 0, v0xb1d6c0_0;  alias, 1 drivers
v0xb1cb10_0 .net "d", 0 0, v0xb1d800_0;  alias, 1 drivers
v0xb1cbd0_0 .net "q", 0 0, L_0xae9560;  alias, 1 drivers
S_0xb1cd30 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0xaf1630;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xb1d580_0 .var "a", 0 0;
v0xb1d620_0 .var "b", 0 0;
v0xb1d6c0_0 .var "c", 0 0;
v0xb1d760_0 .net "clk", 0 0, v0xb20280_0;  1 drivers
v0xb1d800_0 .var "d", 0 0;
v0xb1d8f0_0 .var "wavedrom_enable", 0 0;
v0xb1d990_0 .var "wavedrom_title", 511 0;
E_0xaec3b0/0 .event negedge, v0xb1d760_0;
E_0xaec3b0/1 .event posedge, v0xb1d760_0;
E_0xaec3b0 .event/or E_0xaec3b0/0, E_0xaec3b0/1;
E_0xaec600 .event posedge, v0xb1d760_0;
E_0xad69f0 .event negedge, v0xb1d760_0;
S_0xb1d080 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xb1cd30;
 .timescale -12 -12;
v0xb1d280_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xb1d380 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xb1cd30;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xb1daf0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0xaf1630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xb20ca0 .functor AND 1, v0xb1d580_0, v0xb1d620_0, C4<1>, C4<1>;
L_0xb20d30 .functor NOT 1, v0xb1d6c0_0, C4<0>, C4<0>, C4<0>;
L_0xb20dc0 .functor AND 1, L_0xb20ca0, L_0xb20d30, C4<1>, C4<1>;
L_0xb20e30 .functor NOT 1, v0xb1d800_0, C4<0>, C4<0>, C4<0>;
L_0xb20ed0 .functor AND 1, L_0xb20dc0, L_0xb20e30, C4<1>, C4<1>;
L_0xb20fe0 .functor NOT 1, v0xb1d580_0, C4<0>, C4<0>, C4<0>;
L_0xb21090 .functor AND 1, L_0xb20fe0, v0xb1d620_0, C4<1>, C4<1>;
L_0xb21150 .functor AND 1, L_0xb21090, v0xb1d6c0_0, C4<1>, C4<1>;
L_0xb21260 .functor NOT 1, v0xb1d800_0, C4<0>, C4<0>, C4<0>;
L_0xb212d0 .functor AND 1, L_0xb21150, L_0xb21260, C4<1>, C4<1>;
L_0xb21440 .functor OR 1, L_0xb20ed0, L_0xb212d0, C4<0>, C4<0>;
L_0xb21500 .functor NOT 1, v0xb1d580_0, C4<0>, C4<0>, C4<0>;
L_0xb215e0 .functor AND 1, L_0xb21500, v0xb1d620_0, C4<1>, C4<1>;
L_0xb216a0 .functor NOT 1, v0xb1d6c0_0, C4<0>, C4<0>, C4<0>;
L_0xb21570 .functor AND 1, L_0xb215e0, L_0xb216a0, C4<1>, C4<1>;
L_0xb21830 .functor AND 1, L_0xb21570, v0xb1d800_0, C4<1>, C4<1>;
L_0xb21980 .functor OR 1, L_0xb21440, L_0xb21830, C4<0>, C4<0>;
L_0xb21a90 .functor NOT 1, v0xb1d620_0, C4<0>, C4<0>, C4<0>;
L_0xb21cb0 .functor AND 1, v0xb1d580_0, L_0xb21a90, C4<1>, C4<1>;
L_0xb21e80 .functor AND 1, L_0xb21cb0, v0xb1d6c0_0, C4<1>, C4<1>;
L_0xb22100 .functor AND 1, L_0xb21e80, v0xb1d800_0, C4<1>, C4<1>;
L_0xb222d0 .functor OR 1, L_0xb21980, L_0xb22100, C4<0>, C4<0>;
L_0xb224a0 .functor AND 1, v0xb1d580_0, v0xb1d620_0, C4<1>, C4<1>;
L_0xb22510 .functor AND 1, L_0xb224a0, v0xb1d6c0_0, C4<1>, C4<1>;
L_0xb226a0 .functor AND 1, L_0xb22510, v0xb1d800_0, C4<1>, C4<1>;
L_0xb22760 .functor OR 1, L_0xb222d0, L_0xb226a0, C4<0>, C4<0>;
v0xb1dde0_0 .net *"_ivl_0", 0 0, L_0xb20ca0;  1 drivers
v0xb1dec0_0 .net *"_ivl_10", 0 0, L_0xb20fe0;  1 drivers
v0xb1dfa0_0 .net *"_ivl_12", 0 0, L_0xb21090;  1 drivers
v0xb1e090_0 .net *"_ivl_14", 0 0, L_0xb21150;  1 drivers
v0xb1e170_0 .net *"_ivl_16", 0 0, L_0xb21260;  1 drivers
v0xb1e2a0_0 .net *"_ivl_18", 0 0, L_0xb212d0;  1 drivers
v0xb1e380_0 .net *"_ivl_2", 0 0, L_0xb20d30;  1 drivers
v0xb1e460_0 .net *"_ivl_20", 0 0, L_0xb21440;  1 drivers
v0xb1e540_0 .net *"_ivl_22", 0 0, L_0xb21500;  1 drivers
v0xb1e620_0 .net *"_ivl_24", 0 0, L_0xb215e0;  1 drivers
v0xb1e700_0 .net *"_ivl_26", 0 0, L_0xb216a0;  1 drivers
v0xb1e7e0_0 .net *"_ivl_28", 0 0, L_0xb21570;  1 drivers
v0xb1e8c0_0 .net *"_ivl_30", 0 0, L_0xb21830;  1 drivers
v0xb1e9a0_0 .net *"_ivl_32", 0 0, L_0xb21980;  1 drivers
v0xb1ea80_0 .net *"_ivl_34", 0 0, L_0xb21a90;  1 drivers
v0xb1eb60_0 .net *"_ivl_36", 0 0, L_0xb21cb0;  1 drivers
v0xb1ec40_0 .net *"_ivl_38", 0 0, L_0xb21e80;  1 drivers
v0xb1ed20_0 .net *"_ivl_4", 0 0, L_0xb20dc0;  1 drivers
v0xb1ee00_0 .net *"_ivl_40", 0 0, L_0xb22100;  1 drivers
v0xb1eee0_0 .net *"_ivl_42", 0 0, L_0xb222d0;  1 drivers
v0xb1efc0_0 .net *"_ivl_44", 0 0, L_0xb224a0;  1 drivers
v0xb1f0a0_0 .net *"_ivl_46", 0 0, L_0xb22510;  1 drivers
v0xb1f180_0 .net *"_ivl_48", 0 0, L_0xb226a0;  1 drivers
v0xb1f260_0 .net *"_ivl_6", 0 0, L_0xb20e30;  1 drivers
v0xb1f340_0 .net *"_ivl_8", 0 0, L_0xb20ed0;  1 drivers
v0xb1f420_0 .net "a", 0 0, v0xb1d580_0;  alias, 1 drivers
v0xb1f4c0_0 .net "b", 0 0, v0xb1d620_0;  alias, 1 drivers
v0xb1f5b0_0 .net "c", 0 0, v0xb1d6c0_0;  alias, 1 drivers
v0xb1f6a0_0 .net "d", 0 0, v0xb1d800_0;  alias, 1 drivers
v0xb1f790_0 .net "q", 0 0, L_0xb22760;  alias, 1 drivers
S_0xb1f8f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0xaf1630;
 .timescale -12 -12;
E_0xaec150 .event anyedge, v0xb205a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xb205a0_0;
    %nor/r;
    %assign/vec4 v0xb205a0_0, 0;
    %wait E_0xaec150;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xb1cd30;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb1d800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb1d6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb1d620_0, 0;
    %assign/vec4 v0xb1d580_0, 0;
    %wait E_0xad69f0;
    %wait E_0xaec600;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb1d800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb1d6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb1d620_0, 0;
    %assign/vec4 v0xb1d580_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaec3b0;
    %load/vec4 v0xb1d580_0;
    %load/vec4 v0xb1d620_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xb1d6c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xb1d800_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb1d800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb1d6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb1d620_0, 0;
    %assign/vec4 v0xb1d580_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xb1d380;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaec3b0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xb1d800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb1d6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb1d620_0, 0;
    %assign/vec4 v0xb1d580_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xaf1630;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb20280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb205a0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xaf1630;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xb20280_0;
    %inv;
    %store/vec4 v0xb20280_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xaf1630;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0xb1d760_0, v0xb20700_0, v0xb200a0_0, v0xb20140_0, v0xb201e0_0, v0xb20320_0, v0xb20460_0, v0xb203c0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xaf1630;
T_7 ;
    %load/vec4 v0xb20500_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xb20500_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xb20500_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0xb20500_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xb20500_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xb20500_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xb20500_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xaf1630;
T_8 ;
    %wait E_0xaec3b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb20500_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb20500_0, 4, 32;
    %load/vec4 v0xb20640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xb20500_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb20500_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb20500_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb20500_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xb20460_0;
    %load/vec4 v0xb20460_0;
    %load/vec4 v0xb203c0_0;
    %xor;
    %load/vec4 v0xb20460_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xb20500_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb20500_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xb20500_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb20500_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can1_depth10/human/circuit3/iter0/response0/top_module.sv";
