Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (win64) Build 5266912 Sun Dec 15 09:03:24 MST 2024
| Date         : Fri Apr 25 03:42:36 2025
| Host         : engr-d1409-009 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_demo_control_sets_placed.rpt
| Design       : vga_demo
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   134 |
|    Minimum number of control sets                        |   134 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   455 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   134 |
| >= 0 to < 4        |    16 |
| >= 4 to < 6        |    41 |
| >= 6 to < 8        |    33 |
| >= 8 to < 10       |    20 |
| >= 10 to < 12      |    20 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             692 |          295 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              73 |           36 |
| Yes          | No                    | No                     |             814 |          391 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               6 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |              Enable Signal              |             Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                         | sync_unit/frame_unit/hsync_reg0         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                                         | sync_unit/frame_unit/vsync_reg0         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[32][296]_i_2_n_0  | square_unit/numBuffer[32][296]_i_1_n_0  |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[94][296]_i_2_n_0  | square_unit/numBuffer[94][296]_i_1_n_0  |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[62][296]_i_2_n_0  | square_unit/numBuffer[62][296]_i_1_n_0  |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[32][296]_i_2_n_0  |                                         |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG | square_unit/numBuffer[91][296]_i_1_n_0  |                                         |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[65][296]_i_1_n_0  |                                         |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[35][296]_i_1_n_0  |                                         |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[63][296]_i_1_n_0  |                                         |                3 |              3 |         1.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[99][296]_i_1_n_0  |                                         |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[81][296]_i_1_n_0  |                                         |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG | square_unit/numBuffer[67][296]_i_1_n_0  |                                         |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[97][296]_i_1_n_0  |                                         |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[95][296]_i_1_n_0  |                                         |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[75][296]_i_1_n_0  |                                         |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[67][334]_i_1_n_0  |                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[52][341]_i_1_n_0  |                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[65][334]_i_1_n_0  |                                         |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | square_unit/numBuffer[70][334]_i_1_n_0  |                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[70][341]_i_1_n_0  |                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[73][341]_i_1_n_0  |                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[80][331]_i_1_n_0  |                                         |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[92][341]_i_1_n_0  |                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[82][341]_i_1_n_0  |                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[88][317]_i_1_n_0  |                                         |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | square_unit/numBuffer[52][334]_i_1_n_0  |                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[100][334]_i_1_n_0 |                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[90][341]_i_1_n_0  |                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[90][334]_i_1_n_0  |                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[91][341]_i_1_n_0  |                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[94][341]_i_1_n_0  |                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[93][341]_i_1_n_0  |                                         |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[96][341]_i_1_n_0  |                                         |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | square_unit/numBuffer[107][334]_i_1_n_0 |                                         |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[109][341]_i_1_n_0 |                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[54][310]_i_1_n_0  |                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[30][341]_i_1_n_0  |                                         |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | square_unit/numBuffer[31][341]_i_1_n_0  |                                         |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | square_unit/numBuffer[65][341]_i_1_n_0  |                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[66][341]_i_1_n_0  |                                         |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | square_unit/numBuffer[38][341]_i_1_n_0  |                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[60][324]_i_1_n_0  |                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[41][334]_i_1_n_0  |                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[41][341]_i_1_n_0  |                                         |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | square_unit/numBuffer__0[1]             |                                         |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | square_unit/numBuffer[64][334]_i_1_n_0  |                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[45][334]_i_1_n_0  |                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[45][341]_i_1_n_0  |                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[60][331]_i_1_n_0  |                                         |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | square_unit/numBuffer[50][334]_i_1_n_0  |                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[50][341]_i_1_n_0  |                                         |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | square_unit/numBuffer[51][341]_i_1_n_0  |                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[93][331]_i_1_n_0  |                                         |                5 |              5 |         1.00 |
|  clk_IBUF_BUFG |                                         | square_unit/numBuffer[68][292]_i_1_n_0  |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | square_unit/numBuffer[64][331]_i_1_n_0  |                                         |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG |                                         | square_unit/numBuffer[36][292]_i_1_n_0  |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | square_unit/numBuffer[44][334]_i_1_n_0  |                                         |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[82][323]_i_1_n_0  |                                         |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[38][330]_i_1_n_0  |                                         |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[30][330]_i_1_n_0  |                                         |                5 |              6 |         1.20 |
|  clk_IBUF_BUFG | square_unit/numBuffer[96][330]_i_1_n_0  |                                         |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG | square_unit/numBuffer[109][309]_i_1_n_0 |                                         |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer__0[8]             |                                         |                5 |              6 |         1.20 |
|  clk_IBUF_BUFG | square_unit/numBuffer[51][330]_i_1_n_0  |                                         |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[100][330]_i_1_n_0 |                                         |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[94][330]_i_1_n_0  |                                         |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[67][330]_i_1_n_0  |                                         |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG | square_unit/numBuffer[107][323]_i_1_n_0 |                                         |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG | square_unit/numBuffer[57][334]_i_1_n_0  |                                         |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG | square_unit/numBuffer[83][334]_i_1_n_0  |                                         |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG | square_unit/numBuffer[81][334]_i_1_n_0  |                                         |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[72][334]_i_1_n_0  |                                         |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[73][330]_i_1_n_0  |                                         |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[66][330]_i_1_n_0  |                                         |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG | square_unit/numBuffer[91][330]_i_1_n_0  |                                         |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG | square_unit/numBuffer[92][316]_i_1_n_0  |                                         |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG | square_unit/numBuffer[32][330]_i_1_n_0  |                                         |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[32][309]_i_1_n_0  |                                         |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG | square_unit/numBuffer[31][330]_i_1_n_0  |                                         |                5 |              6 |         1.20 |
|  clk_IBUF_BUFG |                                         | square_unit/numBuffer[108][292]_i_1_n_0 |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG |                                         | square_unit/numBuffer[34][292]_i_1_n_0  |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG |                                         | square_unit/numBuffer[64][292]_i_1_n_0  |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG |                                         | square_unit/numBuffer[92][292]_i_1_n_0  |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG |                                         | square_unit/numBuffer[96][292]_i_1_n_0  |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG |                                         | square_unit/numBuffer[98][292]_i_1_n_0  |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | square_unit/numBuffer[63][331]_i_1_n_0  |                                         |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG | square_unit/numBuffer[105][331]_i_1_n_0 |                                         |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | square_unit/numBuffer[43][331]_i_1_n_0  |                                         |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG |                                         | square_unit/numBuffer[100][292]_i_1_n_0 |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | square_unit/numBuffer[36][334]_i_1_n_0  |                                         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | square_unit/numBuffer[39][334]_i_1_n_0  |                                         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[74][334]_i_1_n_0  |                                         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[78][334]_i_1_n_0  |                                         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[79][334]_i_1_n_0  |                                         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | square_unit/numBuffer[47][334]_i_1_n_0  |                                         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | square_unit/numBuffer[59][334]_i_1_n_0  |                                         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | square_unit/numBuffer[49][330]_i_1_n_0  |                                         |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG | square_unit/numBuffer[61][334]_i_1_n_0  |                                         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | square_unit/numBuffer[95][334]_i_1_n_0  |                                         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | square_unit/numBuffer[62][334]_i_1_n_0  |                                         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[69][334]_i_1_n_0  |                                         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[101][334]_i_1_n_0 |                                         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | square_unit/numBuffer[108][334]_i_1_n_0 |                                         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | square_unit/numBuffer[99][334]_i_1_n_0  |                                         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[35][334]_i_1_n_0  |                                         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | square_unit/numBuffer[34][334]_i_1_n_0  |                                         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[37][331]_i_1_n_0  |                                         |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG | square_unit/numBuffer[68][331]_i_1_n_0  |                                         |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG | square_unit/numBuffer[56][331]_i_1_n_0  |                                         |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[55][330]_i_1_n_0  |                                         |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | square_unit/numBuffer[53][330]_i_1_n_0  |                                         |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | square_unit/numBuffer[89][330]_i_1_n_0  |                                         |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[48][330]_i_1_n_0  |                                         |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | square_unit/numBuffer[46][330]_i_1_n_0  |                                         |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | square_unit/numBuffer[42][330]_i_1_n_0  |                                         |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[75][330]_i_1_n_0  |                                         |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[33][330]_i_1_n_0  |                                         |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | square_unit/numBuffer[76][330]_i_1_n_0  |                                         |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[104][330]_i_1_n_0 |                                         |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | square_unit/numBuffer[110][323]_i_1_n_0 |                                         |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG | square_unit/numBuffer[103][330]_i_1_n_0 |                                         |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | square_unit/numBuffer[58][323]_i_1_n_0  |                                         |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[71][316]_i_1_n_0  |                                         |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | square_unit/numBuffer[97][330]_i_1_n_0  |                                         |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | square_unit/numBuffer[98][330]_i_1_n_0  |                                         |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[85][330]_i_1_n_0  |                                         |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[86][330]_i_1_n_0  |                                         |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG | square_unit/numBuffer[87][330]_i_1_n_0  |                                         |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | sync_unit/frame_unit/tick_25M           |                                         |                7 |             11 |         1.57 |
|  clk_IBUF_BUFG |                                         | sync_unit/frame_unit/vcount_reg[7]_0    |                6 |             12 |         2.00 |
|  clk_IBUF_BUFG | sync_unit/frame_unit/vcount0            |                                         |                9 |             24 |         2.67 |
|  clk_IBUF_BUFG | square_unit/statIt                      |                                         |               18 |             76 |         4.22 |
|  clk_IBUF_BUFG |                                         |                                         |              295 |            692 |         2.35 |
+----------------+-----------------------------------------+-----------------------------------------+------------------+----------------+--------------+


