// Seed: 1051618673
module module_0 #(
    parameter id_6 = 32'd62
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6
);
  inout wire _id_6;
  output wor id_5;
  output wire id_4;
  inout logic [7:0] id_3;
  output wire id_2;
  inout wand id_1;
  assign id_5 = 1;
  assign id_1 = id_1 & id_3 == -id_3;
  assign module_1.id_17 = 0;
  logic id_7;
  always @(posedge id_1 or posedge 1) begin : LABEL_0
    $unsigned(21);
    ;
    id_3[id_6] = id_6;
  end
endmodule
module module_1 #(
    parameter id_1  = 32'd92,
    parameter id_17 = 32'd15,
    parameter id_17 = 32'd27,
    parameter id_20 = 32'd4
) (
    output tri0 id_0,
    input tri1 _id_1,
    input supply0 id_2,
    output logic id_3,
    output logic id_4,
    input tri id_5,
    input tri0 id_6,
    output wand id_7,
    output wor id_8,
    input tri id_9,
    input wand id_10,
    output supply1 id_11,
    output tri0 id_12
);
  logic [id_1 : id_1] id_14 = 1 == 1;
  always @(id_1 == id_10 or posedge {1{-1'b0}}) begin : LABEL_0
    id_4 = id_5;
  end
  wire id_15;
  always repeat (-1 & -1 + id_1) id_3 = id_2;
  wire id_16;
  localparam id_17 = 1;
  logic [7:0][id_17 : 1] id_18;
  assign id_18[-1] = -1;
  wire id_19;
  ;
  wire _id_20;
  module_0 modCall_1 (
      id_16,
      id_14,
      id_18,
      id_16,
      id_15,
      id_17
  );
  wire [1 : id_1  <=  id_20] id_21;
  wire id_22;
  defparam id_17.id_17 = id_17;
endmodule
