/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.03
Build    : 1.0.22
Hash     : e6edcf3
Date     : Mar 28 2024
Type     : Engineering
Log Time   : Thu Mar 28 08:54:47 2024 GMT

[ 13:54:48 ] Analysis has started
[ 13:54:48 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/rams_sp_re_we_asynch_rst_1024x32_neg/run_1/synth_1_1/analysis/rams_sp_re_we_asynch_rst_1024x32_neg_analyzer.cmd
[ 13:54:48 ] Duration: 90 ms. Max utilization: 43 MB
[ 13:54:48 ] Synthesize has started
[ 13:54:48 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/yosys -s rams_sp_re_we_asynch_rst_1024x32_neg.ys -l rams_sp_re_we_asynch_rst_1024x32_neg_synth.log
[ 13:55:02 ] Duration: 13612 ms. Max utilization: 57 MB
[ 13:55:02 ] Gate Simulation has started
[ 13:55:02 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -s co_sim_rams_sp_re_we_asynch_rst_1024x32_neg -I../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././sim/co_sim_tb -y ../../../../.././rtl -Y .v -Y .sv -g2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././sim/co_sim_tb/co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/rams_sp_re_we_asynch_rst_1024x32_neg/run_1/synth_1_1/synthesis/rams_sp_re_we_asynch_rst_1024x32_neg_post_synth.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
[ 13:55:02 ] Duration: 117 ms. Max utilization: 4 MB
[ 13:55:02 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/HDL_simulator/iverilog/bin/vvp ./a.out -fst
[ 13:55:03 ] Duration: 1097 ms. Max utilization: 175 MB
