

================================================================
== Synthesis Summary Report of 'integer_alu'
================================================================
+ General Information: 
    * Date:           Thu Mar 23 19:12:28 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        project_18
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |    Modules    | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |    |           |           |     |
    |    & Loops    | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +---------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ integer_alu  |     -|  1.37|       13|  130.000|         -|        1|     -|       yes|     -|   -|  655 (~0%)|  439 (~0%)|    -|
    +---------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-----------+---------------+-------+--------+--------+
| Interface | Register Mode | TDATA | TREADY | TVALID |
+-----------+---------------+-------+--------+--------+
| in1       | both          | 8     | 1      | 1      |
| in2       | both          | 8     | 1      | 1      |
| op        | both          | 8     | 1      | 1      |
| out_r     | both          | 16    | 1      | 1      |
+-----------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+------------------------+
| Argument | Direction | Datatype               |
+----------+-----------+------------------------+
| in1      | in        | stream<ap_int<8>, 0>&  |
| in2      | in        | stream<ap_int<8>, 0>&  |
| op       | in        | stream<ap_uint<3>, 0>& |
| out      | out       | stream<ap_int<16>, 0>& |
+----------+-----------+------------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| in1      | in1          | interface |
| in2      | in2          | interface |
| op       | op           | interface |
| out      | out_r        | interface |
+----------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+-----------------------+-----+--------+----------+-----+--------+---------+
| Name                  | DSP | Pragma | Variable | Op  | Impl   | Latency |
+-----------------------+-----+--------+----------+-----+--------+---------+
| + integer_alu         | 0   |        |          |     |        |         |
|   mul_8s_8s_16_1_1_U2 | -   |        | ret_V_2  | mul | auto   | 0       |
|   ret_V_1_fu_161_p2   | -   |        | ret_V_1  | sub | fabric | 0       |
|   ret_V_fu_177_p2     | -   |        | ret_V    | add | fabric | 0       |
+-----------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+---------------+-------------------------------------------------------------------+
| Type      | Options       | Location                                                          |
+-----------+---------------+-------------------------------------------------------------------+
| interface | axis port=in1 | ../../../../OneDrive/Desktop/vitis/alu.cpp:8 in integer_alu, in1  |
| interface | axis port=in2 | ../../../../OneDrive/Desktop/vitis/alu.cpp:9 in integer_alu, in2  |
| interface | axis port=op  | ../../../../OneDrive/Desktop/vitis/alu.cpp:10 in integer_alu, op  |
| interface | axis port=out | ../../../../OneDrive/Desktop/vitis/alu.cpp:11 in integer_alu, out |
| pipeline  | II=1          | ../../../../OneDrive/Desktop/vitis/alu.cpp:13 in integer_alu      |
+-----------+---------------+-------------------------------------------------------------------+


