T_1 F_1 ( unsigned long V_1 )\r\n{\r\nint V_2 ;\r\nfor ( V_2 = 0 ; V_2 < 4 ; ++ V_2 )\r\nif ( V_1 >= V_3 [ V_2 ] . V_4 && V_1 < V_3 [ V_2 ] . V_5 )\r\nreturn V_3 [ V_2 ] . V_6 + ( V_1 - V_3 [ V_2 ] . V_4 ) ;\r\nreturn 0 ;\r\n}\r\nunsigned long F_2 ( T_1 V_7 )\r\n{\r\nint V_2 ;\r\nfor ( V_2 = 0 ; V_2 < 4 ; ++ V_2 )\r\nif ( V_7 >= V_3 [ V_2 ] . V_6\r\n&& V_7 < ( V_3 [ V_2 ] . V_5 - V_3 [ V_2 ] . V_4 )\r\n+ V_3 [ V_2 ] . V_6 )\r\nreturn V_3 [ V_2 ] . V_4 + ( V_7 - V_3 [ V_2 ] . V_6 ) ;\r\nreturn 0 ;\r\n}\r\nunsigned long T_2 F_3 ( unsigned long V_8 )\r\n{\r\nunsigned long V_9 , V_10 , V_11 ;\r\nunsigned long V_12 = ( 256 << 20 ) ;\r\nif ( V_13 ) {\r\nF_4 ( V_14 L_1 ) ;\r\nreturn 0 ;\r\n}\r\nV_9 = V_8 ;\r\nfor ( V_10 = 128 << 10 ; V_10 < V_12 ; V_10 <<= 1 ) {\r\nif ( V_10 * 2 > V_9 )\r\nbreak;\r\n}\r\nF_5 ( 2 , V_15 , 0 , V_10 , V_16 ) ;\r\nV_11 = ( unsigned long ) V_3 [ 2 ] . V_5 - V_15 + 1 ;\r\nif ( ( V_11 < V_9 ) && ! V_3 [ 3 ] . V_5 ) {\r\nV_9 -= V_11 ;\r\nfor ( V_10 = 128 << 10 ; V_10 < V_12 ; V_10 <<= 1 )\r\nif ( V_10 * 2 > V_9 )\r\nbreak;\r\nF_5 ( 3 , V_15 + V_11 , V_11 , V_10 , V_16 ) ;\r\nV_11 = ( unsigned long ) V_3 [ 3 ] . V_5 - V_15 + 1 ;\r\n}\r\nreturn V_11 ;\r\n}\r\nvoid T_2 F_5 ( int V_17 , unsigned long V_18 , T_1 V_6 ,\r\nunsigned int V_19 , T_3 V_20 )\r\n{\r\nunsigned int V_10 ;\r\nint V_21 ;\r\nstruct V_22 * V_23 = V_24 [ V_17 ] ;\r\nunsigned long V_25 = F_6 ( V_20 ) ;\r\nif ( ( V_25 & V_26 ) ||\r\n( F_7 ( V_27 ) == 0 ) )\r\nV_25 &= ~ V_28 ;\r\nV_10 = ( V_19 >> 17 ) - 1 ;\r\nif ( F_8 ( F_9 ( V_29 ) ) != 1 ) {\r\nV_21 = V_25 & ( V_30 | V_26\r\n| V_28 | V_31 ) ;\r\nV_21 |= ( V_25 & V_32 ) ? V_33 : V_34 ;\r\nV_23 [ 1 ] . V_35 = V_18 | ( V_10 << 2 ) | 2 ;\r\nV_23 [ 1 ] . V_36 = F_10 ( V_6 ) | V_21 ;\r\nif ( V_25 & V_37 )\r\nV_23 [ 1 ] . V_35 |= 1 ;\r\nif ( V_25 & V_31 ) {\r\nV_23 [ 0 ] . V_35 = V_23 [ 0 ] . V_36 = 0 ;\r\n} else {\r\nV_23 [ 0 ] = V_23 [ 1 ] ;\r\n}\r\n} else {\r\nif ( V_10 > V_38 )\r\nV_10 = V_38 ;\r\nV_21 = V_25 & ( V_30 | V_26\r\n| V_28 ) ;\r\nV_21 |= ( V_25 & V_32 ) ?\r\n( ( V_25 & V_37 ) ? V_39 : V_40 ) : V_41 ;\r\nV_23 -> V_35 = V_18 | V_21 | 4 ;\r\nV_23 -> V_36 = V_6 | V_10 | 0x40 ;\r\n}\r\nV_3 [ V_17 ] . V_4 = V_18 ;\r\nV_3 [ V_17 ] . V_5 = V_18 + ( ( V_10 + 1 ) << 17 ) - 1 ;\r\nV_3 [ V_17 ] . V_6 = V_6 ;\r\n}\r\nvoid F_11 ( struct V_42 * V_43 , unsigned long V_44 ,\r\nunsigned long V_45 , unsigned long V_46 )\r\n{\r\nT_4 * V_47 ;\r\nif ( V_48 == 0 )\r\nreturn;\r\nV_47 = F_12 ( F_13 ( F_14 ( V_43 , V_44 ) , V_44 ) , V_44 ) ;\r\nif ( ! F_15 ( * V_47 ) )\r\nF_16 ( V_43 -> V_49 . V_50 , V_44 , F_17 ( * V_47 ) ) ;\r\n}\r\nvoid T_2 F_18 ( void )\r\n{\r\nunsigned int V_51 , V_52 , V_53 ;\r\nunsigned int V_54 , V_55 ;\r\nextern unsigned int V_56 [] ;\r\nextern unsigned int V_57 [] , V_58 [] ;\r\nextern unsigned int V_59 [] ;\r\nextern unsigned int V_60 [] , V_61 [] ;\r\nif ( ! F_19 ( V_62 ) ) {\r\nV_59 [ 0 ] = 0x4e800020 ;\r\nF_20 ( ( unsigned long ) & V_59 [ 0 ] ,\r\n( unsigned long ) & V_59 [ 1 ] ) ;\r\nreturn;\r\n}\r\nif ( V_63 . V_64 ) V_63 . V_64 ( L_2 , 0x105 ) ;\r\n#define F_21 6\r\n#define F_22 ((n_hpteg - 1) >> 10)\r\n#define F_23 1024\r\nV_54 = V_65 / ( V_66 * 8 ) ;\r\nif ( V_54 < F_23 )\r\nV_54 = F_23 ;\r\nV_55 = F_24 ( V_54 ) ;\r\nif ( V_54 & ( V_54 - 1 ) ) {\r\n++ V_55 ;\r\nV_54 = 1 << V_55 ;\r\n}\r\nV_67 = V_54 << F_21 ;\r\nif ( V_63 . V_64 ) V_63 . V_64 ( L_3 , 0x322 ) ;\r\nV_48 = F_25 ( F_26 ( V_67 , V_67 ) ) ;\r\nmemset ( V_48 , 0 , V_67 ) ;\r\nV_68 = F_27 ( V_48 ) | F_22 ;\r\nV_69 = (struct V_70 * ) ( ( unsigned long ) V_48 + V_67 ) ;\r\nF_4 ( L_4 ,\r\n( unsigned long long ) ( V_65 >> 20 ) , V_67 >> 10 , V_48 ) ;\r\nif ( V_63 . V_64 ) V_63 . V_64 ( L_5 , 0x345 ) ;\r\nV_71 = V_54 - 1 ;\r\nV_51 = V_71 >> ( 16 - F_21 ) ;\r\nV_53 = V_52 = 32 - F_21 - V_55 ;\r\nif ( V_55 > 16 )\r\nV_53 = 16 - F_21 ;\r\nV_56 [ 0 ] = ( V_56 [ 0 ] & ~ 0xffff )\r\n| ( ( unsigned int ) ( V_48 ) >> 16 ) ;\r\nV_56 [ 1 ] = ( V_56 [ 1 ] & ~ 0x7c0 ) | ( V_52 << 6 ) ;\r\nV_56 [ 2 ] = ( V_56 [ 2 ] & ~ 0x7c0 ) | ( V_53 << 6 ) ;\r\nV_57 [ 0 ] = ( V_57 [ 0 ] & ~ 0xffff ) | V_51 ;\r\nV_58 [ 0 ] = ( V_58 [ 0 ] & ~ 0xffff ) | V_51 ;\r\nF_20 ( ( unsigned long ) & V_56 [ 0 ] ,\r\n( unsigned long ) & V_58 [ 1 ] ) ;\r\nV_60 [ 0 ] = ( V_60 [ 0 ] & ~ 0xffff )\r\n| ( ( unsigned int ) ( V_48 ) >> 16 ) ;\r\nV_60 [ 1 ] = ( V_60 [ 1 ] & ~ 0x7c0 ) | ( V_52 << 6 ) ;\r\nV_60 [ 2 ] = ( V_60 [ 2 ] & ~ 0x7c0 ) | ( V_53 << 6 ) ;\r\nV_61 [ 0 ] = ( V_61 [ 0 ] & ~ 0xffff ) | V_51 ;\r\nF_20 ( ( unsigned long ) & V_60 [ 0 ] ,\r\n( unsigned long ) & V_61 [ 1 ] ) ;\r\nif ( V_63 . V_64 ) V_63 . V_64 ( L_6 , 0x205 ) ;\r\n}\r\nvoid F_28 ( T_1 V_72 ,\r\nT_1 V_73 )\r\n{\r\nF_29 ( V_72 != 0 ) ;\r\nif ( F_8 ( F_9 ( V_29 ) ) == 1 )\r\nF_30 ( F_31 ( V_74 , V_73 , 0x01000000 ) ) ;\r\nelse\r\nF_30 ( F_31 ( V_74 , V_73 , 0x10000000 ) ) ;\r\n}
