Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Jul  8 15:54:34 2023
| Host         : DESKTOP-IKFSEOA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Module_timing_summary_routed.rpt -pb Top_Module_timing_summary_routed.pb -rpx Top_Module_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Module
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 22 register/latch pins with no clock driven by root clock pin: c1/clock_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 44 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.767        0.000                      0                   55        0.249        0.000                      0                   55        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.767        0.000                      0                   55        0.249        0.000                      0                   55        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.767ns  (required time - arrival time)
  Source:                 c1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.828ns (22.112%)  route 2.917ns (77.888%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.628     5.180    c1/clk
    SLICE_X0Y30          FDRE                                         r  c1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  c1/counter_reg[7]/Q
                         net (fo=3, routed)           0.680     6.316    c1/counter_reg[7]
    SLICE_X1Y30          LUT4 (Prop_lut4_I0_O)        0.124     6.440 r  c1/counter[0]_i_6/O
                         net (fo=1, routed)           1.012     7.452    c1/counter[0]_i_6_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.124     7.576 r  c1/counter[0]_i_4/O
                         net (fo=1, routed)           0.405     7.981    c1/counter[0]_i_4_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I2_O)        0.124     8.105 r  c1/counter[0]_i_1/O
                         net (fo=27, routed)          0.819     8.924    c1/clear
    SLICE_X0Y29          FDRE                                         r  c1/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.511    14.883    c1/clk
    SLICE_X0Y29          FDRE                                         r  c1/counter_reg[0]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X0Y29          FDRE (Setup_fdre_C_R)       -0.429    14.691    c1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                  5.767    

Slack (MET) :             5.767ns  (required time - arrival time)
  Source:                 c1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.828ns (22.112%)  route 2.917ns (77.888%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.628     5.180    c1/clk
    SLICE_X0Y30          FDRE                                         r  c1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  c1/counter_reg[7]/Q
                         net (fo=3, routed)           0.680     6.316    c1/counter_reg[7]
    SLICE_X1Y30          LUT4 (Prop_lut4_I0_O)        0.124     6.440 r  c1/counter[0]_i_6/O
                         net (fo=1, routed)           1.012     7.452    c1/counter[0]_i_6_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.124     7.576 r  c1/counter[0]_i_4/O
                         net (fo=1, routed)           0.405     7.981    c1/counter[0]_i_4_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I2_O)        0.124     8.105 r  c1/counter[0]_i_1/O
                         net (fo=27, routed)          0.819     8.924    c1/clear
    SLICE_X0Y29          FDRE                                         r  c1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.511    14.883    c1/clk
    SLICE_X0Y29          FDRE                                         r  c1/counter_reg[1]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X0Y29          FDRE (Setup_fdre_C_R)       -0.429    14.691    c1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                  5.767    

Slack (MET) :             5.767ns  (required time - arrival time)
  Source:                 c1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.828ns (22.112%)  route 2.917ns (77.888%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.628     5.180    c1/clk
    SLICE_X0Y30          FDRE                                         r  c1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  c1/counter_reg[7]/Q
                         net (fo=3, routed)           0.680     6.316    c1/counter_reg[7]
    SLICE_X1Y30          LUT4 (Prop_lut4_I0_O)        0.124     6.440 r  c1/counter[0]_i_6/O
                         net (fo=1, routed)           1.012     7.452    c1/counter[0]_i_6_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.124     7.576 r  c1/counter[0]_i_4/O
                         net (fo=1, routed)           0.405     7.981    c1/counter[0]_i_4_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I2_O)        0.124     8.105 r  c1/counter[0]_i_1/O
                         net (fo=27, routed)          0.819     8.924    c1/clear
    SLICE_X0Y29          FDRE                                         r  c1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.511    14.883    c1/clk
    SLICE_X0Y29          FDRE                                         r  c1/counter_reg[2]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X0Y29          FDRE (Setup_fdre_C_R)       -0.429    14.691    c1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                  5.767    

Slack (MET) :             5.767ns  (required time - arrival time)
  Source:                 c1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.828ns (22.112%)  route 2.917ns (77.888%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.628     5.180    c1/clk
    SLICE_X0Y30          FDRE                                         r  c1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  c1/counter_reg[7]/Q
                         net (fo=3, routed)           0.680     6.316    c1/counter_reg[7]
    SLICE_X1Y30          LUT4 (Prop_lut4_I0_O)        0.124     6.440 r  c1/counter[0]_i_6/O
                         net (fo=1, routed)           1.012     7.452    c1/counter[0]_i_6_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.124     7.576 r  c1/counter[0]_i_4/O
                         net (fo=1, routed)           0.405     7.981    c1/counter[0]_i_4_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I2_O)        0.124     8.105 r  c1/counter[0]_i_1/O
                         net (fo=27, routed)          0.819     8.924    c1/clear
    SLICE_X0Y29          FDRE                                         r  c1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.511    14.883    c1/clk
    SLICE_X0Y29          FDRE                                         r  c1/counter_reg[3]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X0Y29          FDRE (Setup_fdre_C_R)       -0.429    14.691    c1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                  5.767    

Slack (MET) :             5.845ns  (required time - arrival time)
  Source:                 c1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 0.828ns (22.548%)  route 2.844ns (77.452%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.628     5.180    c1/clk
    SLICE_X0Y30          FDRE                                         r  c1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  c1/counter_reg[7]/Q
                         net (fo=3, routed)           0.680     6.316    c1/counter_reg[7]
    SLICE_X1Y30          LUT4 (Prop_lut4_I0_O)        0.124     6.440 r  c1/counter[0]_i_6/O
                         net (fo=1, routed)           1.012     7.452    c1/counter[0]_i_6_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.124     7.576 r  c1/counter[0]_i_4/O
                         net (fo=1, routed)           0.405     7.981    c1/counter[0]_i_4_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I2_O)        0.124     8.105 r  c1/counter[0]_i_1/O
                         net (fo=27, routed)          0.747     8.852    c1/clear
    SLICE_X0Y35          FDRE                                         r  c1/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.517    14.889    c1/clk
    SLICE_X0Y35          FDRE                                         r  c1/counter_reg[24]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X0Y35          FDRE (Setup_fdre_C_R)       -0.429    14.697    c1/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                  5.845    

Slack (MET) :             5.845ns  (required time - arrival time)
  Source:                 c1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 0.828ns (22.548%)  route 2.844ns (77.452%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.628     5.180    c1/clk
    SLICE_X0Y30          FDRE                                         r  c1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  c1/counter_reg[7]/Q
                         net (fo=3, routed)           0.680     6.316    c1/counter_reg[7]
    SLICE_X1Y30          LUT4 (Prop_lut4_I0_O)        0.124     6.440 r  c1/counter[0]_i_6/O
                         net (fo=1, routed)           1.012     7.452    c1/counter[0]_i_6_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.124     7.576 r  c1/counter[0]_i_4/O
                         net (fo=1, routed)           0.405     7.981    c1/counter[0]_i_4_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I2_O)        0.124     8.105 r  c1/counter[0]_i_1/O
                         net (fo=27, routed)          0.747     8.852    c1/clear
    SLICE_X0Y35          FDRE                                         r  c1/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.517    14.889    c1/clk
    SLICE_X0Y35          FDRE                                         r  c1/counter_reg[25]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X0Y35          FDRE (Setup_fdre_C_R)       -0.429    14.697    c1/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                  5.845    

Slack (MET) :             5.845ns  (required time - arrival time)
  Source:                 c1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 0.828ns (22.548%)  route 2.844ns (77.452%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.628     5.180    c1/clk
    SLICE_X0Y30          FDRE                                         r  c1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  c1/counter_reg[7]/Q
                         net (fo=3, routed)           0.680     6.316    c1/counter_reg[7]
    SLICE_X1Y30          LUT4 (Prop_lut4_I0_O)        0.124     6.440 r  c1/counter[0]_i_6/O
                         net (fo=1, routed)           1.012     7.452    c1/counter[0]_i_6_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.124     7.576 r  c1/counter[0]_i_4/O
                         net (fo=1, routed)           0.405     7.981    c1/counter[0]_i_4_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I2_O)        0.124     8.105 r  c1/counter[0]_i_1/O
                         net (fo=27, routed)          0.747     8.852    c1/clear
    SLICE_X0Y35          FDRE                                         r  c1/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.517    14.889    c1/clk
    SLICE_X0Y35          FDRE                                         r  c1/counter_reg[26]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X0Y35          FDRE (Setup_fdre_C_R)       -0.429    14.697    c1/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                  5.845    

Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 c1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 0.828ns (22.976%)  route 2.776ns (77.024%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.628     5.180    c1/clk
    SLICE_X0Y30          FDRE                                         r  c1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  c1/counter_reg[7]/Q
                         net (fo=3, routed)           0.680     6.316    c1/counter_reg[7]
    SLICE_X1Y30          LUT4 (Prop_lut4_I0_O)        0.124     6.440 r  c1/counter[0]_i_6/O
                         net (fo=1, routed)           1.012     7.452    c1/counter[0]_i_6_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.124     7.576 r  c1/counter[0]_i_4/O
                         net (fo=1, routed)           0.405     7.981    c1/counter[0]_i_4_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I2_O)        0.124     8.105 r  c1/counter[0]_i_1/O
                         net (fo=27, routed)          0.678     8.784    c1/clear
    SLICE_X0Y30          FDRE                                         r  c1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.511    14.883    c1/clk
    SLICE_X0Y30          FDRE                                         r  c1/counter_reg[4]/C
                         clock pessimism              0.297    15.180    
                         clock uncertainty           -0.035    15.144    
    SLICE_X0Y30          FDRE (Setup_fdre_C_R)       -0.429    14.715    c1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -8.784    
  -------------------------------------------------------------------
                         slack                                  5.932    

Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 c1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 0.828ns (22.976%)  route 2.776ns (77.024%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.628     5.180    c1/clk
    SLICE_X0Y30          FDRE                                         r  c1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  c1/counter_reg[7]/Q
                         net (fo=3, routed)           0.680     6.316    c1/counter_reg[7]
    SLICE_X1Y30          LUT4 (Prop_lut4_I0_O)        0.124     6.440 r  c1/counter[0]_i_6/O
                         net (fo=1, routed)           1.012     7.452    c1/counter[0]_i_6_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.124     7.576 r  c1/counter[0]_i_4/O
                         net (fo=1, routed)           0.405     7.981    c1/counter[0]_i_4_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I2_O)        0.124     8.105 r  c1/counter[0]_i_1/O
                         net (fo=27, routed)          0.678     8.784    c1/clear
    SLICE_X0Y30          FDRE                                         r  c1/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.511    14.883    c1/clk
    SLICE_X0Y30          FDRE                                         r  c1/counter_reg[5]/C
                         clock pessimism              0.297    15.180    
                         clock uncertainty           -0.035    15.144    
    SLICE_X0Y30          FDRE (Setup_fdre_C_R)       -0.429    14.715    c1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -8.784    
  -------------------------------------------------------------------
                         slack                                  5.932    

Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 c1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 0.828ns (22.976%)  route 2.776ns (77.024%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.628     5.180    c1/clk
    SLICE_X0Y30          FDRE                                         r  c1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  c1/counter_reg[7]/Q
                         net (fo=3, routed)           0.680     6.316    c1/counter_reg[7]
    SLICE_X1Y30          LUT4 (Prop_lut4_I0_O)        0.124     6.440 r  c1/counter[0]_i_6/O
                         net (fo=1, routed)           1.012     7.452    c1/counter[0]_i_6_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.124     7.576 r  c1/counter[0]_i_4/O
                         net (fo=1, routed)           0.405     7.981    c1/counter[0]_i_4_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I2_O)        0.124     8.105 r  c1/counter[0]_i_1/O
                         net (fo=27, routed)          0.678     8.784    c1/clear
    SLICE_X0Y30          FDRE                                         r  c1/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.511    14.883    c1/clk
    SLICE_X0Y30          FDRE                                         r  c1/counter_reg[6]/C
                         clock pessimism              0.297    15.180    
                         clock uncertainty           -0.035    15.144    
    SLICE_X0Y30          FDRE (Setup_fdre_C_R)       -0.429    14.715    c1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -8.784    
  -------------------------------------------------------------------
                         slack                                  5.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 c1/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clock_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.640%)  route 0.167ns (47.360%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.506    c1/clk
    SLICE_X0Y35          FDRE                                         r  c1/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  c1/counter_reg[24]/Q
                         net (fo=3, routed)           0.167     1.815    c1/counter_reg[24]
    SLICE_X1Y33          LUT5 (Prop_lut5_I1_O)        0.045     1.860 r  c1/clock_out_i_1/O
                         net (fo=1, routed)           0.000     1.860    c1/clock_out_i_1_n_0
    SLICE_X1Y33          FDRE                                         r  c1/clock_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     2.019    c1/clk
    SLICE_X1Y33          FDRE                                         r  c1/clock_out_reg/C
                         clock pessimism             -0.500     1.519    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.091     1.610    c1/clock_out_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 c1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.501    c1/clk
    SLICE_X0Y29          FDRE                                         r  c1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  c1/counter_reg[2]/Q
                         net (fo=2, routed)           0.133     1.775    c1/counter_reg[2]
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.886 r  c1/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.886    c1/counter_reg[0]_i_2_n_5
    SLICE_X0Y29          FDRE                                         r  c1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     2.015    c1/clk
    SLICE_X0Y29          FDRE                                         r  c1/counter_reg[2]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.105     1.606    c1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 c1/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.503    c1/clk
    SLICE_X0Y31          FDRE                                         r  c1/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  c1/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.777    c1/counter_reg[10]
    SLICE_X0Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.888 r  c1/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.888    c1/counter_reg[8]_i_1_n_5
    SLICE_X0Y31          FDRE                                         r  c1/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     2.017    c1/clk
    SLICE_X0Y31          FDRE                                         r  c1/counter_reg[10]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X0Y31          FDRE (Hold_fdre_C_D)         0.105     1.608    c1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 c1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.502    c1/clk
    SLICE_X0Y30          FDRE                                         r  c1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  c1/counter_reg[6]/Q
                         net (fo=2, routed)           0.133     1.776    c1/counter_reg[6]
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.887 r  c1/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.887    c1/counter_reg[4]_i_1_n_5
    SLICE_X0Y30          FDRE                                         r  c1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     2.016    c1/clk
    SLICE_X0Y30          FDRE                                         r  c1/counter_reg[6]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.105     1.607    c1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 c1/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.504    c1/clk
    SLICE_X0Y32          FDRE                                         r  c1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  c1/counter_reg[14]/Q
                         net (fo=3, routed)           0.133     1.778    c1/counter_reg[14]
    SLICE_X0Y32          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.889 r  c1/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.889    c1/counter_reg[12]_i_1_n_5
    SLICE_X0Y32          FDRE                                         r  c1/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     2.018    c1/clk
    SLICE_X0Y32          FDRE                                         r  c1/counter_reg[14]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.105     1.609    c1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 c1/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.506    c1/clk
    SLICE_X0Y34          FDRE                                         r  c1/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  c1/counter_reg[22]/Q
                         net (fo=3, routed)           0.134     1.781    c1/counter_reg[22]
    SLICE_X0Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.892 r  c1/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.892    c1/counter_reg[20]_i_1_n_5
    SLICE_X0Y34          FDRE                                         r  c1/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     2.020    c1/clk
    SLICE_X0Y34          FDRE                                         r  c1/counter_reg[22]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.105     1.611    c1/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 c1/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.505    c1/clk
    SLICE_X0Y33          FDRE                                         r  c1/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  c1/counter_reg[18]/Q
                         net (fo=3, routed)           0.134     1.780    c1/counter_reg[18]
    SLICE_X0Y33          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.891 r  c1/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.891    c1/counter_reg[16]_i_1_n_5
    SLICE_X0Y33          FDRE                                         r  c1/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     2.019    c1/clk
    SLICE_X0Y33          FDRE                                         r  c1/counter_reg[18]/C
                         clock pessimism             -0.514     1.505    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.105     1.610    c1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 c1/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.506    c1/clk
    SLICE_X0Y35          FDRE                                         r  c1/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  c1/counter_reg[26]/Q
                         net (fo=3, routed)           0.134     1.781    c1/counter_reg[26]
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.892 r  c1/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.892    c1/counter_reg[24]_i_1_n_5
    SLICE_X0Y35          FDRE                                         r  c1/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.863     2.021    c1/clk
    SLICE_X0Y35          FDRE                                         r  c1/counter_reg[26]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.105     1.611    c1/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 c1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.501    c1/clk
    SLICE_X0Y29          FDRE                                         r  c1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  c1/counter_reg[2]/Q
                         net (fo=2, routed)           0.133     1.775    c1/counter_reg[2]
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.919 r  c1/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.919    c1/counter_reg[0]_i_2_n_4
    SLICE_X0Y29          FDRE                                         r  c1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     2.015    c1/clk
    SLICE_X0Y29          FDRE                                         r  c1/counter_reg[3]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.105     1.606    c1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 c1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.254%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.502    c1/clk
    SLICE_X0Y30          FDRE                                         r  c1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  c1/counter_reg[6]/Q
                         net (fo=2, routed)           0.133     1.776    c1/counter_reg[6]
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.920 r  c1/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.920    c1/counter_reg[4]_i_1_n_4
    SLICE_X0Y30          FDRE                                         r  c1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     2.016    c1/clk
    SLICE_X0Y30          FDRE                                         r  c1/counter_reg[7]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.105     1.607    c1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y33     c1/clock_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y29     c1/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y31     c1/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y31     c1/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y32     c1/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y32     c1/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y32     c1/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y32     c1/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y33     c1/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32     c1/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32     c1/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32     c1/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32     c1/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y35     c1/counter_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y35     c1/counter_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y35     c1/counter_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33     c1/clock_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31     c1/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31     c1/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31     c1/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31     c1/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31     c1/counter_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31     c1/counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33     c1/clock_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32     c1/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32     c1/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32     c1/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32     c1/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33     c1/counter_reg[16]/C



