// Seed: 3332167037
module module_0 (
    output id_0,
    output id_1,
    input logic id_2,
    input id_3,
    input logic id_4,
    output id_5,
    input logic id_6,
    input logic id_7,
    output id_8,
    input id_9,
    output id_10,
    input id_11
);
  assign id_10 = 1;
  assign id_8  = 1 - 1;
  tri id_12;
  assign id_0 = id_6 == id_6;
  assign id_1 = 1 != 1;
  assign id_12[1] = id_4;
endmodule
