
---------- Begin Simulation Statistics ----------
final_tick                                88442436500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 183541                       # Simulator instruction rate (inst/s)
host_mem_usage                                 653576                       # Number of bytes of host memory used
host_op_rate                                   183902                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   544.84                       # Real time elapsed on the host
host_tick_rate                              162328287                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.088442                       # Number of seconds simulated
sim_ticks                                 88442436500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.768849                       # CPI: cycles per instruction
system.cpu.discardedOps                        189439                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        43920094                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.565339                       # IPC: instructions per cycle
system.cpu.numCycles                        176884873                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132964779                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       277960                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        564606                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          103                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            9                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       740292                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4891                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1481599                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4900                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485799                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735485                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81006                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103803                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101806                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.905077                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65380                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             693                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              405                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51285308                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51285308                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51285818                       # number of overall hits
system.cpu.dcache.overall_hits::total        51285818                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       794826                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         794826                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       802735                       # number of overall misses
system.cpu.dcache.overall_misses::total        802735                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  32658656500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32658656500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  32658656500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32658656500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52080134                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52080134                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52088553                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52088553                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015262                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015262                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015411                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015411                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41089.064147                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41089.064147                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40684.231409                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40684.231409                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       214071                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3158                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    67.786890                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       647248                       # number of writebacks
system.cpu.dcache.writebacks::total            647248                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        62161                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        62161                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        62161                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        62161                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       732665                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       732665                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       740570                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       740570                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  30286594500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  30286594500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  30929341499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  30929341499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014068                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014068                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014218                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014218                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41337.575154                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41337.575154                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41764.237680                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41764.237680                       # average overall mshr miss latency
system.cpu.dcache.replacements                 740058                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40716407                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40716407                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       414645                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        414645                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12866663500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12866663500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41131052                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41131052                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010081                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010081                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31030.552641                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31030.552641                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           53                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       414592                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       414592                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12449274500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12449274500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010080                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010080                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30027.773088                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30027.773088                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10568901                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10568901                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       380181                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       380181                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  19791993000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19791993000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.034723                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.034723                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 52059.395393                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52059.395393                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        62108                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        62108                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       318073                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       318073                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  17837320000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17837320000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.029050                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029050                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 56079.327702                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56079.327702                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    642746999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    642746999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 81308.918280                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 81308.918280                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  88442436500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           505.746530                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52026464                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            740570                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             70.251919                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   505.746530                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987786                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987786                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          352                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          107                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         834158634                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        834158634                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  88442436500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  88442436500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  88442436500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685921                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475082                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024913                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278108                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278108                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278108                       # number of overall hits
system.cpu.icache.overall_hits::total        10278108                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          738                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            738                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          738                       # number of overall misses
system.cpu.icache.overall_misses::total           738                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53904000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53904000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53904000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53904000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278846                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278846                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278846                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278846                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000072                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000072                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73040.650407                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73040.650407                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73040.650407                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73040.650407                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          233                       # number of writebacks
system.cpu.icache.writebacks::total               233                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          738                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          738                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          738                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          738                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53166000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53166000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53166000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53166000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72040.650407                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72040.650407                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72040.650407                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72040.650407                       # average overall mshr miss latency
system.cpu.icache.replacements                    233                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278108                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278108                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          738                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           738                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53904000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53904000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278846                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278846                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73040.650407                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73040.650407                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          738                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          738                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53166000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53166000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72040.650407                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72040.650407                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  88442436500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           409.383704                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278846                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               738                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13927.975610                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   409.383704                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.399789                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.399789                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.493164                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10279584                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10279584                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  88442436500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  88442436500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  88442436500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  88442436500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   70                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               454573                       # number of demand (read+write) hits
system.l2.demand_hits::total                   454643                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  70                       # number of overall hits
system.l2.overall_hits::.cpu.data              454573                       # number of overall hits
system.l2.overall_hits::total                  454643                       # number of overall hits
system.l2.demand_misses::.cpu.inst                668                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             285997                       # number of demand (read+write) misses
system.l2.demand_misses::total                 286665                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               668                       # number of overall misses
system.l2.overall_misses::.cpu.data            285997                       # number of overall misses
system.l2.overall_misses::total                286665                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51302500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  25040197500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      25091500000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51302500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  25040197500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     25091500000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              738                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           740570                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               741308                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             738                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          740570                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              741308                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.905149                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.386185                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.386702                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.905149                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.386185                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.386702                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76800.149701                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87554.056511                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87528.997262                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76800.149701                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87554.056511                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87528.997262                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              199125                       # number of writebacks
system.l2.writebacks::total                    199125                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           668                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        285991                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            286659                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          668                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       285991                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           286659                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     44622500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  22179910000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  22224532500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     44622500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  22179910000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  22224532500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.905149                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.386177                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.386694                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.905149                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.386177                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.386694                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66800.149701                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77554.573396                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77529.512417                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66800.149701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77554.573396                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77529.512417                       # average overall mshr miss latency
system.l2.replacements                         282520                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       647248                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           647248                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       647248                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       647248                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          221                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              221                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          221                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          221                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          327                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           327                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            141648                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                141648                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          176425                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              176425                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  15870029000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15870029000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        318073                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            318073                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.554668                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.554668                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 89953.402296                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89953.402296                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       176425                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         176425                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  14105779000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14105779000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.554668                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.554668                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79953.402296                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79953.402296                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             70                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 70                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          668                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              668                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51302500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51302500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.905149                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.905149                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76800.149701                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76800.149701                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          668                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          668                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     44622500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44622500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.905149                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.905149                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66800.149701                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66800.149701                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        312925                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            312925                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109572                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109572                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   9170168500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9170168500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       422497                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        422497                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.259344                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.259344                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83690.801482                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83690.801482                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109566                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109566                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   8074131000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8074131000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.259330                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.259330                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73691.939105                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73691.939105                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  88442436500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8041.986947                       # Cycle average of tags in use
system.l2.tags.total_refs                     1481163                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    290712                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.094950                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      60.337675                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        18.172057                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7963.477215                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007365                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.972104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981688                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          318                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3510                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4249                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3253704                       # Number of tag accesses
system.l2.tags.data_accesses                  3253704                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  88442436500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    199123.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    285217.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002768424500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11806                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11806                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              778113                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             187610                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      286659                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199125                       # Number of write requests accepted
system.mem_ctrls.readBursts                    286659                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199125                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    774                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.67                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                286659                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199125                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  213414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   68996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11806                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.214552                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.797162                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     28.577033                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         11749     99.52%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           26      0.22%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           28      0.24%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11806                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11806                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.864476                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.830902                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.076693                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6994     59.24%     59.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              133      1.13%     60.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4000     33.88%     94.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              649      5.50%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               24      0.20%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11806                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   49536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                18346176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12744000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    207.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    144.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   88435160000                       # Total gap between requests
system.mem_ctrls.avgGap                     182046.26                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     18253888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12742528                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 483387.858723227284                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 206392866.618956178427                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 144077080.011245518923                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          668                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       285991                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       199125                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17250750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10392931000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2096484078000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25824.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36340.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  10528482.50                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     18303424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      18346176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12744000                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12744000                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          668                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       285991                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         286659                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       199125                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        199125                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       483388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    206952960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        207436348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       483388                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       483388                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    144093724                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       144093724                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    144093724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       483388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    206952960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       351530071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               285885                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              199102                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17399                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17608                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17298                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17151                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18326                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        17157                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        18132                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        18870                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        19069                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        17646                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        16476                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18772                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17435                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18331                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        18181                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        18034                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11790                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        12029                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        11813                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11686                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12765                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        11974                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12813                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        13547                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        13799                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12549                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        11160                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        13376                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11845                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12767                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12621                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12568                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              5049838000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1429425000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10410181750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17663.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36413.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              153832                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             102608                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            53.81                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.54                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       228547                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   135.810875                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    90.381852                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   195.493749                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       171636     75.10%     75.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        31832     13.93%     89.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4569      2.00%     91.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1858      0.81%     91.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9941      4.35%     96.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          640      0.28%     96.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          997      0.44%     96.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          439      0.19%     97.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6635      2.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       228547                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              18296640                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12742528                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              206.876254                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              144.077080                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.74                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               52.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  88442436500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       800993760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       425738280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1013458740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     513736740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6981081120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  26625557850                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  11540373600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   47900940090                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   541.605840                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  29725892750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2953080000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  55763463750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       830831820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       441597585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1027760160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     525575700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6981081120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  26087280060                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  11993660160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   47887786605                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   541.457116                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  30910291500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2953080000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  54579065000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  88442436500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             110234                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199125                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78822                       # Transaction distribution
system.membus.trans_dist::ReadExReq            176425                       # Transaction distribution
system.membus.trans_dist::ReadExResp           176425                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        110234                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       851265                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 851265                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     31090176                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                31090176                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            286659                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  286659    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              286659                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  88442436500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1416870000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1557450750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            423235                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       846373                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          233                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          176205                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           318073                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          318073                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           738                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       422497                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1709                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2221198                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2222907                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        62144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     88820352                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               88882496                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          282520                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12744000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1023828                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004896                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.069928                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1018824     99.51%     99.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4995      0.49%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      9      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1023828                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  88442436500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1388280500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1107000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1110857994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
