{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655576071341 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655576071346 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 18 14:14:31 2022 " "Processing started: Sat Jun 18 14:14:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655576071346 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655576071346 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off section_4_5 -c section_4_5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off section_4_5 -c section_4_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655576071346 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655576071683 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655576071683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "section_4_5.vhd 12 6 " "Found 12 design units, including 6 entities, in source file section_4_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Half_adder-RTL " "Found design unit 1: Half_adder-RTL" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655576079767 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Full_adder-RTL " "Found design unit 2: Full_adder-RTL" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655576079767 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 seven_segment-behavioral " "Found design unit 3: seven_segment-behavioral" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655576079767 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 Four_bits_adder-main " "Found design unit 4: Four_bits_adder-main" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655576079767 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 Four_bit_multiplier-main " "Found design unit 5: Four_bit_multiplier-main" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 116 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655576079767 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 section_4_5-main " "Found design unit 6: section_4_5-main" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 149 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655576079767 ""} { "Info" "ISGN_ENTITY_NAME" "1 Half_adder " "Found entity 1: Half_adder" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655576079767 ""} { "Info" "ISGN_ENTITY_NAME" "2 Full_adder " "Found entity 2: Full_adder" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655576079767 ""} { "Info" "ISGN_ENTITY_NAME" "3 seven_segment " "Found entity 3: seven_segment" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655576079767 ""} { "Info" "ISGN_ENTITY_NAME" "4 Four_bits_adder " "Found entity 4: Four_bits_adder" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655576079767 ""} { "Info" "ISGN_ENTITY_NAME" "5 Four_bit_multiplier " "Found entity 5: Four_bit_multiplier" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655576079767 ""} { "Info" "ISGN_ENTITY_NAME" "6 section_4_5 " "Found entity 6: section_4_5" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655576079767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655576079767 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "section_4_5 " "Elaborating entity \"section_4_5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655576079798 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR section_4_5.vhd(143) " "VHDL Signal Declaration warning at section_4_5.vhd(143): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 143 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1655576079814 "|section_4_5"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG section_4_5.vhd(144) " "VHDL Signal Declaration warning at section_4_5.vhd(144): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 144 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1655576079814 "|section_4_5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum4 section_4_5.vhd(195) " "VHDL Process Statement warning at section_4_5.vhd(195): signal \"sum4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655576079814 "|section_4_5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum3 section_4_5.vhd(196) " "VHDL Process Statement warning at section_4_5.vhd(196): signal \"sum3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655576079814 "|section_4_5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum2 section_4_5.vhd(197) " "VHDL Process Statement warning at section_4_5.vhd(197): signal \"sum2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655576079814 "|section_4_5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum1 section_4_5.vhd(198) " "VHDL Process Statement warning at section_4_5.vhd(198): signal \"sum1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655576079814 "|section_4_5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum0 section_4_5.vhd(199) " "VHDL Process Statement warning at section_4_5.vhd(199): signal \"sum0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655576079814 "|section_4_5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pro7 section_4_5.vhd(201) " "VHDL Process Statement warning at section_4_5.vhd(201): signal \"pro7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655576079814 "|section_4_5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pro6 section_4_5.vhd(202) " "VHDL Process Statement warning at section_4_5.vhd(202): signal \"pro6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655576079814 "|section_4_5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pro5 section_4_5.vhd(203) " "VHDL Process Statement warning at section_4_5.vhd(203): signal \"pro5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655576079814 "|section_4_5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pro4 section_4_5.vhd(204) " "VHDL Process Statement warning at section_4_5.vhd(204): signal \"pro4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655576079814 "|section_4_5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pro3 section_4_5.vhd(205) " "VHDL Process Statement warning at section_4_5.vhd(205): signal \"pro3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655576079814 "|section_4_5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pro2 section_4_5.vhd(206) " "VHDL Process Statement warning at section_4_5.vhd(206): signal \"pro2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655576079814 "|section_4_5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pro1 section_4_5.vhd(207) " "VHDL Process Statement warning at section_4_5.vhd(207): signal \"pro1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655576079814 "|section_4_5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pro0 section_4_5.vhd(208) " "VHDL Process Statement warning at section_4_5.vhd(208): signal \"pro0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655576079814 "|section_4_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Four_bits_adder Four_bits_adder:component_1 A:main " "Elaborating entity \"Four_bits_adder\" using architecture \"A:main\" for hierarchy \"Four_bits_adder:component_1\"" {  } { { "section_4_5.vhd" "component_1" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 186 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655576079843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Full_adder Four_bits_adder:component_1\|Full_adder:component_1 A:rtl " "Elaborating entity \"Full_adder\" using architecture \"A:rtl\" for hierarchy \"Four_bits_adder:component_1\|Full_adder:component_1\"" {  } { { "section_4_5.vhd" "component_1" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 99 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655576079848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Half_adder Four_bits_adder:component_1\|Full_adder:component_1\|Half_adder:component_1 A:rtl " "Elaborating entity \"Half_adder\" using architecture \"A:rtl\" for hierarchy \"Four_bits_adder:component_1\|Full_adder:component_1\|Half_adder:component_1\"" {  } { { "section_4_5.vhd" "component_1" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 37 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655576079852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Four_bit_multiplier Four_bit_multiplier:component_2 A:main " "Elaborating entity \"Four_bit_multiplier\" using architecture \"A:main\" for hierarchy \"Four_bit_multiplier:component_2\"" {  } { { "section_4_5.vhd" "component_2" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 187 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655576079855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "seven_segment seven_segment:hex0_inst A:behavioral " "Elaborating entity \"seven_segment\" using architecture \"A:behavioral\" for hierarchy \"seven_segment:hex0_inst\"" {  } { { "section_4_5.vhd" "hex0_inst" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 212 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655576079863 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655576080461 "|section_4_5|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655576080461 "|section_4_5|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655576080461 "|section_4_5|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655576080461 "|section_4_5|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655576080461 "|section_4_5|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655576080461 "|section_4_5|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655576080461 "|section_4_5|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655576080461 "|section_4_5|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655576080461 "|section_4_5|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655576080461 "|section_4_5|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655576080461 "|section_4_5|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655576080461 "|section_4_5|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655576080461 "|section_4_5|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655576080461 "|section_4_5|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655576080461 "|section_4_5|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655576080461 "|section_4_5|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655576080461 "|section_4_5|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655576080461 "|section_4_5|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1655576080461 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655576080510 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655576080855 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655576080855 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655576081009 "|section_4_5|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655576081009 "|section_4_5|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655576081009 "|section_4_5|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655576081009 "|section_4_5|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "section_4_5.vhd" "" { Text "C:/Users/mcart/Documents/syde_192L/LAB_3/section_4_5/section_4_5.vhd" 142 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655576081009 "|section_4_5|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1655576081009 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114 " "Implemented 114 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655576081010 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655576081010 ""} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Implemented 54 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655576081010 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655576081010 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655576081031 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 18 14:14:41 2022 " "Processing ended: Sat Jun 18 14:14:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655576081031 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655576081031 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655576081031 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655576081031 ""}
