Analysis & Synthesis report for FinalProject
Mon Aug 16 19:03:43 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |FinalProject|bakingState:bake|timerComplete
  9. State Machine - |FinalProject|temp_input:tmp_in|state
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for Inferred Entity Instance: bakingState:bake|lpm_divide:Mod2
 15. Parameter Settings for Inferred Entity Instance: bakingState:bake|lpm_divide:Mod3
 16. Parameter Settings for Inferred Entity Instance: bakingState:bake|lpm_divide:Mod4
 17. Parameter Settings for Inferred Entity Instance: bakingState:bake|lpm_divide:Div3
 18. Parameter Settings for Inferred Entity Instance: bakingState:bake|lpm_divide:Div4
 19. Parameter Settings for Inferred Entity Instance: bakingState:bake|lpm_divide:Mod5
 20. Parameter Settings for Inferred Entity Instance: bakingState:bake|lpm_divide:Div2
 21. Parameter Settings for Inferred Entity Instance: bakingState:bake|lpm_divide:Mod0
 22. Parameter Settings for Inferred Entity Instance: bakingState:bake|lpm_divide:Div5
 23. Parameter Settings for Inferred Entity Instance: bakingState:bake|lpm_divide:Mod6
 24. Parameter Settings for Inferred Entity Instance: bakingState:bake|lpm_divide:Div1
 25. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 26. lpm_mult Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "ovenClock:ovenClk"
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages
 31. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Aug 16 19:03:43 2021       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; FinalProject                                ;
; Top-level Entity Name              ; FinalProject                                ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 1,046                                       ;
;     Total combinational functions  ; 1,043                                       ;
;     Dedicated logic registers      ; 143                                         ;
; Total registers                    ; 143                                         ;
; Total pins                         ; 51                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; FinalProject       ; FinalProject       ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; secondsClock.v                   ; yes             ; User Verilog HDL File        ; E:/Advanced Digital Circuit Design/OvenSimulator/secondsClock.v             ;         ;
; FinalProject.v                   ; yes             ; User Verilog HDL File        ; E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v             ;         ;
; sevenSeg.v                       ; yes             ; User Verilog HDL File        ; E:/Advanced Digital Circuit Design/OvenSimulator/sevenSeg.v                 ;         ;
; ovenClock.v                      ; yes             ; User Verilog HDL File        ; E:/Advanced Digital Circuit Design/OvenSimulator/ovenClock.v                ;         ;
; temp_input.v                     ; yes             ; User Verilog HDL File        ; E:/Advanced Digital Circuit Design/OvenSimulator/temp_input.v               ;         ;
; bakingState.v                    ; yes             ; User Verilog HDL File        ; E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v              ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf       ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc      ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc  ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc       ;         ;
; db/lpm_divide_rll.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/Advanced Digital Circuit Design/OvenSimulator/db/lpm_divide_rll.tdf      ;         ;
; db/sign_div_unsign_qlh.tdf       ; yes             ; Auto-Generated Megafunction  ; E:/Advanced Digital Circuit Design/OvenSimulator/db/sign_div_unsign_qlh.tdf ;         ;
; db/alt_u_div_uhe.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/Advanced Digital Circuit Design/OvenSimulator/db/alt_u_div_uhe.tdf       ;         ;
; db/add_sub_t3c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Advanced Digital Circuit Design/OvenSimulator/db/add_sub_t3c.tdf         ;         ;
; db/add_sub_u3c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Advanced Digital Circuit Design/OvenSimulator/db/add_sub_u3c.tdf         ;         ;
; db/lpm_divide_akl.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/Advanced Digital Circuit Design/OvenSimulator/db/lpm_divide_akl.tdf      ;         ;
; db/sign_div_unsign_9kh.tdf       ; yes             ; Auto-Generated Megafunction  ; E:/Advanced Digital Circuit Design/OvenSimulator/db/sign_div_unsign_9kh.tdf ;         ;
; db/alt_u_div_see.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/Advanced Digital Circuit Design/OvenSimulator/db/alt_u_div_see.tdf       ;         ;
; db/lpm_divide_lll.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/Advanced Digital Circuit Design/OvenSimulator/db/lpm_divide_lll.tdf      ;         ;
; db/sign_div_unsign_klh.tdf       ; yes             ; Auto-Generated Megafunction  ; E:/Advanced Digital Circuit Design/OvenSimulator/db/sign_div_unsign_klh.tdf ;         ;
; db/alt_u_div_ihe.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/Advanced Digital Circuit Design/OvenSimulator/db/alt_u_div_ihe.tdf       ;         ;
; db/lpm_divide_7sl.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/Advanced Digital Circuit Design/OvenSimulator/db/lpm_divide_7sl.tdf      ;         ;
; db/lpm_divide_itl.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/Advanced Digital Circuit Design/OvenSimulator/db/lpm_divide_itl.tdf      ;         ;
; db/lpm_divide_otl.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/Advanced Digital Circuit Design/OvenSimulator/db/lpm_divide_otl.tdf      ;         ;
; db/lpm_divide_pll.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/Advanced Digital Circuit Design/OvenSimulator/db/lpm_divide_pll.tdf      ;         ;
; db/sign_div_unsign_olh.tdf       ; yes             ; Auto-Generated Megafunction  ; E:/Advanced Digital Circuit Design/OvenSimulator/db/sign_div_unsign_olh.tdf ;         ;
; db/alt_u_div_qhe.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/Advanced Digital Circuit Design/OvenSimulator/db/alt_u_div_qhe.tdf       ;         ;
; db/lpm_divide_ltl.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/Advanced Digital Circuit Design/OvenSimulator/db/lpm_divide_ltl.tdf      ;         ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction  ; E:/Advanced Digital Circuit Design/OvenSimulator/db/sign_div_unsign_nlh.tdf ;         ;
; db/alt_u_div_ohe.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/Advanced Digital Circuit Design/OvenSimulator/db/alt_u_div_ohe.tdf       ;         ;
; db/lpm_divide_mtl.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/Advanced Digital Circuit Design/OvenSimulator/db/lpm_divide_mtl.tdf      ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf         ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc      ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc         ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc         ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc         ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf         ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/csa_add.inc          ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.inc         ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muleabz.inc          ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mul_lfrg.inc         ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mul_boothc.inc       ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult.inc     ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc   ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffpipe.inc          ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf         ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.tdf         ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 1,046       ;
;                                             ;             ;
; Total combinational functions               ; 1043        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 239         ;
;     -- 3 input functions                    ; 317         ;
;     -- <=2 input functions                  ; 487         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 697         ;
;     -- arithmetic mode                      ; 346         ;
;                                             ;             ;
; Total registers                             ; 143         ;
;     -- Dedicated logic registers            ; 143         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 51          ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; onOff~input ;
; Maximum fan-out                             ; 42          ;
; Total fan-out                               ; 3288        ;
; Average fan-out                             ; 2.55        ;
+---------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                            ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |FinalProject                             ; 1043 (77)           ; 143 (38)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 51   ; 0            ; 0          ; |FinalProject                                                                                                                  ; FinalProject        ; work         ;
;    |bakingState:bake|                     ; 856 (150)           ; 64 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake                                                                                                 ; bakingState         ; work         ;
;       |lpm_divide:Div1|                   ; 47 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_mtl:auto_generated|  ; 47 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|lpm_divide:Div1|lpm_divide_mtl:auto_generated                                                   ; lpm_divide_mtl      ; work         ;
;             |sign_div_unsign_olh:divider| ; 47 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|lpm_divide:Div1|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh ; work         ;
;                |alt_u_div_qhe:divider|    ; 47 (47)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|lpm_divide:Div1|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider ; alt_u_div_qhe       ; work         ;
;       |lpm_divide:Div2|                   ; 116 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|lpm_divide:Div2                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_otl:auto_generated|  ; 116 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|lpm_divide:Div2|lpm_divide_otl:auto_generated                                                   ; lpm_divide_otl      ; work         ;
;             |sign_div_unsign_qlh:divider| ; 116 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|lpm_divide:Div2|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_uhe:divider|    ; 116 (116)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|lpm_divide:Div2|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider ; alt_u_div_uhe       ; work         ;
;       |lpm_divide:Div3|                   ; 32 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|lpm_divide:Div3                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_7sl:auto_generated|  ; 32 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|lpm_divide:Div3|lpm_divide_7sl:auto_generated                                                   ; lpm_divide_7sl      ; work         ;
;             |sign_div_unsign_9kh:divider| ; 32 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|lpm_divide:Div3|lpm_divide_7sl:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;                |alt_u_div_see:divider|    ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|lpm_divide:Div3|lpm_divide_7sl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_see:divider ; alt_u_div_see       ; work         ;
;       |lpm_divide:Div4|                   ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|lpm_divide:Div4                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_itl:auto_generated|  ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|lpm_divide:Div4|lpm_divide_itl:auto_generated                                                   ; lpm_divide_itl      ; work         ;
;             |sign_div_unsign_klh:divider| ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|lpm_divide:Div4|lpm_divide_itl:auto_generated|sign_div_unsign_klh:divider                       ; sign_div_unsign_klh ; work         ;
;                |alt_u_div_ihe:divider|    ; 82 (82)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|lpm_divide:Div4|lpm_divide_itl:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider ; alt_u_div_ihe       ; work         ;
;       |lpm_divide:Div5|                   ; 69 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|lpm_divide:Div5                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_ltl:auto_generated|  ; 69 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|lpm_divide:Div5|lpm_divide_ltl:auto_generated                                                   ; lpm_divide_ltl      ; work         ;
;             |sign_div_unsign_nlh:divider| ; 69 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|lpm_divide:Div5|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider                       ; sign_div_unsign_nlh ; work         ;
;                |alt_u_div_ohe:divider|    ; 69 (69)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|lpm_divide:Div5|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider ; alt_u_div_ohe       ; work         ;
;       |lpm_divide:Mod0|                   ; 48 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_pll:auto_generated|  ; 48 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|lpm_divide:Mod0|lpm_divide_pll:auto_generated                                                   ; lpm_divide_pll      ; work         ;
;             |sign_div_unsign_olh:divider| ; 48 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|lpm_divide:Mod0|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh ; work         ;
;                |alt_u_div_qhe:divider|    ; 48 (48)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|lpm_divide:Mod0|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider ; alt_u_div_qhe       ; work         ;
;       |lpm_divide:Mod2|                   ; 114 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|lpm_divide:Mod2                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_rll:auto_generated|  ; 114 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|lpm_divide:Mod2|lpm_divide_rll:auto_generated                                                   ; lpm_divide_rll      ; work         ;
;             |sign_div_unsign_qlh:divider| ; 114 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|lpm_divide:Mod2|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_uhe:divider|    ; 114 (114)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|lpm_divide:Mod2|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider ; alt_u_div_uhe       ; work         ;
;       |lpm_divide:Mod3|                   ; 31 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|lpm_divide:Mod3                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_akl:auto_generated|  ; 31 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|lpm_divide:Mod3|lpm_divide_akl:auto_generated                                                   ; lpm_divide_akl      ; work         ;
;             |sign_div_unsign_9kh:divider| ; 31 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|lpm_divide:Mod3|lpm_divide_akl:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;                |alt_u_div_see:divider|    ; 31 (31)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|lpm_divide:Mod3|lpm_divide_akl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_see:divider ; alt_u_div_see       ; work         ;
;       |lpm_divide:Mod4|                   ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|lpm_divide:Mod4                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_lll:auto_generated|  ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|lpm_divide:Mod4|lpm_divide_lll:auto_generated                                                   ; lpm_divide_lll      ; work         ;
;             |sign_div_unsign_klh:divider| ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|lpm_divide:Mod4|lpm_divide_lll:auto_generated|sign_div_unsign_klh:divider                       ; sign_div_unsign_klh ; work         ;
;                |alt_u_div_ihe:divider|    ; 82 (82)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|lpm_divide:Mod4|lpm_divide_lll:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider ; alt_u_div_ihe       ; work         ;
;       |lpm_divide:Mod5|                   ; 47 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|lpm_divide:Mod5                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_lll:auto_generated|  ; 47 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|lpm_divide:Mod5|lpm_divide_lll:auto_generated                                                   ; lpm_divide_lll      ; work         ;
;             |sign_div_unsign_klh:divider| ; 47 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|lpm_divide:Mod5|lpm_divide_lll:auto_generated|sign_div_unsign_klh:divider                       ; sign_div_unsign_klh ; work         ;
;                |alt_u_div_ihe:divider|    ; 47 (47)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|lpm_divide:Mod5|lpm_divide_lll:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider ; alt_u_div_ihe       ; work         ;
;       |lpm_divide:Mod6|                   ; 6 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|lpm_divide:Mod6                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_lll:auto_generated|  ; 6 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|lpm_divide:Mod6|lpm_divide_lll:auto_generated                                                   ; lpm_divide_lll      ; work         ;
;             |sign_div_unsign_klh:divider| ; 6 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|lpm_divide:Mod6|lpm_divide_lll:auto_generated|sign_div_unsign_klh:divider                       ; sign_div_unsign_klh ; work         ;
;                |alt_u_div_ihe:divider|    ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|lpm_divide:Mod6|lpm_divide_lll:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider ; alt_u_div_ihe       ; work         ;
;       |secondsClock:clock4|               ; 32 (32)             ; 26 (26)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|bakingState:bake|secondsClock:clock4                                                                             ; secondsClock        ; work         ;
;    |lpm_mult:Mult0|                       ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|lpm_mult:Mult0                                                                                                   ; lpm_mult            ; work         ;
;       |multcore:mult_core|                ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|lpm_mult:Mult0|multcore:mult_core                                                                                ; multcore            ; work         ;
;    |ovenClock:ovenClk|                    ; 23 (22)             ; 17 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|ovenClock:ovenClk                                                                                                ; ovenClock           ; work         ;
;       |secondsClock:clock1|               ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|ovenClock:ovenClk|secondsClock:clock1                                                                            ; secondsClock        ; work         ;
;    |secondsClock:clock1|                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|secondsClock:clock1                                                                                              ; secondsClock        ; work         ;
;    |sevenSeg:Seg0|                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|sevenSeg:Seg0                                                                                                    ; sevenSeg            ; work         ;
;    |sevenSeg:Seg1|                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|sevenSeg:Seg1                                                                                                    ; sevenSeg            ; work         ;
;    |sevenSeg:Seg2|                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|sevenSeg:Seg2                                                                                                    ; sevenSeg            ; work         ;
;    |sevenSeg:Seg3|                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|sevenSeg:Seg3                                                                                                    ; sevenSeg            ; work         ;
;    |temp_input:tmp_in|                    ; 53 (52)             ; 23 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|temp_input:tmp_in                                                                                                ; temp_input          ; work         ;
;       |secondsClock:clock2|               ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject|temp_input:tmp_in|secondsClock:clock2                                                                            ; secondsClock        ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------+
; State Machine - |FinalProject|bakingState:bake|timerComplete ;
+------------------+-------------------------------------------+
; Name             ; timerComplete.01                          ;
+------------------+-------------------------------------------+
; timerComplete.00 ; 0                                         ;
; timerComplete.01 ; 1                                         ;
+------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |FinalProject|temp_input:tmp_in|state                                         ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; state.110 ; state.101 ; state.100 ; state.011 ; state.010 ; state.001 ; state.000 ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; state.000 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ;
; state.001 ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ;
; state.010 ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1         ;
; state.011 ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1         ;
; state.100 ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1         ;
; state.101 ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; state.110 ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+


+--------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                           ;
+-------------------------------------------------+------------------------------------------------------------+
; Register name                                   ; Reason for Removal                                         ;
+-------------------------------------------------+------------------------------------------------------------+
; hexVal4[1,3]                                    ; Merged with hexVal4[0]                                     ;
; hexVal5[0,1,3]                                  ; Merged with hexVal4[0]                                     ;
; hexVal5[2]                                      ; Merged with hexVal4[2]                                     ;
; ovenClock:ovenClk|secondsClock:clock1|count[24] ; Merged with bakingState:bake|secondsClock:clock4|count[24] ;
; secondsClock:clock1|count[24]                   ; Merged with bakingState:bake|secondsClock:clock4|count[24] ;
; temp_input:tmp_in|secondsClock:clock2|count[24] ; Merged with bakingState:bake|secondsClock:clock4|count[24] ;
; ovenClock:ovenClk|secondsClock:clock1|count[23] ; Merged with bakingState:bake|secondsClock:clock4|count[23] ;
; secondsClock:clock1|count[23]                   ; Merged with bakingState:bake|secondsClock:clock4|count[23] ;
; temp_input:tmp_in|secondsClock:clock2|count[23] ; Merged with bakingState:bake|secondsClock:clock4|count[23] ;
; ovenClock:ovenClk|secondsClock:clock1|count[22] ; Merged with bakingState:bake|secondsClock:clock4|count[22] ;
; secondsClock:clock1|count[22]                   ; Merged with bakingState:bake|secondsClock:clock4|count[22] ;
; temp_input:tmp_in|secondsClock:clock2|count[22] ; Merged with bakingState:bake|secondsClock:clock4|count[22] ;
; ovenClock:ovenClk|secondsClock:clock1|count[21] ; Merged with bakingState:bake|secondsClock:clock4|count[21] ;
; secondsClock:clock1|count[21]                   ; Merged with bakingState:bake|secondsClock:clock4|count[21] ;
; temp_input:tmp_in|secondsClock:clock2|count[21] ; Merged with bakingState:bake|secondsClock:clock4|count[21] ;
; ovenClock:ovenClk|secondsClock:clock1|count[20] ; Merged with bakingState:bake|secondsClock:clock4|count[20] ;
; secondsClock:clock1|count[20]                   ; Merged with bakingState:bake|secondsClock:clock4|count[20] ;
; temp_input:tmp_in|secondsClock:clock2|count[20] ; Merged with bakingState:bake|secondsClock:clock4|count[20] ;
; ovenClock:ovenClk|secondsClock:clock1|count[19] ; Merged with bakingState:bake|secondsClock:clock4|count[19] ;
; secondsClock:clock1|count[19]                   ; Merged with bakingState:bake|secondsClock:clock4|count[19] ;
; temp_input:tmp_in|secondsClock:clock2|count[19] ; Merged with bakingState:bake|secondsClock:clock4|count[19] ;
; ovenClock:ovenClk|secondsClock:clock1|count[18] ; Merged with bakingState:bake|secondsClock:clock4|count[18] ;
; secondsClock:clock1|count[18]                   ; Merged with bakingState:bake|secondsClock:clock4|count[18] ;
; temp_input:tmp_in|secondsClock:clock2|count[18] ; Merged with bakingState:bake|secondsClock:clock4|count[18] ;
; ovenClock:ovenClk|secondsClock:clock1|count[17] ; Merged with bakingState:bake|secondsClock:clock4|count[17] ;
; secondsClock:clock1|count[17]                   ; Merged with bakingState:bake|secondsClock:clock4|count[17] ;
; temp_input:tmp_in|secondsClock:clock2|count[17] ; Merged with bakingState:bake|secondsClock:clock4|count[17] ;
; ovenClock:ovenClk|secondsClock:clock1|count[16] ; Merged with bakingState:bake|secondsClock:clock4|count[16] ;
; secondsClock:clock1|count[16]                   ; Merged with bakingState:bake|secondsClock:clock4|count[16] ;
; temp_input:tmp_in|secondsClock:clock2|count[16] ; Merged with bakingState:bake|secondsClock:clock4|count[16] ;
; ovenClock:ovenClk|secondsClock:clock1|count[15] ; Merged with bakingState:bake|secondsClock:clock4|count[15] ;
; secondsClock:clock1|count[15]                   ; Merged with bakingState:bake|secondsClock:clock4|count[15] ;
; temp_input:tmp_in|secondsClock:clock2|count[15] ; Merged with bakingState:bake|secondsClock:clock4|count[15] ;
; ovenClock:ovenClk|secondsClock:clock1|count[14] ; Merged with bakingState:bake|secondsClock:clock4|count[14] ;
; secondsClock:clock1|count[14]                   ; Merged with bakingState:bake|secondsClock:clock4|count[14] ;
; temp_input:tmp_in|secondsClock:clock2|count[14] ; Merged with bakingState:bake|secondsClock:clock4|count[14] ;
; ovenClock:ovenClk|secondsClock:clock1|count[13] ; Merged with bakingState:bake|secondsClock:clock4|count[13] ;
; secondsClock:clock1|count[13]                   ; Merged with bakingState:bake|secondsClock:clock4|count[13] ;
; temp_input:tmp_in|secondsClock:clock2|count[13] ; Merged with bakingState:bake|secondsClock:clock4|count[13] ;
; ovenClock:ovenClk|secondsClock:clock1|count[12] ; Merged with bakingState:bake|secondsClock:clock4|count[12] ;
; secondsClock:clock1|count[12]                   ; Merged with bakingState:bake|secondsClock:clock4|count[12] ;
; temp_input:tmp_in|secondsClock:clock2|count[12] ; Merged with bakingState:bake|secondsClock:clock4|count[12] ;
; ovenClock:ovenClk|secondsClock:clock1|count[11] ; Merged with bakingState:bake|secondsClock:clock4|count[11] ;
; secondsClock:clock1|count[11]                   ; Merged with bakingState:bake|secondsClock:clock4|count[11] ;
; temp_input:tmp_in|secondsClock:clock2|count[11] ; Merged with bakingState:bake|secondsClock:clock4|count[11] ;
; ovenClock:ovenClk|secondsClock:clock1|count[10] ; Merged with bakingState:bake|secondsClock:clock4|count[10] ;
; secondsClock:clock1|count[10]                   ; Merged with bakingState:bake|secondsClock:clock4|count[10] ;
; temp_input:tmp_in|secondsClock:clock2|count[10] ; Merged with bakingState:bake|secondsClock:clock4|count[10] ;
; ovenClock:ovenClk|secondsClock:clock1|count[9]  ; Merged with bakingState:bake|secondsClock:clock4|count[9]  ;
; secondsClock:clock1|count[9]                    ; Merged with bakingState:bake|secondsClock:clock4|count[9]  ;
; temp_input:tmp_in|secondsClock:clock2|count[9]  ; Merged with bakingState:bake|secondsClock:clock4|count[9]  ;
; ovenClock:ovenClk|secondsClock:clock1|count[8]  ; Merged with bakingState:bake|secondsClock:clock4|count[8]  ;
; secondsClock:clock1|count[8]                    ; Merged with bakingState:bake|secondsClock:clock4|count[8]  ;
; temp_input:tmp_in|secondsClock:clock2|count[8]  ; Merged with bakingState:bake|secondsClock:clock4|count[8]  ;
; ovenClock:ovenClk|secondsClock:clock1|count[7]  ; Merged with bakingState:bake|secondsClock:clock4|count[7]  ;
; secondsClock:clock1|count[7]                    ; Merged with bakingState:bake|secondsClock:clock4|count[7]  ;
; temp_input:tmp_in|secondsClock:clock2|count[7]  ; Merged with bakingState:bake|secondsClock:clock4|count[7]  ;
; ovenClock:ovenClk|secondsClock:clock1|count[6]  ; Merged with bakingState:bake|secondsClock:clock4|count[6]  ;
; secondsClock:clock1|count[6]                    ; Merged with bakingState:bake|secondsClock:clock4|count[6]  ;
; temp_input:tmp_in|secondsClock:clock2|count[6]  ; Merged with bakingState:bake|secondsClock:clock4|count[6]  ;
; ovenClock:ovenClk|secondsClock:clock1|count[5]  ; Merged with bakingState:bake|secondsClock:clock4|count[5]  ;
; secondsClock:clock1|count[5]                    ; Merged with bakingState:bake|secondsClock:clock4|count[5]  ;
; temp_input:tmp_in|secondsClock:clock2|count[5]  ; Merged with bakingState:bake|secondsClock:clock4|count[5]  ;
; ovenClock:ovenClk|secondsClock:clock1|count[4]  ; Merged with bakingState:bake|secondsClock:clock4|count[4]  ;
; secondsClock:clock1|count[4]                    ; Merged with bakingState:bake|secondsClock:clock4|count[4]  ;
; temp_input:tmp_in|secondsClock:clock2|count[4]  ; Merged with bakingState:bake|secondsClock:clock4|count[4]  ;
; ovenClock:ovenClk|secondsClock:clock1|count[3]  ; Merged with bakingState:bake|secondsClock:clock4|count[3]  ;
; secondsClock:clock1|count[3]                    ; Merged with bakingState:bake|secondsClock:clock4|count[3]  ;
; temp_input:tmp_in|secondsClock:clock2|count[3]  ; Merged with bakingState:bake|secondsClock:clock4|count[3]  ;
; ovenClock:ovenClk|secondsClock:clock1|count[2]  ; Merged with bakingState:bake|secondsClock:clock4|count[2]  ;
; secondsClock:clock1|count[2]                    ; Merged with bakingState:bake|secondsClock:clock4|count[2]  ;
; temp_input:tmp_in|secondsClock:clock2|count[2]  ; Merged with bakingState:bake|secondsClock:clock4|count[2]  ;
; ovenClock:ovenClk|secondsClock:clock1|count[1]  ; Merged with bakingState:bake|secondsClock:clock4|count[1]  ;
; secondsClock:clock1|count[1]                    ; Merged with bakingState:bake|secondsClock:clock4|count[1]  ;
; temp_input:tmp_in|secondsClock:clock2|count[1]  ; Merged with bakingState:bake|secondsClock:clock4|count[1]  ;
; ovenClock:ovenClk|secondsClock:clock1|count[0]  ; Merged with bakingState:bake|secondsClock:clock4|count[0]  ;
; secondsClock:clock1|count[0]                    ; Merged with bakingState:bake|secondsClock:clock4|count[0]  ;
; temp_input:tmp_in|secondsClock:clock2|count[0]  ; Merged with bakingState:bake|secondsClock:clock4|count[0]  ;
; hexVal4[2]                                      ; Stuck at GND due to stuck port data_in                     ;
; hexVal4[0]                                      ; Stuck at VCC due to stuck port data_in                     ;
; bakingState:bake|timerComplete~5                ; Lost fanout                                                ;
; temp_input:tmp_in|state~9                       ; Lost fanout                                                ;
; temp_input:tmp_in|state~10                      ; Lost fanout                                                ;
; temp_input:tmp_in|state~11                      ; Lost fanout                                                ;
; temp_input:tmp_in|hex3[3]                       ; Stuck at GND due to stuck port data_in                     ;
; Total Number of Removed Registers = 88          ;                                                            ;
+-------------------------------------------------+------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 143   ;
; Number of registers using Synchronous Clear  ; 34    ;
; Number of registers using Synchronous Load   ; 24    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 97    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; bakingState:bake|currentTemp[0]        ; 5       ;
; bakingState:bake|currentTemp[6]        ; 18      ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |FinalProject|bakingState:bake|tempVal1[1]    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FinalProject|bakingState:bake|tempVal3[3]    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |FinalProject|hexVal3[2]                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FinalProject|temp_input:tmp_in|hex3[2]       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |FinalProject|temp_input:tmp_in|hex0[3]       ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |FinalProject|hexVal1[3]                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |FinalProject|temp_input:tmp_in|hex1[2]       ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FinalProject|bakingState:bake|currentTemp[8] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |FinalProject|temp_input:tmp_in|hex2[1]       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |FinalProject|temp_input:tmp_in|state         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bakingState:bake|lpm_divide:Mod2 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                 ;
; LPM_WIDTHD             ; 6              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_rll ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bakingState:bake|lpm_divide:Mod3 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_akl ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bakingState:bake|lpm_divide:Mod4 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_lll ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bakingState:bake|lpm_divide:Div3 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_7sl ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bakingState:bake|lpm_divide:Div4 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_itl ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bakingState:bake|lpm_divide:Mod5 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_lll ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bakingState:bake|lpm_divide:Div2 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                 ;
; LPM_WIDTHD             ; 6              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_otl ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bakingState:bake|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_pll ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bakingState:bake|lpm_divide:Div5 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                 ;
; LPM_WIDTHD             ; 7              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_ltl ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bakingState:bake|lpm_divide:Mod6 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_lll ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bakingState:bake|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_mtl ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                 ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4        ; Untyped             ;
; LPM_WIDTHB                                     ; 7        ; Untyped             ;
; LPM_WIDTHP                                     ; 11       ; Untyped             ;
; LPM_WIDTHR                                     ; 11       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 1              ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 4              ;
;     -- LPM_WIDTHB                     ; 7              ;
;     -- LPM_WIDTHP                     ; 11             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; YES            ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ovenClock:ovenClk"                                                                                       ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Hex0 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; Hex1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; Hex2 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; Hex3 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 51                          ;
; cycloneiii_ff         ; 143                         ;
;     ENA               ; 74                          ;
;     ENA SCLR SLD      ; 6                           ;
;     ENA SLD           ; 17                          ;
;     SCLR              ; 28                          ;
;     SLD               ; 1                           ;
;     plain             ; 17                          ;
; cycloneiii_lcell_comb ; 1049                        ;
;     arith             ; 346                         ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 88                          ;
;         3 data inputs ; 252                         ;
;     normal            ; 703                         ;
;         0 data inputs ; 56                          ;
;         1 data inputs ; 28                          ;
;         2 data inputs ; 315                         ;
;         3 data inputs ; 65                          ;
;         4 data inputs ; 239                         ;
;                       ;                             ;
; Max LUT depth         ; 30.10                       ;
; Average LUT depth     ; 15.84                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Aug 16 19:03:36 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file secondsclock.v
    Info (12023): Found entity 1: secondsClock File: E:/Advanced Digital Circuit Design/OvenSimulator/secondsClock.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file finalproject.v
    Info (12023): Found entity 1: FinalProject File: E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sevenseg.v
    Info (12023): Found entity 1: sevenSeg File: E:/Advanced Digital Circuit Design/OvenSimulator/sevenSeg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ovenclock.v
    Info (12023): Found entity 1: ovenClock File: E:/Advanced Digital Circuit Design/OvenSimulator/ovenClock.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file temp_input.v
    Info (12023): Found entity 1: temp_input File: E:/Advanced Digital Circuit Design/OvenSimulator/temp_input.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bakingstate.v
    Info (12023): Found entity 1: bakingState File: E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fastclock.v
    Info (12023): Found entity 1: fastClock File: E:/Advanced Digital Circuit Design/OvenSimulator/fastClock.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at FinalProject.v(8): created implicit net for "clock" File: E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v Line: 8
Warning (10236): Verilog HDL Implicit Net warning at temp_input.v(5): created implicit net for "clock" File: E:/Advanced Digital Circuit Design/OvenSimulator/temp_input.v Line: 5
Warning (10236): Verilog HDL Implicit Net warning at bakingState.v(7): created implicit net for "clock" File: E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v Line: 7
Info (12127): Elaborating entity "FinalProject" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at FinalProject.v(57): truncated value with size 32 to match size of target (10) File: E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v Line: 57
Warning (10230): Verilog HDL assignment warning at FinalProject.v(71): truncated value with size 32 to match size of target (10) File: E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v Line: 71
Info (12128): Elaborating entity "secondsClock" for hierarchy "secondsClock:clock1" File: E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v Line: 8
Warning (10230): Verilog HDL assignment warning at secondsClock.v(6): truncated value with size 32 to match size of target (25) File: E:/Advanced Digital Circuit Design/OvenSimulator/secondsClock.v Line: 6
Info (12128): Elaborating entity "ovenClock" for hierarchy "ovenClock:ovenClk" File: E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v Line: 16
Warning (10036): Verilog HDL or VHDL warning at ovenClock.v(3): object "secondCount" assigned a value but never read File: E:/Advanced Digital Circuit Design/OvenSimulator/ovenClock.v Line: 3
Warning (10230): Verilog HDL assignment warning at ovenClock.v(23): truncated value with size 32 to match size of target (4) File: E:/Advanced Digital Circuit Design/OvenSimulator/ovenClock.v Line: 23
Warning (10230): Verilog HDL assignment warning at ovenClock.v(26): truncated value with size 32 to match size of target (4) File: E:/Advanced Digital Circuit Design/OvenSimulator/ovenClock.v Line: 26
Warning (10230): Verilog HDL assignment warning at ovenClock.v(29): truncated value with size 32 to match size of target (4) File: E:/Advanced Digital Circuit Design/OvenSimulator/ovenClock.v Line: 29
Warning (10230): Verilog HDL assignment warning at ovenClock.v(32): truncated value with size 32 to match size of target (4) File: E:/Advanced Digital Circuit Design/OvenSimulator/ovenClock.v Line: 32
Warning (10034): Output port "Hex0" at ovenClock.v(1) has no driver File: E:/Advanced Digital Circuit Design/OvenSimulator/ovenClock.v Line: 1
Warning (10034): Output port "Hex1" at ovenClock.v(1) has no driver File: E:/Advanced Digital Circuit Design/OvenSimulator/ovenClock.v Line: 1
Warning (10034): Output port "Hex2" at ovenClock.v(1) has no driver File: E:/Advanced Digital Circuit Design/OvenSimulator/ovenClock.v Line: 1
Warning (10034): Output port "Hex3" at ovenClock.v(1) has no driver File: E:/Advanced Digital Circuit Design/OvenSimulator/ovenClock.v Line: 1
Info (12128): Elaborating entity "temp_input" for hierarchy "temp_input:tmp_in" File: E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v Line: 26
Warning (10230): Verilog HDL assignment warning at temp_input.v(17): truncated value with size 32 to match size of target (4) File: E:/Advanced Digital Circuit Design/OvenSimulator/temp_input.v Line: 17
Warning (10230): Verilog HDL assignment warning at temp_input.v(23): truncated value with size 32 to match size of target (4) File: E:/Advanced Digital Circuit Design/OvenSimulator/temp_input.v Line: 23
Warning (10230): Verilog HDL assignment warning at temp_input.v(29): truncated value with size 32 to match size of target (4) File: E:/Advanced Digital Circuit Design/OvenSimulator/temp_input.v Line: 29
Warning (10230): Verilog HDL assignment warning at temp_input.v(41): truncated value with size 32 to match size of target (4) File: E:/Advanced Digital Circuit Design/OvenSimulator/temp_input.v Line: 41
Warning (10230): Verilog HDL assignment warning at temp_input.v(47): truncated value with size 32 to match size of target (4) File: E:/Advanced Digital Circuit Design/OvenSimulator/temp_input.v Line: 47
Warning (10230): Verilog HDL assignment warning at temp_input.v(53): truncated value with size 32 to match size of target (4) File: E:/Advanced Digital Circuit Design/OvenSimulator/temp_input.v Line: 53
Warning (10230): Verilog HDL assignment warning at temp_input.v(59): truncated value with size 32 to match size of target (4) File: E:/Advanced Digital Circuit Design/OvenSimulator/temp_input.v Line: 59
Info (12128): Elaborating entity "bakingState" for hierarchy "bakingState:bake" File: E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v Line: 35
Warning (10230): Verilog HDL assignment warning at bakingState.v(15): truncated value with size 32 to match size of target (10) File: E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v Line: 15
Warning (10230): Verilog HDL assignment warning at bakingState.v(20): truncated value with size 32 to match size of target (4) File: E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v Line: 20
Warning (10230): Verilog HDL assignment warning at bakingState.v(21): truncated value with size 32 to match size of target (4) File: E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v Line: 21
Warning (10230): Verilog HDL assignment warning at bakingState.v(22): truncated value with size 32 to match size of target (4) File: E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v Line: 22
Warning (10230): Verilog HDL assignment warning at bakingState.v(23): truncated value with size 32 to match size of target (4) File: E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v Line: 23
Warning (10230): Verilog HDL assignment warning at bakingState.v(35): truncated value with size 32 to match size of target (10) File: E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v Line: 35
Warning (10230): Verilog HDL assignment warning at bakingState.v(37): truncated value with size 32 to match size of target (4) File: E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v Line: 37
Warning (10230): Verilog HDL assignment warning at bakingState.v(38): truncated value with size 32 to match size of target (4) File: E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v Line: 38
Warning (10230): Verilog HDL assignment warning at bakingState.v(39): truncated value with size 32 to match size of target (4) File: E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v Line: 39
Warning (10230): Verilog HDL assignment warning at bakingState.v(46): truncated value with size 32 to match size of target (10) File: E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v Line: 46
Warning (10230): Verilog HDL assignment warning at bakingState.v(49): truncated value with size 32 to match size of target (4) File: E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v Line: 49
Warning (10230): Verilog HDL assignment warning at bakingState.v(50): truncated value with size 32 to match size of target (4) File: E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v Line: 50
Warning (10230): Verilog HDL assignment warning at bakingState.v(51): truncated value with size 32 to match size of target (4) File: E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v Line: 51
Info (12128): Elaborating entity "sevenSeg" for hierarchy "sevenSeg:Seg0" File: E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v Line: 87
Info (278001): Inferred 12 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bakingState:bake|Mod2" File: E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v Line: 23
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bakingState:bake|Mod3" File: E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v Line: 23
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bakingState:bake|Mod4" File: E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v Line: 49
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bakingState:bake|Div3" File: E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v Line: 22
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bakingState:bake|Div4" File: E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v Line: 50
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bakingState:bake|Mod5" File: E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v Line: 50
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bakingState:bake|Div2" File: E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v Line: 21
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bakingState:bake|Mod0" File: E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v Line: 21
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bakingState:bake|Div5" File: E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v Line: 51
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bakingState:bake|Mod6" File: E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v Line: 51
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bakingState:bake|Div1" File: E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v Line: 20
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0" File: E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v Line: 57
Info (12130): Elaborated megafunction instantiation "bakingState:bake|lpm_divide:Mod2" File: E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v Line: 23
Info (12133): Instantiated megafunction "bakingState:bake|lpm_divide:Mod2" with the following parameter: File: E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v Line: 23
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rll.tdf
    Info (12023): Found entity 1: lpm_divide_rll File: E:/Advanced Digital Circuit Design/OvenSimulator/db/lpm_divide_rll.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh File: E:/Advanced Digital Circuit Design/OvenSimulator/db/sign_div_unsign_qlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uhe.tdf
    Info (12023): Found entity 1: alt_u_div_uhe File: E:/Advanced Digital Circuit Design/OvenSimulator/db/alt_u_div_uhe.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: E:/Advanced Digital Circuit Design/OvenSimulator/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: E:/Advanced Digital Circuit Design/OvenSimulator/db/add_sub_u3c.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "bakingState:bake|lpm_divide:Mod3" File: E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v Line: 23
Info (12133): Instantiated megafunction "bakingState:bake|lpm_divide:Mod3" with the following parameter: File: E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v Line: 23
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_akl.tdf
    Info (12023): Found entity 1: lpm_divide_akl File: E:/Advanced Digital Circuit Design/OvenSimulator/db/lpm_divide_akl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: E:/Advanced Digital Circuit Design/OvenSimulator/db/sign_div_unsign_9kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_see.tdf
    Info (12023): Found entity 1: alt_u_div_see File: E:/Advanced Digital Circuit Design/OvenSimulator/db/alt_u_div_see.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "bakingState:bake|lpm_divide:Mod4" File: E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v Line: 49
Info (12133): Instantiated megafunction "bakingState:bake|lpm_divide:Mod4" with the following parameter: File: E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v Line: 49
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_lll.tdf
    Info (12023): Found entity 1: lpm_divide_lll File: E:/Advanced Digital Circuit Design/OvenSimulator/db/lpm_divide_lll.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: E:/Advanced Digital Circuit Design/OvenSimulator/db/sign_div_unsign_klh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf
    Info (12023): Found entity 1: alt_u_div_ihe File: E:/Advanced Digital Circuit Design/OvenSimulator/db/alt_u_div_ihe.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "bakingState:bake|lpm_divide:Div3" File: E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v Line: 22
Info (12133): Instantiated megafunction "bakingState:bake|lpm_divide:Div3" with the following parameter: File: E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v Line: 22
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7sl.tdf
    Info (12023): Found entity 1: lpm_divide_7sl File: E:/Advanced Digital Circuit Design/OvenSimulator/db/lpm_divide_7sl.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "bakingState:bake|lpm_divide:Div4" File: E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v Line: 50
Info (12133): Instantiated megafunction "bakingState:bake|lpm_divide:Div4" with the following parameter: File: E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v Line: 50
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_itl.tdf
    Info (12023): Found entity 1: lpm_divide_itl File: E:/Advanced Digital Circuit Design/OvenSimulator/db/lpm_divide_itl.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "bakingState:bake|lpm_divide:Div2" File: E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v Line: 21
Info (12133): Instantiated megafunction "bakingState:bake|lpm_divide:Div2" with the following parameter: File: E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v Line: 21
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_otl.tdf
    Info (12023): Found entity 1: lpm_divide_otl File: E:/Advanced Digital Circuit Design/OvenSimulator/db/lpm_divide_otl.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "bakingState:bake|lpm_divide:Mod0" File: E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v Line: 21
Info (12133): Instantiated megafunction "bakingState:bake|lpm_divide:Mod0" with the following parameter: File: E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v Line: 21
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_pll.tdf
    Info (12023): Found entity 1: lpm_divide_pll File: E:/Advanced Digital Circuit Design/OvenSimulator/db/lpm_divide_pll.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: E:/Advanced Digital Circuit Design/OvenSimulator/db/sign_div_unsign_olh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf
    Info (12023): Found entity 1: alt_u_div_qhe File: E:/Advanced Digital Circuit Design/OvenSimulator/db/alt_u_div_qhe.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "bakingState:bake|lpm_divide:Div5" File: E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v Line: 51
Info (12133): Instantiated megafunction "bakingState:bake|lpm_divide:Div5" with the following parameter: File: E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v Line: 51
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ltl.tdf
    Info (12023): Found entity 1: lpm_divide_ltl File: E:/Advanced Digital Circuit Design/OvenSimulator/db/lpm_divide_ltl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: E:/Advanced Digital Circuit Design/OvenSimulator/db/sign_div_unsign_nlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf
    Info (12023): Found entity 1: alt_u_div_ohe File: E:/Advanced Digital Circuit Design/OvenSimulator/db/alt_u_div_ohe.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "bakingState:bake|lpm_divide:Div1" File: E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v Line: 20
Info (12133): Instantiated megafunction "bakingState:bake|lpm_divide:Div1" with the following parameter: File: E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v Line: 20
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_mtl.tdf
    Info (12023): Found entity 1: lpm_divide_mtl File: E:/Advanced Digital Circuit Design/OvenSimulator/db/lpm_divide_mtl.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0" File: E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v Line: 57
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter: File: E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v Line: 57
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "11"
    Info (12134): Parameter "LPM_WIDTHR" = "11"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "Hex4[6]" is stuck at VCC File: E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v Line: 1
    Warning (13410): Pin "Hex4[5]" is stuck at VCC File: E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v Line: 1
    Warning (13410): Pin "Hex4[4]" is stuck at VCC File: E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v Line: 1
    Warning (13410): Pin "Hex4[3]" is stuck at VCC File: E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v Line: 1
    Warning (13410): Pin "Hex4[2]" is stuck at VCC File: E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v Line: 1
    Warning (13410): Pin "Hex4[1]" is stuck at VCC File: E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v Line: 1
    Warning (13410): Pin "Hex4[0]" is stuck at VCC File: E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v Line: 1
    Warning (13410): Pin "Hex5[6]" is stuck at VCC File: E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v Line: 1
    Warning (13410): Pin "Hex5[5]" is stuck at VCC File: E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v Line: 1
    Warning (13410): Pin "Hex5[4]" is stuck at VCC File: E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v Line: 1
    Warning (13410): Pin "Hex5[3]" is stuck at VCC File: E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v Line: 1
    Warning (13410): Pin "Hex5[2]" is stuck at VCC File: E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v Line: 1
    Warning (13410): Pin "Hex5[1]" is stuck at VCC File: E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v Line: 1
    Warning (13410): Pin "Hex5[0]" is stuck at VCC File: E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v Line: 1
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "bakingState:bake|lpm_divide:Mod5|lpm_divide_lll:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider|add_sub_6_result_int[0]~10" File: E:/Advanced Digital Circuit Design/OvenSimulator/db/alt_u_div_ihe.tdf Line: 57
    Info (17048): Logic cell "bakingState:bake|lpm_divide:Mod5|lpm_divide_lll:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider|add_sub_7_result_int[0]~10" File: E:/Advanced Digital Circuit Design/OvenSimulator/db/alt_u_div_ihe.tdf Line: 62
    Info (17048): Logic cell "bakingState:bake|lpm_divide:Mod5|lpm_divide_lll:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider|add_sub_8_result_int[0]~10" File: E:/Advanced Digital Circuit Design/OvenSimulator/db/alt_u_div_ihe.tdf Line: 67
    Info (17048): Logic cell "bakingState:bake|lpm_divide:Mod6|lpm_divide_lll:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider|add_sub_9_result_int[0]~0" File: E:/Advanced Digital Circuit Design/OvenSimulator/db/alt_u_div_ihe.tdf Line: 72
    Info (17048): Logic cell "bakingState:bake|lpm_divide:Div2|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_25_result_int[1]~12" File: E:/Advanced Digital Circuit Design/OvenSimulator/db/alt_u_div_uhe.tdf Line: 117
    Info (17048): Logic cell "bakingState:bake|lpm_divide:Mod0|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_31_result_int[0]~0" File: E:/Advanced Digital Circuit Design/OvenSimulator/db/alt_u_div_qhe.tdf Line: 152
    Info (17048): Logic cell "bakingState:bake|lpm_divide:Mod0|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_28_result_int[0]~10" File: E:/Advanced Digital Circuit Design/OvenSimulator/db/alt_u_div_qhe.tdf Line: 132
    Info (17048): Logic cell "bakingState:bake|lpm_divide:Mod0|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_29_result_int[0]~10" File: E:/Advanced Digital Circuit Design/OvenSimulator/db/alt_u_div_qhe.tdf Line: 137
    Info (17048): Logic cell "bakingState:bake|lpm_divide:Mod0|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_30_result_int[0]~10" File: E:/Advanced Digital Circuit Design/OvenSimulator/db/alt_u_div_qhe.tdf Line: 147
    Info (17048): Logic cell "bakingState:bake|lpm_divide:Div1|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_28_result_int[0]~10" File: E:/Advanced Digital Circuit Design/OvenSimulator/db/alt_u_div_qhe.tdf Line: 132
    Info (17048): Logic cell "bakingState:bake|lpm_divide:Div1|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_29_result_int[0]~10" File: E:/Advanced Digital Circuit Design/OvenSimulator/db/alt_u_div_qhe.tdf Line: 137
    Info (17048): Logic cell "bakingState:bake|lpm_divide:Div1|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_30_result_int[0]~10" File: E:/Advanced Digital Circuit Design/OvenSimulator/db/alt_u_div_qhe.tdf Line: 147
Info (144001): Generated suppressed messages file E:/Advanced Digital Circuit Design/OvenSimulator/output_files/FinalProject.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1109 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 43 output pins
    Info (21061): Implemented 1058 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings
    Info: Peak virtual memory: 4834 megabytes
    Info: Processing ended: Mon Aug 16 19:03:43 2021
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/Advanced Digital Circuit Design/OvenSimulator/output_files/FinalProject.map.smsg.


