# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Lab_5.srcs/sources_1/new/CD1.v"
verilog xil_defaultlib  "../../../Lab_5.srcs/sources_1/new/CD2.v"
verilog xil_defaultlib  "../../../Lab_5.srcs/sources_1/new/Lab_5.v"
verilog xil_defaultlib  "../../../Lab_5.srcs/sources_1/new/RC.v"
verilog xil_defaultlib  "../../../Lab_5.srcs/sources_1/new/SSD.v"
verilog xil_defaultlib  "../../../Lab_5.srcs/sources_1/new/Timer.v"
verilog xil_defaultlib  "../../../Lab_5.srcs/sim_1/new/Lab5_sim.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
