// SPDX-License-Identifier: GPL-2.0-only
/* TIER: CHIP — hardware shell for exactly ONE part: ... -- dev/MEASURED-rtl9602c_eth.c.md sec 1. */

#include <linux/module.h>
#include <linux/platform_device.h>
#include <linux/netdevice.h>
#include <linux/etherdevice.h>
#include <linux/dma-mapping.h>
#include <linux/timer.h>
#include <linux/of.h>
#include <linux/of_net.h>	/* of_get_mac_address() -- the DT rung of the ladder */
#include <linux/io.h>
#include <linux/mii.h>	/* BMCR_* -- the standard MII bit names */
#include <linux/interrupt.h>	/* request_irq/free_irq, irqreturn_t, IRQF_SHARED */
#include <linux/delay.h>
#include <linux/mutex.h>
#include <linux/proc_fs.h>
#include <linux/seq_file.h>
#include "luna_eth_regs.h"	/* the family MAC/switch register map + per-chip table */
#include "luna_gpon_regs.h"	/* the family's luna_sw_io(): a struct hwio over the SWCORE base */
#include "regtable.h"		/* flowcore: gpon_ind_poll() -- the ONE bounded busy-wait */
#include "gpon_omci_core.h"	/* the responder + omci_finalize + the AVC emitters */
#include "gpon_omci_trace.h"	/* G.988 decode-to-a-buffer for the log */
#include "gpon_omci_diag.h"
#include "gpon_omci_me.h"	/* the common OMCI ME store + context */
#include "luna_gpon_nic.h"
#include "luna_eth_mib.h"
#include "luna_gmac_logic.h"	/* family GMAC ring packings (flowcore) */
#include "gpon_hwaddr.h"	/* the ONE station-address ladder (drivers/net/gpon) */

/* US-OMCI TX tuning knobs (see rtl9602c_eth_omci_xmit): the ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 2. */
static unsigned int omci_sid_idx = 4;	/* PON_SID one-hot shift (word3[28:23]); 4 = SID-64 classify slot (RX_SID group [4]) */
/* ★★★ ONE VID PER LAN PORT, so the CPU can tell the sockets apart.
 * Stock does exactly this (tier 2, its own kernel: it runs
 * 'brctl addif br0 eth0.%d' and a 'vconfig rem' loop over
 * /sys/class/net | grep eth0.), which is why a stock
 * X111W shows eth0.2/eth0.3 and ours shows one bare eth0: we give EVERY port
 * SW_DEFAULT_VID, so the per-socket information is destroyed in the switch
 * before the CPU sees it, and no netdev layer can get it back.
 *
 * ⚠ DEFAULT OFF, AND THAT IS NOT TIMIDITY. Turning it on moves LAN traffic
 * onto TAGGED frames at the CPU port, so bare eth0 stops receiving and
 * the board is unreachable over LAN until eth0.<vid> netdevs exist and
 * are
 * bridged. The image must carry BOTH halves or it locks itself out; the knob
 * is what lets the two land in separate, testable steps.
 */
static unsigned int port_vlans;
module_param(port_vlans, uint, 0644);
MODULE_PARM_DESC(port_vlans,
		 "one VID per LAN port so the CPU can tell sockets apart (default 0 = every port on SW_DEFAULT_VID, as before). 1 REQUIRES eth0.<vid> netdevs in the image or LAN goes dark");

/* The per-port VID base. Stock's own numbering is FOUND, never chosen -- its
 * X111W shows eth0.2/eth0.3 -- so this base only has to make the VIDs
 * DISTINCT and not collide with SW_DEFAULT_VID; which VID reaches which
 * PRINTED socket is a cable-move measurement (lan_map.py --ask), exactly as
 * this project's panel-map rule requires. */
#define SW_PORT_VID_BASE	2u

module_param(omci_sid_idx, uint, 0644);
MODULE_PARM_DESC(omci_sid_idx, "US-OMCI PON_SID one-hot shift count (default 4 = SID-64 classify slot)");

/* ExtSpa / PON port (word3[22:16] = (port&0x7F)<<16). The ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 3. */
static unsigned int omci_pon_port = 2;	/* ExtSpa / PON port (word3[22:16]) = our PON switch port */
module_param(omci_pon_port, uint, 0644);
MODULE_PARM_DESC(omci_pon_port, "US-OMCI PON port / ExtSpa (default 2 = PON switch port)");

/* DEV sweep: raw descriptor overrides. 0 = use the computed value. Lets us sweep
 * the runtime-unknown opts fields (gmac_id[19:18], extspa[15:13], portmask) live at
 * O5 (echo to the param) without a rebuild, watching RX_SID_GOOD_CNT_US. */
static unsigned int omci_word2_ovr;
module_param(omci_word2_ovr, uint, 0644);
static unsigned int omci_word3_ovr;
module_param(omci_word3_ovr, uint, 0644);
static unsigned int omci_minimal;	/* TEST: 1 = LAN-identical desc (no word0 keep/dislrn/psel, opts2/3=0) to isolate the GMAC TX halt-after-~3 */
module_param(omci_minimal, uint, 0644);

/* HW ring for the US-OMCI descriptor ring: it indexes ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 4. */
static unsigned int omci_tx_ring = 0;	/* 0 = LAN ring (GMAC FETCHES it; ring 4 dedicated does NOT fetch — dirty stays 0); 4 = dedicated */	/* dedicated HW-descriptor TX ring (opts3 carries the SID). The ring0 SW 0x8899-tag path only works on the FPGA model — on real silicon the L2 switch strips the inline tag so US OMCI never reaches the US-NIC; the HW descriptor (word3=0x00b20040, DST_SID 64) is the only path that classifies to SID-64 group[4]. */
module_param(omci_tx_ring, uint, 0644);
MODULE_PARM_DESC(omci_tx_ring, "US-OMCI HW TX ring: 0=shared LAN ring0 (test default), 1..5=dedicated ring");

/* Doorbell override. 0xff = "auto": compute the kick from the SAME HW ring used
 * to arm TxFDP (h<4 -> R_IO_CMD bit h; h==4 -> R_IO_CMD1 |= 0x100). Any other
 * value forces an explicit R_IO_CMD bit number (debug only). */
static unsigned int omci_doorbell_bit = 0xff;
module_param(omci_doorbell_bit, uint, 0644);
MODULE_PARM_DESC(omci_doorbell_bit,
		 "US-OMCI doorbell override (0xff=auto from HW ring, default auto)");

/* GMAC bring-up mode. Stock latches the multi-ring fetch ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 5. */
static unsigned int gmac_reset = 1;	/* now safe to reset: rtl9602c_uboot_swcore_bringup() re-runs U-Boot's GMAC<->switch resync after the IP-block reset, breaking the old "reset kills egress" catch-22, and the stock GMAC init re-establishes the GMAC0-TX->US-NIC direct link */
/* Same-board diff (stock-WORKING vs mine-BROKEN) SoC-ctrl bits 0x18000100[8]/0x18000104[2]
 * (stock sets, mine doesn't; candidate IP-mux/US-NIC clock/power). Default 1 (test); 0=off. */
static unsigned int ipmux_soc = 1;
module_param(ipmux_soc, uint, 0644);
MODULE_PARM_DESC(ipmux_soc, "1=set the same-board-diff SoC-ctrl bits 0x18000100[8]/0x18000104[2] at reset");
/* Same-board diff (stock vs mine) NETWORK-ENGINE / IP-mux bits: 0x18001000 bit19 (stock set, mine clear)
 * and 0x18001098 (stock=0x0004e123, mine=0x0018a123: clear bits19,20; set bits14,18). These were ONLY
 * live-poked before (in the cycling/false-negative state) — NEVER baked at init before the US-NIC latches.
 * The IP-mux is exactly where the cpu-tag US-OMCI frame vanishes (RX_OK=0), so bake them quiescent. */
static unsigned int ipmux_neteng = 1;
module_param(ipmux_neteng, uint, 0644);
MODULE_PARM_DESC(ipmux_neteng, "1=bake same-board-diff network-engine IP-mux bits 0x18001000[19]/0x18001098 at reset");
module_param(gmac_reset, uint, 0644);	/* sampled at open(): ifdown/ifup re-applies */
MODULE_PARM_DESC(gmac_reset, "1=cold GMAC bring-up (IP-block reset + stock IO_CMD edge), 0=legacy inherited");

/* TX-DMA stall watchdog: a ring with published OWN ... -- dev/MEASURED-rtl9602c_eth.c.md sec 6. */
static unsigned int tx_recover;
module_param(tx_recover, uint, 0644);
MODULE_PARM_DESC(tx_recover, "1=escalate a persistent TX-DMA park to a full GMAC reset (kills switch egress on this board!)");

/* The stock device pokes the network-engine GO (0x18001038[31] + poll-clear) on
 * EVERY submit, not just OMCI injects; mirror it on the LAN xmit path too. */
static unsigned int txgo_xmit = 1;
module_param(txgo_xmit, uint, 0644);
MODULE_PARM_DESC(txgo_xmit, "1=stock per-packet TX GO handshake on the LAN xmit path too");

/* Park-buster: once the TX fetch engine DRAINS a ring it ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 7. */
static unsigned int tx_softrearm = 1;
module_param(tx_softrearm, uint, 0644);
MODULE_PARM_DESC(tx_softrearm, "1=re-arm TxFDP at the pending slot on every empty-ring publish (un-parks the drained fetch engine)");

/* Un-park flavor for the soft re-arm (runtime A/B, no rebuild)
 * dev/MEASURED-rtl9602c_eth.c.md sec 121. */
static unsigned int unpark_mode;	/* HW A/B 2026-06-11: mode 1 showed no
					 * park-rate benefit (33/100s vs 60/150s)
					 * and ran in the boot that hard-hung the
					 * SoC; default to the proven plain mode */
module_param(unpark_mode, uint, 0644);
MODULE_PARM_DESC(unpark_mode, "soft re-arm flavor: 0=FDP re-point only, 1=+IO_CMD bit5 off/on edge");

/* MSR (0x58) top byte. Live stock runs 0xf0 ... -- dev/MEASURED-rtl9602c_eth.c.md sec 8. */
static unsigned int msr_top = 0x10;
module_param(msr_top, uint, 0644);
MODULE_PARM_DESC(msr_top, "MSR(0x58) top byte (0x10=LAN-healthy w/ our init; 0xf0=stock value, stalls our LAN)");

/* SW_MAC_CPU_TAG_CTRL (0x23030) = 0x300 (TAG_AWARE bit9 | ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 9. */
static unsigned int sw_tagaware = 0x300;
module_param(sw_tagaware, uint, 0644);
MODULE_PARM_DESC(sw_tagaware, "SW MAC_CPU_TAG_CTRL at open (0x300=cpu-tag parse for US-OMCI, 0=plain-LAN-only)");

/* Recovery flavor: 1 = CMD-register (0x3B) RST soft-reset + ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 122. */
static unsigned int recover_rst = 1;
module_param(recover_rst, uint, 0644);
MODULE_PARM_DESC(recover_rst, "1=CMD.RST soft-reset recovery instead of the IP-block power-cycle");

/* GMAC register offsets (from the NIC base). */
#define R_TxFDP1	0x1300	/* TX ring0 fetch-descriptor pointer (phys) */
#define R_TxCDO1	0x1304	/* TX ring0 current-descriptor offset (u16) */
/* Per-ring TX descriptor {FDP,CDO} pairs, 16-byte stride, NOT 8: stock's ring
 * init writes 0x1300/0x1310/0x1320/0x1330/0x1340 for rings 0..4.  The US-OMCI
 * path uses HW ring 4 (base 0x1340, kick R_IO_CMD1 |= 0x100); h is derived once
 * so the FDP arm and the doorbell can never name different rings. */
#define R_TxFDP(k)	(0x1300 + (k) * 16)	/* ring k fetch-descriptor pointer (stock stride 16) */
#define R_TxCDO(k)	(0x1304 + (k) * 16)	/* ring k current-descriptor offset (u16) */
/* RX multi-ring config block at 0x1380 + k*16 (RxFDP2 region), rings 1..5; ring 0
 * is the RxFDP/RxCDO pair below.  NOT a TX table -- a TX ring activates on TxFDP
 * + OWN(opts1) + kick.  Kept only to document the address. */
#define R_RxMRingCfg(k)	(0x1380 + (k) * 16)	/* RX multiring k config block (stock stride 16) */
#define R_RxFDP		0x13F0	/* RX ring0 fetch-descriptor pointer (phys) */
#define R_RxCDO		0x13F4	/* RX ring0 current-descriptor offset */
/* ★ RX multiring k's {FDP, CDO} pair sits at +0 / +4 of its 16-byte block --
 * the layout ring 0 has at R_RxFDP/R_RxCDO and every TX ring has at
 * R_TxFDP/R_TxCDO, and stock's own hw_reg dump lists RxFDPk/RxCDOk per ring
 * (dev/STOCK_GMAC_REGS.md).  Read only, by the /proc dump (2026-09-05). */
#define R_RxMRingCDO(k)	(R_RxMRingCfg(k) + 4)	/* [RxCDO:RxRingSize] of ring k */
static_assert(R_RxMRingCDO(1) == 0x1394 && R_RxMRingCDO(5) == 0x13d4,
	      "the RX multiring block moved");
/* MSR was a bare literal at five sites here while luna_eth.c already named it
 * (2026-09-05); its right home is the family header, beside R_IMR. */
#define R_MSR		0x58	/* media/flow status; top byte = force flow ctl (msr_top) */
/* ★ THE GMAC0 MAC-LEVEL MIB COUNTERS ARE ONE ARRAY: fourteen ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 10. */
#define R_MIB16(n)	(0x10 + 2 * (n))
#define R_TXOKCNT	R_MIB16(0)	/* word = [TXOKCNT:RXOKCNT] */
#define R_TXERR		R_MIB16(2)	/* word = [TXERR:RXERR]     */
#define R_MISSPKT	R_MIB16(4)	/* word = [MISSPKT:FAE]     */
#define R_RXOKPHY	R_MIB16(8)	/* word = [RXOKPHY:RXOKBRD] */
#define R_RXOKMUL	R_MIB16(10)	/* word = [RXOKMUL:TXABT]   */
static_assert(R_TXOKCNT == 0x10 && R_TXERR == 0x14 && R_MISSPKT == 0x18 &&
	      R_RXOKPHY == 0x20 && R_RXOKMUL == 0x24, "the GMAC MIB array moved");
/* Live-stock 9602C operating values (read off a running stock ONU at O5). The
 * U-Boot value 0x400f3330 is its polled-TFTP config; the stock OS reprograms
 * IO_CMD/IO_CMD1 after the IP-block reset. Bits[3:0] of IO_CMD stay 0 here (the
 * self-clearing per-ring TX_POLL kicks). */
#define IOCMD_STOCK	0xc059f130
#define IOCMD1_STOCK	0x32000001
#define IOCMD_UBOOT	0x400F3330
#define IOCMD1_UBOOT	0x323F0001
/* SoC per-IP enable (system block 0xb8000600, OUTSIDE the ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 11. */
#define R_RRING_ROUTING1 0x1370	/* RX-ring routing by priority: PRI_n_ROUTE = ring# at nibble n (operational default 0x65432100). 0 => all priorities to ring 0. */

/* Descriptor opts1 bits (shared TX/RX where noted). */
#define D_IPCS		BIT(27)	/* TX: insert IPv4 csum */

/* TX cpu-tag DESCRIPTOR path: UNUSED -- we send plain frames ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 12. */

#define OTX_RING_SIZE	8	/* dedicated US-OMCI TX ring (low-rate control) */
#define OMCI_RESV	2	/* LAN xmit stops this many slots early so the sparse shared-ring OMCI inject always has room (never dropped) */
#define DUMMY_RING_SIZE	4	/* idle filler armed on the unused HW TX rings (gap rings) */
#define RX_CPU_PREFIX	2	/* switch CPU-port prepends a 2-byte offset word on RX */
/* TX_CPUTAG picks the CPU->switch egress method: 1 = prepend ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 13. */
#define TX_CPUTAG	0
#define POLL_INTERVAL	msecs_to_jiffies(2)	/* legacy pure-poll fallback (ep->irq<=0) */
#define REKICK_INTERVAL	msecs_to_jiffies(100)	/* slow TX-unpark backstop when IRQ-driven */

/* struct rx_desc / struct tx_desc are the FAMILY's -- ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 14. */
#define SW_FORCE_P_ABLTY(ep, p)	((ep)->swm->force_ablty + ((p) << 2))
#define SW_ABLTY_FORCE_MODE(ep, p)	((ep)->swm->ablty_force + ((p) << 2))

/* The indirect PHY window has ONE owner on this shell too: ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 15. */
static DEFINE_MUTEX(rtl9602c_gphy_lock);

/* The UNI administrative lock, as a DESIRED state per copper ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 16. */
static u32 rtl9602c_uni_locked_ports;

static bool rtl9602c_uni_port_locked(unsigned int port)
{
	return port < 32 && (READ_ONCE(rtl9602c_uni_locked_ports) & BIT(port));
}
/* P_MISC, the per-port misc word (bit2 = RX_SPC: accept ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 17. */
#define SW_SYS_LRN_LIMITNO	0x17018	/* system MAC-learn limit [10:0]; 0 = no learning */
#define SW_DLF_ACT_TRAP2CPU	2
/* Forced ability value: 1000M (speed[1:0]=2) + full duplex (b2) + link-up (b4) */
#define SW_ABLTY_1G_FD_UP	(0x2 | BIT(2) | BIT(4))
/* MAC_CPU_TAG_CTRL: TAG_AWARE[9] makes the switch parse the ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 18. */
#define SW_FC_P_LO_TH		0x230F0
#define SW_FC_P_FCOFF_HI_TH	0x230F4
#define SW_FC_P_FCOFF_LO_TH	0x230F8
#define SW_TAG_AWARE		BIT(9)
#define SW_TRAP_TAG_INSERT_EN	BIT(8)
/* VLAN filtering: VLAN_CTRL @ 0x13008 bit0 = VLAN_FILTERING; VLAN_INGRESS @
 * 0x13004 = per-port ingress filter, and that one is the HEADER's
 * (luna_eth_regs.h) since 2026-09-04.  SW_VLAN_FILTERING below has no twin in the
 * header and stays here.  dev/MEASURED-rtl9602c-eth-history-2026-09-14.md sec 5. */
#define SW_VLAN_FILTERING	BIT(0)
/* Operational value: VLAN_CTRL=0x19 (filtering + VID0/VID4095 type bits). */
#define SW_VLAN_CTRL_VAL	0x19	/* VLAN filtering ON at init — required during ranging/config-apply for
					 * reliable onlining (VLAN-off cold boots failed config-apply 4x; VLAN-on
					 * onlines + stays stable). BUT with filtering ON this switch does NOT pass
					 * LAN port<->CPU traffic (ping 192.168.1.1 fails), so LAN management access
					 * needs filtering OFF. HYBRID (gpon-rtl960x.c gpon_fsm_poll): keep 0x19 for
					 * config, then auto-clear bit0 (filtering off) once the ONU is stably at O5
					 * (config done) to open LAN; re-assert on any re-range. Proven viable: online
					 * with 0x19 then poke 0x13008=0 -> stays online 6h + LAN reachable. */
#define SW_DEFAULT_VID		1
/* Indirect VLAN 4k-table access (field positions):
 * TBL_ACCESS_CTRL[31]=start [20:9]=addr/VID [6:4]=method(1) [3]=cmd(1=write)
 * [2:0]=type(1=VLAN); STS bit13=BUSY; WR_DATA holds the entry word. */
#define SW_TBL_CTRL		0x12000
#define SW_TBL_STS		0x12004
#define SW_TBL_WRDATA		0x12008
#define SW_TBL_BUSY		BIT(13)
#define SW_TBL_TRIES		1000u	/* the bound the poll below refuses at */
#define SW_TBL_VLAN_WR(vid)	(BIT(31) | (((vid) & 0xfff) << 9) | (1u << 4) | (1u << 3) | 1u)
/* THE SAME THREE ADDRESSES ARE SPELLED THREE TIMES IN THIS ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 19. */
#define CPUTAG1_OMCI_SID(s)	(((s) & 0x7f) << 8)	/* R_CPUTAG1CR[14:8] */
#define CPUTAG1_B1		0x2	/* bit1: live 9602C stock reads CPUTAG1CR=0x4002; not present in the 9607C register map */
/* SUPERSEDED: an earlier reading had stock OR-ing 0x4070 (bits 4/5/6 as the
 * cpu-tag format/enable).  The live 9602C devmem read below is 0x4002. */
#define CPUTAG1_LOW		0x02	/* live-stock ref ONU devmem: CPUTAG1CR = 0x4002 (the earlier 0x4070 derivation was wrong) */

/* The switch L34 (NAPT) offload module is compiled in via this driver's TU to
 * avoid a separate Kbuild object; it carries its own header include guard. */
#include "rtl9602c_l34.c"
#ifdef CONFIG_GPON_FLOW_OFFLOAD
#include <net/pkt_cls.h>	/* enum tc_setup_type, for the ndo below */
#include "gpon_flow_offload.h"	/* the core TC-offload lifecycle */
/* FORWARD-DECLARED BECAUSE BOTH NETDEVS NEED IT AND ONE IS ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 20. */
static int rtl9602c_l34_setup_tc(struct net_device *dev,
				 enum tc_setup_type type, void *type_data);
#endif

/* HW NAT (switch L34 offload) gate, module-param rather than Kconfig so the
 * offload-vs-AQM comparison is one bootarg apart rather than one build.  The
 * default is the OPERATOR'S: it decides which datapath ships, and that decision
 * is taken with measured throughput and loaded latency, never quietly here. */
static int hw_nat = 1;	/* ON by default (operator, 2026-09-15) */
/* ★★★ THE DEFAULT IS 1, AND IT IS THE OPERATOR'S CALL, NOT AN INFERENCE.
 * (2026-09-15: *"=1 por defecto y corrigir"*.)  The standing objective has
 * always been *"mantener el acelerador de hardware activo por defecto"*, and 0
 * contradicted it silently: at 0 neither the TC lifecycle handle nor the
 * /proc node exists, so the board forwarded in software at 11% of stock with
 * its CPU at 100% and nothing could say why.
 *
 * MEASURED before flipping it, not after: `hwnat_wedge_ab.py` booted BOTH arms
 * twice on the same image bytes and neither wedged -- 0/2 each, the host
 * pinging the board's own LAN address as the deciding witness.  ⚠ That was at
 * 10 pps, which is not traffic: it says the gate can be OPENED safely, never
 * that the engine survives load.  The load question belongs to the benchmark.
 *
 * ⚠ AND OPENING IT IS NOT SUFFICIENT, which is why the old comment's "armed
 * lazily on first offload" was wrong twice over: the thing it claimed to arm
 * was CONSTRUCTED INSIDE THIS GATE, so nothing could arm it.
 *
 * ✔ MEASURED 2026-09-16, and this comment used to end "with the gate open the
 * engine still reads provisioned 0 and offered=0 ... what installs a flow is
 * still owed".  That was true for one day.  With a forwarded connection through
 * the board the engine reads offered=28988 installed=372 hits=3012 -- it
 * installs flows and the hardware path counts hits.  What is still owed is
 * narrower and is NOT about this gate: the case's own forged flow is software
 * forwarded, and the leading explanation is our INSTRUMENT (the NAPT hit
 * bitmap is clear-on-read and has two readers).
 */
module_param(hw_nat, int, 0444);
MODULE_PARM_DESC(hw_nat, "enable RTL9602C switch L34 hardware NAT offload (0=off)");

struct rtl9602c_eth {
	/* ★ THE PER-CHIP TABLE. The switch LUT block MOVED between ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 21. */
	const struct luna_sw_map *swm;
	void __iomem	*base;
	void __iomem	*sw;	/* switch core */
	void __iomem	*txgo;	/* network-engine TX-fetch page 0x18001000; +0x38 bit31 = per-packet GO */
	struct net_device *ndev;
	struct net_device *wan_ndev;	/* gpon0: WAN data-GEM netdev (DS demux'd from PON port 2, US steered to GPON_DATA_FLOW) */
	struct device	*dev;

	struct rx_desc	*rx_ring;
	dma_addr_t	rx_ring_dma;
	struct sk_buff	*rx_skb[RX_RING_SIZE];
	dma_addr_t	rx_buf_dma[RX_RING_SIZE];
	unsigned int	rx_head;

	struct tx_desc	*tx_ring;
	dma_addr_t	tx_ring_dma;
	struct sk_buff	*tx_skb[TX_RING_SIZE];
	dma_addr_t	tx_buf_dma[TX_RING_SIZE];
	unsigned int	tx_buf_len[TX_RING_SIZE];
	unsigned int	tx_head, tx_dirty;
	spinlock_t	tx_lock;	/* serialises tx_head/tx_ring: xmit (process)
					 * vs OMCI inject (poll-timer softirq) */
	/* HW ring rotation: the slot TxFDP currently points at (0 after open).
	 * The stall recovery re-arms TxFDP at the first PENDING slot and moves
	 * EOR to the slot before it, so the 64 descriptors stay one ring, just
	 * rotated: HW index j <-> SW slot (rot + j) % size. SW head/dirty slot
	 * numbering is unchanged; only the EOR placement and the TxCDO->slot
	 * translation depend on rot. */
	unsigned int	tx_rot, otx_rot;
	/* TX-DMA park watchdog (see tx_recover). stall_since = jiffies of the
	 * first tick that saw OWN stuck at the HW cursor with no dirty progress;
	 * 0 = healthy. recover_work runs the IP-block power-cycle + re-arm. */
	unsigned long	stall_since;
	unsigned int	stall_lastdirty;
	unsigned int	stall_level;	/* 0: next escalation = soft re-arm;
					 * 1: soft re-arm failed -> IP cycle */
	u32		dbg_rearm;	/* soft TxFDP re-arms (publish + watchdog) */
	struct work_struct recover_work;
	bool		closing;	/* gate recover_work vs ndo_stop teardown */
	bool		hw_up;		/* rings + DMA live from the first open on: the OMCC
					 * and gpon0 ride them whatever eth0's state */
	bool		in_recovery;	/* GMAC block may be power-gated: /proc
					 * diag must not touch its MMIO (bus abort) */
	u32		dbg_tx_recover;	/* completed GMAC power-cycle recoveries */

	/* Dedicated US-OMCI TX ring (the stock OMCC TX ring, default ring 4).
	 * Small single-purpose ring: US OMCI is low-rate control traffic, so a
	 * handful of descriptors is ample, and keeping it separate from the LAN
	 * ring 0 means the OMCC steering descriptor never mixes with LAN frames. */
	struct tx_desc	*otx_ring;
	dma_addr_t	otx_ring_dma;
	struct sk_buff	*otx_skb[OTX_RING_SIZE];
	dma_addr_t	otx_buf_dma[OTX_RING_SIZE];
	unsigned int	otx_buf_len[OTX_RING_SIZE];
	unsigned int	otx_head, otx_dirty;
	/* Idle dummy TX ring armed on the UNUSED HW TX rings (the ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 22. */
	struct tx_desc	*dummy_ring;
	dma_addr_t	dummy_ring_dma;
	/* Shared-ring-0 OMCI test path (omci_tx_ring==0): the OMCI ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 23. */
	int		omci_r0_last_slot;
	/* US OMCI (OMCC) responder state. */
	u8		omci_sn[8];	/* G.984.3 ONU-SN (4 ASCII ID + 4 serial),
					 * for the ONU-G Vendor-ID/Serial GET reply */
	u8		omci_mds;	/* ONU-data (ME 2) MIB-Data-Sync counter */
	/* omci_audit_reads and omci_mds_tries USED TO BE HERE and ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 24. */
	u32		dbg_omci_tx;		/* US OMCI responses queued */
	u32		dbg_omci_tx_drop;	/* dropped: ring full / alloc / map */
	u32		dbg_omci_unhandled;	/* requests with no modelled reply */

	struct timer_list poll_timer;	/* IRQ-driven: 100ms TX-unpark backstop; no IRQ: 2ms pure-poll */
	struct napi_struct napi;
	int		irq;	/* GMAC0 INTC input (platform_get_irq); <=0 = pure-poll fallback */
	struct rtl9602c_l34 l34;	/* switch L3/L4 (NAPT) hardware-offload engine */
#ifdef CONFIG_GPON_FLOW_OFFLOAD
	struct gpon_flow_offload *fo;	/* the COMMON TC lifecycle, drivers/net/gpon/ */
	struct notifier_block l34_addr_nb;	/* releases the WAN rows when its address leaves */
#endif
	/* Host uplink port, learned from the RX descriptor src_port_num. All RX
	 * arrives on the board's single connected LAN port, so this resolves to the
	 * physical switch port the host is on — we then steer CPU->LAN TX there
	 * regardless of the (ambiguous) static port numbering. 0xff = not yet seen. */
	unsigned int	host_port;

	/* Bootloader GMAC0 control snapshot (inherited). */
	u32		ub_tcr, ub_rcr, ub_config, ub_cputagcr, ub_cputag1cr;
	u32		ub_iocmd, ub_iocmd1;

	/* RX datapath debug counters (see /proc/ethdump). */
	u32		dbg_poll;	/* poll-timer ticks */
	u32		dbg_filled;	/* RX descriptors HW handed back (D_OWN cleared) */
	u32		dbg_good;	/* frames pushed up the stack */
	u32		dbg_err;	/* RX descriptors with error/oversize */
	u32		dbg_rxlen;	/* raw length of the last captured RX frame */
	u8		dbg_rxbuf[48];	/* first bytes of the last RX frame (pre-pull) */

	/* OMCI (OMCC stream) trap, armed by the GPON driver once it installs the
	 * OMCC GEM datapath (rtl9602c_eth_set_omci_sid). */
	bool		omci_trap_on;
	u32		dbg_omci_rx;	/* DS OMCI frames trapped to the CPU */
	u32		dbg_omci_rxlen;	/* length of the last OMCI frame */
	u8		dbg_omci_rxbuf[48];	/* the last DS OMCI baseline message */
};

static struct rtl9602c_eth *g_ep;	/* single-instance, for /proc diag */

static inline u32 ep_rd(struct rtl9602c_eth *ep, u32 r) { return ioread32(ep->base + r); }
static inline void ep_wr(struct rtl9602c_eth *ep, u32 r, u32 v) { iowrite32(v, ep->base + r); }

/* SW-follows-HW slot mapping. TxCDO is NOT writable while the ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 25. */
#define SW_PHY_PWRDN_GUARD	0x00214
#define   PHY_PWRDN_GUARD_OK	0x1f	/* low 5 bits, all set = port 0 may be powered down */

static int rtl9602c_gphy_wait(struct rtl9602c_eth *ep)
{
	int i;

	for (i = 0; i < 10000; i++) {
		if (!(ioread32(ep->sw + SW_GPHY_IND_RD) & GPHY_IND_BUSY))
			return 0;
		udelay(1);
	}
	return -ETIMEDOUT;
}

/* -> 0 and *out set, or negative with *out LEFT EXACTLY AS IT WAS: an all-ones
 * MII read is a plausible register value, so a failure must not return one. */
static int rtl9602c_gphy_read__locked(struct rtl9602c_eth *ep, unsigned int phyad,
				      unsigned int reg, u16 *out)
{
	u32 adr = GPHY_IND_PHY(phyad) | GPHY_MII_PAGE | ((reg & 7) << 1);

	/* PREFLIGHT: a command issued while the previous transaction is still
	 * BUSY makes the window answer for the wrong one. */
	if (rtl9602c_gphy_wait(ep))
		return -ETIMEDOUT;
	iowrite32(adr | GPHY_IND_EN, ep->sw + SW_GPHY_IND_CMD);
	if (rtl9602c_gphy_wait(ep))
		return -ETIMEDOUT;
	*out = ioread32(ep->sw + SW_GPHY_IND_RD) & 0xffff;
	return 0;
}

static int rtl9602c_gphy_write__locked(struct rtl9602c_eth *ep, unsigned int phyad,
				       unsigned int reg, u16 val)
{
	u32 adr = GPHY_IND_PHY(phyad) | GPHY_MII_PAGE | ((reg & 7) << 1);

	/* PREFLIGHT BEFORE THE DATA REGISTER: the value would otherwise be
	 * consumed by a transaction still in flight. */
	if (rtl9602c_gphy_wait(ep))
		return -ETIMEDOUT;
	iowrite32(val, ep->sw + SW_GPHY_IND_WD);
	iowrite32(adr | GPHY_IND_WREN | GPHY_IND_EN, ep->sw + SW_GPHY_IND_CMD);
	return rtl9602c_gphy_wait(ep);
}

/* The boot loader's own command words, issued with the ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 26. */
static int rtl9602c_gphy_raw_cmd__locked(struct rtl9602c_eth *ep, u32 cmd)
{
	if (rtl9602c_gphy_wait(ep))
		return -ETIMEDOUT;
	iowrite32(cmd, ep->sw + SW_GPHY_IND_CMD);
	return rtl9602c_gphy_wait(ep);
}

static int rtl9602c_gphy_raw_write__locked(struct rtl9602c_eth *ep, u16 val, u32 cmd)
{
	if (rtl9602c_gphy_wait(ep))
		return -ETIMEDOUT;
	iowrite32(val, ep->sw + SW_GPHY_IND_WD);
	return rtl9602c_gphy_raw_cmd__locked(ep, cmd);
}

static inline unsigned int tx_slot(struct rtl9602c_eth *ep, unsigned int counter)
{
	return (ep->tx_rot + counter) % TX_RING_SIZE;
}

static inline unsigned int otx_slot(struct rtl9602c_eth *ep, unsigned int counter)
{
	return (ep->otx_rot + counter) % OTX_RING_SIZE;
}

static inline unsigned int tx_eor_slot(struct rtl9602c_eth *ep)
{
	return TX_RING_SIZE - 1;	/* wrap descriptor: fixed physical slot */
}

static inline unsigned int otx_eor_slot(struct rtl9602c_eth *ep)
{
	return OTX_RING_SIZE - 1;
}

/* Align the SW producers to the live engine positions. Call ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 27. */
static void rtl9602c_tx_align(struct rtl9602c_eth *ep)
{
	ep->tx_rot = ioread16(ep->base + R_TxCDO1) % TX_RING_SIZE;
	ep->otx_rot = 0;
	if (omci_tx_ring) {
		unsigned int h = rtl9602c_omci_hwring(omci_tx_ring);

		ep->otx_rot = ioread16(ep->base + R_TxCDO(h)) % OTX_RING_SIZE;
	}
	ep->dbg_rearm++;
}

/* Arm the GMAC OMCI trap so DS frames on stream-id `sid` (the ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 28. */
void rtl9602c_eth_set_omci_sid(unsigned int sid)
{
	struct rtl9602c_eth *ep = g_ep;

	if (!ep)
		return;
	/* cpu-tag (CPUTAGCR/CPUTAG1CR) is armed once in open() at the ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 29. */
	{
		unsigned int r;
		for (r = 0; r < 7; r++)
			ep_wr(ep, R_RRING_ROUTING1 + r * 4, 0);
	}
	ep->omci_trap_on = true;
	netdev_dbg(ep->ndev, "OMCI trap armed: SID %u (cpu-tag CPUTAGCR/CPUTAG1CR armed at open(); RX-ring routing zeroed)\n",
		    sid);
}
EXPORT_SYMBOL(rtl9602c_eth_set_omci_sid);

/* Provision the ONU identity (G.984.3 ONU-SN: 4 ASCII vendor ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 30. */
void rtl9602c_eth_set_omci_identity(const u8 *sn8)
{
	luna_omci_set_sn(sn8);
}
EXPORT_SYMBOL(rtl9602c_eth_set_omci_identity);

/* DS OMCI frames that actually reached the CPU NIC ring (private dbg counter). */
u32 rtl9602c_eth_omci_rx_count(void)
{
	struct rtl9602c_eth *ep = g_ep;

	return ep ? ep->dbg_omci_rx : 0;
}
EXPORT_SYMBOL(rtl9602c_eth_omci_rx_count);

/* gpon0 (WAN) RX packet count. 0 = the OLT has forwarded us ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 123. */
u32 rtl9602c_eth_wan_rx_count(void)
{
	struct rtl9602c_eth *ep = g_ep;

	return (ep && ep->wan_ndev) ? (u32)ep->wan_ndev->stats.rx_packets : 0;
}
EXPORT_SYMBOL(rtl9602c_eth_wan_rx_count);

/* US-OMCI TX-ring "dirty" cursor = number of OMCC descriptors ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 31. */
u32 rtl9602c_eth_omci_tx_dirty(void)
{
	struct rtl9602c_eth *ep = g_ep;

	if (!ep)
		return 0;
	return (omci_tx_ring == 0) ? ep->tx_dirty : ep->otx_dirty;
}
EXPORT_SYMBOL(rtl9602c_eth_omci_tx_dirty);

/* Minimal switch bring-up: permit ingress from every port and ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 32. */
static void rtl9602c_sw_tbl_pause(void)
{
	udelay(1);
}

static void rtl9602c_sw_min_init(struct rtl9602c_eth *ep)
{
	if (!ep->sw)
		return;

	/* Stock switch-init prerequisites (full-init-sequence ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 33. */
	writel(readl(SOC_SW_ENABLE) | SW_EN_BIT, SOC_SW_ENABLE);

	/* (b) CFG_UNHIOL.IPG_COMPENSATION — swcore 0x23040 bit0. ORACLE-CONFIRMED real
	 * value diff (ours read 0xa8, working stock 0xa9) that demonstrably changed the
	 * OMCI forwarding class when poked live. The stock switch init sets it. */
	if (ep->swm->cfg_unhiol)
		iowrite32(ioread32(ep->sw + ep->swm->cfg_unhiol) | BIT(0),
			  ep->sw + ep->swm->cfg_unhiol);

	/* (c) WRAP_GPHY_MISC.PATCH_PHY_DONE — swcore 0x110 bit0: the "switch ready /
	 * PHY patch done" latch the stock switch init asserts at completion. Without it
	 * the switch may not present itself as fully initialised to the direct-TX
	 * forwarding class. */
	if (ep->swm->gphy_misc)
		iowrite32(ioread32(ep->sw + ep->swm->gphy_misc) | BIT(0),
			  ep->sw + ep->swm->gphy_misc);

	/* Force NO port. The bootloader's WORKING config runs ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 34. */
	iowrite32(0, ep->sw + ep->swm->src_permit);
	/* Flood masks: ports 0,1 (LAN) + 3 (CPU), but NOT port 2 ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 35. */
	iowrite32((ioread32(ep->sw + ep->swm->bc_flood) | ep->swm->port_mask) & ~BIT(ep->swm->pon_port),
		  ep->sw + ep->swm->bc_flood);
	iowrite32((ioread32(ep->sw + ep->swm->unkn_mc_flood) | ep->swm->port_mask) & ~BIT(ep->swm->pon_port),
		  ep->sw + ep->swm->unkn_mc_flood);
	iowrite32((ioread32(ep->sw + ep->swm->unkn_uc_flood) | ep->swm->port_mask) & ~BIT(ep->swm->pon_port),
		  ep->sw + ep->swm->unkn_uc_flood);
	/* Unknown-unicast that misses the L2 lookup (the host's ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 36. */
	iowrite32(0, ep->sw + ep->swm->lut_unkn_uc_da);	/* all ports FORWARD */
	/* 0x27000 (PISO) is a 5-bit isolation-vector INDEX per port, ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 37. */
	{
		struct hwio io = luna_sw_io(ep->sw);
		int p, rc;

		/* 4k-table entry: untag[7:4]=0xf | mbr[3:0]=0xf (all four ports) */
		iowrite32((0xf << 4) | 0xf, ep->sw + SW_TBL_WRDATA);
		iowrite32(SW_TBL_VLAN_WR(SW_DEFAULT_VID), ep->sw + SW_TBL_CTRL);
		/* THE POLL WAS HAND-ROLLED AND ITS ANSWER WAS THROWN AWAY: it ...
		 * dev/MEASURED-rtl9602c_eth.c.md sec 38. */
		rc = gpon_ind_poll(&io, reg_make(SW_TBL_STS), SW_TBL_BUSY,
				   SW_TBL_TRIES, rtl9602c_sw_tbl_pause);
		if (rc < 0)
			netdev_warn(ep->ndev,
				    "swcore VLAN 4k-table engine still BUSY after %u tries (rc=%d): default VLAN %u may not be installed, LAN egress may stay filtered\n",
				    SW_TBL_TRIES, rc, SW_DEFAULT_VID);
		iowrite32(0, ep->sw + SW_VLAN_PORT_ACCEPT_FRAME_TYPE);	/* accept all frame types */
		/* PVID is a 12-bit element array packed TWO PER WORD, so a ...
		 * dev/MEASURED-rtl9602c_eth.c.md sec 39. */
		for (p = 0; p < SW_VLAN_PB_VID_PORTS; p++) {
			void __iomem *w;
			u32 vid = SW_DEFAULT_VID;

			if (!(ep->swm->port_mask & BIT(p)))
				continue;	/* not a port on this chip */

			/* One VID per LAN port: member = that port + the CPU
			 * port, UNTAGGED on the port and TAGGED toward the CPU,
			 * which is what lets eth0.<vid> demux the socket. The
			 * CPU port keeps SW_DEFAULT_VID itself. */
			/* ⚠ COPPER SOCKETS ONLY.  The CPU port carries the tagged
			 * trunk, and the PON port is the FIBRE -- giving either
			 * its own LAN VID would put the WAN datapath in a
			 * per-socket VLAN.  Both come from the chip's own map,
			 * never from a literal: pon_port is 2 here and 4 on the
			 * RTL9603CVD, so a hardcoded skip would be wrong on the
			 * next board. */
			if (port_vlans && p != ep->swm->cpu_port &&
			    p != ep->swm->pon_port) {
				u32 mbr = BIT(p) | BIT(ep->swm->cpu_port);

				vid = SW_PORT_VID_BASE + p;
				iowrite32((BIT(p) << 4) | mbr,
					  ep->sw + SW_TBL_WRDATA);
				iowrite32(SW_TBL_VLAN_WR(vid),
					  ep->sw + SW_TBL_CTRL);
				if (gpon_ind_poll(&io, reg_make(SW_TBL_STS),
						  SW_TBL_BUSY, SW_TBL_TRIES,
						  rtl9602c_sw_tbl_pause) < 0)
					netdev_warn(ep->ndev,
						    "swcore VLAN table BUSY writing per-port VLAN %u for port %u: that socket will not be separable\n",
						    vid, p);
			}

			w = ep->sw + sw_packed_off(SW_VLAN_PB_VID, p,
						   SW_VLAN_PB_VID_BITS);
			iowrite32(sw_packed_ins(ioread32(w), p,
						SW_VLAN_PB_VID_BITS,
						vid), w);
		}
		iowrite32(0xf, ep->sw + SW_VLAN_INGRESS);	/* ingress filter, ports 0-3 */
		iowrite32(SW_VLAN_CTRL_VAL, ep->sw + SW_VLAN_CTRL); /* enable VLAN function */
	}
	/* Force the CPU port link UP. CRITICAL: the bootloader leaves ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 40. */
	iowrite32(SW_ABLTY_1G_FD_UP, ep->sw + SW_FORCE_P_ABLTY(ep, ep->swm->cpu_port));
	iowrite32(0xfff, ep->sw + SW_ABLTY_FORCE_MODE(ep, ep->swm->cpu_port));

	/* Accept short (runt) frames on the PON port (2) and CPU port ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 41. */
	iowrite32(ioread32(ep->sw + SW_P_MISC_PORT_9602C(ep->swm->pon_port)) | BIT(2),
		  ep->sw + SW_P_MISC_PORT_9602C(ep->swm->pon_port));	/* port 2 (PON) */
	iowrite32(ioread32(ep->sw + SW_P_MISC_PORT_9602C(ep->swm->cpu_port)) | BIT(2),
		  ep->sw + SW_P_MISC_PORT_9602C(ep->swm->cpu_port));	/* port 3 (CPU) */

	/* Force the PON port link UP for the same reason: the ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 42. */
	iowrite32(SW_ABLTY_1G_FD_UP, ep->sw + SW_FORCE_P_ABLTY(ep, ep->swm->pon_port));
	/* Force P2 link UP (0xfff). This is REQUIRED for the DS path ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 43. */
	iowrite32(0xfff, ep->sw + SW_ABLTY_FORCE_MODE(ep, ep->swm->pon_port));
}

/* THE FIRST RUNG of the declared precedence (bootarg -> ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 44. */
static char *mac_param;
module_param_named(mac, mac_param, charp, 0444);
MODULE_PARM_DESC(mac, "station MAC handed in at boot, aa:bb:cc:dd:ee:ff");

/* Thin wrappers over the family helpers, kept at their own names so the call
 * sites and this diff stay small. The BODIES live in luna_eth_regs.h. */
static void rtl9602c_eth_get_hwaddr(struct rtl9602c_eth *ep, u8 *mac)
{
	luna_idr_get(ep->base, mac);
}

static void rtl9602c_eth_set_hwaddr(struct rtl9602c_eth *ep, const u8 *mac)
{
	luna_idr_set(ep->base, mac);
}

/* Stock does NOT give the WAN (nas0_0) the LAN MAC: it ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 45. */
static unsigned int wan_mac_offset = 3;
module_param(wan_mac_offset, uint, 0644);
MODULE_PARM_DESC(wan_mac_offset, "WAN (gpon0) MAC = board/LAN MAC + this offset (default 3, this model)");

/* OMCI MIB-Data-Sync (ME 2 attr 1) seed. THE PROVISIONING GATE
 * dev/MEASURED-rtl9602c_eth.c.md sec 46. */
static unsigned int omci_mds_seed = OMCI_MDS_POISON_SEED;	/* 1..30: satisfies `rsync < 31` unconditionally, so the
					 * OLT provisions whatever it has stored. NOT 0 -- see above. */
module_param(omci_mds_seed, uint, 0644);
MODULE_PARM_DESC(omci_mds_seed, "OMCI ME2 MIB-Data-Sync boot seed (1..30 forces the OLT to re-provision: its gate takes rsync<31 as not-in-sync)");
/* mds_reset0: on an on-wire MIB-Reset (MT 0x4f), zero the ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 47. */
static bool mds_reset0 = true;
module_param(mds_reset0, bool, 0644);
MODULE_PARM_DESC(mds_reset0, "on MIB-Reset zero ME2 MIB-Data-Sync (G.988/stock, default) vs re-seed");

/* THE MIB-DATA-SYNC SEED IS A GUESS, AND A GUESS CANNOT BE ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 48. */
static bool omci_mds_adapt = true;
module_param(omci_mds_adapt, bool, 0644);
MODULE_PARM_DESC(omci_mds_adapt, "walk the reported ME2 MIB-Data-Sync when the OLT reads but never provisions (default on)");
static unsigned int omci_mds_adapt_reads = 12;
module_param(omci_mds_adapt_reads, uint, 0644);
MODULE_PARM_DESC(omci_mds_adapt_reads, "DS OMCI reads with no provisioning before the MIB-Data-Sync is advanced");

/* The MDS walk's step is the CORE's OMCI_MDS_WALK_STEP ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 49. */
static void rtl9602c_wan_mac(u8 *out, const u8 *base)
{
	rtl9602c_wan_mac_add(out, base, wan_mac_offset);
}

/* Program the station address into the hardware (IDR) on a ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 50. */
static int rtl9602c_eth_set_mac_address(struct net_device *ndev, void *p)
{
	struct rtl9602c_eth *ep = netdev_priv(ndev);
	int ret = eth_mac_addr(ndev, p);

	if (ret)
		return ret;
	rtl9602c_eth_set_hwaddr(ep, ndev->dev_addr);
	/* Keep the WAN (gpon0) identity tracking the board MAC provisioned onto eth0
	 * (rtk_factory), applying the stock model offset: WAN = LAN + wan_mac_offset
	 * (see rtl9602c_wan_mac). This is the MAC the ISP/OLT identifies the ONU by. */
	if (ep->wan_ndev) {
		u8 wmac[ETH_ALEN];

		rtl9602c_wan_mac(wmac, ndev->dev_addr);
		eth_hw_addr_set(ep->wan_ndev, wmac);
	}
	return 0;
}

/* Give RX descriptor @idx a fresh buffer and hand it to HW (own=1). */
/* The body is the FAMILY's (luna_eth_regs.h): both drivers had it character
 * for character apart from the struct that reached `->rx_ring`.  The wrapper
 * keeps the old name and signature so every call site is untouched. */
static int rtl9602c_eth_refill(struct rtl9602c_eth *ep, unsigned int idx)
{
	return luna_rx_refill(ep->ndev, ep->dev, ep->rx_ring, ep->rx_skb,
				 ep->rx_buf_dma, idx, RX_RING_SIZE, RX_BUF_SIZE);
}

/* ===== M2: G.988 OMCI responder + upstream OMCC TX ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 51. */
#define TXD0_OMCI_KEEP_DISLRN_PSEL 0x02240000u
/* TXD2_OMCI_CPUTAG / TXD2_OMCI_EFID: moved to rtl9602c_l34_logic.h with
 * the hoisted steering encode (rtl9602c_omci_txd_word2). */
/* word0 descriptor-flag ORs applied by the ring-submit path (it also re-ORs
 * word0 & 0x077e0000, see above). */
#define TXD0_DESC_FLAGS		(0xb8800000u | 0x40000000u)	/* = 0xf8800000 */
/* The ★ 9602C opts3/word3 layout (the 9602C-vs-9607C ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 124. */
#define RTL9602C_OMCC_SID	64			/* OMCC US SID (== GPON flow 64) */
#define RTL8_4_TAG_LEN		8			/* software rtl8_4 0x8899 cpu-tag (also used by the LAN xmit below) */

/* LAYER BOUNDARY (2026-08-05; MIC resolved 2026-09-01, ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 52. */
static void rtl9602c_eth_omci_reclaim(struct rtl9602c_eth *ep)
{
	while (ep->otx_dirty != ep->otx_head) {
		unsigned int i = otx_slot(ep, ep->otx_dirty);

		if (ep->otx_ring[i].opts1 & D_OWN)	/* HW still owns it (OWN in opts1/word0) */
			break;
		dma_unmap_single(ep->dev, ep->otx_buf_dma[i], ep->otx_buf_len[i],
				 DMA_TO_DEVICE);
		dev_consume_skb_any(ep->otx_skb[i]);
		ep->otx_skb[i] = NULL;
		ep->otx_dirty++;
	}
}

/* Forward decl: the shared-ring-0 OMCI path reclaims the LAN ring (defined with
 * the rest of the LAN datapath further down). */
static void rtl9602c_eth_tx_reclaim(struct rtl9602c_eth *ep);

/* Stock per-packet TX-fetch GO (observed in the stock ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 53. */
static void rtl9602c_eth_tx_fetch(struct rtl9602c_eth *ep)
{
	int n;

	if (!ep->txgo)
		return;
	iowrite32(ioread32(ep->txgo + 0x38) | BIT(31), ep->txgo + 0x38);
	for (n = 0; n < 100; n++) {
		if (!(ioread32(ep->txgo + 0x38) & BIT(31)))
			break;
		cpu_relax();
	}
}

/* the steered-descriptor LAN-ring-0 publish, written ONCE
 * dev/MEASURED-rtl9602c_eth.c.md sec 54. */
static inline u32 txd_word0_steered(unsigned int len)
{
	return D_FS | D_LS | D_TXCRC | D_IPCS | (len & TXD_LEN_MASK) |
	       TXD0_OMCI_KEEP_DISLRN_PSEL;
}

/* Claim the next LAN-ring-0 slot for @skb and describe its ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 125. */
static unsigned int txd_take_slot(struct rtl9602c_eth *ep, struct sk_buff *skb, dma_addr_t da, u32 len)
{
	unsigned int i = tx_slot(ep, ep->tx_head);

	ep->tx_skb[i] = skb;		/* the LAN ring reclaim frees it */
	ep->tx_buf_dma[i] = da;
	ep->tx_buf_len[i] = len;
	ep->tx_ring[i].addr = da | DMA_BUS_WINDOW;
	return i;
}

/* Hand slot @i to the hardware. OWN goes into opts1 LAST and ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 126. */
static void txd_publish(struct rtl9602c_eth *ep, unsigned int i, u32 word0,
			bool may_skip_go)
{
	wmb();				/* descriptor body before ownership */
	ep->tx_ring[i].opts1 = word0 | D_OWN;	/* OWN in opts1: publish to HW */
	wmb();
	ep->tx_head++;
	/* THE SAME KNOB AS THE LAN PATH, AND IT WAS ONLY ON ONE OF ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 55. */
	if (txgo_xmit || !may_skip_go)
		rtl9602c_eth_tx_fetch(ep);	/* stock per-packet TX-fetch GO (0x18001038[31]) */
	ep_wr(ep, R_IO_CMD, ep_rd(ep, R_IO_CMD) | BIT(0));	/* kick LAN ring 0 */
}

/* Shared-ring-0 US-OMCI transmit (omci_tx_ring==0): the OMCI ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 56. */
static int rtl9602c_eth_omci_xmit_ring0(struct rtl9602c_eth *ep, const u8 *omci,
					unsigned int len)
{
	struct sk_buff *skb;
	unsigned long flags;
	unsigned int i;
	dma_addr_t da;
	u32 word0;

	/* LAN-ring HW-descriptor path: the bare OMCI PDU on the proven-to-fetch LAN
	 * ring 0 (kick R_IO_CMD bit0) with the CORRECTED HW cpu-tag descriptor -- NOT
	 * the SW 0x8899 tag.  Isolates RING from DESCRIPTOR: HW ring 4 does fetch, yet
	 * RX_SID_GOOD stays 0. */
	{	/* Stock sends the OMCI PDU RAW (48 bytes, no Ethernet pad) — the
		 * working stock ref ONU's TX descriptor is len=0x30=48. The old
		 * pad-to-60 was a TX-stall workaround, now obsolete (the SW-follows-
		 * HW ring alignment fixed the runt stall). Send exactly what stock
		 * sends so the US-NIC sees the same frame. */
		skb = netdev_alloc_skb(ep->ndev, len);
		if (!skb) {
			ep->dbg_omci_tx_drop++;
			return -ENOMEM;
		}
		skb_put(skb, len);
		memcpy(skb->data, omci, len);	/* bare OMCI PDU, raw length */
	}

	da = dma_map_single(ep->dev, skb->data, len, DMA_TO_DEVICE);
	if (dma_mapping_error(ep->dev, da)) {
		dev_kfree_skb_any(skb);
		ep->dbg_omci_tx_drop++;
		return -ENOMEM;
	}

	spin_lock_irqsave(&ep->tx_lock, flags);
	/* The GPON driver calls in from ITS OWN timer/softirq, so the ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 57. */
	if (ep->closing || !ep->tx_ring) {
		spin_unlock_irqrestore(&ep->tx_lock, flags);
		dma_unmap_single(ep->dev, da, len, DMA_TO_DEVICE);
		dev_kfree_skb_any(skb);
		ep->dbg_omci_tx_drop++;
		return -ENODEV;
	}
	/* Reclaim the LAN ring first so a free slot is visible; if the LAN ring is
	 * full, DROP the OMCI frame (do NOT stop the queue — that would stall LAN
	 * TX for a control frame). The OLT retransmits the OMCI request. */
	rtl9602c_eth_tx_reclaim(ep);
	/* If the shared LAN ring is full, the GMAC simply hasn't ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 58. */
	{
		int spin = 64;

		while (luna_gmac_tx_ring_full(ep->tx_head, ep->tx_dirty,
					      TX_RING_SIZE, 0) && spin-- > 0) {
			ep_wr(ep, R_IO_CMD, ep_rd(ep, R_IO_CMD) | BIT(0));	/* retire ring0 */
			cpu_relax();
			rtl9602c_eth_tx_reclaim(ep);
		}
	}
	if (luna_gmac_tx_ring_full(ep->tx_head, ep->tx_dirty,
				   TX_RING_SIZE, 0)) {
		spin_unlock_irqrestore(&ep->tx_lock, flags);
		dma_unmap_single(ep->dev, da, len, DMA_TO_DEVICE);
		dev_kfree_skb_any(skb);
		ep->dbg_omci_tx_drop++;
		return -EBUSY;
	}
	i = txd_take_slot(ep, skb, da, len);

	/* word0 (opts1) = FS|LS|len|0x02240000 ... -- dev/MEASURED-rtl9602c_eth.c.md sec 59. */
	word0 = txd_word0_steered(len);
	if (i == tx_eor_slot(ep))
		word0 |= D_EOR;

	/* HW cpu-tag steering words -- EXACT stock values (live ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 127. */
	ep->tx_ring[i].opts2 = rtl9602c_omci_txd_word2(omci_word2_ovr);
	ep->tx_ring[i].opts3 = rtl9602c_omci_txd_word3(omci_word3_ovr,
						       RTL9602C_OMCC_SID);
	ep->tx_ring[i].opts4 = 0;
	if (omci_minimal) {	/* TEST: descriptor IDENTICAL to the draining LAN path (no keep/dislrn/psel, no cpu-tag) */
		word0 = D_FS | D_LS | D_TXCRC | (len & TXD_LEN_MASK);
		if (i == tx_eor_slot(ep))
			word0 |= D_EOR;
		ep->tx_ring[i].opts2 = 0;
		ep->tx_ring[i].opts3 = 0;
	}
	/* Recorded BEFORE the publish, not after it as this used to be: it is a
	 * diagnostic, and naming the slot while it is still ours is the half that
	 * can never describe a descriptor the engine has already eaten. */
	ep->omci_r0_last_slot = (int)i;
	txd_publish(ep, i, word0, false);  /* US OMCI: the GO is NOT optional */
	spin_unlock_irqrestore(&ep->tx_lock, flags);

	if (ep->dbg_omci_tx < 30) {	/* first few only, so serial isn't flooded */
		/* PRIME PROBE: did the GMAC INSERT the cpu-tag on the ...
		 * dev/MEASURED-rtl9602c_eth.c.md sec 60. */
		u32 post_w0;
		udelay(120);			/* let the GMAC retire this 48B TX */
		post_w0 = ep->tx_ring[i].opts1;
		netdev_info(ep->ndev,
			"omci_tx[ring0]: w3=%08x slot=%u | post_w0=%08x (0x30000030=tag-inserted, 0x32240030=NOT)\n",
			ep->tx_ring[i].opts3, i, post_w0);
	}

	ep->dbg_omci_tx++;
	ep->ndev->stats.tx_packets++;
	ep->ndev->stats.tx_bytes += len;
	return 0;
}

/* US-OMCI upstream transmit on the DEDICATED OMCC ring. The ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 61. */
static netdev_tx_t rtl9602c_eth_wan_xmit(struct sk_buff *skb, struct net_device *ndev)
{
	struct rtl9602c_eth *ep = *(struct rtl9602c_eth **)netdev_priv(ndev);
	unsigned long flags;
	unsigned int i, len;
	dma_addr_t da;
	u32 word0;

	if (skb_put_padto(skb, ETH_ZLEN))	/* pad runts to the min Ethernet frame; frees skb on error */
		return NETDEV_TX_OK;
	len = skb->len;

	da = dma_map_single(ep->dev, skb->data, len, DMA_TO_DEVICE);
	if (dma_mapping_error(ep->dev, da)) {
		dev_kfree_skb_any(skb);
		ndev->stats.tx_dropped++;
		return NETDEV_TX_OK;
	}

	spin_lock_irqsave(&ep->tx_lock, flags);
	if (ep->closing || !ep->tx_ring || !luna_gpon_data_ready()) {
		spin_unlock_irqrestore(&ep->tx_lock, flags);
		dma_unmap_single(ep->dev, da, len, DMA_TO_DEVICE);
		dev_kfree_skb_any(skb);
		ndev->stats.tx_dropped++;
		return NETDEV_TX_OK;
	}
	rtl9602c_eth_tx_reclaim(ep);	/* shared LAN ring 0; drop on full (DHCP retransmits) */
	/* THE OMCI RESERVE IS HONOURED HERE TOO (2026-09-04). This ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 62. */
	if (luna_gmac_tx_ring_full(ep->tx_head, ep->tx_dirty,
				   TX_RING_SIZE, OMCI_RESV)) {
		spin_unlock_irqrestore(&ep->tx_lock, flags);
		dma_unmap_single(ep->dev, da, len, DMA_TO_DEVICE);
		dev_kfree_skb_any(skb);
		ndev->stats.tx_dropped++;
		return NETDEV_TX_OK;
	}
	i = txd_take_slot(ep, skb, da, len);
	word0 = txd_word0_steered(len);
	if (i == tx_eor_slot(ep))
		word0 |= D_EOR;
	ep->tx_ring[i].opts2 = rtl9602c_omci_txd_word2(0);	/* stock cputag|efid */
	ep->tx_ring[i].opts3 = rtl9602c_omci_txd_word3(0, GPON_DATA_FLOW);	/* steer to the data SID */
	ep->tx_ring[i].opts4 = 0;
	txd_publish(ep, i, word0, true);   /* WAN: the throughput A/B may skip it */
	spin_unlock_irqrestore(&ep->tx_lock, flags);

	ndev->stats.tx_packets++;
	ndev->stats.tx_bytes += len;
	return NETDEV_TX_OK;
}

static int rtl9602c_eth_wan_open(struct net_device *ndev)
{
	struct rtl9602c_eth *ep = *(struct rtl9602c_eth **)netdev_priv(ndev);

	/* Set the WAN identity the OLT/ISP uses to recognise this ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 128. */
	if (ep && ep->ndev && is_valid_ether_addr(ep->ndev->dev_addr)) {
		u8 wmac[ETH_ALEN];

		rtl9602c_wan_mac(wmac, ep->ndev->dev_addr);
		eth_hw_addr_set(ndev, wmac);
	}
	/* RX/TX rings + NAPI are owned by eth0 (shared HW); open just enables the queue and
	 * holds carrier up so netifd runs the DHCP client. */
	netif_carrier_on(ndev);
	netif_start_queue(ndev);
	return 0;
}

static int rtl9602c_eth_wan_stop(struct net_device *ndev)
{
	netif_stop_queue(ndev);
	netif_carrier_off(ndev);
	return 0;
}

static const struct net_device_ops rtl9602c_eth_wan_ops = {
#ifdef CONFIG_GPON_FLOW_OFFLOAD
	.ndo_setup_tc		= rtl9602c_l34_setup_tc,
#endif
	.ndo_open		= rtl9602c_eth_wan_open,
	.ndo_stop		= rtl9602c_eth_wan_stop,
	.ndo_start_xmit		= rtl9602c_eth_wan_xmit,
	.ndo_set_mac_address	= eth_mac_addr,
	.ndo_validate_addr	= eth_validate_addr,
};

static int rtl9602c_eth_omci_xmit(struct rtl9602c_eth *ep, const u8 *omci,
				  unsigned int len)
{
	struct sk_buff *skb;
	unsigned long flags;
	unsigned int i, hwring;
	bool kick_iocmd1;
	dma_addr_t da;
	u32 word0, word2, word3, dmask;

	if (len < 8 || len > 1500)
		return -EINVAL;
	/* omci_tx_ring==0: shared-ring-0 test path — enqueue on the proven LAN
	 * ring 0 with the OMCI steering descriptor (isolates steering from the
	 * "ring 4 won't fetch" problem). All ring instances 1..5 use the dedicated
	 * ring below. */
	if (omci_tx_ring == 0)
		return rtl9602c_eth_omci_xmit_ring0(ep, omci, len);
	/* omci_tx_ring is the HW ring h directly — the SAME h used to arm R_TxFDP(h)
	 * in open(). Derive the doorbell from h so they can never disagree (the prior
	 * bug: ring armed at h=4/0x1340 but kicked R_IO_CMD bit0 = h=0). Stock kick
	 * behavior: h<4 -> R_IO_CMD |= 1<<h; h==4 -> R_IO_CMD1 |= 0x100. */
	kick_iocmd1 = rtl9602c_omci_doorbell(omci_tx_ring, omci_doorbell_bit,
					     &hwring, &dmask);

	{	/* Pad a runt OMCI PDU up to the min Ethernet frame. The GMAC TX engine
		 * stalls when fed sub-60B frames (the LAN path never sends runts; the
		 * 48B selftest PDU did — the ring drained ~3 then froze, OWN stuck). Zero-
		 * pad to 60 so the GMAC fetch engine keeps draining. */
		unsigned int srclen = len;
		if (len < 60)
			len = 60;
		skb = netdev_alloc_skb(ep->ndev, len);
		if (!skb) {
			ep->dbg_omci_tx_drop++;
			return -ENOMEM;
		}
		skb_put(skb, len);
		memset(skb->data, 0, len);
		memcpy(skb->data, omci, srclen);	/* bare OMCI PDU, zero-padded to 60 */
	}

	da = dma_map_single(ep->dev, skb->data, len, DMA_TO_DEVICE);
	if (dma_mapping_error(ep->dev, da)) {
		dev_kfree_skb_any(skb);
		ep->dbg_omci_tx_drop++;
		return -ENOMEM;
	}

	spin_lock_irqsave(&ep->tx_lock, flags);
	if (ep->closing || !ep->otx_ring) {	/* see the ring0-path guard */
		spin_unlock_irqrestore(&ep->tx_lock, flags);
		dma_unmap_single(ep->dev, da, len, DMA_TO_DEVICE);
		dev_kfree_skb_any(skb);
		ep->dbg_omci_tx_drop++;
		return -ENODEV;
	}
	rtl9602c_eth_omci_reclaim(ep);
	if (luna_gmac_tx_ring_full(ep->otx_head, ep->otx_dirty,
				   OTX_RING_SIZE, 0)) {
		spin_unlock_irqrestore(&ep->tx_lock, flags);
		dma_unmap_single(ep->dev, da, len, DMA_TO_DEVICE);
		dev_kfree_skb_any(skb);
		ep->dbg_omci_tx_drop++;
		return -EBUSY;		/* ring full; OLT retransmits the request */
	}
	i = otx_slot(ep, ep->otx_head);
	ep->otx_skb[i] = skb;
	ep->otx_buf_dma[i] = da;
	ep->otx_buf_len[i] = len;
	ep->otx_ring[i].addr = da | DMA_BUS_WINDOW;

	/* word0 (opts1) = FS|LS|len|0x02240000 ... -- dev/MEASURED-rtl9602c_eth.c.md sec 63. */
	word0 = D_FS | D_LS | D_TXCRC | D_IPCS | (len & TXD_LEN_MASK);
	word0 |= TXD0_OMCI_KEEP_DISLRN_PSEL;
	/* Same fix as the ring-0 path: DO NOT OR TXD0_DESC_FLAGS (0xf8800000) — it sets
	 * D_EOR (bit30) on EVERY descriptor, so the GMAC treats each as end-of-ring and
	 * never drains the ring (OWN stuck, dirty stalls). D_EOR belongs ONLY on the wrap
	 * slot (set just below), exactly like the working LAN TX path. */
	if (i == otx_eor_slot(ep))
		word0 |= D_EOR;

	/* word2 (opts2) = cputag(31) | efid(19), tx_portmask [18:16] ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 64. */
	word2 = rtl9602c_omci_txd_word2(omci_word2_ovr);	/* stock cputag|efid; hoisted encode */

	/* word3 (opts3): stock US-OMCI steering = one-hot PON_SID ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 65. */
	word3 = rtl9602c_omci_txd_word3(omci_word3_ovr,
					RTL9602C_OMCC_SID);	/* 9602C: pmask[28:23]|SID[22:16] */

	if (omci_minimal) {	/* TEST: descriptor IDENTICAL to the draining LAN path */
		word0 = D_FS | D_LS | D_TXCRC | (len & TXD_LEN_MASK);
		if (i == otx_eor_slot(ep))
			word0 |= D_EOR;
		word2 = 0;
		word3 = 0;
	}
	ep->otx_ring[i].opts2 = word2;		/* body first */
	ep->otx_ring[i].opts3 = word3;
	ep->otx_ring[i].opts4 = 0;
	wmb();				/* descriptor body before ownership */
	ep->otx_ring[i].opts1 = word0 | D_OWN;	/* publish: OWN in opts1 (word0) */
	wmb();
	ep->otx_head++;
	/* Kick the per-ring poll doorbell for THIS HW ring (h). HW ring 4 is special-
	 * cased to R_IO_CMD1 |= 0x100; rings 0..3 use R_IO_CMD bit h -- register and
	 * mask both come from rtl9602c_omci_doorbell(), the SAME derivation as the
	 * R_TxFDP(h) arm in open(), so the engine fetches the ring we filled. */
	if (kick_iocmd1)
		/* HW ring 4 (TxFDP5) poll "go" = IO_CMD1 |= TX_POLL5 (bit8 = ...
		 * dev/MEASURED-rtl9602c_eth.c.md sec 129. */
		ep_wr(ep, R_IO_CMD1, ep_rd(ep, R_IO_CMD1) | dmask);
	else
		ep_wr(ep, R_IO_CMD, ep_rd(ep, R_IO_CMD) | dmask);
	spin_unlock_irqrestore(&ep->tx_lock, flags);

	if (ep->dbg_omci_tx < 8)	/* first few only, so serial isn't flooded */
		netdev_info(ep->ndev,
			"omci_tx: w0=%08x w2=%08x w3=%08x hwring=%u doorbell=%s (sid_idx=%u pon=%u len=%u)\n",
			word0, word2, word3, hwring,
			kick_iocmd1 ? "R_IO_CMD1|0x100" : "R_IO_CMD bit",
			omci_sid_idx, omci_pon_port, len);

	ep->dbg_omci_tx++;
	ep->ndev->stats.tx_packets++;
	ep->ndev->stats.tx_bytes += len;
	return 0;
}

/* OLT-INDEPENDENT US-OMCI datapath self-test: inject a ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 66. */
void rtl9602c_eth_omci_selftest(void)
{
	struct rtl9602c_eth *ep = g_ep;
	u8 frame[48];

	if (!ep)
		return;
	/* Arm the GMAC OMCI cpu-tag routing (CPUTAGCR=0x901eff04) — ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 130. */
	rtl9602c_eth_set_omci_sid(RTL9602C_OMCC_SID);
	memset(frame, 0, sizeof(frame));
	frame[0] = 0x00; frame[1] = 0x01;	/* TID */
	frame[2] = 0x29;			/* MT = Get-response (0x09 | AK 0x20) */
	frame[3] = 0x0a;			/* DevId (baseline) */
	frame[4] = 0x01; frame[5] = 0x00;	/* ME class 256 (ONT-G) */
	rtl9602c_eth_omci_xmit(ep, frame, sizeof(frame));
}
EXPORT_SYMBOL(rtl9602c_eth_omci_selftest);

/* OMCI (ITU-T G.988): THE RESPONDER IS THE COMMON CORE'S; ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 67. */
static struct omci_onu luna_onu;

/* RX copies the original baseline prefix and length to the shared timer owner. */
static void rtl9602c_eth_omci_input(struct rtl9602c_eth *ep, const u8 *msg,
				unsigned int len)
{
	int rc = luna_omci_enqueue(ep, msg, len);

	if (rc)
		ep->dbg_omci_unhandled++;
}

/* LAYER BOUNDARY -- RESOLVED 2026-09-02: the autonomous AVC ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 68. */
void rtl9602c_eth_omci_set_optical(s16 rx_level, s16 tx_level)
{
	luna_omci_set_optical((u16)rx_level, (u16)tx_level);
}

void rtl9602c_eth_omci_report_oper_up(void)
{
	luna_omci_report_oper_up();
}
EXPORT_SYMBOL(rtl9602c_eth_omci_report_oper_up);

/* `napi_ctx` says whether the caller is INSIDE napi->poll. It ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 69. */
static int rtl9602c_eth_rx(struct rtl9602c_eth *ep, int budget, bool napi_ctx)
{
	struct net_device *ndev = ep->ndev;
	int rx_done = 0;

	while (rx_done < budget) {
		unsigned int i = ep->rx_head;
		u32 opts1 = ep->rx_ring[i].opts1;
		struct sk_buff *skb, *fresh;
		dma_addr_t fresh_dma;
		u32 len;

		if (opts1 & D_OWN)		/* still HW-owned: nothing more */
			break;
		ep->dbg_filled++;		/* HW handed this descriptor back */

		/* Secure the REPLACEMENT before consuming the frame: every arm
		 * dev/MEASURED-rtl9602c_eth.c.md sec 70. */
		fresh = luna_rx_alloc(ndev, ep->dev, RX_BUF_SIZE, &fresh_dma);
		if (!fresh) {
			ndev->stats.rx_dropped++;
			luna_rx_rearm(ep->rx_ring, i, RX_RING_SIZE, RX_BUF_SIZE);
			ep->rx_head = (i + 1) % RX_RING_SIZE;
			rx_done++;
			continue;
		}

		len = (opts1 & RXD_LEN_MASK);
		skb = ep->rx_skb[i];
		dma_unmap_single(ep->dev, ep->rx_buf_dma[i], RX_BUF_SIZE,
				 DMA_FROM_DEVICE);

		/* DS-OMCI classifier + BOTH-ends length guard: hoisted to ...
		 * dev/MEASURED-rtl9602c_eth.c.md sec 71. */
		if (rtl9602c_rx_is_ds_omci(ep->swm->rx_layout, ep->omci_trap_on,
					   ep->rx_ring[i].opts2,
					   ep->rx_ring[i].opts3,
					   skb->data, len, ep->swm->pon_port,
					   ep->swm->omci_cpu_reason,
					   RX_CPU_PREFIX, RX_BUF_SIZE)) {
			/* DS OMCI on the OMCC. Capture for /proc, then hand the raw G.988
			 * message (prefix stripped) to the responder. */
			ep->dbg_omci_rx++;
			ep->dbg_omci_rxlen = len - RX_CPU_PREFIX;
			memcpy(ep->dbg_omci_rxbuf, skb->data + RX_CPU_PREFIX,
			       min_t(unsigned int, len - RX_CPU_PREFIX,
				     sizeof(ep->dbg_omci_rxbuf)));
			rtl9602c_eth_omci_input(ep, skb->data + RX_CPU_PREFIX,
						len - RX_CPU_PREFIX);
			dev_kfree_skb_any(skb);
		} else if (rtl9602c_rx_frame_bad(opts1, RXD_CRCERR | RXD_RCDF,
						 len, RX_CPU_PREFIX,
						 RX_BUF_SIZE)) {
			/* bad-frame verdict hoisted to flowcore: completes the
			 * RX classification trio fuzz_rx.c drives on x86 */
			ndev->stats.rx_errors++;
			ep->dbg_err++;
			dev_kfree_skb_any(skb);
		} else {
			struct net_device *rdev = ndev;	/* receive netdev: eth0, or gpon0 for PON-port WAN frames */

			ep->dbg_good++;
			/* Do NOT software-strip a 4-byte FCS here: on this GMAC the ...
			 * dev/MEASURED-rtl9602c_eth.c.md sec 72. */
			skb_put(skb, len);
			/* Capture the raw frame (pre-pull) for /proc diag. */
			ep->dbg_rxlen = len;
			memcpy(ep->dbg_rxbuf, skb->data,
			       min_t(unsigned int, len, sizeof(ep->dbg_rxbuf)));
			/* opts3 src_port_num [19:16] = ingress port. WAN demux: ...
			 * dev/MEASURED-rtl9602c_eth.c.md sec 131. */
			{
				const u8 *dst = skb->data + RX_CPU_PREFIX;
				unsigned int sp = luna_gmac_rx_src_port(ep->swm->rx_layout,
						       ep->rx_ring[i].opts3);

				/* Route drained WAN frames (and any unicast to the gpon0 MAC) ...
				 * dev/MEASURED-rtl9602c_eth.c.md sec 73. */
				if (ep->wan_ndev &&
				    rtl9602c_rx_wan_demux(ep->swm->rx_layout,
						  ep->rx_ring[i].opts3, dst,
							  ep->wan_ndev->dev_addr,
							  ep->swm->pon_port))
					rdev = ep->wan_ndev;
				else
					ep->host_port = sp;
				/* DS-OFFER diag (find why the WAN DHCP OFFER misses gpon0):
				 * log any DHCP-to-client (UDP dst port 68) DS frame + where
				 * it routed. dst = eth hdr; [12:13]=ethertype 0x0800,
				 * [23]=IP proto 0x11(UDP), [36:37]=UDP dst port 0x0044(68). */
				if (len >= RX_CPU_PREFIX + 38 &&
				    dst[12] == 0x08 && dst[13] == 0x00 &&
				    dst[23] == 0x11 &&
				    dst[36] == 0x00 && dst[37] == 0x44)
					pr_info("rtl9602c-eth: DHCP-DS sp=%u opts3=%08x dst=%pM -> %s\n",
						sp, ep->rx_ring[i].opts3, dst,
						rdev == ep->wan_ndev ? "gpon0" : "host");
			}
			/* The switch CPU port prepends a 2-byte offset word ahead of ...
			 * dev/MEASURED-rtl9602c_eth.c.md sec 74. */
			skb_pull(skb, RX_CPU_PREFIX);
			if (!netif_running(rdev)) {
				rdev->stats.rx_dropped++;
				dev_kfree_skb_any(skb);
				goto rx_rearm;
			}
			skb->protocol = eth_type_trans(skb, rdev);
			rdev->stats.rx_packets++;
			rdev->stats.rx_bytes += len;
			/* NAPI poll context: napi_gro_receive, not netif_rx -- which ...
			 * dev/MEASURED-rtl9602c_eth.c.md sec 75. */
			if (napi_ctx)
				napi_gro_receive(&ep->napi, skb);
			else
				netif_rx(skb);
		}
rx_rearm:
		/* hand the slot back to HW with the buffer secured above */
		luna_rx_arm(ep->rx_ring, ep->rx_skb, ep->rx_buf_dma, i,
			    RX_RING_SIZE, RX_BUF_SIZE, fresh, fresh_dma);
		ep->rx_head = (i + 1) % RX_RING_SIZE;
		rx_done++;
	}
	return rx_done;
}

static void rtl9602c_eth_tx_reclaim(struct rtl9602c_eth *ep)
{
	while (ep->tx_dirty != ep->tx_head) {
		unsigned int i = tx_slot(ep, ep->tx_dirty);

		if (ep->tx_ring[i].opts1 & D_OWN)	/* not sent yet */
			break;
		dma_unmap_single(ep->dev, ep->tx_buf_dma[i], ep->tx_buf_len[i],
				 DMA_TO_DEVICE);
		dev_consume_skb_any(ep->tx_skb[i]);
		ep->tx_skb[i] = NULL;
		ep->tx_dirty++;
	}
	if (netif_queue_stopped(ep->ndev) &&
	    !luna_gmac_tx_ring_full(ep->tx_head, ep->tx_dirty,
				     TX_RING_SIZE, OMCI_RESV))
		netif_wake_queue(ep->ndev);
}

/* The GMAC TX DMA is a self-polling sequential fetch engine: ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 76. */
static void rtl9602c_eth_tx_rekick(struct rtl9602c_eth *ep)
{
	bool parked = false;

	/* Park detection keys on the OLDEST PENDING descriptor (dirty ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 77. */
	if (ep->tx_head != ep->tx_dirty &&
	    (ep->tx_ring[tx_slot(ep, ep->tx_dirty)].opts1 & D_OWN)) {
		parked = true;
		ep_wr(ep, R_IO_CMD, ep_rd(ep, R_IO_CMD) | BIT(0));
	}
	if (omci_tx_ring && ep->otx_head != ep->otx_dirty &&
	    (ep->otx_ring[otx_slot(ep, ep->otx_dirty)].opts1 & D_OWN)) {
		unsigned int h;
		u32 dmask;

		parked = true;
		/* 0xff = the stock derivation: the re-kick deliberately keeps
		 * ignoring the omci_doorbell_bit debug override, exactly as
		 * before the hoist (only the xmit-time kick honours it). */
		if (rtl9602c_omci_doorbell(omci_tx_ring, 0xff, &h, &dmask))
			ep_wr(ep, R_IO_CMD1, ep_rd(ep, R_IO_CMD1) | dmask);
		else
			ep_wr(ep, R_IO_CMD, ep_rd(ep, R_IO_CMD) | dmask);
	}

	/* Park watchdog. A briefly-parked ring is normal (the ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 78. */
	if ((!tx_recover && !tx_softrearm) || ep->closing) {
		ep->stall_since = 0;
	} else if (!parked) {
		ep->stall_since = 0;
		ep->stall_level = 0;
	} else if (!ep->stall_since ||
		   ep->tx_dirty + ep->otx_dirty != ep->stall_lastdirty) {
		if (ep->stall_since)
			ep->stall_level = 0;	/* progress: restart the ladder */
		ep->stall_since = jiffies;
		ep->stall_lastdirty = ep->tx_dirty + ep->otx_dirty;
	} else if (time_after(jiffies,
			      ep->stall_since + msecs_to_jiffies(60))) {
		if (tx_recover) {
			/* Level 1: full GMAC reset + reprogram (CMD.RST by
			 * default; BSP_IP_SEL power-cycle if recover_rst=0). */
			ep->stall_since = 0;
			ep->stall_level = 0;
			schedule_work(&ep->recover_work);
		}
	}
}

/* NAPI poll: drain RX up to `budget`, then (under tx_lock) ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 79. */
static int rtl9602c_eth_napi_poll(struct napi_struct *napi, int budget)
{
	struct rtl9602c_eth *ep = container_of(napi, struct rtl9602c_eth, napi);
	unsigned long flags;
	int work;

	ep->dbg_poll++;
	work = rtl9602c_eth_rx(ep, budget, true);	/* inside napi->poll */
	spin_lock_irqsave(&ep->tx_lock, flags);
	rtl9602c_eth_tx_reclaim(ep);
	rtl9602c_eth_omci_reclaim(ep);
	rtl9602c_eth_tx_rekick(ep);	/* un-park a stalled TX ring */
	spin_unlock_irqrestore(&ep->tx_lock, flags);

	if (work < budget) {
		napi_complete_done(napi, work);
		/* Re-arm. W1C-ack any status latched while masked FIRST so we do
		 * not immediately re-fire on a stale bit, THEN set the mask bits. */
		iowrite16(ioread16(ep->base + R_ISR), ep->base + R_ISR);
		ep_wr(ep, R_ISR1, ep_rd(ep, R_ISR1));
		iowrite16(ioread16(ep->base + R_IMR) | IMR_RX_BITS, ep->base + R_IMR);
		ep_wr(ep, R_IMR0, ep_rd(ep, R_IMR0) | IMR0_TX_BITS);
	}
	return work;
}

/* Slow TX-unpark backstop (IRQ-driven mode). The GMAC TX DMA ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 80. */
static void rtl9602c_eth_rekick_timer(struct timer_list *t)
{
	struct rtl9602c_eth *ep = timer_container_of(ep, t, poll_timer);
	unsigned long flags;

	spin_lock_irqsave(&ep->tx_lock, flags);
	rtl9602c_eth_tx_reclaim(ep);
	rtl9602c_eth_omci_reclaim(ep);
	rtl9602c_eth_tx_rekick(ep);
	spin_unlock_irqrestore(&ep->tx_lock, flags);
	/* While a park is pending, tighten the cadence so the 60ms escalation
	 * ladder is not quantised by the 100ms backstop interval. */
	mod_timer(&ep->poll_timer, jiffies +
		  (ep->stall_since ? msecs_to_jiffies(20) : REKICK_INTERVAL));
}

/* Legacy pure-poll fallback (ep->irq <= 0): the original 2ms ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 132. */
static void rtl9602c_eth_poll(struct timer_list *t)
{
	struct rtl9602c_eth *ep = timer_container_of(ep, t, poll_timer);
	unsigned long flags;

	ep->dbg_poll++;
	rtl9602c_eth_rx(ep, RX_RING_SIZE, false);	/* timer callback, NOT napi->poll */
	spin_lock_irqsave(&ep->tx_lock, flags);
	rtl9602c_eth_tx_reclaim(ep);	/* under tx_lock (races the OMCI inject's locked reclaim on shared ring 0) */
	rtl9602c_eth_omci_reclaim(ep);
	rtl9602c_eth_tx_rekick(ep);	/* TDU-style keep-alive: un-park a stalled TX ring */
	spin_unlock_irqrestore(&ep->tx_lock, flags);
	mod_timer(&ep->poll_timer, jiffies + POLL_INTERVAL);
}

static int rtl9602c_eth_alloc_rings(struct rtl9602c_eth *ep)
{
	unsigned int i;

	ep->rx_ring = dma_alloc_coherent(ep->dev,
			RX_RING_SIZE * sizeof(struct rx_desc),
			&ep->rx_ring_dma, GFP_KERNEL);
	ep->tx_ring = dma_alloc_coherent(ep->dev,
			TX_RING_SIZE * sizeof(struct tx_desc),
			&ep->tx_ring_dma, GFP_KERNEL);
	/* Dedicated US-OMCI TX ring (the OMCC ring, default ring 4). */
	ep->otx_ring = dma_alloc_coherent(ep->dev,
			OTX_RING_SIZE * sizeof(struct tx_desc),
			&ep->otx_ring_dma, GFP_KERNEL);
	/* Idle filler for the unused HW TX rings (see struct comment). */
	ep->dummy_ring = dma_alloc_coherent(ep->dev,
			DUMMY_RING_SIZE * sizeof(struct tx_desc),
			&ep->dummy_ring_dma, GFP_KERNEL);
	if (!ep->rx_ring || !ep->tx_ring || !ep->otx_ring || !ep->dummy_ring)
		return -ENOMEM;

	ep->rx_head = ep->tx_head = ep->tx_dirty = 0;
	ep->otx_head = ep->otx_dirty = 0;
	ep->tx_rot = ep->otx_rot = 0;	/* fresh rings: HW walk starts at slot 0 */
	ep->omci_r0_last_slot = -1;	/* no OMCI on shared LAN ring 0 yet */
	ep->host_port = 0xff;		/* uplink port unknown until first RX */
	for (i = 0; i < TX_RING_SIZE; i++) {
		ep->tx_ring[i].opts1 = (i == TX_RING_SIZE - 1) ? D_EOR : 0;
		ep->tx_skb[i] = NULL;
	}
	for (i = 0; i < OTX_RING_SIZE; i++) {
		/* EOR (wrap) in word0 on the last slot; OWN (opts1 bit31) clear so
		 * the slot starts CPU-owned (idle) until the first OMCI submit. */
		ep->otx_ring[i].opts1 = (i == OTX_RING_SIZE - 1) ? D_EOR : 0;
		ep->otx_ring[i].opts2 = 0;
		ep->otx_skb[i] = NULL;
	}
	for (i = 0; i < DUMMY_RING_SIZE; i++) {
		/* OWN clear (opts1 bit31 = 0) => always CPU-owned => the TX engine
		 * idles on this ring; EOR on the last slot. Never written again. */
		ep->dummy_ring[i].opts1 = (i == DUMMY_RING_SIZE - 1) ? D_EOR : 0;
		ep->dummy_ring[i].opts2 = 0;
	}
	for (i = 0; i < RX_RING_SIZE; i++) {
		if (rtl9602c_eth_refill(ep, i))
			return -ENOMEM;
	}
	return 0;
}

static void rtl9602c_eth_free_rings(struct rtl9602c_eth *ep)
{
	unsigned int i;

	for (i = 0; i < RX_RING_SIZE; i++) {
		if (ep->rx_skb[i]) {
			dma_unmap_single(ep->dev, ep->rx_buf_dma[i],
					 RX_BUF_SIZE, DMA_FROM_DEVICE);
			dev_kfree_skb_any(ep->rx_skb[i]);
			ep->rx_skb[i] = NULL;
		}
	}
	for (i = 0; i < TX_RING_SIZE; i++) {
		if (ep->tx_skb[i]) {
			dma_unmap_single(ep->dev, ep->tx_buf_dma[i],
					 ep->tx_buf_len[i], DMA_TO_DEVICE);
			dev_kfree_skb_any(ep->tx_skb[i]);
			ep->tx_skb[i] = NULL;
		}
	}
	for (i = 0; i < OTX_RING_SIZE; i++) {
		if (ep->otx_skb[i]) {
			dma_unmap_single(ep->dev, ep->otx_buf_dma[i],
					 ep->otx_buf_len[i], DMA_TO_DEVICE);
			dev_kfree_skb_any(ep->otx_skb[i]);
			ep->otx_skb[i] = NULL;
		}
	}
	if (ep->rx_ring)
		dma_free_coherent(ep->dev, RX_RING_SIZE * sizeof(struct rx_desc),
				  ep->rx_ring, ep->rx_ring_dma);
	if (ep->tx_ring)
		dma_free_coherent(ep->dev, TX_RING_SIZE * sizeof(struct tx_desc),
				  ep->tx_ring, ep->tx_ring_dma);
	if (ep->otx_ring)
		dma_free_coherent(ep->dev, OTX_RING_SIZE * sizeof(struct tx_desc),
				  ep->otx_ring, ep->otx_ring_dma);
	if (ep->dummy_ring)
		dma_free_coherent(ep->dev, DUMMY_RING_SIZE * sizeof(struct tx_desc),
				  ep->dummy_ring, ep->dummy_ring_dma);
	ep->rx_ring = NULL;
	ep->tx_ring = NULL;
	ep->otx_ring = NULL;
	ep->dummy_ring = NULL;
}

/* GMAC0 hard ISR (IRQF_SHARED, INTC input 26). Snapshot the ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 81. */
static irqreturn_t rtl9602c_eth_isr(int irq, void *dev_id)
{
	struct rtl9602c_eth *ep = dev_id;
	u16 isr  = ioread16(ep->base + R_ISR) & IMR_RX_BITS;
	u32 isr1 = ep_rd(ep, R_ISR1) & IMR0_TX_BITS;

	if (!isr && !isr1)
		return IRQ_NONE;

	/* Mask first so the level line drops, then ack (W1C), then schedule. */
	iowrite16(ioread16(ep->base + R_IMR) & ~IMR_RX_BITS, ep->base + R_IMR);
	ep_wr(ep, R_IMR0, ep_rd(ep, R_IMR0) & ~IMR0_TX_BITS);
	if (isr)
		iowrite16(isr, ep->base + R_ISR);
	if (isr1)
		ep_wr(ep, R_ISR1, isr1);
	napi_schedule(&ep->napi);
	return IRQ_HANDLED;
}

/* Halt the GMAC DMA + IRQ machinery (the stock stop sequence: ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 82. */
static void rtl9602c_hw_stop(struct rtl9602c_eth *ep)
{
	luna_eth_hw_stop(ep->base);
}

/* Full GMAC register program in the stock init ORDER, for an ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 83. */
static void rtl9602c_cpu_tag_arm(struct rtl9602c_eth *ep)
{
	ep_wr(ep, R_CPUTAGCR, 0x00000000u);	/* OFF first: re-latches the ADD engine */
	wmb();					/* the clear must land before the re-arm edge */
	ep_wr(ep, R_CPUTAGCR, 0x901eff04u);	/* ON: post-init stock value */
	ep_wr(ep, R_CPUTAG1CR,
	      CPUTAG1_OMCI_SID(RTL9602C_OMCC_SID) | CPUTAG1_LOW);	/* = 0x4002 (live stock) */

	if (!ep->sw)
		return;
	/* OFF->ON edge on the SWITCH CPU-port cpu-tag PARSER, mirroring the GMAC
	 * re-latch above. */
	iowrite32(0, ep->sw + SW_MAC_CPU_TAG_CTRL);
	wmb();					/* clear must land before the re-arm edge */
	iowrite32(sw_tagaware, ep->sw + SW_MAC_CPU_TAG_CTRL);
	/* aux flow-control thresholds, live-stock, NAMED from the chip's own
	 * chipdef (2026-08-29) */
	iowrite32(0x00400034, ep->sw + SW_FC_P_LO_TH);
	iowrite32(0x00f000ea, ep->sw + SW_FC_P_FCOFF_HI_TH);
	iowrite32(0x00400034, ep->sw + SW_FC_P_FCOFF_LO_TH);
}

static void rtl9602c_hw_program(struct rtl9602c_eth *ep)
{
	struct net_device *ndev = ep->ndev;
	unsigned int k, oring = rtl9602c_omci_hwring(omci_tx_ring);
	u32 desnum, rcr;

	iowrite8(0x0A, ep->base + R_CMD);	/* CMD: RxChkSum|RxJumboSupport */
	ep_wr(ep, R_TCR, 0x00000C00);		/* TX pad ON (bit0=0) */
	rcr = 0x0000000E;
	if (ndev->flags & (IFF_PROMISC | IFF_ALLMULTI))
		rcr |= BIT(0);			/* re-apply AcceptAllPhys */
	ep_wr(ep, R_RCR, rcr);
	/* Stock O5 golden CONFIG = 0x21000000 (Rff 2k + rx-mring int split);
	 * after a true reset the split bit must be set by us, the per-ring
	 * IMR0/ISR1 model the driver already uses assumes it. */
	ep_wr(ep, R_CONFIG, 0x21000000);
	/* ⚠ R_RXOKMUL IS A MIB COUNTER WORD ([RXOKMUL:TXABT]), NOT A ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 133. */
	ep_wr(ep, R_RXOKMUL, 0x010c0000);	/* stock O5 counter snapshot */
	/* cpu-tag ADD engine: off-then-on edge re-latches it (see open notes) */
	rtl9602c_cpu_tag_arm(ep);

	/* Ring pointers, programmed while IO_CMD==0 (stock order; CDO is
	 * writable only in this stopped state). */
	ep_wr(ep, R_TxFDP1, ep->tx_ring_dma | DMA_BUS_WINDOW);
	iowrite16(0, ep->base + R_TxCDO1);
	if (omci_tx_ring != 0) {
		ep_wr(ep, R_TxFDP(oring), ep->otx_ring_dma | DMA_BUS_WINDOW);
		iowrite16(0, ep->base + R_TxCDO(oring));
	}
	for (k = 1; k <= 4; k++) {	/* idle dummy on the unused HW rings */
		if (k == oring)
			continue;
		ep_wr(ep, R_TxFDP(k), ep->dummy_ring_dma | DMA_BUS_WINDOW);
		iowrite16(0, ep->base + R_TxCDO(k));
	}
	ep_wr(ep, R_RxFDP, ep->rx_ring_dma | DMA_BUS_WINDOW);
	desnum = luna_gmac_rxdesnum_pack(RX_RING_SIZE, TH_ON_VAL, TH_OFF_VAL);
	ep_wr(ep, R_RxDesNum, desnum);
	ep_wr(ep, R_RxCDO, luna_gmac_rxcdo_pack(RX_RING_SIZE));
	for (k = 0; k < 7; k++)		/* every RX class -> ring 0 */
		ep_wr(ep, R_RRING_ROUTING1 + k * 4, 0);

	/* MSR top byte: see the msr_top param note (0xf0 kills sparse TX). */
	ep_wr(ep, R_MSR, (ep_rd(ep, R_MSR) & 0x00ffffff) | ((msr_top & 0xffu) << 24));
	rtl9602c_eth_set_hwaddr(ep, ndev->dev_addr);	/* IDR wiped by the reset */
	iowrite32(0xffffffff, ep->base + R_MAR0);		/* MAR0 */
	iowrite32(0xffffffff, ep->base + R_MAR4);		/* MAR4 */

	/* The enable edge: IO_CMD1 first, IO_CMD last (stock start order). */
	ep_wr(ep, R_IO_CMD1, IOCMD1_STOCK);
	ep_wr(ep, R_IO_CMD, IOCMD_STOCK);

	iowrite16(0xffff, ep->base + R_ISR);		/* ack anything latched */
	ep_wr(ep, R_ISR1, 0xffffffff);
	iowrite16(IMR_RX_BITS, ep->base + R_IMR);
	ep_wr(ep, R_IMR0, IMR0_TX_BITS);
}

/* Stock GMAC reset path: GMAC0 IP-block power-cycle. The block
 * is UNREADABLE while gated (MMIO would bus-abort), so callers must fence off
 * the ISR/diag readers first. */
/* The body and the hang warning are the FAMILY's (luna_eth_regs.h). */
static void rtl9602c_ipsel_cycle(void)
{
	luna_ipsel_cycle_gmac0();
}

/* TX-DMA park recovery (process context, scheduled by the ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 84. */
static void rtl9602c_eth_recover_work(struct work_struct *work)
{
	struct rtl9602c_eth *ep = container_of(work, struct rtl9602c_eth,
					       recover_work);
	struct net_device *ndev = ep->ndev;
	unsigned long flags;
	unsigned int i;
	bool use_rst = !!recover_rst;	/* snapshot: param is runtime-writable */

	if (ep->closing || !ep->hw_up)
		return;

	luna_gpon_nic_reset_begin();
	ep->in_recovery = true;
	netdev_warn(ndev,
		    "TX-DMA parked (head=%u dirty=%u otx=%u/%u cdo0=%u txok=%u IO_CMD=%08x ISR1=%08x): IP-block power-cycle recovery #%u\n",
		    ep->tx_head, ep->tx_dirty, ep->otx_head, ep->otx_dirty,
		    ioread16(ep->base + R_TxCDO(0)), ep_rd(ep, R_TXOKCNT) >> 16,
		    ep_rd(ep, R_IO_CMD), ep_rd(ep, R_ISR1),
		    ep->dbg_tx_recover + 1);

	netif_stop_queue(ndev);
	napi_disable(&ep->napi);
	timer_delete_sync(&ep->poll_timer);
	if (!use_rst && ep->irq > 0)
		disable_irq(ep->irq);	/* gated block MMIO would bus-abort
					 * (ipsel path only; RST is GMAC-local) */

	spin_lock_irqsave(&ep->tx_lock, flags);
	rtl9602c_hw_stop(ep);
	spin_unlock_irqrestore(&ep->tx_lock, flags);

	if (use_rst) {
		/* CMD.RST core soft-reset: microseconds, no IP-block gating.
		 * Self-clears on completion; fall through to the reprogram
		 * either way (a timeout leaves us no worse than before). */
		int n;

		iowrite8(0x0A | 0x01, ep->base + R_CMD);
		for (n = 0; n < 1000 && (ioread8(ep->base + R_CMD) & 1); n++)
			udelay(1);
	} else {
		rtl9602c_ipsel_cycle();
	}

	spin_lock_irqsave(&ep->tx_lock, flags);
	/* Last-resort path (off by default — resets kill the switch egress on
	 * this board): drop everything in flight, re-arm both rings from
	 * scratch (engine stopped => CDO genuinely resets), align at 0. */
	while (ep->tx_dirty != ep->tx_head) {
		i = tx_slot(ep, ep->tx_dirty);
		if (ep->tx_skb[i]) {
			dma_unmap_single(ep->dev, ep->tx_buf_dma[i],
					 ep->tx_buf_len[i], DMA_TO_DEVICE);
			dev_kfree_skb_any(ep->tx_skb[i]);
			ep->tx_skb[i] = NULL;
		}
		ep->tx_dirty++;
	}
	while (ep->otx_dirty != ep->otx_head) {
		i = otx_slot(ep, ep->otx_dirty);
		if (ep->otx_skb[i]) {
			dma_unmap_single(ep->dev, ep->otx_buf_dma[i],
					 ep->otx_buf_len[i], DMA_TO_DEVICE);
			dev_kfree_skb_any(ep->otx_skb[i]);
			ep->otx_skb[i] = NULL;
		}
		ep->otx_dirty++;
	}
	for (i = 0; i < TX_RING_SIZE; i++)
		ep->tx_ring[i].opts1 = (i == TX_RING_SIZE - 1) ? D_EOR : 0;
	for (i = 0; i < OTX_RING_SIZE; i++)
		ep->otx_ring[i].opts1 = (i == OTX_RING_SIZE - 1) ? D_EOR : 0;
	for (i = 0; i < RX_RING_SIZE; i++)
		ep->rx_ring[i].opts1 = D_OWN | RX_BUF_SIZE |
				       ((i == RX_RING_SIZE - 1) ? D_EOR : 0);
	ep->rx_head = 0;
	wmb();				/* ring state before the engine restart */
	rtl9602c_hw_program(ep);
	rtl9602c_tx_align(ep);		/* CDO=0 post-reset -> rot 0 */
	ep->dbg_tx_recover++;
	ep->stall_since = 0;
	spin_unlock_irqrestore(&ep->tx_lock, flags);
	if (!use_rst)
		gpon_pbo_init();	/* an IP-block reset owes its PBO re-init (sec 96) */

	if (!use_rst && ep->irq > 0)
		enable_irq(ep->irq);
	ep->in_recovery = false;
	napi_enable(&ep->napi);
	mod_timer(&ep->poll_timer, jiffies + 1);
	netif_wake_queue(ndev);
	luna_gpon_nic_reset_end();
}

/* gpon_pbo_init() — re-run the gpon driver's full PON ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 85. */
#define SW_RDY_FOR_PATCH_TRIES	200000	/* 200 ms at 1 us a try; the bound the wait below refuses at */

/* > 0, or negative and the caller must NOT bring the ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 86. */
static int rtl9602c_uboot_swcore_bringup(struct rtl9602c_eth *ep)
{
	void __iomem *sysstat = (void __iomem *)0xb8000044ul;	/* SoC SYSREG */
	int to, rc = 0;

	if (!ep->sw)
		return -ENODEV;
	/* wait for RDY_FOR_PATCH (0xB8000044 bit1) after the IP-block ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 87. */
	for (to = 0; to < SW_RDY_FOR_PATCH_TRIES && !(readl(sysstat) & 0x2); to++)
		udelay(1);
	if (to == SW_RDY_FOR_PATCH_TRIES)
		netdev_warn(ep->ndev,
			    "SoC never raised RDY_FOR_PATCH after %d us: the GMAC<->switch resync below runs against a block that did not announce itself\n",
			    SW_RDY_FOR_PATCH_TRIES);
	/* GPHY analog patch (0x6485 variant only) through the GPHY ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 134. */
	iowrite32(0xa0000000, ep->sw + SW_CHIP_INFO);
	if ((ioread32(ep->sw + SW_CHIP_INFO) & 0xffff) == 0x6485) {
		static const u32 patch_cmd[] = {
			0x0061b844, 0x0021b906, 0x0021b906 /* indirect write, read, read */
		};
		unsigned int i;

		mutex_lock(&rtl9602c_gphy_lock);
		rc = rtl9602c_gphy_raw_write__locked(ep, 0xfffb, patch_cmd[0]);
		for (i = 1; !rc && i < ARRAY_SIZE(patch_cmd); i++)
			rc = rtl9602c_gphy_raw_cmd__locked(ep, patch_cmd[i]);
		mutex_unlock(&rtl9602c_gphy_lock);
	}
	/* ★ THE SELECTOR IS PUT BACK BEFORE ANY RETURN.  SW_CHIP_INFO is left
	 *   pointing at the variant window while the patch runs, and a bail-out
	 *   that skipped this would hand the rest of the driver a register block
	 *   that answers for something else. */
	iowrite32(0x0, ep->sw + SW_CHIP_INFO);
	if (rc) {
		netdev_err(ep->ndev,
			   "GPHY analog patch did not complete (%d): the 0x6485 variant fixup is NOT applied, so the patch-done bit is NOT asserted and this bring-up FAILS\n",
			   rc);
		return rc;
	}
	/* the SECOND site of the same register -- from the chip table too, or the
	 * conversion would be half done, which is worse than none: one write
	 * would follow a corrected offset and the other would not. */
	if (ep->swm->gphy_misc)
		iowrite32(1, ep->sw + ep->swm->gphy_misc);	/* PATCH_PHY_DONE */
	msleep(500);
	/* ★ THE BOOT LOADER'S OWN BMCR PAIR, and NEITHER of them ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 88. */
	{
		static const u16 bringup_bmcr[2] = { 0x3000, 0x1140 };
		unsigned int phy;

		mutex_lock(&rtl9602c_gphy_lock);
		for (phy = 0; phy < ARRAY_SIZE(bringup_bmcr); phy++) {
			bool want_down = rtl9602c_uni_port_locked(phy);
			u16 v = bringup_bmcr[phy], back = 0;

			if (want_down)
				v |= BMCR_PDOWN;
			rc = rtl9602c_gphy_write__locked(ep, phy, 0, v);
			if (!rc)
				rc = rtl9602c_gphy_read__locked(ep, phy, 0, &back);
			if (rc) {
				netdev_err(ep->ndev,
					   "gphy: phy %u BMCR %04x did not land (%d); its power state is UNKNOWN, not assumed\n",
					   phy, v, rc);
				break;
			}
			/* ★ A DESIRED MASK IS NOT PROOF THE PHY STAYED DOWN. This ...
			 * dev/MEASURED-rtl9602c_eth.c.md sec 89. */
			if (want_down && !(back & BMCR_PDOWN)) {
				netdev_err(ep->ndev,
					   "gphy: phy %u is administratively LOCKED and reads BMCR %04x -- the power-down did not hold across the reset; refusing to bring the interface up over it\n",
					   phy, back);
				rc = -EIO;
				break;
			}
			/* ⚠ AND THE UNLOCKED CASE IS A FAILURE TOO. This write is the ...
			 * dev/MEASURED-rtl9602c_eth.c.md sec 90. */
			if (!want_down && (back & BMCR_PDOWN)) {
				netdev_err(ep->ndev,
					   "gphy: phy %u is not locked and reads BMCR %04x -- it is powered DOWN, so that socket would link and carry nothing\n",
					   phy, back);
				rc = -EIO;
				break;
			}
			msleep(500);
		}
		mutex_unlock(&rtl9602c_gphy_lock);
		if (rc)
			return rc;
	}
	/* ⚠ 0x230c4 STAYS A LITERAL: this chip's chipdef calls it SVLAN_UPLINK_PMSK,
	 * luna_gpon_regs.h calls the same address SMI_CTRL_3, and the two never run
	 * on one silicon -- dev/FINDING-one-address-two-blocks-smi-vs-svlan.md.
	 * Naming it either way would make the disagreement look settled. */
	iowrite32(0,          ep->sw + 0x230c4);	/* SVLAN uplink port */
	iowrite32(0x003fffff, ep->sw + SW_PISO_PORT);	/* port isolation, element 0 */
	iowrite32(0x003fffff, ep->sw + SW_PISO_PORT + 1 * SW_PISO_PORT_STRIDE);
	/* ★ THE SAME TWO REGISTERS THIS FILE ALREADY REACHES THROUGH ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 91. */
	iowrite32(0x00000196, ep->sw + SW_FORCE_P_ABLTY(ep, ep->swm->cpu_port));
	iowrite32(0x00000fff, ep->sw + SW_ABLTY_FORCE_MODE(ep, ep->swm->cpu_port));
	iowrite32(0x00012bbd, ep->sw + SW_METER_TB_CTRL);	/* meter tick-token */
	iowrite32(0,          ep->sw + SW_VLAN_CTRL);	/* VLAN function disable */
	iowrite32(1, ep->sw + SW_VLAN_EGRESS_TAG);			/* VLAN keep-format p0-3 */
	iowrite32(1, ep->sw + SW_VLAN_EGRESS_TAG + 1 * 4);
	iowrite32(1, ep->sw + SW_VLAN_EGRESS_TAG + 2 * 4);
	iowrite32(1, ep->sw + SW_VLAN_EGRESS_TAG + 3 * 4);
	iowrite32(0, ep->sw + SW_MAC_CPU_TAG_CTRL);			/* CPU_TAG_CTRL=0 (re-armed in hw_program) */
	writel(readl(sysstat) | 1, sysstat);		/* patch done: set 0xB8000044 bit0 */
	return 0;
}

static int rtl9602c_eth_hw_start(struct rtl9602c_eth *ep)
{
	struct net_device *ndev = ep->ndev;
	u32 desnum;
	int ret;

	ret = rtl9602c_eth_alloc_rings(ep);
	if (ret) {
		rtl9602c_eth_free_rings(ep);
		return ret;
	}
	luna_gpon_nic_reset_begin();
	ep->closing = false;
	ep->stall_since = 0;

	/* THE FULL SWITCH BRING-UP IS A ONE-TIME COST, NOT A PER-ifup ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 92. */
	if (gmac_reset) {
		/* Stock-faithful cold start (the TX-park fix): halt the ...
		 * dev/MEASURED-rtl9602c_eth.c.md sec 93. */
		rtl9602c_hw_stop(ep);
		rtl9602c_ipsel_cycle();
		/* re-establish the GMAC<->switch sync the reset tore down (the
		 * catch-22 breaker) -- and it is the FABRIC, so a failure is not
		 * something to carry on past. */
		ret = rtl9602c_uboot_swcore_bringup(ep);
		if (ret)
			goto fail;
		/* Faithful full stock-equivalent datapath init, in stock ...
		 * dev/MEASURED-rtl9602c_eth.c.md sec 135. */
		rtl9602c_datapath_tables_init();
		rtl9602c_hw_program(ep);
		rtl9602c_tx_align(ep);	/* fresh engine: CDO=0 -> rot 0 */
		/* SAME-BOARD DIFF FIX (stock-WORKING vs ours-BROKEN): the ...
		 * dev/MEASURED-rtl9602c_eth.c.md sec 94. */
		if (ipmux_soc) {
			void __iomem *s100 = (void __iomem *)0xb8000100ul;
			void __iomem *s104 = (void __iomem *)0xb8000104ul;
			writel(readl(s100) | BIT(8), s100);	/* 0x18000100 bit8 -> stock */
			writel(readl(s104) | BIT(2), s104);	/* 0x18000104 bit2 -> stock */
		}
		if (ipmux_neteng) {
			/* network-engine / IP-mux page 0x18001000 (KSEG1 0xb8001000). RMW the exact
			 * same-board-diff bits to stock-WORKING values (don't clobber dynamic bits):
			 *   0x18001000: set bit19 (stock 0x10281e6f vs mine 0x10201e6f)
			 *   0x18001098: clear bits19,20; set bits14,18 (stock 0x0004e123 vs mine 0x0018a123) */
			void __iomem *n000 = (void __iomem *)0xb8001000ul;
			void __iomem *n098 = (void __iomem *)0xb8001098ul;
			writel(readl(n000) | BIT(19), n000);
			writel((readl(n098) & ~(BIT(19) | BIT(20))) | BIT(14) | BIT(18), n098);
		}
		/* Re-establish the FULL PON US/DS-NIC datapath against the ...
		 * dev/MEASURED-rtl9602c_eth.c.md sec 95. */
		gpon_pbo_init();
		/* Once per boot: ndo_stop never takes this down. sec 96. */
		goto hw_ready;
	}

	/* Program the ring pointers. The bootloader ORs 0x20000000 ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 97. */
	ep_wr(ep, R_TxFDP1, ep->tx_ring_dma | DMA_BUS_WINDOW);
	/* TxCDO is NOT writable on the live inherited engine — do not ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 98. */
	if (omci_tx_ring != 0) {
		unsigned int oring = rtl9602c_omci_hwring(omci_tx_ring);

		ep_wr(ep, R_TxFDP(oring), ep->otx_ring_dma | DMA_BUS_WINDOW);
		/* NOTE: a TX ring needs ONLY its TxFDP armed + the per-packet ...
		 * dev/MEASURED-rtl9602c_eth.c.md sec 99. */
	}
	/* Arm the UNUSED HW TX rings (the TxFDP gaps between the LAN ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 100. */
	{
		unsigned int k, oring = rtl9602c_omci_hwring(omci_tx_ring);

		for (k = 1; k <= 4; k++) {
			if (k == oring)
				continue;	/* OMCI ring already armed at its own base */
			ep_wr(ep, R_TxFDP(k), ep->dummy_ring_dma | DMA_BUS_WINDOW);
			iowrite16(0, ep->base + R_TxCDO(k));
		}
	}
	ep_wr(ep, R_RxFDP, ep->rx_ring_dma | DMA_BUS_WINDOW);
	/* RX ring0 size + flow-control thresholds (GMAC field packing). */
	desnum = luna_gmac_rxdesnum_pack(RX_RING_SIZE, TH_ON_VAL, TH_OFF_VAL);
	ep_wr(ep, R_RxDesNum, desnum);
	ep_wr(ep, R_RxCDO, luna_gmac_rxcdo_pack(RX_RING_SIZE));
	/* (Reverted: a prior experiment pointed rings 1-5 at ring 0's ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 101. */
	ep_wr(ep, R_RCR, 0x0000000E);
	ep_wr(ep, R_TCR, 0x00000C00);
	ep_wr(ep, R_CONFIG, 0x20000000);
	iowrite8(0x0A, ep->base + R_CMD);	/* CMD = RxChkSum|RxJumboSupport (keep working-RX baseline) */
	/* (RX-ring-size bytes 0x1430/0x1432/0x13f6 select a 16-entry ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 102. */
	rtl9602c_cpu_tag_arm(ep);
	/* GMAC config regs that a LIVE stock ONU at O5 SETS but my ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 103. */
	ep_wr(ep, R_RXOKMUL, 0x010c0000);	/* stock O5 counter snapshot -- a MIB word, not config; see rtl9602c_hw_program() */
	ep_wr(ep, R_IMR0, IMR0_TX_BITS);	/* per-ring TX-completion IRQ mask, rings 0-5 (stock 0x3f) */
	iowrite16(IMR_RX_BITS, ep->base + R_IMR);	/* RX IRQ mask: RX_OK + RX-err + RDU (stock 0xf835) */
	ep_wr(ep, R_MSR, (ep_rd(ep, R_MSR) & 0x00ffffff) |
			((msr_top & 0xffu) << 24));	/* MSR top byte: param (0xf0 kills sparse TX, see msr_top) */
	iowrite32(0xffffffff, ep->base + R_MAR0);	/* MAR0: accept-all-multicast */
	iowrite32(0xffffffff, ep->base + R_MAR4);	/* MAR4 */
	/* IO_CMD1 = the exact stock start value 0x323f0001, decoded ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 104. */
	ep_wr(ep, R_IO_CMD1, IOCMD1_UBOOT);	/* legacy: re-assert the inherited config */
	ep_wr(ep, R_IO_CMD, IOCMD_UBOOT);	/* full CMD_CONFIG, RX+TX DMA enable (last) */
	rtl9602c_tx_align(ep);	/* SW producer -> live engine position (CDO) */

hw_ready:
	rtl9602c_sw_min_init(ep);	/* flood ingress to the CPU port */

	napi_enable(&ep->napi);
	/* Clear any IRQ status latched during bring-up before unmasking the line. */
	iowrite16(ioread16(ep->base + R_ISR), ep->base + R_ISR);
	ep_wr(ep, R_ISR1, ep_rd(ep, R_ISR1));
	if (ep->irq > 0) {
		ret = request_irq(ep->irq, rtl9602c_eth_isr, IRQF_SHARED,
				  ndev->name, ep);
		if (ret) {
			netdev_warn(ndev, "request_irq(%d) failed (%d); pure-poll fallback\n",
				    ep->irq, ret);
			ep->irq = -1;
		}
	}
	/* IRQ-driven: the ISR schedules NAPI; the timer is just a ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 136. */
	timer_setup(&ep->poll_timer,
		    (ep->irq > 0) ? rtl9602c_eth_rekick_timer : rtl9602c_eth_poll, 0);
	mod_timer(&ep->poll_timer,
		  jiffies + ((ep->irq > 0) ? REKICK_INTERVAL : POLL_INTERVAL));

	ep->hw_up = true;
	luna_gpon_nic_reset_end();
	return 0;

fail:
	/* A half-programmed fabric must not be reported as an ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 105. */
	{
		unsigned long flags;

		spin_lock_irqsave(&ep->tx_lock, flags);
		ep->closing = true;
		spin_unlock_irqrestore(&ep->tx_lock, flags);
	}
	rtl9602c_hw_stop(ep);
	luna_gpon_nic_reset_end();
	rtl9602c_eth_free_rings(ep);
	netdev_err(ndev,
		   "switch bring-up failed (%d): eth0 stays DOWN rather than up on a half-programmed fabric\n",
		   ret);
	return ret;
}

static int rtl9602c_eth_open(struct net_device *ndev)
{
	struct rtl9602c_eth *ep = netdev_priv(ndev);
	int ret;

	if (!ep->hw_up) {
		ret = rtl9602c_eth_hw_start(ep);
		if (ret)
			return ret;
	}
	netif_carrier_on(ndev);
	netif_start_queue(ndev);
	return 0;
}

/* The GMAC keeps running: the DS/US OMCI and gpon0 ride its rings, and an OLT
 * gives up on an ONU whose OMCI stops (the laptop X111W, 2026-09-30, O5 reached
 * between preinit's close and netifd's open). */
static int rtl9602c_eth_stop(struct net_device *ndev)
{
	netif_stop_queue(ndev);
	netif_carrier_off(ndev);
	return 0;
}

/* CPU-directed TX uses a SOFTWARE DSA-style cpu-tag (mainline ...
 * dev/MEASURED-rtl9602c_eth.c.md sec 106. */
#define SW_TAG_LAN_MASK	0x7	/* forwarding mask: LAN ports 0,1,2 (CPU port = 3) */

static netdev_tx_t rtl9602c_eth_xmit(struct sk_buff *skb,
				     struct net_device *ndev)
{
	struct rtl9602c_eth *ep = netdev_priv(ndev);
	unsigned int i;
	unsigned int len = skb->len;
	unsigned long flags;
	dma_addr_t da;
	u32 opts1;

	/* tx_lock taken first so the ring-full test precedes any skb ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 137. */
	spin_lock_irqsave(&ep->tx_lock, flags);
	if (luna_gmac_tx_ring_full(ep->tx_head, ep->tx_dirty,
				   TX_RING_SIZE, OMCI_RESV)) {
		spin_unlock_irqrestore(&ep->tx_lock, flags);
		netif_stop_queue(ndev);
		return NETDEV_TX_BUSY;
	}
	if (len < ETH_ZLEN) {
		if (skb_padto(skb, ETH_ZLEN)) {
			spin_unlock_irqrestore(&ep->tx_lock, flags);
			return NETDEV_TX_OK;	/* skb freed by skb_padto */
		}
		len = ETH_ZLEN;
	}
#if TX_CPUTAG
	/* Prepend the software cpu-tag after DA+SA (the hardware portmask insertion
	 * is broken on this silicon — see RTL8_4 defines). */
	if (skb_cow_head(skb, RTL8_4_TAG_LEN)) {
		spin_unlock_irqrestore(&ep->tx_lock, flags);
		ndev->stats.tx_dropped++;
		dev_kfree_skb_any(skb);
		return NETDEV_TX_OK;
	}
	skb_push(skb, RTL8_4_TAG_LEN);
	memmove(skb->data, skb->data + RTL8_4_TAG_LEN, 2 * ETH_ALEN);
	{
		__be16 *t = (__be16 *)(skb->data + 2 * ETH_ALEN);
		t[0] = htons(0x8899);		/* Realtek EtherType */
		t[1] = htons(0x0400);		/* protocol 0x04 (rtl8_4), reason 0 */
		t[2] = htons(0x0020);	/* LEARN_DIS (rtl8_4 word2) */
		t[3] = htons(SW_TAG_LAN_MASK);	/* CPU->switch forwarding port mask */
	}
#endif
	len = skb->len;
	da = dma_map_single(ep->dev, skb->data, len, DMA_TO_DEVICE);
	if (dma_mapping_error(ep->dev, da)) {
		spin_unlock_irqrestore(&ep->tx_lock, flags);
		ndev->stats.tx_dropped++;
		dev_kfree_skb_any(skb);
		return NETDEV_TX_OK;
	}
	i = tx_slot(ep, ep->tx_head);
	ep->tx_skb[i] = skb;
	ep->tx_buf_dma[i] = da;
	ep->tx_buf_len[i] = len;

	ep->tx_ring[i].addr = da | DMA_BUS_WINDOW;	/* TX desc.addr bus window |= 0x20000000 */
	/* Program the descriptor cpu-tag so the GMAC inserts a cpu-tag carrying a
	 * NON-ZERO egress portmask; the switch (TAG_AWARE) parses it and directs
	 * the frame to the LAN port(s). tx_portmask 0 was the bug: the switch then
	 * does an empty L2 DA lookup and drops the frame ("TX never egresses"). */
#if TX_CPUTAG
	/* The software in-band 0x8899 tag (built above) already carries the egress
	 * portmask; the GMAC must NOT also insert its own (broken-portmask) cpu-tag,
	 * so opts2=0. This software-tag path is the one that put frames on the wire
	 * at the host (observed: clean stripped IPv6 frames received). */
	ep->tx_ring[i].opts2 = 0;
	ep->tx_ring[i].opts3 = 0;
#else
	/* PLAIN frame (cputag/TAG_AWARE trio gave 0 egress even with the correct
	 * GMAC CPUtagCR — reverted). The bootloader's own TX path writes NO cputag
	 * either. */
	ep->tx_ring[i].opts2 = 0;
	ep->tx_ring[i].opts3 = 0;
#endif
	ep->tx_ring[i].opts4 = 0;
	opts1 = D_OWN | D_FS | D_LS | D_TXCRC | (len & TXD_LEN_MASK);
	if (i == tx_eor_slot(ep))
		opts1 |= D_EOR;
	wmb();				/* descriptor body before ownership */
	ep->tx_ring[i].opts1 = opts1;
	wmb();

	ep->tx_head++;
	if (txgo_xmit)
		rtl9602c_eth_tx_fetch(ep);	/* stock GO handshake on every submit */
	ep_wr(ep, R_IO_CMD, ep_rd(ep, R_IO_CMD) | BIT(0));	/* kick ring 0 */
	spin_unlock_irqrestore(&ep->tx_lock, flags);

	ndev->stats.tx_packets++;
	ndev->stats.tx_bytes += len;
	return NETDEV_TX_OK;
}

/* Honour promiscuous/all-multi (the bridge enslaving eth0 requests promisc).
 * Without AcceptAllPhys the GMAC drops unicast frames whose DA != our station
 * MAC — i.e. exactly the LAN-client frames a router/bridge must receive and
 * forward. RCR bit0 = AcceptAllPhys. */
static void rtl9602c_eth_set_rx_mode(struct net_device *ndev)
{
	struct rtl9602c_eth *ep = netdev_priv(ndev);

	luna_eth_set_promisc(ep->base,
				 !!(ndev->flags & (IFF_PROMISC | IFF_ALLMULTI)));
}

#ifdef CONFIG_GPON_FLOW_OFFLOAD
/* This family's five-op table for the COMMON TC lifecycle.  Included here, not
 * at the top, because it needs `struct rtl9602c_eth` complete and the WAN ops
 * table defined -- and the LAN ops table below needs ITS ndo_setup_tc. */
#include "rtl9602c_l34_tc.c"
#endif

static const struct net_device_ops rtl9602c_eth_netdev_ops = {
#ifdef CONFIG_GPON_FLOW_OFFLOAD
	.ndo_setup_tc		= rtl9602c_l34_setup_tc,
#endif
	.ndo_open		= rtl9602c_eth_open,
	.ndo_stop		= rtl9602c_eth_stop,
	.ndo_start_xmit		= rtl9602c_eth_xmit,
	.ndo_set_rx_mode	= rtl9602c_eth_set_rx_mode,
	.ndo_set_mac_address	= rtl9602c_eth_set_mac_address,
	.ndo_validate_addr	= eth_validate_addr,
};

/* /proc/ethdump `omci_inject`: 5 baseline OMCI frames onto the US OMCC TX path,
 * with no OLT. Run at O5; ustx (0x1b0329bc) climbing means the steering works. */
static ssize_t rtl9602c_ethdump_write(struct file *f, const char __user *ubuf,
				      size_t cnt, loff_t *off)
{
	struct rtl9602c_eth *ep = g_ep;
	unsigned int k;
	u8 msg[48];
	char verb[24];

	if (!ep)
		return -ENODEV;
	if (!cnt || cnt >= sizeof(verb))
		return -EINVAL;
	if (copy_from_user(verb, ubuf, cnt))
		return -EFAULT;
	verb[cnt] = '\0';
	if (strncmp(verb, "omci_inject", 11))
		return -EINVAL;
	/* Arm the GMAC OMCI state (CPUTAGCR=0x901eff04, the cpu-tag trap + routing) as
	 * the OLT-driven path would via gpon_install_omcc -> set_omci_sid. Without the
	 * OLT the GMAC sits at the non-OMCI 0x981aff04, so the self-test must arm it to
	 * test the cpu-tag insertion representatively. Idempotent. */
	rtl9602c_eth_set_omci_sid(RTL9602C_OMCC_SID);
	for (k = 0; k < 5; k++) {
		memset(msg, 0, sizeof(msg));
		msg[0] = 0x00; msg[1] = 0x42;	/* TID */
		msg[2] = 0x2f;			/* MIB-Reset response (AK) */
		msg[3] = 0x0a;			/* DevID baseline */
		msg[4] = 0x00; msg[5] = 0x02;	/* ME ONU-data */
		omci_finalize(msg);		/* core: trailer + MIC */
		rtl9602c_eth_omci_xmit(ep, msg, sizeof(msg));
	}
	return cnt;
}

static int rtl9602c_ethdump_show(struct seq_file *m, void *v)
{
	struct rtl9602c_eth *ep = g_ep;
	unsigned int i, own = 0, hwfilled = 0;

	if (!ep) { seq_puts(m, "no device\n"); return 0; }
	if (ep->in_recovery) {	/* GMAC may be power-gated: MMIO would bus-abort */
		seq_printf(m, "GMAC recovery in progress (recovers=%u)\n",
			   ep->dbg_tx_recover);
		return 0;
	}

	for (i = 0; i < RX_RING_SIZE; i++) {
		if (ep->rx_ring[i].opts1 & D_OWN)
			own++;
		else
			hwfilled++;
	}
	seq_printf(m, "poll=%u filled=%u good=%u err=%u rx_head=%u\n",
		   ep->dbg_poll, ep->dbg_filled, ep->dbg_good, ep->dbg_err,
		   ep->rx_head);
	seq_printf(m, "last RX frame (pre-pull, len=%u): %*ph\n",
		   ep->dbg_rxlen, (int)sizeof(ep->dbg_rxbuf), ep->dbg_rxbuf);
	seq_printf(m, "omci: trap=%u rx=%u lastlen=%u msg=%*ph\n",
		   ep->omci_trap_on, ep->dbg_omci_rx, ep->dbg_omci_rxlen,
		   (int)sizeof(ep->dbg_omci_rxbuf), ep->dbg_omci_rxbuf);
	seq_printf(m, "omci_tx: resp=%u drop=%u unhandled=%u mds=%u sn=%*ph\n",
		   ep->dbg_omci_tx, ep->dbg_omci_tx_drop, ep->dbg_omci_unhandled,
		   ep->omci_mds, 8, ep->omci_sn);
	/* the shared core's own DS discard counters.  ★ Two numbers, not one: a
	 * runt is a framing / GEM-reassembly fault upstream of OMCI, a bad MIC
	 * is corruption on a well-framed PDU, and one figure for both would make
	 * a broken reassembler read as a noisy fibre. */
	{
		u32 bad_mic, runt;

		luna_omci_rx_errors(&bad_mic, &runt);
		seq_printf(m, "omci_rx_drop: bad_mic=%u runt=%u\n", bad_mic, runt);
	}
	{
		unsigned int oring;
		u32 dmask;
		/* Same flowcore derivation as the xmit kick, so the diag can
		 * never disagree with the doorbell actually used. */
		bool dk1 = rtl9602c_omci_doorbell(omci_tx_ring, omci_doorbell_bit,
						  &oring, &dmask);

		if (omci_tx_ring == 0) {
			/* Shared-ring-0 OMCI test path: the OMCI frame rides the LAN ...
			 * dev/MEASURED-rtl9602c_eth.c.md sec 107. */
			int own_omci = -1;
			int slot = ep->omci_r0_last_slot;

			if (ep->tx_ring && slot >= 0 && slot < TX_RING_SIZE)
				own_omci = !!(ep->tx_ring[slot].opts1 & D_OWN);

			seq_printf(m,
				"omci_txring: PATH=shared-LAN-ring0 sid_idx=%u pon=%u doorbell=R_IO_CMD bit0  LANring head=%u dirty=%u  omci_slot=%d own[omci_slot]=%d  TxFDP1=%08x lanRingDMA=%08x IO_CMD=%08x\n",
				omci_sid_idx, omci_pon_port,
				ep->tx_head, ep->tx_dirty, slot, own_omci,
				ep_rd(ep, R_TxFDP1), (u32)ep->tx_ring_dma,
				ep_rd(ep, R_IO_CMD));
		} else {
			/* Dedicated-ring path. OWN-bit (opts1 BIT31 — the HW-read ...
			 * dev/MEASURED-rtl9602c_eth.c.md sec 108. */
			int own_hm1 = -1, own_d = -1;
			/* IO_CMD1 bit(16+h) is the RX multiring bitmap (NOT a TX-fetch
			 * enable); reported only as an info bit, it does not gate TX. */
			unsigned int en_mask = 1u << (16 + oring);

			if (ep->otx_ring && ep->otx_head != ep->otx_dirty) {
				unsigned int hm1 = otx_slot(ep, ep->otx_head - 1);
				unsigned int di  = otx_slot(ep, ep->otx_dirty);

				own_hm1 = !!(ep->otx_ring[hm1].opts1 & D_OWN);
				own_d   = !!(ep->otx_ring[di].opts1  & D_OWN);
			}

			seq_printf(m,
				"omci_txring: PATH=dedicated hwring=%u sid_idx=%u pon=%u doorbell=%s head=%u dirty=%u own[h-1]=%d own[d]=%d TxFDP%u=%08x ringDMA=%08x rxmring(IO_CMD1 bit%u)=%u\n",
				oring, omci_sid_idx, omci_pon_port,
				(omci_doorbell_bit != 0xff) ? "R_IO_CMD(forced)" :
					(dk1 ? "R_IO_CMD1|0x100" : "R_IO_CMD bit h"),
				ep->otx_head, ep->otx_dirty, own_hm1, own_d, oring,
				ep_rd(ep, R_TxFDP(oring)), (u32)ep->otx_ring_dma,
				16 + oring, !!(ep_rd(ep, R_IO_CMD1) & en_mask));
		}
	}
	seq_printf(m, "rxring: HW-owned(D_OWN=1)=%u  CPU-owned(filled)=%u\n",
		   own, hwfilled);
	{
		/* TX ring OWN bitmap (slot 0 = LSB of the first hex word):
		 * separates "HW transmits but never clears OWN" from reclaim
		 * bugs at a glance. */
		u32 bm0 = 0, bm1 = 0;

		for (i = 0; i < 32; i++) {
			if (ep->tx_ring[i].opts1 & D_OWN)
				bm0 |= 1u << i;
			if (ep->tx_ring[i + 32].opts1 & D_OWN)
				bm1 |= 1u << i;
		}
		seq_printf(m, "txring own[31:0]=%08x own[63:32]=%08x head=%u dirty=%u rot=%u\n",
			   bm0, bm1, ep->tx_head, ep->tx_dirty, ep->tx_rot);
	}
	seq_printf(m, "GMAC IO_CMD=%08x IO_CMD1=%08x MSR(0x58)=%08x\n",
		   ep_rd(ep, R_IO_CMD), ep_rd(ep, R_IO_CMD1),
		   ep_rd(ep, R_MSR));
	/* TX-DMA park forensics: per-ring HW fetch cursors (descriptor index
	 * relative to TxFDP), the ring rotations, and the recovery counters.
	 * cdo0+rot vs (dirty%64) localises a park instantly. */
	seq_printf(m, "txdma cdo0=%u cdo1=%u cdo2=%u cdo3=%u cdo4=%u rot=%u/%u stall_ms=%u rearms=%u recovers=%u gmac_reset=%u\n",
		   ioread16(ep->base + R_TxCDO(0)), ioread16(ep->base + R_TxCDO(1)),
		   ioread16(ep->base + R_TxCDO(2)), ioread16(ep->base + R_TxCDO(3)),
		   ioread16(ep->base + R_TxCDO(4)), ep->tx_rot, ep->otx_rot,
		   ep->stall_since ? jiffies_to_msecs(jiffies - ep->stall_since) : 0,
		   ep->dbg_rearm, ep->dbg_tx_recover, gmac_reset);
	seq_printf(m, "GMAC RCR=%08x TCR=%08x CONFIG=%08x CPUTAGCR=%08x\n",
		   ep_rd(ep, R_RCR), ep_rd(ep, R_TCR), ep_rd(ep, R_CONFIG),
		   ep_rd(ep, R_CPUTAGCR));
	/* (GMAC1 0x18014000 / GMAC2 0x18016000 are DEAD MMIO on the 9602C — reading
	 * them bus-aborts the whole diag. The 9602C has only GMAC0; the d1 gmac_id=2
	 * is a 9607C-ism. US OMCI must egress GMAC0.) */
	seq_printf(m, "GMAC RxFDP=%08x RxCDO=%08x RxDesNum=%08x ringDMA=%08x\n",
		   ep_rd(ep, R_RxFDP), ep_rd(ep, R_RxCDO), ep_rd(ep, R_RxDesNum),
		   (u32)ep->rx_ring_dma);
	/* Full GMAC config diff vs LIVE stock O5 (stock golden values ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 109. */
	seq_printf(m, "GMACcfg 10=%08x[f:04a80457] 20=%08x[034c0003] 24=%08x[010c0000] 38=%08x[0a] 3c=%08x[f8350240]\n",
		   ep_rd(ep, R_TXOKCNT), ep_rd(ep, R_RXOKPHY), ep_rd(ep, R_RXOKMUL),
		   ep_rd(ep, 0x38), ep_rd(ep, 0x3c));
	seq_printf(m, "GMACcfg 44=%08x[0f] 58=%08x[f0638000] 5c=%08x[04000000] d0=%08x[3f] d8=%08x[11110000]\n",
		   ep_rd(ep, R_RCR), ep_rd(ep, R_MSR), ep_rd(ep, 0x5c),
		   ep_rd(ep, R_IMR0), ep_rd(ep, R_ISR1));
	/* GMAC0 MAC-level MIB counters (16-bit, BE-packed two per ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 110. */
	seq_printf(m, "GMAC_MIB txok=%u rxok=%u txerr=%u rxerr=%u miss=%u\n",
		   ep_rd(ep, R_TXOKCNT) >> 16, ep_rd(ep, R_TXOKCNT) & 0xffff,
		   ep_rd(ep, R_TXERR) >> 16, ep_rd(ep, R_TXERR) & 0xffff,
		   ep_rd(ep, R_MISSPKT) >> 16);
	/* NIC interrupt status: per-ring RDU ... -- dev/MEASURED-rtl9602c_eth.c.md sec 111. */
	seq_printf(m, "NIC ISR(0x3c=[IMR:ISR])=%08x ISR1(0xd8)=%08x  perRingRxCDO r0=%04x r1=%04x r2=%04x r3=%04x r4=%04x r5=%04x\n",
		   ep_rd(ep, 0x3c), ep_rd(ep, R_ISR1),
		   ep_rd(ep, R_RxCDO) >> 16, ep_rd(ep, R_RxMRingCDO(1)) >> 16,
		   ep_rd(ep, R_RxMRingCDO(2)) >> 16, ep_rd(ep, R_RxMRingCDO(3)) >> 16,
		   ep_rd(ep, R_RxMRingCDO(4)) >> 16, ep_rd(ep, R_RxMRingCDO(5)) >> 16);
	if (ep->sw) {
		seq_printf(m, "SW permit(1c088)=%08x flood bc/mc/uc=%08x/%08x/%08x\n",
			   ioread32(ep->sw + ep->swm->src_permit),
			   ioread32(ep->sw + ep->swm->bc_flood),
			   ioread32(ep->sw + ep->swm->unkn_mc_flood),
			   ioread32(ep->sw + ep->swm->unkn_uc_flood));
		seq_printf(m, "SW vlan_ctrl(13008)=%08x cputag_ctrl(23030)=%08x\n",
			   ioread32(ep->sw + SW_VLAN_CTRL),
			   ioread32(ep->sw + SW_MAC_CPU_TAG_CTRL));
		/* ⚠ THESE FOUR ARE READ, NOT UNDERSTOOD (2026-09-04). They ...
		 * dev/MEASURED-rtl9602c_eth.c.md sec 112. */
		seq_printf(m, "SW sw(198)=%08x sw(1b8)=%08x sw(1d8)=%08x sw(1f8)=%08x\n",
			   ioread32(ep->sw + 0x198), ioread32(ep->sw + 0x1b8),
			   ioread32(ep->sw + 0x1d8), ioread32(ep->sw + 0x1f8));
		/* THE RX ADDRESSES BELOW DO NOT FOLLOW THE FORMULA, and they ...
		 * dev/MEASURED-rtl9602c_eth.c.md sec 113. */
		seq_printf(m, "MIB p0(LAN) tx=%08x | p1(LAN) tx=%08x\n",
			   ioread32(ep->sw + SW_STAT_PORT_TX_MIB), ioread32(ep->sw + SW_STAT_PORT_TX_MIB + 1 * SW_STAT_PORT_MIB_STRIDE));
		seq_printf(m, "MIB p2(PON) tx=%08x %08x %08x | rx=%08x %08x %08x\n",
			   ioread32(ep->sw + SW_STAT_PORT_TX_MIB + 2 * SW_STAT_PORT_MIB_STRIDE), ioread32(ep->sw + SW_STAT_PORT_TX_MIB + 2 * SW_STAT_PORT_MIB_STRIDE + 4),
			   ioread32(ep->sw + SW_STAT_PORT_TX_MIB + 2 * SW_STAT_PORT_MIB_STRIDE + 8), ioread32(ep->sw + 0x32500),
			   ioread32(ep->sw + 0x32504), ioread32(ep->sw + 0x32508));
		seq_printf(m, "MIB p3(CPU) tx=%08x %08x %08x | rx=%08x %08x %08x\n",
			   ioread32(ep->sw + SW_STAT_PORT_TX_MIB + 3 * SW_STAT_PORT_MIB_STRIDE), ioread32(ep->sw + SW_STAT_PORT_TX_MIB + 3 * SW_STAT_PORT_MIB_STRIDE + 4),
			   ioread32(ep->sw + SW_STAT_PORT_TX_MIB + 3 * SW_STAT_PORT_MIB_STRIDE + 8), ioread32(ep->sw + 0x32600),
			   ioread32(ep->sw + 0x32604), ioread32(ep->sw + 0x32608));
	}
	return 0;
}

static int rtl9602c_ethdump_open(struct inode *ino, struct file *fp)
{
	return single_open(fp, rtl9602c_ethdump_show, NULL);
}

static const struct proc_ops rtl9602c_ethdump_pops = {
	.proc_open	= rtl9602c_ethdump_open,
	.proc_read	= seq_read,
	.proc_lseek	= seq_lseek,
	.proc_release	= single_release,
	.proc_write	= rtl9602c_ethdump_write,
};

static int rtl9602c_eth_omci_send(void *cookie, const u8 *msg, unsigned int len)
{
	return rtl9602c_eth_omci_xmit(cookie, msg, len);
}

static void rtl9602c_eth_tx_fence(void *cookie)
{
	struct rtl9602c_eth *ep = cookie;
	unsigned long flags;

	spin_lock_irqsave(&ep->tx_lock, flags);
	spin_unlock_irqrestore(&ep->tx_lock, flags);
}

/* the UNI administrative state -- dev/MEASURED-rtl9602c_eth.c.md sec 114. */
static int rtl9602c_uni_admin_set(void *cookie, unsigned int port, bool locked)
{
	struct rtl9602c_eth *ep = cookie;
	u32 force, mode, guard;
	bool phy_allowed = true;
	u16 bmcr, want;
	int rc;

	/* A UNI is a COPPER port.  The PON and CPU ports share this index space,
	 * so a mis-declared panel would otherwise drive a PHY that is not there
	 * and then report the reserved port LOCKED. */
	if (!ep || port >= ep->swm->n_copper) {
		pr_err("rtl9602c-eth: UNI port %u is not one of this board's %u copper ports -- REFUSED, nothing is written\n",
		       port, ep ? ep->swm->n_copper : 0);
		return -EINVAL;
	}

	mutex_lock(&rtl9602c_gphy_lock);
	WRITE_ONCE(rtl9602c_uni_locked_ports,
		   locked ? (rtl9602c_uni_locked_ports | BIT(port))
			  : (rtl9602c_uni_locked_ports & ~BIT(port)));
	force = ioread32(ep->sw + SW_FORCE_P_ABLTY(ep, port));
	mode = ioread32(ep->sw + SW_ABLTY_FORCE_MODE(ep, port));
	if (locked) {
		iowrite32(force & ~ABLTY_LINK, ep->sw + SW_FORCE_P_ABLTY(ep, port));
		iowrite32(mode | ABLTY_LINK, ep->sw + SW_ABLTY_FORCE_MODE(ep, port));
	} else {
		iowrite32(mode & ~ABLTY_LINK, ep->sw + SW_ABLTY_FORCE_MODE(ep, port));
	}
	force = ioread32(ep->sw + SW_FORCE_P_ABLTY(ep, port));
	mode = ioread32(ep->sw + SW_ABLTY_FORCE_MODE(ep, port));
	/* BOTH words: the mode says the LINK ability is forced, the value says
	 * what it is forced TO. */
	if (!(mode & ABLTY_LINK) != !locked || (locked && (force & ABLTY_LINK))) {
		mutex_unlock(&rtl9602c_gphy_lock);
		dev_err(ep->dev,
			"UNI port %u: the MAC gate did not take -- FORCE_P_ABLTY %08x, ABLTY_FORCE_MODE %08x, so the administrative state is NOT applied\n",
			port, force, mode);
		return -EIO;
	}

	if (port == 0) {
		guard = ioread32(ep->sw + SW_PHY_PWRDN_GUARD);
		phy_allowed = (guard & PHY_PWRDN_GUARD_OK) == PHY_PWRDN_GUARD_OK;
	}
	if (!phy_allowed) {
		/* ⚠ THIS IS A FAILURE, NOT A PARTIAL SUCCESS. The board's own ...
		 * dev/MEASURED-rtl9602c_eth.c.md sec 138. */
		mutex_unlock(&rtl9602c_gphy_lock);
		dev_err(ep->dev,
			"UNI port %u: the MAC gate took but this die guards port 0's PHY power on %#05x, which reads %08x -- the administrative state is NOT fully applied and stays owed\n",
			port, SW_PHY_PWRDN_GUARD, guard);
		return -EBUSY;
	}

	rc = rtl9602c_gphy_read__locked(ep, port, 0, &bmcr);
	if (rc) {
		mutex_unlock(&rtl9602c_gphy_lock);
		dev_err(ep->dev,
			"UNI port %u: its BMCR could not be read (%d); nothing is written back and the state is owed\n",
			port, rc);
		return rc;
	}
	/* ONLY THE POWER BIT MOVES: this board's own power-down ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 115. */
	want = (u16)(bmcr | BMCR_PDOWN);
	rc = rtl9602c_gphy_write__locked(ep, port, 0, want);
	if (!rc && !locked) {
		u16 mid;

		rc = rtl9602c_gphy_read__locked(ep, port, 0, &mid);
		if (!rc && !(mid & BMCR_PDOWN)) {
			dev_err(ep->dev,
				"UNI port %u: the power-down half of the unlock pulse did not land (BMCR %04x) -- the far end would never re-negotiate\n",
				port, mid);
			rc = -EIO;
		}
		if (!rc)
			rc = rtl9602c_gphy_write__locked(ep, port, 0,
							 (u16)(mid & ~BMCR_PDOWN));
	}
	if (!rc)
		rc = rtl9602c_gphy_read__locked(ep, port, 0, &bmcr);
	if (!rc && (!(bmcr & BMCR_PDOWN) != !locked))
		rc = -EIO;
	mutex_unlock(&rtl9602c_gphy_lock);
	if (rc) {
		dev_err(ep->dev,
			"UNI port %u: the PHY did not reach %s (%d, BMCR %04x); the administrative state is owed\n",
			port, locked ? "power-down" : "power-up", rc, bmcr);
		return rc;
	}
	dev_info(ep->dev, "UNI port %u %s (BMCR %04x, ABLTY_FORCE_MODE %08x)\n",
		 port, locked ? "LOCKED" : "UNLOCKED", bmcr, mode);
	return 0;
}

static void rtl9602c_eth_omci_release(void *cookie)
{
	WRITE_ONCE(g_ep, NULL);
	luna_omci_detach(cookie);
}

static int rtl9602c_eth_probe(struct platform_device *pdev)
{
	struct device *dev = &pdev->dev;
	struct net_device *ndev;
	struct rtl9602c_eth *ep;
	u8 mac[ETH_ALEN];
	int ret;

	ret = dma_coerce_mask_and_coherent(dev, DMA_BIT_MASK(32));
	if (ret)
		return ret;

	ndev = devm_alloc_etherdev(dev, sizeof(*ep));
	if (!ndev)
		return -ENOMEM;
	SET_NETDEV_DEV(ndev, dev);
	platform_set_drvdata(pdev, ndev);

	ep = netdev_priv(ndev);
	ep->ndev = ndev;
	ep->dev = dev;
	spin_lock_init(&ep->tx_lock);
	INIT_WORK(&ep->recover_work, rtl9602c_eth_recover_work);

	ep->base = devm_platform_ioremap_resource(pdev, 0);
	if (IS_ERR(ep->base))
		return PTR_ERR(ep->base);

	/* Switch core (best-effort; minimal L2 flood enabled at open). */
	ep->swm = &rtl9602c_sw_map;
	ep->sw = devm_ioremap(dev, SWCORE_PHYS, ep->swm->swcore_size);
	/* network-engine TX-fetch GO register page (phys 0x18001000, ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 139. */
	ep->txgo = devm_ioremap(dev, 0x18001000, 0x1000);

	/* Snapshot the bootloader's live GMAC0 control config to re-assert at open. */
	ep->ub_tcr = ep_rd(ep, R_TCR);
	ep->ub_rcr = ep_rd(ep, R_RCR);
	ep->ub_config = ep_rd(ep, R_CONFIG);
	ep->ub_cputagcr = ep_rd(ep, R_CPUTAGCR);
	ep->ub_cputag1cr = ep_rd(ep, R_CPUTAG1CR);
	ep->ub_iocmd = ep_rd(ep, R_IO_CMD);
	ep->ub_iocmd1 = ep_rd(ep, R_IO_CMD1);

	/* ★ THE BRING-UP DEFAULT IS REFUSED, not merely validated. ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 116. */
	{
		u8 dt[GPON_HWADDR_BYTES], eng[GPON_HWADDR_BYTES];
		bool have_dt = of_get_mac_address(dev->of_node, dt) == 0;
		enum gpon_hwaddr_src src;
		bool eng_ok;

		rtl9602c_eth_get_hwaddr(ep, eng);
		eng_ok = !luna_mac_is_bringup_default(eng);
		src = gpon_hwaddr_resolve(mac_param, have_dt ? dt : NULL,
					  eng_ok ? eng : NULL, mac);
		eth_hw_addr_set(ndev, mac);

		if (src == GPON_HWADDR_RANDOM)
			dev_warn(dev,
				 "MAC engine holds %pM: %s. Using %s %pM instead -- this board's real MAC lives in the vendor config partition and is not read yet\n",
				 eng,
				 eng_ok
				 ? "not a valid unicast address"
				 : "the SILICON BRING-UP DEFAULT, identical on every board of this family, which would collide on a shared segment",
				 gpon_hwaddr_src_name(src), ndev->dev_addr);
		else
			/* an address from outside the device must be auditable */
			dev_info(dev, "MAC %pM from %s\n", ndev->dev_addr,
				 gpon_hwaddr_src_name(src));
	}

	/* Bring up the switch L3/L4 NAT engine (gated by the hw_nat ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 117. */
	/* ★★★ THE DIAGNOSTIC IS REGISTERED WHATEVER THE GATE DOES.  It used to sit
	 * inside the `if (hw_nat)` below, which put the one file that can say WHY
	 * the engine installed nothing behind the very thing it diagnoses: with
	 * the knob at its default 0 the node did not exist, and an absent file
	 * reads as "this image carries no accelerator instrumentation" rather than
	 * "the knob is off".  It is READ-ONLY and it changes no datapath
	 * behaviour; `l34_proc_show()` reports the gate's state and returns before
	 * touching a lock the closed gate never initialised.
	 */
	rtl9602c_l34_proc_init(&ep->l34);

	if (hw_nat) {
		if (rtl9602c_l34_init(&ep->l34, ep->sw)) {
			dev_warn(dev, "L34 hw-nat init failed; software forwarding\n");
		} else {
			dev_info(dev, "L34 hw-nat engine initialised\n");
#ifdef CONFIG_GPON_FLOW_OFFLOAD
			/* The COMMON lifecycle owns the cookie map and the entry; ...
			 * dev/MEASURED-rtl9602c_eth.c.md sec 118. */
			ep->fo = gpon_flow_offload_new(&rtl9602c_l34_flow_ops, ep);
			ep->l34_addr_nb.notifier_call = rtl9602c_l34_inetaddr_event;
			if (ep->fo && register_inetaddr_notifier(&ep->l34_addr_nb)) {
				dev_warn(dev, "L34: no address notifier; a WAN that changes address keeps its stale tables\n");
				ep->l34_addr_nb.notifier_call = NULL;
			}
			if (!ep->fo) {
				dev_warn(dev, "L34: the common TC lifecycle could not be created; software forwarding\n");
			} else if (devm_add_action_or_reset(dev, rtl9602c_l34_fo_release,
							   ep)) {
				/* THE HANDLE IS OWNED BY THE DEVICE, not by a .remove this ...
				 * dev/MEASURED-rtl9602c_eth.c.md sec 119. */
				dev_warn(dev, "L34: could not bind the TC lifecycle to the device; software forwarding\n");
				ep->fo = NULL;
			}
			/* the flowdump node renders the lifecycle's own diag line */
			ep->l34.fo = ep->fo;
#endif
		}
	}

	ndev->netdev_ops = &rtl9602c_eth_netdev_ops;
	ret = luna_mib_attach(ndev, ep->sw, ep->swm);
	if (ret)
		return dev_err_probe(dev, ret, "switch statistics attach failed\n");
	/* TC feature bit; nftables TC_SETUP_FT registration does not consult it. */
	ndev->hw_features |= NETIF_F_HW_TC;
	ndev->features |= NETIF_F_HW_TC;
	/* Permit a LIVE MAC change (no iface down/up): the per-board ...
	 * dev/MEASURED-rtl9602c_eth.c.md sec 120. */
	ndev->priv_flags |= IFF_LIVE_ADDR_CHANGE;
	netif_carrier_off(ndev);

	/* INTC input 26 (GMAC0). <=0 -> no DT mapping: open() runs pure-poll. */
	ep->irq = platform_get_irq(pdev, 0);
	if (ep->irq < 0)
		ep->irq = -1;
	netif_napi_add(ndev, &ep->napi, rtl9602c_eth_napi_poll);

	ret = luna_omci_attach(&luna_onu, ep, (u8)omci_mds_seed,
			       rtl9602c_eth_omci_send, rtl9602c_eth_tx_fence,
			       rtl9602c_uni_admin_set);
	if (ret)
		return ret;
	ret = devm_add_action_or_reset(dev, rtl9602c_eth_omci_release, ep);
	if (ret)
		return ret;
	WRITE_ONCE(g_ep, ep);
	ret = devm_register_netdev(dev, ndev);
	if (ret)
		return ret;

	dev_info(dev, "RTL9602C NIC at %pR, MAC %pM (inherited IO_CMD %08x)\n",
		 platform_get_resource(pdev, IORESOURCE_MEM, 0),
		 ndev->dev_addr, ep->ub_iocmd);

	/* gpon0: the WAN data-GEM netdev (clean-room nas0-equivalent). Shares ep's RX/TX
	 * rings + NAPI (owned by eth0); RX is demux'd by ingress port (PON port 2 -> gpon0)
	 * and US frames steer to GPON_DATA_FLOW. Its MAC is the WAN identity = board MAC +
	 * model offset (stock nas0_0 = base+3); see rtl9602c_wan_mac. */
	{
		struct net_device *wan = devm_alloc_etherdev(dev, sizeof(struct rtl9602c_eth *));
		u8 wmac[ETH_ALEN];

		if (wan) {
			*(struct rtl9602c_eth **)netdev_priv(wan) = ep;
			SET_NETDEV_DEV(wan, dev);
			strscpy(wan->name, "gpon0", IFNAMSIZ);
			wan->netdev_ops = &rtl9602c_eth_wan_ops;
			/* Keep the LAN and WAN feature declarations consistent. */
			wan->hw_features |= NETIF_F_HW_TC;
			wan->features |= NETIF_F_HW_TC;
			/* Initial WAN MAC = board MAC + offset; re-derived at open + on eth0 MAC
			 * changes once rtk_factory provisions the real board MAC onto eth0. */
			rtl9602c_wan_mac(wmac, ndev->dev_addr);
			eth_hw_addr_set(wan, wmac);
			netif_carrier_off(wan);
			if (devm_register_netdev(dev, wan) == 0)
				ep->wan_ndev = wan;
			else
				dev_warn(dev, "gpon0 (WAN) register failed; WAN datapath disabled\n");
		}
	}

	ep->omci_mds = (u8)omci_mds_seed;	/* poison seed: fail the OLT's ME2 audit so a warm
						 * re-admit re-provisions (we hold no persistent MIB) */
	proc_create("ethdump", 0644, NULL, &rtl9602c_ethdump_pops);
	return 0;
}

static const struct of_device_id rtl9602c_eth_of_match[] = {
	{ .compatible = "realtek,rtl9602c-nic" },
	{ }
};
MODULE_DEVICE_TABLE(of, rtl9602c_eth_of_match);

static struct platform_driver rtl9602c_eth_driver = {
	.probe	= rtl9602c_eth_probe,
	.driver	= {
		.name		= "rtl9602c-eth",
		.of_match_table	= rtl9602c_eth_of_match,
	},
};
module_platform_driver(rtl9602c_eth_driver);

MODULE_DESCRIPTION("Realtek RTL9602C Luna Ethernet driver");
MODULE_LICENSE("GPL");
