!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.9~svn20110310	//
ADD	debug.c	47;"	d	file:
AHB_AMODE_20MHZ	hw.h	/^	AHB_AMODE_20MHZ = 1,$/;"	e	enum:cpu_clock
AHB_AMODE_40MHZ	hw.h	/^	AHB_AMODE_40MHZ = 2,$/;"	e	enum:cpu_clock
AHB_AMODE_80MHZ	hw.h	/^	AHB_AMODE_80MHZ = 3$/;"	e	enum:cpu_clock
AHB_GMODE_22MHZ	hw.h	/^	AHB_GMODE_22MHZ = 1,$/;"	e	enum:cpu_clock
AHB_GMODE_44MHZ	hw.h	/^	AHB_GMODE_44MHZ = 2,$/;"	e	enum:cpu_clock
AHB_GMODE_88MHZ	hw.h	/^	AHB_GMODE_88MHZ = 3,$/;"	e	enum:cpu_clock
AHB_STATIC_40MHZ	hw.h	/^	AHB_STATIC_40MHZ = 0,$/;"	e	enum:cpu_clock
AR5416_MAX_CHAINS	eeprom.h	43;"	d
AR5416_MAX_NUM_TGT_PWRS	eeprom.h	99;"	d
AR5416_MAX_RATE_POWER	hw.h	870;"	d
AR5416_MODAL_SPURS	eeprom.h	44;"	d
AR5416_NUM_2G_CAL_PIERS	eeprom.h	94;"	d
AR5416_NUM_2G_CCK_TARGET_PWRS	eeprom.h	97;"	d
AR5416_NUM_2G_OFDM_TARGET_PWRS	eeprom.h	98;"	d
AR5416_NUM_5G_CAL_PIERS	eeprom.h	93;"	d
AR5416_NUM_5G_TARGET_PWRS	eeprom.h	96;"	d
AR5416_NUM_BAND_EDGES	eeprom.h	119;"	d
AR5416_NUM_CTLS	eeprom.h	111;"	d
AR5416_NUM_PD_GAINS	eeprom.h	85;"	d
AR5416_PD_GAIN_ICEPTS	eeprom.h	86;"	d
AR9170_BCN_CTRL_LOCK	hw.h	394;"	d
AR9170_BCN_CTRL_READY	hw.h	393;"	d
AR9170_CALCTL_EDGE_FLAGS	eeprom.h	115;"	d
AR9170_CAM_MAX_KEY_LENGTH	hw.h	791;"	d
AR9170_CAM_MAX_USER	hw.h	790;"	d
AR9170_DMA_TRIGGER_RXQ	hw.h	363;"	d
AR9170_DMA_TRIGGER_TXQ0	hw.h	358;"	d
AR9170_DMA_TRIGGER_TXQ1	hw.h	359;"	d
AR9170_DMA_TRIGGER_TXQ2	hw.h	360;"	d
AR9170_DMA_TRIGGER_TXQ3	hw.h	361;"	d
AR9170_DMA_TRIGGER_TXQ4	hw.h	362;"	d
AR9170_EEPROM_CLOCK_DIV_FAC	hw.h	511;"	d
AR9170_EEPROM_CLOCK_DIV_FAC_10MHZ	hw.h	515;"	d
AR9170_EEPROM_CLOCK_DIV_FAC_312KHZ	hw.h	514;"	d
AR9170_EEPROM_CLOCK_DIV_FAC_39KHZ	hw.h	512;"	d
AR9170_EEPROM_CLOCK_DIV_FAC_78KHZ	hw.h	513;"	d
AR9170_EEPROM_CLOCK_DIV_FAC_S	hw.h	510;"	d
AR9170_EEPROM_CLOCK_DIV_SOFT_RST	hw.h	516;"	d
AR9170_EEPROM_MODE_EEPROM_SIZE_16K_PLUS	hw.h	519;"	d
AR9170_EEPROM_REG_BASE	hw.h	499;"	d
AR9170_EEPROM_REG_CLOCK_DIV	hw.h	509;"	d
AR9170_EEPROM_REG_MODE	hw.h	518;"	d
AR9170_EEPROM_REG_WP_MAGIC1	hw.h	500;"	d
AR9170_EEPROM_REG_WP_MAGIC2	hw.h	503;"	d
AR9170_EEPROM_REG_WP_MAGIC3	hw.h	506;"	d
AR9170_EEPROM_REG_WRITE_PROTECT	hw.h	521;"	d
AR9170_EEPROM_START	eeprom.h	41;"	d
AR9170_EEPROM_WP_MAGIC1	hw.h	501;"	d
AR9170_EEPROM_WP_MAGIC2	hw.h	504;"	d
AR9170_EEPROM_WP_MAGIC3	hw.h	507;"	d
AR9170_EEPROM_WRITE_PROTECT_WP_SET	hw.h	523;"	d
AR9170_EEPROM_WRITE_PROTECT_WP_STATUS	hw.h	522;"	d
AR9170_ENC_ALG_AESCCMP	wlan.h	52;"	d
AR9170_ENC_ALG_CENC	wlan.h	55;"	d
AR9170_ENC_ALG_NONE	wlan.h	49;"	d
AR9170_ENC_ALG_TKIP	wlan.h	51;"	d
AR9170_ENC_ALG_WEP128	wlan.h	53;"	d
AR9170_ENC_ALG_WEP256	wlan.h	54;"	d
AR9170_ENC_ALG_WEP64	wlan.h	50;"	d
AR9170_FORCE_CLKEN_CCK_MRC_MUX	phy.h	453;"	d
AR9170_GPIO_PORT_LED_0	hw.h	447;"	d
AR9170_GPIO_PORT_LED_1	hw.h	448;"	d
AR9170_GPIO_PORT_WPS_BUTTON_PRESSED	hw.h	450;"	d
AR9170_GPIO_REG_BASE	hw.h	444;"	d
AR9170_GPIO_REG_PORT_DATA	hw.h	446;"	d
AR9170_GPIO_REG_PORT_TYPE	hw.h	445;"	d
AR9170_INT_FLAG_ETHERNET_BIT	hw.h	541;"	d
AR9170_INT_FLAG_EXT_BIT	hw.h	538;"	d
AR9170_INT_FLAG_PTAB_BIT	hw.h	534;"	d
AR9170_INT_FLAG_SE_BIT	hw.h	535;"	d
AR9170_INT_FLAG_SW_BIT	hw.h	539;"	d
AR9170_INT_FLAG_TIMER_BIT	hw.h	537;"	d
AR9170_INT_FLAG_UART_BIT	hw.h	536;"	d
AR9170_INT_FLAG_USB_BIT	hw.h	540;"	d
AR9170_INT_FLAG_WLAN	hw.h	533;"	d
AR9170_INT_INT_IRQ_ENCODE	hw.h	551;"	d
AR9170_INT_REG_BASE	hw.h	527;"	d
AR9170_INT_REG_EXT_INT_CONTROL	hw.h	546;"	d
AR9170_INT_REG_FIQ_ENCODE	hw.h	550;"	d
AR9170_INT_REG_FIQ_MASK	hw.h	530;"	d
AR9170_INT_REG_FLAG	hw.h	529;"	d
AR9170_INT_REG_IRQ_MASK	hw.h	531;"	d
AR9170_INT_REG_PRIORITY1	hw.h	543;"	d
AR9170_INT_REG_PRIORITY2	hw.h	544;"	d
AR9170_INT_REG_PRIORITY3	hw.h	545;"	d
AR9170_INT_REG_SW_INT_CONTROL	hw.h	547;"	d
AR9170_INT_SW_INT_ENABLE	hw.h	548;"	d
AR9170_LED_MODE_CONN_STATE	eeprom.h	195;"	d
AR9170_LED_MODE_CONN_STATE_FORCE_OFF	eeprom.h	196;"	d
AR9170_LED_MODE_CONN_STATE_FORCE_ON	eeprom.h	197;"	d
AR9170_LED_MODE_CONN_STATE_IOFF_AON	eeprom.h	199;"	d
AR9170_LED_MODE_CONN_STATE_ION_AOFF	eeprom.h	201;"	d
AR9170_LED_MODE_CONN_STATE_S	eeprom.h	194;"	d
AR9170_LED_MODE_DISABLE_STATE	eeprom.h	182;"	d
AR9170_LED_MODE_FREQUENCY	eeprom.h	187;"	d
AR9170_LED_MODE_FREQUENCY_0_125HZ	eeprom.h	191;"	d
AR9170_LED_MODE_FREQUENCY_0_25HZ	eeprom.h	190;"	d
AR9170_LED_MODE_FREQUENCY_0_5HZ	eeprom.h	189;"	d
AR9170_LED_MODE_FREQUENCY_1HZ	eeprom.h	188;"	d
AR9170_LED_MODE_FREQUENCY_S	eeprom.h	186;"	d
AR9170_LED_MODE_MODE	eeprom.h	203;"	d
AR9170_LED_MODE_OFF_IN_PSM	eeprom.h	183;"	d
AR9170_LED_MODE_POWER_ON	eeprom.h	180;"	d
AR9170_LED_MODE_RESERVED	eeprom.h	181;"	d
AR9170_LED_MODE_RESERVED2	eeprom.h	204;"	d
AR9170_LED_MODE_TOFF_SCAN	eeprom.h	210;"	d
AR9170_LED_MODE_TOFF_SCAN_S	eeprom.h	209;"	d
AR9170_LED_MODE_TON_SCAN	eeprom.h	207;"	d
AR9170_LED_MODE_TON_SCAN_S	eeprom.h	206;"	d
AR9170_MAC_AMPDU_DENSITY	hw.h	310;"	d
AR9170_MAC_AMPDU_DENSITY_S	hw.h	311;"	d
AR9170_MAC_AMPDU_FACTOR	hw.h	307;"	d
AR9170_MAC_AMPDU_FACTOR_S	hw.h	308;"	d
AR9170_MAC_ATIM_PERIOD	hw.h	136;"	d
AR9170_MAC_ATIM_PERIOD_S	hw.h	135;"	d
AR9170_MAC_BACKOFF_CCA	hw.h	226;"	d
AR9170_MAC_BACKOFF_MD_READY	hw.h	229;"	d
AR9170_MAC_BACKOFF_RX_PE	hw.h	228;"	d
AR9170_MAC_BACKOFF_TX_PE	hw.h	230;"	d
AR9170_MAC_BACKOFF_TX_PEX	hw.h	227;"	d
AR9170_MAC_BCN_AP_MODE	hw.h	143;"	d
AR9170_MAC_BCN_DTIM	hw.h	142;"	d
AR9170_MAC_BCN_DTIM_S	hw.h	141;"	d
AR9170_MAC_BCN_HT1_BF_MCS	hw.h	413;"	d
AR9170_MAC_BCN_HT1_BF_MCS_S	hw.h	412;"	d
AR9170_MAC_BCN_HT1_BWC_20M_EXT	hw.h	409;"	d
AR9170_MAC_BCN_HT1_BWC_40M_DUP	hw.h	411;"	d
AR9170_MAC_BCN_HT1_BWC_40M_SHARED	hw.h	410;"	d
AR9170_MAC_BCN_HT1_CHAIN_MASK	hw.h	417;"	d
AR9170_MAC_BCN_HT1_CHAIN_MASK_S	hw.h	416;"	d
AR9170_MAC_BCN_HT1_GF_PMB	hw.h	400;"	d
AR9170_MAC_BCN_HT1_HT_EN	hw.h	399;"	d
AR9170_MAC_BCN_HT1_NUM_LFT	hw.h	408;"	d
AR9170_MAC_BCN_HT1_NUM_LFT_S	hw.h	407;"	d
AR9170_MAC_BCN_HT1_PWR_CTRL	hw.h	404;"	d
AR9170_MAC_BCN_HT1_PWR_CTRL_S	hw.h	403;"	d
AR9170_MAC_BCN_HT1_SP_EXP	hw.h	401;"	d
AR9170_MAC_BCN_HT1_TPC	hw.h	415;"	d
AR9170_MAC_BCN_HT1_TPC_S	hw.h	414;"	d
AR9170_MAC_BCN_HT1_TX_ANT0	hw.h	406;"	d
AR9170_MAC_BCN_HT1_TX_ANT1	hw.h	405;"	d
AR9170_MAC_BCN_HT1_TX_BF	hw.h	402;"	d
AR9170_MAC_BCN_HT2_ADV_COD	hw.h	428;"	d
AR9170_MAC_BCN_HT2_BW40	hw.h	422;"	d
AR9170_MAC_BCN_HT2_LEN	hw.h	431;"	d
AR9170_MAC_BCN_HT2_LEN_S	hw.h	430;"	d
AR9170_MAC_BCN_HT2_MCS	hw.h	421;"	d
AR9170_MAC_BCN_HT2_MCS_S	hw.h	420;"	d
AR9170_MAC_BCN_HT2_NSS	hw.h	425;"	d
AR9170_MAC_BCN_HT2_SGI	hw.h	429;"	d
AR9170_MAC_BCN_HT2_SMOOTHING	hw.h	423;"	d
AR9170_MAC_BCN_HT2_SS	hw.h	424;"	d
AR9170_MAC_BCN_HT2_STBC	hw.h	427;"	d
AR9170_MAC_BCN_HT2_STBC_S	hw.h	426;"	d
AR9170_MAC_BCN_IBSS_MODE	hw.h	144;"	d
AR9170_MAC_BCN_LENGTH_MAX	hw.h	387;"	d
AR9170_MAC_BCN_PERIOD	hw.h	140;"	d
AR9170_MAC_BCN_PERIOD_S	hw.h	139;"	d
AR9170_MAC_BCN_PWR_MGT	hw.h	145;"	d
AR9170_MAC_BCN_STA_PS	hw.h	146;"	d
AR9170_MAC_CAM_ADDR_WRITE	hw.h	255;"	d
AR9170_MAC_CAM_AP	hw.h	245;"	d
AR9170_MAC_CAM_AP_WDS	hw.h	247;"	d
AR9170_MAC_CAM_DEFAULTS	hw.h	248;"	d
AR9170_MAC_CAM_HOST_PENDING	hw.h	249;"	d
AR9170_MAC_CAM_IBSS	hw.h	244;"	d
AR9170_MAC_CAM_STA	hw.h	246;"	d
AR9170_MAC_CAM_STATE_READ_PENDING	hw.h	265;"	d
AR9170_MAC_CAM_STATE_WRITE_PENDING	hw.h	266;"	d
AR9170_MAC_ENCRYPTION_DEFAULTS	hw.h	179;"	d
AR9170_MAC_ENCRYPTION_MGMT_RX_SOFTWARE	hw.h	177;"	d
AR9170_MAC_ENCRYPTION_RX_SOFTWARE	hw.h	178;"	d
AR9170_MAC_FCS_FIFO_PROT	hw.h	315;"	d
AR9170_MAC_FCS_SWFCS	hw.h	314;"	d
AR9170_MAC_FTF_ACK	hw.h	207;"	d
AR9170_MAC_FTF_ASSOC_REQ	hw.h	186;"	d
AR9170_MAC_FTF_ASSOC_RESP	hw.h	187;"	d
AR9170_MAC_FTF_ATIM	hw.h	195;"	d
AR9170_MAC_FTF_AUTH	hw.h	197;"	d
AR9170_MAC_FTF_BA	hw.h	203;"	d
AR9170_MAC_FTF_BAR	hw.h	202;"	d
AR9170_MAC_FTF_BEACON	hw.h	194;"	d
AR9170_MAC_FTF_BIT13	hw.h	199;"	d
AR9170_MAC_FTF_BIT14	hw.h	200;"	d
AR9170_MAC_FTF_BIT15	hw.h	201;"	d
AR9170_MAC_FTF_BIT6	hw.h	192;"	d
AR9170_MAC_FTF_BIT7	hw.h	193;"	d
AR9170_MAC_FTF_CFE	hw.h	208;"	d
AR9170_MAC_FTF_CFE_ACK	hw.h	209;"	d
AR9170_MAC_FTF_CTS	hw.h	206;"	d
AR9170_MAC_FTF_DEASSOC	hw.h	196;"	d
AR9170_MAC_FTF_DEAUTH	hw.h	198;"	d
AR9170_MAC_FTF_DEFAULTS	hw.h	210;"	d
AR9170_MAC_FTF_MONITOR	hw.h	211;"	d
AR9170_MAC_FTF_PRB_REQ	hw.h	190;"	d
AR9170_MAC_FTF_PRB_RESP	hw.h	191;"	d
AR9170_MAC_FTF_PSPOLL	hw.h	204;"	d
AR9170_MAC_FTF_REASSOC_REQ	hw.h	188;"	d
AR9170_MAC_FTF_REASSOC_RESP	hw.h	189;"	d
AR9170_MAC_FTF_RTS	hw.h	205;"	d
AR9170_MAC_INT_ABORT	hw.h	122;"	d
AR9170_MAC_INT_ATIM	hw.h	119;"	d
AR9170_MAC_INT_CFG_BCN	hw.h	121;"	d
AR9170_MAC_INT_DECRY_NOUSER	hw.h	126;"	d
AR9170_MAC_INT_DTIM	hw.h	120;"	d
AR9170_MAC_INT_KEY_GEN	hw.h	125;"	d
AR9170_MAC_INT_MIMO_PS	hw.h	124;"	d
AR9170_MAC_INT_PRETBTT	hw.h	129;"	d
AR9170_MAC_INT_QOS	hw.h	123;"	d
AR9170_MAC_INT_QUIET_FRAME	hw.h	128;"	d
AR9170_MAC_INT_RADAR	hw.h	127;"	d
AR9170_MAC_INT_RETRY_FAIL	hw.h	117;"	d
AR9170_MAC_INT_RXC	hw.h	116;"	d
AR9170_MAC_INT_TXC	hw.h	115;"	d
AR9170_MAC_INT_WAKEUP	hw.h	118;"	d
AR9170_MAC_POWER_STATE_CTRL_RESET	hw.h	110;"	d
AR9170_MAC_PRETBTT	hw.h	150;"	d
AR9170_MAC_PRETBTT2	hw.h	152;"	d
AR9170_MAC_PRETBTT2_S	hw.h	151;"	d
AR9170_MAC_PRETBTT_S	hw.h	149;"	d
AR9170_MAC_REG_AC0_CW	hw.h	276;"	d
AR9170_MAC_REG_AC1_AC0_TXOP	hw.h	300;"	d
AR9170_MAC_REG_AC1_CW	hw.h	277;"	d
AR9170_MAC_REG_AC2_AC1_AC0_AIFS	hw.h	281;"	d
AR9170_MAC_REG_AC2_CW	hw.h	278;"	d
AR9170_MAC_REG_AC3_AC2_TXOP	hw.h	301;"	d
AR9170_MAC_REG_AC3_CW	hw.h	279;"	d
AR9170_MAC_REG_AC4_AC3_AC2_AIFS	hw.h	282;"	d
AR9170_MAC_REG_AC4_CW	hw.h	280;"	d
AR9170_MAC_REG_ACK_EXTENSION	hw.h	213;"	d
AR9170_MAC_REG_ACK_FC	hw.h	241;"	d
AR9170_MAC_REG_ACK_TABLE	hw.h	320;"	d
AR9170_MAC_REG_ACK_TPC	hw.h	214;"	d
AR9170_MAC_REG_AFTER_PNP	hw.h	169;"	d
AR9170_MAC_REG_AMPDU_COUNT	hw.h	303;"	d
AR9170_MAC_REG_AMPDU_DENSITY	hw.h	309;"	d
AR9170_MAC_REG_AMPDU_FACTOR	hw.h	306;"	d
AR9170_MAC_REG_AMPDU_RX_THRESH	hw.h	330;"	d
AR9170_MAC_REG_ATIM_WINDOW	hw.h	134;"	d
AR9170_MAC_REG_BACKOFF_PROTECT	hw.h	167;"	d
AR9170_MAC_REG_BACKOFF_STATUS	hw.h	225;"	d
AR9170_MAC_REG_BASE	hw.h	107;"	d
AR9170_MAC_REG_BASIC_RATE	hw.h	164;"	d
AR9170_MAC_REG_BCN_ADDR	hw.h	385;"	d
AR9170_MAC_REG_BCN_COUNT	hw.h	397;"	d
AR9170_MAC_REG_BCN_CTRL	hw.h	392;"	d
AR9170_MAC_REG_BCN_CURR_ADDR	hw.h	396;"	d
AR9170_MAC_REG_BCN_HT1	hw.h	398;"	d
AR9170_MAC_REG_BCN_HT2	hw.h	419;"	d
AR9170_MAC_REG_BCN_LENGTH	hw.h	386;"	d
AR9170_MAC_REG_BCN_PERIOD	hw.h	138;"	d
AR9170_MAC_REG_BCN_PLCP	hw.h	391;"	d
AR9170_MAC_REG_BCN_STATUS	hw.h	389;"	d
AR9170_MAC_REG_BSSID_H	hw.h	157;"	d
AR9170_MAC_REG_BSSID_L	hw.h	156;"	d
AR9170_MAC_REG_CAM_ADDR	hw.h	254;"	d
AR9170_MAC_REG_CAM_DATA0	hw.h	256;"	d
AR9170_MAC_REG_CAM_DATA1	hw.h	257;"	d
AR9170_MAC_REG_CAM_DATA2	hw.h	258;"	d
AR9170_MAC_REG_CAM_DATA3	hw.h	259;"	d
AR9170_MAC_REG_CAM_DBG0	hw.h	261;"	d
AR9170_MAC_REG_CAM_DBG1	hw.h	262;"	d
AR9170_MAC_REG_CAM_DBG2	hw.h	263;"	d
AR9170_MAC_REG_CAM_MODE	hw.h	243;"	d
AR9170_MAC_REG_CAM_ROLL_CALL_TBL_H	hw.h	252;"	d
AR9170_MAC_REG_CAM_ROLL_CALL_TBL_L	hw.h	251;"	d
AR9170_MAC_REG_CAM_RXKEY	hw.h	269;"	d
AR9170_MAC_REG_CAM_RX_ENC_TYPE	hw.h	272;"	d
AR9170_MAC_REG_CAM_RX_SERACH_HIT	hw.h	274;"	d
AR9170_MAC_REG_CAM_STATE	hw.h	264;"	d
AR9170_MAC_REG_CAM_TXKEY	hw.h	268;"	d
AR9170_MAC_REG_CAM_TX_ENC_TYPE	hw.h	271;"	d
AR9170_MAC_REG_CAM_TX_SERACH_HIT	hw.h	273;"	d
AR9170_MAC_REG_CFEND_QOSNULL_TPC	hw.h	318;"	d
AR9170_MAC_REG_CHANNEL_BUSY	hw.h	236;"	d
AR9170_MAC_REG_CONTENTION_POINT	hw.h	285;"	d
AR9170_MAC_REG_DMA_RXQ_ADDR	hw.h	354;"	d
AR9170_MAC_REG_DMA_RXQ_CURR_ADDR	hw.h	355;"	d
AR9170_MAC_REG_DMA_STATUS	hw.h	366;"	d
AR9170_MAC_REG_DMA_TRIGGER	hw.h	357;"	d
AR9170_MAC_REG_DMA_TXQ0Q1_LEN	hw.h	373;"	d
AR9170_MAC_REG_DMA_TXQ0_ADDR	hw.h	344;"	d
AR9170_MAC_REG_DMA_TXQ0_CURR_ADDR	hw.h	345;"	d
AR9170_MAC_REG_DMA_TXQ0_LAST_ADDR	hw.h	368;"	d
AR9170_MAC_REG_DMA_TXQ1_ADDR	hw.h	346;"	d
AR9170_MAC_REG_DMA_TXQ1_CURR_ADDR	hw.h	347;"	d
AR9170_MAC_REG_DMA_TXQ1_LAST_ADDR	hw.h	369;"	d
AR9170_MAC_REG_DMA_TXQ2Q3_LEN	hw.h	374;"	d
AR9170_MAC_REG_DMA_TXQ2_ADDR	hw.h	348;"	d
AR9170_MAC_REG_DMA_TXQ2_CURR_ADDR	hw.h	349;"	d
AR9170_MAC_REG_DMA_TXQ2_LAST_ADDR	hw.h	370;"	d
AR9170_MAC_REG_DMA_TXQ3_ADDR	hw.h	350;"	d
AR9170_MAC_REG_DMA_TXQ3_CURR_ADDR	hw.h	351;"	d
AR9170_MAC_REG_DMA_TXQ3_LAST_ADDR	hw.h	371;"	d
AR9170_MAC_REG_DMA_TXQ4_ADDR	hw.h	352;"	d
AR9170_MAC_REG_DMA_TXQ4_CURR_ADDR	hw.h	353;"	d
AR9170_MAC_REG_DMA_TXQ4_LAST_ADDR	hw.h	372;"	d
AR9170_MAC_REG_DMA_TXQ4_LEN	hw.h	375;"	d
AR9170_MAC_REG_DMA_TXQX_ADDR_CURR	hw.h	433;"	d
AR9170_MAC_REG_DMA_TXQX_FAIL_ADDR	hw.h	378;"	d
AR9170_MAC_REG_DMA_TXQX_LAST_ADDR	hw.h	377;"	d
AR9170_MAC_REG_DMA_TXQ_ADDR	hw.h	342;"	d
AR9170_MAC_REG_DMA_TXQ_CURR_ADDR	hw.h	343;"	d
AR9170_MAC_REG_DMA_TXQ_LAST_ADDR	hw.h	367;"	d
AR9170_MAC_REG_DMA_WLAN_STATUS	hw.h	365;"	d
AR9170_MAC_REG_DYNAMIC_SIFS_ACK	hw.h	172;"	d
AR9170_MAC_REG_EIFS_AND_SIFS	hw.h	215;"	d
AR9170_MAC_REG_ENCRYPTION	hw.h	176;"	d
AR9170_MAC_REG_EXT_BUSY	hw.h	237;"	d
AR9170_MAC_REG_FCS_SELECT	hw.h	313;"	d
AR9170_MAC_REG_FRAMETYPE_FILTER	hw.h	185;"	d
AR9170_MAC_REG_GROUP_HASH_TBL_H	hw.h	160;"	d
AR9170_MAC_REG_GROUP_HASH_TBL_L	hw.h	159;"	d
AR9170_MAC_REG_INT_CTRL	hw.h	114;"	d
AR9170_MAC_REG_MAC_ADDR_H	hw.h	155;"	d
AR9170_MAC_REG_MAC_ADDR_L	hw.h	154;"	d
AR9170_MAC_REG_MAC_POWER_STATE_CTRL	hw.h	112;"	d
AR9170_MAC_REG_MANDATORY_RATE	hw.h	165;"	d
AR9170_MAC_REG_MISC_680	hw.h	181;"	d
AR9170_MAC_REG_MISC_684	hw.h	182;"	d
AR9170_MAC_REG_MPDU_COUNT	hw.h	304;"	d
AR9170_MAC_REG_NAV_COUNT	hw.h	224;"	d
AR9170_MAC_REG_PC_REG_BASE	hw.h	784;"	d
AR9170_MAC_REG_POWER_STATE_CTRL	hw.h	109;"	d
AR9170_MAC_REG_PRETBTT	hw.h	148;"	d
AR9170_MAC_REG_QOS_PRIORITY_VIRTUAL_CCA	hw.h	292;"	d
AR9170_MAC_REG_RETRY_MAX	hw.h	286;"	d
AR9170_MAC_REG_RTS_CTS_RATE	hw.h	166;"	d
AR9170_MAC_REG_RTS_CTS_TPC	hw.h	317;"	d
AR9170_MAC_REG_RX_CONTROL	hw.h	321;"	d
AR9170_MAC_REG_RX_CONTROL_1	hw.h	328;"	d
AR9170_MAC_REG_RX_CRC16	hw.h	219;"	d
AR9170_MAC_REG_RX_CRC32	hw.h	218;"	d
AR9170_MAC_REG_RX_DEL_MPDU	hw.h	334;"	d
AR9170_MAC_REG_RX_DROPPED_MPDU	hw.h	333;"	d
AR9170_MAC_REG_RX_ERR_DECRYPTION_MUL	hw.h	222;"	d
AR9170_MAC_REG_RX_ERR_DECRYPTION_UNI	hw.h	220;"	d
AR9170_MAC_REG_RX_MPDU	hw.h	332;"	d
AR9170_MAC_REG_RX_OVERRUN	hw.h	221;"	d
AR9170_MAC_REG_RX_PE_DELAY	hw.h	170;"	d
AR9170_MAC_REG_RX_PHY_CCK_ERROR	hw.h	338;"	d
AR9170_MAC_REG_RX_PHY_HT_ERROR	hw.h	339;"	d
AR9170_MAC_REG_RX_PHY_MISC_ERROR	hw.h	335;"	d
AR9170_MAC_REG_RX_PHY_OFDM_ERROR	hw.h	337;"	d
AR9170_MAC_REG_RX_PHY_TOTAL	hw.h	340;"	d
AR9170_MAC_REG_RX_PHY_XR_ERROR	hw.h	336;"	d
AR9170_MAC_REG_RX_THRESHOLD	hw.h	168;"	d
AR9170_MAC_REG_RX_TIMEOUT	hw.h	162;"	d
AR9170_MAC_REG_RX_TIMEOUT_COUNT	hw.h	216;"	d
AR9170_MAC_REG_RX_TOTAL	hw.h	217;"	d
AR9170_MAC_REG_SLOT_TIME	hw.h	239;"	d
AR9170_MAC_REG_SNIFFER	hw.h	173;"	d
AR9170_MAC_REG_TID_CFACK_CFEND_RATE	hw.h	287;"	d
AR9170_MAC_REG_TKIP_TSC	hw.h	289;"	d
AR9170_MAC_REG_TSF_H	hw.h	132;"	d
AR9170_MAC_REG_TSF_L	hw.h	131;"	d
AR9170_MAC_REG_TXOP_ACK_EXTENSION	hw.h	283;"	d
AR9170_MAC_REG_TXOP_ACK_INTERVAL	hw.h	284;"	d
AR9170_MAC_REG_TXOP_DURATION	hw.h	290;"	d
AR9170_MAC_REG_TXOP_NOT_ENOUGH_IND	hw.h	288;"	d
AR9170_MAC_REG_TXRX_MPI	hw.h	379;"	d
AR9170_MAC_REG_TX_BLOCKACKS	hw.h	223;"	d
AR9170_MAC_REG_TX_COMPLETE	hw.h	234;"	d
AR9170_MAC_REG_TX_QOS_THRESHOLD	hw.h	291;"	d
AR9170_MAC_REG_TX_RETRY	hw.h	232;"	d
AR9170_MAC_REG_TX_TOTAL	hw.h	240;"	d
AR9170_MAC_REG_TX_UNDERRUN	hw.h	183;"	d
AR9170_MAC_RX_CTRL_ACK_IN_SNIFFER	hw.h	326;"	d
AR9170_MAC_RX_CTRL_DEAGG	hw.h	322;"	d
AR9170_MAC_RX_CTRL_PASS_TO_HOST	hw.h	325;"	d
AR9170_MAC_RX_CTRL_SA_DA_SEARCH	hw.h	324;"	d
AR9170_MAC_RX_CTRL_SHORT_FILTER	hw.h	323;"	d
AR9170_MAC_SNIFFER_DEFAULTS	hw.h	175;"	d
AR9170_MAC_SNIFFER_ENABLE_PROMISC	hw.h	174;"	d
AR9170_MAC_TXRX_MPI_RX_MPI_MASK	hw.h	382;"	d
AR9170_MAC_TXRX_MPI_RX_TO_MASK	hw.h	383;"	d
AR9170_MAC_TXRX_MPI_TX_MPI_MASK	hw.h	380;"	d
AR9170_MAC_TXRX_MPI_TX_TO_MASK	hw.h	381;"	d
AR9170_MAC_VIRTUAL_CCA_ALL	hw.h	298;"	d
AR9170_MAC_VIRTUAL_CCA_Q0	hw.h	293;"	d
AR9170_MAC_VIRTUAL_CCA_Q1	hw.h	294;"	d
AR9170_MAC_VIRTUAL_CCA_Q2	hw.h	295;"	d
AR9170_MAC_VIRTUAL_CCA_Q3	hw.h	296;"	d
AR9170_MAC_VIRTUAL_CCA_Q4	hw.h	297;"	d
AR9170_MAX_ACKTABLE_ENTRIES	hw.h	858;"	d
AR9170_MAX_INT_SRC	hw.h	526;"	d
AR9170_MAX_VIRTUAL_MAC	hw.h	859;"	d
AR9170_MC_REG_BASE	hw.h	453;"	d
AR9170_MC_REG_FLASH_WAIT_STATE	hw.h	455;"	d
AR9170_NUM_LEDS	hw.h	787;"	d
AR9170_NUM_RX_URBS	carl9170.h	187;"	d
AR9170_NUM_RX_URBS_MUL	carl9170.h	188;"	d
AR9170_NUM_RX_URBS_POOL	carl9170.h	190;"	d
AR9170_NUM_TX_URBS	carl9170.h	189;"	d
AR9170_OPFLAG_2GHZ	eeprom.h	132;"	d
AR9170_OPFLAG_5GHZ	eeprom.h	131;"	d
AR9170_PHY_9285_ANT_DIV_ALT_GAINTB	phy.h	321;"	d
AR9170_PHY_9285_ANT_DIV_ALT_GAINTB_S	phy.h	322;"	d
AR9170_PHY_9285_ANT_DIV_ALT_LNACONF	phy.h	317;"	d
AR9170_PHY_9285_ANT_DIV_ALT_LNACONF_S	phy.h	318;"	d
AR9170_PHY_9285_ANT_DIV_CTL	phy.h	315;"	d
AR9170_PHY_9285_ANT_DIV_CTL_ALL	phy.h	314;"	d
AR9170_PHY_9285_ANT_DIV_CTL_S	phy.h	316;"	d
AR9170_PHY_9285_ANT_DIV_GAINTB_0	phy.h	329;"	d
AR9170_PHY_9285_ANT_DIV_GAINTB_1	phy.h	330;"	d
AR9170_PHY_9285_ANT_DIV_LNA1	phy.h	325;"	d
AR9170_PHY_9285_ANT_DIV_LNA1_MINUS_LNA2	phy.h	328;"	d
AR9170_PHY_9285_ANT_DIV_LNA1_PLUS_LNA2	phy.h	327;"	d
AR9170_PHY_9285_ANT_DIV_LNA2	phy.h	326;"	d
AR9170_PHY_9285_ANT_DIV_MAIN_GAINTB	phy.h	323;"	d
AR9170_PHY_9285_ANT_DIV_MAIN_GAINTB_S	phy.h	324;"	d
AR9170_PHY_9285_ANT_DIV_MAIN_LNACONF	phy.h	319;"	d
AR9170_PHY_9285_ANT_DIV_MAIN_LNACONF_S	phy.h	320;"	d
AR9170_PHY_ACTIVE_DIS	phy.h	66;"	d
AR9170_PHY_ACTIVE_EN	phy.h	65;"	d
AR9170_PHY_ADC_CTL_OFF_INBUFGAIN	phy.h	79;"	d
AR9170_PHY_ADC_CTL_OFF_INBUFGAIN_S	phy.h	80;"	d
AR9170_PHY_ADC_CTL_OFF_PWDADC	phy.h	83;"	d
AR9170_PHY_ADC_CTL_OFF_PWDBANDGAP	phy.h	82;"	d
AR9170_PHY_ADC_CTL_OFF_PWDDAC	phy.h	81;"	d
AR9170_PHY_ADC_CTL_ON_INBUFGAIN	phy.h	84;"	d
AR9170_PHY_ADC_CTL_ON_INBUFGAIN_S	phy.h	85;"	d
AR9170_PHY_ADC_SCTL_SEL_EXTERNAL_RADIO	phy.h	89;"	d
AR9170_PHY_ADC_SCTL_SEL_INTERNAL_ADDAC	phy.h	88;"	d
AR9170_PHY_AGC_CONTROL_CAL	phy.h	135;"	d
AR9170_PHY_AGC_CONTROL_ENABLE_NF	phy.h	137;"	d
AR9170_PHY_AGC_CONTROL_FLTR_CAL	phy.h	138;"	d
AR9170_PHY_AGC_CONTROL_NF	phy.h	136;"	d
AR9170_PHY_AGC_CONTROL_NO_UPDATE_NF	phy.h	139;"	d
AR9170_PHY_AGC_CTL1_COARSE_HIGH	phy.h	131;"	d
AR9170_PHY_AGC_CTL1_COARSE_HIGH_S	phy.h	132;"	d
AR9170_PHY_AGC_CTL1_COARSE_LOW	phy.h	129;"	d
AR9170_PHY_AGC_CTL1_COARSE_LOW_S	phy.h	130;"	d
AR9170_PHY_ANALOG_SWAP_AB	phy.h	482;"	d
AR9170_PHY_ANALOG_SWAP_ALT_CHAIN	phy.h	483;"	d
AR9170_PHY_BIN_MASK2_4_MASK_4	phy.h	291;"	d
AR9170_PHY_BIN_MASK2_4_MASK_4_S	phy.h	292;"	d
AR9170_PHY_CALMODE_ADC_DC_INIT	phy.h	375;"	d
AR9170_PHY_CALMODE_ADC_DC_PER	phy.h	374;"	d
AR9170_PHY_CALMODE_ADC_GAIN	phy.h	373;"	d
AR9170_PHY_CALMODE_IQ	phy.h	372;"	d
AR9170_PHY_CCA_MIN_PWR	phy.h	142;"	d
AR9170_PHY_CCA_MIN_PWR_S	phy.h	143;"	d
AR9170_PHY_CCA_THRESH62	phy.h	144;"	d
AR9170_PHY_CCA_THRESH62_S	phy.h	145;"	d
AR9170_PHY_CCK_DETECT_ANT_SWITCH_TIME	phy.h	421;"	d
AR9170_PHY_CCK_DETECT_ANT_SWITCH_TIME_S	phy.h	422;"	d
AR9170_PHY_CCK_DETECT_BB_ENABLE_ANT_FAST_DIV	phy.h	423;"	d
AR9170_PHY_CCK_DETECT_BB_ENABLE_ANT_FAST_DIV_S	phy.h	424;"	d
AR9170_PHY_CCK_DETECT_WEAK_SIG_THR_CCK	phy.h	418;"	d
AR9170_PHY_CCK_DETECT_WEAK_SIG_THR_CCK_S	phy.h	419;"	d
AR9170_PHY_CCK_RXCTRL4_FREQ_EST_SHORT	phy.h	444;"	d
AR9170_PHY_CCK_RXCTRL4_FREQ_EST_SHORT_S	phy.h	445;"	d
AR9170_PHY_CCK_TX_CTRL_JAPAN	phy.h	413;"	d
AR9170_PHY_CCK_TX_CTRL_TX_DAC_SCALE_CCK	phy.h	414;"	d
AR9170_PHY_CCK_TX_CTRL_TX_DAC_SCALE_CCK_S	phy.h	415;"	d
AR9170_PHY_CH1_CCA_MIN_PWR	phy.h	549;"	d
AR9170_PHY_CH1_CCA_MIN_PWR_S	phy.h	550;"	d
AR9170_PHY_CH1_EXT_CCA_MIN_PWR	phy.h	557;"	d
AR9170_PHY_CH1_EXT_CCA_MIN_PWR_S	phy.h	558;"	d
AR9170_PHY_CH2_CCA_MIN_PWR	phy.h	553;"	d
AR9170_PHY_CH2_CCA_MIN_PWR_S	phy.h	554;"	d
AR9170_PHY_CH2_EXT_CCA_MIN_PWR	phy.h	561;"	d
AR9170_PHY_CH2_EXT_CCA_MIN_PWR_S	phy.h	562;"	d
AR9170_PHY_CHAN_INFO_GAIN_DIFF_UPPER_LIMIT	phy.h	396;"	d
AR9170_PHY_CHAN_INFO_MEMORY_CAPTURE_MASK	phy.h	365;"	d
AR9170_PHY_CHIP_ID_9160_REV_0	phy.h	62;"	d
AR9170_PHY_CHIP_ID_REV_0	phy.h	60;"	d
AR9170_PHY_CHIP_ID_REV_1	phy.h	61;"	d
AR9170_PHY_CL_CAL_ENABLE	phy.h	518;"	d
AR9170_PHY_CL_CAL_PARALLEL_CAL_ENABLE	phy.h	519;"	d
AR9170_PHY_DESIRED_SZ_ADC	phy.h	115;"	d
AR9170_PHY_DESIRED_SZ_ADC_S	phy.h	116;"	d
AR9170_PHY_DESIRED_SZ_PGA	phy.h	117;"	d
AR9170_PHY_DESIRED_SZ_PGA_S	phy.h	118;"	d
AR9170_PHY_DESIRED_SZ_TOT_DES	phy.h	119;"	d
AR9170_PHY_DESIRED_SZ_TOT_DES_S	phy.h	120;"	d
AR9170_PHY_EXT_CCA_CYCPWR_THR1	phy.h	337;"	d
AR9170_PHY_EXT_CCA_CYCPWR_THR1_S	phy.h	338;"	d
AR9170_PHY_EXT_CCA_MIN_PWR	phy.h	341;"	d
AR9170_PHY_EXT_CCA_MIN_PWR_S	phy.h	342;"	d
AR9170_PHY_EXT_CCA_THRESH62	phy.h	339;"	d
AR9170_PHY_EXT_CCA_THRESH62_S	phy.h	340;"	d
AR9170_PHY_FIND_SIG_FIRPWR	phy.h	125;"	d
AR9170_PHY_FIND_SIG_FIRPWR_S	phy.h	126;"	d
AR9170_PHY_FIND_SIG_FIRSTEP	phy.h	123;"	d
AR9170_PHY_FIND_SIG_FIRSTEP_S	phy.h	124;"	d
AR9170_PHY_FORCE_XPA_CFG	phy.h	545;"	d
AR9170_PHY_FORCE_XPA_CFG_S	phy.h	546;"	d
AR9170_PHY_FRAME_CTL_TX_CLIP	phy.h	210;"	d
AR9170_PHY_FRAME_CTL_TX_CLIP_S	phy.h	211;"	d
AR9170_PHY_GAIN_2GHZ_BSW_ATTEN	phy.h	432;"	d
AR9170_PHY_GAIN_2GHZ_BSW_ATTEN_S	phy.h	433;"	d
AR9170_PHY_GAIN_2GHZ_BSW_MARGIN	phy.h	430;"	d
AR9170_PHY_GAIN_2GHZ_BSW_MARGIN_S	phy.h	431;"	d
AR9170_PHY_GAIN_2GHZ_RXTX_MARGIN	phy.h	428;"	d
AR9170_PHY_GAIN_2GHZ_RXTX_MARGIN_S	phy.h	429;"	d
AR9170_PHY_GAIN_2GHZ_XATTEN1_DB	phy.h	440;"	d
AR9170_PHY_GAIN_2GHZ_XATTEN1_DB_S	phy.h	441;"	d
AR9170_PHY_GAIN_2GHZ_XATTEN1_MARGIN	phy.h	436;"	d
AR9170_PHY_GAIN_2GHZ_XATTEN1_MARGIN_S	phy.h	437;"	d
AR9170_PHY_GAIN_2GHZ_XATTEN2_DB	phy.h	438;"	d
AR9170_PHY_GAIN_2GHZ_XATTEN2_DB_S	phy.h	439;"	d
AR9170_PHY_GAIN_2GHZ_XATTEN2_MARGIN	phy.h	434;"	d
AR9170_PHY_GAIN_2GHZ_XATTEN2_MARGIN_S	phy.h	435;"	d
AR9170_PHY_HALFGI_DSC_EXP	phy.h	358;"	d
AR9170_PHY_HALFGI_DSC_EXP_S	phy.h	359;"	d
AR9170_PHY_HALFGI_DSC_MAN	phy.h	356;"	d
AR9170_PHY_HALFGI_DSC_MAN_S	phy.h	357;"	d
AR9170_PHY_MODE_AR2133	phy.h	402;"	d
AR9170_PHY_MODE_AR5111	phy.h	403;"	d
AR9170_PHY_MODE_AR5112	phy.h	404;"	d
AR9170_PHY_MODE_ASYNCFIFO	phy.h	401;"	d
AR9170_PHY_MODE_CCK	phy.h	408;"	d
AR9170_PHY_MODE_DYNAMIC	phy.h	405;"	d
AR9170_PHY_MODE_DYN_CCK_DISABLE	phy.h	410;"	d
AR9170_PHY_MODE_OFDM	phy.h	409;"	d
AR9170_PHY_MODE_RF2GHZ	phy.h	406;"	d
AR9170_PHY_MODE_RF5GHZ	phy.h	407;"	d
AR9170_PHY_NEW_ADC_DC_OFFSET_CORR_ENABLE	phy.h	311;"	d
AR9170_PHY_NEW_ADC_GAIN_CORR_ENABLE	phy.h	310;"	d
AR9170_PHY_PLL_CTL_40	phy.h	169;"	d
AR9170_PHY_PLL_CTL_40_2133	phy.h	173;"	d
AR9170_PHY_PLL_CTL_40_5413	phy.h	170;"	d
AR9170_PHY_PLL_CTL_44	phy.h	171;"	d
AR9170_PHY_PLL_CTL_44_2133	phy.h	172;"	d
AR9170_PHY_POWER_TX_RATE_MAX_TPC_ENABLE	phy.h	207;"	d
AR9170_PHY_RADAR_0_ENA	phy.h	227;"	d
AR9170_PHY_RADAR_0_FFT_ENA	phy.h	228;"	d
AR9170_PHY_RADAR_0_FIRPWR	phy.h	242;"	d
AR9170_PHY_RADAR_0_FIRPWR_S	phy.h	243;"	d
AR9170_PHY_RADAR_0_HEIGHT	phy.h	236;"	d
AR9170_PHY_RADAR_0_HEIGHT_S	phy.h	237;"	d
AR9170_PHY_RADAR_0_INBAND	phy.h	230;"	d
AR9170_PHY_RADAR_0_INBAND_S	phy.h	231;"	d
AR9170_PHY_RADAR_0_PRSSI	phy.h	233;"	d
AR9170_PHY_RADAR_0_PRSSI_S	phy.h	234;"	d
AR9170_PHY_RADAR_0_RRSSI	phy.h	239;"	d
AR9170_PHY_RADAR_0_RRSSI_S	phy.h	240;"	d
AR9170_PHY_RADAR_1_BLOCK_CHECK	phy.h	250;"	d
AR9170_PHY_RADAR_1_MAXLEN	phy.h	255;"	d
AR9170_PHY_RADAR_1_MAXLEN_S	phy.h	256;"	d
AR9170_PHY_RADAR_1_MAX_RRSSI	phy.h	251;"	d
AR9170_PHY_RADAR_1_RELPWR_ENA	phy.h	246;"	d
AR9170_PHY_RADAR_1_RELPWR_THRESH	phy.h	248;"	d
AR9170_PHY_RADAR_1_RELPWR_THRESH_S	phy.h	249;"	d
AR9170_PHY_RADAR_1_RELSTEP_CHECK	phy.h	252;"	d
AR9170_PHY_RADAR_1_RELSTEP_THRESH	phy.h	253;"	d
AR9170_PHY_RADAR_1_RELSTEP_THRESH_S	phy.h	254;"	d
AR9170_PHY_RADAR_1_USE_FIR128	phy.h	247;"	d
AR9170_PHY_RADAR_EXT_ENA	phy.h	224;"	d
AR9170_PHY_REG	phy.h	25;"	d
AR9170_PHY_REG_ACTIVE	phy.h	64;"	d
AR9170_PHY_REG_ADC_CTL	phy.h	78;"	d
AR9170_PHY_REG_ADC_SERIAL_CTL	phy.h	87;"	d
AR9170_PHY_REG_AGC_CONTROL	phy.h	134;"	d
AR9170_PHY_REG_AGC_CTL1	phy.h	128;"	d
AR9170_PHY_REG_ANALOG_SWAP	phy.h	481;"	d
AR9170_PHY_REG_BASE	phy.h	24;"	d
AR9170_PHY_REG_BIN_MASK2_1	phy.h	287;"	d
AR9170_PHY_REG_BIN_MASK2_2	phy.h	288;"	d
AR9170_PHY_REG_BIN_MASK2_3	phy.h	289;"	d
AR9170_PHY_REG_BIN_MASK2_4	phy.h	290;"	d
AR9170_PHY_REG_BIN_MASK_1	phy.h	175;"	d
AR9170_PHY_REG_BIN_MASK_2	phy.h	176;"	d
AR9170_PHY_REG_BIN_MASK_3	phy.h	177;"	d
AR9170_PHY_REG_BLUETOOTH	phy.h	461;"	d
AR9170_PHY_REG_CALMODE	phy.h	371;"	d
AR9170_PHY_REG_CAL_CHAINMASK	phy.h	529;"	d
AR9170_PHY_REG_CAL_MEAS_0	phy.h	381;"	d
AR9170_PHY_REG_CAL_MEAS_1	phy.h	383;"	d
AR9170_PHY_REG_CAL_MEAS_2	phy.h	385;"	d
AR9170_PHY_REG_CAL_MEAS_3	phy.h	387;"	d
AR9170_PHY_REG_CCA	phy.h	141;"	d
AR9170_PHY_REG_CCA_THRESHOLD	phy.h	263;"	d
AR9170_PHY_REG_CCK_DETECT	phy.h	417;"	d
AR9170_PHY_REG_CCK_RXCTRL4	phy.h	443;"	d
AR9170_PHY_REG_CCK_TX_CTRL	phy.h	412;"	d
AR9170_PHY_REG_CH0_TX_PWRCTRL11	phy.h	524;"	d
AR9170_PHY_REG_CH1_CCA	phy.h	548;"	d
AR9170_PHY_REG_CH1_EXT_CCA	phy.h	556;"	d
AR9170_PHY_REG_CH1_TX_PWRCTRL11	phy.h	525;"	d
AR9170_PHY_REG_CH2_CCA	phy.h	552;"	d
AR9170_PHY_REG_CH2_EXT_CCA	phy.h	560;"	d
AR9170_PHY_REG_CHANNEL_MASK_01_30	phy.h	361;"	d
AR9170_PHY_REG_CHANNEL_MASK_31_60	phy.h	362;"	d
AR9170_PHY_REG_CHAN_INFO_GAIN	phy.h	398;"	d
AR9170_PHY_REG_CHAN_INFO_GAIN_DIFF	phy.h	395;"	d
AR9170_PHY_REG_CHAN_INFO_MEMORY	phy.h	364;"	d
AR9170_PHY_REG_CHIP_ID	phy.h	59;"	d
AR9170_PHY_REG_CHIRP_DETECTED_XR	phy.h	460;"	d
AR9170_PHY_REG_CL_CAL_CTL	phy.h	517;"	d
AR9170_PHY_REG_CURRENT_RSSI	phy.h	390;"	d
AR9170_PHY_REG_DAG_CTRLCCK	phy.h	447;"	d
AR9170_PHY_REG_DESIRED_SZ	phy.h	114;"	d
AR9170_PHY_REG_EXT_CCA	phy.h	336;"	d
AR9170_PHY_REG_EXT_CCA0	phy.h	332;"	d
AR9170_PHY_REG_EXT_CCA0_THRESH62	phy.h	333;"	d
AR9170_PHY_REG_EXT_CCA0_THRESH62_S	phy.h	334;"	d
AR9170_PHY_REG_FIND_SIG	phy.h	122;"	d
AR9170_PHY_REG_FORCE_CLKEN_CCK	phy.h	452;"	d
AR9170_PHY_REG_FRAME_CTL	phy.h	209;"	d
AR9170_PHY_REG_GAIN_2GHZ	phy.h	426;"	d
AR9170_PHY_REG_GAIN_2GHZ_CHAIN_2	phy.h	427;"	d
AR9170_PHY_REG_HALFGI	phy.h	355;"	d
AR9170_PHY_REG_HEADER_DETECT_XR	phy.h	459;"	d
AR9170_PHY_REG_HEAVY_CLIP_ENABLE	phy.h	367;"	d
AR9170_PHY_REG_HEAVY_CLIP_FACTOR_RIFS	phy.h	368;"	d
AR9170_PHY_REG_MASK2_M_00_15	phy.h	533;"	d
AR9170_PHY_REG_MASK2_M_16_30	phy.h	532;"	d
AR9170_PHY_REG_MASK2_M_31_45	phy.h	531;"	d
AR9170_PHY_REG_MASK2_P_15_01	phy.h	536;"	d
AR9170_PHY_REG_MASK2_P_30_16	phy.h	537;"	d
AR9170_PHY_REG_MASK2_P_45_31	phy.h	538;"	d
AR9170_PHY_REG_MASK2_P_61_45	phy.h	539;"	d
AR9170_PHY_REG_MASK_CTL	phy.h	178;"	d
AR9170_PHY_REG_MODE	phy.h	400;"	d
AR9170_PHY_REG_MULTICHAIN_GAIN_CTL	phy.h	313;"	d
AR9170_PHY_REG_NEW_ADC_DC_GAIN_CORR	phy.h	308;"	d
AR9170_PHY_REG_PILOT_MASK_01_30	phy.h	534;"	d
AR9170_PHY_REG_PILOT_MASK_31_60	phy.h	535;"	d
AR9170_PHY_REG_PLL_CTL	phy.h	168;"	d
AR9170_PHY_REG_POWER_TX_RATE1	phy.h	204;"	d
AR9170_PHY_REG_POWER_TX_RATE2	phy.h	205;"	d
AR9170_PHY_REG_POWER_TX_RATE3	phy.h	455;"	d
AR9170_PHY_REG_POWER_TX_RATE4	phy.h	456;"	d
AR9170_PHY_REG_POWER_TX_RATE5	phy.h	521;"	d
AR9170_PHY_REG_POWER_TX_RATE6	phy.h	522;"	d
AR9170_PHY_REG_POWER_TX_RATE7	phy.h	541;"	d
AR9170_PHY_REG_POWER_TX_RATE8	phy.h	542;"	d
AR9170_PHY_REG_POWER_TX_RATE9	phy.h	543;"	d
AR9170_PHY_REG_POWER_TX_RATE_MAX	phy.h	206;"	d
AR9170_PHY_REG_POWER_TX_SUB	phy.h	540;"	d
AR9170_PHY_REG_RADAR_0	phy.h	226;"	d
AR9170_PHY_REG_RADAR_1	phy.h	245;"	d
AR9170_PHY_REG_RADAR_EXT	phy.h	223;"	d
AR9170_PHY_REG_REFCLKDLY	phy.h	377;"	d
AR9170_PHY_REG_REFCLKPD	phy.h	378;"	d
AR9170_PHY_REG_RESTART	phy.h	275;"	d
AR9170_PHY_REG_RFBUS_GRANT	phy.h	392;"	d
AR9170_PHY_REG_RFBUS_REQ	phy.h	279;"	d
AR9170_PHY_REG_RF_CTL2	phy.h	68;"	d
AR9170_PHY_REG_RF_CTL3	phy.h	74;"	d
AR9170_PHY_REG_RF_CTL4	phy.h	91;"	d
AR9170_PHY_REG_RXGAIN	phy.h	107;"	d
AR9170_PHY_REG_RXGAIN_CHAIN_2	phy.h	108;"	d
AR9170_PHY_REG_RX_CHAINMASK	phy.h	307;"	d
AR9170_PHY_REG_RX_DELAY	phy.h	181;"	d
AR9170_PHY_REG_SCRM_SEQ_XR	phy.h	458;"	d
AR9170_PHY_REG_SEARCH_START_DELAY	phy.h	182;"	d
AR9170_PHY_REG_SETTLING	phy.h	103;"	d
AR9170_PHY_REG_SFCORR	phy.h	147;"	d
AR9170_PHY_REG_SFCORR_EXT	phy.h	344;"	d
AR9170_PHY_REG_SFCORR_LOW	phy.h	155;"	d
AR9170_PHY_REG_SIGMA_DELTA	phy.h	265;"	d
AR9170_PHY_REG_SLEEP_CTR_CONTROL	phy.h	164;"	d
AR9170_PHY_REG_SLEEP_CTR_LIMIT	phy.h	165;"	d
AR9170_PHY_REG_SLEEP_SCAL	phy.h	166;"	d
AR9170_PHY_REG_SPUR_REG	phy.h	213;"	d
AR9170_PHY_REG_SWITCH_CHAIN_0	phy.h	258;"	d
AR9170_PHY_REG_SWITCH_CHAIN_2	phy.h	259;"	d
AR9170_PHY_REG_SWITCH_COM	phy.h	261;"	d
AR9170_PHY_REG_TEST	phy.h	28;"	d
AR9170_PHY_REG_TEST2	phy.h	46;"	d
AR9170_PHY_REG_TIMING10	phy.h	295;"	d
AR9170_PHY_REG_TIMING11	phy.h	299;"	d
AR9170_PHY_REG_TIMING2	phy.h	48;"	d
AR9170_PHY_REG_TIMING3	phy.h	53;"	d
AR9170_PHY_REG_TIMING5	phy.h	200;"	d
AR9170_PHY_REG_TIMING7	phy.h	282;"	d
AR9170_PHY_REG_TIMING8	phy.h	283;"	d
AR9170_PHY_REG_TIMING9	phy.h	294;"	d
AR9170_PHY_REG_TIMING_CTRL4	phy.h	185;"	d
AR9170_PHY_REG_TPCRG1	phy.h	463;"	d
AR9170_PHY_REG_TPCRG5	phy.h	485;"	d
AR9170_PHY_REG_TSTDAC_CONST	phy.h	101;"	d
AR9170_PHY_REG_TURBO	phy.h	32;"	d
AR9170_PHY_REG_TX_GAIN_TBL1	phy.h	512;"	d
AR9170_PHY_REG_TX_PWRCTRL4	phy.h	475;"	d
AR9170_PHY_REG_TX_PWRCTRL6_0	phy.h	497;"	d
AR9170_PHY_REG_TX_PWRCTRL6_1	phy.h	498;"	d
AR9170_PHY_REG_TX_PWRCTRL7	phy.h	502;"	d
AR9170_PHY_REG_TX_PWRCTRL9	phy.h	506;"	d
AR9170_PHY_REG_VIT_MASK2_M_46_61	phy.h	530;"	d
AR9170_PHY_REG_XPA_CFG	phy.h	544;"	d
AR9170_PHY_RESTART_DIV_GC	phy.h	276;"	d
AR9170_PHY_RESTART_DIV_GC_S	phy.h	277;"	d
AR9170_PHY_RFBUS_GRANT_EN	phy.h	393;"	d
AR9170_PHY_RFBUS_REQ_EN	phy.h	280;"	d
AR9170_PHY_RF_CTL2_TX_END_DATA_START	phy.h	69;"	d
AR9170_PHY_RF_CTL2_TX_END_DATA_START_S	phy.h	70;"	d
AR9170_PHY_RF_CTL2_TX_END_PA_ON	phy.h	71;"	d
AR9170_PHY_RF_CTL2_TX_END_PA_ON_S	phy.h	72;"	d
AR9170_PHY_RF_CTL3_TX_END_TO_A2_RX_ON	phy.h	75;"	d
AR9170_PHY_RF_CTL3_TX_END_TO_A2_RX_ON_S	phy.h	76;"	d
AR9170_PHY_RF_CTL4_FRAME_XPAA_ON	phy.h	98;"	d
AR9170_PHY_RF_CTL4_FRAME_XPAA_ON_S	phy.h	99;"	d
AR9170_PHY_RF_CTL4_FRAME_XPAB_ON	phy.h	96;"	d
AR9170_PHY_RF_CTL4_FRAME_XPAB_ON_S	phy.h	97;"	d
AR9170_PHY_RF_CTL4_TX_END_XPAA_OFF	phy.h	94;"	d
AR9170_PHY_RF_CTL4_TX_END_XPAA_OFF_S	phy.h	95;"	d
AR9170_PHY_RF_CTL4_TX_END_XPAB_OFF	phy.h	92;"	d
AR9170_PHY_RF_CTL4_TX_END_XPAB_OFF_S	phy.h	93;"	d
AR9170_PHY_RIFS_INIT_DELAY	phy.h	369;"	d
AR9170_PHY_RXGAIN_TXRX_ATTEN	phy.h	109;"	d
AR9170_PHY_RXGAIN_TXRX_ATTEN_S	phy.h	110;"	d
AR9170_PHY_RXGAIN_TXRX_RF_MAX	phy.h	111;"	d
AR9170_PHY_RXGAIN_TXRX_RF_MAX_S	phy.h	112;"	d
AR9170_PHY_RX_DELAY_DELAY	phy.h	183;"	d
AR9170_PHY_SETTLING_SWITCH	phy.h	104;"	d
AR9170_PHY_SETTLING_SWITCH_S	phy.h	105;"	d
AR9170_PHY_SFCORR_EXT_M1_THRESH	phy.h	345;"	d
AR9170_PHY_SFCORR_EXT_M1_THRESH_LOW	phy.h	349;"	d
AR9170_PHY_SFCORR_EXT_M1_THRESH_LOW_S	phy.h	350;"	d
AR9170_PHY_SFCORR_EXT_M1_THRESH_S	phy.h	346;"	d
AR9170_PHY_SFCORR_EXT_M2_THRESH	phy.h	347;"	d
AR9170_PHY_SFCORR_EXT_M2_THRESH_LOW	phy.h	351;"	d
AR9170_PHY_SFCORR_EXT_M2_THRESH_LOW_S	phy.h	352;"	d
AR9170_PHY_SFCORR_EXT_M2_THRESH_S	phy.h	348;"	d
AR9170_PHY_SFCORR_LOW_M1_THRESH_LOW	phy.h	159;"	d
AR9170_PHY_SFCORR_LOW_M1_THRESH_LOW_S	phy.h	160;"	d
AR9170_PHY_SFCORR_LOW_M2COUNT_THR_LOW	phy.h	157;"	d
AR9170_PHY_SFCORR_LOW_M2COUNT_THR_LOW_S	phy.h	158;"	d
AR9170_PHY_SFCORR_LOW_M2_THRESH_LOW	phy.h	161;"	d
AR9170_PHY_SFCORR_LOW_M2_THRESH_LOW_S	phy.h	162;"	d
AR9170_PHY_SFCORR_LOW_USE_SELF_CORR_LOW	phy.h	156;"	d
AR9170_PHY_SFCORR_M1_THRESH	phy.h	150;"	d
AR9170_PHY_SFCORR_M1_THRESH_S	phy.h	151;"	d
AR9170_PHY_SFCORR_M2COUNT_THR	phy.h	148;"	d
AR9170_PHY_SFCORR_M2COUNT_THR_S	phy.h	149;"	d
AR9170_PHY_SFCORR_M2_THRESH	phy.h	152;"	d
AR9170_PHY_SFCORR_M2_THRESH_S	phy.h	153;"	d
AR9170_PHY_SFCORR_SPUR_SUBCHNL_SD_S	phy.h	353;"	d
AR9170_PHY_SIGMA_DELTA_ADC_CLIP	phy.h	272;"	d
AR9170_PHY_SIGMA_DELTA_ADC_CLIP_S	phy.h	273;"	d
AR9170_PHY_SIGMA_DELTA_ADC_SEL	phy.h	266;"	d
AR9170_PHY_SIGMA_DELTA_ADC_SEL_S	phy.h	267;"	d
AR9170_PHY_SIGMA_DELTA_FILT1	phy.h	270;"	d
AR9170_PHY_SIGMA_DELTA_FILT1_S	phy.h	271;"	d
AR9170_PHY_SIGMA_DELTA_FILT2	phy.h	268;"	d
AR9170_PHY_SIGMA_DELTA_FILT2_S	phy.h	269;"	d
AR9170_PHY_SPUR_REG_ENABLE_MASK_PPM	phy.h	216;"	d
AR9170_PHY_SPUR_REG_ENABLE_VIT_SPUR_RSSI	phy.h	219;"	d
AR9170_PHY_SPUR_REG_MASK_RATE_CNTL	phy.h	214;"	d
AR9170_PHY_SPUR_REG_MASK_RATE_CNTL_S	phy.h	215;"	d
AR9170_PHY_SPUR_REG_MASK_RATE_SELECT	phy.h	217;"	d
AR9170_PHY_SPUR_REG_MASK_RATE_SELECT_S	phy.h	218;"	d
AR9170_PHY_SPUR_REG_SPUR_RSSI_THRESH	phy.h	220;"	d
AR9170_PHY_SPUR_REG_SPUR_RSSI_THRESH_S	phy.h	221;"	d
AR9170_PHY_TEST_AGC_CLR	phy.h	29;"	d
AR9170_PHY_TEST_RFSILENT_BB	phy.h	30;"	d
AR9170_PHY_TIMING10_PILOT_MASK_2	phy.h	296;"	d
AR9170_PHY_TIMING10_PILOT_MASK_2_S	phy.h	297;"	d
AR9170_PHY_TIMING11_SPUR_DELTA_PHASE	phy.h	300;"	d
AR9170_PHY_TIMING11_SPUR_DELTA_PHASE_S	phy.h	301;"	d
AR9170_PHY_TIMING11_SPUR_FREQ_SD	phy.h	302;"	d
AR9170_PHY_TIMING11_SPUR_FREQ_SD_S	phy.h	303;"	d
AR9170_PHY_TIMING11_USE_SPUR_IN_AGC	phy.h	304;"	d
AR9170_PHY_TIMING11_USE_SPUR_IN_SELFCOR	phy.h	305;"	d
AR9170_PHY_TIMING2_FORCE	phy.h	50;"	d
AR9170_PHY_TIMING2_FORCE_S	phy.h	51;"	d
AR9170_PHY_TIMING2_USE_FORCE	phy.h	49;"	d
AR9170_PHY_TIMING3_DSC_EXP	phy.h	54;"	d
AR9170_PHY_TIMING3_DSC_EXP_S	phy.h	55;"	d
AR9170_PHY_TIMING3_DSC_MAN	phy.h	56;"	d
AR9170_PHY_TIMING3_DSC_MAN_S	phy.h	57;"	d
AR9170_PHY_TIMING5_CYCPWR_THR1	phy.h	201;"	d
AR9170_PHY_TIMING5_CYCPWR_THR1_S	phy.h	202;"	d
AR9170_PHY_TIMING8_PILOT_MASK_2	phy.h	284;"	d
AR9170_PHY_TIMING8_PILOT_MASK_2_S	phy.h	285;"	d
AR9170_PHY_TIMING_CTRL4_DO_IQCAL	phy.h	194;"	d
AR9170_PHY_TIMING_CTRL4_ENABLE_CHAN_MASK	phy.h	197;"	d
AR9170_PHY_TIMING_CTRL4_ENABLE_PILOT_MASK	phy.h	198;"	d
AR9170_PHY_TIMING_CTRL4_ENABLE_SPUR_FILTER	phy.h	196;"	d
AR9170_PHY_TIMING_CTRL4_ENABLE_SPUR_RSSI	phy.h	195;"	d
AR9170_PHY_TIMING_CTRL4_IQCAL_LOG_COUNT_MAX	phy.h	192;"	d
AR9170_PHY_TIMING_CTRL4_IQCAL_LOG_COUNT_MAX_S	phy.h	193;"	d
AR9170_PHY_TIMING_CTRL4_IQCORR_ENABLE	phy.h	191;"	d
AR9170_PHY_TIMING_CTRL4_IQCORR_Q_I_COFF	phy.h	189;"	d
AR9170_PHY_TIMING_CTRL4_IQCORR_Q_I_COFF_S	phy.h	190;"	d
AR9170_PHY_TIMING_CTRL4_IQCORR_Q_Q_COFF	phy.h	187;"	d
AR9170_PHY_TIMING_CTRL4_IQCORR_Q_Q_COFF_S	phy.h	188;"	d
AR9170_PHY_TPCRG1_NUM_PD_GAIN	phy.h	464;"	d
AR9170_PHY_TPCRG1_NUM_PD_GAIN_S	phy.h	465;"	d
AR9170_PHY_TPCRG1_PD_CAL_ENABLE	phy.h	472;"	d
AR9170_PHY_TPCRG1_PD_CAL_ENABLE_S	phy.h	473;"	d
AR9170_PHY_TPCRG1_PD_GAIN_1	phy.h	466;"	d
AR9170_PHY_TPCRG1_PD_GAIN_1_S	phy.h	467;"	d
AR9170_PHY_TPCRG1_PD_GAIN_2	phy.h	468;"	d
AR9170_PHY_TPCRG1_PD_GAIN_2_S	phy.h	469;"	d
AR9170_PHY_TPCRG1_PD_GAIN_3	phy.h	470;"	d
AR9170_PHY_TPCRG1_PD_GAIN_3_S	phy.h	471;"	d
AR9170_PHY_TPCRG5_PD_GAIN_BOUNDARY_1	phy.h	488;"	d
AR9170_PHY_TPCRG5_PD_GAIN_BOUNDARY_1_S	phy.h	489;"	d
AR9170_PHY_TPCRG5_PD_GAIN_BOUNDARY_2	phy.h	490;"	d
AR9170_PHY_TPCRG5_PD_GAIN_BOUNDARY_2_S	phy.h	491;"	d
AR9170_PHY_TPCRG5_PD_GAIN_BOUNDARY_3	phy.h	492;"	d
AR9170_PHY_TPCRG5_PD_GAIN_BOUNDARY_3_S	phy.h	493;"	d
AR9170_PHY_TPCRG5_PD_GAIN_BOUNDARY_4	phy.h	494;"	d
AR9170_PHY_TPCRG5_PD_GAIN_BOUNDARY_4_S	phy.h	495;"	d
AR9170_PHY_TPCRG5_PD_GAIN_OVERLAP	phy.h	486;"	d
AR9170_PHY_TPCRG5_PD_GAIN_OVERLAP_S	phy.h	487;"	d
AR9170_PHY_TURBO_FC_DYN2040_EN	phy.h	35;"	d
AR9170_PHY_TURBO_FC_DYN2040_EXT_CH	phy.h	39;"	d
AR9170_PHY_TURBO_FC_DYN2040_PRI_CH	phy.h	37;"	d
AR9170_PHY_TURBO_FC_DYN2040_PRI_ONLY	phy.h	36;"	d
AR9170_PHY_TURBO_FC_ENABLE_DAC_FIFO	phy.h	44;"	d
AR9170_PHY_TURBO_FC_HT_EN	phy.h	40;"	d
AR9170_PHY_TURBO_FC_SHORT_GI_40	phy.h	41;"	d
AR9170_PHY_TURBO_FC_SINGLE_HT_LTF1	phy.h	43;"	d
AR9170_PHY_TURBO_FC_TURBO_MODE	phy.h	33;"	d
AR9170_PHY_TURBO_FC_TURBO_SHORT	phy.h	34;"	d
AR9170_PHY_TURBO_FC_WALSH	phy.h	42;"	d
AR9170_PHY_TX_CHX_PWRCTRL_OLPC_TEMP_COMP	phy.h	526;"	d
AR9170_PHY_TX_CHX_PWRCTRL_OLPC_TEMP_COMP_S	phy.h	527;"	d
AR9170_PHY_TX_DESIRED_SCALE_CCK	phy.h	507;"	d
AR9170_PHY_TX_DESIRED_SCALE_CCK_S	phy.h	508;"	d
AR9170_PHY_TX_GAIN	phy.h	513;"	d
AR9170_PHY_TX_GAIN_S	phy.h	514;"	d
AR9170_PHY_TX_PWRCTRL9_RES_DC_REMOVAL	phy.h	509;"	d
AR9170_PHY_TX_PWRCTRL9_RES_DC_REMOVAL_S	phy.h	510;"	d
AR9170_PHY_TX_PWRCTRL_ERR_EST_MODE	phy.h	499;"	d
AR9170_PHY_TX_PWRCTRL_ERR_EST_MODE_S	phy.h	500;"	d
AR9170_PHY_TX_PWRCTRL_INIT_TX_GAIN	phy.h	503;"	d
AR9170_PHY_TX_PWRCTRL_INIT_TX_GAIN_S	phy.h	504;"	d
AR9170_PHY_TX_PWRCTRL_PD_AVG_OUT	phy.h	478;"	d
AR9170_PHY_TX_PWRCTRL_PD_AVG_OUT_S	phy.h	479;"	d
AR9170_PHY_TX_PWRCTRL_PD_AVG_VALID	phy.h	476;"	d
AR9170_PHY_TX_PWRCTRL_PD_AVG_VALID_S	phy.h	477;"	d
AR9170_PRAM_OFFSET	hw.h	796;"	d
AR9170_PRAM_SIZE	hw.h	797;"	d
AR9170_PTA_CTRL_16_BEAT_BURST	hw.h	767;"	d
AR9170_PTA_CTRL_4_BEAT_BURST	hw.h	765;"	d
AR9170_PTA_CTRL_8_BEAT_BURST	hw.h	766;"	d
AR9170_PTA_CTRL_LOOPBACK_MODE	hw.h	768;"	d
AR9170_PTA_DMA_MODE_CTRL_DISABLE_USB	hw.h	781;"	d
AR9170_PTA_DMA_MODE_CTRL_RESET	hw.h	780;"	d
AR9170_PTA_INT_FLAG_CMD	hw.h	755;"	d
AR9170_PTA_INT_FLAG_DN	hw.h	753;"	d
AR9170_PTA_INT_FLAG_UP	hw.h	754;"	d
AR9170_PTA_REG_AHB_INT_ACK	hw.h	740;"	d
AR9170_PTA_REG_AHB_INT_FLAG	hw.h	738;"	d
AR9170_PTA_REG_AHB_INT_MASK	hw.h	739;"	d
AR9170_PTA_REG_AHB_SCRATCH1	hw.h	741;"	d
AR9170_PTA_REG_AHB_SCRATCH2	hw.h	742;"	d
AR9170_PTA_REG_AHB_SCRATCH3	hw.h	743;"	d
AR9170_PTA_REG_AHB_SCRATCH4	hw.h	744;"	d
AR9170_PTA_REG_BASE	hw.h	728;"	d
AR9170_PTA_REG_CMD	hw.h	730;"	d
AR9170_PTA_REG_CONTROL	hw.h	764;"	d
AR9170_PTA_REG_DMA_MODE_CTRL	hw.h	779;"	d
AR9170_PTA_REG_DMA_STATUS	hw.h	774;"	d
AR9170_PTA_REG_DN_CURR_ADDRH	hw.h	776;"	d
AR9170_PTA_REG_DN_CURR_ADDRL	hw.h	775;"	d
AR9170_PTA_REG_DN_DMA_ADDRH	hw.h	759;"	d
AR9170_PTA_REG_DN_DMA_ADDRL	hw.h	758;"	d
AR9170_PTA_REG_DN_DMA_TRIGGER	hw.h	772;"	d
AR9170_PTA_REG_DN_PEND_TIME	hw.h	762;"	d
AR9170_PTA_REG_INT_FLAG	hw.h	752;"	d
AR9170_PTA_REG_INT_MASK	hw.h	757;"	d
AR9170_PTA_REG_MEM_ADDR	hw.h	771;"	d
AR9170_PTA_REG_MEM_CTRL	hw.h	770;"	d
AR9170_PTA_REG_PARAM1	hw.h	731;"	d
AR9170_PTA_REG_PARAM2	hw.h	732;"	d
AR9170_PTA_REG_PARAM3	hw.h	733;"	d
AR9170_PTA_REG_RSP	hw.h	734;"	d
AR9170_PTA_REG_SHARE_MEM_CTRL	hw.h	746;"	d
AR9170_PTA_REG_STATUS1	hw.h	735;"	d
AR9170_PTA_REG_STATUS2	hw.h	736;"	d
AR9170_PTA_REG_STATUS3	hw.h	737;"	d
AR9170_PTA_REG_UP_CURR_ADDRH	hw.h	778;"	d
AR9170_PTA_REG_UP_CURR_ADDRL	hw.h	777;"	d
AR9170_PTA_REG_UP_DMA_ADDRH	hw.h	761;"	d
AR9170_PTA_REG_UP_DMA_ADDRL	hw.h	760;"	d
AR9170_PTA_REG_UP_DMA_TRIGGER	hw.h	773;"	d
AR9170_PTA_REG_UP_PEND_TIME	hw.h	763;"	d
AR9170_PWR_CLK_AHB_20_22MHZ	hw.h	572;"	d
AR9170_PWR_CLK_AHB_40MHZ	hw.h	571;"	d
AR9170_PWR_CLK_AHB_40_44MHZ	hw.h	573;"	d
AR9170_PWR_CLK_AHB_80_88MHZ	hw.h	574;"	d
AR9170_PWR_CLK_DAC_160_INV_DLY	hw.h	575;"	d
AR9170_PWR_PLL_ADDAC_DIV	hw.h	580;"	d
AR9170_PWR_PLL_ADDAC_DIV_S	hw.h	579;"	d
AR9170_PWR_REG_BASE	hw.h	554;"	d
AR9170_PWR_REG_CHIP_REVISION	hw.h	577;"	d
AR9170_PWR_REG_CLOCK_SEL	hw.h	570;"	d
AR9170_PWR_REG_PLL_ADDAC	hw.h	578;"	d
AR9170_PWR_REG_POWER_STATE	hw.h	556;"	d
AR9170_PWR_REG_RESET	hw.h	558;"	d
AR9170_PWR_REG_WATCH_DOG_MAGIC	hw.h	581;"	d
AR9170_PWR_RESET_ADDA_CLK_COLD_RESET	hw.h	566;"	d
AR9170_PWR_RESET_AHB_MASK	hw.h	563;"	d
AR9170_PWR_RESET_BB_COLD_RESET	hw.h	565;"	d
AR9170_PWR_RESET_BB_WARM_RESET	hw.h	564;"	d
AR9170_PWR_RESET_BRIDGE_MASK	hw.h	562;"	d
AR9170_PWR_RESET_COMMIT_RESET_MASK	hw.h	559;"	d
AR9170_PWR_RESET_DMA_MASK	hw.h	561;"	d
AR9170_PWR_RESET_PLL	hw.h	567;"	d
AR9170_PWR_RESET_USB_PLL	hw.h	568;"	d
AR9170_PWR_RESET_WLAN_MASK	hw.h	560;"	d
AR9170_RAND_MODE_FREE	hw.h	441;"	d
AR9170_RAND_MODE_MANUAL	hw.h	440;"	d
AR9170_RAND_REG_BASE	hw.h	436;"	d
AR9170_RAND_REG_MODE	hw.h	439;"	d
AR9170_RAND_REG_NUM	hw.h	438;"	d
AR9170_REG_DAG_CTRLCCK_EN_RSSI_THR	phy.h	448;"	d
AR9170_REG_DAG_CTRLCCK_RSSI_THR	phy.h	449;"	d
AR9170_REG_DAG_CTRLCCK_RSSI_THR_S	phy.h	450;"	d
AR9170_RX_ENC_SOFTWARE	wlan.h	57;"	d
AR9170_RX_ERROR_DECRYPT	wlan.h	82;"	d
AR9170_RX_ERROR_FCS	wlan.h	83;"	d
AR9170_RX_ERROR_MMIC	wlan.h	86;"	d
AR9170_RX_ERROR_OVERRUN	wlan.h	81;"	d
AR9170_RX_ERROR_PLCP	wlan.h	85;"	d
AR9170_RX_ERROR_RXTO	wlan.h	80;"	d
AR9170_RX_ERROR_WRONG_RA	wlan.h	84;"	d
AR9170_RX_HEAD_LEN	wlan.h	342;"	d
AR9170_RX_MACSTATUS_LEN	wlan.h	366;"	d
AR9170_RX_PHYSTATUS_LEN	wlan.h	358;"	d
AR9170_RX_PHY_RATE_CCK_11M	wlan.h	47;"	d
AR9170_RX_PHY_RATE_CCK_1M	wlan.h	44;"	d
AR9170_RX_PHY_RATE_CCK_2M	wlan.h	45;"	d
AR9170_RX_PHY_RATE_CCK_5M	wlan.h	46;"	d
AR9170_RX_STATUS_CONT_AGGR	wlan.h	77;"	d
AR9170_RX_STATUS_GREENFIELD	wlan.h	68;"	d
AR9170_RX_STATUS_MODULATION	wlan.h	59;"	d
AR9170_RX_STATUS_MODULATION_CCK	wlan.h	61;"	d
AR9170_RX_STATUS_MODULATION_DUPOFDM	wlan.h	64;"	d
AR9170_RX_STATUS_MODULATION_HT	wlan.h	63;"	d
AR9170_RX_STATUS_MODULATION_OFDM	wlan.h	62;"	d
AR9170_RX_STATUS_MODULATION_S	wlan.h	60;"	d
AR9170_RX_STATUS_MPDU	wlan.h	70;"	d
AR9170_RX_STATUS_MPDU_FIRST	wlan.h	73;"	d
AR9170_RX_STATUS_MPDU_LAST	wlan.h	75;"	d
AR9170_RX_STATUS_MPDU_MIDDLE	wlan.h	74;"	d
AR9170_RX_STATUS_MPDU_S	wlan.h	71;"	d
AR9170_RX_STATUS_MPDU_SINGLE	wlan.h	72;"	d
AR9170_RX_STATUS_SHORT_PREAMBLE	wlan.h	67;"	d
AR9170_RX_STATUS_TOTAL_ERROR	wlan.h	78;"	d
AR9170_RX_STREAM_MAX_SIZE	hw.h	848;"	d
AR9170_RX_STREAM_TAG	hw.h	847;"	d
AR9170_SPI_COMMAND_PORT0_CMD0	hw.h	478;"	d
AR9170_SPI_COMMAND_PORT0_CMD0_S	hw.h	477;"	d
AR9170_SPI_COMMAND_PORT0_CMD1	hw.h	480;"	d
AR9170_SPI_COMMAND_PORT0_CMD1_S	hw.h	479;"	d
AR9170_SPI_COMMAND_PORT0_CMD2	hw.h	482;"	d
AR9170_SPI_COMMAND_PORT0_CMD2_S	hw.h	481;"	d
AR9170_SPI_COMMAND_PORT0_CMD3	hw.h	484;"	d
AR9170_SPI_COMMAND_PORT0_CMD3_S	hw.h	483;"	d
AR9170_SPI_COMMAND_PORT1_CMD4	hw.h	488;"	d
AR9170_SPI_COMMAND_PORT1_CMD4_S	hw.h	487;"	d
AR9170_SPI_COMMAND_PORT1_CMD5	hw.h	490;"	d
AR9170_SPI_COMMAND_PORT1_CMD5_S	hw.h	489;"	d
AR9170_SPI_COMMAND_PORT1_CMD6	hw.h	492;"	d
AR9170_SPI_COMMAND_PORT1_CMD6_S	hw.h	491;"	d
AR9170_SPI_COMMAND_PORT1_CMD7	hw.h	494;"	d
AR9170_SPI_COMMAND_PORT1_CMD7_S	hw.h	493;"	d
AR9170_SPI_CONTROL0_BUSY	hw.h	459;"	d
AR9170_SPI_CONTROL0_CMD_ABORT	hw.h	463;"	d
AR9170_SPI_CONTROL0_CMD_GO	hw.h	460;"	d
AR9170_SPI_CONTROL0_CMD_LEN	hw.h	465;"	d
AR9170_SPI_CONTROL0_CMD_LEN_S	hw.h	464;"	d
AR9170_SPI_CONTROL0_PAGE_WR	hw.h	461;"	d
AR9170_SPI_CONTROL0_RD_LEN	hw.h	467;"	d
AR9170_SPI_CONTROL0_RD_LEN_S	hw.h	466;"	d
AR9170_SPI_CONTROL0_SEQ_RD	hw.h	462;"	d
AR9170_SPI_CONTROL1_DRIVE_SDO	hw.h	471;"	d
AR9170_SPI_CONTROL1_MODE_SEL	hw.h	473;"	d
AR9170_SPI_CONTROL1_MODE_SEL_S	hw.h	472;"	d
AR9170_SPI_CONTROL1_SCK_RATE	hw.h	470;"	d
AR9170_SPI_CONTROL1_WRITE_PROTECT	hw.h	474;"	d
AR9170_SPI_REG_BASE	hw.h	457;"	d
AR9170_SPI_REG_COMMAND_PORT0	hw.h	476;"	d
AR9170_SPI_REG_COMMAND_PORT1	hw.h	486;"	d
AR9170_SPI_REG_CONTROL0	hw.h	458;"	d
AR9170_SPI_REG_CONTROL1	hw.h	469;"	d
AR9170_SPI_REG_DATA_PORT	hw.h	496;"	d
AR9170_SPI_REG_PAGE_WRITE_LEN	hw.h	497;"	d
AR9170_SRAM_OFFSET	hw.h	793;"	d
AR9170_SRAM_SIZE	hw.h	794;"	d
AR9170_STREAM_LEN	hw.h	856;"	d
AR9170_TIMER_CTRL_DISABLE_CLOCK	hw.h	93;"	d
AR9170_TIMER_INT_TICK_TIMER	hw.h	101;"	d
AR9170_TIMER_INT_TIMER0	hw.h	96;"	d
AR9170_TIMER_INT_TIMER1	hw.h	97;"	d
AR9170_TIMER_INT_TIMER2	hw.h	98;"	d
AR9170_TIMER_INT_TIMER3	hw.h	99;"	d
AR9170_TIMER_INT_TIMER4	hw.h	100;"	d
AR9170_TIMER_REG_BASE	hw.h	84;"	d
AR9170_TIMER_REG_CLOCK_HIGH	hw.h	105;"	d
AR9170_TIMER_REG_CLOCK_LOW	hw.h	104;"	d
AR9170_TIMER_REG_CONTROL	hw.h	92;"	d
AR9170_TIMER_REG_INTERRUPT	hw.h	95;"	d
AR9170_TIMER_REG_TICK_TIMER	hw.h	103;"	d
AR9170_TIMER_REG_TIMER0	hw.h	87;"	d
AR9170_TIMER_REG_TIMER1	hw.h	88;"	d
AR9170_TIMER_REG_TIMER2	hw.h	89;"	d
AR9170_TIMER_REG_TIMER3	hw.h	90;"	d
AR9170_TIMER_REG_TIMER4	hw.h	91;"	d
AR9170_TIMER_REG_WATCH_DOG	hw.h	86;"	d
AR9170_TXQ0	hw.h	/^	AR9170_TXQ0	= 0,$/;"	e	enum:ar9170_tx_queues
AR9170_TXQ1	hw.h	/^	AR9170_TXQ1,$/;"	e	enum:ar9170_tx_queues
AR9170_TXQ2	hw.h	/^	AR9170_TXQ2,$/;"	e	enum:ar9170_tx_queues
AR9170_TXQ3	hw.h	/^	AR9170_TXQ3,$/;"	e	enum:ar9170_tx_queues
AR9170_TXQ_BE	wlan.h	/^	AR9170_TXQ_BE,		\/* TXQ1	*\/$/;"	e	enum:ar9170_txq
AR9170_TXQ_BK	wlan.h	/^	AR9170_TXQ_BK = 0,	\/* TXQ0 *\/$/;"	e	enum:ar9170_txq
AR9170_TXQ_DEPTH	wlan.h	433;"	d
AR9170_TXQ_SPECIAL	hw.h	/^	AR9170_TXQ_SPECIAL,$/;"	e	enum:ar9170_tx_queues
AR9170_TXQ_VI	wlan.h	/^	AR9170_TXQ_VI,		\/* TXQ2	*\/$/;"	e	enum:ar9170_txq
AR9170_TXQ_VO	wlan.h	/^	AR9170_TXQ_VO,		\/* TXQ3 *\/$/;"	e	enum:ar9170_txq
AR9170_TXRX_PHY_RATE_HT_MCS0	wlan.h	162;"	d
AR9170_TXRX_PHY_RATE_HT_MCS1	wlan.h	163;"	d
AR9170_TXRX_PHY_RATE_HT_MCS10	wlan.h	172;"	d
AR9170_TXRX_PHY_RATE_HT_MCS11	wlan.h	173;"	d
AR9170_TXRX_PHY_RATE_HT_MCS12	wlan.h	174;"	d
AR9170_TXRX_PHY_RATE_HT_MCS13	wlan.h	175;"	d
AR9170_TXRX_PHY_RATE_HT_MCS14	wlan.h	176;"	d
AR9170_TXRX_PHY_RATE_HT_MCS15	wlan.h	177;"	d
AR9170_TXRX_PHY_RATE_HT_MCS2	wlan.h	164;"	d
AR9170_TXRX_PHY_RATE_HT_MCS3	wlan.h	165;"	d
AR9170_TXRX_PHY_RATE_HT_MCS4	wlan.h	166;"	d
AR9170_TXRX_PHY_RATE_HT_MCS5	wlan.h	167;"	d
AR9170_TXRX_PHY_RATE_HT_MCS6	wlan.h	168;"	d
AR9170_TXRX_PHY_RATE_HT_MCS7	wlan.h	169;"	d
AR9170_TXRX_PHY_RATE_HT_MCS8	wlan.h	170;"	d
AR9170_TXRX_PHY_RATE_HT_MCS9	wlan.h	171;"	d
AR9170_TXRX_PHY_RATE_OFDM_12M	wlan.h	155;"	d
AR9170_TXRX_PHY_RATE_OFDM_18M	wlan.h	156;"	d
AR9170_TXRX_PHY_RATE_OFDM_24M	wlan.h	157;"	d
AR9170_TXRX_PHY_RATE_OFDM_36M	wlan.h	158;"	d
AR9170_TXRX_PHY_RATE_OFDM_48M	wlan.h	159;"	d
AR9170_TXRX_PHY_RATE_OFDM_54M	wlan.h	160;"	d
AR9170_TXRX_PHY_RATE_OFDM_6M	wlan.h	153;"	d
AR9170_TXRX_PHY_RATE_OFDM_9M	wlan.h	154;"	d
AR9170_TX_HWDESC_LEN	wlan.h	334;"	d
AR9170_TX_MAC_AGGR	wlan.h	97;"	d
AR9170_TX_MAC_BACKOFF	wlan.h	95;"	d
AR9170_TX_MAC_BURST	wlan.h	96;"	d
AR9170_TX_MAC_DISABLE_TXOP	wlan.h	109;"	d
AR9170_TX_MAC_ENCR_AES	wlan.h	103;"	d
AR9170_TX_MAC_ENCR_CENC	wlan.h	102;"	d
AR9170_TX_MAC_ENCR_NONE	wlan.h	100;"	d
AR9170_TX_MAC_ENCR_RC4	wlan.h	101;"	d
AR9170_TX_MAC_HW_DURATION	wlan.h	106;"	d
AR9170_TX_MAC_IMM_BA	wlan.h	111;"	d
AR9170_TX_MAC_MMIC	wlan.h	105;"	d
AR9170_TX_MAC_NO_ACK	wlan.h	93;"	d
AR9170_TX_MAC_PROT	wlan.h	91;"	d
AR9170_TX_MAC_PROT_CTS	wlan.h	90;"	d
AR9170_TX_MAC_PROT_RTS	wlan.h	89;"	d
AR9170_TX_MAC_QOS	wlan.h	108;"	d
AR9170_TX_MAC_QOS_S	wlan.h	107;"	d
AR9170_TX_MAC_TXOP_RIFS	wlan.h	110;"	d
AR9170_TX_PHY_BW	wlan.h	123;"	d
AR9170_TX_PHY_BW_20MHZ	wlan.h	124;"	d
AR9170_TX_PHY_BW_40MHZ	wlan.h	125;"	d
AR9170_TX_PHY_BW_40MHZ_DUP	wlan.h	126;"	d
AR9170_TX_PHY_BW_S	wlan.h	122;"	d
AR9170_TX_PHY_GREENFIELD	wlan.h	120;"	d
AR9170_TX_PHY_MCS	wlan.h	144;"	d
AR9170_TX_PHY_MCS_S	wlan.h	143;"	d
AR9170_TX_PHY_MOD_CCK	wlan.h	114;"	d
AR9170_TX_PHY_MOD_HT	wlan.h	116;"	d
AR9170_TX_PHY_MOD_OFDM	wlan.h	115;"	d
AR9170_TX_PHY_RATE_CCK_11M	wlan.h	150;"	d
AR9170_TX_PHY_RATE_CCK_1M	wlan.h	147;"	d
AR9170_TX_PHY_RATE_CCK_2M	wlan.h	148;"	d
AR9170_TX_PHY_RATE_CCK_5M	wlan.h	149;"	d
AR9170_TX_PHY_SHORT_GI	wlan.h	179;"	d
AR9170_TX_PHY_SHORT_PREAMBLE	wlan.h	119;"	d
AR9170_TX_PHY_TXCHAIN	wlan.h	137;"	d
AR9170_TX_PHY_TXCHAIN_1	wlan.h	139;"	d
AR9170_TX_PHY_TXCHAIN_2	wlan.h	141;"	d
AR9170_TX_PHY_TXCHAIN_S	wlan.h	136;"	d
AR9170_TX_PHY_TX_HEAVY_CLIP	wlan.h	129;"	d
AR9170_TX_PHY_TX_HEAVY_CLIP_S	wlan.h	128;"	d
AR9170_TX_PHY_TX_PWR	wlan.h	133;"	d
AR9170_TX_PHY_TX_PWR_S	wlan.h	132;"	d
AR9170_TX_STREAM_TAG	hw.h	846;"	d
AR9170_UART_FIFO_CTRL_RESET_RX_FIFO	hw.h	49;"	d
AR9170_UART_FIFO_CTRL_RESET_TX_FIFO	hw.h	50;"	d
AR9170_UART_LINE_STS_RX_BREAK_IND	hw.h	63;"	d
AR9170_UART_LINE_STS_RX_BUFFER_OVERRUN	hw.h	62;"	d
AR9170_UART_LINE_STS_RX_DATA_READY	hw.h	61;"	d
AR9170_UART_LINE_STS_TRANSMITTER_EMPTY	hw.h	65;"	d
AR9170_UART_LINE_STS_TX_FIFO_NEAR_EMPTY	hw.h	64;"	d
AR9170_UART_MODEM_CTRL_AUTO_CTR	hw.h	58;"	d
AR9170_UART_MODEM_CTRL_AUTO_RTS	hw.h	57;"	d
AR9170_UART_MODEM_CTRL_DTR_BIT	hw.h	54;"	d
AR9170_UART_MODEM_CTRL_INTERNAL_LOOP_BACK	hw.h	56;"	d
AR9170_UART_MODEM_CTRL_RTS_BIT	hw.h	55;"	d
AR9170_UART_MODEM_STS_CTS_CHANGE	hw.h	68;"	d
AR9170_UART_MODEM_STS_CTS_COMPL	hw.h	71;"	d
AR9170_UART_MODEM_STS_DCD_CHANGE	hw.h	70;"	d
AR9170_UART_MODEM_STS_DCD_COMPL	hw.h	73;"	d
AR9170_UART_MODEM_STS_DSR_CHANGE	hw.h	69;"	d
AR9170_UART_MODEM_STS_DSR_COMPL	hw.h	72;"	d
AR9170_UART_REG_BASE	hw.h	43;"	d
AR9170_UART_REG_DIVISOR_LSB	hw.h	76;"	d
AR9170_UART_REG_DIVISOR_MSB	hw.h	77;"	d
AR9170_UART_REG_FIFO_CONTROL	hw.h	48;"	d
AR9170_UART_REG_FIFO_COUNT	hw.h	80;"	d
AR9170_UART_REG_LINE_CONTROL	hw.h	52;"	d
AR9170_UART_REG_LINE_STATUS	hw.h	60;"	d
AR9170_UART_REG_MODEM_CONTROL	hw.h	53;"	d
AR9170_UART_REG_MODEM_STATUS	hw.h	67;"	d
AR9170_UART_REG_REMAINDER	hw.h	81;"	d
AR9170_UART_REG_RX_BUFFER	hw.h	46;"	d
AR9170_UART_REG_SCRATCH	hw.h	75;"	d
AR9170_UART_REG_TX_HOLDING	hw.h	47;"	d
AR9170_UART_REG_WORD_RX_BUFFER	hw.h	78;"	d
AR9170_UART_REG_WORD_TX_HOLDING	hw.h	79;"	d
AR9170_USB_CBUS_CTRL_BUFFER_END	hw.h	725;"	d
AR9170_USB_DEVICE_ADDRESS_CONFIGURE	hw.h	595;"	d
AR9170_USB_DMA_CTL_DOWN_STREAM	hw.h	712;"	d
AR9170_USB_DMA_CTL_ENABLE_FROM_DEVICE	hw.h	703;"	d
AR9170_USB_DMA_CTL_ENABLE_TO_DEVICE	hw.h	702;"	d
AR9170_USB_DMA_CTL_HIGH_SPEED	hw.h	704;"	d
AR9170_USB_DMA_CTL_UP_PACKET_MODE	hw.h	705;"	d
AR9170_USB_DMA_CTL_UP_STREAM	hw.h	707;"	d
AR9170_USB_DMA_CTL_UP_STREAM_16K	hw.h	710;"	d
AR9170_USB_DMA_CTL_UP_STREAM_32K	hw.h	711;"	d
AR9170_USB_DMA_CTL_UP_STREAM_4K	hw.h	708;"	d
AR9170_USB_DMA_CTL_UP_STREAM_8K	hw.h	709;"	d
AR9170_USB_DMA_CTL_UP_STREAM_S	hw.h	706;"	d
AR9170_USB_DMA_STATUS_DN_IDLE	hw.h	716;"	d
AR9170_USB_DMA_STATUS_UP_IDLE	hw.h	715;"	d
AR9170_USB_EP_CMD	hw.h	/^	AR9170_USB_EP_CMD,$/;"	e	enum:ar9170_usb_ep
AR9170_USB_EP_CMD_MAX	hw.h	865;"	d
AR9170_USB_EP_CTRL	hw.h	/^	AR9170_USB_EP_CTRL		= 0,$/;"	e	enum:ar9170_usb_ep
AR9170_USB_EP_CTRL_MAX	hw.h	861;"	d
AR9170_USB_EP_IN_STALL	hw.h	657;"	d
AR9170_USB_EP_IN_TOGGLE	hw.h	658;"	d
AR9170_USB_EP_IRQ	hw.h	/^	AR9170_USB_EP_IRQ,$/;"	e	enum:ar9170_usb_ep
AR9170_USB_EP_IRQ_MAX	hw.h	864;"	d
AR9170_USB_EP_OUT_STALL	hw.h	663;"	d
AR9170_USB_EP_OUT_TOGGLE	hw.h	664;"	d
AR9170_USB_EP_RX	hw.h	/^	AR9170_USB_EP_RX,$/;"	e	enum:ar9170_usb_ep
AR9170_USB_EP_RX_MAX	hw.h	863;"	d
AR9170_USB_EP_TX	hw.h	/^	AR9170_USB_EP_TX,$/;"	e	enum:ar9170_usb_ep
AR9170_USB_EP_TX_MAX	hw.h	862;"	d
AR9170_USB_INTR_DISABLE_IN_INT	hw.h	613;"	d
AR9170_USB_INTR_DISABLE_OUT_INT	hw.h	609;"	d
AR9170_USB_INTR_SRC0_ABORT	hw.h	625;"	d
AR9170_USB_INTR_SRC0_END	hw.h	624;"	d
AR9170_USB_INTR_SRC0_FAIL	hw.h	623;"	d
AR9170_USB_INTR_SRC0_IN	hw.h	621;"	d
AR9170_USB_INTR_SRC0_OUT	hw.h	622;"	d
AR9170_USB_INTR_SRC0_SETUP	hw.h	620;"	d
AR9170_USB_INTR_SRC7_ISO_SEQ_ABORT	hw.h	638;"	d
AR9170_USB_INTR_SRC7_ISO_SEQ_ERR	hw.h	637;"	d
AR9170_USB_INTR_SRC7_RX0BYTE	hw.h	640;"	d
AR9170_USB_INTR_SRC7_TX0BYTE	hw.h	639;"	d
AR9170_USB_INTR_SRC7_USB_RESET	hw.h	634;"	d
AR9170_USB_INTR_SRC7_USB_RESUME	hw.h	636;"	d
AR9170_USB_INTR_SRC7_USB_SUSPEND	hw.h	635;"	d
AR9170_USB_MAIN_CTRL_CHIP_ENABLE	hw.h	591;"	d
AR9170_USB_MAIN_CTRL_ENABLE_GLOBAL_INT	hw.h	588;"	d
AR9170_USB_MAIN_CTRL_GO_TO_SUSPEND	hw.h	589;"	d
AR9170_USB_MAIN_CTRL_HIGHSPEED	hw.h	592;"	d
AR9170_USB_MAIN_CTRL_REMOTE_WAKEUP	hw.h	587;"	d
AR9170_USB_MAIN_CTRL_RESET	hw.h	590;"	d
AR9170_USB_NUM_EXTRA_EP	hw.h	/^	AR9170_USB_NUM_EXTRA_EP		= 4,$/;"	e	enum:ar9170_usb_ep
AR9170_USB_REG_BASE	hw.h	584;"	d
AR9170_USB_REG_CBUS_CTRL	hw.h	724;"	d
AR9170_USB_REG_CX_CONFIG_STATUS	hw.h	599;"	d
AR9170_USB_REG_DEVICE_ADDRESS	hw.h	594;"	d
AR9170_USB_REG_DMA_CTL	hw.h	701;"	d
AR9170_USB_REG_DMA_STATUS	hw.h	714;"	d
AR9170_USB_REG_EP0_DATA	hw.h	600;"	d
AR9170_USB_REG_EP0_DATA1	hw.h	601;"	d
AR9170_USB_REG_EP0_DATA2	hw.h	602;"	d
AR9170_USB_REG_EP10_MAP	hw.h	654;"	d
AR9170_USB_REG_EP1_MAP	hw.h	645;"	d
AR9170_USB_REG_EP2_MAP	hw.h	646;"	d
AR9170_USB_REG_EP3_BYTE_COUNT_HIGH	hw.h	668;"	d
AR9170_USB_REG_EP3_BYTE_COUNT_LOW	hw.h	669;"	d
AR9170_USB_REG_EP3_DATA	hw.h	697;"	d
AR9170_USB_REG_EP3_MAP	hw.h	647;"	d
AR9170_USB_REG_EP4_BYTE_COUNT_HIGH	hw.h	670;"	d
AR9170_USB_REG_EP4_BYTE_COUNT_LOW	hw.h	671;"	d
AR9170_USB_REG_EP4_DATA	hw.h	698;"	d
AR9170_USB_REG_EP4_MAP	hw.h	648;"	d
AR9170_USB_REG_EP5_MAP	hw.h	649;"	d
AR9170_USB_REG_EP6_MAP	hw.h	650;"	d
AR9170_USB_REG_EP7_MAP	hw.h	651;"	d
AR9170_USB_REG_EP8_MAP	hw.h	652;"	d
AR9170_USB_REG_EP9_MAP	hw.h	653;"	d
AR9170_USB_REG_EP_IN_MAX_SIZE_HIGH	hw.h	656;"	d
AR9170_USB_REG_EP_IN_MAX_SIZE_LOW	hw.h	660;"	d
AR9170_USB_REG_EP_MAP	hw.h	644;"	d
AR9170_USB_REG_EP_OUT_MAX_SIZE_HIGH	hw.h	662;"	d
AR9170_USB_REG_EP_OUT_MAX_SIZE_LOW	hw.h	666;"	d
AR9170_USB_REG_FIFO0_CONFIG	hw.h	686;"	d
AR9170_USB_REG_FIFO0_MAP	hw.h	674;"	d
AR9170_USB_REG_FIFO1_CONFIG	hw.h	687;"	d
AR9170_USB_REG_FIFO1_MAP	hw.h	675;"	d
AR9170_USB_REG_FIFO2_CONFIG	hw.h	688;"	d
AR9170_USB_REG_FIFO2_MAP	hw.h	676;"	d
AR9170_USB_REG_FIFO3_CONFIG	hw.h	689;"	d
AR9170_USB_REG_FIFO3_MAP	hw.h	677;"	d
AR9170_USB_REG_FIFO4_CONFIG	hw.h	690;"	d
AR9170_USB_REG_FIFO4_MAP	hw.h	678;"	d
AR9170_USB_REG_FIFO5_CONFIG	hw.h	691;"	d
AR9170_USB_REG_FIFO5_MAP	hw.h	679;"	d
AR9170_USB_REG_FIFO6_CONFIG	hw.h	692;"	d
AR9170_USB_REG_FIFO6_MAP	hw.h	680;"	d
AR9170_USB_REG_FIFO7_CONFIG	hw.h	693;"	d
AR9170_USB_REG_FIFO7_MAP	hw.h	681;"	d
AR9170_USB_REG_FIFO8_CONFIG	hw.h	694;"	d
AR9170_USB_REG_FIFO8_MAP	hw.h	682;"	d
AR9170_USB_REG_FIFO9_CONFIG	hw.h	695;"	d
AR9170_USB_REG_FIFO9_MAP	hw.h	683;"	d
AR9170_USB_REG_FIFO_CONFIG	hw.h	685;"	d
AR9170_USB_REG_FIFO_MAP	hw.h	673;"	d
AR9170_USB_REG_FIFO_SIZE	hw.h	700;"	d
AR9170_USB_REG_IDLE_COUNT	hw.h	642;"	d
AR9170_USB_REG_INTR_GROUP	hw.h	617;"	d
AR9170_USB_REG_INTR_MASK_BYTE_0	hw.h	604;"	d
AR9170_USB_REG_INTR_MASK_BYTE_1	hw.h	605;"	d
AR9170_USB_REG_INTR_MASK_BYTE_2	hw.h	606;"	d
AR9170_USB_REG_INTR_MASK_BYTE_3	hw.h	607;"	d
AR9170_USB_REG_INTR_MASK_BYTE_4	hw.h	608;"	d
AR9170_USB_REG_INTR_MASK_BYTE_5	hw.h	611;"	d
AR9170_USB_REG_INTR_MASK_BYTE_6	hw.h	612;"	d
AR9170_USB_REG_INTR_MASK_BYTE_7	hw.h	615;"	d
AR9170_USB_REG_INTR_SOURCE_0	hw.h	619;"	d
AR9170_USB_REG_INTR_SOURCE_1	hw.h	627;"	d
AR9170_USB_REG_INTR_SOURCE_2	hw.h	628;"	d
AR9170_USB_REG_INTR_SOURCE_3	hw.h	629;"	d
AR9170_USB_REG_INTR_SOURCE_4	hw.h	630;"	d
AR9170_USB_REG_INTR_SOURCE_5	hw.h	631;"	d
AR9170_USB_REG_INTR_SOURCE_6	hw.h	632;"	d
AR9170_USB_REG_INTR_SOURCE_7	hw.h	633;"	d
AR9170_USB_REG_MAIN_CTRL	hw.h	586;"	d
AR9170_USB_REG_MAX_AGG_UPLOAD	hw.h	718;"	d
AR9170_USB_REG_PHY_TEST_SELECT	hw.h	598;"	d
AR9170_USB_REG_TEST	hw.h	597;"	d
AR9170_USB_REG_UPLOAD_TIME_CTL	hw.h	719;"	d
AR9170_USB_REG_WAKE_UP	hw.h	721;"	d
AR9170_USB_WAKE_UP_WAKE	hw.h	722;"	d
ATH_AHB	ath.h	/^	ATH_AHB,$/;"	e	enum:ath_bus_type
ATH_CIPHER_AES_CCM	ath.h	/^	ATH_CIPHER_AES_CCM = 2,$/;"	e	enum:ath_cipher
ATH_CIPHER_AES_OCB	ath.h	/^	ATH_CIPHER_AES_OCB = 1,$/;"	e	enum:ath_cipher
ATH_CIPHER_CKIP	ath.h	/^	ATH_CIPHER_CKIP = 3,$/;"	e	enum:ath_cipher
ATH_CIPHER_CLR	ath.h	/^	ATH_CIPHER_CLR = 5,$/;"	e	enum:ath_cipher
ATH_CIPHER_MIC	ath.h	/^	ATH_CIPHER_MIC = 127$/;"	e	enum:ath_cipher
ATH_CIPHER_TKIP	ath.h	/^	ATH_CIPHER_TKIP = 4,$/;"	e	enum:ath_cipher
ATH_CIPHER_WEP	ath.h	/^	ATH_CIPHER_WEP = 0,$/;"	e	enum:ath_cipher
ATH_CRYPT_CAP_CIPHER_AESCCM	ath.h	/^	ATH_CRYPT_CAP_CIPHER_AESCCM		= BIT(0),$/;"	e	enum:ath_crypt_caps
ATH_CRYPT_CAP_MIC_COMBINED	ath.h	/^	ATH_CRYPT_CAP_MIC_COMBINED		= BIT(1),$/;"	e	enum:ath_crypt_caps
ATH_DBG_ANI	ath.h	/^	ATH_DBG_ANI		= 0x00000040,$/;"	e	enum:ATH_DEBUG
ATH_DBG_ANY	ath.h	/^	ATH_DBG_ANY		= 0xffffffff$/;"	e	enum:ATH_DEBUG
ATH_DBG_BEACON	ath.h	/^	ATH_DBG_BEACON		= 0x00000100,$/;"	e	enum:ATH_DEBUG
ATH_DBG_BSTUCK	ath.h	/^	ATH_DBG_BSTUCK		= 0x00004000,$/;"	e	enum:ATH_DEBUG
ATH_DBG_BTCOEX	ath.h	/^	ATH_DBG_BTCOEX		= 0x00001000,$/;"	e	enum:ATH_DEBUG
ATH_DBG_CALIBRATE	ath.h	/^	ATH_DBG_CALIBRATE	= 0x00000008,$/;"	e	enum:ATH_DEBUG
ATH_DBG_CHAN_CTX	ath.h	/^	ATH_DBG_CHAN_CTX	= 0x00040000,$/;"	e	enum:ATH_DEBUG
ATH_DBG_CONFIG	ath.h	/^	ATH_DBG_CONFIG		= 0x00000200,$/;"	e	enum:ATH_DEBUG
ATH_DBG_DEFAULT	ath.h	287;"	d
ATH_DBG_DFS	ath.h	/^	ATH_DBG_DFS		= 0x00010000,$/;"	e	enum:ATH_DEBUG
ATH_DBG_DYNACK	ath.h	/^	ATH_DBG_DYNACK		= 0x00080000,$/;"	e	enum:ATH_DEBUG
ATH_DBG_EEPROM	ath.h	/^	ATH_DBG_EEPROM		= 0x00000004,$/;"	e	enum:ATH_DEBUG
ATH_DBG_FATAL	ath.h	/^	ATH_DBG_FATAL		= 0x00000400,$/;"	e	enum:ATH_DEBUG
ATH_DBG_INTERRUPT	ath.h	/^	ATH_DBG_INTERRUPT	= 0x00000010,$/;"	e	enum:ATH_DEBUG
ATH_DBG_MAX_LEN	ath.h	288;"	d
ATH_DBG_MCI	ath.h	/^	ATH_DBG_MCI		= 0x00008000,$/;"	e	enum:ATH_DEBUG
ATH_DBG_PS	ath.h	/^	ATH_DBG_PS		= 0x00000800,$/;"	e	enum:ATH_DEBUG
ATH_DBG_QUEUE	ath.h	/^	ATH_DBG_QUEUE		= 0x00000002,$/;"	e	enum:ATH_DEBUG
ATH_DBG_REGULATORY	ath.h	/^	ATH_DBG_REGULATORY	= 0x00000020,$/;"	e	enum:ATH_DEBUG
ATH_DBG_RESET	ath.h	/^	ATH_DBG_RESET		= 0x00000001,$/;"	e	enum:ATH_DEBUG
ATH_DBG_SPECTRAL_SCAN	ath.h	/^	ATH_DBG_SPECTRAL_SCAN	= 0x00100000,$/;"	e	enum:ATH_DEBUG
ATH_DBG_WARN	ath.h	298;"	d
ATH_DBG_WARN	ath.h	311;"	d
ATH_DBG_WARN_ON_ONCE	ath.h	299;"	d
ATH_DBG_WARN_ON_ONCE	ath.h	312;"	d
ATH_DBG_WMI	ath.h	/^	ATH_DBG_WMI		= 0x00002000,$/;"	e	enum:ATH_DEBUG
ATH_DBG_WOW	ath.h	/^	ATH_DBG_WOW		= 0x00020000,$/;"	e	enum:ATH_DEBUG
ATH_DBG_XMIT	ath.h	/^	ATH_DBG_XMIT		= 0x00000080,$/;"	e	enum:ATH_DEBUG
ATH_DEBUG	ath.h	/^enum ATH_DEBUG {$/;"	g
ATH_H	ath.h	18;"	d
ATH_HW_INITIALIZED	ath.h	/^	ATH_HW_INITIALIZED,$/;"	e	enum:ath_device_state
ATH_HW_UNAVAILABLE	ath.h	/^	ATH_HW_UNAVAILABLE,$/;"	e	enum:ath_device_state
ATH_KEYMAX	ath.h	34;"	d
ATH_OP_ANI_RUN	ath.h	/^	ATH_OP_ANI_RUN,$/;"	e	enum:ath_op_flags
ATH_OP_BEACONS	ath.h	/^	ATH_OP_BEACONS,$/;"	e	enum:ath_op_flags
ATH_OP_HW_RESET	ath.h	/^	ATH_OP_HW_RESET,$/;"	e	enum:ath_op_flags
ATH_OP_INVALID	ath.h	/^	ATH_OP_INVALID,$/;"	e	enum:ath_op_flags
ATH_OP_MULTI_CHANNEL	ath.h	/^	ATH_OP_MULTI_CHANNEL,$/;"	e	enum:ath_op_flags
ATH_OP_PRIM_STA_VIF	ath.h	/^	ATH_OP_PRIM_STA_VIF,$/;"	e	enum:ath_op_flags
ATH_OP_SCANNING	ath.h	/^	ATH_OP_SCANNING,$/;"	e	enum:ath_op_flags
ATH_OP_WOW_ENABLED	ath.h	/^	ATH_OP_WOW_ENABLED,$/;"	e	enum:ath_op_flags
ATH_PCI	ath.h	/^	ATH_PCI,$/;"	e	enum:ath_bus_type
ATH_USB	ath.h	/^	ATH_USB,$/;"	e	enum:ath_bus_type
BAW_WITHIN	carl9170.h	100;"	d
BM_STR_OFF	debug.c	320;"	d	file:
CARL9170FW_API_MAX_VER	fwcmd.h	46;"	d
CARL9170FW_API_MIN_VER	fwcmd.h	45;"	d
CARL9170FW_CHK_DESC_CUR_VER	fwdesc.h	174;"	d
CARL9170FW_CHK_DESC_MIN_VER	fwdesc.h	173;"	d
CARL9170FW_CHK_DESC_SIZE	fwdesc.h	180;"	d
CARL9170FW_COMMAND_CAM	fwdesc.h	/^	CARL9170FW_COMMAND_CAM,$/;"	e	enum:carl9170fw_feature_list
CARL9170FW_COMMAND_PHY	fwdesc.h	/^	CARL9170FW_COMMAND_PHY,$/;"	e	enum:carl9170fw_feature_list
CARL9170FW_DBG_DESC_CUR_VER	fwdesc.h	158;"	d
CARL9170FW_DBG_DESC_MIN_VER	fwdesc.h	157;"	d
CARL9170FW_DBG_DESC_SIZE	fwdesc.h	170;"	d
CARL9170FW_DESC_HEAD_SIZE	fwdesc.h	107;"	d
CARL9170FW_DESC_MAX_LENGTH	fwdesc.h	211;"	d
CARL9170FW_DUMMY_FEATURE	fwdesc.h	/^	CARL9170FW_DUMMY_FEATURE,$/;"	e	enum:carl9170fw_feature_list
CARL9170FW_FILL_DESC	fwdesc.h	213;"	d
CARL9170FW_FIXED_5GHZ_PSM	fwdesc.h	/^	CARL9170FW_FIXED_5GHZ_PSM,$/;"	e	enum:carl9170fw_feature_list
CARL9170FW_FIX_DESC_CUR_VER	fwdesc.h	143;"	d
CARL9170FW_FIX_DESC_MIN_VER	fwdesc.h	142;"	d
CARL9170FW_FIX_DESC_SIZE	fwdesc.h	154;"	d
CARL9170FW_GET_DAY	fwdesc.h	95;"	d
CARL9170FW_GET_MONTH	fwdesc.h	96;"	d
CARL9170FW_GET_YEAR	fwdesc.h	97;"	d
CARL9170FW_GPIO_INTERRUPT	fwdesc.h	/^	CARL9170FW_GPIO_INTERRUPT,$/;"	e	enum:carl9170fw_feature_list
CARL9170FW_HANDLE_BACK_REQ	fwdesc.h	/^	CARL9170FW_HANDLE_BACK_REQ,$/;"	e	enum:carl9170fw_feature_list
CARL9170FW_HAS_WREGB_CMD	fwdesc.h	/^	CARL9170FW_HAS_WREGB_CMD,$/;"	e	enum:carl9170fw_feature_list
CARL9170FW_HW_COUNTERS	fwdesc.h	/^	CARL9170FW_HW_COUNTERS,$/;"	e	enum:carl9170fw_feature_list
CARL9170FW_LAST_DESC_CUR_VER	fwdesc.h	204;"	d
CARL9170FW_LAST_DESC_MIN_VER	fwdesc.h	203;"	d
CARL9170FW_LAST_DESC_SIZE	fwdesc.h	208;"	d
CARL9170FW_MAGIC_SIZE	fwdesc.h	99;"	d
CARL9170FW_MAX_SIZE	fwdesc.h	264;"	d
CARL9170FW_MINIBOOT	fwdesc.h	/^	CARL9170FW_MINIBOOT,$/;"	e	enum:carl9170fw_feature_list
CARL9170FW_MIN_SIZE	fwdesc.h	263;"	d
CARL9170FW_MOTD_DESC_CUR_VER	fwdesc.h	132;"	d
CARL9170FW_MOTD_DESC_MIN_VER	fwdesc.h	131;"	d
CARL9170FW_MOTD_DESC_SIZE	fwdesc.h	139;"	d
CARL9170FW_MOTD_RELEASE_LEN	fwdesc.h	130;"	d
CARL9170FW_MOTD_STRING_LEN	fwdesc.h	129;"	d
CARL9170FW_NAME	carl9170.h	67;"	d
CARL9170FW_NAME	usb.c	/^MODULE_FIRMWARE(CARL9170FW_NAME);$/;"	v
CARL9170FW_OTUS_DESC_CUR_VER	fwdesc.h	111;"	d
CARL9170FW_OTUS_DESC_MIN_VER	fwdesc.h	110;"	d
CARL9170FW_OTUS_DESC_SIZE	fwdesc.h	126;"	d
CARL9170FW_PATTERN_GENERATOR	fwdesc.h	/^	CARL9170FW_PATTERN_GENERATOR,$/;"	e	enum:carl9170fw_feature_list
CARL9170FW_PHY_HT_DYN2040	fwcmd.h	134;"	d
CARL9170FW_PHY_HT_ENABLE	fwcmd.h	133;"	d
CARL9170FW_PHY_HT_EXT_CHAN_OFF	fwcmd.h	135;"	d
CARL9170FW_PHY_HT_EXT_CHAN_OFF_S	fwcmd.h	136;"	d
CARL9170FW_PSM	fwdesc.h	/^	CARL9170FW_PSM,$/;"	e	enum:carl9170fw_feature_list
CARL9170FW_RX_BA_FILTER	fwdesc.h	/^	CARL9170FW_RX_BA_FILTER,$/;"	e	enum:carl9170fw_feature_list
CARL9170FW_RX_FILTER	fwdesc.h	/^	CARL9170FW_RX_FILTER,$/;"	e	enum:carl9170fw_feature_list
CARL9170FW_SET_DAY	fwdesc.h	91;"	d
CARL9170FW_SET_MONTH	fwdesc.h	92;"	d
CARL9170FW_SET_YEAR	fwdesc.h	93;"	d
CARL9170FW_TXSQ_DESC_CUR_VER	fwdesc.h	184;"	d
CARL9170FW_TXSQ_DESC_MIN_VER	fwdesc.h	183;"	d
CARL9170FW_TXSQ_DESC_SIZE	fwdesc.h	190;"	d
CARL9170FW_UNUSABLE	fwdesc.h	/^	CARL9170FW_UNUSABLE,$/;"	e	enum:carl9170fw_feature_list
CARL9170FW_USB_DOWN_STREAM	fwdesc.h	/^	CARL9170FW_USB_DOWN_STREAM,$/;"	e	enum:carl9170fw_feature_list
CARL9170FW_USB_INIT_FIRMWARE	fwdesc.h	/^	CARL9170FW_USB_INIT_FIRMWARE,$/;"	e	enum:carl9170fw_feature_list
CARL9170FW_USB_RESP_EP2	fwdesc.h	/^	CARL9170FW_USB_RESP_EP2,$/;"	e	enum:carl9170fw_feature_list
CARL9170FW_USB_UP_STREAM	fwdesc.h	/^	CARL9170FW_USB_UP_STREAM,$/;"	e	enum:carl9170fw_feature_list
CARL9170FW_VERSION_DAY	version.h	6;"	d
CARL9170FW_VERSION_GIT	version.h	7;"	d
CARL9170FW_VERSION_MONTH	version.h	5;"	d
CARL9170FW_VERSION_YEAR	version.h	4;"	d
CARL9170FW_WLANTX_CAB	fwdesc.h	/^	CARL9170FW_WLANTX_CAB,$/;"	e	enum:carl9170fw_feature_list
CARL9170FW_WOL	fwdesc.h	/^	CARL9170FW_WOL,$/;"	e	enum:carl9170fw_feature_list
CARL9170FW_WOL_DESC_CUR_VER	fwdesc.h	194;"	d
CARL9170FW_WOL_DESC_MIN_VER	fwdesc.h	193;"	d
CARL9170FW_WOL_DESC_SIZE	fwdesc.h	200;"	d
CARL9170_BAW_BITS	carl9170.h	113;"	d
CARL9170_BAW_LEN	carl9170.h	115;"	d
CARL9170_BAW_SIZE	carl9170.h	114;"	d
CARL9170_BCN_CTRL_CAB_TRIGGER	fwcmd.h	198;"	d
CARL9170_BCN_CTRL_CMD_SIZE	fwcmd.h	195;"	d
CARL9170_BCN_CTRL_DRAIN	fwcmd.h	197;"	d
CARL9170_BUG_MAGIC	fwcmd.h	291;"	d
CARL9170_BUMP_QUEUE	carl9170.h	145;"	d
CARL9170_BW_20	phy.c	/^	CARL9170_BW_20,$/;"	e	enum:carl9170_bw	file:
CARL9170_BW_40_ABOVE	phy.c	/^	CARL9170_BW_40_ABOVE,$/;"	e	enum:carl9170_bw	file:
CARL9170_BW_40_BELOW	phy.c	/^	CARL9170_BW_40_BELOW,$/;"	e	enum:carl9170_bw	file:
CARL9170_CMD_ASYNC_FLAG	fwcmd.h	/^	CARL9170_CMD_ASYNC_FLAG		= 0x40,$/;"	e	enum:carl9170_cmd_oids
CARL9170_CMD_BCN_CTRL	fwcmd.h	/^	CARL9170_CMD_BCN_CTRL		= 0x05,$/;"	e	enum:carl9170_cmd_oids
CARL9170_CMD_BCN_CTRL_ASYNC	fwcmd.h	/^	CARL9170_CMD_BCN_CTRL_ASYNC	= (CARL9170_CMD_BCN_CTRL |$/;"	e	enum:carl9170_cmd_oids
CARL9170_CMD_DKEY	fwcmd.h	/^	CARL9170_CMD_DKEY		= 0x11,$/;"	e	enum:carl9170_cmd_oids
CARL9170_CMD_ECHO	fwcmd.h	/^	CARL9170_CMD_ECHO		= 0x02,$/;"	e	enum:carl9170_cmd_oids
CARL9170_CMD_EKEY	fwcmd.h	/^	CARL9170_CMD_EKEY		= 0x10,$/;"	e	enum:carl9170_cmd_oids
CARL9170_CMD_FREQUENCY	fwcmd.h	/^	CARL9170_CMD_FREQUENCY		= 0x20,$/;"	e	enum:carl9170_cmd_oids
CARL9170_CMD_FREQ_START	fwcmd.h	/^	CARL9170_CMD_FREQ_START		= 0x23,$/;"	e	enum:carl9170_cmd_oids
CARL9170_CMD_PSM	fwcmd.h	/^	CARL9170_CMD_PSM		= 0x24,$/;"	e	enum:carl9170_cmd_oids
CARL9170_CMD_PSM_ASYNC	fwcmd.h	/^	CARL9170_CMD_PSM_ASYNC		= (CARL9170_CMD_PSM |$/;"	e	enum:carl9170_cmd_oids
CARL9170_CMD_READ_TSF	fwcmd.h	/^	CARL9170_CMD_READ_TSF		= 0x06,$/;"	e	enum:carl9170_cmd_oids
CARL9170_CMD_REBOOT	fwcmd.h	/^	CARL9170_CMD_REBOOT		= 0x04,$/;"	e	enum:carl9170_cmd_oids
CARL9170_CMD_REBOOT_ASYNC	fwcmd.h	/^	CARL9170_CMD_REBOOT_ASYNC	= (CARL9170_CMD_REBOOT |$/;"	e	enum:carl9170_cmd_oids
CARL9170_CMD_RF_INIT	fwcmd.h	/^	CARL9170_CMD_RF_INIT		= 0x21,$/;"	e	enum:carl9170_cmd_oids
CARL9170_CMD_RREG	fwcmd.h	/^	CARL9170_CMD_RREG		= 0x00,$/;"	e	enum:carl9170_cmd_oids
CARL9170_CMD_RX_FILTER	fwcmd.h	/^	CARL9170_CMD_RX_FILTER		= 0x07,$/;"	e	enum:carl9170_cmd_oids
CARL9170_CMD_SWRST	fwcmd.h	/^	CARL9170_CMD_SWRST		= 0x03,$/;"	e	enum:carl9170_cmd_oids
CARL9170_CMD_SYNTH	fwcmd.h	/^	CARL9170_CMD_SYNTH		= 0x22,$/;"	e	enum:carl9170_cmd_oids
CARL9170_CMD_TALLY	fwcmd.h	/^	CARL9170_CMD_TALLY		= 0x09,$/;"	e	enum:carl9170_cmd_oids
CARL9170_CMD_WOL	fwcmd.h	/^	CARL9170_CMD_WOL		= 0x08,$/;"	e	enum:carl9170_cmd_oids
CARL9170_CMD_WREG	fwcmd.h	/^	CARL9170_CMD_WREG		= 0x01,$/;"	e	enum:carl9170_cmd_oids
CARL9170_CMD_WREGB	fwcmd.h	/^	CARL9170_CMD_WREGB		= 0x0a,$/;"	e	enum:carl9170_cmd_oids
CARL9170_CMD_WREG_ASYNC	fwcmd.h	/^	CARL9170_CMD_WREG_ASYNC		= (CARL9170_CMD_WREG |$/;"	e	enum:carl9170_cmd_oids
CARL9170_DEBUG_RING_SIZE	debug.h	120;"	d
CARL9170_DISABLE_KEY_CMD_SIZE	fwcmd.h	110;"	d
CARL9170_ERP_AUTO	carl9170.h	/^	CARL9170_ERP_AUTO,$/;"	e	enum:carl9170_erp_modes
CARL9170_ERP_CTS	carl9170.h	/^	CARL9170_ERP_CTS,$/;"	e	enum:carl9170_erp_modes
CARL9170_ERP_INVALID	carl9170.h	/^	CARL9170_ERP_INVALID,$/;"	e	enum:carl9170_erp_modes
CARL9170_ERP_MAC80211	carl9170.h	/^	CARL9170_ERP_MAC80211,$/;"	e	enum:carl9170_erp_modes
CARL9170_ERP_OFF	carl9170.h	/^	CARL9170_ERP_OFF,$/;"	e	enum:carl9170_erp_modes
CARL9170_ERP_RTS	carl9170.h	/^	CARL9170_ERP_RTS,$/;"	e	enum:carl9170_erp_modes
CARL9170_ERR_MAGIC	fwcmd.h	290;"	d
CARL9170_FILL_QUEUE	main.c	329;"	d	file:
CARL9170_GPIO_SIZE	fwcmd.h	296;"	d
CARL9170_HT_CAP	main.c	151;"	d	file:
CARL9170_HWRNG_CACHE_SIZE	carl9170.h	458;"	d
CARL9170_IDLE	carl9170.h	/^	CARL9170_IDLE,$/;"	e	enum:carl9170_device_state
CARL9170_JANITOR_DELAY	carl9170.h	147;"	d
CARL9170_MAX_CMD_LEN	fwcmd.h	42;"	d
CARL9170_MAX_CMD_PAYLOAD_LEN	fwcmd.h	43;"	d
CARL9170_MAX_RX_BUFFER_SIZE	carl9170.h	76;"	d
CARL9170_NUM_TX_AGG_MAX	carl9170.h	151;"	d
CARL9170_NUM_TX_LIMIT_HARD	carl9170.h	165;"	d
CARL9170_NUM_TX_LIMIT_SOFT	carl9170.h	166;"	d
CARL9170_ONE_LED	carl9170.h	/^	CARL9170_ONE_LED		= BIT(1),$/;"	e	enum:carl9170_device_features
CARL9170_PRETBTT_KUS	hw.h	868;"	d
CARL9170_PSM_COUNTER	fwcmd.h	158;"	d
CARL9170_PSM_COUNTER_S	fwcmd.h	159;"	d
CARL9170_PSM_SIZE	fwcmd.h	164;"	d
CARL9170_PSM_SLEEP	fwcmd.h	155;"	d
CARL9170_PSM_SOFTWARE	fwcmd.h	156;"	d
CARL9170_PSM_WAKE	fwcmd.h	157;"	d
CARL9170_QUEUE_STUCK_TIMEOUT	carl9170.h	148;"	d
CARL9170_QUEUE_TIMEOUT	carl9170.h	144;"	d
CARL9170_RF_INIT_RESULT_SIZE	fwcmd.h	153;"	d
CARL9170_RF_INIT_SIZE	fwcmd.h	148;"	d
CARL9170_RR_COMMAND_TIMEOUT	carl9170.h	/^	CARL9170_RR_COMMAND_TIMEOUT,$/;"	e	enum:carl9170_restart_reasons
CARL9170_RR_FATAL_FIRMWARE_ERROR	carl9170.h	/^	CARL9170_RR_FATAL_FIRMWARE_ERROR,$/;"	e	enum:carl9170_restart_reasons
CARL9170_RR_INVALID_RSP	carl9170.h	/^	CARL9170_RR_INVALID_RSP,$/;"	e	enum:carl9170_restart_reasons
CARL9170_RR_LOST_RSP	carl9170.h	/^	CARL9170_RR_LOST_RSP,$/;"	e	enum:carl9170_restart_reasons
CARL9170_RR_NO_REASON	carl9170.h	/^	CARL9170_RR_NO_REASON = 0,$/;"	e	enum:carl9170_restart_reasons
CARL9170_RR_STUCK_TX	carl9170.h	/^	CARL9170_RR_STUCK_TX,$/;"	e	enum:carl9170_restart_reasons
CARL9170_RR_TOO_MANY_FIRMWARE_ERRORS	carl9170.h	/^	CARL9170_RR_TOO_MANY_FIRMWARE_ERRORS,$/;"	e	enum:carl9170_restart_reasons
CARL9170_RR_TOO_MANY_PHY_ERRORS	carl9170.h	/^	CARL9170_RR_TOO_MANY_PHY_ERRORS,$/;"	e	enum:carl9170_restart_reasons
CARL9170_RR_UNRESPONSIVE_DEVICE	carl9170.h	/^	CARL9170_RR_UNRESPONSIVE_DEVICE,$/;"	e	enum:carl9170_restart_reasons
CARL9170_RR_USER_REQUEST	carl9170.h	/^	CARL9170_RR_USER_REQUEST,$/;"	e	enum:carl9170_restart_reasons
CARL9170_RR_WATCHDOG	carl9170.h	/^	CARL9170_RR_WATCHDOG,$/;"	e	enum:carl9170_restart_reasons
CARL9170_RSP_ATIM	fwcmd.h	/^	CARL9170_RSP_ATIM		= 0xc3,$/;"	e	enum:carl9170_cmd_oids
CARL9170_RSP_BEACON_CONFIG	fwcmd.h	/^	CARL9170_RSP_BEACON_CONFIG	= 0xc2,$/;"	e	enum:carl9170_cmd_oids
CARL9170_RSP_BOOT	fwcmd.h	/^	CARL9170_RSP_BOOT		= 0xcf,$/;"	e	enum:carl9170_cmd_oids
CARL9170_RSP_FLAG	fwcmd.h	/^	CARL9170_RSP_FLAG		= 0xc0,$/;"	e	enum:carl9170_cmd_oids
CARL9170_RSP_GPIO	fwcmd.h	/^	CARL9170_RSP_GPIO		= 0xce,$/;"	e	enum:carl9170_cmd_oids
CARL9170_RSP_HEXDUMP	fwcmd.h	/^	CARL9170_RSP_HEXDUMP		= 0xcc,$/;"	e	enum:carl9170_cmd_oids
CARL9170_RSP_PRETBTT	fwcmd.h	/^	CARL9170_RSP_PRETBTT		= 0xc0,$/;"	e	enum:carl9170_cmd_oids
CARL9170_RSP_RADAR	fwcmd.h	/^	CARL9170_RSP_RADAR		= 0xcd,$/;"	e	enum:carl9170_cmd_oids
CARL9170_RSP_TEXT	fwcmd.h	/^	CARL9170_RSP_TEXT		= 0xca,$/;"	e	enum:carl9170_cmd_oids
CARL9170_RSP_TXCOMP	fwcmd.h	/^	CARL9170_RSP_TXCOMP		= 0xc1,$/;"	e	enum:carl9170_cmd_oids
CARL9170_RSP_TX_STATUS_NUM	fwcmd.h	283;"	d
CARL9170_RSP_WATCHDOG	fwcmd.h	/^	CARL9170_RSP_WATCHDOG		= 0xc6,$/;"	e	enum:carl9170_cmd_oids
CARL9170_RX_FILTER_BAD	fwcmd.h	179;"	d
CARL9170_RX_FILTER_CMD_SIZE	fwcmd.h	177;"	d
CARL9170_RX_FILTER_CTL_BACKR	fwcmd.h	184;"	d
CARL9170_RX_FILTER_CTL_OTHER	fwcmd.h	182;"	d
CARL9170_RX_FILTER_CTL_PSPOLL	fwcmd.h	183;"	d
CARL9170_RX_FILTER_DATA	fwcmd.h	186;"	d
CARL9170_RX_FILTER_DECRY_FAIL	fwcmd.h	181;"	d
CARL9170_RX_FILTER_EVERYTHING	fwcmd.h	187;"	d
CARL9170_RX_FILTER_MGMT	fwcmd.h	185;"	d
CARL9170_RX_FILTER_OTHER_RA	fwcmd.h	180;"	d
CARL9170_SET_KEY_CMD_SIZE	fwcmd.h	104;"	d
CARL9170_STARTED	carl9170.h	/^	CARL9170_STARTED,$/;"	e	enum:carl9170_device_state
CARL9170_STAT_WORK	carl9170.h	149;"	d
CARL9170_STOPPED	carl9170.h	/^	CARL9170_STOPPED,$/;"	e	enum:carl9170_device_state
CARL9170_TID_STATE_IDLE	carl9170.h	/^	CARL9170_TID_STATE_IDLE,$/;"	e	enum:carl9170_tid_state
CARL9170_TID_STATE_INVALID	carl9170.h	/^	CARL9170_TID_STATE_INVALID,$/;"	e	enum:carl9170_tid_state
CARL9170_TID_STATE_KILLED	carl9170.h	/^	CARL9170_TID_STATE_KILLED,$/;"	e	enum:carl9170_tid_state
CARL9170_TID_STATE_PROGRESS	carl9170.h	/^	CARL9170_TID_STATE_PROGRESS,$/;"	e	enum:carl9170_tid_state
CARL9170_TID_STATE_SHUTDOWN	carl9170.h	/^	CARL9170_TID_STATE_SHUTDOWN,$/;"	e	enum:carl9170_tid_state
CARL9170_TID_STATE_SUSPEND	carl9170.h	/^	CARL9170_TID_STATE_SUSPEND,$/;"	e	enum:carl9170_tid_state
CARL9170_TID_STATE_XMIT	carl9170.h	/^	CARL9170_TID_STATE_XMIT,$/;"	e	enum:carl9170_tid_state
CARL9170_TSF_RSP_SIZE	fwcmd.h	304;"	d
CARL9170_TX_MAX_RATES	fwcmd.h	288;"	d
CARL9170_TX_MAX_RATE_TRIES	fwcmd.h	286;"	d
CARL9170_TX_MAX_RETRY_RATES	fwcmd.h	289;"	d
CARL9170_TX_STATUS_QUEUE	fwcmd.h	246;"	d
CARL9170_TX_STATUS_QUEUE_S	fwcmd.h	247;"	d
CARL9170_TX_STATUS_RIX	fwcmd.h	249;"	d
CARL9170_TX_STATUS_RIX_S	fwcmd.h	248;"	d
CARL9170_TX_STATUS_SIZE	fwcmd.h	281;"	d
CARL9170_TX_STATUS_SUCCESS	fwcmd.h	252;"	d
CARL9170_TX_STATUS_TRIES	fwcmd.h	251;"	d
CARL9170_TX_STATUS_TRIES_S	fwcmd.h	250;"	d
CARL9170_TX_SUPERDESC_LEN	wlan.h	333;"	d
CARL9170_TX_SUPERFRAME_LEN	wlan.h	335;"	d
CARL9170_TX_SUPER_AMPDU_COMMIT_DENSITY	wlan.h	295;"	d
CARL9170_TX_SUPER_AMPDU_COMMIT_DENSITY_S	wlan.h	296;"	d
CARL9170_TX_SUPER_AMPDU_COMMIT_FACTOR	wlan.h	297;"	d
CARL9170_TX_SUPER_AMPDU_COMMIT_FACTOR_S	wlan.h	298;"	d
CARL9170_TX_SUPER_AMPDU_DENSITY	wlan.h	292;"	d
CARL9170_TX_SUPER_AMPDU_DENSITY_S	wlan.h	291;"	d
CARL9170_TX_SUPER_AMPDU_FACTOR	wlan.h	293;"	d
CARL9170_TX_SUPER_AMPDU_FACTOR_S	wlan.h	294;"	d
CARL9170_TX_SUPER_MISC_ASSIGN_SEQ	wlan.h	302;"	d
CARL9170_TX_SUPER_MISC_CAB	wlan.h	306;"	d
CARL9170_TX_SUPER_MISC_FILL_IN_TSF	wlan.h	305;"	d
CARL9170_TX_SUPER_MISC_QUEUE	wlan.h	300;"	d
CARL9170_TX_SUPER_MISC_QUEUE_S	wlan.h	301;"	d
CARL9170_TX_SUPER_MISC_VIF_ID	wlan.h	303;"	d
CARL9170_TX_SUPER_MISC_VIF_ID_S	wlan.h	304;"	d
CARL9170_TX_SUPER_RI_AMPDU	wlan.h	312;"	d
CARL9170_TX_SUPER_RI_AMPDU_S	wlan.h	313;"	d
CARL9170_TX_SUPER_RI_ERP_PROT	wlan.h	310;"	d
CARL9170_TX_SUPER_RI_ERP_PROT_S	wlan.h	311;"	d
CARL9170_TX_SUPER_RI_TRIES	wlan.h	308;"	d
CARL9170_TX_SUPER_RI_TRIES_S	wlan.h	309;"	d
CARL9170_TX_TIMEOUT	carl9170.h	146;"	d
CARL9170_TX_USER_RATE_TRIES	carl9170.h	86;"	d
CARL9170_UNKNOWN_STATE	carl9170.h	/^	CARL9170_UNKNOWN_STATE,$/;"	e	enum:carl9170_device_state
CARL9170_WOL_CMD_SIZE	fwcmd.h	210;"	d
CARL9170_WOL_DISCONNECT	fwcmd.h	212;"	d
CARL9170_WOL_MAGIC_PKT	fwcmd.h	213;"	d
CARL9170_WPS_BUTTON	carl9170.h	/^	CARL9170_WPS_BUTTON		= BIT(0),$/;"	e	enum:carl9170_device_features
CHAN	main.c	149;"	d	file:
CHAN	main.c	89;"	d	file:
CHANNEL_HALF_BW	regd.h	52;"	d
CHANNEL_QUARTER_BW	regd.h	53;"	d
CHECK_HDR_VERSION	fwdesc.h	242;"	d
CHK_DEV_STATE	carl9170.h	502;"	d
CHK_MAGIC	fwdesc.h	86;"	d
COUNTRY_ERD_FLAG	regd.h	44;"	d
CTL_11A	regd.h	33;"	d
CTL_11B	regd.h	34;"	d
CTL_11G	regd.h	35;"	d
CTL_2GHT20	regd.h	36;"	d
CTL_2GHT40	regd.h	38;"	d
CTL_5GHT20	regd.h	37;"	d
CTL_5GHT40	regd.h	39;"	d
CTL_ETSI	regd.h	/^	CTL_ETSI = 0x30,$/;"	e	enum:ctl_group
CTL_FCC	regd.h	/^	CTL_FCC = 0x10,$/;"	e	enum:ctl_group
CTL_MKK	regd.h	/^	CTL_MKK = 0x40,$/;"	e	enum:ctl_group
CTRY_ALBANIA	regd.h	/^	CTRY_ALBANIA = 8,$/;"	e	enum:CountryCode
CTRY_ALGERIA	regd.h	/^	CTRY_ALGERIA = 12,$/;"	e	enum:CountryCode
CTRY_ARGENTINA	regd.h	/^	CTRY_ARGENTINA = 32,$/;"	e	enum:CountryCode
CTRY_ARMENIA	regd.h	/^	CTRY_ARMENIA = 51,$/;"	e	enum:CountryCode
CTRY_ARUBA	regd.h	/^	CTRY_ARUBA = 533,$/;"	e	enum:CountryCode
CTRY_AUSTRALIA	regd.h	/^	CTRY_AUSTRALIA = 36,$/;"	e	enum:CountryCode
CTRY_AUSTRALIA2	regd.h	/^	CTRY_AUSTRALIA2 = 5000,$/;"	e	enum:CountryCode
CTRY_AUSTRIA	regd.h	/^	CTRY_AUSTRIA = 40,$/;"	e	enum:CountryCode
CTRY_AZERBAIJAN	regd.h	/^	CTRY_AZERBAIJAN = 31,$/;"	e	enum:CountryCode
CTRY_BAHAMAS	regd.h	/^	CTRY_BAHAMAS = 44,$/;"	e	enum:CountryCode
CTRY_BAHRAIN	regd.h	/^	CTRY_BAHRAIN = 48,$/;"	e	enum:CountryCode
CTRY_BANGLADESH	regd.h	/^	CTRY_BANGLADESH = 50,$/;"	e	enum:CountryCode
CTRY_BARBADOS	regd.h	/^	CTRY_BARBADOS = 52,$/;"	e	enum:CountryCode
CTRY_BELARUS	regd.h	/^	CTRY_BELARUS = 112,$/;"	e	enum:CountryCode
CTRY_BELGIUM	regd.h	/^	CTRY_BELGIUM = 56,$/;"	e	enum:CountryCode
CTRY_BELGIUM2	regd.h	/^	CTRY_BELGIUM2 = 5002$/;"	e	enum:CountryCode
CTRY_BELIZE	regd.h	/^	CTRY_BELIZE = 84,$/;"	e	enum:CountryCode
CTRY_BERMUDA	regd.h	/^	CTRY_BERMUDA = 60,$/;"	e	enum:CountryCode
CTRY_BOLIVIA	regd.h	/^	CTRY_BOLIVIA = 68,$/;"	e	enum:CountryCode
CTRY_BOSNIA_HERZ	regd.h	/^	CTRY_BOSNIA_HERZ = 70,$/;"	e	enum:CountryCode
CTRY_BRAZIL	regd.h	/^	CTRY_BRAZIL = 76,$/;"	e	enum:CountryCode
CTRY_BRUNEI_DARUSSALAM	regd.h	/^	CTRY_BRUNEI_DARUSSALAM = 96,$/;"	e	enum:CountryCode
CTRY_BULGARIA	regd.h	/^	CTRY_BULGARIA = 100,$/;"	e	enum:CountryCode
CTRY_CAMBODIA	regd.h	/^	CTRY_CAMBODIA = 116,$/;"	e	enum:CountryCode
CTRY_CANADA	regd.h	/^	CTRY_CANADA = 124,$/;"	e	enum:CountryCode
CTRY_CANADA2	regd.h	/^	CTRY_CANADA2 = 5001,$/;"	e	enum:CountryCode
CTRY_CHILE	regd.h	/^	CTRY_CHILE = 152,$/;"	e	enum:CountryCode
CTRY_CHINA	regd.h	/^	CTRY_CHINA = 156,$/;"	e	enum:CountryCode
CTRY_COLOMBIA	regd.h	/^	CTRY_COLOMBIA = 170,$/;"	e	enum:CountryCode
CTRY_COSTA_RICA	regd.h	/^	CTRY_COSTA_RICA = 188,$/;"	e	enum:CountryCode
CTRY_CROATIA	regd.h	/^	CTRY_CROATIA = 191,$/;"	e	enum:CountryCode
CTRY_CYPRUS	regd.h	/^	CTRY_CYPRUS = 196,$/;"	e	enum:CountryCode
CTRY_CZECH	regd.h	/^	CTRY_CZECH = 203,$/;"	e	enum:CountryCode
CTRY_DEBUG	regd.h	41;"	d
CTRY_DEFAULT	regd.h	42;"	d
CTRY_DENMARK	regd.h	/^	CTRY_DENMARK = 208,$/;"	e	enum:CountryCode
CTRY_DOMINICAN_REPUBLIC	regd.h	/^	CTRY_DOMINICAN_REPUBLIC = 214,$/;"	e	enum:CountryCode
CTRY_ECUADOR	regd.h	/^	CTRY_ECUADOR = 218,$/;"	e	enum:CountryCode
CTRY_EGYPT	regd.h	/^	CTRY_EGYPT = 818,$/;"	e	enum:CountryCode
CTRY_EL_SALVADOR	regd.h	/^	CTRY_EL_SALVADOR = 222,$/;"	e	enum:CountryCode
CTRY_ESTONIA	regd.h	/^	CTRY_ESTONIA = 233,$/;"	e	enum:CountryCode
CTRY_FAEROE_ISLANDS	regd.h	/^	CTRY_FAEROE_ISLANDS = 234,$/;"	e	enum:CountryCode
CTRY_FINLAND	regd.h	/^	CTRY_FINLAND = 246,$/;"	e	enum:CountryCode
CTRY_FRANCE	regd.h	/^	CTRY_FRANCE = 250,$/;"	e	enum:CountryCode
CTRY_GEORGIA	regd.h	/^	CTRY_GEORGIA = 268,$/;"	e	enum:CountryCode
CTRY_GERMANY	regd.h	/^	CTRY_GERMANY = 276,$/;"	e	enum:CountryCode
CTRY_GREECE	regd.h	/^	CTRY_GREECE = 300,$/;"	e	enum:CountryCode
CTRY_GREENLAND	regd.h	/^	CTRY_GREENLAND = 304,$/;"	e	enum:CountryCode
CTRY_GRENADA	regd.h	/^	CTRY_GRENADA = 308,$/;"	e	enum:CountryCode
CTRY_GUAM	regd.h	/^	CTRY_GUAM = 316,$/;"	e	enum:CountryCode
CTRY_GUATEMALA	regd.h	/^	CTRY_GUATEMALA = 320,$/;"	e	enum:CountryCode
CTRY_HAITI	regd.h	/^	CTRY_HAITI = 332,$/;"	e	enum:CountryCode
CTRY_HONDURAS	regd.h	/^	CTRY_HONDURAS = 340,$/;"	e	enum:CountryCode
CTRY_HONG_KONG	regd.h	/^	CTRY_HONG_KONG = 344,$/;"	e	enum:CountryCode
CTRY_HUNGARY	regd.h	/^	CTRY_HUNGARY = 348,$/;"	e	enum:CountryCode
CTRY_ICELAND	regd.h	/^	CTRY_ICELAND = 352,$/;"	e	enum:CountryCode
CTRY_INDIA	regd.h	/^	CTRY_INDIA = 356,$/;"	e	enum:CountryCode
CTRY_INDONESIA	regd.h	/^	CTRY_INDONESIA = 360,$/;"	e	enum:CountryCode
CTRY_IRAN	regd.h	/^	CTRY_IRAN = 364,$/;"	e	enum:CountryCode
CTRY_IRAQ	regd.h	/^	CTRY_IRAQ = 368,$/;"	e	enum:CountryCode
CTRY_IRELAND	regd.h	/^	CTRY_IRELAND = 372,$/;"	e	enum:CountryCode
CTRY_ISRAEL	regd.h	/^	CTRY_ISRAEL = 376,$/;"	e	enum:CountryCode
CTRY_ITALY	regd.h	/^	CTRY_ITALY = 380,$/;"	e	enum:CountryCode
CTRY_JAMAICA	regd.h	/^	CTRY_JAMAICA = 388,$/;"	e	enum:CountryCode
CTRY_JAPAN	regd.h	/^	CTRY_JAPAN = 392,$/;"	e	enum:CountryCode
CTRY_JAPAN1	regd.h	/^	CTRY_JAPAN1 = 393,$/;"	e	enum:CountryCode
CTRY_JAPAN10	regd.h	/^	CTRY_JAPAN10 = 4010,$/;"	e	enum:CountryCode
CTRY_JAPAN11	regd.h	/^	CTRY_JAPAN11 = 4011,$/;"	e	enum:CountryCode
CTRY_JAPAN12	regd.h	/^	CTRY_JAPAN12 = 4012,$/;"	e	enum:CountryCode
CTRY_JAPAN13	regd.h	/^	CTRY_JAPAN13 = 4013,$/;"	e	enum:CountryCode
CTRY_JAPAN14	regd.h	/^	CTRY_JAPAN14 = 4014,$/;"	e	enum:CountryCode
CTRY_JAPAN15	regd.h	/^	CTRY_JAPAN15 = 4015,$/;"	e	enum:CountryCode
CTRY_JAPAN16	regd.h	/^	CTRY_JAPAN16 = 4016,$/;"	e	enum:CountryCode
CTRY_JAPAN17	regd.h	/^	CTRY_JAPAN17 = 4017,$/;"	e	enum:CountryCode
CTRY_JAPAN18	regd.h	/^	CTRY_JAPAN18 = 4018,$/;"	e	enum:CountryCode
CTRY_JAPAN19	regd.h	/^	CTRY_JAPAN19 = 4019,$/;"	e	enum:CountryCode
CTRY_JAPAN2	regd.h	/^	CTRY_JAPAN2 = 394,$/;"	e	enum:CountryCode
CTRY_JAPAN20	regd.h	/^	CTRY_JAPAN20 = 4020,$/;"	e	enum:CountryCode
CTRY_JAPAN21	regd.h	/^	CTRY_JAPAN21 = 4021,$/;"	e	enum:CountryCode
CTRY_JAPAN22	regd.h	/^	CTRY_JAPAN22 = 4022,$/;"	e	enum:CountryCode
CTRY_JAPAN23	regd.h	/^	CTRY_JAPAN23 = 4023,$/;"	e	enum:CountryCode
CTRY_JAPAN24	regd.h	/^	CTRY_JAPAN24 = 4024,$/;"	e	enum:CountryCode
CTRY_JAPAN25	regd.h	/^	CTRY_JAPAN25 = 4025,$/;"	e	enum:CountryCode
CTRY_JAPAN26	regd.h	/^	CTRY_JAPAN26 = 4026,$/;"	e	enum:CountryCode
CTRY_JAPAN27	regd.h	/^	CTRY_JAPAN27 = 4027,$/;"	e	enum:CountryCode
CTRY_JAPAN28	regd.h	/^	CTRY_JAPAN28 = 4028,$/;"	e	enum:CountryCode
CTRY_JAPAN29	regd.h	/^	CTRY_JAPAN29 = 4029,$/;"	e	enum:CountryCode
CTRY_JAPAN3	regd.h	/^	CTRY_JAPAN3 = 395,$/;"	e	enum:CountryCode
CTRY_JAPAN30	regd.h	/^	CTRY_JAPAN30 = 4030,$/;"	e	enum:CountryCode
CTRY_JAPAN31	regd.h	/^	CTRY_JAPAN31 = 4031,$/;"	e	enum:CountryCode
CTRY_JAPAN32	regd.h	/^	CTRY_JAPAN32 = 4032,$/;"	e	enum:CountryCode
CTRY_JAPAN33	regd.h	/^	CTRY_JAPAN33 = 4033,$/;"	e	enum:CountryCode
CTRY_JAPAN34	regd.h	/^	CTRY_JAPAN34 = 4034,$/;"	e	enum:CountryCode
CTRY_JAPAN35	regd.h	/^	CTRY_JAPAN35 = 4035,$/;"	e	enum:CountryCode
CTRY_JAPAN36	regd.h	/^	CTRY_JAPAN36 = 4036,$/;"	e	enum:CountryCode
CTRY_JAPAN37	regd.h	/^	CTRY_JAPAN37 = 4037,$/;"	e	enum:CountryCode
CTRY_JAPAN38	regd.h	/^	CTRY_JAPAN38 = 4038,$/;"	e	enum:CountryCode
CTRY_JAPAN39	regd.h	/^	CTRY_JAPAN39 = 4039,$/;"	e	enum:CountryCode
CTRY_JAPAN4	regd.h	/^	CTRY_JAPAN4 = 396,$/;"	e	enum:CountryCode
CTRY_JAPAN40	regd.h	/^	CTRY_JAPAN40 = 4040,$/;"	e	enum:CountryCode
CTRY_JAPAN41	regd.h	/^	CTRY_JAPAN41 = 4041,$/;"	e	enum:CountryCode
CTRY_JAPAN42	regd.h	/^	CTRY_JAPAN42 = 4042,$/;"	e	enum:CountryCode
CTRY_JAPAN43	regd.h	/^	CTRY_JAPAN43 = 4043,$/;"	e	enum:CountryCode
CTRY_JAPAN44	regd.h	/^	CTRY_JAPAN44 = 4044,$/;"	e	enum:CountryCode
CTRY_JAPAN45	regd.h	/^	CTRY_JAPAN45 = 4045,$/;"	e	enum:CountryCode
CTRY_JAPAN46	regd.h	/^	CTRY_JAPAN46 = 4046,$/;"	e	enum:CountryCode
CTRY_JAPAN47	regd.h	/^	CTRY_JAPAN47 = 4047,$/;"	e	enum:CountryCode
CTRY_JAPAN48	regd.h	/^	CTRY_JAPAN48 = 4048,$/;"	e	enum:CountryCode
CTRY_JAPAN49	regd.h	/^	CTRY_JAPAN49 = 4049,$/;"	e	enum:CountryCode
CTRY_JAPAN5	regd.h	/^	CTRY_JAPAN5 = 397,$/;"	e	enum:CountryCode
CTRY_JAPAN50	regd.h	/^	CTRY_JAPAN50 = 4050,$/;"	e	enum:CountryCode
CTRY_JAPAN51	regd.h	/^	CTRY_JAPAN51 = 4051,$/;"	e	enum:CountryCode
CTRY_JAPAN52	regd.h	/^	CTRY_JAPAN52 = 4052,$/;"	e	enum:CountryCode
CTRY_JAPAN53	regd.h	/^	CTRY_JAPAN53 = 4053,$/;"	e	enum:CountryCode
CTRY_JAPAN54	regd.h	/^	CTRY_JAPAN54 = 4054,$/;"	e	enum:CountryCode
CTRY_JAPAN55	regd.h	/^	CTRY_JAPAN55 = 4055,$/;"	e	enum:CountryCode
CTRY_JAPAN56	regd.h	/^	CTRY_JAPAN56 = 4056,$/;"	e	enum:CountryCode
CTRY_JAPAN57	regd.h	/^	CTRY_JAPAN57 = 4057,$/;"	e	enum:CountryCode
CTRY_JAPAN58	regd.h	/^	CTRY_JAPAN58 = 4058,$/;"	e	enum:CountryCode
CTRY_JAPAN59	regd.h	/^	CTRY_JAPAN59 = 4059,$/;"	e	enum:CountryCode
CTRY_JAPAN6	regd.h	/^	CTRY_JAPAN6 = 4006,$/;"	e	enum:CountryCode
CTRY_JAPAN7	regd.h	/^	CTRY_JAPAN7 = 4007,$/;"	e	enum:CountryCode
CTRY_JAPAN8	regd.h	/^	CTRY_JAPAN8 = 4008,$/;"	e	enum:CountryCode
CTRY_JAPAN9	regd.h	/^	CTRY_JAPAN9 = 4009,$/;"	e	enum:CountryCode
CTRY_JORDAN	regd.h	/^	CTRY_JORDAN = 400,$/;"	e	enum:CountryCode
CTRY_KAZAKHSTAN	regd.h	/^	CTRY_KAZAKHSTAN = 398,$/;"	e	enum:CountryCode
CTRY_KENYA	regd.h	/^	CTRY_KENYA = 404,$/;"	e	enum:CountryCode
CTRY_KOREA_NORTH	regd.h	/^	CTRY_KOREA_NORTH = 408,$/;"	e	enum:CountryCode
CTRY_KOREA_ROC	regd.h	/^	CTRY_KOREA_ROC = 410,$/;"	e	enum:CountryCode
CTRY_KOREA_ROC2	regd.h	/^	CTRY_KOREA_ROC2 = 411,$/;"	e	enum:CountryCode
CTRY_KOREA_ROC3	regd.h	/^	CTRY_KOREA_ROC3 = 412,$/;"	e	enum:CountryCode
CTRY_KUWAIT	regd.h	/^	CTRY_KUWAIT = 414,$/;"	e	enum:CountryCode
CTRY_LATVIA	regd.h	/^	CTRY_LATVIA = 428,$/;"	e	enum:CountryCode
CTRY_LEBANON	regd.h	/^	CTRY_LEBANON = 422,$/;"	e	enum:CountryCode
CTRY_LIBYA	regd.h	/^	CTRY_LIBYA = 434,$/;"	e	enum:CountryCode
CTRY_LIECHTENSTEIN	regd.h	/^	CTRY_LIECHTENSTEIN = 438,$/;"	e	enum:CountryCode
CTRY_LITHUANIA	regd.h	/^	CTRY_LITHUANIA = 440,$/;"	e	enum:CountryCode
CTRY_LUXEMBOURG	regd.h	/^	CTRY_LUXEMBOURG = 442,$/;"	e	enum:CountryCode
CTRY_MACAU	regd.h	/^	CTRY_MACAU = 446,$/;"	e	enum:CountryCode
CTRY_MACEDONIA	regd.h	/^	CTRY_MACEDONIA = 807,$/;"	e	enum:CountryCode
CTRY_MALAYSIA	regd.h	/^	CTRY_MALAYSIA = 458,$/;"	e	enum:CountryCode
CTRY_MALTA	regd.h	/^	CTRY_MALTA = 470,$/;"	e	enum:CountryCode
CTRY_MAURITIUS	regd.h	/^	CTRY_MAURITIUS = 480,$/;"	e	enum:CountryCode
CTRY_MEXICO	regd.h	/^	CTRY_MEXICO = 484,$/;"	e	enum:CountryCode
CTRY_MONACO	regd.h	/^	CTRY_MONACO = 492,$/;"	e	enum:CountryCode
CTRY_MONTENEGRO	regd.h	/^	CTRY_MONTENEGRO = 499,$/;"	e	enum:CountryCode
CTRY_MOROCCO	regd.h	/^	CTRY_MOROCCO = 504,$/;"	e	enum:CountryCode
CTRY_NEPAL	regd.h	/^	CTRY_NEPAL = 524,$/;"	e	enum:CountryCode
CTRY_NETHERLANDS	regd.h	/^	CTRY_NETHERLANDS = 528,$/;"	e	enum:CountryCode
CTRY_NETHERLANDS_ANTILLES	regd.h	/^	CTRY_NETHERLANDS_ANTILLES = 530,$/;"	e	enum:CountryCode
CTRY_NEW_ZEALAND	regd.h	/^	CTRY_NEW_ZEALAND = 554,$/;"	e	enum:CountryCode
CTRY_NICARAGUA	regd.h	/^	CTRY_NICARAGUA = 558,$/;"	e	enum:CountryCode
CTRY_NORWAY	regd.h	/^	CTRY_NORWAY = 578,$/;"	e	enum:CountryCode
CTRY_OMAN	regd.h	/^	CTRY_OMAN = 512,$/;"	e	enum:CountryCode
CTRY_PAKISTAN	regd.h	/^	CTRY_PAKISTAN = 586,$/;"	e	enum:CountryCode
CTRY_PANAMA	regd.h	/^	CTRY_PANAMA = 591,$/;"	e	enum:CountryCode
CTRY_PAPUA_NEW_GUINEA	regd.h	/^	CTRY_PAPUA_NEW_GUINEA = 598,$/;"	e	enum:CountryCode
CTRY_PARAGUAY	regd.h	/^	CTRY_PARAGUAY = 600,$/;"	e	enum:CountryCode
CTRY_PERU	regd.h	/^	CTRY_PERU = 604,$/;"	e	enum:CountryCode
CTRY_PHILIPPINES	regd.h	/^	CTRY_PHILIPPINES = 608,$/;"	e	enum:CountryCode
CTRY_POLAND	regd.h	/^	CTRY_POLAND = 616,$/;"	e	enum:CountryCode
CTRY_PORTUGAL	regd.h	/^	CTRY_PORTUGAL = 620,$/;"	e	enum:CountryCode
CTRY_PUERTO_RICO	regd.h	/^	CTRY_PUERTO_RICO = 630,$/;"	e	enum:CountryCode
CTRY_QATAR	regd.h	/^	CTRY_QATAR = 634,$/;"	e	enum:CountryCode
CTRY_ROMANIA	regd.h	/^	CTRY_ROMANIA = 642,$/;"	e	enum:CountryCode
CTRY_RUSSIA	regd.h	/^	CTRY_RUSSIA = 643,$/;"	e	enum:CountryCode
CTRY_SAUDI_ARABIA	regd.h	/^	CTRY_SAUDI_ARABIA = 682,$/;"	e	enum:CountryCode
CTRY_SERBIA	regd.h	/^	CTRY_SERBIA = 688,$/;"	e	enum:CountryCode
CTRY_SERBIA_MONTENEGRO	regd.h	/^	CTRY_SERBIA_MONTENEGRO = 891,$/;"	e	enum:CountryCode
CTRY_SINGAPORE	regd.h	/^	CTRY_SINGAPORE = 702,$/;"	e	enum:CountryCode
CTRY_SLOVAKIA	regd.h	/^	CTRY_SLOVAKIA = 703,$/;"	e	enum:CountryCode
CTRY_SLOVENIA	regd.h	/^	CTRY_SLOVENIA = 705,$/;"	e	enum:CountryCode
CTRY_SOUTH_AFRICA	regd.h	/^	CTRY_SOUTH_AFRICA = 710,$/;"	e	enum:CountryCode
CTRY_SPAIN	regd.h	/^	CTRY_SPAIN = 724,$/;"	e	enum:CountryCode
CTRY_SRI_LANKA	regd.h	/^	CTRY_SRI_LANKA = 144,$/;"	e	enum:CountryCode
CTRY_SWEDEN	regd.h	/^	CTRY_SWEDEN = 752,$/;"	e	enum:CountryCode
CTRY_SWITZERLAND	regd.h	/^	CTRY_SWITZERLAND = 756,$/;"	e	enum:CountryCode
CTRY_SYRIA	regd.h	/^	CTRY_SYRIA = 760,$/;"	e	enum:CountryCode
CTRY_TAIWAN	regd.h	/^	CTRY_TAIWAN = 158,$/;"	e	enum:CountryCode
CTRY_TANZANIA	regd.h	/^	CTRY_TANZANIA = 834,$/;"	e	enum:CountryCode
CTRY_THAILAND	regd.h	/^	CTRY_THAILAND = 764,$/;"	e	enum:CountryCode
CTRY_TRINIDAD_Y_TOBAGO	regd.h	/^	CTRY_TRINIDAD_Y_TOBAGO = 780,$/;"	e	enum:CountryCode
CTRY_TUNISIA	regd.h	/^	CTRY_TUNISIA = 788,$/;"	e	enum:CountryCode
CTRY_TURKEY	regd.h	/^	CTRY_TURKEY = 792,$/;"	e	enum:CountryCode
CTRY_UAE	regd.h	/^	CTRY_UAE = 784,$/;"	e	enum:CountryCode
CTRY_UGANDA	regd.h	/^	CTRY_UGANDA = 800,$/;"	e	enum:CountryCode
CTRY_UKRAINE	regd.h	/^	CTRY_UKRAINE = 804,$/;"	e	enum:CountryCode
CTRY_UNITED_KINGDOM	regd.h	/^	CTRY_UNITED_KINGDOM = 826,$/;"	e	enum:CountryCode
CTRY_UNITED_STATES	regd.h	/^	CTRY_UNITED_STATES = 840,$/;"	e	enum:CountryCode
CTRY_UNITED_STATES2	regd.h	/^	CTRY_UNITED_STATES2 = 841,$/;"	e	enum:CountryCode
CTRY_UNITED_STATES3	regd.h	/^	CTRY_UNITED_STATES3 = 843,$/;"	e	enum:CountryCode
CTRY_UNITED_STATES_FCC49	regd.h	/^	CTRY_UNITED_STATES_FCC49 = 842,$/;"	e	enum:CountryCode
CTRY_URUGUAY	regd.h	/^	CTRY_URUGUAY = 858,$/;"	e	enum:CountryCode
CTRY_UZBEKISTAN	regd.h	/^	CTRY_UZBEKISTAN = 860,$/;"	e	enum:CountryCode
CTRY_VENEZUELA	regd.h	/^	CTRY_VENEZUELA = 862,$/;"	e	enum:CountryCode
CTRY_VIET_NAM	regd.h	/^	CTRY_VIET_NAM = 704,$/;"	e	enum:CountryCode
CTRY_YEMEN	regd.h	/^	CTRY_YEMEN = 887,$/;"	e	enum:CountryCode
CTRY_ZIMBABWE	regd.h	/^	CTRY_ZIMBABWE = 716,$/;"	e	enum:CountryCode
CountryCode	regd.h	/^enum CountryCode {$/;"	g
DAidx	wlan.h	/^	u8 SAidx, DAidx;$/;"	m	struct:ar9170_rx_macstatus
DBG_MAGIC	fwdesc.h	85;"	d
DEBUGFS_ADD	debug.c	818;"	d	file:
DEBUGFS_ADD	debug.c	880;"	d	file:
DEBUGFS_DECLARE_FILE	debug.c	184;"	d	file:
DEBUGFS_DECLARE_RO_FILE	debug.c	188;"	d	file:
DEBUGFS_DECLARE_RW_FILE	debug.c	196;"	d	file:
DEBUGFS_DECLARE_WO_FILE	debug.c	192;"	d	file:
DEBUGFS_HW_REG_FILE	debug.c	516;"	d	file:
DEBUGFS_HW_TALLY_FILE	debug.c	486;"	d	file:
DEBUGFS_QUEUE_DUMP	debug.c	373;"	d	file:
DEBUGFS_READONLY_FILE	debug.c	206;"	d	file:
DEFINE_STAT	debug.h	103;"	d
DEFINE_TALLY	debug.h	99;"	d
EDGES	phy.c	1320;"	d	file:
EDGES	phy.c	1425;"	d	file:
FIX_MAGIC	fwdesc.h	84;"	d
GET_VAL	hw.h	881;"	d
IS_ACCEPTING_CMD	carl9170.h	504;"	d
IS_INITIALIZED	carl9170.h	503;"	d
IS_STARTED	carl9170.h	505;"	d
KERNELDIR	Makefile	/^KERNELDIR ?=\/lib\/modules\/$(shell uname -r)\/build$/;"	m
LAST_MAGIC	fwdesc.h	89;"	d
MOD_VAL	hw.h	878;"	d
MOTD_MAGIC	fwdesc.h	83;"	d
MULTI_DOMAIN_MASK	regd.h	47;"	d
NO_CTL	regd.h	32;"	d
OTUS_MAGIC	fwdesc.h	82;"	d
PAYLOAD_MAX	carl9170.h	69;"	d
PS_OFF_BCN	carl9170.h	/^	PS_OFF_BCN	= BIT(1),$/;"	e	enum:carl9170_ps_off_override_reasons
PS_OFF_VIF	carl9170.h	/^	PS_OFF_VIF	= BIT(0),$/;"	e	enum:carl9170_ps_off_override_reasons
PWD	Makefile	/^PWD := $(shell pwd)$/;"	m
RATE	main.c	58;"	d	file:
RATE	main.c	78;"	d	file:
RB	main.c	1531;"	d	file:
RB	main.c	1565;"	d	file:
RB	main.c	1869;"	d	file:
RB	main.c	1895;"	d	file:
REGD_H	regd.h	18;"	d
RW	main.c	1530;"	d	file:
RW	main.c	1564;"	d	file:
RW	main.c	1868;"	d	file:
RW	main.c	1894;"	d	file:
SAidx	wlan.h	/^	u8 SAidx, DAidx;$/;"	m	struct:ar9170_rx_macstatus
SD_NO_CTL	regd.h	31;"	d
SEQ_DIFF	carl9170.h	94;"	d
SEQ_NEXT	carl9170.h	98;"	d
SEQ_PREV	carl9170.h	96;"	d
SET_CONSTVAL	hw.h	875;"	d
SET_VAL	hw.h	872;"	d
SHIFT	phy.c	1089;"	d	file:
SHIFT	phy.c	1101;"	d	file:
STAT_MAC_REG	debug.h	53;"	d
STAT_PTA_REG	debug.h	56;"	d
STAT_USB_REG	debug.h	59;"	d
SUPP	fw.c	239;"	d	file:
SUPPORTED	fw.c	360;"	d	file:
TALLY_SUM_UP	debug.c	477;"	d	file:
TID_CHECK	rx.c	595;"	d	file:
TID_CHECK	rx.c	617;"	d	file:
TID_TO_WME_AC	carl9170.h	88;"	d
TXSQ_MAGIC	fwdesc.h	87;"	d
UPDATE_COUNTER	debug.c	463;"	d	file:
WME_BA_BMP_SIZE	carl9170.h	85;"	d
WOL_MAGIC	fwdesc.h	88;"	d
WORLDWIDE_ROAMING_FLAG	regd.h	45;"	d
WORLD_SKU_MASK	regd.h	49;"	d
WORLD_SKU_PREFIX	regd.h	50;"	d
_2ghz	phy.c	/^	u32 reg, _5ghz, _2ghz;$/;"	m	struct:carl9170_rf_initvals	file:
_2ghz_20	phy.c	/^	u32 reg, _5ghz_20, _5ghz_40, _2ghz_40, _2ghz_20;$/;"	m	struct:carl9170_phy_init	file:
_2ghz_40	phy.c	/^	u32 reg, _5ghz_20, _5ghz_40, _2ghz_40, _2ghz_20;$/;"	m	struct:carl9170_phy_init	file:
_5ghz	phy.c	/^	u32 reg, _5ghz, _2ghz;$/;"	m	struct:carl9170_rf_initvals	file:
_5ghz_20	phy.c	/^	u32 reg, _5ghz_20, _5ghz_40, _2ghz_40, _2ghz_20;$/;"	m	struct:carl9170_phy_init	file:
_5ghz_40	phy.c	/^	u32 reg, _5ghz_20, _5ghz_40, _2ghz_40, _2ghz_20;$/;"	m	struct:carl9170_phy_init	file:
__AR9170_NUM_TXQ	wlan.h	/^	__AR9170_NUM_TXQ,$/;"	e	enum:ar9170_txq
__AR9170_NUM_TX_QUEUES	hw.h	/^	__AR9170_NUM_TX_QUEUES = 5$/;"	e	enum:ar9170_tx_queues
__AR9170_USB_NUM_EP	hw.h	/^	__AR9170_USB_NUM_EP,$/;"	e	enum:ar9170_usb_ep
__AR9170_USB_NUM_MAX_EP	hw.h	/^	__AR9170_USB_NUM_MAX_EP		= 10$/;"	e	enum:ar9170_usb_ep
__AR9170_USB_NUM_MAX_FIFO	hw.h	/^	__AR9170_USB_NUM_MAX_FIFO	= 10$/;"	e	enum:ar9170_usb_fifo
__CARL9170FW_FEATURE_NUM	fwdesc.h	/^	__CARL9170FW_FEATURE_NUM$/;"	e	enum:carl9170fw_feature_list
__CARL9170_ERP_NUM	carl9170.h	/^	__CARL9170_ERP_NUM,$/;"	e	enum:carl9170_erp_modes
__CARL9170_H	carl9170.h	40;"	d
__CARL9170_NUM_BW	phy.c	/^	__CARL9170_NUM_BW,$/;"	e	enum:carl9170_bw	file:
__CARL9170_RR_LAST	carl9170.h	/^	__CARL9170_RR_LAST,$/;"	e	enum:carl9170_restart_reasons
__CARL9170_SHARED_EEPROM_H	eeprom.h	39;"	d
__CARL9170_SHARED_FWCMD_H	fwcmd.h	40;"	d
__CARL9170_SHARED_FWDESC_H	fwdesc.h	11;"	d
__CARL9170_SHARED_HW_H	hw.h	40;"	d
__CARL9170_SHARED_PHY_H	phy.h	22;"	d
__CARL9170_SHARED_VERSION_H	version.h	3;"	d
__CARL9170_SHARED_WLAN_H	wlan.h	40;"	d
__CMD_H	cmd.h	40;"	d
__DEBUGFS_DECLARE_FILE	debug.c	168;"	d	file:
__DEBUGFS_DECLARE_RW_FILE	debug.c	201;"	d	file:
__DEBUG_H	debug.h	39;"	d
__carl9170_exec_cmd	usb.c	/^int __carl9170_exec_cmd(struct ar9170 *ar, struct carl9170_cmd *cmd,$/;"	f
__carl9170_get_queue	tx.c	/^static inline unsigned int __carl9170_get_queue(struct ar9170 *ar,$/;"	f	file:
__carl9170_get_tx_sta	tx.c	/^static struct ieee80211_sta *__carl9170_get_tx_sta(struct ar9170 *ar,$/;"	f	file:
__carl9170_ratetable	main.c	/^struct ieee80211_rate __carl9170_ratetable[] = {$/;"	v	typeref:struct:ieee80211_rate
__carl9170_rx	rx.c	/^static void __carl9170_rx(struct ar9170 *ar, u8 *buf, unsigned int len)$/;"	f	file:
__carl9170_set_state	carl9170.h	/^static inline void __carl9170_set_state(struct ar9170 *ar,$/;"	f
__carl9170_tx_process_status	tx.c	/^static void __carl9170_tx_process_status(struct ar9170 *ar,$/;"	f	file:
__packed	eeprom.h	/^} __packed;$/;"	v	typeref:struct:ar9170_calctl_data
__packed	eeprom.h	/^} __packed;$/;"	v	typeref:struct:ar9170_calctl_edges
__packed	eeprom.h	/^} __packed;$/;"	v	typeref:struct:ar9170_calibration_data_per_freq
__packed	eeprom.h	/^} __packed;$/;"	v	typeref:struct:ar9170_calibration_target_power_ht
__packed	eeprom.h	/^} __packed;$/;"	v	typeref:struct:ar9170_calibration_target_power_legacy
__packed	eeprom.h	/^} __packed;$/;"	v	typeref:struct:ar9170_eeprom
__packed	eeprom.h	/^} __packed;$/;"	v	typeref:struct:ar9170_eeprom_modal
__packed	fwcmd.h	/^		} __packed;$/;"	m	union:carl9170_cmd_head::__anon16	typeref:struct:carl9170_cmd_head::__anon16::__anon17
__packed	fwcmd.h	/^	} __packed;$/;"	m	struct:carl9170_cmd_head	typeref:union:carl9170_cmd_head::__anon16
__packed	fwcmd.h	/^	} __packed;$/;"	m	struct:carl9170_rsp	typeref:union:carl9170_rsp::__anon20
__packed	fwcmd.h	/^	} __packed;$/;"	m	struct:carl9170_tsf_rsp	typeref:union:carl9170_tsf_rsp::__anon19
__packed	fwcmd.h	/^	} regs[0] __packed;$/;"	m	struct:carl9170_write_reg	typeref:struct:carl9170_write_reg::__anon15
__packed	fwcmd.h	/^} __packed;$/;"	v	typeref:struct:_carl9170_tx_status
__packed	fwcmd.h	/^} __packed;$/;"	v	typeref:struct:carl9170_bcn_ctrl_cmd
__packed	fwcmd.h	/^} __packed;$/;"	v	typeref:struct:carl9170_cmd_head
__packed	fwcmd.h	/^} __packed;$/;"	v	typeref:struct:carl9170_gpio
__packed	fwcmd.h	/^} __packed;$/;"	v	typeref:struct:carl9170_psm
__packed	fwcmd.h	/^} __packed;$/;"	v	typeref:struct:carl9170_reg_list
__packed	fwcmd.h	/^} __packed;$/;"	v	typeref:struct:carl9170_rf_init
__packed	fwcmd.h	/^} __packed;$/;"	v	typeref:struct:carl9170_rf_init_result
__packed	fwcmd.h	/^} __packed;$/;"	v	typeref:struct:carl9170_rx_filter_cmd
__packed	fwcmd.h	/^} __packed;$/;"	v	typeref:struct:carl9170_tally_rsp
__packed	fwcmd.h	/^} __packed;$/;"	v	typeref:struct:carl9170_tsf_rsp
__packed	fwcmd.h	/^} __packed;$/;"	v	typeref:struct:carl9170_tx_status
__packed	fwcmd.h	/^} __packed;$/;"	v	typeref:struct:carl9170_u32_list
__packed	fwcmd.h	/^} __packed;$/;"	v	typeref:struct:carl9170_wol_cmd
__packed	fwcmd.h	/^} __packed;$/;"	v	typeref:struct:carl9170_write_reg
__packed	fwcmd.h	/^} __packed;$/;"	v	typeref:struct:carl9170_write_reg_byte
__packed	fwdesc.h	/^} __packed;$/;"	v	typeref:struct:carl9170fw_chk_desc
__packed	fwdesc.h	/^} __packed;$/;"	v	typeref:struct:carl9170fw_dbg_desc
__packed	fwdesc.h	/^} __packed;$/;"	v	typeref:struct:carl9170fw_desc_head
__packed	fwdesc.h	/^} __packed;$/;"	v	typeref:struct:carl9170fw_fix_desc
__packed	fwdesc.h	/^} __packed;$/;"	v	typeref:struct:carl9170fw_fix_entry
__packed	fwdesc.h	/^} __packed;$/;"	v	typeref:struct:carl9170fw_last_desc
__packed	fwdesc.h	/^} __packed;$/;"	v	typeref:struct:carl9170fw_motd_desc
__packed	fwdesc.h	/^} __packed;$/;"	v	typeref:struct:carl9170fw_otus_desc
__packed	fwdesc.h	/^} __packed;$/;"	v	typeref:struct:carl9170fw_txsq_desc
__packed	fwdesc.h	/^} __packed;$/;"	v	typeref:struct:carl9170fw_wol_desc
__packed	wlan.h	/^		} __packed;$/;"	m	union:ar9170_rx_phystatus::__anon12	typeref:struct:ar9170_rx_phystatus::__anon12::__anon13
__packed	wlan.h	/^		} __packed;$/;"	m	union:ar9170_tx_hw_mac_control::__anon7	typeref:struct:ar9170_tx_hw_mac_control::__anon7::__anon8
__packed	wlan.h	/^		} __packed;$/;"	m	union:ar9170_tx_hw_phy_control::__anon9	typeref:struct:ar9170_tx_hw_phy_control::__anon9::__anon10
__packed	wlan.h	/^	} __packed;$/;"	m	struct:ar9170_rx_phystatus	typeref:union:ar9170_rx_phystatus::__anon12
__packed	wlan.h	/^	} __packed;$/;"	m	struct:ar9170_tx_hw_mac_control	typeref:union:ar9170_tx_hw_mac_control::__anon7
__packed	wlan.h	/^	} __packed;$/;"	m	struct:ar9170_tx_hw_phy_control	typeref:union:ar9170_tx_hw_phy_control::__anon9
__packed	wlan.h	/^} __packed;$/;"	v	typeref:struct:_ar9170_tx_hwdesc
__packed	wlan.h	/^} __packed;$/;"	v	typeref:struct:_carl9170_tx_superdesc
__packed	wlan.h	/^} __packed;$/;"	v	typeref:struct:ar9170_rx_head
__packed	wlan.h	/^} __packed;$/;"	v	typeref:struct:ar9170_rx_macstatus
__packed	wlan.h	/^} __packed;$/;"	v	typeref:struct:ar9170_rx_phystatus
__packed	wlan.h	/^} __packed;$/;"	v	typeref:struct:ar9170_tx_frame
__packed	wlan.h	/^} __packed;$/;"	v	typeref:struct:ar9170_tx_hw_mac_control
__packed	wlan.h	/^} __packed;$/;"	v	typeref:struct:ar9170_tx_hw_phy_control
__packed	wlan.h	/^} __packed;$/;"	v	typeref:struct:ar9170_tx_hwdesc
__packed	wlan.h	/^} __packed;$/;"	v	typeref:struct:ar9170_tx_rate_info
__packed	wlan.h	/^} __packed;$/;"	v	typeref:struct:carl9170_tx_superdesc
_ar9170_tx_hwdesc	wlan.h	/^struct _ar9170_tx_hwdesc {$/;"	s
_ath_dbg	ath.h	/^void _ath_dbg(struct ath_common *common, enum ATH_DEBUG dbg_mask,$/;"	f
_carl9170_tx_status	fwcmd.h	/^struct _carl9170_tx_status {$/;"	s
_carl9170_tx_superdesc	wlan.h	/^struct _carl9170_tx_superdesc {$/;"	s
_carl9170_tx_superframe	wlan.h	/^struct _carl9170_tx_superframe {$/;"	s
_tx_status	fwcmd.h	/^		struct _carl9170_tx_status	_tx_status[0];$/;"	m	union:carl9170_rsp::__anon20	typeref:struct:carl9170_rsp::__anon20::_carl9170_tx_status
active	carl9170.h	/^		u64 active;	\/* usec *\/$/;"	m	struct:ar9170::__anon2
active	carl9170.h	/^	bool active;$/;"	m	struct:carl9170_vif_info
active	fwcmd.h	/^	__le32 active;$/;"	m	struct:carl9170_tally_rsp
adcDesiredSize	eeprom.h	/^	s8	adcDesiredSize;$/;"	m	struct:ar9170_eeprom_modal
addr	fwcmd.h	/^		__le32		addr;$/;"	m	struct:carl9170_write_reg::__anon15
addr	fwcmd.h	/^	__le32	addr;$/;"	m	struct:carl9170_write_reg_byte
address	carl9170.h	/^		unsigned int address;$/;"	m	struct:ar9170::__anon1
address	fwdesc.h	/^	__le32 address;$/;"	m	struct:carl9170fw_fix_entry
agg	carl9170.h	/^	struct carl9170_sta_tid __rcu *agg[IEEE80211_NUM_TIDS];$/;"	m	struct:carl9170_sta_info	typeref:struct:carl9170_sta_info::__rcu
ah	ath.h	/^	void *ah;$/;"	m	struct:ath_common
alpha2	ath.h	/^	char alpha2[2];$/;"	m	struct:ath_regulatory
ampdu	wlan.h	/^			u8 ampdu:1;$/;"	m	struct:ar9170_tx_hw_mac_control::__anon7::__anon8
ampdu	wlan.h	/^	u8 ampdu:1;$/;"	m	struct:ar9170_tx_rate_info
ampdu_ack_len	carl9170.h	/^	u8 ampdu_ack_len;$/;"	m	struct:carl9170_ba_stats
ampdu_commit_density	wlan.h	/^	u8 ampdu_commit_density:1;$/;"	m	struct:carl9170_tx_superdesc
ampdu_commit_factor	wlan.h	/^	u8 ampdu_commit_factor:1;$/;"	m	struct:carl9170_tx_superdesc
ampdu_density	wlan.h	/^	u8 ampdu_density:3;$/;"	m	struct:carl9170_tx_superdesc
ampdu_factor	wlan.h	/^	u8 ampdu_factor:2;$/;"	m	struct:carl9170_tx_superdesc
ampdu_len	carl9170.h	/^	u8 ampdu_len;$/;"	m	struct:carl9170_ba_stats
ampdu_max_len	carl9170.h	/^	unsigned int ampdu_max_len;$/;"	m	struct:carl9170_sta_info
ampdu_ref	carl9170.h	/^	u32 ampdu_ref;$/;"	m	struct:ar9170
ampdu_settings	wlan.h	/^	u8 ampdu_settings;$/;"	m	struct:_carl9170_tx_superdesc
ampdu_unused_bit	wlan.h	/^	u8 ampdu_unused_bit:1;$/;"	m	struct:carl9170_tx_superdesc
ampdu_work	carl9170.h	/^	struct work_struct ampdu_work;$/;"	m	struct:ar9170	typeref:struct:ar9170::work_struct
ani	ath.h	/^	struct ath_ani ani;$/;"	m	struct:ath_common	typeref:struct:ath_common::ath_ani
antCtrlChain	eeprom.h	/^	__le32	antCtrlChain[AR5416_MAX_CHAINS];$/;"	m	struct:ar9170_eeprom_modal
antCtrlCommon	eeprom.h	/^	__le32	antCtrlCommon;$/;"	m	struct:ar9170_eeprom_modal
antennaGainCh	eeprom.h	/^	s8	antennaGainCh[AR5416_MAX_CHAINS];$/;"	m	struct:ar9170_eeprom_modal
api_ver	fwdesc.h	/^	u8 api_ver;$/;"	m	struct:carl9170fw_otus_desc
api_version	carl9170.h	/^		unsigned int api_version;$/;"	m	struct:ar9170::__anon1
ar	carl9170.h	/^	struct ar9170 *ar;$/;"	m	struct:carl9170_led	typeref:struct:carl9170_led::ar9170
ar	carl9170.h	/^	struct ar9170 *ar;$/;"	m	struct:carl9170_tx_info	typeref:struct:carl9170_tx_info::ar9170
ar5416_phy_init	phy.c	/^static struct carl9170_phy_init ar5416_phy_init[] = {$/;"	v	typeref:struct:carl9170_phy_init	file:
ar9170	carl9170.h	/^struct ar9170 {$/;"	s
ar9170_calctl_data	eeprom.h	/^struct ar9170_calctl_data {$/;"	s
ar9170_calctl_edges	eeprom.h	/^struct ar9170_calctl_edges {$/;"	s
ar9170_calibration_data_per_freq	eeprom.h	/^struct ar9170_calibration_data_per_freq {$/;"	s
ar9170_calibration_target_power_ht	eeprom.h	/^struct ar9170_calibration_target_power_ht {$/;"	s
ar9170_calibration_target_power_legacy	eeprom.h	/^struct ar9170_calibration_target_power_legacy {$/;"	s
ar9170_eeprom	eeprom.h	/^struct ar9170_eeprom {$/;"	s
ar9170_eeprom_modal	eeprom.h	/^struct ar9170_eeprom_modal {$/;"	s
ar9170_get_decrypt_type	wlan.h	/^static inline u8 ar9170_get_decrypt_type(struct ar9170_rx_macstatus *t)$/;"	f
ar9170_led_mode	eeprom.h	/^struct ar9170_led_mode {$/;"	s
ar9170_qmap	carl9170.h	/^static inline u8 ar9170_qmap(u8 idx)$/;"	f
ar9170_rx_frame	wlan.h	/^struct ar9170_rx_frame {$/;"	s
ar9170_rx_frame_head	wlan.h	/^struct ar9170_rx_frame_head {$/;"	s
ar9170_rx_frame_middle	wlan.h	/^struct ar9170_rx_frame_middle {$/;"	s
ar9170_rx_frame_single	wlan.h	/^struct ar9170_rx_frame_single {$/;"	s
ar9170_rx_frame_tail	wlan.h	/^struct ar9170_rx_frame_tail {$/;"	s
ar9170_rx_head	wlan.h	/^struct ar9170_rx_head {$/;"	s
ar9170_rx_macstatus	wlan.h	/^struct ar9170_rx_macstatus {$/;"	s
ar9170_rx_phystatus	wlan.h	/^struct ar9170_rx_phystatus {$/;"	s
ar9170_stream	hw.h	/^struct ar9170_stream {$/;"	s
ar9170_tx_frame	wlan.h	/^struct ar9170_tx_frame {$/;"	s
ar9170_tx_hw_mac_control	wlan.h	/^struct ar9170_tx_hw_mac_control {$/;"	s
ar9170_tx_hw_phy_control	wlan.h	/^struct ar9170_tx_hw_phy_control {$/;"	s
ar9170_tx_hwdesc	wlan.h	/^struct ar9170_tx_hwdesc {$/;"	s
ar9170_tx_queues	hw.h	/^enum ar9170_tx_queues {$/;"	g
ar9170_tx_rate_info	wlan.h	/^struct ar9170_tx_rate_info {$/;"	s
ar9170_txq	wlan.h	/^enum ar9170_txq {$/;"	g
ar9170_usb_ep	hw.h	/^enum ar9170_usb_ep {$/;"	g
ar9170_usb_fifo	hw.h	/^enum ar9170_usb_fifo {$/;"	g
assign_seq	wlan.h	/^	u8 assign_seq:1;$/;"	m	struct:carl9170_tx_superdesc
ath_alert	ath.h	216;"	d
ath_ani	ath.h	/^struct ath_ani {$/;"	s
ath_bus_type	ath.h	/^enum ath_bus_type {$/;"	g
ath_bus_type_to_string	ath.h	/^static inline const char *ath_bus_type_to_string(enum ath_bus_type bustype)$/;"	f
ath_cipher	ath.h	/^enum ath_cipher {$/;"	g
ath_common	ath.h	/^struct ath_common {$/;"	s
ath_crit	ath.h	218;"	d
ath_crypt_caps	ath.h	/^enum ath_crypt_caps {$/;"	g
ath_cycle_counters	ath.h	/^struct ath_cycle_counters {$/;"	s
ath_dbg	ath.h	292;"	d
ath_dbg	ath.h	308;"	d
ath_device_state	ath.h	/^enum ath_device_state {$/;"	g
ath_emerg	ath.h	214;"	d
ath_err	ath.h	220;"	d
ath_info	ath.h	226;"	d
ath_keyval	ath.h	/^struct ath_keyval {$/;"	s
ath_notice	ath.h	224;"	d
ath_op_flags	ath.h	/^enum ath_op_flags {$/;"	g
ath_opmode_to_string	ath.h	/^static inline const char *ath_opmode_to_string(enum nl80211_iftype opmode)$/;"	f
ath_ops	ath.h	/^struct ath_ops {$/;"	s
ath_ps_ops	ath.h	/^static inline const struct ath_ps_ops *ath_ps_ops(struct ath_common *common)$/;"	f
ath_ps_ops	ath.h	/^struct ath_ps_ops {$/;"	s
ath_regulatory	ath.h	/^struct ath_regulatory {$/;"	s
ath_stats	debug.h	/^struct ath_stats {$/;"	s
ath_warn	ath.h	222;"	d
attr	debug.c	/^	umode_t attr;$/;"	m	struct:carl9170_debugfs_fops	file:
ba_end	wlan.h	/^			u8 ba_end:1;$/;"	m	struct:ar9170_tx_hw_mac_control::__anon7::__anon8
ba_filter	carl9170.h	/^		bool ba_filter;$/;"	m	struct:ar9170::__anon1
backoff	wlan.h	/^			u8 backoff:1;$/;"	m	struct:ar9170_tx_hw_mac_control::__anon7::__anon8
bandwidth	wlan.h	/^			u8 bandwidth:2;$/;"	m	struct:ar9170_tx_hw_phy_control::__anon9::__anon10
bar_list	carl9170.h	/^	struct list_head bar_list[__AR9170_NUM_TXQ];$/;"	m	struct:ar9170	typeref:struct:ar9170::list_head
bar_list_lock	carl9170.h	/^	spinlock_t bar_list_lock[__AR9170_NUM_TXQ];$/;"	m	struct:ar9170
bcn_addr	fwcmd.h	/^	__le32		bcn_addr;$/;"	m	struct:carl9170_bcn_ctrl_cmd
bcn_addr	fwdesc.h	/^	__le32 bcn_addr;$/;"	m	struct:carl9170fw_otus_desc
bcn_ctrl	fwcmd.h	/^		struct carl9170_bcn_ctrl_cmd	bcn_ctrl;$/;"	m	union:carl9170_cmd::__anon18	typeref:struct:carl9170_cmd::__anon18::carl9170_bcn_ctrl_cmd
bcn_len	fwcmd.h	/^	__le32		bcn_len;$/;"	m	struct:carl9170_bcn_ctrl_cmd
bcn_len	fwdesc.h	/^	__le16 bcn_len;$/;"	m	struct:carl9170fw_otus_desc
beacon	carl9170.h	/^	struct sk_buff *beacon;$/;"	m	struct:carl9170_vif_info	typeref:struct:carl9170_vif_info::sk_buff
beacon_addr	carl9170.h	/^		u32 beacon_addr;$/;"	m	struct:ar9170::__anon1
beacon_enabled	carl9170.h	/^	unsigned int beacon_enabled;$/;"	m	struct:ar9170
beacon_iter	carl9170.h	/^	struct carl9170_vif_info __rcu *beacon_iter;$/;"	m	struct:ar9170	typeref:struct:ar9170::__rcu
beacon_lock	carl9170.h	/^	spinlock_t beacon_lock;$/;"	m	struct:ar9170
beacon_max_len	carl9170.h	/^		unsigned int beacon_max_len;$/;"	m	struct:ar9170::__anon1
bitmap	carl9170.h	/^	unsigned long bitmap[CARL9170_BAW_SIZE];$/;"	m	struct:carl9170_sta_tid
bluetooth_options	eeprom.h	/^	__le16	bluetooth_options;$/;"	m	struct:ar9170_eeprom
bogoclock_addr	fwdesc.h	/^	__le32 bogoclock_addr;$/;"	m	struct:carl9170fw_dbg_desc
bsn	carl9170.h	/^	u16 bsn;	\/* base of the tx\/agg bitmap *\/$/;"	m	struct:carl9170_sta_tid
bssid	fwcmd.h	/^	u8		bssid[6];$/;"	m	struct:carl9170_wol_cmd
bssidmask	ath.h	/^	u8 bssidmask[ETH_ALEN];$/;"	m	struct:ath_common
bswAtten	eeprom.h	/^	u8	bswAtten[AR5416_MAX_CHAINS];$/;"	m	struct:ar9170_eeprom_modal
bswMargin	eeprom.h	/^	u8	bswMargin[AR5416_MAX_CHAINS];$/;"	m	struct:ar9170_eeprom_modal
bt_ant_diversity	ath.h	/^	bool bt_ant_diversity;$/;"	m	struct:ath_common
btcoex_enabled	ath.h	/^	bool btcoex_enabled;$/;"	m	struct:ath_common
bug_counter	carl9170.h	/^		unsigned int bug_counter;$/;"	m	struct:ar9170::__anon1
build_number	eeprom.h	/^	__le32	build_number;$/;"	m	struct:ar9170_eeprom
burst	wlan.h	/^			u8 burst:1;$/;"	m	struct:ar9170_tx_hw_mac_control::__anon7::__anon8
bus_ops	ath.h	/^	const struct ath_bus_ops *bus_ops;$/;"	m	struct:ath_common	typeref:struct:ath_common::ath_bus_ops
cab	wlan.h	/^	u8 cab:1;$/;"	m	struct:carl9170_tx_superdesc
cache	carl9170.h	/^		u16 cache[CARL9170_HWRNG_CACHE_SIZE \/ sizeof(u16)];$/;"	m	struct:ar9170::__anon6
cache_idx	carl9170.h	/^		unsigned int cache_idx;$/;"	m	struct:ar9170::__anon6
cachelsz	ath.h	/^	u16 cachelsz;$/;"	m	struct:ath_common
cal_freq_pier_2G	eeprom.h	/^	u8	cal_freq_pier_2G[AR5416_NUM_2G_CAL_PIERS];$/;"	m	struct:ar9170_eeprom
cal_freq_pier_5G	eeprom.h	/^	u8	cal_freq_pier_5G[AR5416_NUM_5G_CAL_PIERS];$/;"	m	struct:ar9170_eeprom
cal_pier_data_2G	eeprom.h	/^		cal_pier_data_2G[AR5416_MAX_CHAINS][AR5416_NUM_2G_CAL_PIERS];$/;"	m	struct:ar9170_eeprom	typeref:struct:ar9170_eeprom::
cal_pier_data_5G	eeprom.h	/^		cal_pier_data_5G[AR5416_MAX_CHAINS][AR5416_NUM_5G_CAL_PIERS],$/;"	m	struct:ar9170_eeprom	typeref:struct:ar9170_eeprom::ar9170_calibration_data_per_freq
cal_tgt_pwr_2G_cck	eeprom.h	/^		cal_tgt_pwr_2G_cck[AR5416_NUM_2G_CCK_TARGET_PWRS],$/;"	m	struct:ar9170_eeprom	typeref:struct:ar9170_eeprom::ar9170_calibration_target_power_legacy
cal_tgt_pwr_2G_ht20	eeprom.h	/^		cal_tgt_pwr_2G_ht20[AR5416_NUM_2G_OFDM_TARGET_PWRS],$/;"	m	struct:ar9170_eeprom	typeref:struct:ar9170_eeprom::ar9170_calibration_target_power_ht
cal_tgt_pwr_2G_ht40	eeprom.h	/^		cal_tgt_pwr_2G_ht40[AR5416_NUM_2G_OFDM_TARGET_PWRS];$/;"	m	struct:ar9170_eeprom	typeref:struct:ar9170_eeprom::
cal_tgt_pwr_2G_ofdm	eeprom.h	/^		cal_tgt_pwr_2G_ofdm[AR5416_NUM_2G_OFDM_TARGET_PWRS];$/;"	m	struct:ar9170_eeprom	typeref:struct:ar9170_eeprom::
cal_tgt_pwr_5G	eeprom.h	/^		cal_tgt_pwr_5G[AR5416_NUM_5G_TARGET_PWRS];$/;"	m	struct:ar9170_eeprom	typeref:struct:ar9170_eeprom::ar9170_calibration_target_power_legacy
cal_tgt_pwr_5G_ht20	eeprom.h	/^		cal_tgt_pwr_5G_ht20[AR5416_NUM_5G_TARGET_PWRS],$/;"	m	struct:ar9170_eeprom	typeref:struct:ar9170_eeprom::ar9170_calibration_target_power_ht
cal_tgt_pwr_5G_ht40	eeprom.h	/^		cal_tgt_pwr_5G_ht40[AR5416_NUM_5G_TARGET_PWRS];$/;"	m	struct:ar9170_eeprom	typeref:struct:ar9170_eeprom::
caldone	ath.h	/^	bool caldone;$/;"	m	struct:ath_ani
carl9170-objs	Makefile	/^carl9170-objs := main.o usb.o cmd.o mac.o phy.o led.o fw.o tx.o rx.o$/;"	m
carl9170_2ghz_chantable	main.c	/^static struct ieee80211_channel carl9170_2ghz_chantable[] = {$/;"	v	typeref:struct:ieee80211_channel	file:
carl9170_5ghz_chantable	main.c	/^static struct ieee80211_channel carl9170_5ghz_chantable[] = {$/;"	v	typeref:struct:ieee80211_channel	file:
carl9170_a_ratetable	main.c	82;"	d	file:
carl9170_a_ratetable_size	main.c	83;"	d	file:
carl9170_alloc	main.c	/^void *carl9170_alloc(size_t priv_size)$/;"	f
carl9170_alloc_dev_space	tx.c	/^static int carl9170_alloc_dev_space(struct ar9170 *ar, struct sk_buff *skb)$/;"	f	file:
carl9170_ampdu_check	rx.c	/^static bool carl9170_ampdu_check(struct ar9170 *ar, u8 *buf, u8 ms,$/;"	f	file:
carl9170_ampdu_gc	main.c	/^static void carl9170_ampdu_gc(struct ar9170 *ar)$/;"	f	file:
carl9170_ampdu_work	main.c	/^static void carl9170_ampdu_work(struct work_struct *work)$/;"	f	file:
carl9170_async_regwrite	cmd.h	153;"	d
carl9170_async_regwrite_begin	cmd.h	131;"	d
carl9170_async_regwrite_finish	cmd.h	163;"	d
carl9170_async_regwrite_flush	cmd.h	139;"	d
carl9170_async_regwrite_get_buf	cmd.h	120;"	d
carl9170_async_regwrite_result	cmd.h	170;"	d
carl9170_ba_check	rx.c	/^static void carl9170_ba_check(struct ar9170 *ar, void *data, unsigned int len)$/;"	f	file:
carl9170_ba_stats	carl9170.h	/^struct carl9170_ba_stats {$/;"	s
carl9170_band_2GHz	main.c	/^static struct ieee80211_supported_band carl9170_band_2GHz = {$/;"	v	typeref:struct:ieee80211_supported_band	file:
carl9170_band_5GHz	main.c	/^static struct ieee80211_supported_band carl9170_band_5GHz = {$/;"	v	typeref:struct:ieee80211_supported_band	file:
carl9170_bar_check	tx.c	/^static void carl9170_bar_check(struct ar9170 *ar, struct sk_buff *skb)$/;"	f	file:
carl9170_bar_list_entry	carl9170.h	/^struct carl9170_bar_list_entry {$/;"	s
carl9170_bcn_ctrl	cmd.c	/^int carl9170_bcn_ctrl(struct ar9170 *ar, const unsigned int vif_id,$/;"	f
carl9170_bcn_ctrl_cmd	fwcmd.h	/^struct carl9170_bcn_ctrl_cmd {$/;"	s
carl9170_bw	phy.c	/^enum carl9170_bw {$/;"	g	file:
carl9170_calc_ctl	phy.c	/^static void carl9170_calc_ctl(struct ar9170 *ar, u32 freq, enum carl9170_bw bw)$/;"	f	file:
carl9170_cancel_worker	main.c	/^static void carl9170_cancel_worker(struct ar9170 *ar)$/;"	f	file:
carl9170_check_queue_stop_timeout	tx.c	/^static void carl9170_check_queue_stop_timeout(struct ar9170 *ar)$/;"	f	file:
carl9170_check_sequence	rx.c	/^static int carl9170_check_sequence(struct ar9170 *ar, unsigned int seq)$/;"	f	file:
carl9170_cmd	fwcmd.h	/^struct carl9170_cmd {$/;"	s
carl9170_cmd_buf	cmd.c	/^struct carl9170_cmd *carl9170_cmd_buf(struct ar9170 *ar,$/;"	f
carl9170_cmd_callback	rx.c	/^static void carl9170_cmd_callback(struct ar9170 *ar, u32 len, void *buffer)$/;"	f	file:
carl9170_cmd_head	fwcmd.h	/^struct carl9170_cmd_head {$/;"	s
carl9170_cmd_oids	fwcmd.h	/^enum carl9170_cmd_oids {$/;"	g
carl9170_collect_tally	cmd.c	/^int carl9170_collect_tally(struct ar9170 *ar)$/;"	f
carl9170_dbg_message	rx.c	/^static void carl9170_dbg_message(struct ar9170 *ar, const char *buf, u32 len)$/;"	f	file:
carl9170_debug	debug.h	/^struct carl9170_debug {$/;"	s
carl9170_debug_mem_rbe	debug.h	/^struct carl9170_debug_mem_rbe {$/;"	s
carl9170_debugfs_ampdu_state_read	debug.c	/^static char *carl9170_debugfs_ampdu_state_read(struct ar9170 *ar, char *buf,$/;"	f	file:
carl9170_debugfs_bug_read	debug.c	/^static char *carl9170_debugfs_bug_read(struct ar9170 *ar, char *buf,$/;"	f	file:
carl9170_debugfs_bug_write	debug.c	/^static ssize_t carl9170_debugfs_bug_write(struct ar9170 *ar, const char *buf,$/;"	f	file:
carl9170_debugfs_erp_read	debug.c	/^static char *carl9170_debugfs_erp_read(struct ar9170 *ar, char *buf,$/;"	f	file:
carl9170_debugfs_erp_write	debug.c	/^static ssize_t carl9170_debugfs_erp_write(struct ar9170 *ar, const char *buf,$/;"	f	file:
carl9170_debugfs_fops	debug.c	/^struct carl9170_debugfs_fops {$/;"	s	file:
carl9170_debugfs_format_frame	debug.c	/^static void carl9170_debugfs_format_frame(struct ar9170 *ar,$/;"	f	file:
carl9170_debugfs_hw_ioread32_read	debug.c	/^static char *carl9170_debugfs_hw_ioread32_read(struct ar9170 *ar, char *buf,$/;"	f	file:
carl9170_debugfs_hw_ioread32_write	debug.c	/^static ssize_t carl9170_debugfs_hw_ioread32_write(struct ar9170 *ar,$/;"	f	file:
carl9170_debugfs_hw_iowrite32_write	debug.c	/^static ssize_t carl9170_debugfs_hw_iowrite32_write(struct ar9170 *ar,$/;"	f	file:
carl9170_debugfs_mem_usage_read	debug.c	/^static char *carl9170_debugfs_mem_usage_read(struct ar9170 *ar, char *buf,$/;"	f	file:
carl9170_debugfs_phy_noise_read	debug.c	/^static char *carl9170_debugfs_phy_noise_read(struct ar9170 *ar, char *buf,$/;"	f	file:
carl9170_debugfs_qos_stat_read	debug.c	/^static char *carl9170_debugfs_qos_stat_read(struct ar9170 *ar, char *buf,$/;"	f	file:
carl9170_debugfs_queue_dump	debug.c	/^static void carl9170_debugfs_queue_dump(struct ar9170 *ar, char *buf,$/;"	f	file:
carl9170_debugfs_read	debug.c	/^static ssize_t carl9170_debugfs_read(struct file *file, char __user *userbuf,$/;"	f	file:
carl9170_debugfs_register	debug.c	/^void carl9170_debugfs_register(struct ar9170 *ar)$/;"	f
carl9170_debugfs_sta_psm_read	debug.c	/^static char *carl9170_debugfs_sta_psm_read(struct ar9170 *ar, char *buf,$/;"	f	file:
carl9170_debugfs_tx_stuck_read	debug.c	/^static char *carl9170_debugfs_tx_stuck_read(struct ar9170 *ar, char *buf,$/;"	f	file:
carl9170_debugfs_unregister	debug.c	/^void carl9170_debugfs_unregister(struct ar9170 *ar)$/;"	f
carl9170_debugfs_vif_dump_read	debug.c	/^static char *carl9170_debugfs_vif_dump_read(struct ar9170 *ar, char *buf,$/;"	f	file:
carl9170_debugfs_write	debug.c	/^static ssize_t carl9170_debugfs_write(struct file *file,$/;"	f	file:
carl9170_def_val	phy.c	/^static u32 carl9170_def_val(u32 reg, bool is_2ghz, bool is_40mhz)$/;"	f	file:
carl9170_device_features	carl9170.h	/^enum carl9170_device_features {$/;"	g
carl9170_device_state	carl9170.h	/^enum carl9170_device_state {$/;"	g
carl9170_disable_key	mac.c	/^int carl9170_disable_key(struct ar9170 *ar, const u8 id)$/;"	f
carl9170_disable_key_cmd	fwcmd.h	/^struct carl9170_disable_key_cmd {$/;"	s
carl9170_driver	usb.c	/^module_usb_driver(carl9170_driver);$/;"	v
carl9170_driver	usb.c	/^static struct usb_driver carl9170_driver = {$/;"	v	typeref:struct:usb_driver	file:
carl9170_driver	usb.c	/^static struct usb_driver carl9170_driver;$/;"	v	typeref:struct:usb_driver	file:
carl9170_echo_test	cmd.c	/^int carl9170_echo_test(struct ar9170 *ar, const u32 v)$/;"	f
carl9170_erp_modes	carl9170.h	/^enum carl9170_erp_modes {$/;"	g
carl9170_exec_cmd	usb.c	/^int carl9170_exec_cmd(struct ar9170 *ar, const enum carl9170_cmd_oids cmd,$/;"	f
carl9170_find_freq_idx	phy.c	/^static int carl9170_find_freq_idx(int nfreqs, u8 *freqs, u8 f)$/;"	f	file:
carl9170_find_fw_desc	fw.c	/^carl9170_find_fw_desc(struct ar9170 *ar, const __u8 *fw_data, const size_t len)$/;"	f	file:
carl9170_find_ie	rx.c	/^static u8 *carl9170_find_ie(u8 *data, unsigned int len, u8 ie)$/;"	f	file:
carl9170_flush	main.c	/^static void carl9170_flush(struct ar9170 *ar, bool drop_queued)$/;"	f	file:
carl9170_flush_ba	main.c	/^static void carl9170_flush_ba(struct ar9170 *ar)$/;"	f	file:
carl9170_flush_cab	cmd.h	/^static inline int carl9170_flush_cab(struct ar9170 *ar,$/;"	f
carl9170_free	main.c	/^void carl9170_free(struct ar9170 *ar)$/;"	f
carl9170_fw	fw.c	/^static int carl9170_fw(struct ar9170 *ar, const __u8 *data, size_t len)$/;"	f	file:
carl9170_fw_checksum	fw.c	/^static int carl9170_fw_checksum(struct ar9170 *ar, const __u8 *data,$/;"	f	file:
carl9170_fw_find_desc	fw.c	/^static const void *carl9170_fw_find_desc(struct ar9170 *ar, const u8 descid[4],$/;"	f	file:
carl9170_fw_info	fw.c	/^static void carl9170_fw_info(struct ar9170 *ar)$/;"	f	file:
carl9170_fw_set_if_combinations	fw.c	/^static void carl9170_fw_set_if_combinations(struct ar9170 *ar,$/;"	f	file:
carl9170_fw_tx_sequence	fw.c	/^static int carl9170_fw_tx_sequence(struct ar9170 *ar)$/;"	f	file:
carl9170_fw_verify_descs	fw.c	/^static int carl9170_fw_verify_descs(struct ar9170 *ar,$/;"	f	file:
carl9170_g_ratetable	main.c	80;"	d	file:
carl9170_g_ratetable_size	main.c	81;"	d	file:
carl9170_get_hdr	carl9170.h	/^static inline struct ieee80211_hdr *carl9170_get_hdr(struct sk_buff *skb)$/;"	f
carl9170_get_heavy_clip	phy.c	/^static u8 carl9170_get_heavy_clip(struct ar9170 *ar, u32 freq,$/;"	f	file:
carl9170_get_hw_dyn_params	phy.c	/^carl9170_get_hw_dyn_params(struct ieee80211_channel *channel,$/;"	f	file:
carl9170_get_main_vif	carl9170.h	/^static inline struct ieee80211_vif *carl9170_get_main_vif(struct ar9170 *ar)$/;"	f
carl9170_get_max_edge_power	phy.c	/^static u8 carl9170_get_max_edge_power(struct ar9170 *ar,$/;"	f	file:
carl9170_get_noisefloor	phy.c	/^int carl9170_get_noisefloor(struct ar9170 *ar)$/;"	f
carl9170_get_priv	carl9170.h	/^static inline struct ar9170 *carl9170_get_priv(struct carl9170_vif *carl_vif)$/;"	f
carl9170_get_queue	tx.c	/^static inline unsigned int carl9170_get_queue(struct ar9170 *ar,$/;"	f	file:
carl9170_get_queued_skb	tx.c	/^static struct sk_buff *carl9170_get_queued_skb(struct ar9170 *ar, u8 cookie,$/;"	f	file:
carl9170_get_seq	carl9170.h	/^static inline u16 carl9170_get_seq(struct sk_buff *skb)$/;"	f
carl9170_get_tid	carl9170.h	/^static inline u16 carl9170_get_tid(struct sk_buff *skb)$/;"	f
carl9170_get_vif	carl9170.h	/^carl9170_get_vif(struct carl9170_vif_info *priv)$/;"	f
carl9170_gpio	fwcmd.h	/^struct carl9170_gpio {$/;"	s
carl9170_handle_command_response	rx.c	/^void carl9170_handle_command_response(struct ar9170 *ar, void *buf, u32 len)$/;"	f
carl9170_handle_mpdu	rx.c	/^static int carl9170_handle_mpdu(struct ar9170 *ar, u8 *buf, int len,$/;"	f	file:
carl9170_handle_ps	rx.c	/^static void carl9170_handle_ps(struct ar9170 *ar, struct carl9170_rsp *rsp)$/;"	f	file:
carl9170_init_interface	main.c	/^static int carl9170_init_interface(struct ar9170 *ar,$/;"	f	file:
carl9170_init_mac	mac.c	/^int carl9170_init_mac(struct ar9170 *ar)$/;"	f
carl9170_init_phy	phy.c	/^static int carl9170_init_phy(struct ar9170 *ar, enum nl80211_band band)$/;"	f	file:
carl9170_init_phy_from_eeprom	phy.c	/^static int carl9170_init_phy_from_eeprom(struct ar9170 *ar,$/;"	f	file:
carl9170_init_power_cal	phy.c	/^static int carl9170_init_power_cal(struct ar9170 *ar)$/;"	f	file:
carl9170_init_rf_bank4_pwr	phy.c	/^static int carl9170_init_rf_bank4_pwr(struct ar9170 *ar, bool band5ghz,$/;"	f	file:
carl9170_init_rf_banks_0_7	phy.c	/^static int carl9170_init_rf_banks_0_7(struct ar9170 *ar, bool band5ghz)$/;"	f	file:
carl9170_interpolate_s32	phy.c	/^static s32 carl9170_interpolate_s32(s32 x, s32 x1, s32 y1, s32 x2, s32 y2)$/;"	f	file:
carl9170_interpolate_u8	phy.c	/^static u8 carl9170_interpolate_u8(u8 x, u8 x1, u8 y1, u8 x2, u8 y2)$/;"	f	file:
carl9170_interpolate_val	phy.c	/^static u8 carl9170_interpolate_val(u8 x, u8 *x_array, u8 *y_array)$/;"	f	file:
carl9170_led	carl9170.h	/^struct carl9170_led {$/;"	s
carl9170_led_init	led.c	/^int carl9170_led_init(struct ar9170 *ar)$/;"	f
carl9170_led_register	led.c	/^int carl9170_led_register(struct ar9170 *ar)$/;"	f
carl9170_led_register_led	led.c	/^static int carl9170_led_register_led(struct ar9170 *ar, int i, char *name,$/;"	f	file:
carl9170_led_set_brightness	led.c	/^static void carl9170_led_set_brightness(struct led_classdev *led,$/;"	f	file:
carl9170_led_set_state	led.c	/^int carl9170_led_set_state(struct ar9170 *ar, const u32 led_state)$/;"	f
carl9170_led_unregister	led.c	/^void carl9170_led_unregister(struct ar9170 *ar)$/;"	f
carl9170_led_update	led.c	/^static void carl9170_led_update(struct work_struct *work)$/;"	f	file:
carl9170_mac_reset	cmd.c	/^int carl9170_mac_reset(struct ar9170 *ar)$/;"	f
carl9170_mod_virtual_mac	mac.c	/^int carl9170_mod_virtual_mac(struct ar9170 *ar, const unsigned int id,$/;"	f
carl9170_op_add_interface	main.c	/^static int carl9170_op_add_interface(struct ieee80211_hw *hw,$/;"	f	file:
carl9170_op_ampdu_action	main.c	/^static int carl9170_op_ampdu_action(struct ieee80211_hw *hw,$/;"	f	file:
carl9170_op_bss_info_changed	main.c	/^static void carl9170_op_bss_info_changed(struct ieee80211_hw *hw,$/;"	f	file:
carl9170_op_conf_tx	main.c	/^static int carl9170_op_conf_tx(struct ieee80211_hw *hw,$/;"	f	file:
carl9170_op_config	main.c	/^static int carl9170_op_config(struct ieee80211_hw *hw, u32 changed)$/;"	f	file:
carl9170_op_configure_filter	main.c	/^static void carl9170_op_configure_filter(struct ieee80211_hw *hw,$/;"	f	file:
carl9170_op_flush	main.c	/^static void carl9170_op_flush(struct ieee80211_hw *hw,$/;"	f	file:
carl9170_op_get_stats	main.c	/^static int carl9170_op_get_stats(struct ieee80211_hw *hw,$/;"	f	file:
carl9170_op_get_survey	main.c	/^static int carl9170_op_get_survey(struct ieee80211_hw *hw, int idx,$/;"	f	file:
carl9170_op_get_tsf	main.c	/^static u64 carl9170_op_get_tsf(struct ieee80211_hw *hw,$/;"	f	file:
carl9170_op_prepare_multicast	main.c	/^static u64 carl9170_op_prepare_multicast(struct ieee80211_hw *hw,$/;"	f	file:
carl9170_op_remove_interface	main.c	/^static void carl9170_op_remove_interface(struct ieee80211_hw *hw,$/;"	f	file:
carl9170_op_set_key	main.c	/^static int carl9170_op_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,$/;"	f	file:
carl9170_op_sta_add	main.c	/^static int carl9170_op_sta_add(struct ieee80211_hw *hw,$/;"	f	file:
carl9170_op_sta_notify	main.c	/^static void carl9170_op_sta_notify(struct ieee80211_hw *hw,$/;"	f	file:
carl9170_op_sta_remove	main.c	/^static int carl9170_op_sta_remove(struct ieee80211_hw *hw,$/;"	f	file:
carl9170_op_start	main.c	/^static int carl9170_op_start(struct ieee80211_hw *hw)$/;"	f	file:
carl9170_op_stop	main.c	/^static void carl9170_op_stop(struct ieee80211_hw *hw)$/;"	f	file:
carl9170_op_tx	tx.c	/^void carl9170_op_tx(struct ieee80211_hw *hw,$/;"	f
carl9170_ops	main.c	/^static const struct ieee80211_ops carl9170_ops = {$/;"	v	typeref:struct:ieee80211_ops	file:
carl9170_parse_eeprom	main.c	/^static int carl9170_parse_eeprom(struct ar9170 *ar)$/;"	f	file:
carl9170_parse_firmware	fw.c	/^int carl9170_parse_firmware(struct ar9170 *ar)$/;"	f
carl9170_phy_freq_entry	phy.c	/^struct carl9170_phy_freq_entry {$/;"	s	file:
carl9170_phy_freq_params	phy.c	/^static const struct carl9170_phy_freq_entry carl9170_phy_freq_params[] = {$/;"	v	typeref:struct:carl9170_phy_freq_entry	file:
carl9170_phy_freq_params	phy.c	/^struct carl9170_phy_freq_params {$/;"	s	file:
carl9170_phy_init	phy.c	/^struct carl9170_phy_init {$/;"	s	file:
carl9170_pick_beaconing_vif	tx.c	/^static struct carl9170_vif_info *carl9170_pick_beaconing_vif(struct ar9170 *ar)$/;"	f	file:
carl9170_ping_work	main.c	/^static void carl9170_ping_work(struct work_struct *work)$/;"	f	file:
carl9170_powersave	cmd.c	/^int carl9170_powersave(struct ar9170 *ar, const bool ps)$/;"	f
carl9170_ps_beacon	rx.c	/^static void carl9170_ps_beacon(struct ar9170 *ar, void *data, unsigned int len)$/;"	f	file:
carl9170_ps_check	main.c	/^void carl9170_ps_check(struct ar9170 *ar)$/;"	f
carl9170_ps_off_override_reasons	carl9170.h	/^enum carl9170_ps_off_override_reasons {$/;"	g
carl9170_ps_update	main.c	/^static int carl9170_ps_update(struct ar9170 *ar)$/;"	f	file:
carl9170_ps_work	main.c	/^static void carl9170_ps_work(struct work_struct *work)$/;"	f	file:
carl9170_psm	fwcmd.h	/^struct carl9170_psm {$/;"	s
carl9170_read_eeprom	main.c	/^static int carl9170_read_eeprom(struct ar9170 *ar)$/;"	f	file:
carl9170_read_mreg	cmd.c	/^int carl9170_read_mreg(struct ar9170 *ar, const int nregs,$/;"	f
carl9170_read_reg	cmd.c	/^int carl9170_read_reg(struct ar9170 *ar, u32 reg, u32 *val)$/;"	f
carl9170_reboot	cmd.c	/^int carl9170_reboot(struct ar9170 *ar)$/;"	f
carl9170_reg_list	fwcmd.h	/^struct carl9170_reg_list {$/;"	s
carl9170_reg_notifier	main.c	/^static void carl9170_reg_notifier(struct wiphy *wiphy,$/;"	f	file:
carl9170_register	main.c	/^int carl9170_register(struct ar9170 *ar)$/;"	f
carl9170_register_hwrng	main.c	/^static int carl9170_register_hwrng(struct ar9170 *ar)$/;"	f	file:
carl9170_register_wps_button	main.c	/^static int carl9170_register_wps_button(struct ar9170 *ar)$/;"	f	file:
carl9170_regwrite	cmd.h	87;"	d
carl9170_regwrite_begin	cmd.h	82;"	d
carl9170_regwrite_finish	cmd.h	105;"	d
carl9170_regwrite_result	cmd.h	115;"	d
carl9170_release_dev_space	tx.c	/^static void carl9170_release_dev_space(struct ar9170 *ar, struct sk_buff *skb)$/;"	f	file:
carl9170_release_firmware	usb.c	/^static void carl9170_release_firmware(struct ar9170 *ar)$/;"	f	file:
carl9170_restart	main.c	/^void carl9170_restart(struct ar9170 *ar, const enum carl9170_restart_reasons r)$/;"	f
carl9170_restart_reasons	carl9170.h	/^enum carl9170_restart_reasons {$/;"	g
carl9170_restart_work	main.c	/^static void carl9170_restart_work(struct work_struct *work)$/;"	f	file:
carl9170_rf_init	fwcmd.h	/^struct carl9170_rf_init {$/;"	s
carl9170_rf_init_result	fwcmd.h	/^struct carl9170_rf_init_result {$/;"	s
carl9170_rf_initval	phy.c	/^static struct carl9170_rf_initvals carl9170_rf_initval[] = {$/;"	v	typeref:struct:carl9170_rf_initvals	file:
carl9170_rf_initvals	phy.c	/^struct carl9170_rf_initvals {$/;"	s	file:
carl9170_rng_get	main.c	/^static int carl9170_rng_get(struct ar9170 *ar)$/;"	f	file:
carl9170_rng_read	main.c	/^static int carl9170_rng_read(struct hwrng *rng, u32 *data)$/;"	f	file:
carl9170_rsp	fwcmd.h	/^struct carl9170_rsp {$/;"	s
carl9170_rx	rx.c	/^void carl9170_rx(struct ar9170 *ar, void *buf, unsigned int len)$/;"	f
carl9170_rx_copy_data	rx.c	/^static struct sk_buff *carl9170_rx_copy_data(u8 *buf, int len)$/;"	f	file:
carl9170_rx_filter	cmd.h	/^static inline int carl9170_rx_filter(struct ar9170 *ar,$/;"	f
carl9170_rx_filter_cmd	fwcmd.h	/^struct carl9170_rx_filter_cmd {$/;"	s
carl9170_rx_mac_status	rx.c	/^static int carl9170_rx_mac_status(struct ar9170 *ar,$/;"	f	file:
carl9170_rx_phy_status	rx.c	/^static void carl9170_rx_phy_status(struct ar9170 *ar,$/;"	f	file:
carl9170_rx_stream	rx.c	/^static void carl9170_rx_stream(struct ar9170 *ar, void *buf, unsigned int len)$/;"	f	file:
carl9170_rx_untie_cmds	rx.c	/^static void carl9170_rx_untie_cmds(struct ar9170 *ar, const u8 *respbuf,$/;"	f	file:
carl9170_rx_untie_data	rx.c	/^static void carl9170_rx_untie_data(struct ar9170 *ar, u8 *buf, int len)$/;"	f	file:
carl9170_set_ampdu_params	tx.c	/^static void carl9170_set_ampdu_params(struct ar9170 *ar, struct sk_buff *skb)$/;"	f	file:
carl9170_set_beacon_timers	mac.c	/^int carl9170_set_beacon_timers(struct ar9170 *ar)$/;"	f
carl9170_set_channel	phy.c	/^int carl9170_set_channel(struct ar9170 *ar, struct ieee80211_channel *channel,$/;"	f
carl9170_set_dyn_sifs_ack	mac.c	/^int carl9170_set_dyn_sifs_ack(struct ar9170 *ar)$/;"	f
carl9170_set_freq_cal_data	phy.c	/^static int carl9170_set_freq_cal_data(struct ar9170 *ar,$/;"	f	file:
carl9170_set_hwretry_limit	mac.c	/^int carl9170_set_hwretry_limit(struct ar9170 *ar, const unsigned int max_retry)$/;"	f
carl9170_set_immba	tx.c	/^static void carl9170_set_immba(struct ar9170 *ar, struct sk_buff *skb)$/;"	f	file:
carl9170_set_key_cmd	fwcmd.h	/^struct carl9170_set_key_cmd {$/;"	s
carl9170_set_mac_rates	mac.c	/^int carl9170_set_mac_rates(struct ar9170 *ar)$/;"	f
carl9170_set_mac_reg	mac.c	/^static int carl9170_set_mac_reg(struct ar9170 *ar,$/;"	f	file:
carl9170_set_mac_tpc	mac.c	/^int carl9170_set_mac_tpc(struct ar9170 *ar, struct ieee80211_channel *channel)$/;"	f
carl9170_set_operating_mode	mac.c	/^int carl9170_set_operating_mode(struct ar9170 *ar)$/;"	f
carl9170_set_power_cal	phy.c	/^static void carl9170_set_power_cal(struct ar9170 *ar, u32 freq,$/;"	f	file:
carl9170_set_qos	mac.c	/^int carl9170_set_qos(struct ar9170 *ar)$/;"	f
carl9170_set_rts_cts_rate	mac.c	/^int carl9170_set_rts_cts_rate(struct ar9170 *ar)$/;"	f
carl9170_set_slot_time	mac.c	/^int carl9170_set_slot_time(struct ar9170 *ar)$/;"	f
carl9170_set_state	carl9170.h	/^static inline void carl9170_set_state(struct ar9170 *ar,$/;"	f
carl9170_set_state_when	carl9170.h	/^static inline void carl9170_set_state_when(struct ar9170 *ar,$/;"	f
carl9170_sta_info	carl9170.h	/^struct carl9170_sta_info {$/;"	s
carl9170_sta_tid	carl9170.h	/^struct carl9170_sta_tid {$/;"	s
carl9170_stat_work	main.c	/^static void carl9170_stat_work(struct work_struct *work)$/;"	f	file:
carl9170_tally_rsp	fwcmd.h	/^struct carl9170_tally_rsp {$/;"	s
carl9170_tid_state	carl9170.h	/^enum carl9170_tid_state {$/;"	g
carl9170_tsf_rsp	fwcmd.h	/^struct carl9170_tsf_rsp {$/;"	s
carl9170_tx	tx.c	/^static void carl9170_tx(struct ar9170 *ar)$/;"	f	file:
carl9170_tx_accounting	tx.c	/^static void carl9170_tx_accounting(struct ar9170 *ar, struct sk_buff *skb)$/;"	f	file:
carl9170_tx_accounting_free	tx.c	/^static void carl9170_tx_accounting_free(struct ar9170 *ar, struct sk_buff *skb)$/;"	f	file:
carl9170_tx_ampdu	tx.c	/^static void carl9170_tx_ampdu(struct ar9170 *ar)$/;"	f	file:
carl9170_tx_ampdu_queue	tx.c	/^static bool carl9170_tx_ampdu_queue(struct ar9170 *ar,$/;"	f	file:
carl9170_tx_ampdu_timeout	tx.c	/^static void carl9170_tx_ampdu_timeout(struct ar9170 *ar)$/;"	f	file:
carl9170_tx_apply_rateset	tx.c	/^static void carl9170_tx_apply_rateset(struct ar9170 *ar,$/;"	f	file:
carl9170_tx_bar_status	tx.c	/^static void carl9170_tx_bar_status(struct ar9170 *ar, struct sk_buff *skb,$/;"	f	file:
carl9170_tx_beacon_physet	tx.c	/^static bool carl9170_tx_beacon_physet(struct ar9170 *ar, struct sk_buff *skb,$/;"	f	file:
carl9170_tx_callback	tx.c	/^void carl9170_tx_callback(struct ar9170 *ar, struct sk_buff *skb)$/;"	f
carl9170_tx_cts_check	tx.c	/^static bool carl9170_tx_cts_check(struct ar9170 *ar,$/;"	f	file:
carl9170_tx_drop	tx.c	/^void carl9170_tx_drop(struct ar9170 *ar, struct sk_buff *skb)$/;"	f
carl9170_tx_fill_rateinfo	tx.c	/^static void carl9170_tx_fill_rateinfo(struct ar9170 *ar, unsigned int rix,$/;"	f	file:
carl9170_tx_frames_pending	main.c	/^static bool carl9170_tx_frames_pending(struct ieee80211_hw *hw)$/;"	f	file:
carl9170_tx_get_rates	tx.c	/^static void carl9170_tx_get_rates(struct ar9170 *ar,$/;"	f	file:
carl9170_tx_get_skb	tx.c	/^void carl9170_tx_get_skb(struct sk_buff *skb)$/;"	f
carl9170_tx_info	carl9170.h	/^struct carl9170_tx_info {$/;"	s
carl9170_tx_janitor	tx.c	/^void carl9170_tx_janitor(struct work_struct *work)$/;"	f
carl9170_tx_physet	tx.c	/^static __le32 carl9170_tx_physet(struct ar9170 *ar,$/;"	f	file:
carl9170_tx_pick_skb	tx.c	/^static struct sk_buff *carl9170_tx_pick_skb(struct ar9170 *ar,$/;"	f	file:
carl9170_tx_prepare	tx.c	/^static int carl9170_tx_prepare(struct ar9170 *ar,$/;"	f	file:
carl9170_tx_process_status	tx.c	/^void carl9170_tx_process_status(struct ar9170 *ar,$/;"	f
carl9170_tx_ps_drop	tx.c	/^static bool carl9170_tx_ps_drop(struct ar9170 *ar, struct sk_buff *skb)$/;"	f	file:
carl9170_tx_ps_unblock	tx.c	/^static void carl9170_tx_ps_unblock(struct ar9170 *ar, struct sk_buff *skb)$/;"	f	file:
carl9170_tx_put_skb	tx.c	/^int carl9170_tx_put_skb(struct sk_buff *skb)$/;"	f
carl9170_tx_queue_stats	carl9170.h	/^struct carl9170_tx_queue_stats {$/;"	s
carl9170_tx_rate_tpc_chains	tx.c	/^static void carl9170_tx_rate_tpc_chains(struct ar9170 *ar,$/;"	f	file:
carl9170_tx_release	tx.c	/^static void carl9170_tx_release(struct kref *ref)$/;"	f	file:
carl9170_tx_rts_check	tx.c	/^static bool carl9170_tx_rts_check(struct ar9170 *ar,$/;"	f	file:
carl9170_tx_scheduler	tx.c	/^void carl9170_tx_scheduler(struct ar9170 *ar)$/;"	f
carl9170_tx_shift_bm	tx.c	/^static void carl9170_tx_shift_bm(struct ar9170 *ar,$/;"	f	file:
carl9170_tx_status	fwcmd.h	/^struct carl9170_tx_status {$/;"	s
carl9170_tx_status	tx.c	/^void carl9170_tx_status(struct ar9170 *ar, struct sk_buff *skb,$/;"	f
carl9170_tx_status_process_ampdu	tx.c	/^static void carl9170_tx_status_process_ampdu(struct ar9170 *ar,$/;"	f	file:
carl9170_tx_superdesc	wlan.h	/^struct carl9170_tx_superdesc {$/;"	s
carl9170_tx_superframe	wlan.h	/^struct carl9170_tx_superframe {$/;"	s
carl9170_u32_list	fwcmd.h	/^struct carl9170_u32_list {$/;"	s
carl9170_unregister	main.c	/^void carl9170_unregister(struct ar9170 *ar)$/;"	f
carl9170_unregister_hwrng	main.c	/^static void carl9170_unregister_hwrng(struct ar9170 *ar)$/;"	f	file:
carl9170_update_beacon	tx.c	/^int carl9170_update_beacon(struct ar9170 *ar, const bool submit)$/;"	f
carl9170_update_multicast	mac.c	/^int carl9170_update_multicast(struct ar9170 *ar, const u64 mc_hash)$/;"	f
carl9170_update_survey	main.c	/^static int carl9170_update_survey(struct ar9170 *ar, bool flush, bool noise)$/;"	f	file:
carl9170_upload_key	mac.c	/^int carl9170_upload_key(struct ar9170 *ar, const u8 id, const u8 *mac,$/;"	f
carl9170_usb_alloc_rx_urb	usb.c	/^static struct urb *carl9170_usb_alloc_rx_urb(struct ar9170 *ar, gfp_t gfp)$/;"	f	file:
carl9170_usb_cancel_urbs	usb.c	/^static void carl9170_usb_cancel_urbs(struct ar9170 *ar)$/;"	f	file:
carl9170_usb_cmd_complete	usb.c	/^static void carl9170_usb_cmd_complete(struct urb *urb)$/;"	f	file:
carl9170_usb_disconnect	usb.c	/^static void carl9170_usb_disconnect(struct usb_interface *intf)$/;"	f	file:
carl9170_usb_firmware_failed	usb.c	/^static void carl9170_usb_firmware_failed(struct ar9170 *ar)$/;"	f	file:
carl9170_usb_firmware_finish	usb.c	/^static void carl9170_usb_firmware_finish(struct ar9170 *ar)$/;"	f	file:
carl9170_usb_firmware_step2	usb.c	/^static void carl9170_usb_firmware_step2(const struct firmware *fw,$/;"	f	file:
carl9170_usb_flush	usb.c	/^static int carl9170_usb_flush(struct ar9170 *ar)$/;"	f	file:
carl9170_usb_handle_tx_err	usb.c	/^void carl9170_usb_handle_tx_err(struct ar9170 *ar)$/;"	f
carl9170_usb_ids	usb.c	/^static const struct usb_device_id carl9170_usb_ids[] = {$/;"	v	typeref:struct:usb_device_id	file:
carl9170_usb_init_device	usb.c	/^static int carl9170_usb_init_device(struct ar9170 *ar)$/;"	f	file:
carl9170_usb_init_rx_bulk_urbs	usb.c	/^static int carl9170_usb_init_rx_bulk_urbs(struct ar9170 *ar)$/;"	f	file:
carl9170_usb_load_firmware	usb.c	/^static int carl9170_usb_load_firmware(struct ar9170 *ar)$/;"	f	file:
carl9170_usb_open	usb.c	/^int carl9170_usb_open(struct ar9170 *ar)$/;"	f
carl9170_usb_probe	usb.c	/^static int carl9170_usb_probe(struct usb_interface *intf,$/;"	f	file:
carl9170_usb_reset	usb.c	/^void carl9170_usb_reset(struct ar9170 *ar)$/;"	f
carl9170_usb_restart	usb.c	/^int carl9170_usb_restart(struct ar9170 *ar)$/;"	f
carl9170_usb_resume	usb.c	/^static int carl9170_usb_resume(struct usb_interface *intf)$/;"	f	file:
carl9170_usb_rx_complete	usb.c	/^static void carl9170_usb_rx_complete(struct urb *urb)$/;"	f	file:
carl9170_usb_rx_irq_complete	usb.c	/^static void carl9170_usb_rx_irq_complete(struct urb *urb)$/;"	f	file:
carl9170_usb_rx_work	usb.c	/^static void carl9170_usb_rx_work(struct ar9170 *ar)$/;"	f	file:
carl9170_usb_send_rx_irq_urb	usb.c	/^static int carl9170_usb_send_rx_irq_urb(struct ar9170 *ar)$/;"	f	file:
carl9170_usb_stop	usb.c	/^void carl9170_usb_stop(struct ar9170 *ar)$/;"	f
carl9170_usb_submit_cmd_urb	usb.c	/^static int carl9170_usb_submit_cmd_urb(struct ar9170 *ar)$/;"	f	file:
carl9170_usb_submit_data_urb	usb.c	/^static void carl9170_usb_submit_data_urb(struct ar9170 *ar)$/;"	f	file:
carl9170_usb_submit_rx_urb	usb.c	/^static int carl9170_usb_submit_rx_urb(struct ar9170 *ar, gfp_t gfp)$/;"	f	file:
carl9170_usb_suspend	usb.c	/^static int carl9170_usb_suspend(struct usb_interface *intf,$/;"	f	file:
carl9170_usb_tasklet	usb.c	/^static void carl9170_usb_tasklet(struct tasklet_struct *t)$/;"	f	file:
carl9170_usb_tx	usb.c	/^void carl9170_usb_tx(struct ar9170 *ar, struct sk_buff *skb)$/;"	f
carl9170_usb_tx_data_complete	usb.c	/^static void carl9170_usb_tx_data_complete(struct urb *urb)$/;"	f	file:
carl9170_vif	carl9170.h	/^struct carl9170_vif {$/;"	s
carl9170_vif_info	carl9170.h	/^struct carl9170_vif_info {$/;"	s
carl9170_wol_cmd	fwcmd.h	/^struct carl9170_wol_cmd {$/;"	s
carl9170_write_reg	cmd.c	/^int carl9170_write_reg(struct ar9170 *ar, const u32 reg, const u32 val)$/;"	f
carl9170_write_reg	fwcmd.h	/^struct carl9170_write_reg {$/;"	s
carl9170_write_reg_byte	fwcmd.h	/^struct carl9170_write_reg_byte {$/;"	s
carl9170_zap_queues	main.c	/^static void carl9170_zap_queues(struct ar9170 *ar)$/;"	f	file:
carl9170fw_chk_desc	fwdesc.h	/^struct carl9170fw_chk_desc {$/;"	s
carl9170fw_dbg_desc	fwdesc.h	/^struct carl9170fw_dbg_desc {$/;"	s
carl9170fw_desc_cmp	fwdesc.h	/^static inline bool carl9170fw_desc_cmp(const struct carl9170fw_desc_head *head,$/;"	f
carl9170fw_desc_head	fwdesc.h	/^struct carl9170fw_desc_head {$/;"	s
carl9170fw_feature_list	fwdesc.h	/^enum carl9170fw_feature_list {$/;"	g
carl9170fw_fill_desc	fwdesc.h	/^static inline void carl9170fw_fill_desc(struct carl9170fw_desc_head *head,$/;"	f
carl9170fw_fix_desc	fwdesc.h	/^struct carl9170fw_fix_desc {$/;"	s
carl9170fw_fix_entry	fwdesc.h	/^struct carl9170fw_fix_entry {$/;"	s
carl9170fw_for_each_hdr	fwdesc.h	235;"	d
carl9170fw_last_desc	fwdesc.h	/^struct carl9170fw_last_desc {$/;"	s
carl9170fw_motd_desc	fwdesc.h	/^struct carl9170fw_motd_desc {$/;"	s
carl9170fw_otus_desc	fwdesc.h	/^struct carl9170fw_otus_desc {$/;"	s
carl9170fw_size_check	fwdesc.h	/^static inline bool carl9170fw_size_check(unsigned int len)$/;"	f
carl9170fw_supports	fwdesc.h	/^static inline bool carl9170fw_supports(__le32 list, u8 feature)$/;"	f
carl9170fw_txsq_desc	fwdesc.h	/^struct carl9170fw_txsq_desc {$/;"	s
carl9170fw_wol_desc	fwdesc.h	/^struct carl9170fw_wol_desc {$/;"	s
cc_ani	ath.h	/^	struct ath_cycle_counters cc_ani;$/;"	m	struct:ath_common	typeref:struct:ath_common::ath_cycle_counters
cc_lock	ath.h	/^	spinlock_t cc_lock;$/;"	m	struct:ath_common
cc_survey	ath.h	/^	struct ath_cycle_counters cc_survey;$/;"	m	struct:ath_common	typeref:struct:ath_common::ath_cycle_counters
cca	carl9170.h	/^		u64 cca;	\/* usec *\/$/;"	m	struct:ar9170::__anon2
cca	fwcmd.h	/^	__le32 cca;$/;"	m	struct:carl9170_tally_rsp
chains	wlan.h	/^			u8 chains:3;$/;"	m	struct:ar9170_tx_hw_phy_control::__anon9::__anon10
chan_fail	carl9170.h	/^	unsigned int chan_fail;$/;"	m	struct:ar9170
channel	carl9170.h	/^	struct ieee80211_channel *channel;$/;"	m	struct:ar9170	typeref:struct:ar9170::ieee80211_channel
channel	eeprom.h	/^	u8	channel;$/;"	m	struct:ar9170_calctl_edges
checkani_timer	ath.h	/^	unsigned int checkani_timer;$/;"	m	struct:ath_ani
checksum	eeprom.h	/^	__le16	checksum;$/;"	m	struct:ar9170_eeprom
clear	carl9170.h	/^	bool clear;$/;"	m	struct:carl9170_ba_stats
clockrate	ath.h	/^	unsigned int clockrate;$/;"	m	struct:ath_common
cmd	carl9170.h	/^		struct carl9170_cmd cmd;$/;"	m	union:ar9170::__anon3	typeref:struct:ar9170::__anon3::carl9170_cmd
cmd	fwcmd.h	/^			u8	cmd;$/;"	m	struct:carl9170_cmd_head::__anon16::__anon17
cmd_buf	carl9170.h	/^		__le32 cmd_buf[PAYLOAD_MAX + 1];$/;"	m	union:ar9170::__anon3
cmd_bufs	carl9170.h	/^		unsigned int cmd_bufs;$/;"	m	struct:ar9170::__anon1
cmd_bufs	fwdesc.h	/^	u8 cmd_bufs;$/;"	m	struct:carl9170fw_otus_desc
cmd_lock	carl9170.h	/^	spinlock_t cmd_lock;$/;"	m	struct:ar9170
cmd_seq	carl9170.h	/^	int cmd_seq;$/;"	m	struct:ar9170
cmd_wait	carl9170.h	/^	struct completion cmd_wait;$/;"	m	struct:ar9170	typeref:struct:ar9170::completion
cnt	wlan.h	/^	u8 cnt;$/;"	m	struct:_carl9170_tx_superdesc
cnt	wlan.h	/^	u8 cnt;$/;"	m	struct:carl9170_tx_superdesc
coeff_exp	phy.c	/^	u8 coeff_exp;$/;"	m	struct:carl9170_phy_freq_params	file:
coeff_exp_shgi	phy.c	/^	u8 coeff_exp_shgi;$/;"	m	struct:carl9170_phy_freq_params	file:
coeff_man	phy.c	/^	u16 coeff_man;$/;"	m	struct:carl9170_phy_freq_params	file:
coeff_man_shgi	phy.c	/^	u16 coeff_man_shgi;$/;"	m	struct:carl9170_phy_freq_params	file:
common	carl9170.h	/^	struct ath_common common;$/;"	m	struct:ar9170	typeref:struct:ar9170::ath_common
control_edges	eeprom.h	/^		control_edges[AR5416_MAX_CHAINS][AR5416_NUM_BAND_EDGES];$/;"	m	struct:ar9170_calctl_data	typeref:struct:ar9170_calctl_data::ar9170_calctl_edges
cookie	fwcmd.h	/^	u8 cookie;$/;"	m	struct:_carl9170_tx_status
cookie	fwcmd.h	/^	u8 cookie;$/;"	m	struct:carl9170_tx_status
cookie	wlan.h	/^	u8 cookie;$/;"	m	struct:_carl9170_tx_superdesc
cookie	wlan.h	/^	u8 cookie;$/;"	m	struct:carl9170_tx_superdesc
count	carl9170.h	/^	unsigned int count;$/;"	m	struct:carl9170_tx_queue_stats
count	fwcmd.h	/^	__le32  count;$/;"	m	struct:carl9170_write_reg_byte
counter	carl9170.h	/^	unsigned int counter;$/;"	m	struct:carl9170_sta_tid
counter_addr	fwdesc.h	/^	__le32 counter_addr;$/;"	m	struct:carl9170fw_dbg_desc
countryCode	regd.h	/^	u16 countryCode;$/;"	m	struct:country_code_to_enum_rd
country_code	ath.h	/^	u16 country_code;$/;"	m	struct:ath_regulatory
country_code_to_enum_rd	regd.h	/^struct country_code_to_enum_rd {$/;"	s
cpu_clock	hw.h	/^enum cpu_clock {$/;"	g
crypt_caps	ath.h	/^	enum ath_crypt_caps crypt_caps;$/;"	m	struct:ath_common	typeref:enum:ath_common::ath_crypt_caps
ctl_data	eeprom.h	/^		ctl_data[AR5416_NUM_CTLS];$/;"	m	struct:ar9170_eeprom	typeref:struct:ar9170_eeprom::ar9170_calctl_data
ctl_group	regd.h	/^enum ctl_group {$/;"	g
ctl_index	eeprom.h	/^	u8	ctl_index[AR5416_NUM_CTLS];$/;"	m	struct:ar9170_eeprom
cur_filter	carl9170.h	/^	u32 cur_filter;$/;"	m	struct:ar9170
cur_mc_hash	carl9170.h	/^	u64 cur_mc_hash;$/;"	m	struct:ar9170
cur_ver	fwdesc.h	/^	u8 cur_ver;$/;"	m	struct:carl9170fw_desc_head
curaid	ath.h	/^	u16 curaid;$/;"	m	struct:ath_common
current_density	carl9170.h	/^	int current_density;$/;"	m	struct:ar9170
current_factor	carl9170.h	/^	int current_factor;$/;"	m	struct:ar9170
current_rd	ath.h	/^	u16 current_rd;$/;"	m	struct:ath_regulatory
customer_data	eeprom.h	/^	u8	customer_data[64];$/;"	m	struct:ar9170_eeprom
cycles	ath.h	/^	u32 cycles;$/;"	m	struct:ath_cycle_counters
data	fwcmd.h	/^		u8 data[CARL9170_MAX_CMD_PAYLOAD_LEN];$/;"	m	union:carl9170_cmd::__anon18
data	fwcmd.h	/^		u8 data[CARL9170_MAX_CMD_PAYLOAD_LEN];$/;"	m	union:carl9170_rsp::__anon20
data	fwdesc.h	/^	struct carl9170fw_fix_entry data[0];$/;"	m	struct:carl9170fw_fix_desc	typeref:struct:carl9170fw_fix_desc::carl9170fw_fix_entry
data	wlan.h	/^	} data;$/;"	m	struct:ar9170_tx_frame	typeref:union:ar9170_tx_frame::__anon11
db	eeprom.h	/^	u8	db;$/;"	m	struct:ar9170_eeprom_modal
debug	carl9170.h	/^	struct carl9170_debug debug;$/;"	m	struct:ar9170	typeref:struct:ar9170::carl9170_debug
debug_dir	carl9170.h	/^	struct dentry *debug_dir;$/;"	m	struct:ar9170	typeref:struct:ar9170::dentry
debug_mask	ath.h	/^	int debug_mask;$/;"	m	struct:ath_common
delta_slope_coeff_exp	fwcmd.h	/^	__le32		delta_slope_coeff_exp;$/;"	m	struct:carl9170_rf_init
delta_slope_coeff_exp_shgi	fwcmd.h	/^	__le32		delta_slope_coeff_exp_shgi;$/;"	m	struct:carl9170_rf_init
delta_slope_coeff_man	fwcmd.h	/^	__le32		delta_slope_coeff_man;$/;"	m	struct:carl9170_rf_init
delta_slope_coeff_man_shgi	fwcmd.h	/^	__le32		delta_slope_coeff_man_shgi;$/;"	m	struct:carl9170_rf_init
desc	carl9170.h	/^		const struct carl9170fw_desc_head *desc;$/;"	m	struct:ar9170::__anon1	typeref:struct:ar9170::__anon1::carl9170fw_desc_head
desc	fwdesc.h	/^	char desc[CARL9170FW_MOTD_STRING_LEN];$/;"	m	struct:carl9170fw_motd_desc
deviceType	eeprom.h	/^	u8	deviceType;$/;"	m	struct:ar9170_eeprom
device_capabilities	eeprom.h	/^	__le16	device_capabilities;$/;"	m	struct:ar9170_eeprom
disable_ani	ath.h	/^	bool disable_ani;$/;"	m	struct:ath_common
disable_offload	carl9170.h	/^	bool disable_offload;$/;"	m	struct:ar9170
disable_offload_fw	carl9170.h	/^		bool disable_offload_fw;$/;"	m	struct:ar9170::__anon1
disable_txop	wlan.h	/^			u8 disable_txop:1;$/;"	m	struct:ar9170_tx_hw_mac_control::__anon7::__anon8
disablekey	fwcmd.h	/^		struct carl9170_disable_key_cmd	disablekey;$/;"	m	union:carl9170_cmd::__anon18	typeref:struct:carl9170_cmd::__anon18::carl9170_disable_key_cmd
dtim_counter	carl9170.h	/^		unsigned int dtim_counter;$/;"	m	struct:ar9170::__anon5
echo	fwcmd.h	/^		struct carl9170_u32_list	echo;$/;"	m	union:carl9170_cmd::__anon18	typeref:struct:carl9170_cmd::__anon18::carl9170_u32_list
echo	fwcmd.h	/^		struct carl9170_u32_list	echo;$/;"	m	union:carl9170_rsp::__anon20	typeref:struct:carl9170_rsp::__anon20::carl9170_u32_list
edcf	carl9170.h	/^	struct ieee80211_tx_queue_params edcf[5];$/;"	m	struct:ar9170	typeref:struct:ar9170::ieee80211_tx_queue_params
eeprom	carl9170.h	/^	struct ar9170_eeprom eeprom;$/;"	m	struct:ar9170	typeref:struct:ar9170::ar9170_eeprom
enable_beacon	carl9170.h	/^	bool enable_beacon;$/;"	m	struct:carl9170_vif_info
enable_rmw_buffer	ath.h	/^	void (*enable_rmw_buffer)(void *);$/;"	m	struct:ath_ops
enable_write_buffer	ath.h	/^	void (*enable_write_buffer)(void *);$/;"	m	struct:ath_ops
enc_mode	wlan.h	/^			u8 enc_mode:2;$/;"	m	struct:ar9170_tx_hw_mac_control::__anon7::__anon8
erp_mode	carl9170.h	/^	enum carl9170_erp_modes erp_mode;$/;"	m	struct:ar9170	typeref:enum:ar9170::carl9170_erp_modes
erp_modes	debug.c	/^static const char *const erp_modes[] = {$/;"	v	file:
erp_prot	wlan.h	/^			u8 erp_prot:2;$/;"	m	struct:ar9170_tx_hw_mac_control::__anon7::__anon8
erp_prot	wlan.h	/^	u8 erp_prot:2;$/;"	m	struct:ar9170_tx_rate_info
err_counter	carl9170.h	/^		unsigned int err_counter;$/;"	m	struct:ar9170::__anon1
error	wlan.h	/^	u8 error;$/;"	m	struct:ar9170_rx_macstatus
evm_stream0	wlan.h	/^	u8 evm_stream0[6], evm_stream1[6];$/;"	m	struct:ar9170_rx_phystatus
evm_stream1	wlan.h	/^	u8 evm_stream0[6], evm_stream1[6];$/;"	m	struct:ar9170_rx_phystatus
ext	fwcmd.h	/^			u8	ext;$/;"	m	struct:carl9170_cmd_head::__anon16::__anon17
f	wlan.h	/^	struct _ar9170_tx_hwdesc f;$/;"	m	struct:_carl9170_tx_superframe	typeref:struct:_carl9170_tx_superframe::_ar9170_tx_hwdesc
f	wlan.h	/^	struct ar9170_tx_frame f;$/;"	m	struct:carl9170_tx_superframe	typeref:struct:carl9170_tx_superframe::ar9170_tx_frame
feature_set	fwdesc.h	/^	__le32 feature_set;$/;"	m	struct:carl9170fw_otus_desc
features	carl9170.h	/^	kernel_ulong_t features;$/;"	m	struct:ar9170
fill_in_tsf	wlan.h	/^	u8 fill_in_tsf:1;$/;"	m	struct:carl9170_tx_superdesc
filter_state	carl9170.h	/^	unsigned int filter_state;$/;"	m	struct:ar9170
finiteLoopCount	fwcmd.h	/^	__le32		finiteLoopCount;$/;"	m	struct:carl9170_rf_init
flags	fwcmd.h	/^	__le32		flags;$/;"	m	struct:carl9170_wol_cmd
fops	debug.c	/^	const struct file_operations fops;$/;"	m	struct:carl9170_debugfs_fops	typeref:struct:carl9170_debugfs_fops::file_operations	file:
force_usb_reset	carl9170.h	/^	bool force_usb_reset;$/;"	m	struct:ar9170
frame_data	wlan.h	/^	u8 frame_data[0];$/;"	m	struct:_carl9170_tx_superframe
free	wlan.h	/^	u8 free:2; \/* free for use (e.g.:RIFS\/TXOP\/AMPDU) *\/$/;"	m	struct:ar9170_tx_rate_info
free_for_use2	fwcmd.h	/^	__le32		free_for_use2;$/;"	m	struct:carl9170_wol_cmd
freq	eeprom.h	/^	u8	freq;$/;"	m	struct:ar9170_calibration_target_power_ht
freq	eeprom.h	/^	u8	freq;$/;"	m	struct:ar9170_calibration_target_power_legacy
freq	fwcmd.h	/^	__le32		freq;$/;"	m	struct:carl9170_rf_init
freq	phy.c	/^	u16 freq;$/;"	m	struct:carl9170_phy_freq_entry	file:
fw	carl9170.h	/^		const struct firmware *fw;$/;"	m	struct:ar9170::__anon1	typeref:struct:ar9170::__anon1::firmware
fw	carl9170.h	/^	} fw;$/;"	m	struct:ar9170	typeref:struct:ar9170::__anon1
fw_address	fwdesc.h	/^	__le32 fw_address;$/;"	m	struct:carl9170fw_otus_desc
fw_boot_wait	carl9170.h	/^	struct completion fw_boot_wait;$/;"	m	struct:ar9170	typeref:struct:ar9170::completion
fw_crc32	fwdesc.h	/^	__le32 fw_crc32;$/;"	m	struct:carl9170fw_chk_desc
fw_load_wait	carl9170.h	/^	struct completion fw_load_wait;$/;"	m	struct:ar9170	typeref:struct:ar9170::completion
fw_year_month_day	fwdesc.h	/^	__le32 fw_year_month_day;$/;"	m	struct:carl9170fw_motd_desc
get_seq_h	carl9170.h	/^static inline u16 get_seq_h(struct ieee80211_hdr *hdr)$/;"	f
global_beacon_int	carl9170.h	/^	unsigned int global_beacon_int;$/;"	m	struct:ar9170
global_pretbtt	carl9170.h	/^	unsigned int global_pretbtt;$/;"	m	struct:ar9170
gpio	fwcmd.h	/^		struct carl9170_gpio		gpio;$/;"	m	union:carl9170_rsp::__anon20	typeref:struct:carl9170_rsp::__anon20::carl9170_gpio
gpio	fwcmd.h	/^	__le32 gpio;$/;"	m	struct:carl9170_gpio
hdr	fwcmd.h	/^	struct carl9170_cmd_head hdr;$/;"	m	struct:carl9170_cmd	typeref:struct:carl9170_cmd::carl9170_cmd_head
hdr	fwcmd.h	/^	struct carl9170_cmd_head hdr;$/;"	m	struct:carl9170_rsp	typeref:struct:carl9170_rsp::carl9170_cmd_head
hdr	wlan.h	/^	struct ar9170_tx_hwdesc hdr;$/;"	m	struct:ar9170_tx_frame	typeref:struct:ar9170_tx_frame::ar9170_tx_hwdesc
hdr_crc32	fwdesc.h	/^	__le32 hdr_crc32;$/;"	m	struct:carl9170fw_chk_desc
hdr_data	fwcmd.h	/^		u32 hdr_data;$/;"	m	union:carl9170_cmd_head::__anon16
head	carl9170.h	/^	struct rcu_head head;$/;"	m	struct:carl9170_bar_list_entry	typeref:struct:carl9170_bar_list_entry::rcu_head
head	fwdesc.h	/^	struct carl9170fw_desc_head head;$/;"	m	struct:carl9170fw_chk_desc	typeref:struct:carl9170fw_chk_desc::carl9170fw_desc_head
head	fwdesc.h	/^	struct carl9170fw_desc_head head;$/;"	m	struct:carl9170fw_dbg_desc	typeref:struct:carl9170fw_dbg_desc::carl9170fw_desc_head
head	fwdesc.h	/^	struct carl9170fw_desc_head head;$/;"	m	struct:carl9170fw_fix_desc	typeref:struct:carl9170fw_fix_desc::carl9170fw_desc_head
head	fwdesc.h	/^	struct carl9170fw_desc_head head;$/;"	m	struct:carl9170fw_last_desc	typeref:struct:carl9170fw_last_desc::carl9170fw_desc_head
head	fwdesc.h	/^	struct carl9170fw_desc_head head;$/;"	m	struct:carl9170fw_motd_desc	typeref:struct:carl9170fw_motd_desc::carl9170fw_desc_head
head	fwdesc.h	/^	struct carl9170fw_desc_head head;$/;"	m	struct:carl9170fw_otus_desc	typeref:struct:carl9170fw_otus_desc::carl9170fw_desc_head
head	fwdesc.h	/^	struct carl9170fw_desc_head head;$/;"	m	struct:carl9170fw_txsq_desc	typeref:struct:carl9170fw_txsq_desc::carl9170fw_desc_head
head	fwdesc.h	/^	struct carl9170fw_desc_head head;$/;"	m	struct:carl9170fw_wol_desc	typeref:struct:carl9170fw_wol_desc::carl9170fw_desc_head
head	wlan.h	/^		struct ar9170_rx_frame_head head;$/;"	m	union:ar9170_rx_frame::__anon14	typeref:struct:ar9170_rx_frame::__anon14::ar9170_rx_frame_head
heavy_clip	carl9170.h	/^	u8 heavy_clip;$/;"	m	struct:ar9170
heavy_clip	wlan.h	/^			u8 heavy_clip:3;$/;"	m	struct:ar9170_tx_hw_phy_control::__anon9::__anon10
hsn	carl9170.h	/^	u16 hsn;	\/* highest _queued_ sequence *\/$/;"	m	struct:carl9170_sta_tid
ht40PowerIncForPdadc	eeprom.h	/^	u8	ht40PowerIncForPdadc;$/;"	m	struct:ar9170_eeprom_modal
ht_settings	carl9170.h	/^	u8 ht_settings;$/;"	m	struct:ar9170
ht_settings	fwcmd.h	/^	u8		ht_settings;$/;"	m	struct:carl9170_rf_init
ht_sta	carl9170.h	/^	bool ht_sta;$/;"	m	struct:carl9170_sta_info
hw	ath.h	/^	struct ieee80211_hw *hw;$/;"	m	struct:ath_common	typeref:struct:ath_common::ieee80211_hw
hw	carl9170.h	/^	struct ieee80211_hw *hw;$/;"	m	struct:ar9170	typeref:struct:ar9170::ieee80211_hw
hw_ampdu_info_regs	debug.h	/^static const struct hw_stat_reg_entry hw_ampdu_info_regs[] = {$/;"	v	typeref:struct:hw_stat_reg_entry
hw_counters	carl9170.h	/^		bool hw_counters;$/;"	m	struct:ar9170::__anon1
hw_duration	wlan.h	/^			u8 hw_duration:1;$/;"	m	struct:ar9170_tx_hw_mac_control::__anon7::__anon8
hw_iowrite32	debug.c	/^DEBUGFS_DECLARE_WO_FILE(hw_iowrite32);$/;"	v
hw_mmic	wlan.h	/^			u8 hw_mmic:1;$/;"	m	struct:ar9170_tx_hw_mac_control::__anon7::__anon8
hw_phy_errors_regs	debug.h	/^static const struct hw_stat_reg_entry hw_phy_errors_regs[] = {$/;"	v	typeref:struct:hw_stat_reg_entry
hw_pta_queue_regs	debug.h	/^static const struct hw_stat_reg_entry hw_pta_queue_regs[] = {$/;"	v	typeref:struct:hw_stat_reg_entry
hw_rx_tally_regs	debug.h	/^static const struct hw_stat_reg_entry hw_rx_tally_regs[] = {$/;"	v	typeref:struct:hw_stat_reg_entry
hw_stat_reg_entry	debug.h	/^struct hw_stat_reg_entry {$/;"	s
hw_tx_tally_regs	debug.h	/^static const struct hw_stat_reg_entry hw_tx_tally_regs[] = {$/;"	v	typeref:struct:hw_stat_reg_entry
hw_wlan_queue_regs	debug.h	/^static const struct hw_stat_reg_entry hw_wlan_queue_regs[] = {$/;"	v	typeref:struct:hw_stat_reg_entry
i3e	wlan.h	/^		struct ieee80211_hdr i3e;$/;"	m	union:ar9170_tx_frame::__anon11	typeref:struct:ar9170_tx_frame::__anon11::ieee80211_hdr
id	carl9170.h	/^	unsigned int id;$/;"	m	struct:carl9170_vif
id	carl9170.h	/^	unsigned int id;$/;"	m	struct:carl9170_vif_info
if_comb_limits	carl9170.h	/^	struct ieee80211_iface_limit if_comb_limits[1];$/;"	m	struct:ar9170	typeref:struct:ar9170::ieee80211_iface_limit
if_combs	carl9170.h	/^	struct ieee80211_iface_combination if_combs[1];$/;"	m	struct:ar9170	typeref:struct:ar9170::ieee80211_iface_combination
info	fwcmd.h	/^	u8 info;$/;"	m	struct:_carl9170_tx_status
initialized	carl9170.h	/^		bool initialized;$/;"	m	struct:ar9170::__anon6
intf	carl9170.h	/^	struct usb_interface *intf;$/;"	m	struct:ar9170	typeref:struct:ar9170::usb_interface
iqCalICh	eeprom.h	/^	s8	iqCalICh[AR5416_MAX_CHAINS];$/;"	m	struct:ar9170_eeprom_modal
iqCalQCh	eeprom.h	/^	s8	iqCalQCh[AR5416_MAX_CHAINS];$/;"	m	struct:ar9170_eeprom_modal
is_main_vif	carl9170.h	/^static inline bool is_main_vif(struct ar9170 *ar, struct ieee80211_vif *vif)$/;"	f
is_mem_full	tx.c	/^static bool is_mem_full(struct ar9170 *ar)$/;"	f	file:
isoName	regd.h	/^	const char *isoName;$/;"	m	struct:country_code_to_enum_rd
key	fwcmd.h	/^	u32		key[4];$/;"	m	struct:carl9170_set_key_cmd
keyId	fwcmd.h	/^	__le16		keyId;$/;"	m	struct:carl9170_set_key_cmd
keymax	ath.h	/^	u32 keymax;$/;"	m	struct:ath_common
kv_len	ath.h	/^	u16 kv_len;$/;"	m	struct:ath_keyval
kv_mic	ath.h	/^	u8 kv_mic[8]; \/* Michael MIC key *\/$/;"	m	struct:ath_keyval
kv_pad	ath.h	/^	u8 kv_pad;$/;"	m	struct:ath_keyval
kv_txmic	ath.h	/^	u8 kv_txmic[8]; \/* Michael MIC TX key (used only if the hardware$/;"	m	struct:ath_keyval
kv_type	ath.h	/^	u8 kv_type;$/;"	m	struct:ath_keyval
kv_val	ath.h	/^	u8 kv_val[16]; \/* TK *\/$/;"	m	struct:ath_keyval
l	carl9170.h	/^	struct led_classdev l;$/;"	m	struct:carl9170_led	typeref:struct:carl9170_led::led_classdev
last_action	carl9170.h	/^		unsigned long last_action;$/;"	m	struct:ar9170::__anon5
last_beacon	carl9170.h	/^		unsigned long last_beacon;$/;"	m	struct:ar9170::__anon5
last_reason	carl9170.h	/^	enum carl9170_restart_reasons last_reason;$/;"	m	struct:ar9170	typeref:enum:ar9170::carl9170_restart_reasons
last_rssi	ath.h	/^	int last_rssi;$/;"	m	struct:ath_common
last_slept	carl9170.h	/^		unsigned long last_slept;$/;"	m	struct:ar9170::__anon5
last_state	carl9170.h	/^	bool last_state;$/;"	m	struct:carl9170_led
led	eeprom.h	/^	__le16 led;$/;"	m	struct:ar9170_led_mode
led_work	carl9170.h	/^	struct delayed_work led_work;$/;"	m	struct:ar9170	typeref:struct:ar9170::delayed_work
leds	carl9170.h	/^	struct carl9170_led leds[AR9170_NUM_LEDS];$/;"	m	struct:ar9170	typeref:struct:ar9170::carl9170_led
len	carl9170.h	/^	unsigned int len;$/;"	m	struct:carl9170_tx_queue_stats
len	fwcmd.h	/^			u8	len;$/;"	m	struct:carl9170_cmd_head::__anon16::__anon17
len	wlan.h	/^	__le16 len;$/;"	m	struct:_carl9170_tx_superdesc
len	wlan.h	/^	__le16 len;$/;"	m	struct:carl9170_tx_superdesc
length	eeprom.h	/^	__le16	length;$/;"	m	struct:ar9170_eeprom
length	fwdesc.h	/^	__le16 length;$/;"	m	struct:carl9170fw_desc_head
length	hw.h	/^	__le16 length;$/;"	m	struct:ar9170_stream
length	wlan.h	/^	__le16 length;$/;"	m	struct:_ar9170_tx_hwdesc
length	wlan.h	/^	__le16 length;$/;"	m	struct:ar9170_tx_hwdesc
limit	carl9170.h	/^	unsigned int limit;$/;"	m	struct:carl9170_tx_queue_stats
list	carl9170.h	/^	struct list_head list;$/;"	m	struct:carl9170_bar_list_entry	typeref:struct:carl9170_bar_list_entry::list_head
list	carl9170.h	/^	struct list_head list;$/;"	m	struct:carl9170_sta_tid	typeref:struct:carl9170_sta_tid::list_head
list	carl9170.h	/^	struct list_head list;$/;"	m	struct:carl9170_vif_info	typeref:struct:carl9170_vif_info::list_head
lock	carl9170.h	/^	spinlock_t lock;$/;"	m	struct:carl9170_sta_tid
longcal_timer	ath.h	/^	unsigned int longcal_timer;$/;"	m	struct:ath_ani
mac	fwcmd.h	/^	u8		mac[6];$/;"	m	struct:carl9170_wol_cmd
mac	wlan.h	/^	struct ar9170_tx_hw_mac_control mac;$/;"	m	struct:ar9170_tx_hwdesc	typeref:struct:ar9170_tx_hwdesc::ar9170_tx_hw_mac_control
macAddr	fwcmd.h	/^	u8		macAddr[6];$/;"	m	struct:carl9170_set_key_cmd
mac_address	eeprom.h	/^	u8	mac_address[6];$/;"	m	struct:ar9170_eeprom
mac_control	wlan.h	/^	__le16 mac_control;$/;"	m	struct:_ar9170_tx_hwdesc
macaddr	ath.h	/^	u8 macaddr[ETH_ALEN];$/;"	m	struct:ath_common
macstatus	wlan.h	/^	struct ar9170_rx_macstatus macstatus;$/;"	m	struct:ar9170_rx_frame_head	typeref:struct:ar9170_rx_frame_head::ar9170_rx_macstatus
macstatus	wlan.h	/^	struct ar9170_rx_macstatus macstatus;$/;"	m	struct:ar9170_rx_frame_middle	typeref:struct:ar9170_rx_frame_middle::ar9170_rx_macstatus
macstatus	wlan.h	/^	struct ar9170_rx_macstatus macstatus;$/;"	m	struct:ar9170_rx_frame_single	typeref:struct:ar9170_rx_frame_single::ar9170_rx_macstatus
macstatus	wlan.h	/^	struct ar9170_rx_macstatus macstatus;$/;"	m	struct:ar9170_rx_frame_tail	typeref:struct:ar9170_rx_frame_tail::ar9170_rx_macstatus
magic	fwdesc.h	/^	u8	magic[CARL9170FW_MAGIC_SIZE];$/;"	m	struct:carl9170fw_desc_head
mask	fwcmd.h	/^	__le32		mask;$/;"	m	struct:carl9170_wol_cmd
mask	fwdesc.h	/^	__le32 mask;$/;"	m	struct:carl9170fw_fix_entry
max	carl9170.h	/^	u16 max;	\/* max. AMPDU size *\/$/;"	m	struct:carl9170_sta_tid
max_power_level	ath.h	/^	u16 max_power_level;$/;"	m	struct:ath_regulatory
max_queue_stop_timeout	carl9170.h	/^	unsigned long max_queue_stop_timeout[__AR9170_NUM_TXQ];$/;"	m	struct:ar9170
mcs	wlan.h	/^			u8 mcs:7;$/;"	m	struct:ar9170_tx_hw_phy_control::__anon9::__anon10
mem_allocs	carl9170.h	/^	atomic_t mem_allocs;$/;"	m	struct:ar9170
mem_bitmap	carl9170.h	/^	unsigned long *mem_bitmap;$/;"	m	struct:ar9170
mem_block_size	carl9170.h	/^		unsigned int mem_block_size;$/;"	m	struct:ar9170::__anon1
mem_blocks	carl9170.h	/^		unsigned int mem_blocks;$/;"	m	struct:ar9170::__anon1
mem_free_blocks	carl9170.h	/^	atomic_t mem_free_blocks;$/;"	m	struct:ar9170
mem_lock	carl9170.h	/^	spinlock_t mem_lock;$/;"	m	struct:ar9170
middle	wlan.h	/^		struct ar9170_rx_frame_middle middle;$/;"	m	union:ar9170_rx_frame::__anon14	typeref:struct:ar9170_rx_frame::__anon14::ar9170_rx_frame_middle
min_ver	fwdesc.h	/^	u8 min_ver;$/;"	m	struct:carl9170fw_desc_head
miniboot_size	fwdesc.h	/^	__le16 miniboot_size;$/;"	m	struct:carl9170fw_otus_desc
misc	eeprom.h	/^	u8	misc;$/;"	m	struct:ar9170_eeprom
misc	wlan.h	/^	u8 misc;$/;"	m	struct:_carl9170_tx_superdesc
modal_header	eeprom.h	/^		modal_header[2];$/;"	m	struct:ar9170_eeprom	typeref:struct:ar9170_eeprom::ar9170_eeprom_modal
mode	fwcmd.h	/^	__le32		mode;$/;"	m	struct:carl9170_bcn_ctrl_cmd
modparam_noht	main.c	/^int modparam_noht;$/;"	v
modparam_nohwcrypt	main.c	/^static bool modparam_nohwcrypt;$/;"	v	file:
modulation	wlan.h	/^			u8 modulation:2;$/;"	m	struct:ar9170_tx_hw_phy_control::__anon9::__anon10
multi_read	ath.h	/^	void (*multi_read)(void *, u32 *addr, u32 *val, u16 count);$/;"	m	struct:ath_ops
mutex	carl9170.h	/^	struct mutex mutex;$/;"	m	struct:ar9170	typeref:struct:ar9170::mutex
name	carl9170.h	/^		char name[30 + 1];$/;"	m	struct:ar9170::__anon6
name	carl9170.h	/^		char name[32];$/;"	m	struct:ar9170::__anon4
name	carl9170.h	/^	char name[32];$/;"	m	struct:carl9170_led
needs_full_reset	carl9170.h	/^	bool needs_full_reset;$/;"	m	struct:ar9170
nl80211_to_carl	phy.c	/^static enum carl9170_bw nl80211_to_carl(enum nl80211_channel_type type)$/;"	f	file:
no_ack	wlan.h	/^			u8 no_ack:1;$/;"	m	struct:ar9170_tx_hw_mac_control::__anon7::__anon8
noise	carl9170.h	/^	int noise[4];$/;"	m	struct:ar9170
noiseFloorThreshCh	eeprom.h	/^	s8	noiseFloorThreshCh[AR5416_MAX_CHAINS];$/;"	m	struct:ar9170_eeprom_modal
nreg	debug.h	/^	char nreg[32];$/;"	m	struct:hw_stat_reg_entry
null_interval	fwcmd.h	/^	__le32		null_interval;$/;"	m	struct:carl9170_wol_cmd
num_channels	carl9170.h	/^	unsigned int num_channels;$/;"	m	struct:ar9170
ob	eeprom.h	/^	u8	ob;$/;"	m	struct:ar9170_eeprom_modal
off_override	carl9170.h	/^		unsigned int off_override;$/;"	m	struct:ar9170::__anon5
offset	carl9170.h	/^		unsigned int offset;$/;"	m	struct:ar9170::__anon1
op_flags	ath.h	/^	unsigned long op_flags;$/;"	m	struct:ath_common
operating_flags	eeprom.h	/^	u8	operating_flags;$/;"	m	struct:ar9170_eeprom
ops	ath.h	/^	const struct ath_ops *ops;$/;"	m	struct:ath_common	typeref:struct:ath_common::ath_ops
otus_magic	fw.c	/^static const u8 otus_magic[4] = { OTUS_MAGIC };$/;"	v	file:
pad	eeprom.h	/^	u8	pad;$/;"	m	struct:ar9170_eeprom
padding	fwcmd.h	/^	__le16		padding;$/;"	m	struct:carl9170_disable_key_cmd
padding	wlan.h	/^	u8 padding;$/;"	m	struct:_carl9170_tx_superdesc
padding2	fwcmd.h	/^	u8		padding2[3];$/;"	m	struct:carl9170_rf_init
padding2	wlan.h	/^	u8 padding2;$/;"	m	struct:carl9170_tx_superdesc
params	phy.c	/^	struct carl9170_phy_freq_params params[__CARL9170_NUM_BW];$/;"	m	struct:carl9170_phy_freq_entry	typeref:struct:carl9170_phy_freq_entry::carl9170_phy_freq_params	file:
pattern	fwcmd.h	/^	u8		pattern[32];$/;"	m	struct:carl9170_wol_cmd
payload	hw.h	/^	u8 payload[];$/;"	m	struct:ar9170_stream
payload	wlan.h	/^		u8 payload[0];$/;"	m	union:ar9170_tx_frame::__anon11
pbc	carl9170.h	/^		struct input_dev *pbc;$/;"	m	struct:ar9170::__anon4	typeref:struct:ar9170::__anon4::input_dev
pbc_state	carl9170.h	/^		bool pbc_state;$/;"	m	struct:ar9170::__anon4
pdGainOverlap	eeprom.h	/^	u8	pdGainOverlap;$/;"	m	struct:ar9170_eeprom_modal
pending_frames	carl9170.h	/^	atomic_t pending_frames;$/;"	m	struct:carl9170_sta_info
pending_restarts	carl9170.h	/^	atomic_t pending_restarts;$/;"	m	struct:ar9170
pgaDesiredSize	eeprom.h	/^	s8	pgaDesiredSize;$/;"	m	struct:ar9170_eeprom_modal
phy	wlan.h	/^	struct ar9170_tx_hw_phy_control phy;$/;"	m	struct:ar9170_tx_hwdesc	typeref:struct:ar9170_tx_hwdesc::ar9170_tx_hw_phy_control
phy_control	wlan.h	/^	__le32 phy_control;$/;"	m	struct:_ar9170_tx_hwdesc
phy_err	wlan.h	/^	u8 phy_err;$/;"	m	struct:ar9170_rx_phystatus
phy_head	wlan.h	/^	struct ar9170_rx_head phy_head;$/;"	m	struct:ar9170_rx_frame_head	typeref:struct:ar9170_rx_frame_head::ar9170_rx_head
phy_head	wlan.h	/^	struct ar9170_rx_head phy_head;$/;"	m	struct:ar9170_rx_frame_single	typeref:struct:ar9170_rx_frame_single::ar9170_rx_head
phy_tail	wlan.h	/^	struct ar9170_rx_phystatus phy_tail;$/;"	m	struct:ar9170_rx_frame_single	typeref:struct:ar9170_rx_frame_single::ar9170_rx_phystatus
phy_tail	wlan.h	/^	struct ar9170_rx_phystatus phy_tail;$/;"	m	struct:ar9170_rx_frame_tail	typeref:struct:ar9170_rx_frame_tail::ar9170_rx_phystatus
phys	carl9170.h	/^		char phys[32];$/;"	m	struct:ar9170::__anon4
ping_work	carl9170.h	/^	struct work_struct ping_work;$/;"	m	struct:ar9170	typeref:struct:ar9170::work_struct
plcp	wlan.h	/^	u8 plcp[12];$/;"	m	struct:ar9170_rx_head
power	eeprom.h	/^	u8	power[4];$/;"	m	struct:ar9170_calibration_target_power_legacy
power	eeprom.h	/^	u8	power[8];$/;"	m	struct:ar9170_calibration_target_power_ht
power_2G_cck	carl9170.h	/^	u8 power_2G_cck[4];$/;"	m	struct:ar9170
power_2G_ht20	carl9170.h	/^	u8 power_2G_ht20[8];$/;"	m	struct:ar9170
power_2G_ht40	carl9170.h	/^	u8 power_2G_ht40[8];$/;"	m	struct:ar9170
power_2G_ofdm	carl9170.h	/^	u8 power_2G_ofdm[4];$/;"	m	struct:ar9170
power_5G_ht20	carl9170.h	/^	u8 power_5G_ht20[8];$/;"	m	struct:ar9170
power_5G_ht40	carl9170.h	/^	u8 power_5G_ht40[8];$/;"	m	struct:ar9170
power_5G_leg	carl9170.h	/^	u8 power_5G_leg[4];$/;"	m	struct:ar9170
power_flags	eeprom.h	/^	u8	power_flags;$/;"	m	struct:ar9170_calctl_edges
power_limit	ath.h	/^	int16_t power_limit;$/;"	m	struct:ath_regulatory
preamble	wlan.h	/^			u8 preamble:1;$/;"	m	struct:ar9170_tx_hw_phy_control::__anon9::__anon10
priv	ath.h	/^	void *priv;$/;"	m	struct:ath_common
probe	wlan.h	/^			u8 probe:1;$/;"	m	struct:ar9170_tx_hw_mac_control::__anon7::__anon8
ps	carl9170.h	/^	} ps;$/;"	m	struct:ar9170	typeref:struct:ar9170::__anon5
ps_ops	ath.h	/^	const struct ath_ps_ops *ps_ops;$/;"	m	struct:ath_common	typeref:struct:ath_common::ath_ps_ops
ps_work	carl9170.h	/^	struct work_struct ps_work;$/;"	m	struct:ar9170	typeref:struct:ar9170::work_struct
psm	fwcmd.h	/^		struct carl9170_psm		psm;$/;"	m	union:carl9170_cmd::__anon18	typeref:struct:carl9170_cmd::__anon18::carl9170_psm
psm	fwcmd.h	/^		struct carl9170_psm		psm;$/;"	m	union:carl9170_rsp::__anon20	typeref:struct:carl9170_rsp::__anon20::carl9170_psm
pwrDecreaseFor2Chain	eeprom.h	/^	u8	pwrDecreaseFor2Chain;$/;"	m	struct:ar9170_eeprom_modal
pwrDecreaseFor3Chain	eeprom.h	/^	u8	pwrDecreaseFor3Chain;$/;"	m	struct:ar9170_eeprom_modal
pwr_pdg	eeprom.h	/^	u8	pwr_pdg[AR5416_NUM_PD_GAINS][AR5416_PD_GAIN_ICEPTS];$/;"	m	struct:ar9170_calibration_data_per_freq
qos_queue	wlan.h	/^			u8 qos_queue:2;$/;"	m	struct:ar9170_tx_hw_mac_control::__anon7::__anon8
queue	carl9170.h	/^	struct sk_buff_head queue;$/;"	m	struct:carl9170_sta_tid	typeref:struct:carl9170_sta_tid::sk_buff_head
queue	fwcmd.h	/^	u8 queue:2;$/;"	m	struct:carl9170_tx_status
queue	wlan.h	/^	u8 queue:2;$/;"	m	struct:carl9170_tx_superdesc
queue_stop_timeout	carl9170.h	/^	unsigned long queue_stop_timeout[__AR9170_NUM_TXQ];$/;"	m	struct:ar9170
read	ath.h	/^	unsigned int (*read)(void *, u32 reg_offset);$/;"	m	struct:ath_ops
read	debug.c	/^	char *(*read)(struct ar9170 *ar, char *buf, size_t bufsize,$/;"	m	struct:carl9170_debugfs_fops	file:
read_bufsize	debug.c	/^	unsigned int read_bufsize;$/;"	m	struct:carl9170_debugfs_fops	file:
readbuf	carl9170.h	/^	u8 *readbuf;$/;"	m	struct:ar9170
readlen	carl9170.h	/^	int readlen;$/;"	m	struct:ar9170
ref	carl9170.h	/^	struct kref ref;$/;"	m	struct:carl9170_tx_info	typeref:struct:carl9170_tx_info::kref
reg	debug.h	/^	u32 reg;$/;"	m	struct:carl9170_debug_mem_rbe
reg	debug.h	/^	u32 reg;$/;"	m	struct:hw_stat_reg_entry
reg	phy.c	/^	u32 reg, _5ghz, _2ghz;$/;"	m	struct:carl9170_rf_initvals	file:
reg	phy.c	/^	u32 reg, _5ghz_20, _5ghz_40, _2ghz_40, _2ghz_20;$/;"	m	struct:carl9170_phy_init	file:
regDmnEnum	regd.h	/^	u16 regDmnEnum;$/;"	m	struct:country_code_to_enum_rd
reg_2ghz_ctl	ath.h	/^	u16 reg_2ghz_ctl;$/;"	m	struct:reg_dmn_pair_mapping
reg_5ghz_ctl	ath.h	/^	u16 reg_5ghz_ctl;$/;"	m	struct:reg_dmn_pair_mapping
reg_dmn_pair_mapping	ath.h	/^struct reg_dmn_pair_mapping {$/;"	s
reg_domain	ath.h	/^	u16 reg_domain;$/;"	m	struct:reg_dmn_pair_mapping
reg_domain	eeprom.h	/^	__le16	reg_domain[2];$/;"	m	struct:ar9170_eeprom
reg_world_copy	ath.h	/^	struct ath_regulatory reg_world_copy;$/;"	m	struct:ath_common	typeref:struct:ath_common::ath_regulatory
region	ath.h	/^	enum nl80211_dfs_regions region;$/;"	m	struct:ath_regulatory	typeref:enum:ath_regulatory::nl80211_dfs_regions
registered	carl9170.h	/^	bool registered;$/;"	m	struct:ar9170
registered	carl9170.h	/^	bool registered;$/;"	m	struct:carl9170_led
regpair	ath.h	/^	struct reg_dmn_pair_mapping *regpair;$/;"	m	struct:ath_regulatory	typeref:struct:ath_regulatory::reg_dmn_pair_mapping
regs	fwcmd.h	/^	__le32		regs[0];$/;"	m	struct:carl9170_reg_list
regulatory	ath.h	/^	struct ath_regulatory regulatory;$/;"	m	struct:ath_common	typeref:struct:ath_common::ath_regulatory
release	fwdesc.h	/^	char release[CARL9170FW_MOTD_RELEASE_LEN];$/;"	m	struct:carl9170fw_motd_desc
req	carl9170.h	/^	bool req;$/;"	m	struct:carl9170_ba_stats
req_dev_state	debug.c	/^	enum carl9170_device_state req_dev_state;$/;"	m	struct:carl9170_debugfs_fops	typeref:enum:carl9170_debugfs_fops::carl9170_device_state	file:
reserved	eeprom.h	/^	u8	reserved[22];$/;"	m	struct:ar9170_eeprom_modal
reserved	eeprom.h	/^	u8	reserved[33];$/;"	m	struct:ar9170_eeprom
resetcal_timer	ath.h	/^	unsigned int resetcal_timer;$/;"	m	struct:ath_ani
restart_counter	carl9170.h	/^	unsigned int restart_counter;$/;"	m	struct:ar9170
restart_work	carl9170.h	/^	struct work_struct restart_work;$/;"	m	struct:ar9170	typeref:struct:ar9170::work_struct
restore	ath.h	/^	void (*restore)(struct ath_common *common);$/;"	m	struct:ath_ps_ops
ret	fwcmd.h	/^	__le32		ret;		\/* AR9170_PHY_REG_AGC_CONTROL *\/$/;"	m	struct:carl9170_rf_init_result
rf_init	fwcmd.h	/^		struct carl9170_rf_init		rf_init;$/;"	m	union:carl9170_cmd::__anon18	typeref:struct:carl9170_cmd::__anon18::carl9170_rf_init
rf_init_res	fwcmd.h	/^		struct carl9170_rf_init_result	rf_init_res;$/;"	m	union:carl9170_rsp::__anon20	typeref:struct:carl9170_rsp::__anon20::carl9170_rf_init_result
rf_silent	eeprom.h	/^	__le16	rf_silent;$/;"	m	struct:ar9170_eeprom
ri	wlan.h	/^	struct ar9170_tx_rate_info ri[CARL9170_TX_MAX_RATES];$/;"	m	struct:carl9170_tx_superdesc	typeref:struct:carl9170_tx_superdesc::ar9170_tx_rate_info
ri	wlan.h	/^	u8 ri[CARL9170_TX_MAX_RATES];$/;"	m	struct:_carl9170_tx_superdesc
ring	debug.h	/^	struct carl9170_debug_mem_rbe ring[CARL9170_DEBUG_RING_SIZE];$/;"	m	struct:carl9170_debug	typeref:struct:carl9170_debug::carl9170_debug_mem_rbe
ring_head	debug.h	/^	unsigned int ring_head, ring_tail;$/;"	m	struct:carl9170_debug
ring_lock	debug.h	/^	struct mutex ring_lock;$/;"	m	struct:carl9170_debug	typeref:struct:carl9170_debug::mutex
ring_tail	debug.h	/^	unsigned int ring_head, ring_tail;$/;"	m	struct:carl9170_debug
rix	fwcmd.h	/^	u8 rix:2;$/;"	m	struct:carl9170_tx_status
rix	wlan.h	/^	u8 rix;$/;"	m	struct:_carl9170_tx_superdesc
rix	wlan.h	/^	u8 rix;$/;"	m	struct:carl9170_tx_superdesc
rmw	ath.h	/^	u32 (*rmw)(void *, u32 reg_offset, u32 set, u32 clr);$/;"	m	struct:ath_ops
rmw_flush	ath.h	/^	void (*rmw_flush) (void *);$/;"	m	struct:ath_ops
rng	carl9170.h	/^		struct hwrng rng;$/;"	m	struct:ar9170::__anon6	typeref:struct:ar9170::__anon6::hwrng
rng	carl9170.h	/^	} rng;$/;"	m	struct:ar9170	typeref:struct:ar9170::__anon6
rr	wlan.h	/^	__le32 rr[CARL9170_TX_MAX_RETRY_RATES];$/;"	m	struct:_carl9170_tx_superdesc
rr	wlan.h	/^	struct ar9170_tx_hw_phy_control rr[CARL9170_TX_MAX_RETRY_RATES];$/;"	m	struct:carl9170_tx_superdesc	typeref:struct:carl9170_tx_superdesc::ar9170_tx_hw_phy_control
rreg	fwcmd.h	/^		struct carl9170_reg_list	rreg;$/;"	m	union:carl9170_cmd::__anon18	typeref:struct:carl9170_cmd::__anon18::carl9170_reg_list
rreg_res	fwcmd.h	/^		struct carl9170_u32_list	rreg_res;$/;"	m	union:carl9170_rsp::__anon20	typeref:struct:carl9170_rsp::__anon20::carl9170_u32_list
rsp	carl9170.h	/^		struct carl9170_rsp rsp;$/;"	m	union:ar9170::__anon3	typeref:struct:ar9170::__anon3::carl9170_rsp
rssi	wlan.h	/^		u8 rssi[7];$/;"	m	union:ar9170_rx_phystatus::__anon12
rssi_ant0	wlan.h	/^			u8 rssi_ant0, rssi_ant1, rssi_ant2,$/;"	m	struct:ar9170_rx_phystatus::__anon12::__anon13
rssi_ant0x	wlan.h	/^				rssi_ant0x, rssi_ant1x, rssi_ant2x,$/;"	m	struct:ar9170_rx_phystatus::__anon12::__anon13
rssi_ant1	wlan.h	/^			u8 rssi_ant0, rssi_ant1, rssi_ant2,$/;"	m	struct:ar9170_rx_phystatus::__anon12::__anon13
rssi_ant1x	wlan.h	/^				rssi_ant0x, rssi_ant1x, rssi_ant2x,$/;"	m	struct:ar9170_rx_phystatus::__anon12::__anon13
rssi_ant2	wlan.h	/^			u8 rssi_ant0, rssi_ant1, rssi_ant2,$/;"	m	struct:ar9170_rx_phystatus::__anon12::__anon13
rssi_ant2x	wlan.h	/^				rssi_ant0x, rssi_ant1x, rssi_ant2x,$/;"	m	struct:ar9170_rx_phystatus::__anon12::__anon13
rssi_combined	wlan.h	/^				rssi_combined;$/;"	m	struct:ar9170_rx_phystatus::__anon12::__anon13
rxTxMarginCh	eeprom.h	/^	u8	rxTxMarginCh[AR5416_MAX_CHAINS];$/;"	m	struct:ar9170_eeprom_modal
rx_anch	carl9170.h	/^	struct usb_anchor rx_anch;$/;"	m	struct:ar9170	typeref:struct:ar9170::usb_anchor
rx_anch_urbs	carl9170.h	/^	atomic_t rx_anch_urbs;$/;"	m	struct:ar9170
rx_bufsize	ath.h	/^	u32 rx_bufsize;$/;"	m	struct:ath_common
rx_busy	ath.h	/^	u32 rx_busy;$/;"	m	struct:ath_cycle_counters
rx_dropped	carl9170.h	/^	unsigned int rx_dropped;$/;"	m	struct:ar9170
rx_failover	carl9170.h	/^	struct sk_buff *rx_failover;$/;"	m	struct:ar9170	typeref:struct:ar9170::sk_buff
rx_failover_missing	carl9170.h	/^	int rx_failover_missing;$/;"	m	struct:ar9170
rx_filter	carl9170.h	/^		bool rx_filter;$/;"	m	struct:ar9170::__anon1
rx_filter	fwcmd.h	/^		struct carl9170_rx_filter_cmd	rx_filter;$/;"	m	union:carl9170_cmd::__anon18	typeref:struct:carl9170_cmd::__anon18::carl9170_rx_filter_cmd
rx_filter	fwcmd.h	/^	__le32		rx_filter;$/;"	m	struct:carl9170_rx_filter_cmd
rx_filter	fwdesc.h	/^	__le32 rx_filter;$/;"	m	struct:carl9170fw_dbg_desc
rx_filter_caps	carl9170.h	/^	unsigned int rx_filter_caps;$/;"	m	struct:ar9170
rx_frame	ath.h	/^	u32 rx_frame;$/;"	m	struct:ath_cycle_counters
rx_has_plcp	carl9170.h	/^	bool rx_has_plcp;$/;"	m	struct:ar9170
rx_mask	eeprom.h	/^	u8	rx_mask;$/;"	m	struct:ar9170_eeprom
rx_max_frame_len	fwdesc.h	/^	__le16 rx_max_frame_len;$/;"	m	struct:carl9170fw_otus_desc
rx_overrun	carl9170.h	/^		u64 rx_overrun;$/;"	m	struct:ar9170::__anon2
rx_overrun	fwcmd.h	/^	__le32 rx_overrun;$/;"	m	struct:carl9170_tally_rsp
rx_overrun_addr	fwdesc.h	/^	__le32 rx_overrun_addr;$/;"	m	struct:carl9170fw_dbg_desc
rx_plcp	carl9170.h	/^	struct ar9170_rx_head rx_plcp;$/;"	m	struct:ar9170	typeref:struct:ar9170::ar9170_rx_head
rx_pool	carl9170.h	/^	struct usb_anchor rx_pool;$/;"	m	struct:ar9170	typeref:struct:ar9170::usb_anchor
rx_pool_urbs	carl9170.h	/^	atomic_t rx_pool_urbs;$/;"	m	struct:ar9170
rx_size	carl9170.h	/^		unsigned int rx_size;$/;"	m	struct:ar9170::__anon1
rx_software_decryption	carl9170.h	/^	bool rx_software_decryption;$/;"	m	struct:ar9170
rx_stream	carl9170.h	/^		bool rx_stream;$/;"	m	struct:ar9170::__anon1
rx_total	carl9170.h	/^		u64 rx_total;$/;"	m	struct:ar9170::__anon2
rx_total	fwcmd.h	/^	__le32 rx_total;$/;"	m	struct:carl9170_tally_rsp
rx_total_addr	fwdesc.h	/^	__le32 rx_total_addr;$/;"	m	struct:carl9170fw_dbg_desc
rx_work	carl9170.h	/^	struct usb_anchor rx_work;$/;"	m	struct:ar9170	typeref:struct:ar9170::usb_anchor
rx_work_urbs	carl9170.h	/^	atomic_t rx_work_urbs;$/;"	m	struct:ar9170
s	wlan.h	/^	struct _carl9170_tx_superdesc s;$/;"	m	struct:_carl9170_tx_superframe	typeref:struct:_carl9170_tx_superframe::_carl9170_tx_superdesc
s	wlan.h	/^	struct carl9170_tx_superdesc s;$/;"	m	struct:carl9170_tx_superframe	typeref:struct:carl9170_tx_superframe::carl9170_tx_superdesc
sbands	ath.h	/^	struct ieee80211_supported_band sbands[NUM_NL80211_BANDS];$/;"	m	struct:ath_common	typeref:struct:ath_common::ieee80211_supported_band
seq	fwcmd.h	/^			u8	seq;$/;"	m	struct:carl9170_cmd_head::__anon16::__anon17
seq_table_addr	fwdesc.h	/^	__le32 seq_table_addr;$/;"	m	struct:carl9170fw_txsq_desc
set	wlan.h	/^		__le16 set;$/;"	m	union:ar9170_tx_hw_mac_control::__anon7
set	wlan.h	/^		__le32 set;$/;"	m	union:ar9170_tx_hw_phy_control::__anon9
setkey	fwcmd.h	/^		struct carl9170_set_key_cmd	setkey;$/;"	m	union:carl9170_cmd::__anon18	typeref:struct:carl9170_cmd::__anon18::carl9170_set_key_cmd
short_gi	wlan.h	/^			u8 short_gi:1;$/;"	m	struct:ar9170_tx_hw_phy_control::__anon9::__anon10
shortcal_timer	ath.h	/^	unsigned int shortcal_timer;$/;"	m	struct:ath_ani
single	wlan.h	/^		struct ar9170_rx_frame_single single;$/;"	m	union:ar9170_rx_frame::__anon14	typeref:struct:ar9170_rx_frame::__anon14::ar9170_rx_frame_single
skb	carl9170.h	/^	struct sk_buff *skb;$/;"	m	struct:carl9170_bar_list_entry	typeref:struct:carl9170_bar_list_entry::sk_buff
sleep_ms	carl9170.h	/^		unsigned int sleep_ms;$/;"	m	struct:ar9170::__anon5
sleeping	carl9170.h	/^	bool sleeping;$/;"	m	struct:carl9170_sta_info
sniffer_enabled	carl9170.h	/^	bool sniffer_enabled;$/;"	m	struct:ar9170
snx	carl9170.h	/^	u16 snx;	\/* awaiting _next_ frame *\/$/;"	m	struct:carl9170_sta_tid
spurChan	eeprom.h	/^		__le16 spurChan;$/;"	m	struct:ar9170_eeprom_modal::spur_channel
spurRangeHigh	eeprom.h	/^		u8	spurRangeHigh;$/;"	m	struct:ar9170_eeprom_modal::spur_channel
spurRangeLow	eeprom.h	/^		u8	spurRangeLow;$/;"	m	struct:ar9170_eeprom_modal::spur_channel
spur_channel	eeprom.h	/^	struct spur_channel {$/;"	s	struct:ar9170_eeprom_modal
spur_channels	eeprom.h	/^	} __packed spur_channels[AR5416_MODAL_SPURS];$/;"	m	struct:ar9170_eeprom_modal	typeref:struct:ar9170_eeprom_modal::spur_channel
sta	carl9170.h	/^	struct ieee80211_sta *sta;$/;"	m	struct:carl9170_sta_tid	typeref:struct:carl9170_sta_tid::ieee80211_sta
stat_work	carl9170.h	/^	struct delayed_work stat_work;$/;"	m	struct:ar9170	typeref:struct:ar9170::delayed_work
state	ath.h	/^	enum ath_device_state state;$/;"	m	struct:ath_common	typeref:enum:ath_common::ath_device_state
state	carl9170.h	/^		bool state;$/;"	m	struct:ar9170::__anon5
state	carl9170.h	/^	enum carl9170_device_state state;$/;"	m	struct:ar9170	typeref:enum:ar9170::carl9170_device_state
state	carl9170.h	/^	enum carl9170_tid_state state;$/;"	m	struct:carl9170_sta_tid	typeref:enum:carl9170_sta_tid::carl9170_tid_state
state	fwcmd.h	/^	__le32		state;$/;"	m	struct:carl9170_psm
state_lock	carl9170.h	/^	spinlock_t state_lock;$/;"	m	struct:ar9170
stats	carl9170.h	/^	struct carl9170_ba_stats stats[IEEE80211_NUM_TIDS];$/;"	m	struct:carl9170_sta_info	typeref:struct:carl9170_sta_info::carl9170_ba_stats
stats	debug.h	/^	struct ath_stats stats;$/;"	m	struct:carl9170_debug	typeref:struct:carl9170_debug::ath_stats
status	wlan.h	/^	u8 status;$/;"	m	struct:ar9170_rx_macstatus
subsystem_id	eeprom.h	/^	__le16	subsystem_id;$/;"	m	struct:ar9170_eeprom
success	fwcmd.h	/^	u8 success:1;$/;"	m	struct:carl9170_tx_status
supported_triggers	fwdesc.h	/^	__le32 supported_triggers;	\/* CARL9170_WOL_ *\/$/;"	m	struct:carl9170fw_wol_desc
survey	carl9170.h	/^	struct survey_info *survey;$/;"	m	struct:ar9170	typeref:struct:ar9170::survey_info
swSettleHt40	eeprom.h	/^	u8	swSettleHt40;$/;"	m	struct:ar9170_eeprom_modal
switchSettling	eeprom.h	/^	u8	switchSettling;$/;"	m	struct:ar9170_eeprom_modal
tag	hw.h	/^	__le16 tag;$/;"	m	struct:ar9170_stream
tail	wlan.h	/^		struct ar9170_rx_frame_tail tail;$/;"	m	union:ar9170_rx_frame::__anon14	typeref:struct:ar9170_rx_frame::__anon14::ar9170_rx_frame_tail
tally	carl9170.h	/^	} tally;$/;"	m	struct:ar9170	typeref:struct:ar9170::__anon2
tally	fwcmd.h	/^		struct carl9170_tally_rsp	tally;$/;"	m	union:carl9170_rsp::__anon20	typeref:struct:carl9170_rsp::__anon20::carl9170_tally_rsp
thresh62	eeprom.h	/^	u8	thresh62;$/;"	m	struct:ar9170_eeprom_modal
tick	fwcmd.h	/^	__le32 tick;$/;"	m	struct:carl9170_tally_rsp
tid	carl9170.h	/^	u8 tid;		\/* TID number ( 0 - 15 ) *\/$/;"	m	struct:carl9170_sta_tid
timeout	carl9170.h	/^	unsigned long timeout;$/;"	m	struct:carl9170_tx_info
timer	ath.h	/^	struct timer_list timer;$/;"	m	struct:ath_ani	typeref:struct:ath_ani::timer_list
tmp_list	carl9170.h	/^	struct list_head tmp_list;$/;"	m	struct:carl9170_sta_tid	typeref:struct:carl9170_sta_tid::list_head
toggled	carl9170.h	/^	unsigned int toggled;$/;"	m	struct:carl9170_led
total_chan_fail	carl9170.h	/^	unsigned int total_chan_fail;$/;"	m	struct:ar9170
tries	fwcmd.h	/^	u8 tries:3;$/;"	m	struct:carl9170_tx_status
tries	wlan.h	/^	u8 tries:3;$/;"	m	struct:ar9170_tx_rate_info
tsf	fwcmd.h	/^		__le32 tsf[2];$/;"	m	union:carl9170_tsf_rsp::__anon19
tsf	fwcmd.h	/^		struct carl9170_tsf_rsp		tsf;$/;"	m	union:carl9170_rsp::__anon20	typeref:struct:carl9170_rsp::__anon20::carl9170_tsf_rsp
tsf_64	fwcmd.h	/^		__le64 tsf_64;$/;"	m	union:carl9170_tsf_rsp::__anon19
txEndToRxOn	eeprom.h	/^	u8	txEndToRxOn;$/;"	m	struct:ar9170_eeprom_modal
txEndToXpaOff	eeprom.h	/^	u8	txEndToXpaOff;$/;"	m	struct:ar9170_eeprom_modal
txFrameToDataStart	eeprom.h	/^	u8	txFrameToDataStart;$/;"	m	struct:ar9170_eeprom_modal
txFrameToPaOn	eeprom.h	/^	u8	txFrameToPaOn;$/;"	m	struct:ar9170_eeprom_modal
txFrameToXpaOn	eeprom.h	/^	u8	txFrameToXpaOn;$/;"	m	struct:ar9170_eeprom_modal
txRxAttenCh	eeprom.h	/^	u8	txRxAttenCh[AR5416_MAX_CHAINS];$/;"	m	struct:ar9170_eeprom_modal
tx_ack_failures	carl9170.h	/^	unsigned int tx_ack_failures;$/;"	m	struct:ar9170
tx_ampdu_iter	carl9170.h	/^	struct carl9170_sta_tid __rcu *tx_ampdu_iter;$/;"	m	struct:ar9170	typeref:struct:ar9170::__rcu
tx_ampdu_list	carl9170.h	/^	struct list_head tx_ampdu_list;$/;"	m	struct:ar9170	typeref:struct:ar9170::list_head
tx_ampdu_list_len	carl9170.h	/^	unsigned int tx_ampdu_list_len;$/;"	m	struct:ar9170
tx_ampdu_list_lock	carl9170.h	/^	spinlock_t tx_ampdu_list_lock;$/;"	m	struct:ar9170
tx_ampdu_schedule	carl9170.h	/^	bool tx_ampdu_schedule;$/;"	m	struct:ar9170
tx_ampdu_scheduler	carl9170.h	/^	atomic_t tx_ampdu_scheduler;$/;"	m	struct:ar9170
tx_ampdu_upload	carl9170.h	/^	atomic_t tx_ampdu_upload;$/;"	m	struct:ar9170
tx_anch	carl9170.h	/^	struct usb_anchor tx_anch;$/;"	m	struct:ar9170	typeref:struct:ar9170::usb_anchor
tx_anch_urbs	carl9170.h	/^	atomic_t tx_anch_urbs;$/;"	m	struct:ar9170
tx_cmd	carl9170.h	/^	struct usb_anchor tx_cmd;$/;"	m	struct:ar9170	typeref:struct:ar9170::usb_anchor
tx_cmd_urbs	carl9170.h	/^	atomic_t tx_cmd_urbs;$/;"	m	struct:ar9170
tx_descs	fwdesc.h	/^	u8 tx_descs;$/;"	m	struct:carl9170fw_otus_desc
tx_dropped	carl9170.h	/^	unsigned int tx_dropped;$/;"	m	struct:ar9170
tx_err	carl9170.h	/^	struct usb_anchor tx_err;$/;"	m	struct:ar9170	typeref:struct:ar9170::usb_anchor
tx_fcs_errors	carl9170.h	/^	unsigned int tx_fcs_errors;$/;"	m	struct:ar9170
tx_flush	carl9170.h	/^	struct completion tx_flush;$/;"	m	struct:ar9170	typeref:struct:ar9170::completion
tx_frag_len	fwdesc.h	/^	__le16 tx_frag_len;$/;"	m	struct:carl9170fw_otus_desc
tx_frame	ath.h	/^	u32 tx_frame;$/;"	m	struct:ath_cycle_counters
tx_janitor	carl9170.h	/^	struct delayed_work tx_janitor;$/;"	m	struct:ar9170	typeref:struct:ar9170::delayed_work
tx_janitor_last_run	carl9170.h	/^	unsigned long tx_janitor_last_run;$/;"	m	struct:ar9170
tx_mask	eeprom.h	/^	u8	tx_mask;$/;"	m	struct:ar9170_eeprom
tx_pending	carl9170.h	/^	struct sk_buff_head tx_pending[__AR9170_NUM_TXQ];$/;"	m	struct:ar9170	typeref:struct:ar9170::sk_buff_head
tx_power	wlan.h	/^			u8 tx_power:6;$/;"	m	struct:ar9170_tx_hw_phy_control::__anon9::__anon10
tx_schedule	carl9170.h	/^	bool tx_schedule;$/;"	m	struct:ar9170
tx_seq_table	carl9170.h	/^		unsigned int tx_seq_table;$/;"	m	struct:ar9170::__anon1
tx_stats	carl9170.h	/^	struct carl9170_tx_queue_stats tx_stats[__AR9170_NUM_TXQ];$/;"	m	struct:ar9170	typeref:struct:ar9170::carl9170_tx_queue_stats
tx_stats_lock	carl9170.h	/^	spinlock_t tx_stats_lock;$/;"	m	struct:ar9170
tx_status	carl9170.h	/^	struct sk_buff_head tx_status[__AR9170_NUM_TXQ];$/;"	m	struct:ar9170	typeref:struct:ar9170::sk_buff_head
tx_status	fwcmd.h	/^		struct carl9170_tx_status	tx_status[0];$/;"	m	union:carl9170_rsp::__anon20	typeref:struct:carl9170_rsp::__anon20::carl9170_tx_status
tx_stream	carl9170.h	/^		bool tx_stream;$/;"	m	struct:ar9170::__anon1
tx_time	carl9170.h	/^		u64 tx_time;	\/* usec *\/$/;"	m	struct:ar9170::__anon2
tx_time	fwcmd.h	/^	__le32 tx_time;$/;"	m	struct:carl9170_tally_rsp
tx_total_pending	carl9170.h	/^	atomic_t tx_total_pending;$/;"	m	struct:ar9170
tx_total_queued	carl9170.h	/^	atomic_t tx_total_queued;$/;"	m	struct:ar9170
tx_wait	carl9170.h	/^	struct usb_anchor tx_wait;$/;"	m	struct:ar9170	typeref:struct:ar9170::usb_anchor
txop_rifs	wlan.h	/^			u8 txop_rifs:1;$/;"	m	struct:ar9170_tx_hw_mac_control::__anon7::__anon8
type	fwcmd.h	/^	__le16		type;$/;"	m	struct:carl9170_set_key_cmd
u8	wlan.h	/^			u8:1;$/;"	m	struct:ar9170_tx_hw_phy_control::__anon9::__anon10
u8	wlan.h	/^			u8:6;$/;"	m	struct:ar9170_tx_hw_phy_control::__anon9::__anon10
udev	carl9170.h	/^	struct usb_device *udev;$/;"	m	struct:ar9170	typeref:struct:ar9170::usb_device
update_tally	debug.h	/^	struct delayed_work update_tally;$/;"	m	struct:carl9170_debug	typeref:struct:carl9170_debug::delayed_work
usb_ep_cmd_is_bulk	carl9170.h	/^	bool usb_ep_cmd_is_bulk;$/;"	m	struct:ar9170
usb_tasklet	carl9170.h	/^	struct tasklet_struct usb_tasklet;$/;"	m	struct:ar9170	typeref:struct:ar9170::tasklet_struct
usedkeys	carl9170.h	/^	u64 usedkeys;$/;"	m	struct:ar9170
user	fwcmd.h	/^	__le16		user;$/;"	m	struct:carl9170_disable_key_cmd
user	fwcmd.h	/^	__le16		user;$/;"	m	struct:carl9170_set_key_cmd
val	fwcmd.h	/^		__le32		val;$/;"	m	struct:carl9170_write_reg::__anon15
val	fwcmd.h	/^	u8	val[];$/;"	m	struct:carl9170_write_reg_byte
valid_cpu_addr	fw.c	/^static bool valid_cpu_addr(const u32 address)$/;"	f	file:
valid_dma_addr	fw.c	/^static bool valid_dma_addr(const u32 address)$/;"	f	file:
vals	fwcmd.h	/^	u32	vals[0];$/;"	m	struct:carl9170_u32_list
value	debug.h	/^	u32 value;$/;"	m	struct:carl9170_debug_mem_rbe
value	fwdesc.h	/^	__le32 value;$/;"	m	struct:carl9170fw_fix_entry
version	eeprom.h	/^	__le16	version;$/;"	m	struct:ar9170_eeprom
vif	carl9170.h	/^	struct ieee80211_vif *vif;$/;"	m	struct:carl9170_sta_tid	typeref:struct:carl9170_sta_tid::ieee80211_vif
vif	carl9170.h	/^	struct ieee80211_vif __rcu *vif;$/;"	m	struct:carl9170_vif	typeref:struct:carl9170_vif::__rcu
vif_bitmap	carl9170.h	/^	unsigned long vif_bitmap;$/;"	m	struct:ar9170
vif_id	fwcmd.h	/^	__le32		vif_id;$/;"	m	struct:carl9170_bcn_ctrl_cmd
vif_id	wlan.h	/^	u8 vif_id:3;$/;"	m	struct:carl9170_tx_superdesc
vif_list	carl9170.h	/^	struct list_head vif_list;$/;"	m	struct:ar9170	typeref:struct:ar9170::list_head
vif_num	carl9170.h	/^		unsigned int vif_num;$/;"	m	struct:ar9170::__anon1
vif_num	fwdesc.h	/^	u8 vif_num;$/;"	m	struct:carl9170fw_otus_desc
vif_priv	carl9170.h	/^	struct carl9170_vif vif_priv[AR9170_MAX_VIRTUAL_MAC];$/;"	m	struct:ar9170	typeref:struct:ar9170::carl9170_vif
vifs	carl9170.h	/^	unsigned int vifs;$/;"	m	struct:ar9170
vpd_pdg	eeprom.h	/^	u8	vpd_pdg[AR5416_NUM_PD_GAINS][AR5416_PD_GAIN_ICEPTS];$/;"	m	struct:ar9170_calibration_data_per_freq
wakeup	ath.h	/^	void (*wakeup)(struct ath_common *common);$/;"	m	struct:ath_ps_ops
wol	fwcmd.h	/^		struct carl9170_wol_cmd		wol;$/;"	m	union:carl9170_cmd::__anon18	typeref:struct:carl9170_cmd::__anon18::carl9170_wol_cmd
wps	carl9170.h	/^	} wps;$/;"	m	struct:ar9170	typeref:struct:ar9170::__anon4
wreg	fwcmd.h	/^		struct carl9170_write_reg	wreg;$/;"	m	union:carl9170_cmd::__anon18	typeref:struct:carl9170_cmd::__anon18::carl9170_write_reg
wregb	fwcmd.h	/^		struct carl9170_write_reg_byte	wregb;$/;"	m	union:carl9170_cmd::__anon18	typeref:struct:carl9170_cmd::__anon18::carl9170_write_reg_byte
write	ath.h	/^	void (*write)(void *, u32 val, u32 reg_offset);$/;"	m	struct:ath_ops
write	debug.c	/^	ssize_t (*write)(struct ar9170 *aru, const char *buf, size_t size);$/;"	m	struct:carl9170_debugfs_fops	file:
write_flush	ath.h	/^	void (*write_flush) (void *);$/;"	m	struct:ath_ops
xlnaGainCh	eeprom.h	/^	u8	xlnaGainCh[AR5416_MAX_CHAINS];$/;"	m	struct:ar9170_eeprom_modal
xpaBiasLvl	eeprom.h	/^	u8	xpaBiasLvl;$/;"	m	struct:ar9170_eeprom_modal
xpd	eeprom.h	/^	u8	xpd;$/;"	m	struct:ar9170_eeprom_modal
xpdGain	eeprom.h	/^	u8	xpdGain;$/;"	m	struct:ar9170_eeprom_modal
