
SmartHome.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b938  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000050c  0800bae8  0800bae8  0001bae8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bff4  0800bff4  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800bff4  0800bff4  0001bff4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bffc  0800bffc  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bffc  0800bffc  0001bffc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c000  0800c000  0001c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800c004  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e4  2**0
                  CONTENTS
 10 .bss          00004330  200001e4  200001e4  000201e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20004514  20004514  000201e4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY
 14 .debug_info   00015c31  00000000  00000000  00020257  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003343  00000000  00000000  00035e88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001358  00000000  00000000  000391d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000f04  00000000  00000000  0003a528  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002739b  00000000  00000000  0003b42c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00016db6  00000000  00000000  000627c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000eee5d  00000000  00000000  0007957d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00006570  00000000  00000000  001683dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004b  00000000  00000000  0016e94c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800bad0 	.word	0x0800bad0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e8 	.word	0x200001e8
 80001ec:	0800bad0 	.word	0x0800bad0

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9a6 	b.w	800100c <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9e08      	ldr	r6, [sp, #32]
 8000d4a:	460d      	mov	r5, r1
 8000d4c:	4604      	mov	r4, r0
 8000d4e:	460f      	mov	r7, r1
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d14a      	bne.n	8000dea <__udivmoddi4+0xa6>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4694      	mov	ip, r2
 8000d58:	d965      	bls.n	8000e26 <__udivmoddi4+0xe2>
 8000d5a:	fab2 f382 	clz	r3, r2
 8000d5e:	b143      	cbz	r3, 8000d72 <__udivmoddi4+0x2e>
 8000d60:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d64:	f1c3 0220 	rsb	r2, r3, #32
 8000d68:	409f      	lsls	r7, r3
 8000d6a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d6e:	4317      	orrs	r7, r2
 8000d70:	409c      	lsls	r4, r3
 8000d72:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d76:	fa1f f58c 	uxth.w	r5, ip
 8000d7a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d7e:	0c22      	lsrs	r2, r4, #16
 8000d80:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d84:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d88:	fb01 f005 	mul.w	r0, r1, r5
 8000d8c:	4290      	cmp	r0, r2
 8000d8e:	d90a      	bls.n	8000da6 <__udivmoddi4+0x62>
 8000d90:	eb1c 0202 	adds.w	r2, ip, r2
 8000d94:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d98:	f080 811c 	bcs.w	8000fd4 <__udivmoddi4+0x290>
 8000d9c:	4290      	cmp	r0, r2
 8000d9e:	f240 8119 	bls.w	8000fd4 <__udivmoddi4+0x290>
 8000da2:	3902      	subs	r1, #2
 8000da4:	4462      	add	r2, ip
 8000da6:	1a12      	subs	r2, r2, r0
 8000da8:	b2a4      	uxth	r4, r4
 8000daa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dae:	fb0e 2210 	mls	r2, lr, r0, r2
 8000db2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000db6:	fb00 f505 	mul.w	r5, r0, r5
 8000dba:	42a5      	cmp	r5, r4
 8000dbc:	d90a      	bls.n	8000dd4 <__udivmoddi4+0x90>
 8000dbe:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dc6:	f080 8107 	bcs.w	8000fd8 <__udivmoddi4+0x294>
 8000dca:	42a5      	cmp	r5, r4
 8000dcc:	f240 8104 	bls.w	8000fd8 <__udivmoddi4+0x294>
 8000dd0:	4464      	add	r4, ip
 8000dd2:	3802      	subs	r0, #2
 8000dd4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dd8:	1b64      	subs	r4, r4, r5
 8000dda:	2100      	movs	r1, #0
 8000ddc:	b11e      	cbz	r6, 8000de6 <__udivmoddi4+0xa2>
 8000dde:	40dc      	lsrs	r4, r3
 8000de0:	2300      	movs	r3, #0
 8000de2:	e9c6 4300 	strd	r4, r3, [r6]
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d908      	bls.n	8000e00 <__udivmoddi4+0xbc>
 8000dee:	2e00      	cmp	r6, #0
 8000df0:	f000 80ed 	beq.w	8000fce <__udivmoddi4+0x28a>
 8000df4:	2100      	movs	r1, #0
 8000df6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dfa:	4608      	mov	r0, r1
 8000dfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e00:	fab3 f183 	clz	r1, r3
 8000e04:	2900      	cmp	r1, #0
 8000e06:	d149      	bne.n	8000e9c <__udivmoddi4+0x158>
 8000e08:	42ab      	cmp	r3, r5
 8000e0a:	d302      	bcc.n	8000e12 <__udivmoddi4+0xce>
 8000e0c:	4282      	cmp	r2, r0
 8000e0e:	f200 80f8 	bhi.w	8001002 <__udivmoddi4+0x2be>
 8000e12:	1a84      	subs	r4, r0, r2
 8000e14:	eb65 0203 	sbc.w	r2, r5, r3
 8000e18:	2001      	movs	r0, #1
 8000e1a:	4617      	mov	r7, r2
 8000e1c:	2e00      	cmp	r6, #0
 8000e1e:	d0e2      	beq.n	8000de6 <__udivmoddi4+0xa2>
 8000e20:	e9c6 4700 	strd	r4, r7, [r6]
 8000e24:	e7df      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000e26:	b902      	cbnz	r2, 8000e2a <__udivmoddi4+0xe6>
 8000e28:	deff      	udf	#255	; 0xff
 8000e2a:	fab2 f382 	clz	r3, r2
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	f040 8090 	bne.w	8000f54 <__udivmoddi4+0x210>
 8000e34:	1a8a      	subs	r2, r1, r2
 8000e36:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e3a:	fa1f fe8c 	uxth.w	lr, ip
 8000e3e:	2101      	movs	r1, #1
 8000e40:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e44:	fb07 2015 	mls	r0, r7, r5, r2
 8000e48:	0c22      	lsrs	r2, r4, #16
 8000e4a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e4e:	fb0e f005 	mul.w	r0, lr, r5
 8000e52:	4290      	cmp	r0, r2
 8000e54:	d908      	bls.n	8000e68 <__udivmoddi4+0x124>
 8000e56:	eb1c 0202 	adds.w	r2, ip, r2
 8000e5a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x122>
 8000e60:	4290      	cmp	r0, r2
 8000e62:	f200 80cb 	bhi.w	8000ffc <__udivmoddi4+0x2b8>
 8000e66:	4645      	mov	r5, r8
 8000e68:	1a12      	subs	r2, r2, r0
 8000e6a:	b2a4      	uxth	r4, r4
 8000e6c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e70:	fb07 2210 	mls	r2, r7, r0, r2
 8000e74:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e78:	fb0e fe00 	mul.w	lr, lr, r0
 8000e7c:	45a6      	cmp	lr, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x14e>
 8000e80:	eb1c 0404 	adds.w	r4, ip, r4
 8000e84:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e88:	d202      	bcs.n	8000e90 <__udivmoddi4+0x14c>
 8000e8a:	45a6      	cmp	lr, r4
 8000e8c:	f200 80bb 	bhi.w	8001006 <__udivmoddi4+0x2c2>
 8000e90:	4610      	mov	r0, r2
 8000e92:	eba4 040e 	sub.w	r4, r4, lr
 8000e96:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e9a:	e79f      	b.n	8000ddc <__udivmoddi4+0x98>
 8000e9c:	f1c1 0720 	rsb	r7, r1, #32
 8000ea0:	408b      	lsls	r3, r1
 8000ea2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ea6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eaa:	fa05 f401 	lsl.w	r4, r5, r1
 8000eae:	fa20 f307 	lsr.w	r3, r0, r7
 8000eb2:	40fd      	lsrs	r5, r7
 8000eb4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000eb8:	4323      	orrs	r3, r4
 8000eba:	fbb5 f8f9 	udiv	r8, r5, r9
 8000ebe:	fa1f fe8c 	uxth.w	lr, ip
 8000ec2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ec6:	0c1c      	lsrs	r4, r3, #16
 8000ec8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ecc:	fb08 f50e 	mul.w	r5, r8, lr
 8000ed0:	42a5      	cmp	r5, r4
 8000ed2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ed6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eda:	d90b      	bls.n	8000ef4 <__udivmoddi4+0x1b0>
 8000edc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ee0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ee4:	f080 8088 	bcs.w	8000ff8 <__udivmoddi4+0x2b4>
 8000ee8:	42a5      	cmp	r5, r4
 8000eea:	f240 8085 	bls.w	8000ff8 <__udivmoddi4+0x2b4>
 8000eee:	f1a8 0802 	sub.w	r8, r8, #2
 8000ef2:	4464      	add	r4, ip
 8000ef4:	1b64      	subs	r4, r4, r5
 8000ef6:	b29d      	uxth	r5, r3
 8000ef8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000efc:	fb09 4413 	mls	r4, r9, r3, r4
 8000f00:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000f04:	fb03 fe0e 	mul.w	lr, r3, lr
 8000f08:	45a6      	cmp	lr, r4
 8000f0a:	d908      	bls.n	8000f1e <__udivmoddi4+0x1da>
 8000f0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f10:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f14:	d26c      	bcs.n	8000ff0 <__udivmoddi4+0x2ac>
 8000f16:	45a6      	cmp	lr, r4
 8000f18:	d96a      	bls.n	8000ff0 <__udivmoddi4+0x2ac>
 8000f1a:	3b02      	subs	r3, #2
 8000f1c:	4464      	add	r4, ip
 8000f1e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f22:	fba3 9502 	umull	r9, r5, r3, r2
 8000f26:	eba4 040e 	sub.w	r4, r4, lr
 8000f2a:	42ac      	cmp	r4, r5
 8000f2c:	46c8      	mov	r8, r9
 8000f2e:	46ae      	mov	lr, r5
 8000f30:	d356      	bcc.n	8000fe0 <__udivmoddi4+0x29c>
 8000f32:	d053      	beq.n	8000fdc <__udivmoddi4+0x298>
 8000f34:	b156      	cbz	r6, 8000f4c <__udivmoddi4+0x208>
 8000f36:	ebb0 0208 	subs.w	r2, r0, r8
 8000f3a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f3e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f42:	40ca      	lsrs	r2, r1
 8000f44:	40cc      	lsrs	r4, r1
 8000f46:	4317      	orrs	r7, r2
 8000f48:	e9c6 7400 	strd	r7, r4, [r6]
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	2100      	movs	r1, #0
 8000f50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f54:	f1c3 0120 	rsb	r1, r3, #32
 8000f58:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f5c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f60:	fa25 f101 	lsr.w	r1, r5, r1
 8000f64:	409d      	lsls	r5, r3
 8000f66:	432a      	orrs	r2, r5
 8000f68:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f6c:	fa1f fe8c 	uxth.w	lr, ip
 8000f70:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f74:	fb07 1510 	mls	r5, r7, r0, r1
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f7e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f82:	428d      	cmp	r5, r1
 8000f84:	fa04 f403 	lsl.w	r4, r4, r3
 8000f88:	d908      	bls.n	8000f9c <__udivmoddi4+0x258>
 8000f8a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f8e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f92:	d22f      	bcs.n	8000ff4 <__udivmoddi4+0x2b0>
 8000f94:	428d      	cmp	r5, r1
 8000f96:	d92d      	bls.n	8000ff4 <__udivmoddi4+0x2b0>
 8000f98:	3802      	subs	r0, #2
 8000f9a:	4461      	add	r1, ip
 8000f9c:	1b49      	subs	r1, r1, r5
 8000f9e:	b292      	uxth	r2, r2
 8000fa0:	fbb1 f5f7 	udiv	r5, r1, r7
 8000fa4:	fb07 1115 	mls	r1, r7, r5, r1
 8000fa8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fac:	fb05 f10e 	mul.w	r1, r5, lr
 8000fb0:	4291      	cmp	r1, r2
 8000fb2:	d908      	bls.n	8000fc6 <__udivmoddi4+0x282>
 8000fb4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fb8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000fbc:	d216      	bcs.n	8000fec <__udivmoddi4+0x2a8>
 8000fbe:	4291      	cmp	r1, r2
 8000fc0:	d914      	bls.n	8000fec <__udivmoddi4+0x2a8>
 8000fc2:	3d02      	subs	r5, #2
 8000fc4:	4462      	add	r2, ip
 8000fc6:	1a52      	subs	r2, r2, r1
 8000fc8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fcc:	e738      	b.n	8000e40 <__udivmoddi4+0xfc>
 8000fce:	4631      	mov	r1, r6
 8000fd0:	4630      	mov	r0, r6
 8000fd2:	e708      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000fd4:	4639      	mov	r1, r7
 8000fd6:	e6e6      	b.n	8000da6 <__udivmoddi4+0x62>
 8000fd8:	4610      	mov	r0, r2
 8000fda:	e6fb      	b.n	8000dd4 <__udivmoddi4+0x90>
 8000fdc:	4548      	cmp	r0, r9
 8000fde:	d2a9      	bcs.n	8000f34 <__udivmoddi4+0x1f0>
 8000fe0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fe4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fe8:	3b01      	subs	r3, #1
 8000fea:	e7a3      	b.n	8000f34 <__udivmoddi4+0x1f0>
 8000fec:	4645      	mov	r5, r8
 8000fee:	e7ea      	b.n	8000fc6 <__udivmoddi4+0x282>
 8000ff0:	462b      	mov	r3, r5
 8000ff2:	e794      	b.n	8000f1e <__udivmoddi4+0x1da>
 8000ff4:	4640      	mov	r0, r8
 8000ff6:	e7d1      	b.n	8000f9c <__udivmoddi4+0x258>
 8000ff8:	46d0      	mov	r8, sl
 8000ffa:	e77b      	b.n	8000ef4 <__udivmoddi4+0x1b0>
 8000ffc:	3d02      	subs	r5, #2
 8000ffe:	4462      	add	r2, ip
 8001000:	e732      	b.n	8000e68 <__udivmoddi4+0x124>
 8001002:	4608      	mov	r0, r1
 8001004:	e70a      	b.n	8000e1c <__udivmoddi4+0xd8>
 8001006:	4464      	add	r4, ip
 8001008:	3802      	subs	r0, #2
 800100a:	e742      	b.n	8000e92 <__udivmoddi4+0x14e>

0800100c <__aeabi_idiv0>:
 800100c:	4770      	bx	lr
 800100e:	bf00      	nop

08001010 <PID_Calc>:
float last_error_pres=0;
float integrated_error_pres=0;
//extern UART_HandleTypeDef huart6;

int16_t PID_Calc(PidParameter PID,float speed,float setPoint)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b08c      	sub	sp, #48	; 0x30
 8001014:	af00      	add	r7, sp, #0
 8001016:	eef0 6a40 	vmov.f32	s13, s0
 800101a:	eeb0 7a60 	vmov.f32	s14, s1
 800101e:	eef0 7a41 	vmov.f32	s15, s2
 8001022:	edc7 1a02 	vstr	s3, [r7, #8]
 8001026:	ed87 2a01 	vstr	s4, [r7, #4]
 800102a:	edc7 6a03 	vstr	s13, [r7, #12]
 800102e:	ed87 7a04 	vstr	s14, [r7, #16]
 8001032:	edc7 7a05 	vstr	s15, [r7, #20]
	int16_t pidOut=0;
 8001036:	2300      	movs	r3, #0
 8001038:	85fb      	strh	r3, [r7, #46]	; 0x2e
	float pTerm = 0, iTerm = 0,dTerm = 0;
 800103a:	f04f 0300 	mov.w	r3, #0
 800103e:	627b      	str	r3, [r7, #36]	; 0x24
 8001040:	f04f 0300 	mov.w	r3, #0
 8001044:	623b      	str	r3, [r7, #32]
 8001046:	f04f 0300 	mov.w	r3, #0
 800104a:	62bb      	str	r3, [r7, #40]	; 0x28
	float dt = (float) (HAL_GetTick() - timerPID_pres);
 800104c:	f001 f942 	bl	80022d4 <HAL_GetTick>
 8001050:	4602      	mov	r2, r0
 8001052:	4b3f      	ldr	r3, [pc, #252]	; (8001150 <PID_Calc+0x140>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	1ad3      	subs	r3, r2, r3
 8001058:	ee07 3a90 	vmov	s15, r3
 800105c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001060:	edc7 7a07 	vstr	s15, [r7, #28]
	timerPID_pres= HAL_GetTick();
 8001064:	f001 f936 	bl	80022d4 <HAL_GetTick>
 8001068:	4603      	mov	r3, r0
 800106a:	4a39      	ldr	r2, [pc, #228]	; (8001150 <PID_Calc+0x140>)
 800106c:	6013      	str	r3, [r2, #0]
	float error = setPoint - speed;
 800106e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001072:	edd7 7a02 	vldr	s15, [r7, #8]
 8001076:	ee77 7a67 	vsub.f32	s15, s14, s15
 800107a:	edc7 7a06 	vstr	s15, [r7, #24]

	pTerm =   PID.Kp  * error;
 800107e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001082:	ed97 7a06 	vldr	s14, [r7, #24]
 8001086:	ee67 7a27 	vmul.f32	s15, s14, s15
 800108a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

	integrated_error_pres += error * dt;
 800108e:	ed97 7a06 	vldr	s14, [r7, #24]
 8001092:	edd7 7a07 	vldr	s15, [r7, #28]
 8001096:	ee27 7a27 	vmul.f32	s14, s14, s15
 800109a:	4b2e      	ldr	r3, [pc, #184]	; (8001154 <PID_Calc+0x144>)
 800109c:	edd3 7a00 	vldr	s15, [r3]
 80010a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010a4:	4b2b      	ldr	r3, [pc, #172]	; (8001154 <PID_Calc+0x144>)
 80010a6:	edc3 7a00 	vstr	s15, [r3]
	iTerm =   PID.Ki * integrated_error_pres/1000.0;
 80010aa:	ed97 7a04 	vldr	s14, [r7, #16]
 80010ae:	4b29      	ldr	r3, [pc, #164]	; (8001154 <PID_Calc+0x144>)
 80010b0:	edd3 7a00 	vldr	s15, [r3]
 80010b4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010b8:	eddf 6a27 	vldr	s13, [pc, #156]	; 8001158 <PID_Calc+0x148>
 80010bc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010c0:	edc7 7a08 	vstr	s15, [r7, #32]
//	if(iTerm>PWM_MAX/2) iTerm=PWM_MAX/2;
//	else if(iTerm<-PWM_MAX/2) iTerm=-PWM_MAX/2;

	if ( dt != 0) {
 80010c4:	edd7 7a07 	vldr	s15, [r7, #28]
 80010c8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80010cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010d0:	d014      	beq.n	80010fc <PID_Calc+0xec>
		dTerm =  1000*PID.Kd * (error-last_error_pres)/dt;
 80010d2:	edd7 7a05 	vldr	s15, [r7, #20]
 80010d6:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8001158 <PID_Calc+0x148>
 80010da:	ee27 7a87 	vmul.f32	s14, s15, s14
 80010de:	4b1f      	ldr	r3, [pc, #124]	; (800115c <PID_Calc+0x14c>)
 80010e0:	edd3 7a00 	vldr	s15, [r3]
 80010e4:	edd7 6a06 	vldr	s13, [r7, #24]
 80010e8:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80010ec:	ee67 6a27 	vmul.f32	s13, s14, s15
 80010f0:	ed97 7a07 	vldr	s14, [r7, #28]
 80010f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80010f8:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	}

	pidOut = (int16_t)(pTerm + iTerm + dTerm);
 80010fc:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8001100:	edd7 7a08 	vldr	s15, [r7, #32]
 8001104:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001108:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800110c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001110:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001114:	ee17 3a90 	vmov	r3, s15
 8001118:	85fb      	strh	r3, [r7, #46]	; 0x2e

	last_error_pres = error;
 800111a:	4a10      	ldr	r2, [pc, #64]	; (800115c <PID_Calc+0x14c>)
 800111c:	69bb      	ldr	r3, [r7, #24]
 800111e:	6013      	str	r3, [r2, #0]

	if (pidOut>PWM_MAX) pidOut=PWM_MAX;
 8001120:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001124:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001128:	db03      	blt.n	8001132 <PID_Calc+0x122>
 800112a:	f240 33e7 	movw	r3, #999	; 0x3e7
 800112e:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001130:	e007      	b.n	8001142 <PID_Calc+0x132>
	else if(pidOut<-PWM_MAX) pidOut=-PWM_MAX;
 8001132:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001136:	f513 7f7a 	cmn.w	r3, #1000	; 0x3e8
 800113a:	dc02      	bgt.n	8001142 <PID_Calc+0x132>
 800113c:	f64f 4319 	movw	r3, #64537	; 0xfc19
 8001140:	85fb      	strh	r3, [r7, #46]	; 0x2e
	return pidOut;
 8001142:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
}
 8001146:	4618      	mov	r0, r3
 8001148:	3730      	adds	r7, #48	; 0x30
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	20000200 	.word	0x20000200
 8001154:	20000208 	.word	0x20000208
 8001158:	447a0000 	.word	0x447a0000
 800115c:	20000204 	.word	0x20000204

08001160 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001160:	b480      	push	{r7}
 8001162:	b085      	sub	sp, #20
 8001164:	af00      	add	r7, sp, #0
 8001166:	60f8      	str	r0, [r7, #12]
 8001168:	60b9      	str	r1, [r7, #8]
 800116a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	4a07      	ldr	r2, [pc, #28]	; (800118c <vApplicationGetIdleTaskMemory+0x2c>)
 8001170:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001172:	68bb      	ldr	r3, [r7, #8]
 8001174:	4a06      	ldr	r2, [pc, #24]	; (8001190 <vApplicationGetIdleTaskMemory+0x30>)
 8001176:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	2280      	movs	r2, #128	; 0x80
 800117c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800117e:	bf00      	nop
 8001180:	3714      	adds	r7, #20
 8001182:	46bd      	mov	sp, r7
 8001184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001188:	4770      	bx	lr
 800118a:	bf00      	nop
 800118c:	2000020c 	.word	0x2000020c
 8001190:	200002ac 	.word	0x200002ac

08001194 <HAL_ADC_ConvCpltCallback>:
void StartTaskFan(void const * argument);
void StartTaskSendData(void const * argument);

/* USER CODE BEGIN PFP */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001194:	b480      	push	{r7}
 8001196:	b083      	sub	sp, #12
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
	// time Conv = (480+15)/180Mhz = 2.75 us
	adc_value = adc_buffer;
 800119c:	4b17      	ldr	r3, [pc, #92]	; (80011fc <HAL_ADC_ConvCpltCallback+0x68>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4a17      	ldr	r2, [pc, #92]	; (8001200 <HAL_ADC_ConvCpltCallback+0x6c>)
 80011a2:	6013      	str	r3, [r2, #0]

	if(count == 50)
 80011a4:	4b17      	ldr	r3, [pc, #92]	; (8001204 <HAL_ADC_ConvCpltCallback+0x70>)
 80011a6:	881b      	ldrh	r3, [r3, #0]
 80011a8:	2b32      	cmp	r3, #50	; 0x32
 80011aa:	d111      	bne.n	80011d0 <HAL_ADC_ConvCpltCallback+0x3c>
	{
	   adc_average = sum/count;
 80011ac:	4b16      	ldr	r3, [pc, #88]	; (8001208 <HAL_ADC_ConvCpltCallback+0x74>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	4a14      	ldr	r2, [pc, #80]	; (8001204 <HAL_ADC_ConvCpltCallback+0x70>)
 80011b2:	8812      	ldrh	r2, [r2, #0]
 80011b4:	fbb3 f3f2 	udiv	r3, r3, r2
 80011b8:	4a14      	ldr	r2, [pc, #80]	; (800120c <HAL_ADC_ConvCpltCallback+0x78>)
 80011ba:	6013      	str	r3, [r2, #0]
	   sum=0;
 80011bc:	4b12      	ldr	r3, [pc, #72]	; (8001208 <HAL_ADC_ConvCpltCallback+0x74>)
 80011be:	2200      	movs	r2, #0
 80011c0:	601a      	str	r2, [r3, #0]
	   count=0;
 80011c2:	4b10      	ldr	r3, [pc, #64]	; (8001204 <HAL_ADC_ConvCpltCallback+0x70>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	801a      	strh	r2, [r3, #0]
	   flag_avg=1;
 80011c8:	4b11      	ldr	r3, [pc, #68]	; (8001210 <HAL_ADC_ConvCpltCallback+0x7c>)
 80011ca:	2201      	movs	r2, #1
 80011cc:	701a      	strb	r2, [r3, #0]
 80011ce:	e00c      	b.n	80011ea <HAL_ADC_ConvCpltCallback+0x56>
	}
	else
	{
		sum+=adc_buffer;
 80011d0:	4b0d      	ldr	r3, [pc, #52]	; (8001208 <HAL_ADC_ConvCpltCallback+0x74>)
 80011d2:	681a      	ldr	r2, [r3, #0]
 80011d4:	4b09      	ldr	r3, [pc, #36]	; (80011fc <HAL_ADC_ConvCpltCallback+0x68>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4413      	add	r3, r2
 80011da:	4a0b      	ldr	r2, [pc, #44]	; (8001208 <HAL_ADC_ConvCpltCallback+0x74>)
 80011dc:	6013      	str	r3, [r2, #0]
		count++;
 80011de:	4b09      	ldr	r3, [pc, #36]	; (8001204 <HAL_ADC_ConvCpltCallback+0x70>)
 80011e0:	881b      	ldrh	r3, [r3, #0]
 80011e2:	3301      	adds	r3, #1
 80011e4:	b29a      	uxth	r2, r3
 80011e6:	4b07      	ldr	r3, [pc, #28]	; (8001204 <HAL_ADC_ConvCpltCallback+0x70>)
 80011e8:	801a      	strh	r2, [r3, #0]
	}
	flag_adc = 1;
 80011ea:	4b0a      	ldr	r3, [pc, #40]	; (8001214 <HAL_ADC_ConvCpltCallback+0x80>)
 80011ec:	2201      	movs	r2, #1
 80011ee:	701a      	strb	r2, [r3, #0]
}
 80011f0:	bf00      	nop
 80011f2:	370c      	adds	r7, #12
 80011f4:	46bd      	mov	sp, r7
 80011f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fa:	4770      	bx	lr
 80011fc:	200005f4 	.word	0x200005f4
 8001200:	200005f0 	.word	0x200005f0
 8001204:	20000600 	.word	0x20000600
 8001208:	200005f8 	.word	0x200005f8
 800120c:	200005fc 	.word	0x200005fc
 8001210:	20000602 	.word	0x20000602
 8001214:	20000603 	.word	0x20000603

08001218 <HAL_UART_RxCpltCallback>:
	{
		HAL_GPIO_WritePin(FC_Failure_GPIO_Port, FC_Failure_Pin, 0);
	}
}
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b084      	sub	sp, #16
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
	if(huart->Instance==huart6.Instance)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681a      	ldr	r2, [r3, #0]
 8001224:	4b1e      	ldr	r3, [pc, #120]	; (80012a0 <HAL_UART_RxCpltCallback+0x88>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	429a      	cmp	r2, r3
 800122a:	d134      	bne.n	8001296 <HAL_UART_RxCpltCallback+0x7e>
	{
		if (!rx_index)
 800122c:	4b1d      	ldr	r3, [pc, #116]	; (80012a4 <HAL_UART_RxCpltCallback+0x8c>)
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	2b00      	cmp	r3, #0
 8001232:	d10d      	bne.n	8001250 <HAL_UART_RxCpltCallback+0x38>
		{
			for(int i=0;i<20;i++)
 8001234:	2300      	movs	r3, #0
 8001236:	60fb      	str	r3, [r7, #12]
 8001238:	e007      	b.n	800124a <HAL_UART_RxCpltCallback+0x32>
			{
				rx_buffer[i]='\0';
 800123a:	4a1b      	ldr	r2, [pc, #108]	; (80012a8 <HAL_UART_RxCpltCallback+0x90>)
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	4413      	add	r3, r2
 8001240:	2200      	movs	r2, #0
 8001242:	701a      	strb	r2, [r3, #0]
			for(int i=0;i<20;i++)
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	3301      	adds	r3, #1
 8001248:	60fb      	str	r3, [r7, #12]
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	2b13      	cmp	r3, #19
 800124e:	ddf4      	ble.n	800123a <HAL_UART_RxCpltCallback+0x22>
			}
		}
		if(rx_data!='\n' && rx_data!='\r' && rx_data != '/')
 8001250:	4b16      	ldr	r3, [pc, #88]	; (80012ac <HAL_UART_RxCpltCallback+0x94>)
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	2b0a      	cmp	r3, #10
 8001256:	d013      	beq.n	8001280 <HAL_UART_RxCpltCallback+0x68>
 8001258:	4b14      	ldr	r3, [pc, #80]	; (80012ac <HAL_UART_RxCpltCallback+0x94>)
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	2b0d      	cmp	r3, #13
 800125e:	d00f      	beq.n	8001280 <HAL_UART_RxCpltCallback+0x68>
 8001260:	4b12      	ldr	r3, [pc, #72]	; (80012ac <HAL_UART_RxCpltCallback+0x94>)
 8001262:	781b      	ldrb	r3, [r3, #0]
 8001264:	2b2f      	cmp	r3, #47	; 0x2f
 8001266:	d00b      	beq.n	8001280 <HAL_UART_RxCpltCallback+0x68>
		{
			rx_buffer[rx_index++]=rx_data;
 8001268:	4b0e      	ldr	r3, [pc, #56]	; (80012a4 <HAL_UART_RxCpltCallback+0x8c>)
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	1c5a      	adds	r2, r3, #1
 800126e:	b2d1      	uxtb	r1, r2
 8001270:	4a0c      	ldr	r2, [pc, #48]	; (80012a4 <HAL_UART_RxCpltCallback+0x8c>)
 8001272:	7011      	strb	r1, [r2, #0]
 8001274:	461a      	mov	r2, r3
 8001276:	4b0d      	ldr	r3, [pc, #52]	; (80012ac <HAL_UART_RxCpltCallback+0x94>)
 8001278:	7819      	ldrb	r1, [r3, #0]
 800127a:	4b0b      	ldr	r3, [pc, #44]	; (80012a8 <HAL_UART_RxCpltCallback+0x90>)
 800127c:	5499      	strb	r1, [r3, r2]
 800127e:	e005      	b.n	800128c <HAL_UART_RxCpltCallback+0x74>
		}
		else
		{
			//HAL_UART_Transmit(&huart1, (uint8_t*)rx_buffer, strlen(rx_buffer), HAL_MAX_DELAY);
			flag_value = 1;
 8001280:	4b0b      	ldr	r3, [pc, #44]	; (80012b0 <HAL_UART_RxCpltCallback+0x98>)
 8001282:	2201      	movs	r2, #1
 8001284:	701a      	strb	r2, [r3, #0]
			rx_index=0;
 8001286:	4b07      	ldr	r3, [pc, #28]	; (80012a4 <HAL_UART_RxCpltCallback+0x8c>)
 8001288:	2200      	movs	r2, #0
 800128a:	701a      	strb	r2, [r3, #0]
		}

		HAL_UART_Receive_IT(&huart6,&rx_data, 1);
 800128c:	2201      	movs	r2, #1
 800128e:	4907      	ldr	r1, [pc, #28]	; (80012ac <HAL_UART_RxCpltCallback+0x94>)
 8001290:	4803      	ldr	r0, [pc, #12]	; (80012a0 <HAL_UART_RxCpltCallback+0x88>)
 8001292:	f003 ffd4 	bl	800523e <HAL_UART_Receive_IT>
	}
}
 8001296:	bf00      	nop
 8001298:	3710      	adds	r7, #16
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	2000059c 	.word	0x2000059c
 80012a4:	2000066a 	.word	0x2000066a
 80012a8:	2000064c 	.word	0x2000064c
 80012ac:	2000066b 	.word	0x2000066b
 80012b0:	20000604 	.word	0x20000604

080012b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012b4:	b5b0      	push	{r4, r5, r7, lr}
 80012b6:	b09c      	sub	sp, #112	; 0x70
 80012b8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012ba:	f000 ffa5 	bl	8002208 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012be:	f000 f883 	bl	80013c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012c2:	f000 fa39 	bl	8001738 <MX_GPIO_Init>
  MX_DMA_Init();
 80012c6:	f000 fa17 	bl	80016f8 <MX_DMA_Init>
  MX_ADC1_Init();
 80012ca:	f000 f8ed 	bl	80014a8 <MX_ADC1_Init>
  MX_TIM1_Init();
 80012ce:	f000 f93d 	bl	800154c <MX_TIM1_Init>
  MX_USART6_UART_Init();
 80012d2:	f000 f9e7 	bl	80016a4 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_DMA(&hadc1, &adc_buffer, 1);
 80012d6:	2201      	movs	r2, #1
 80012d8:	492e      	ldr	r1, [pc, #184]	; (8001394 <main+0xe0>)
 80012da:	482f      	ldr	r0, [pc, #188]	; (8001398 <main+0xe4>)
 80012dc:	f001 f84a 	bl	8002374 <HAL_ADC_Start_DMA>
  HAL_UART_Receive_IT(&huart6,&rx_data, 1);
 80012e0:	2201      	movs	r2, #1
 80012e2:	492e      	ldr	r1, [pc, #184]	; (800139c <main+0xe8>)
 80012e4:	482e      	ldr	r0, [pc, #184]	; (80013a0 <main+0xec>)
 80012e6:	f003 ffaa 	bl	800523e <HAL_UART_Receive_IT>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80012ea:	2108      	movs	r1, #8
 80012ec:	482d      	ldr	r0, [pc, #180]	; (80013a4 <main+0xf0>)
 80012ee:	f003 f897 	bl	8004420 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80012f2:	210c      	movs	r1, #12
 80012f4:	482b      	ldr	r0, [pc, #172]	; (80013a4 <main+0xf0>)
 80012f6:	f003 f893 	bl	8004420 <HAL_TIM_PWM_Start>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of TaskReceiveData */
  osThreadDef(TaskReceiveData, StartTaskReceiveData, osPriorityHigh, 0, 128);
 80012fa:	4b2b      	ldr	r3, [pc, #172]	; (80013a8 <main+0xf4>)
 80012fc:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8001300:	461d      	mov	r5, r3
 8001302:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001304:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001306:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800130a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TaskReceiveDataHandle = osThreadCreate(osThread(TaskReceiveData), NULL);
 800130e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001312:	2100      	movs	r1, #0
 8001314:	4618      	mov	r0, r3
 8001316:	f004 ff4a 	bl	80061ae <osThreadCreate>
 800131a:	4603      	mov	r3, r0
 800131c:	4a23      	ldr	r2, [pc, #140]	; (80013ac <main+0xf8>)
 800131e:	6013      	str	r3, [r2, #0]

  /* definition and creation of TaskHeater */
  osThreadDef(TaskHeater, StartTaskHeater, osPriorityNormal, 0, 128);
 8001320:	4b23      	ldr	r3, [pc, #140]	; (80013b0 <main+0xfc>)
 8001322:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8001326:	461d      	mov	r5, r3
 8001328:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800132a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800132c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001330:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TaskHeaterHandle = osThreadCreate(osThread(TaskHeater), NULL);
 8001334:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001338:	2100      	movs	r1, #0
 800133a:	4618      	mov	r0, r3
 800133c:	f004 ff37 	bl	80061ae <osThreadCreate>
 8001340:	4603      	mov	r3, r0
 8001342:	4a1c      	ldr	r2, [pc, #112]	; (80013b4 <main+0x100>)
 8001344:	6013      	str	r3, [r2, #0]

  /* definition and creation of TaskFan */
  osThreadDef(TaskFan, StartTaskFan, osPriorityBelowNormal, 0, 128);
 8001346:	4b1c      	ldr	r3, [pc, #112]	; (80013b8 <main+0x104>)
 8001348:	f107 041c 	add.w	r4, r7, #28
 800134c:	461d      	mov	r5, r3
 800134e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001350:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001352:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001356:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TaskFanHandle = osThreadCreate(osThread(TaskFan), NULL);
 800135a:	f107 031c 	add.w	r3, r7, #28
 800135e:	2100      	movs	r1, #0
 8001360:	4618      	mov	r0, r3
 8001362:	f004 ff24 	bl	80061ae <osThreadCreate>
 8001366:	4603      	mov	r3, r0
 8001368:	4a14      	ldr	r2, [pc, #80]	; (80013bc <main+0x108>)
 800136a:	6013      	str	r3, [r2, #0]

  /* definition and creation of TaskSendData */
  osThreadDef(TaskSendData, StartTaskSendData, osPriorityLow, 0, 128);
 800136c:	4b14      	ldr	r3, [pc, #80]	; (80013c0 <main+0x10c>)
 800136e:	463c      	mov	r4, r7
 8001370:	461d      	mov	r5, r3
 8001372:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001374:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001376:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800137a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TaskSendDataHandle = osThreadCreate(osThread(TaskSendData), NULL);
 800137e:	463b      	mov	r3, r7
 8001380:	2100      	movs	r1, #0
 8001382:	4618      	mov	r0, r3
 8001384:	f004 ff13 	bl	80061ae <osThreadCreate>
 8001388:	4603      	mov	r3, r0
 800138a:	4a0e      	ldr	r2, [pc, #56]	; (80013c4 <main+0x110>)
 800138c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800138e:	f004 ff07 	bl	80061a0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001392:	e7fe      	b.n	8001392 <main+0xde>
 8001394:	200005f4 	.word	0x200005f4
 8001398:	200004ac 	.word	0x200004ac
 800139c:	2000066b 	.word	0x2000066b
 80013a0:	2000059c 	.word	0x2000059c
 80013a4:	20000554 	.word	0x20000554
 80013a8:	0800baf8 	.word	0x0800baf8
 80013ac:	200005e0 	.word	0x200005e0
 80013b0:	0800bb20 	.word	0x0800bb20
 80013b4:	200005e4 	.word	0x200005e4
 80013b8:	0800bb44 	.word	0x0800bb44
 80013bc:	200005e8 	.word	0x200005e8
 80013c0:	0800bb70 	.word	0x0800bb70
 80013c4:	200005ec 	.word	0x200005ec

080013c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b094      	sub	sp, #80	; 0x50
 80013cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013ce:	f107 0320 	add.w	r3, r7, #32
 80013d2:	2230      	movs	r2, #48	; 0x30
 80013d4:	2100      	movs	r1, #0
 80013d6:	4618      	mov	r0, r3
 80013d8:	f007 fd87 	bl	8008eea <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013dc:	f107 030c 	add.w	r3, r7, #12
 80013e0:	2200      	movs	r2, #0
 80013e2:	601a      	str	r2, [r3, #0]
 80013e4:	605a      	str	r2, [r3, #4]
 80013e6:	609a      	str	r2, [r3, #8]
 80013e8:	60da      	str	r2, [r3, #12]
 80013ea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80013ec:	2300      	movs	r3, #0
 80013ee:	60bb      	str	r3, [r7, #8]
 80013f0:	4b2b      	ldr	r3, [pc, #172]	; (80014a0 <SystemClock_Config+0xd8>)
 80013f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013f4:	4a2a      	ldr	r2, [pc, #168]	; (80014a0 <SystemClock_Config+0xd8>)
 80013f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013fa:	6413      	str	r3, [r2, #64]	; 0x40
 80013fc:	4b28      	ldr	r3, [pc, #160]	; (80014a0 <SystemClock_Config+0xd8>)
 80013fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001400:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001404:	60bb      	str	r3, [r7, #8]
 8001406:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001408:	2300      	movs	r3, #0
 800140a:	607b      	str	r3, [r7, #4]
 800140c:	4b25      	ldr	r3, [pc, #148]	; (80014a4 <SystemClock_Config+0xdc>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	4a24      	ldr	r2, [pc, #144]	; (80014a4 <SystemClock_Config+0xdc>)
 8001412:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001416:	6013      	str	r3, [r2, #0]
 8001418:	4b22      	ldr	r3, [pc, #136]	; (80014a4 <SystemClock_Config+0xdc>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001420:	607b      	str	r3, [r7, #4]
 8001422:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001424:	2301      	movs	r3, #1
 8001426:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001428:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800142c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800142e:	2302      	movs	r3, #2
 8001430:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001432:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001436:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001438:	2304      	movs	r3, #4
 800143a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 800143c:	23b4      	movs	r3, #180	; 0xb4
 800143e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001440:	2302      	movs	r3, #2
 8001442:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001444:	2304      	movs	r3, #4
 8001446:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001448:	f107 0320 	add.w	r3, r7, #32
 800144c:	4618      	mov	r0, r3
 800144e:	f002 faa7 	bl	80039a0 <HAL_RCC_OscConfig>
 8001452:	4603      	mov	r3, r0
 8001454:	2b00      	cmp	r3, #0
 8001456:	d001      	beq.n	800145c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001458:	f000 fc3c 	bl	8001cd4 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800145c:	f002 fa50 	bl	8003900 <HAL_PWREx_EnableOverDrive>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d001      	beq.n	800146a <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8001466:	f000 fc35 	bl	8001cd4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800146a:	230f      	movs	r3, #15
 800146c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800146e:	2302      	movs	r3, #2
 8001470:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001472:	2300      	movs	r3, #0
 8001474:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001476:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800147a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800147c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001480:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001482:	f107 030c 	add.w	r3, r7, #12
 8001486:	2105      	movs	r1, #5
 8001488:	4618      	mov	r0, r3
 800148a:	f002 fd01 	bl	8003e90 <HAL_RCC_ClockConfig>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d001      	beq.n	8001498 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8001494:	f000 fc1e 	bl	8001cd4 <Error_Handler>
  }
}
 8001498:	bf00      	nop
 800149a:	3750      	adds	r7, #80	; 0x50
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	40023800 	.word	0x40023800
 80014a4:	40007000 	.word	0x40007000

080014a8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b084      	sub	sp, #16
 80014ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80014ae:	463b      	mov	r3, r7
 80014b0:	2200      	movs	r2, #0
 80014b2:	601a      	str	r2, [r3, #0]
 80014b4:	605a      	str	r2, [r3, #4]
 80014b6:	609a      	str	r2, [r3, #8]
 80014b8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80014ba:	4b21      	ldr	r3, [pc, #132]	; (8001540 <MX_ADC1_Init+0x98>)
 80014bc:	4a21      	ldr	r2, [pc, #132]	; (8001544 <MX_ADC1_Init+0x9c>)
 80014be:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80014c0:	4b1f      	ldr	r3, [pc, #124]	; (8001540 <MX_ADC1_Init+0x98>)
 80014c2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80014c6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80014c8:	4b1d      	ldr	r3, [pc, #116]	; (8001540 <MX_ADC1_Init+0x98>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80014ce:	4b1c      	ldr	r3, [pc, #112]	; (8001540 <MX_ADC1_Init+0x98>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80014d4:	4b1a      	ldr	r3, [pc, #104]	; (8001540 <MX_ADC1_Init+0x98>)
 80014d6:	2201      	movs	r2, #1
 80014d8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014da:	4b19      	ldr	r3, [pc, #100]	; (8001540 <MX_ADC1_Init+0x98>)
 80014dc:	2200      	movs	r2, #0
 80014de:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80014e2:	4b17      	ldr	r3, [pc, #92]	; (8001540 <MX_ADC1_Init+0x98>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014e8:	4b15      	ldr	r3, [pc, #84]	; (8001540 <MX_ADC1_Init+0x98>)
 80014ea:	4a17      	ldr	r2, [pc, #92]	; (8001548 <MX_ADC1_Init+0xa0>)
 80014ec:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014ee:	4b14      	ldr	r3, [pc, #80]	; (8001540 <MX_ADC1_Init+0x98>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80014f4:	4b12      	ldr	r3, [pc, #72]	; (8001540 <MX_ADC1_Init+0x98>)
 80014f6:	2201      	movs	r2, #1
 80014f8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80014fa:	4b11      	ldr	r3, [pc, #68]	; (8001540 <MX_ADC1_Init+0x98>)
 80014fc:	2201      	movs	r2, #1
 80014fe:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001502:	4b0f      	ldr	r3, [pc, #60]	; (8001540 <MX_ADC1_Init+0x98>)
 8001504:	2201      	movs	r2, #1
 8001506:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001508:	480d      	ldr	r0, [pc, #52]	; (8001540 <MX_ADC1_Init+0x98>)
 800150a:	f000 feef 	bl	80022ec <HAL_ADC_Init>
 800150e:	4603      	mov	r3, r0
 8001510:	2b00      	cmp	r3, #0
 8001512:	d001      	beq.n	8001518 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001514:	f000 fbde 	bl	8001cd4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001518:	2305      	movs	r3, #5
 800151a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800151c:	2301      	movs	r3, #1
 800151e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001520:	2307      	movs	r3, #7
 8001522:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001524:	463b      	mov	r3, r7
 8001526:	4619      	mov	r1, r3
 8001528:	4805      	ldr	r0, [pc, #20]	; (8001540 <MX_ADC1_Init+0x98>)
 800152a:	f001 f847 	bl	80025bc <HAL_ADC_ConfigChannel>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001534:	f000 fbce 	bl	8001cd4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001538:	bf00      	nop
 800153a:	3710      	adds	r7, #16
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	200004ac 	.word	0x200004ac
 8001544:	40012000 	.word	0x40012000
 8001548:	0f000001 	.word	0x0f000001

0800154c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b096      	sub	sp, #88	; 0x58
 8001550:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001552:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001556:	2200      	movs	r2, #0
 8001558:	601a      	str	r2, [r3, #0]
 800155a:	605a      	str	r2, [r3, #4]
 800155c:	609a      	str	r2, [r3, #8]
 800155e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001560:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001564:	2200      	movs	r2, #0
 8001566:	601a      	str	r2, [r3, #0]
 8001568:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800156a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800156e:	2200      	movs	r2, #0
 8001570:	601a      	str	r2, [r3, #0]
 8001572:	605a      	str	r2, [r3, #4]
 8001574:	609a      	str	r2, [r3, #8]
 8001576:	60da      	str	r2, [r3, #12]
 8001578:	611a      	str	r2, [r3, #16]
 800157a:	615a      	str	r2, [r3, #20]
 800157c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800157e:	1d3b      	adds	r3, r7, #4
 8001580:	2220      	movs	r2, #32
 8001582:	2100      	movs	r1, #0
 8001584:	4618      	mov	r0, r3
 8001586:	f007 fcb0 	bl	8008eea <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800158a:	4b44      	ldr	r3, [pc, #272]	; (800169c <MX_TIM1_Init+0x150>)
 800158c:	4a44      	ldr	r2, [pc, #272]	; (80016a0 <MX_TIM1_Init+0x154>)
 800158e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 9-1;
 8001590:	4b42      	ldr	r3, [pc, #264]	; (800169c <MX_TIM1_Init+0x150>)
 8001592:	2208      	movs	r2, #8
 8001594:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001596:	4b41      	ldr	r3, [pc, #260]	; (800169c <MX_TIM1_Init+0x150>)
 8001598:	2200      	movs	r2, #0
 800159a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 800159c:	4b3f      	ldr	r3, [pc, #252]	; (800169c <MX_TIM1_Init+0x150>)
 800159e:	f240 32e7 	movw	r2, #999	; 0x3e7
 80015a2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015a4:	4b3d      	ldr	r3, [pc, #244]	; (800169c <MX_TIM1_Init+0x150>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80015aa:	4b3c      	ldr	r3, [pc, #240]	; (800169c <MX_TIM1_Init+0x150>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015b0:	4b3a      	ldr	r3, [pc, #232]	; (800169c <MX_TIM1_Init+0x150>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80015b6:	4839      	ldr	r0, [pc, #228]	; (800169c <MX_TIM1_Init+0x150>)
 80015b8:	f002 fe8a 	bl	80042d0 <HAL_TIM_Base_Init>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d001      	beq.n	80015c6 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80015c2:	f000 fb87 	bl	8001cd4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015ca:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80015cc:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80015d0:	4619      	mov	r1, r3
 80015d2:	4832      	ldr	r0, [pc, #200]	; (800169c <MX_TIM1_Init+0x150>)
 80015d4:	f003 f8ae 	bl	8004734 <HAL_TIM_ConfigClockSource>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80015de:	f000 fb79 	bl	8001cd4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80015e2:	482e      	ldr	r0, [pc, #184]	; (800169c <MX_TIM1_Init+0x150>)
 80015e4:	f002 fec3 	bl	800436e <HAL_TIM_PWM_Init>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d001      	beq.n	80015f2 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80015ee:	f000 fb71 	bl	8001cd4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015f2:	2300      	movs	r3, #0
 80015f4:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015f6:	2300      	movs	r3, #0
 80015f8:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80015fa:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80015fe:	4619      	mov	r1, r3
 8001600:	4826      	ldr	r0, [pc, #152]	; (800169c <MX_TIM1_Init+0x150>)
 8001602:	f003 fc6f 	bl	8004ee4 <HAL_TIMEx_MasterConfigSynchronization>
 8001606:	4603      	mov	r3, r0
 8001608:	2b00      	cmp	r3, #0
 800160a:	d001      	beq.n	8001610 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 800160c:	f000 fb62 	bl	8001cd4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001610:	2360      	movs	r3, #96	; 0x60
 8001612:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001614:	2300      	movs	r3, #0
 8001616:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001618:	2300      	movs	r3, #0
 800161a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800161c:	2300      	movs	r3, #0
 800161e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001620:	2300      	movs	r3, #0
 8001622:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001624:	2300      	movs	r3, #0
 8001626:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001628:	2300      	movs	r3, #0
 800162a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800162c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001630:	2208      	movs	r2, #8
 8001632:	4619      	mov	r1, r3
 8001634:	4819      	ldr	r0, [pc, #100]	; (800169c <MX_TIM1_Init+0x150>)
 8001636:	f002 ffbb 	bl	80045b0 <HAL_TIM_PWM_ConfigChannel>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d001      	beq.n	8001644 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001640:	f000 fb48 	bl	8001cd4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001644:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001648:	220c      	movs	r2, #12
 800164a:	4619      	mov	r1, r3
 800164c:	4813      	ldr	r0, [pc, #76]	; (800169c <MX_TIM1_Init+0x150>)
 800164e:	f002 ffaf 	bl	80045b0 <HAL_TIM_PWM_ConfigChannel>
 8001652:	4603      	mov	r3, r0
 8001654:	2b00      	cmp	r3, #0
 8001656:	d001      	beq.n	800165c <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001658:	f000 fb3c 	bl	8001cd4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800165c:	2300      	movs	r3, #0
 800165e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001660:	2300      	movs	r3, #0
 8001662:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001664:	2300      	movs	r3, #0
 8001666:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001668:	2300      	movs	r3, #0
 800166a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800166c:	2300      	movs	r3, #0
 800166e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001670:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001674:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001676:	2300      	movs	r3, #0
 8001678:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800167a:	1d3b      	adds	r3, r7, #4
 800167c:	4619      	mov	r1, r3
 800167e:	4807      	ldr	r0, [pc, #28]	; (800169c <MX_TIM1_Init+0x150>)
 8001680:	f003 fcac 	bl	8004fdc <HAL_TIMEx_ConfigBreakDeadTime>
 8001684:	4603      	mov	r3, r0
 8001686:	2b00      	cmp	r3, #0
 8001688:	d001      	beq.n	800168e <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 800168a:	f000 fb23 	bl	8001cd4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800168e:	4803      	ldr	r0, [pc, #12]	; (800169c <MX_TIM1_Init+0x150>)
 8001690:	f000 fbf6 	bl	8001e80 <HAL_TIM_MspPostInit>

}
 8001694:	bf00      	nop
 8001696:	3758      	adds	r7, #88	; 0x58
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}
 800169c:	20000554 	.word	0x20000554
 80016a0:	40010000 	.word	0x40010000

080016a4 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80016a8:	4b11      	ldr	r3, [pc, #68]	; (80016f0 <MX_USART6_UART_Init+0x4c>)
 80016aa:	4a12      	ldr	r2, [pc, #72]	; (80016f4 <MX_USART6_UART_Init+0x50>)
 80016ac:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80016ae:	4b10      	ldr	r3, [pc, #64]	; (80016f0 <MX_USART6_UART_Init+0x4c>)
 80016b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80016b4:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80016b6:	4b0e      	ldr	r3, [pc, #56]	; (80016f0 <MX_USART6_UART_Init+0x4c>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80016bc:	4b0c      	ldr	r3, [pc, #48]	; (80016f0 <MX_USART6_UART_Init+0x4c>)
 80016be:	2200      	movs	r2, #0
 80016c0:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80016c2:	4b0b      	ldr	r3, [pc, #44]	; (80016f0 <MX_USART6_UART_Init+0x4c>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80016c8:	4b09      	ldr	r3, [pc, #36]	; (80016f0 <MX_USART6_UART_Init+0x4c>)
 80016ca:	220c      	movs	r2, #12
 80016cc:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016ce:	4b08      	ldr	r3, [pc, #32]	; (80016f0 <MX_USART6_UART_Init+0x4c>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80016d4:	4b06      	ldr	r3, [pc, #24]	; (80016f0 <MX_USART6_UART_Init+0x4c>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80016da:	4805      	ldr	r0, [pc, #20]	; (80016f0 <MX_USART6_UART_Init+0x4c>)
 80016dc:	f003 fcd0 	bl	8005080 <HAL_UART_Init>
 80016e0:	4603      	mov	r3, r0
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d001      	beq.n	80016ea <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80016e6:	f000 faf5 	bl	8001cd4 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80016ea:	bf00      	nop
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	2000059c 	.word	0x2000059c
 80016f4:	40011400 	.word	0x40011400

080016f8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80016fe:	2300      	movs	r3, #0
 8001700:	607b      	str	r3, [r7, #4]
 8001702:	4b0c      	ldr	r3, [pc, #48]	; (8001734 <MX_DMA_Init+0x3c>)
 8001704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001706:	4a0b      	ldr	r2, [pc, #44]	; (8001734 <MX_DMA_Init+0x3c>)
 8001708:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800170c:	6313      	str	r3, [r2, #48]	; 0x30
 800170e:	4b09      	ldr	r3, [pc, #36]	; (8001734 <MX_DMA_Init+0x3c>)
 8001710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001712:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001716:	607b      	str	r3, [r7, #4]
 8001718:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 800171a:	2200      	movs	r2, #0
 800171c:	2105      	movs	r1, #5
 800171e:	2038      	movs	r0, #56	; 0x38
 8001720:	f001 fad7 	bl	8002cd2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001724:	2038      	movs	r0, #56	; 0x38
 8001726:	f001 faf0 	bl	8002d0a <HAL_NVIC_EnableIRQ>

}
 800172a:	bf00      	nop
 800172c:	3708      	adds	r7, #8
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	40023800 	.word	0x40023800

08001738 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b08a      	sub	sp, #40	; 0x28
 800173c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800173e:	f107 0314 	add.w	r3, r7, #20
 8001742:	2200      	movs	r2, #0
 8001744:	601a      	str	r2, [r3, #0]
 8001746:	605a      	str	r2, [r3, #4]
 8001748:	609a      	str	r2, [r3, #8]
 800174a:	60da      	str	r2, [r3, #12]
 800174c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800174e:	2300      	movs	r3, #0
 8001750:	613b      	str	r3, [r7, #16]
 8001752:	4b45      	ldr	r3, [pc, #276]	; (8001868 <MX_GPIO_Init+0x130>)
 8001754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001756:	4a44      	ldr	r2, [pc, #272]	; (8001868 <MX_GPIO_Init+0x130>)
 8001758:	f043 0304 	orr.w	r3, r3, #4
 800175c:	6313      	str	r3, [r2, #48]	; 0x30
 800175e:	4b42      	ldr	r3, [pc, #264]	; (8001868 <MX_GPIO_Init+0x130>)
 8001760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001762:	f003 0304 	and.w	r3, r3, #4
 8001766:	613b      	str	r3, [r7, #16]
 8001768:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800176a:	2300      	movs	r3, #0
 800176c:	60fb      	str	r3, [r7, #12]
 800176e:	4b3e      	ldr	r3, [pc, #248]	; (8001868 <MX_GPIO_Init+0x130>)
 8001770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001772:	4a3d      	ldr	r2, [pc, #244]	; (8001868 <MX_GPIO_Init+0x130>)
 8001774:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001778:	6313      	str	r3, [r2, #48]	; 0x30
 800177a:	4b3b      	ldr	r3, [pc, #236]	; (8001868 <MX_GPIO_Init+0x130>)
 800177c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800177e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001782:	60fb      	str	r3, [r7, #12]
 8001784:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001786:	2300      	movs	r3, #0
 8001788:	60bb      	str	r3, [r7, #8]
 800178a:	4b37      	ldr	r3, [pc, #220]	; (8001868 <MX_GPIO_Init+0x130>)
 800178c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178e:	4a36      	ldr	r2, [pc, #216]	; (8001868 <MX_GPIO_Init+0x130>)
 8001790:	f043 0301 	orr.w	r3, r3, #1
 8001794:	6313      	str	r3, [r2, #48]	; 0x30
 8001796:	4b34      	ldr	r3, [pc, #208]	; (8001868 <MX_GPIO_Init+0x130>)
 8001798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800179a:	f003 0301 	and.w	r3, r3, #1
 800179e:	60bb      	str	r3, [r7, #8]
 80017a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80017a2:	2300      	movs	r3, #0
 80017a4:	607b      	str	r3, [r7, #4]
 80017a6:	4b30      	ldr	r3, [pc, #192]	; (8001868 <MX_GPIO_Init+0x130>)
 80017a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017aa:	4a2f      	ldr	r2, [pc, #188]	; (8001868 <MX_GPIO_Init+0x130>)
 80017ac:	f043 0310 	orr.w	r3, r3, #16
 80017b0:	6313      	str	r3, [r2, #48]	; 0x30
 80017b2:	4b2d      	ldr	r3, [pc, #180]	; (8001868 <MX_GPIO_Init+0x130>)
 80017b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017b6:	f003 0310 	and.w	r3, r3, #16
 80017ba:	607b      	str	r3, [r7, #4]
 80017bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017be:	2300      	movs	r3, #0
 80017c0:	603b      	str	r3, [r7, #0]
 80017c2:	4b29      	ldr	r3, [pc, #164]	; (8001868 <MX_GPIO_Init+0x130>)
 80017c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c6:	4a28      	ldr	r2, [pc, #160]	; (8001868 <MX_GPIO_Init+0x130>)
 80017c8:	f043 0308 	orr.w	r3, r3, #8
 80017cc:	6313      	str	r3, [r2, #48]	; 0x30
 80017ce:	4b26      	ldr	r3, [pc, #152]	; (8001868 <MX_GPIO_Init+0x130>)
 80017d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d2:	f003 0308 	and.w	r3, r3, #8
 80017d6:	603b      	str	r3, [r7, #0]
 80017d8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Heater_Ctrl_GPIO_Port, Heater_Ctrl_Pin, GPIO_PIN_RESET);
 80017da:	2200      	movs	r2, #0
 80017dc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80017e0:	4822      	ldr	r0, [pc, #136]	; (800186c <MX_GPIO_Init+0x134>)
 80017e2:	f002 f873 	bl	80038cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, FC_Ctrl_Pin|Fan_Ctrl_Pin, GPIO_PIN_RESET);
 80017e6:	2200      	movs	r2, #0
 80017e8:	210a      	movs	r1, #10
 80017ea:	4821      	ldr	r0, [pc, #132]	; (8001870 <MX_GPIO_Init+0x138>)
 80017ec:	f002 f86e 	bl	80038cc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Thermostat_Pin Relay_Pin */
  GPIO_InitStruct.Pin = Thermostat_Pin|Relay_Pin;
 80017f0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80017f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80017f6:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80017fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fc:	2300      	movs	r3, #0
 80017fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001800:	f107 0314 	add.w	r3, r7, #20
 8001804:	4619      	mov	r1, r3
 8001806:	4819      	ldr	r0, [pc, #100]	; (800186c <MX_GPIO_Init+0x134>)
 8001808:	f001 fe9c 	bl	8003544 <HAL_GPIO_Init>

  /*Configure GPIO pin : Heater_Ctrl_Pin */
  GPIO_InitStruct.Pin = Heater_Ctrl_Pin;
 800180c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001810:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001812:	2301      	movs	r3, #1
 8001814:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001816:	2300      	movs	r3, #0
 8001818:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800181a:	2300      	movs	r3, #0
 800181c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Heater_Ctrl_GPIO_Port, &GPIO_InitStruct);
 800181e:	f107 0314 	add.w	r3, r7, #20
 8001822:	4619      	mov	r1, r3
 8001824:	4811      	ldr	r0, [pc, #68]	; (800186c <MX_GPIO_Init+0x134>)
 8001826:	f001 fe8d 	bl	8003544 <HAL_GPIO_Init>

  /*Configure GPIO pins : FC_Ctrl_Pin Fan_Ctrl_Pin */
  GPIO_InitStruct.Pin = FC_Ctrl_Pin|Fan_Ctrl_Pin;
 800182a:	230a      	movs	r3, #10
 800182c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800182e:	2301      	movs	r3, #1
 8001830:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001832:	2300      	movs	r3, #0
 8001834:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001836:	2300      	movs	r3, #0
 8001838:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800183a:	f107 0314 	add.w	r3, r7, #20
 800183e:	4619      	mov	r1, r3
 8001840:	480b      	ldr	r0, [pc, #44]	; (8001870 <MX_GPIO_Init+0x138>)
 8001842:	f001 fe7f 	bl	8003544 <HAL_GPIO_Init>

  /*Configure GPIO pin : FC_Failure_Pin */
  GPIO_InitStruct.Pin = FC_Failure_Pin;
 8001846:	2310      	movs	r3, #16
 8001848:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800184a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800184e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001850:	2300      	movs	r3, #0
 8001852:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(FC_Failure_GPIO_Port, &GPIO_InitStruct);
 8001854:	f107 0314 	add.w	r3, r7, #20
 8001858:	4619      	mov	r1, r3
 800185a:	4805      	ldr	r0, [pc, #20]	; (8001870 <MX_GPIO_Init+0x138>)
 800185c:	f001 fe72 	bl	8003544 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001860:	bf00      	nop
 8001862:	3728      	adds	r7, #40	; 0x28
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}
 8001868:	40023800 	.word	0x40023800
 800186c:	40021000 	.word	0x40021000
 8001870:	40020c00 	.word	0x40020c00

08001874 <StartTaskReceiveData>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTaskReceiveData */
void StartTaskReceiveData(void const * argument)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b08a      	sub	sp, #40	; 0x28
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	char num[30];
	uint8_t num_index=0;
 800187c:	2300      	movs	r3, #0
 800187e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while(rx_buffer[num_index]!='\0')
 8001882:	e00f      	b.n	80018a4 <StartTaskReceiveData+0x30>
	{
	  num[num_index]=rx_buffer[num_index+1];
 8001884:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001888:	1c5a      	adds	r2, r3, #1
 800188a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800188e:	4965      	ldr	r1, [pc, #404]	; (8001a24 <StartTaskReceiveData+0x1b0>)
 8001890:	5c8a      	ldrb	r2, [r1, r2]
 8001892:	3328      	adds	r3, #40	; 0x28
 8001894:	443b      	add	r3, r7
 8001896:	f803 2c20 	strb.w	r2, [r3, #-32]
	  num_index++;
 800189a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800189e:	3301      	adds	r3, #1
 80018a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while(rx_buffer[num_index]!='\0')
 80018a4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80018a8:	4a5e      	ldr	r2, [pc, #376]	; (8001a24 <StartTaskReceiveData+0x1b0>)
 80018aa:	5cd3      	ldrb	r3, [r2, r3]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d1e9      	bne.n	8001884 <StartTaskReceiveData+0x10>
	}
	switch (rx_buffer[0])
 80018b0:	4b5c      	ldr	r3, [pc, #368]	; (8001a24 <StartTaskReceiveData+0x1b0>)
 80018b2:	781b      	ldrb	r3, [r3, #0]
 80018b4:	3b63      	subs	r3, #99	; 0x63
 80018b6:	2b13      	cmp	r3, #19
 80018b8:	f200 80af 	bhi.w	8001a1a <StartTaskReceiveData+0x1a6>
 80018bc:	a201      	add	r2, pc, #4	; (adr r2, 80018c4 <StartTaskReceiveData+0x50>)
 80018be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018c2:	bf00      	nop
 80018c4:	080019a3 	.word	0x080019a3
 80018c8:	080019f7 	.word	0x080019f7
 80018cc:	08001a1b 	.word	0x08001a1b
 80018d0:	08001971 	.word	0x08001971
 80018d4:	08001a1b 	.word	0x08001a1b
 80018d8:	08001989 	.word	0x08001989
 80018dc:	080019d9 	.word	0x080019d9
 80018e0:	08001a1b 	.word	0x08001a1b
 80018e4:	08001a1b 	.word	0x08001a1b
 80018e8:	08001a1b 	.word	0x08001a1b
 80018ec:	08001a1b 	.word	0x08001a1b
 80018f0:	08001a1b 	.word	0x08001a1b
 80018f4:	08001a1b 	.word	0x08001a1b
 80018f8:	080019bb 	.word	0x080019bb
 80018fc:	08001a1b 	.word	0x08001a1b
 8001900:	08001a15 	.word	0x08001a15
 8001904:	08001a1b 	.word	0x08001a1b
 8001908:	08001915 	.word	0x08001915
 800190c:	08001a1b 	.word	0x08001a1b
 8001910:	0800194d 	.word	0x0800194d
	{
		case 't':
		{
			temp_set = atof(num);
 8001914:	f107 0308 	add.w	r3, r7, #8
 8001918:	4618      	mov	r0, r3
 800191a:	f005 febf 	bl	800769c <atof>
 800191e:	ec53 2b10 	vmov	r2, r3, d0
 8001922:	4610      	mov	r0, r2
 8001924:	4619      	mov	r1, r3
 8001926:	f7ff f96f 	bl	8000c08 <__aeabi_d2f>
 800192a:	4603      	mov	r3, r0
 800192c:	4a3e      	ldr	r2, [pc, #248]	; (8001a28 <StartTaskReceiveData+0x1b4>)
 800192e:	6013      	str	r3, [r2, #0]
			last_error_pres = 0;
 8001930:	4b3e      	ldr	r3, [pc, #248]	; (8001a2c <StartTaskReceiveData+0x1b8>)
 8001932:	f04f 0200 	mov.w	r2, #0
 8001936:	601a      	str	r2, [r3, #0]
			integrated_error_pres = 0;
 8001938:	4b3d      	ldr	r3, [pc, #244]	; (8001a30 <StartTaskReceiveData+0x1bc>)
 800193a:	f04f 0200 	mov.w	r2, #0
 800193e:	601a      	str	r2, [r3, #0]
			timerPID_pres = HAL_GetTick();
 8001940:	f000 fcc8 	bl	80022d4 <HAL_GetTick>
 8001944:	4603      	mov	r3, r0
 8001946:	4a3b      	ldr	r2, [pc, #236]	; (8001a34 <StartTaskReceiveData+0x1c0>)
 8001948:	6013      	str	r3, [r2, #0]
			break;
 800194a:	e066      	b.n	8001a1a <StartTaskReceiveData+0x1a6>
		}
		case 'v':
		{
			flag_speed = 1;
 800194c:	4b3a      	ldr	r3, [pc, #232]	; (8001a38 <StartTaskReceiveData+0x1c4>)
 800194e:	2201      	movs	r2, #1
 8001950:	701a      	strb	r2, [r3, #0]
			speed_set = atof(num);
 8001952:	f107 0308 	add.w	r3, r7, #8
 8001956:	4618      	mov	r0, r3
 8001958:	f005 fea0 	bl	800769c <atof>
 800195c:	ec53 2b10 	vmov	r2, r3, d0
 8001960:	4610      	mov	r0, r2
 8001962:	4619      	mov	r1, r3
 8001964:	f7ff f950 	bl	8000c08 <__aeabi_d2f>
 8001968:	4603      	mov	r3, r0
 800196a:	4a34      	ldr	r2, [pc, #208]	; (8001a3c <StartTaskReceiveData+0x1c8>)
 800196c:	6013      	str	r3, [r2, #0]
			break;
 800196e:	e054      	b.n	8001a1a <StartTaskReceiveData+0x1a6>
		}
		case 'f'://fan control
		{
			HAL_GPIO_WritePin(Fan_Ctrl_GPIO_Port, Fan_Ctrl_Pin, atoi(num));
 8001970:	f107 0308 	add.w	r3, r7, #8
 8001974:	4618      	mov	r0, r3
 8001976:	f005 fe94 	bl	80076a2 <atoi>
 800197a:	4603      	mov	r3, r0
 800197c:	b2db      	uxtb	r3, r3
 800197e:	461a      	mov	r2, r3
 8001980:	2108      	movs	r1, #8
 8001982:	482f      	ldr	r0, [pc, #188]	; (8001a40 <StartTaskReceiveData+0x1cc>)
 8001984:	f001 ffa2 	bl	80038cc <HAL_GPIO_WritePin>
		}
		case 'h'://heater control
		{
			HAL_GPIO_WritePin(Heater_Ctrl_GPIO_Port, Heater_Ctrl_Pin, atoi(num));
 8001988:	f107 0308 	add.w	r3, r7, #8
 800198c:	4618      	mov	r0, r3
 800198e:	f005 fe88 	bl	80076a2 <atoi>
 8001992:	4603      	mov	r3, r0
 8001994:	b2db      	uxtb	r3, r3
 8001996:	461a      	mov	r2, r3
 8001998:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800199c:	4829      	ldr	r0, [pc, #164]	; (8001a44 <StartTaskReceiveData+0x1d0>)
 800199e:	f001 ff95 	bl	80038cc <HAL_GPIO_WritePin>
		}
		case 'c': //frequency converter control
		{
			HAL_GPIO_WritePin(FC_Ctrl_GPIO_Port, FC_Ctrl_Pin, atoi(num));
 80019a2:	f107 0308 	add.w	r3, r7, #8
 80019a6:	4618      	mov	r0, r3
 80019a8:	f005 fe7b 	bl	80076a2 <atoi>
 80019ac:	4603      	mov	r3, r0
 80019ae:	b2db      	uxtb	r3, r3
 80019b0:	461a      	mov	r2, r3
 80019b2:	2102      	movs	r1, #2
 80019b4:	4822      	ldr	r0, [pc, #136]	; (8001a40 <StartTaskReceiveData+0x1cc>)
 80019b6:	f001 ff89 	bl	80038cc <HAL_GPIO_WritePin>
		}
		case 'p':
		{
			PID_TEMP.Kp = atof(num);
 80019ba:	f107 0308 	add.w	r3, r7, #8
 80019be:	4618      	mov	r0, r3
 80019c0:	f005 fe6c 	bl	800769c <atof>
 80019c4:	ec53 2b10 	vmov	r2, r3, d0
 80019c8:	4610      	mov	r0, r2
 80019ca:	4619      	mov	r1, r3
 80019cc:	f7ff f91c 	bl	8000c08 <__aeabi_d2f>
 80019d0:	4603      	mov	r3, r0
 80019d2:	4a1d      	ldr	r2, [pc, #116]	; (8001a48 <StartTaskReceiveData+0x1d4>)
 80019d4:	6013      	str	r3, [r2, #0]
			break;
 80019d6:	e020      	b.n	8001a1a <StartTaskReceiveData+0x1a6>
		}
		case 'i': //
		{
			PID_TEMP.Ki = atof(num);
 80019d8:	f107 0308 	add.w	r3, r7, #8
 80019dc:	4618      	mov	r0, r3
 80019de:	f005 fe5d 	bl	800769c <atof>
 80019e2:	ec53 2b10 	vmov	r2, r3, d0
 80019e6:	4610      	mov	r0, r2
 80019e8:	4619      	mov	r1, r3
 80019ea:	f7ff f90d 	bl	8000c08 <__aeabi_d2f>
 80019ee:	4603      	mov	r3, r0
 80019f0:	4a15      	ldr	r2, [pc, #84]	; (8001a48 <StartTaskReceiveData+0x1d4>)
 80019f2:	6053      	str	r3, [r2, #4]
			break;
 80019f4:	e011      	b.n	8001a1a <StartTaskReceiveData+0x1a6>
		}
		case 'd': //
		{
			PID_TEMP.Kd = atof(num);
 80019f6:	f107 0308 	add.w	r3, r7, #8
 80019fa:	4618      	mov	r0, r3
 80019fc:	f005 fe4e 	bl	800769c <atof>
 8001a00:	ec53 2b10 	vmov	r2, r3, d0
 8001a04:	4610      	mov	r0, r2
 8001a06:	4619      	mov	r1, r3
 8001a08:	f7ff f8fe 	bl	8000c08 <__aeabi_d2f>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	4a0e      	ldr	r2, [pc, #56]	; (8001a48 <StartTaskReceiveData+0x1d4>)
 8001a10:	6093      	str	r3, [r2, #8]
			break;
 8001a12:	e002      	b.n	8001a1a <StartTaskReceiveData+0x1a6>
		}
		case 'r':
		{
			response = 1;
 8001a14:	4b0d      	ldr	r3, [pc, #52]	; (8001a4c <StartTaskReceiveData+0x1d8>)
 8001a16:	2201      	movs	r2, #1
 8001a18:	701a      	strb	r2, [r3, #0]
		}
	}

    osDelay(1);
 8001a1a:	2001      	movs	r0, #1
 8001a1c:	f004 fc13 	bl	8006246 <osDelay>
  {
 8001a20:	e72c      	b.n	800187c <StartTaskReceiveData+0x8>
 8001a22:	bf00      	nop
 8001a24:	2000064c 	.word	0x2000064c
 8001a28:	2000060c 	.word	0x2000060c
 8001a2c:	20000204 	.word	0x20000204
 8001a30:	20000208 	.word	0x20000208
 8001a34:	20000200 	.word	0x20000200
 8001a38:	20000605 	.word	0x20000605
 8001a3c:	20000610 	.word	0x20000610
 8001a40:	40020c00 	.word	0x40020c00
 8001a44:	40021000 	.word	0x40021000
 8001a48:	20000000 	.word	0x20000000
 8001a4c:	20000606 	.word	0x20000606

08001a50 <StartTaskHeater>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskHeater */
void StartTaskHeater(void const * argument)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b082      	sub	sp, #8
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskHeater */
  /* Infinite loop */
  for(;;)
  {
	  if(HAL_GPIO_ReadPin(Heater_Ctrl_GPIO_Port, Heater_Ctrl_Pin) && HAL_GPIO_ReadPin(Fan_Ctrl_GPIO_Port, Fan_Ctrl_Pin))
 8001a58:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a5c:	4840      	ldr	r0, [pc, #256]	; (8001b60 <StartTaskHeater+0x110>)
 8001a5e:	f001 ff1d 	bl	800389c <HAL_GPIO_ReadPin>
 8001a62:	4603      	mov	r3, r0
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d074      	beq.n	8001b52 <StartTaskHeater+0x102>
 8001a68:	2108      	movs	r1, #8
 8001a6a:	483e      	ldr	r0, [pc, #248]	; (8001b64 <StartTaskHeater+0x114>)
 8001a6c:	f001 ff16 	bl	800389c <HAL_GPIO_ReadPin>
 8001a70:	4603      	mov	r3, r0
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d06d      	beq.n	8001b52 <StartTaskHeater+0x102>
	  {
		  if(!HAL_GPIO_ReadPin(Thermostat_GPIO_Port, Thermostat_Pin))
 8001a76:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a7a:	4839      	ldr	r0, [pc, #228]	; (8001b60 <StartTaskHeater+0x110>)
 8001a7c:	f001 ff0e 	bl	800389c <HAL_GPIO_ReadPin>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d169      	bne.n	8001b5a <StartTaskHeater+0x10a>
		  {
			  if(flag_adc)
 8001a86:	4b38      	ldr	r3, [pc, #224]	; (8001b68 <StartTaskHeater+0x118>)
 8001a88:	781b      	ldrb	r3, [r3, #0]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d065      	beq.n	8001b5a <StartTaskHeater+0x10a>
			  {
				  if(flag_avg)
 8001a8e:	4b37      	ldr	r3, [pc, #220]	; (8001b6c <StartTaskHeater+0x11c>)
 8001a90:	781b      	ldrb	r3, [r3, #0]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d010      	beq.n	8001ab8 <StartTaskHeater+0x68>
				  {
					  temp = (float)adc_average*coeff_temp;
 8001a96:	4b36      	ldr	r3, [pc, #216]	; (8001b70 <StartTaskHeater+0x120>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	ee07 3a90 	vmov	s15, r3
 8001a9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001aa2:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8001aa6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001aaa:	4b32      	ldr	r3, [pc, #200]	; (8001b74 <StartTaskHeater+0x124>)
 8001aac:	edc3 7a00 	vstr	s15, [r3]
					  flag_avg = 0;
 8001ab0:	4b2e      	ldr	r3, [pc, #184]	; (8001b6c <StartTaskHeater+0x11c>)
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	701a      	strb	r2, [r3, #0]
 8001ab6:	e00c      	b.n	8001ad2 <StartTaskHeater+0x82>
				  }
				  else
				  {
					  temp = (float)adc_value*coeff_temp;
 8001ab8:	4b2f      	ldr	r3, [pc, #188]	; (8001b78 <StartTaskHeater+0x128>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	ee07 3a90 	vmov	s15, r3
 8001ac0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ac4:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8001ac8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001acc:	4b29      	ldr	r3, [pc, #164]	; (8001b74 <StartTaskHeater+0x124>)
 8001ace:	edc3 7a00 	vstr	s15, [r3]
				  }
				  if(abs(temp-temp_set)>2)
 8001ad2:	4b28      	ldr	r3, [pc, #160]	; (8001b74 <StartTaskHeater+0x124>)
 8001ad4:	ed93 7a00 	vldr	s14, [r3]
 8001ad8:	4b28      	ldr	r3, [pc, #160]	; (8001b7c <StartTaskHeater+0x12c>)
 8001ada:	edd3 7a00 	vldr	s15, [r3]
 8001ade:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ae2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ae6:	ee17 3a90 	vmov	r3, s15
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	bfb8      	it	lt
 8001aee:	425b      	neglt	r3, r3
 8001af0:	2b02      	cmp	r3, #2
 8001af2:	dd26      	ble.n	8001b42 <StartTaskHeater+0xf2>
				  {
					  pwm_temp = PID_Calc(PID_TEMP, temp, temp_set);
 8001af4:	4b1f      	ldr	r3, [pc, #124]	; (8001b74 <StartTaskHeater+0x124>)
 8001af6:	ed93 6a00 	vldr	s12, [r3]
 8001afa:	4b20      	ldr	r3, [pc, #128]	; (8001b7c <StartTaskHeater+0x12c>)
 8001afc:	edd3 5a00 	vldr	s11, [r3]
 8001b00:	4b1f      	ldr	r3, [pc, #124]	; (8001b80 <StartTaskHeater+0x130>)
 8001b02:	edd3 6a00 	vldr	s13, [r3]
 8001b06:	ed93 7a01 	vldr	s14, [r3, #4]
 8001b0a:	edd3 7a02 	vldr	s15, [r3, #8]
 8001b0e:	eeb0 2a65 	vmov.f32	s4, s11
 8001b12:	eef0 1a46 	vmov.f32	s3, s12
 8001b16:	eeb0 0a66 	vmov.f32	s0, s13
 8001b1a:	eef0 0a47 	vmov.f32	s1, s14
 8001b1e:	eeb0 1a67 	vmov.f32	s2, s15
 8001b22:	f7ff fa75 	bl	8001010 <PID_Calc>
 8001b26:	4603      	mov	r3, r0
 8001b28:	b29a      	uxth	r2, r3
 8001b2a:	4b16      	ldr	r3, [pc, #88]	; (8001b84 <StartTaskHeater+0x134>)
 8001b2c:	801a      	strh	r2, [r3, #0]
					  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,pwm_temp);
 8001b2e:	4b15      	ldr	r3, [pc, #84]	; (8001b84 <StartTaskHeater+0x134>)
 8001b30:	881a      	ldrh	r2, [r3, #0]
 8001b32:	4b15      	ldr	r3, [pc, #84]	; (8001b88 <StartTaskHeater+0x138>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	63da      	str	r2, [r3, #60]	; 0x3c
					  osDelay(1000);
 8001b38:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001b3c:	f004 fb83 	bl	8006246 <osDelay>
 8001b40:	e003      	b.n	8001b4a <StartTaskHeater+0xfa>
				  }
				  else
				  {
					  osDelay(60000);
 8001b42:	f64e 2060 	movw	r0, #60000	; 0xea60
 8001b46:	f004 fb7e 	bl	8006246 <osDelay>
				  }
				  flag_adc = 0;
 8001b4a:	4b07      	ldr	r3, [pc, #28]	; (8001b68 <StartTaskHeater+0x118>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	701a      	strb	r2, [r3, #0]
		  if(!HAL_GPIO_ReadPin(Thermostat_GPIO_Port, Thermostat_Pin))
 8001b50:	e003      	b.n	8001b5a <StartTaskHeater+0x10a>

		  }
	  }
	  else
	  {
		  osDelay(300000);
 8001b52:	480e      	ldr	r0, [pc, #56]	; (8001b8c <StartTaskHeater+0x13c>)
 8001b54:	f004 fb77 	bl	8006246 <osDelay>
 8001b58:	e77e      	b.n	8001a58 <StartTaskHeater+0x8>
		  if(!HAL_GPIO_ReadPin(Thermostat_GPIO_Port, Thermostat_Pin))
 8001b5a:	bf00      	nop
	  if(HAL_GPIO_ReadPin(Heater_Ctrl_GPIO_Port, Heater_Ctrl_Pin) && HAL_GPIO_ReadPin(Fan_Ctrl_GPIO_Port, Fan_Ctrl_Pin))
 8001b5c:	e77c      	b.n	8001a58 <StartTaskHeater+0x8>
 8001b5e:	bf00      	nop
 8001b60:	40021000 	.word	0x40021000
 8001b64:	40020c00 	.word	0x40020c00
 8001b68:	20000603 	.word	0x20000603
 8001b6c:	20000602 	.word	0x20000602
 8001b70:	200005fc 	.word	0x200005fc
 8001b74:	20000608 	.word	0x20000608
 8001b78:	200005f0 	.word	0x200005f0
 8001b7c:	2000060c 	.word	0x2000060c
 8001b80:	20000000 	.word	0x20000000
 8001b84:	20000614 	.word	0x20000614
 8001b88:	20000554 	.word	0x20000554
 8001b8c:	000493e0 	.word	0x000493e0

08001b90 <StartTaskFan>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskFan */
void StartTaskFan(void const * argument)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b082      	sub	sp, #8
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskFan */
  /* Infinite loop */
  for(;;)
  {
	  if(HAL_GPIO_ReadPin(Fan_Ctrl_GPIO_Port, Fan_Ctrl_Pin))
 8001b98:	2108      	movs	r1, #8
 8001b9a:	481f      	ldr	r0, [pc, #124]	; (8001c18 <StartTaskFan+0x88>)
 8001b9c:	f001 fe7e 	bl	800389c <HAL_GPIO_ReadPin>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d02e      	beq.n	8001c04 <StartTaskFan+0x74>
	  {
		  if(HAL_GPIO_ReadPin(Relay_GPIO_Port, Relay_Pin) && HAL_GPIO_ReadPin(FC_Failure_GPIO_Port, FC_Failure_Pin))
 8001ba6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001baa:	481c      	ldr	r0, [pc, #112]	; (8001c1c <StartTaskFan+0x8c>)
 8001bac:	f001 fe76 	bl	800389c <HAL_GPIO_ReadPin>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d026      	beq.n	8001c04 <StartTaskFan+0x74>
 8001bb6:	2110      	movs	r1, #16
 8001bb8:	4817      	ldr	r0, [pc, #92]	; (8001c18 <StartTaskFan+0x88>)
 8001bba:	f001 fe6f 	bl	800389c <HAL_GPIO_ReadPin>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d01f      	beq.n	8001c04 <StartTaskFan+0x74>
		  {
			  if(flag_speed)
 8001bc4:	4b16      	ldr	r3, [pc, #88]	; (8001c20 <StartTaskFan+0x90>)
 8001bc6:	781b      	ldrb	r3, [r3, #0]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d01b      	beq.n	8001c04 <StartTaskFan+0x74>
			  {
				  pwm_speed = (uint32_t)(speed_set*coeff_speed);
 8001bcc:	4b15      	ldr	r3, [pc, #84]	; (8001c24 <StartTaskFan+0x94>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f7fe fcc9 	bl	8000568 <__aeabi_f2d>
 8001bd6:	a30e      	add	r3, pc, #56	; (adr r3, 8001c10 <StartTaskFan+0x80>)
 8001bd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bdc:	f7fe fd1c 	bl	8000618 <__aeabi_dmul>
 8001be0:	4602      	mov	r2, r0
 8001be2:	460b      	mov	r3, r1
 8001be4:	4610      	mov	r0, r2
 8001be6:	4619      	mov	r1, r3
 8001be8:	f7fe ffee 	bl	8000bc8 <__aeabi_d2uiz>
 8001bec:	4603      	mov	r3, r0
 8001bee:	b29a      	uxth	r2, r3
 8001bf0:	4b0d      	ldr	r3, [pc, #52]	; (8001c28 <StartTaskFan+0x98>)
 8001bf2:	801a      	strh	r2, [r3, #0]
				  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,pwm_speed);
 8001bf4:	4b0c      	ldr	r3, [pc, #48]	; (8001c28 <StartTaskFan+0x98>)
 8001bf6:	881a      	ldrh	r2, [r3, #0]
 8001bf8:	4b0c      	ldr	r3, [pc, #48]	; (8001c2c <StartTaskFan+0x9c>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	641a      	str	r2, [r3, #64]	; 0x40
				  flag_speed = 0;
 8001bfe:	4b08      	ldr	r3, [pc, #32]	; (8001c20 <StartTaskFan+0x90>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	701a      	strb	r2, [r3, #0]
			  }
		  }
	  }
	  osDelay(5000);
 8001c04:	f241 3088 	movw	r0, #5000	; 0x1388
 8001c08:	f004 fb1d 	bl	8006246 <osDelay>
	  if(HAL_GPIO_ReadPin(Fan_Ctrl_GPIO_Port, Fan_Ctrl_Pin))
 8001c0c:	e7c4      	b.n	8001b98 <StartTaskFan+0x8>
 8001c0e:	bf00      	nop
 8001c10:	9999999a 	.word	0x9999999a
 8001c14:	3fc99999 	.word	0x3fc99999
 8001c18:	40020c00 	.word	0x40020c00
 8001c1c:	40021000 	.word	0x40021000
 8001c20:	20000605 	.word	0x20000605
 8001c24:	20000610 	.word	0x20000610
 8001c28:	20000616 	.word	0x20000616
 8001c2c:	20000554 	.word	0x20000554

08001c30 <StartTaskSendData>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskSendData */
void StartTaskSendData(void const * argument)
{
 8001c30:	b5b0      	push	{r4, r5, r7, lr}
 8001c32:	b088      	sub	sp, #32
 8001c34:	af04      	add	r7, sp, #16
 8001c36:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskSendData */
  /* Infinite loop */
  for(;;)
  {
	  if(response)
 8001c38:	4b1e      	ldr	r3, [pc, #120]	; (8001cb4 <StartTaskSendData+0x84>)
 8001c3a:	781b      	ldrb	r3, [r3, #0]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d033      	beq.n	8001ca8 <StartTaskSendData+0x78>
	  {
		  uint8_t state_heater = HAL_GPIO_ReadPin(Thermostat_GPIO_Port, Thermostat_Pin);
 8001c40:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c44:	481c      	ldr	r0, [pc, #112]	; (8001cb8 <StartTaskSendData+0x88>)
 8001c46:	f001 fe29 	bl	800389c <HAL_GPIO_ReadPin>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	73fb      	strb	r3, [r7, #15]
		  uint8_t state_fan = HAL_GPIO_ReadPin(Relay_GPIO_Port, Relay_Pin);
 8001c4e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c52:	4819      	ldr	r0, [pc, #100]	; (8001cb8 <StartTaskSendData+0x88>)
 8001c54:	f001 fe22 	bl	800389c <HAL_GPIO_ReadPin>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	73bb      	strb	r3, [r7, #14]
		  uint8_t state_fc = HAL_GPIO_ReadPin(FC_Failure_GPIO_Port, FC_Failure_Pin);
 8001c5c:	2110      	movs	r1, #16
 8001c5e:	4817      	ldr	r0, [pc, #92]	; (8001cbc <StartTaskSendData+0x8c>)
 8001c60:	f001 fe1c 	bl	800389c <HAL_GPIO_ReadPin>
 8001c64:	4603      	mov	r3, r0
 8001c66:	737b      	strb	r3, [r7, #13]

		  sprintf(Txdata,"%.1f %d %d %d %d\n",temp,pwm_temp,state_heater,state_fan,state_fc);
 8001c68:	4b15      	ldr	r3, [pc, #84]	; (8001cc0 <StartTaskSendData+0x90>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f7fe fc7b 	bl	8000568 <__aeabi_f2d>
 8001c72:	4602      	mov	r2, r0
 8001c74:	460b      	mov	r3, r1
 8001c76:	4913      	ldr	r1, [pc, #76]	; (8001cc4 <StartTaskSendData+0x94>)
 8001c78:	8809      	ldrh	r1, [r1, #0]
 8001c7a:	460d      	mov	r5, r1
 8001c7c:	7bf9      	ldrb	r1, [r7, #15]
 8001c7e:	7bb8      	ldrb	r0, [r7, #14]
 8001c80:	7b7c      	ldrb	r4, [r7, #13]
 8001c82:	9403      	str	r4, [sp, #12]
 8001c84:	9002      	str	r0, [sp, #8]
 8001c86:	9101      	str	r1, [sp, #4]
 8001c88:	9500      	str	r5, [sp, #0]
 8001c8a:	490f      	ldr	r1, [pc, #60]	; (8001cc8 <StartTaskSendData+0x98>)
 8001c8c:	480f      	ldr	r0, [pc, #60]	; (8001ccc <StartTaskSendData+0x9c>)
 8001c8e:	f007 f8c9 	bl	8008e24 <siprintf>
		  HAL_UART_Transmit(&huart6, (uint8_t*)Txdata, strlen(Txdata), HAL_MAX_DELAY);
 8001c92:	480e      	ldr	r0, [pc, #56]	; (8001ccc <StartTaskSendData+0x9c>)
 8001c94:	f7fe fafc 	bl	8000290 <strlen>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	b29a      	uxth	r2, r3
 8001c9c:	f04f 33ff 	mov.w	r3, #4294967295
 8001ca0:	490a      	ldr	r1, [pc, #40]	; (8001ccc <StartTaskSendData+0x9c>)
 8001ca2:	480b      	ldr	r0, [pc, #44]	; (8001cd0 <StartTaskSendData+0xa0>)
 8001ca4:	f003 fa39 	bl	800511a <HAL_UART_Transmit>
	  }
    osDelay(1000);
 8001ca8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001cac:	f004 facb 	bl	8006246 <osDelay>
	  if(response)
 8001cb0:	e7c2      	b.n	8001c38 <StartTaskSendData+0x8>
 8001cb2:	bf00      	nop
 8001cb4:	20000606 	.word	0x20000606
 8001cb8:	40021000 	.word	0x40021000
 8001cbc:	40020c00 	.word	0x40020c00
 8001cc0:	20000608 	.word	0x20000608
 8001cc4:	20000614 	.word	0x20000614
 8001cc8:	0800bb8c 	.word	0x0800bb8c
 8001ccc:	20000618 	.word	0x20000618
 8001cd0:	2000059c 	.word	0x2000059c

08001cd4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001cd8:	b672      	cpsid	i
}
 8001cda:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001cdc:	e7fe      	b.n	8001cdc <Error_Handler+0x8>
	...

08001ce0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	607b      	str	r3, [r7, #4]
 8001cea:	4b12      	ldr	r3, [pc, #72]	; (8001d34 <HAL_MspInit+0x54>)
 8001cec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cee:	4a11      	ldr	r2, [pc, #68]	; (8001d34 <HAL_MspInit+0x54>)
 8001cf0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001cf4:	6453      	str	r3, [r2, #68]	; 0x44
 8001cf6:	4b0f      	ldr	r3, [pc, #60]	; (8001d34 <HAL_MspInit+0x54>)
 8001cf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cfa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001cfe:	607b      	str	r3, [r7, #4]
 8001d00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d02:	2300      	movs	r3, #0
 8001d04:	603b      	str	r3, [r7, #0]
 8001d06:	4b0b      	ldr	r3, [pc, #44]	; (8001d34 <HAL_MspInit+0x54>)
 8001d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d0a:	4a0a      	ldr	r2, [pc, #40]	; (8001d34 <HAL_MspInit+0x54>)
 8001d0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d10:	6413      	str	r3, [r2, #64]	; 0x40
 8001d12:	4b08      	ldr	r3, [pc, #32]	; (8001d34 <HAL_MspInit+0x54>)
 8001d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d1a:	603b      	str	r3, [r7, #0]
 8001d1c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001d1e:	2200      	movs	r2, #0
 8001d20:	210f      	movs	r1, #15
 8001d22:	f06f 0001 	mvn.w	r0, #1
 8001d26:	f000 ffd4 	bl	8002cd2 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d2a:	bf00      	nop
 8001d2c:	3708      	adds	r7, #8
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	40023800 	.word	0x40023800

08001d38 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b08a      	sub	sp, #40	; 0x28
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d40:	f107 0314 	add.w	r3, r7, #20
 8001d44:	2200      	movs	r2, #0
 8001d46:	601a      	str	r2, [r3, #0]
 8001d48:	605a      	str	r2, [r3, #4]
 8001d4a:	609a      	str	r2, [r3, #8]
 8001d4c:	60da      	str	r2, [r3, #12]
 8001d4e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4a34      	ldr	r2, [pc, #208]	; (8001e28 <HAL_ADC_MspInit+0xf0>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d161      	bne.n	8001e1e <HAL_ADC_MspInit+0xe6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	613b      	str	r3, [r7, #16]
 8001d5e:	4b33      	ldr	r3, [pc, #204]	; (8001e2c <HAL_ADC_MspInit+0xf4>)
 8001d60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d62:	4a32      	ldr	r2, [pc, #200]	; (8001e2c <HAL_ADC_MspInit+0xf4>)
 8001d64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d68:	6453      	str	r3, [r2, #68]	; 0x44
 8001d6a:	4b30      	ldr	r3, [pc, #192]	; (8001e2c <HAL_ADC_MspInit+0xf4>)
 8001d6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d72:	613b      	str	r3, [r7, #16]
 8001d74:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d76:	2300      	movs	r3, #0
 8001d78:	60fb      	str	r3, [r7, #12]
 8001d7a:	4b2c      	ldr	r3, [pc, #176]	; (8001e2c <HAL_ADC_MspInit+0xf4>)
 8001d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d7e:	4a2b      	ldr	r2, [pc, #172]	; (8001e2c <HAL_ADC_MspInit+0xf4>)
 8001d80:	f043 0301 	orr.w	r3, r3, #1
 8001d84:	6313      	str	r3, [r2, #48]	; 0x30
 8001d86:	4b29      	ldr	r3, [pc, #164]	; (8001e2c <HAL_ADC_MspInit+0xf4>)
 8001d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d8a:	f003 0301 	and.w	r3, r3, #1
 8001d8e:	60fb      	str	r3, [r7, #12]
 8001d90:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = ADC_Temp_Pin;
 8001d92:	2320      	movs	r3, #32
 8001d94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d96:	2303      	movs	r3, #3
 8001d98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC_Temp_GPIO_Port, &GPIO_InitStruct);
 8001d9e:	f107 0314 	add.w	r3, r7, #20
 8001da2:	4619      	mov	r1, r3
 8001da4:	4822      	ldr	r0, [pc, #136]	; (8001e30 <HAL_ADC_MspInit+0xf8>)
 8001da6:	f001 fbcd 	bl	8003544 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001daa:	4b22      	ldr	r3, [pc, #136]	; (8001e34 <HAL_ADC_MspInit+0xfc>)
 8001dac:	4a22      	ldr	r2, [pc, #136]	; (8001e38 <HAL_ADC_MspInit+0x100>)
 8001dae:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001db0:	4b20      	ldr	r3, [pc, #128]	; (8001e34 <HAL_ADC_MspInit+0xfc>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001db6:	4b1f      	ldr	r3, [pc, #124]	; (8001e34 <HAL_ADC_MspInit+0xfc>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001dbc:	4b1d      	ldr	r3, [pc, #116]	; (8001e34 <HAL_ADC_MspInit+0xfc>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001dc2:	4b1c      	ldr	r3, [pc, #112]	; (8001e34 <HAL_ADC_MspInit+0xfc>)
 8001dc4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001dc8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001dca:	4b1a      	ldr	r3, [pc, #104]	; (8001e34 <HAL_ADC_MspInit+0xfc>)
 8001dcc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001dd0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001dd2:	4b18      	ldr	r3, [pc, #96]	; (8001e34 <HAL_ADC_MspInit+0xfc>)
 8001dd4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001dd8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001dda:	4b16      	ldr	r3, [pc, #88]	; (8001e34 <HAL_ADC_MspInit+0xfc>)
 8001ddc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001de0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001de2:	4b14      	ldr	r3, [pc, #80]	; (8001e34 <HAL_ADC_MspInit+0xfc>)
 8001de4:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001de8:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001dea:	4b12      	ldr	r3, [pc, #72]	; (8001e34 <HAL_ADC_MspInit+0xfc>)
 8001dec:	2204      	movs	r2, #4
 8001dee:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_adc1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001df0:	4b10      	ldr	r3, [pc, #64]	; (8001e34 <HAL_ADC_MspInit+0xfc>)
 8001df2:	2203      	movs	r2, #3
 8001df4:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_adc1.Init.MemBurst = DMA_MBURST_SINGLE;
 8001df6:	4b0f      	ldr	r3, [pc, #60]	; (8001e34 <HAL_ADC_MspInit+0xfc>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_adc1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001dfc:	4b0d      	ldr	r3, [pc, #52]	; (8001e34 <HAL_ADC_MspInit+0xfc>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001e02:	480c      	ldr	r0, [pc, #48]	; (8001e34 <HAL_ADC_MspInit+0xfc>)
 8001e04:	f000 ff9c 	bl	8002d40 <HAL_DMA_Init>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d001      	beq.n	8001e12 <HAL_ADC_MspInit+0xda>
    {
      Error_Handler();
 8001e0e:	f7ff ff61 	bl	8001cd4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	4a07      	ldr	r2, [pc, #28]	; (8001e34 <HAL_ADC_MspInit+0xfc>)
 8001e16:	639a      	str	r2, [r3, #56]	; 0x38
 8001e18:	4a06      	ldr	r2, [pc, #24]	; (8001e34 <HAL_ADC_MspInit+0xfc>)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001e1e:	bf00      	nop
 8001e20:	3728      	adds	r7, #40	; 0x28
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	40012000 	.word	0x40012000
 8001e2c:	40023800 	.word	0x40023800
 8001e30:	40020000 	.word	0x40020000
 8001e34:	200004f4 	.word	0x200004f4
 8001e38:	40026410 	.word	0x40026410

08001e3c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b085      	sub	sp, #20
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a0b      	ldr	r2, [pc, #44]	; (8001e78 <HAL_TIM_Base_MspInit+0x3c>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d10d      	bne.n	8001e6a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e4e:	2300      	movs	r3, #0
 8001e50:	60fb      	str	r3, [r7, #12]
 8001e52:	4b0a      	ldr	r3, [pc, #40]	; (8001e7c <HAL_TIM_Base_MspInit+0x40>)
 8001e54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e56:	4a09      	ldr	r2, [pc, #36]	; (8001e7c <HAL_TIM_Base_MspInit+0x40>)
 8001e58:	f043 0301 	orr.w	r3, r3, #1
 8001e5c:	6453      	str	r3, [r2, #68]	; 0x44
 8001e5e:	4b07      	ldr	r3, [pc, #28]	; (8001e7c <HAL_TIM_Base_MspInit+0x40>)
 8001e60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e62:	f003 0301 	and.w	r3, r3, #1
 8001e66:	60fb      	str	r3, [r7, #12]
 8001e68:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001e6a:	bf00      	nop
 8001e6c:	3714      	adds	r7, #20
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e74:	4770      	bx	lr
 8001e76:	bf00      	nop
 8001e78:	40010000 	.word	0x40010000
 8001e7c:	40023800 	.word	0x40023800

08001e80 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b088      	sub	sp, #32
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e88:	f107 030c 	add.w	r3, r7, #12
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	601a      	str	r2, [r3, #0]
 8001e90:	605a      	str	r2, [r3, #4]
 8001e92:	609a      	str	r2, [r3, #8]
 8001e94:	60da      	str	r2, [r3, #12]
 8001e96:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4a12      	ldr	r2, [pc, #72]	; (8001ee8 <HAL_TIM_MspPostInit+0x68>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d11e      	bne.n	8001ee0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	60bb      	str	r3, [r7, #8]
 8001ea6:	4b11      	ldr	r3, [pc, #68]	; (8001eec <HAL_TIM_MspPostInit+0x6c>)
 8001ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eaa:	4a10      	ldr	r2, [pc, #64]	; (8001eec <HAL_TIM_MspPostInit+0x6c>)
 8001eac:	f043 0310 	orr.w	r3, r3, #16
 8001eb0:	6313      	str	r3, [r2, #48]	; 0x30
 8001eb2:	4b0e      	ldr	r3, [pc, #56]	; (8001eec <HAL_TIM_MspPostInit+0x6c>)
 8001eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eb6:	f003 0310 	and.w	r3, r3, #16
 8001eba:	60bb      	str	r3, [r7, #8]
 8001ebc:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = PWM_Heater_Pin|PWM_Fan_Pin;
 8001ebe:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8001ec2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ec4:	2302      	movs	r3, #2
 8001ec6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ed4:	f107 030c 	add.w	r3, r7, #12
 8001ed8:	4619      	mov	r1, r3
 8001eda:	4805      	ldr	r0, [pc, #20]	; (8001ef0 <HAL_TIM_MspPostInit+0x70>)
 8001edc:	f001 fb32 	bl	8003544 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001ee0:	bf00      	nop
 8001ee2:	3720      	adds	r7, #32
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	40010000 	.word	0x40010000
 8001eec:	40023800 	.word	0x40023800
 8001ef0:	40021000 	.word	0x40021000

08001ef4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b08a      	sub	sp, #40	; 0x28
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001efc:	f107 0314 	add.w	r3, r7, #20
 8001f00:	2200      	movs	r2, #0
 8001f02:	601a      	str	r2, [r3, #0]
 8001f04:	605a      	str	r2, [r3, #4]
 8001f06:	609a      	str	r2, [r3, #8]
 8001f08:	60da      	str	r2, [r3, #12]
 8001f0a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a1d      	ldr	r2, [pc, #116]	; (8001f88 <HAL_UART_MspInit+0x94>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d133      	bne.n	8001f7e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8001f16:	2300      	movs	r3, #0
 8001f18:	613b      	str	r3, [r7, #16]
 8001f1a:	4b1c      	ldr	r3, [pc, #112]	; (8001f8c <HAL_UART_MspInit+0x98>)
 8001f1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f1e:	4a1b      	ldr	r2, [pc, #108]	; (8001f8c <HAL_UART_MspInit+0x98>)
 8001f20:	f043 0320 	orr.w	r3, r3, #32
 8001f24:	6453      	str	r3, [r2, #68]	; 0x44
 8001f26:	4b19      	ldr	r3, [pc, #100]	; (8001f8c <HAL_UART_MspInit+0x98>)
 8001f28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f2a:	f003 0320 	and.w	r3, r3, #32
 8001f2e:	613b      	str	r3, [r7, #16]
 8001f30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f32:	2300      	movs	r3, #0
 8001f34:	60fb      	str	r3, [r7, #12]
 8001f36:	4b15      	ldr	r3, [pc, #84]	; (8001f8c <HAL_UART_MspInit+0x98>)
 8001f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f3a:	4a14      	ldr	r2, [pc, #80]	; (8001f8c <HAL_UART_MspInit+0x98>)
 8001f3c:	f043 0304 	orr.w	r3, r3, #4
 8001f40:	6313      	str	r3, [r2, #48]	; 0x30
 8001f42:	4b12      	ldr	r3, [pc, #72]	; (8001f8c <HAL_UART_MspInit+0x98>)
 8001f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f46:	f003 0304 	and.w	r3, r3, #4
 8001f4a:	60fb      	str	r3, [r7, #12]
 8001f4c:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001f4e:	23c0      	movs	r3, #192	; 0xc0
 8001f50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f52:	2302      	movs	r3, #2
 8001f54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f56:	2300      	movs	r3, #0
 8001f58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f5a:	2303      	movs	r3, #3
 8001f5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001f5e:	2308      	movs	r3, #8
 8001f60:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f62:	f107 0314 	add.w	r3, r7, #20
 8001f66:	4619      	mov	r1, r3
 8001f68:	4809      	ldr	r0, [pc, #36]	; (8001f90 <HAL_UART_MspInit+0x9c>)
 8001f6a:	f001 faeb 	bl	8003544 <HAL_GPIO_Init>

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 8001f6e:	2200      	movs	r2, #0
 8001f70:	2105      	movs	r1, #5
 8001f72:	2047      	movs	r0, #71	; 0x47
 8001f74:	f000 fead 	bl	8002cd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001f78:	2047      	movs	r0, #71	; 0x47
 8001f7a:	f000 fec6 	bl	8002d0a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8001f7e:	bf00      	nop
 8001f80:	3728      	adds	r7, #40	; 0x28
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	40011400 	.word	0x40011400
 8001f8c:	40023800 	.word	0x40023800
 8001f90:	40020800 	.word	0x40020800

08001f94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f94:	b480      	push	{r7}
 8001f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f98:	e7fe      	b.n	8001f98 <NMI_Handler+0x4>

08001f9a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f9a:	b480      	push	{r7}
 8001f9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f9e:	e7fe      	b.n	8001f9e <HardFault_Handler+0x4>

08001fa0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fa4:	e7fe      	b.n	8001fa4 <MemManage_Handler+0x4>

08001fa6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fa6:	b480      	push	{r7}
 8001fa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001faa:	e7fe      	b.n	8001faa <BusFault_Handler+0x4>

08001fac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fb0:	e7fe      	b.n	8001fb0 <UsageFault_Handler+0x4>

08001fb2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fb2:	b480      	push	{r7}
 8001fb4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fb6:	bf00      	nop
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbe:	4770      	bx	lr

08001fc0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fc4:	f000 f972 	bl	80022ac <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001fc8:	f004 feec 	bl	8006da4 <xTaskGetSchedulerState>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	2b01      	cmp	r3, #1
 8001fd0:	d001      	beq.n	8001fd6 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001fd2:	f005 f929 	bl	8007228 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fd6:	bf00      	nop
 8001fd8:	bd80      	pop	{r7, pc}
	...

08001fdc <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001fe0:	4802      	ldr	r0, [pc, #8]	; (8001fec <DMA2_Stream0_IRQHandler+0x10>)
 8001fe2:	f001 f845 	bl	8003070 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001fe6:	bf00      	nop
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	200004f4 	.word	0x200004f4

08001ff0 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001ff4:	4802      	ldr	r0, [pc, #8]	; (8002000 <USART6_IRQHandler+0x10>)
 8001ff6:	f003 f953 	bl	80052a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8001ffa:	bf00      	nop
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	bf00      	nop
 8002000:	2000059c 	.word	0x2000059c

08002004 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002004:	b480      	push	{r7}
 8002006:	af00      	add	r7, sp, #0
  return 1;
 8002008:	2301      	movs	r3, #1
}
 800200a:	4618      	mov	r0, r3
 800200c:	46bd      	mov	sp, r7
 800200e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002012:	4770      	bx	lr

08002014 <_kill>:

int _kill(int pid, int sig)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b082      	sub	sp, #8
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
 800201c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800201e:	f007 f81f 	bl	8009060 <__errno>
 8002022:	4603      	mov	r3, r0
 8002024:	2216      	movs	r2, #22
 8002026:	601a      	str	r2, [r3, #0]
  return -1;
 8002028:	f04f 33ff 	mov.w	r3, #4294967295
}
 800202c:	4618      	mov	r0, r3
 800202e:	3708      	adds	r7, #8
 8002030:	46bd      	mov	sp, r7
 8002032:	bd80      	pop	{r7, pc}

08002034 <_exit>:

void _exit (int status)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b082      	sub	sp, #8
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800203c:	f04f 31ff 	mov.w	r1, #4294967295
 8002040:	6878      	ldr	r0, [r7, #4]
 8002042:	f7ff ffe7 	bl	8002014 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002046:	e7fe      	b.n	8002046 <_exit+0x12>

08002048 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b086      	sub	sp, #24
 800204c:	af00      	add	r7, sp, #0
 800204e:	60f8      	str	r0, [r7, #12]
 8002050:	60b9      	str	r1, [r7, #8]
 8002052:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002054:	2300      	movs	r3, #0
 8002056:	617b      	str	r3, [r7, #20]
 8002058:	e00a      	b.n	8002070 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800205a:	f3af 8000 	nop.w
 800205e:	4601      	mov	r1, r0
 8002060:	68bb      	ldr	r3, [r7, #8]
 8002062:	1c5a      	adds	r2, r3, #1
 8002064:	60ba      	str	r2, [r7, #8]
 8002066:	b2ca      	uxtb	r2, r1
 8002068:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800206a:	697b      	ldr	r3, [r7, #20]
 800206c:	3301      	adds	r3, #1
 800206e:	617b      	str	r3, [r7, #20]
 8002070:	697a      	ldr	r2, [r7, #20]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	429a      	cmp	r2, r3
 8002076:	dbf0      	blt.n	800205a <_read+0x12>
  }

  return len;
 8002078:	687b      	ldr	r3, [r7, #4]
}
 800207a:	4618      	mov	r0, r3
 800207c:	3718      	adds	r7, #24
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}

08002082 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002082:	b580      	push	{r7, lr}
 8002084:	b086      	sub	sp, #24
 8002086:	af00      	add	r7, sp, #0
 8002088:	60f8      	str	r0, [r7, #12]
 800208a:	60b9      	str	r1, [r7, #8]
 800208c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800208e:	2300      	movs	r3, #0
 8002090:	617b      	str	r3, [r7, #20]
 8002092:	e009      	b.n	80020a8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002094:	68bb      	ldr	r3, [r7, #8]
 8002096:	1c5a      	adds	r2, r3, #1
 8002098:	60ba      	str	r2, [r7, #8]
 800209a:	781b      	ldrb	r3, [r3, #0]
 800209c:	4618      	mov	r0, r3
 800209e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020a2:	697b      	ldr	r3, [r7, #20]
 80020a4:	3301      	adds	r3, #1
 80020a6:	617b      	str	r3, [r7, #20]
 80020a8:	697a      	ldr	r2, [r7, #20]
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	429a      	cmp	r2, r3
 80020ae:	dbf1      	blt.n	8002094 <_write+0x12>
  }
  return len;
 80020b0:	687b      	ldr	r3, [r7, #4]
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	3718      	adds	r7, #24
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd80      	pop	{r7, pc}

080020ba <_close>:

int _close(int file)
{
 80020ba:	b480      	push	{r7}
 80020bc:	b083      	sub	sp, #12
 80020be:	af00      	add	r7, sp, #0
 80020c0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80020c2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	370c      	adds	r7, #12
 80020ca:	46bd      	mov	sp, r7
 80020cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d0:	4770      	bx	lr

080020d2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020d2:	b480      	push	{r7}
 80020d4:	b083      	sub	sp, #12
 80020d6:	af00      	add	r7, sp, #0
 80020d8:	6078      	str	r0, [r7, #4]
 80020da:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80020e2:	605a      	str	r2, [r3, #4]
  return 0;
 80020e4:	2300      	movs	r3, #0
}
 80020e6:	4618      	mov	r0, r3
 80020e8:	370c      	adds	r7, #12
 80020ea:	46bd      	mov	sp, r7
 80020ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f0:	4770      	bx	lr

080020f2 <_isatty>:

int _isatty(int file)
{
 80020f2:	b480      	push	{r7}
 80020f4:	b083      	sub	sp, #12
 80020f6:	af00      	add	r7, sp, #0
 80020f8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80020fa:	2301      	movs	r3, #1
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	370c      	adds	r7, #12
 8002100:	46bd      	mov	sp, r7
 8002102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002106:	4770      	bx	lr

08002108 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002108:	b480      	push	{r7}
 800210a:	b085      	sub	sp, #20
 800210c:	af00      	add	r7, sp, #0
 800210e:	60f8      	str	r0, [r7, #12]
 8002110:	60b9      	str	r1, [r7, #8]
 8002112:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002114:	2300      	movs	r3, #0
}
 8002116:	4618      	mov	r0, r3
 8002118:	3714      	adds	r7, #20
 800211a:	46bd      	mov	sp, r7
 800211c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002120:	4770      	bx	lr
	...

08002124 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b086      	sub	sp, #24
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800212c:	4a14      	ldr	r2, [pc, #80]	; (8002180 <_sbrk+0x5c>)
 800212e:	4b15      	ldr	r3, [pc, #84]	; (8002184 <_sbrk+0x60>)
 8002130:	1ad3      	subs	r3, r2, r3
 8002132:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002134:	697b      	ldr	r3, [r7, #20]
 8002136:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002138:	4b13      	ldr	r3, [pc, #76]	; (8002188 <_sbrk+0x64>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	2b00      	cmp	r3, #0
 800213e:	d102      	bne.n	8002146 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002140:	4b11      	ldr	r3, [pc, #68]	; (8002188 <_sbrk+0x64>)
 8002142:	4a12      	ldr	r2, [pc, #72]	; (800218c <_sbrk+0x68>)
 8002144:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002146:	4b10      	ldr	r3, [pc, #64]	; (8002188 <_sbrk+0x64>)
 8002148:	681a      	ldr	r2, [r3, #0]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	4413      	add	r3, r2
 800214e:	693a      	ldr	r2, [r7, #16]
 8002150:	429a      	cmp	r2, r3
 8002152:	d207      	bcs.n	8002164 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002154:	f006 ff84 	bl	8009060 <__errno>
 8002158:	4603      	mov	r3, r0
 800215a:	220c      	movs	r2, #12
 800215c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800215e:	f04f 33ff 	mov.w	r3, #4294967295
 8002162:	e009      	b.n	8002178 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002164:	4b08      	ldr	r3, [pc, #32]	; (8002188 <_sbrk+0x64>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800216a:	4b07      	ldr	r3, [pc, #28]	; (8002188 <_sbrk+0x64>)
 800216c:	681a      	ldr	r2, [r3, #0]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	4413      	add	r3, r2
 8002172:	4a05      	ldr	r2, [pc, #20]	; (8002188 <_sbrk+0x64>)
 8002174:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002176:	68fb      	ldr	r3, [r7, #12]
}
 8002178:	4618      	mov	r0, r3
 800217a:	3718      	adds	r7, #24
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}
 8002180:	20030000 	.word	0x20030000
 8002184:	00000400 	.word	0x00000400
 8002188:	2000066c 	.word	0x2000066c
 800218c:	20004518 	.word	0x20004518

08002190 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002190:	b480      	push	{r7}
 8002192:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002194:	4b06      	ldr	r3, [pc, #24]	; (80021b0 <SystemInit+0x20>)
 8002196:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800219a:	4a05      	ldr	r2, [pc, #20]	; (80021b0 <SystemInit+0x20>)
 800219c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80021a0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021a4:	bf00      	nop
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr
 80021ae:	bf00      	nop
 80021b0:	e000ed00 	.word	0xe000ed00

080021b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80021b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80021ec <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80021b8:	480d      	ldr	r0, [pc, #52]	; (80021f0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80021ba:	490e      	ldr	r1, [pc, #56]	; (80021f4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80021bc:	4a0e      	ldr	r2, [pc, #56]	; (80021f8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80021be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021c0:	e002      	b.n	80021c8 <LoopCopyDataInit>

080021c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021c6:	3304      	adds	r3, #4

080021c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021cc:	d3f9      	bcc.n	80021c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021ce:	4a0b      	ldr	r2, [pc, #44]	; (80021fc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80021d0:	4c0b      	ldr	r4, [pc, #44]	; (8002200 <LoopFillZerobss+0x26>)
  movs r3, #0
 80021d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021d4:	e001      	b.n	80021da <LoopFillZerobss>

080021d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021d8:	3204      	adds	r2, #4

080021da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021dc:	d3fb      	bcc.n	80021d6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80021de:	f7ff ffd7 	bl	8002190 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80021e2:	f006 ff43 	bl	800906c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80021e6:	f7ff f865 	bl	80012b4 <main>
  bx  lr    
 80021ea:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80021ec:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80021f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021f4:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 80021f8:	0800c004 	.word	0x0800c004
  ldr r2, =_sbss
 80021fc:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8002200:	20004514 	.word	0x20004514

08002204 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002204:	e7fe      	b.n	8002204 <ADC_IRQHandler>
	...

08002208 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800220c:	4b0e      	ldr	r3, [pc, #56]	; (8002248 <HAL_Init+0x40>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a0d      	ldr	r2, [pc, #52]	; (8002248 <HAL_Init+0x40>)
 8002212:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002216:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002218:	4b0b      	ldr	r3, [pc, #44]	; (8002248 <HAL_Init+0x40>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a0a      	ldr	r2, [pc, #40]	; (8002248 <HAL_Init+0x40>)
 800221e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002222:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002224:	4b08      	ldr	r3, [pc, #32]	; (8002248 <HAL_Init+0x40>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a07      	ldr	r2, [pc, #28]	; (8002248 <HAL_Init+0x40>)
 800222a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800222e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002230:	2003      	movs	r0, #3
 8002232:	f000 fd43 	bl	8002cbc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002236:	200f      	movs	r0, #15
 8002238:	f000 f808 	bl	800224c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800223c:	f7ff fd50 	bl	8001ce0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002240:	2300      	movs	r3, #0
}
 8002242:	4618      	mov	r0, r3
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	40023c00 	.word	0x40023c00

0800224c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b082      	sub	sp, #8
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002254:	4b12      	ldr	r3, [pc, #72]	; (80022a0 <HAL_InitTick+0x54>)
 8002256:	681a      	ldr	r2, [r3, #0]
 8002258:	4b12      	ldr	r3, [pc, #72]	; (80022a4 <HAL_InitTick+0x58>)
 800225a:	781b      	ldrb	r3, [r3, #0]
 800225c:	4619      	mov	r1, r3
 800225e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002262:	fbb3 f3f1 	udiv	r3, r3, r1
 8002266:	fbb2 f3f3 	udiv	r3, r2, r3
 800226a:	4618      	mov	r0, r3
 800226c:	f000 fd5b 	bl	8002d26 <HAL_SYSTICK_Config>
 8002270:	4603      	mov	r3, r0
 8002272:	2b00      	cmp	r3, #0
 8002274:	d001      	beq.n	800227a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002276:	2301      	movs	r3, #1
 8002278:	e00e      	b.n	8002298 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2b0f      	cmp	r3, #15
 800227e:	d80a      	bhi.n	8002296 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002280:	2200      	movs	r2, #0
 8002282:	6879      	ldr	r1, [r7, #4]
 8002284:	f04f 30ff 	mov.w	r0, #4294967295
 8002288:	f000 fd23 	bl	8002cd2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800228c:	4a06      	ldr	r2, [pc, #24]	; (80022a8 <HAL_InitTick+0x5c>)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002292:	2300      	movs	r3, #0
 8002294:	e000      	b.n	8002298 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002296:	2301      	movs	r3, #1
}
 8002298:	4618      	mov	r0, r3
 800229a:	3708      	adds	r7, #8
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}
 80022a0:	2000000c 	.word	0x2000000c
 80022a4:	20000014 	.word	0x20000014
 80022a8:	20000010 	.word	0x20000010

080022ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022ac:	b480      	push	{r7}
 80022ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022b0:	4b06      	ldr	r3, [pc, #24]	; (80022cc <HAL_IncTick+0x20>)
 80022b2:	781b      	ldrb	r3, [r3, #0]
 80022b4:	461a      	mov	r2, r3
 80022b6:	4b06      	ldr	r3, [pc, #24]	; (80022d0 <HAL_IncTick+0x24>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4413      	add	r3, r2
 80022bc:	4a04      	ldr	r2, [pc, #16]	; (80022d0 <HAL_IncTick+0x24>)
 80022be:	6013      	str	r3, [r2, #0]
}
 80022c0:	bf00      	nop
 80022c2:	46bd      	mov	sp, r7
 80022c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c8:	4770      	bx	lr
 80022ca:	bf00      	nop
 80022cc:	20000014 	.word	0x20000014
 80022d0:	20000670 	.word	0x20000670

080022d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022d4:	b480      	push	{r7}
 80022d6:	af00      	add	r7, sp, #0
  return uwTick;
 80022d8:	4b03      	ldr	r3, [pc, #12]	; (80022e8 <HAL_GetTick+0x14>)
 80022da:	681b      	ldr	r3, [r3, #0]
}
 80022dc:	4618      	mov	r0, r3
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr
 80022e6:	bf00      	nop
 80022e8:	20000670 	.word	0x20000670

080022ec <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b084      	sub	sp, #16
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022f4:	2300      	movs	r3, #0
 80022f6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d101      	bne.n	8002302 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80022fe:	2301      	movs	r3, #1
 8002300:	e033      	b.n	800236a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002306:	2b00      	cmp	r3, #0
 8002308:	d109      	bne.n	800231e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800230a:	6878      	ldr	r0, [r7, #4]
 800230c:	f7ff fd14 	bl	8001d38 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2200      	movs	r2, #0
 8002314:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2200      	movs	r2, #0
 800231a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002322:	f003 0310 	and.w	r3, r3, #16
 8002326:	2b00      	cmp	r3, #0
 8002328:	d118      	bne.n	800235c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800232e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002332:	f023 0302 	bic.w	r3, r3, #2
 8002336:	f043 0202 	orr.w	r2, r3, #2
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800233e:	6878      	ldr	r0, [r7, #4]
 8002340:	f000 fa6e 	bl	8002820 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2200      	movs	r2, #0
 8002348:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800234e:	f023 0303 	bic.w	r3, r3, #3
 8002352:	f043 0201 	orr.w	r2, r3, #1
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	641a      	str	r2, [r3, #64]	; 0x40
 800235a:	e001      	b.n	8002360 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800235c:	2301      	movs	r3, #1
 800235e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2200      	movs	r2, #0
 8002364:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002368:	7bfb      	ldrb	r3, [r7, #15]
}
 800236a:	4618      	mov	r0, r3
 800236c:	3710      	adds	r7, #16
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}
	...

08002374 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b086      	sub	sp, #24
 8002378:	af00      	add	r7, sp, #0
 800237a:	60f8      	str	r0, [r7, #12]
 800237c:	60b9      	str	r1, [r7, #8]
 800237e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002380:	2300      	movs	r3, #0
 8002382:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800238a:	2b01      	cmp	r3, #1
 800238c:	d101      	bne.n	8002392 <HAL_ADC_Start_DMA+0x1e>
 800238e:	2302      	movs	r3, #2
 8002390:	e0e9      	b.n	8002566 <HAL_ADC_Start_DMA+0x1f2>
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	2201      	movs	r2, #1
 8002396:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	689b      	ldr	r3, [r3, #8]
 80023a0:	f003 0301 	and.w	r3, r3, #1
 80023a4:	2b01      	cmp	r3, #1
 80023a6:	d018      	beq.n	80023da <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	689a      	ldr	r2, [r3, #8]
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f042 0201 	orr.w	r2, r2, #1
 80023b6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80023b8:	4b6d      	ldr	r3, [pc, #436]	; (8002570 <HAL_ADC_Start_DMA+0x1fc>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a6d      	ldr	r2, [pc, #436]	; (8002574 <HAL_ADC_Start_DMA+0x200>)
 80023be:	fba2 2303 	umull	r2, r3, r2, r3
 80023c2:	0c9a      	lsrs	r2, r3, #18
 80023c4:	4613      	mov	r3, r2
 80023c6:	005b      	lsls	r3, r3, #1
 80023c8:	4413      	add	r3, r2
 80023ca:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80023cc:	e002      	b.n	80023d4 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80023ce:	693b      	ldr	r3, [r7, #16]
 80023d0:	3b01      	subs	r3, #1
 80023d2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80023d4:	693b      	ldr	r3, [r7, #16]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d1f9      	bne.n	80023ce <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	689b      	ldr	r3, [r3, #8]
 80023e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80023e8:	d107      	bne.n	80023fa <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	689a      	ldr	r2, [r3, #8]
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80023f8:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	689b      	ldr	r3, [r3, #8]
 8002400:	f003 0301 	and.w	r3, r3, #1
 8002404:	2b01      	cmp	r3, #1
 8002406:	f040 80a1 	bne.w	800254c <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800240e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002412:	f023 0301 	bic.w	r3, r3, #1
 8002416:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002428:	2b00      	cmp	r3, #0
 800242a:	d007      	beq.n	800243c <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002430:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002434:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002440:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002444:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002448:	d106      	bne.n	8002458 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800244e:	f023 0206 	bic.w	r2, r3, #6
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	645a      	str	r2, [r3, #68]	; 0x44
 8002456:	e002      	b.n	800245e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	2200      	movs	r2, #0
 800245c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	2200      	movs	r2, #0
 8002462:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002466:	4b44      	ldr	r3, [pc, #272]	; (8002578 <HAL_ADC_Start_DMA+0x204>)
 8002468:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800246e:	4a43      	ldr	r2, [pc, #268]	; (800257c <HAL_ADC_Start_DMA+0x208>)
 8002470:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002476:	4a42      	ldr	r2, [pc, #264]	; (8002580 <HAL_ADC_Start_DMA+0x20c>)
 8002478:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800247e:	4a41      	ldr	r2, [pc, #260]	; (8002584 <HAL_ADC_Start_DMA+0x210>)
 8002480:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800248a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	685a      	ldr	r2, [r3, #4]
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800249a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	689a      	ldr	r2, [r3, #8]
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80024aa:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	334c      	adds	r3, #76	; 0x4c
 80024b6:	4619      	mov	r1, r3
 80024b8:	68ba      	ldr	r2, [r7, #8]
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	f000 fcee 	bl	8002e9c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80024c0:	697b      	ldr	r3, [r7, #20]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	f003 031f 	and.w	r3, r3, #31
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d12a      	bne.n	8002522 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4a2d      	ldr	r2, [pc, #180]	; (8002588 <HAL_ADC_Start_DMA+0x214>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d015      	beq.n	8002502 <HAL_ADC_Start_DMA+0x18e>
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4a2c      	ldr	r2, [pc, #176]	; (800258c <HAL_ADC_Start_DMA+0x218>)
 80024dc:	4293      	cmp	r3, r2
 80024de:	d105      	bne.n	80024ec <HAL_ADC_Start_DMA+0x178>
 80024e0:	4b25      	ldr	r3, [pc, #148]	; (8002578 <HAL_ADC_Start_DMA+0x204>)
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	f003 031f 	and.w	r3, r3, #31
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d00a      	beq.n	8002502 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4a27      	ldr	r2, [pc, #156]	; (8002590 <HAL_ADC_Start_DMA+0x21c>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d136      	bne.n	8002564 <HAL_ADC_Start_DMA+0x1f0>
 80024f6:	4b20      	ldr	r3, [pc, #128]	; (8002578 <HAL_ADC_Start_DMA+0x204>)
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	f003 0310 	and.w	r3, r3, #16
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d130      	bne.n	8002564 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	689b      	ldr	r3, [r3, #8]
 8002508:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800250c:	2b00      	cmp	r3, #0
 800250e:	d129      	bne.n	8002564 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	689a      	ldr	r2, [r3, #8]
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800251e:	609a      	str	r2, [r3, #8]
 8002520:	e020      	b.n	8002564 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4a18      	ldr	r2, [pc, #96]	; (8002588 <HAL_ADC_Start_DMA+0x214>)
 8002528:	4293      	cmp	r3, r2
 800252a:	d11b      	bne.n	8002564 <HAL_ADC_Start_DMA+0x1f0>
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	689b      	ldr	r3, [r3, #8]
 8002532:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002536:	2b00      	cmp	r3, #0
 8002538:	d114      	bne.n	8002564 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	689a      	ldr	r2, [r3, #8]
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002548:	609a      	str	r2, [r3, #8]
 800254a:	e00b      	b.n	8002564 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002550:	f043 0210 	orr.w	r2, r3, #16
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800255c:	f043 0201 	orr.w	r2, r3, #1
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002564:	2300      	movs	r3, #0
}
 8002566:	4618      	mov	r0, r3
 8002568:	3718      	adds	r7, #24
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	2000000c 	.word	0x2000000c
 8002574:	431bde83 	.word	0x431bde83
 8002578:	40012300 	.word	0x40012300
 800257c:	08002a19 	.word	0x08002a19
 8002580:	08002ad3 	.word	0x08002ad3
 8002584:	08002aef 	.word	0x08002aef
 8002588:	40012000 	.word	0x40012000
 800258c:	40012100 	.word	0x40012100
 8002590:	40012200 	.word	0x40012200

08002594 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002594:	b480      	push	{r7}
 8002596:	b083      	sub	sp, #12
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800259c:	bf00      	nop
 800259e:	370c      	adds	r7, #12
 80025a0:	46bd      	mov	sp, r7
 80025a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a6:	4770      	bx	lr

080025a8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b083      	sub	sp, #12
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80025b0:	bf00      	nop
 80025b2:	370c      	adds	r7, #12
 80025b4:	46bd      	mov	sp, r7
 80025b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ba:	4770      	bx	lr

080025bc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80025bc:	b480      	push	{r7}
 80025be:	b085      	sub	sp, #20
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
 80025c4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80025c6:	2300      	movs	r3, #0
 80025c8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025d0:	2b01      	cmp	r3, #1
 80025d2:	d101      	bne.n	80025d8 <HAL_ADC_ConfigChannel+0x1c>
 80025d4:	2302      	movs	r3, #2
 80025d6:	e113      	b.n	8002800 <HAL_ADC_ConfigChannel+0x244>
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2201      	movs	r2, #1
 80025dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	2b09      	cmp	r3, #9
 80025e6:	d925      	bls.n	8002634 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	68d9      	ldr	r1, [r3, #12]
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	b29b      	uxth	r3, r3
 80025f4:	461a      	mov	r2, r3
 80025f6:	4613      	mov	r3, r2
 80025f8:	005b      	lsls	r3, r3, #1
 80025fa:	4413      	add	r3, r2
 80025fc:	3b1e      	subs	r3, #30
 80025fe:	2207      	movs	r2, #7
 8002600:	fa02 f303 	lsl.w	r3, r2, r3
 8002604:	43da      	mvns	r2, r3
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	400a      	ands	r2, r1
 800260c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	68d9      	ldr	r1, [r3, #12]
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	689a      	ldr	r2, [r3, #8]
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	b29b      	uxth	r3, r3
 800261e:	4618      	mov	r0, r3
 8002620:	4603      	mov	r3, r0
 8002622:	005b      	lsls	r3, r3, #1
 8002624:	4403      	add	r3, r0
 8002626:	3b1e      	subs	r3, #30
 8002628:	409a      	lsls	r2, r3
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	430a      	orrs	r2, r1
 8002630:	60da      	str	r2, [r3, #12]
 8002632:	e022      	b.n	800267a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	6919      	ldr	r1, [r3, #16]
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	b29b      	uxth	r3, r3
 8002640:	461a      	mov	r2, r3
 8002642:	4613      	mov	r3, r2
 8002644:	005b      	lsls	r3, r3, #1
 8002646:	4413      	add	r3, r2
 8002648:	2207      	movs	r2, #7
 800264a:	fa02 f303 	lsl.w	r3, r2, r3
 800264e:	43da      	mvns	r2, r3
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	400a      	ands	r2, r1
 8002656:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	6919      	ldr	r1, [r3, #16]
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	689a      	ldr	r2, [r3, #8]
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	b29b      	uxth	r3, r3
 8002668:	4618      	mov	r0, r3
 800266a:	4603      	mov	r3, r0
 800266c:	005b      	lsls	r3, r3, #1
 800266e:	4403      	add	r3, r0
 8002670:	409a      	lsls	r2, r3
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	430a      	orrs	r2, r1
 8002678:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	2b06      	cmp	r3, #6
 8002680:	d824      	bhi.n	80026cc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	685a      	ldr	r2, [r3, #4]
 800268c:	4613      	mov	r3, r2
 800268e:	009b      	lsls	r3, r3, #2
 8002690:	4413      	add	r3, r2
 8002692:	3b05      	subs	r3, #5
 8002694:	221f      	movs	r2, #31
 8002696:	fa02 f303 	lsl.w	r3, r2, r3
 800269a:	43da      	mvns	r2, r3
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	400a      	ands	r2, r1
 80026a2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	b29b      	uxth	r3, r3
 80026b0:	4618      	mov	r0, r3
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	685a      	ldr	r2, [r3, #4]
 80026b6:	4613      	mov	r3, r2
 80026b8:	009b      	lsls	r3, r3, #2
 80026ba:	4413      	add	r3, r2
 80026bc:	3b05      	subs	r3, #5
 80026be:	fa00 f203 	lsl.w	r2, r0, r3
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	430a      	orrs	r2, r1
 80026c8:	635a      	str	r2, [r3, #52]	; 0x34
 80026ca:	e04c      	b.n	8002766 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	2b0c      	cmp	r3, #12
 80026d2:	d824      	bhi.n	800271e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	685a      	ldr	r2, [r3, #4]
 80026de:	4613      	mov	r3, r2
 80026e0:	009b      	lsls	r3, r3, #2
 80026e2:	4413      	add	r3, r2
 80026e4:	3b23      	subs	r3, #35	; 0x23
 80026e6:	221f      	movs	r2, #31
 80026e8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ec:	43da      	mvns	r2, r3
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	400a      	ands	r2, r1
 80026f4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	b29b      	uxth	r3, r3
 8002702:	4618      	mov	r0, r3
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	685a      	ldr	r2, [r3, #4]
 8002708:	4613      	mov	r3, r2
 800270a:	009b      	lsls	r3, r3, #2
 800270c:	4413      	add	r3, r2
 800270e:	3b23      	subs	r3, #35	; 0x23
 8002710:	fa00 f203 	lsl.w	r2, r0, r3
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	430a      	orrs	r2, r1
 800271a:	631a      	str	r2, [r3, #48]	; 0x30
 800271c:	e023      	b.n	8002766 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	685a      	ldr	r2, [r3, #4]
 8002728:	4613      	mov	r3, r2
 800272a:	009b      	lsls	r3, r3, #2
 800272c:	4413      	add	r3, r2
 800272e:	3b41      	subs	r3, #65	; 0x41
 8002730:	221f      	movs	r2, #31
 8002732:	fa02 f303 	lsl.w	r3, r2, r3
 8002736:	43da      	mvns	r2, r3
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	400a      	ands	r2, r1
 800273e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	b29b      	uxth	r3, r3
 800274c:	4618      	mov	r0, r3
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	685a      	ldr	r2, [r3, #4]
 8002752:	4613      	mov	r3, r2
 8002754:	009b      	lsls	r3, r3, #2
 8002756:	4413      	add	r3, r2
 8002758:	3b41      	subs	r3, #65	; 0x41
 800275a:	fa00 f203 	lsl.w	r2, r0, r3
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	430a      	orrs	r2, r1
 8002764:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002766:	4b29      	ldr	r3, [pc, #164]	; (800280c <HAL_ADC_ConfigChannel+0x250>)
 8002768:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	4a28      	ldr	r2, [pc, #160]	; (8002810 <HAL_ADC_ConfigChannel+0x254>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d10f      	bne.n	8002794 <HAL_ADC_ConfigChannel+0x1d8>
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	2b12      	cmp	r3, #18
 800277a:	d10b      	bne.n	8002794 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4a1d      	ldr	r2, [pc, #116]	; (8002810 <HAL_ADC_ConfigChannel+0x254>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d12b      	bne.n	80027f6 <HAL_ADC_ConfigChannel+0x23a>
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4a1c      	ldr	r2, [pc, #112]	; (8002814 <HAL_ADC_ConfigChannel+0x258>)
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d003      	beq.n	80027b0 <HAL_ADC_ConfigChannel+0x1f4>
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	2b11      	cmp	r3, #17
 80027ae:	d122      	bne.n	80027f6 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4a11      	ldr	r2, [pc, #68]	; (8002814 <HAL_ADC_ConfigChannel+0x258>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d111      	bne.n	80027f6 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80027d2:	4b11      	ldr	r3, [pc, #68]	; (8002818 <HAL_ADC_ConfigChannel+0x25c>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4a11      	ldr	r2, [pc, #68]	; (800281c <HAL_ADC_ConfigChannel+0x260>)
 80027d8:	fba2 2303 	umull	r2, r3, r2, r3
 80027dc:	0c9a      	lsrs	r2, r3, #18
 80027de:	4613      	mov	r3, r2
 80027e0:	009b      	lsls	r3, r3, #2
 80027e2:	4413      	add	r3, r2
 80027e4:	005b      	lsls	r3, r3, #1
 80027e6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80027e8:	e002      	b.n	80027f0 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80027ea:	68bb      	ldr	r3, [r7, #8]
 80027ec:	3b01      	subs	r3, #1
 80027ee:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d1f9      	bne.n	80027ea <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2200      	movs	r2, #0
 80027fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80027fe:	2300      	movs	r3, #0
}
 8002800:	4618      	mov	r0, r3
 8002802:	3714      	adds	r7, #20
 8002804:	46bd      	mov	sp, r7
 8002806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280a:	4770      	bx	lr
 800280c:	40012300 	.word	0x40012300
 8002810:	40012000 	.word	0x40012000
 8002814:	10000012 	.word	0x10000012
 8002818:	2000000c 	.word	0x2000000c
 800281c:	431bde83 	.word	0x431bde83

08002820 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002820:	b480      	push	{r7}
 8002822:	b085      	sub	sp, #20
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002828:	4b79      	ldr	r3, [pc, #484]	; (8002a10 <ADC_Init+0x1f0>)
 800282a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	685a      	ldr	r2, [r3, #4]
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	431a      	orrs	r2, r3
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	685a      	ldr	r2, [r3, #4]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002854:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	6859      	ldr	r1, [r3, #4]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	691b      	ldr	r3, [r3, #16]
 8002860:	021a      	lsls	r2, r3, #8
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	430a      	orrs	r2, r1
 8002868:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	685a      	ldr	r2, [r3, #4]
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002878:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	6859      	ldr	r1, [r3, #4]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	689a      	ldr	r2, [r3, #8]
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	430a      	orrs	r2, r1
 800288a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	689a      	ldr	r2, [r3, #8]
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800289a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	6899      	ldr	r1, [r3, #8]
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	68da      	ldr	r2, [r3, #12]
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	430a      	orrs	r2, r1
 80028ac:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028b2:	4a58      	ldr	r2, [pc, #352]	; (8002a14 <ADC_Init+0x1f4>)
 80028b4:	4293      	cmp	r3, r2
 80028b6:	d022      	beq.n	80028fe <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	689a      	ldr	r2, [r3, #8]
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80028c6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	6899      	ldr	r1, [r3, #8]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	430a      	orrs	r2, r1
 80028d8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	689a      	ldr	r2, [r3, #8]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80028e8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	6899      	ldr	r1, [r3, #8]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	430a      	orrs	r2, r1
 80028fa:	609a      	str	r2, [r3, #8]
 80028fc:	e00f      	b.n	800291e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	689a      	ldr	r2, [r3, #8]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800290c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	689a      	ldr	r2, [r3, #8]
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800291c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	689a      	ldr	r2, [r3, #8]
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f022 0202 	bic.w	r2, r2, #2
 800292c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	6899      	ldr	r1, [r3, #8]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	7e1b      	ldrb	r3, [r3, #24]
 8002938:	005a      	lsls	r2, r3, #1
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	430a      	orrs	r2, r1
 8002940:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002948:	2b00      	cmp	r3, #0
 800294a:	d01b      	beq.n	8002984 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	685a      	ldr	r2, [r3, #4]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800295a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	685a      	ldr	r2, [r3, #4]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800296a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	6859      	ldr	r1, [r3, #4]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002976:	3b01      	subs	r3, #1
 8002978:	035a      	lsls	r2, r3, #13
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	430a      	orrs	r2, r1
 8002980:	605a      	str	r2, [r3, #4]
 8002982:	e007      	b.n	8002994 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	685a      	ldr	r2, [r3, #4]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002992:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80029a2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	69db      	ldr	r3, [r3, #28]
 80029ae:	3b01      	subs	r3, #1
 80029b0:	051a      	lsls	r2, r3, #20
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	430a      	orrs	r2, r1
 80029b8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	689a      	ldr	r2, [r3, #8]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80029c8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	6899      	ldr	r1, [r3, #8]
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80029d6:	025a      	lsls	r2, r3, #9
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	430a      	orrs	r2, r1
 80029de:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	689a      	ldr	r2, [r3, #8]
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80029ee:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	6899      	ldr	r1, [r3, #8]
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	695b      	ldr	r3, [r3, #20]
 80029fa:	029a      	lsls	r2, r3, #10
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	430a      	orrs	r2, r1
 8002a02:	609a      	str	r2, [r3, #8]
}
 8002a04:	bf00      	nop
 8002a06:	3714      	adds	r7, #20
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0e:	4770      	bx	lr
 8002a10:	40012300 	.word	0x40012300
 8002a14:	0f000001 	.word	0x0f000001

08002a18 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b084      	sub	sp, #16
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a24:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a2a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d13c      	bne.n	8002aac <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a36:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	689b      	ldr	r3, [r3, #8]
 8002a44:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d12b      	bne.n	8002aa4 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d127      	bne.n	8002aa4 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a5a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d006      	beq.n	8002a70 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	689b      	ldr	r3, [r3, #8]
 8002a68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d119      	bne.n	8002aa4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	685a      	ldr	r2, [r3, #4]
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f022 0220 	bic.w	r2, r2, #32
 8002a7e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a84:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a90:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d105      	bne.n	8002aa4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a9c:	f043 0201 	orr.w	r2, r3, #1
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002aa4:	68f8      	ldr	r0, [r7, #12]
 8002aa6:	f7fe fb75 	bl	8001194 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002aaa:	e00e      	b.n	8002aca <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab0:	f003 0310 	and.w	r3, r3, #16
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d003      	beq.n	8002ac0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002ab8:	68f8      	ldr	r0, [r7, #12]
 8002aba:	f7ff fd75 	bl	80025a8 <HAL_ADC_ErrorCallback>
}
 8002abe:	e004      	b.n	8002aca <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ac4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ac6:	6878      	ldr	r0, [r7, #4]
 8002ac8:	4798      	blx	r3
}
 8002aca:	bf00      	nop
 8002acc:	3710      	adds	r7, #16
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}

08002ad2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002ad2:	b580      	push	{r7, lr}
 8002ad4:	b084      	sub	sp, #16
 8002ad6:	af00      	add	r7, sp, #0
 8002ad8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ade:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002ae0:	68f8      	ldr	r0, [r7, #12]
 8002ae2:	f7ff fd57 	bl	8002594 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002ae6:	bf00      	nop
 8002ae8:	3710      	adds	r7, #16
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}

08002aee <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002aee:	b580      	push	{r7, lr}
 8002af0:	b084      	sub	sp, #16
 8002af2:	af00      	add	r7, sp, #0
 8002af4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002afa:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	2240      	movs	r2, #64	; 0x40
 8002b00:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b06:	f043 0204 	orr.w	r2, r3, #4
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002b0e:	68f8      	ldr	r0, [r7, #12]
 8002b10:	f7ff fd4a 	bl	80025a8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002b14:	bf00      	nop
 8002b16:	3710      	adds	r7, #16
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bd80      	pop	{r7, pc}

08002b1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b085      	sub	sp, #20
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	f003 0307 	and.w	r3, r3, #7
 8002b2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b2c:	4b0c      	ldr	r3, [pc, #48]	; (8002b60 <__NVIC_SetPriorityGrouping+0x44>)
 8002b2e:	68db      	ldr	r3, [r3, #12]
 8002b30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b32:	68ba      	ldr	r2, [r7, #8]
 8002b34:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002b38:	4013      	ands	r3, r2
 8002b3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b40:	68bb      	ldr	r3, [r7, #8]
 8002b42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b44:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002b48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b4e:	4a04      	ldr	r2, [pc, #16]	; (8002b60 <__NVIC_SetPriorityGrouping+0x44>)
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	60d3      	str	r3, [r2, #12]
}
 8002b54:	bf00      	nop
 8002b56:	3714      	adds	r7, #20
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5e:	4770      	bx	lr
 8002b60:	e000ed00 	.word	0xe000ed00

08002b64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b64:	b480      	push	{r7}
 8002b66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b68:	4b04      	ldr	r3, [pc, #16]	; (8002b7c <__NVIC_GetPriorityGrouping+0x18>)
 8002b6a:	68db      	ldr	r3, [r3, #12]
 8002b6c:	0a1b      	lsrs	r3, r3, #8
 8002b6e:	f003 0307 	and.w	r3, r3, #7
}
 8002b72:	4618      	mov	r0, r3
 8002b74:	46bd      	mov	sp, r7
 8002b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7a:	4770      	bx	lr
 8002b7c:	e000ed00 	.word	0xe000ed00

08002b80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b80:	b480      	push	{r7}
 8002b82:	b083      	sub	sp, #12
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	4603      	mov	r3, r0
 8002b88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	db0b      	blt.n	8002baa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b92:	79fb      	ldrb	r3, [r7, #7]
 8002b94:	f003 021f 	and.w	r2, r3, #31
 8002b98:	4907      	ldr	r1, [pc, #28]	; (8002bb8 <__NVIC_EnableIRQ+0x38>)
 8002b9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b9e:	095b      	lsrs	r3, r3, #5
 8002ba0:	2001      	movs	r0, #1
 8002ba2:	fa00 f202 	lsl.w	r2, r0, r2
 8002ba6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002baa:	bf00      	nop
 8002bac:	370c      	adds	r7, #12
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb4:	4770      	bx	lr
 8002bb6:	bf00      	nop
 8002bb8:	e000e100 	.word	0xe000e100

08002bbc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	b083      	sub	sp, #12
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	6039      	str	r1, [r7, #0]
 8002bc6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	db0a      	blt.n	8002be6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	b2da      	uxtb	r2, r3
 8002bd4:	490c      	ldr	r1, [pc, #48]	; (8002c08 <__NVIC_SetPriority+0x4c>)
 8002bd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bda:	0112      	lsls	r2, r2, #4
 8002bdc:	b2d2      	uxtb	r2, r2
 8002bde:	440b      	add	r3, r1
 8002be0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002be4:	e00a      	b.n	8002bfc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	b2da      	uxtb	r2, r3
 8002bea:	4908      	ldr	r1, [pc, #32]	; (8002c0c <__NVIC_SetPriority+0x50>)
 8002bec:	79fb      	ldrb	r3, [r7, #7]
 8002bee:	f003 030f 	and.w	r3, r3, #15
 8002bf2:	3b04      	subs	r3, #4
 8002bf4:	0112      	lsls	r2, r2, #4
 8002bf6:	b2d2      	uxtb	r2, r2
 8002bf8:	440b      	add	r3, r1
 8002bfa:	761a      	strb	r2, [r3, #24]
}
 8002bfc:	bf00      	nop
 8002bfe:	370c      	adds	r7, #12
 8002c00:	46bd      	mov	sp, r7
 8002c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c06:	4770      	bx	lr
 8002c08:	e000e100 	.word	0xe000e100
 8002c0c:	e000ed00 	.word	0xe000ed00

08002c10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c10:	b480      	push	{r7}
 8002c12:	b089      	sub	sp, #36	; 0x24
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	60f8      	str	r0, [r7, #12]
 8002c18:	60b9      	str	r1, [r7, #8]
 8002c1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	f003 0307 	and.w	r3, r3, #7
 8002c22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c24:	69fb      	ldr	r3, [r7, #28]
 8002c26:	f1c3 0307 	rsb	r3, r3, #7
 8002c2a:	2b04      	cmp	r3, #4
 8002c2c:	bf28      	it	cs
 8002c2e:	2304      	movcs	r3, #4
 8002c30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c32:	69fb      	ldr	r3, [r7, #28]
 8002c34:	3304      	adds	r3, #4
 8002c36:	2b06      	cmp	r3, #6
 8002c38:	d902      	bls.n	8002c40 <NVIC_EncodePriority+0x30>
 8002c3a:	69fb      	ldr	r3, [r7, #28]
 8002c3c:	3b03      	subs	r3, #3
 8002c3e:	e000      	b.n	8002c42 <NVIC_EncodePriority+0x32>
 8002c40:	2300      	movs	r3, #0
 8002c42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c44:	f04f 32ff 	mov.w	r2, #4294967295
 8002c48:	69bb      	ldr	r3, [r7, #24]
 8002c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4e:	43da      	mvns	r2, r3
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	401a      	ands	r2, r3
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c58:	f04f 31ff 	mov.w	r1, #4294967295
 8002c5c:	697b      	ldr	r3, [r7, #20]
 8002c5e:	fa01 f303 	lsl.w	r3, r1, r3
 8002c62:	43d9      	mvns	r1, r3
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c68:	4313      	orrs	r3, r2
         );
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	3724      	adds	r7, #36	; 0x24
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c74:	4770      	bx	lr
	...

08002c78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b082      	sub	sp, #8
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	3b01      	subs	r3, #1
 8002c84:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002c88:	d301      	bcc.n	8002c8e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	e00f      	b.n	8002cae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c8e:	4a0a      	ldr	r2, [pc, #40]	; (8002cb8 <SysTick_Config+0x40>)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	3b01      	subs	r3, #1
 8002c94:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c96:	210f      	movs	r1, #15
 8002c98:	f04f 30ff 	mov.w	r0, #4294967295
 8002c9c:	f7ff ff8e 	bl	8002bbc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ca0:	4b05      	ldr	r3, [pc, #20]	; (8002cb8 <SysTick_Config+0x40>)
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ca6:	4b04      	ldr	r3, [pc, #16]	; (8002cb8 <SysTick_Config+0x40>)
 8002ca8:	2207      	movs	r2, #7
 8002caa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002cac:	2300      	movs	r3, #0
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3708      	adds	r7, #8
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}
 8002cb6:	bf00      	nop
 8002cb8:	e000e010 	.word	0xe000e010

08002cbc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b082      	sub	sp, #8
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002cc4:	6878      	ldr	r0, [r7, #4]
 8002cc6:	f7ff ff29 	bl	8002b1c <__NVIC_SetPriorityGrouping>
}
 8002cca:	bf00      	nop
 8002ccc:	3708      	adds	r7, #8
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}

08002cd2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002cd2:	b580      	push	{r7, lr}
 8002cd4:	b086      	sub	sp, #24
 8002cd6:	af00      	add	r7, sp, #0
 8002cd8:	4603      	mov	r3, r0
 8002cda:	60b9      	str	r1, [r7, #8]
 8002cdc:	607a      	str	r2, [r7, #4]
 8002cde:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ce4:	f7ff ff3e 	bl	8002b64 <__NVIC_GetPriorityGrouping>
 8002ce8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002cea:	687a      	ldr	r2, [r7, #4]
 8002cec:	68b9      	ldr	r1, [r7, #8]
 8002cee:	6978      	ldr	r0, [r7, #20]
 8002cf0:	f7ff ff8e 	bl	8002c10 <NVIC_EncodePriority>
 8002cf4:	4602      	mov	r2, r0
 8002cf6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cfa:	4611      	mov	r1, r2
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f7ff ff5d 	bl	8002bbc <__NVIC_SetPriority>
}
 8002d02:	bf00      	nop
 8002d04:	3718      	adds	r7, #24
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}

08002d0a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d0a:	b580      	push	{r7, lr}
 8002d0c:	b082      	sub	sp, #8
 8002d0e:	af00      	add	r7, sp, #0
 8002d10:	4603      	mov	r3, r0
 8002d12:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d18:	4618      	mov	r0, r3
 8002d1a:	f7ff ff31 	bl	8002b80 <__NVIC_EnableIRQ>
}
 8002d1e:	bf00      	nop
 8002d20:	3708      	adds	r7, #8
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}

08002d26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d26:	b580      	push	{r7, lr}
 8002d28:	b082      	sub	sp, #8
 8002d2a:	af00      	add	r7, sp, #0
 8002d2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d2e:	6878      	ldr	r0, [r7, #4]
 8002d30:	f7ff ffa2 	bl	8002c78 <SysTick_Config>
 8002d34:	4603      	mov	r3, r0
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	3708      	adds	r7, #8
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}
	...

08002d40 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b086      	sub	sp, #24
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002d4c:	f7ff fac2 	bl	80022d4 <HAL_GetTick>
 8002d50:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d101      	bne.n	8002d5c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002d58:	2301      	movs	r3, #1
 8002d5a:	e099      	b.n	8002e90 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2202      	movs	r2, #2
 8002d60:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2200      	movs	r2, #0
 8002d68:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	681a      	ldr	r2, [r3, #0]
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f022 0201 	bic.w	r2, r2, #1
 8002d7a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d7c:	e00f      	b.n	8002d9e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002d7e:	f7ff faa9 	bl	80022d4 <HAL_GetTick>
 8002d82:	4602      	mov	r2, r0
 8002d84:	693b      	ldr	r3, [r7, #16]
 8002d86:	1ad3      	subs	r3, r2, r3
 8002d88:	2b05      	cmp	r3, #5
 8002d8a:	d908      	bls.n	8002d9e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2220      	movs	r2, #32
 8002d90:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	2203      	movs	r2, #3
 8002d96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002d9a:	2303      	movs	r3, #3
 8002d9c:	e078      	b.n	8002e90 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f003 0301 	and.w	r3, r3, #1
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d1e8      	bne.n	8002d7e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002db4:	697a      	ldr	r2, [r7, #20]
 8002db6:	4b38      	ldr	r3, [pc, #224]	; (8002e98 <HAL_DMA_Init+0x158>)
 8002db8:	4013      	ands	r3, r2
 8002dba:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	685a      	ldr	r2, [r3, #4]
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	689b      	ldr	r3, [r3, #8]
 8002dc4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002dca:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	691b      	ldr	r3, [r3, #16]
 8002dd0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002dd6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	699b      	ldr	r3, [r3, #24]
 8002ddc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002de2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6a1b      	ldr	r3, [r3, #32]
 8002de8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002dea:	697a      	ldr	r2, [r7, #20]
 8002dec:	4313      	orrs	r3, r2
 8002dee:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002df4:	2b04      	cmp	r3, #4
 8002df6:	d107      	bne.n	8002e08 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e00:	4313      	orrs	r3, r2
 8002e02:	697a      	ldr	r2, [r7, #20]
 8002e04:	4313      	orrs	r3, r2
 8002e06:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	697a      	ldr	r2, [r7, #20]
 8002e0e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	695b      	ldr	r3, [r3, #20]
 8002e16:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002e18:	697b      	ldr	r3, [r7, #20]
 8002e1a:	f023 0307 	bic.w	r3, r3, #7
 8002e1e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e24:	697a      	ldr	r2, [r7, #20]
 8002e26:	4313      	orrs	r3, r2
 8002e28:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e2e:	2b04      	cmp	r3, #4
 8002e30:	d117      	bne.n	8002e62 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e36:	697a      	ldr	r2, [r7, #20]
 8002e38:	4313      	orrs	r3, r2
 8002e3a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d00e      	beq.n	8002e62 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002e44:	6878      	ldr	r0, [r7, #4]
 8002e46:	f000 fb01 	bl	800344c <DMA_CheckFifoParam>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d008      	beq.n	8002e62 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2240      	movs	r2, #64	; 0x40
 8002e54:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2201      	movs	r2, #1
 8002e5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002e5e:	2301      	movs	r3, #1
 8002e60:	e016      	b.n	8002e90 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	697a      	ldr	r2, [r7, #20]
 8002e68:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002e6a:	6878      	ldr	r0, [r7, #4]
 8002e6c:	f000 fab8 	bl	80033e0 <DMA_CalcBaseAndBitshift>
 8002e70:	4603      	mov	r3, r0
 8002e72:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e78:	223f      	movs	r2, #63	; 0x3f
 8002e7a:	409a      	lsls	r2, r3
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2200      	movs	r2, #0
 8002e84:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2201      	movs	r2, #1
 8002e8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002e8e:	2300      	movs	r3, #0
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	3718      	adds	r7, #24
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}
 8002e98:	f010803f 	.word	0xf010803f

08002e9c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b086      	sub	sp, #24
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	60f8      	str	r0, [r7, #12]
 8002ea4:	60b9      	str	r1, [r7, #8]
 8002ea6:	607a      	str	r2, [r7, #4]
 8002ea8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002eaa:	2300      	movs	r3, #0
 8002eac:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002eb2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002eba:	2b01      	cmp	r3, #1
 8002ebc:	d101      	bne.n	8002ec2 <HAL_DMA_Start_IT+0x26>
 8002ebe:	2302      	movs	r3, #2
 8002ec0:	e040      	b.n	8002f44 <HAL_DMA_Start_IT+0xa8>
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	2201      	movs	r2, #1
 8002ec6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ed0:	b2db      	uxtb	r3, r3
 8002ed2:	2b01      	cmp	r3, #1
 8002ed4:	d12f      	bne.n	8002f36 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	2202      	movs	r2, #2
 8002eda:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	687a      	ldr	r2, [r7, #4]
 8002ee8:	68b9      	ldr	r1, [r7, #8]
 8002eea:	68f8      	ldr	r0, [r7, #12]
 8002eec:	f000 fa4a 	bl	8003384 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ef4:	223f      	movs	r2, #63	; 0x3f
 8002ef6:	409a      	lsls	r2, r3
 8002ef8:	693b      	ldr	r3, [r7, #16]
 8002efa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	681a      	ldr	r2, [r3, #0]
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f042 0216 	orr.w	r2, r2, #22
 8002f0a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d007      	beq.n	8002f24 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	681a      	ldr	r2, [r3, #0]
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f042 0208 	orr.w	r2, r2, #8
 8002f22:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	681a      	ldr	r2, [r3, #0]
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f042 0201 	orr.w	r2, r2, #1
 8002f32:	601a      	str	r2, [r3, #0]
 8002f34:	e005      	b.n	8002f42 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	2200      	movs	r2, #0
 8002f3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002f3e:	2302      	movs	r3, #2
 8002f40:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002f42:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f44:	4618      	mov	r0, r3
 8002f46:	3718      	adds	r7, #24
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bd80      	pop	{r7, pc}

08002f4c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b084      	sub	sp, #16
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f58:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002f5a:	f7ff f9bb 	bl	80022d4 <HAL_GetTick>
 8002f5e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f66:	b2db      	uxtb	r3, r3
 8002f68:	2b02      	cmp	r3, #2
 8002f6a:	d008      	beq.n	8002f7e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2280      	movs	r2, #128	; 0x80
 8002f70:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2200      	movs	r2, #0
 8002f76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	e052      	b.n	8003024 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	681a      	ldr	r2, [r3, #0]
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f022 0216 	bic.w	r2, r2, #22
 8002f8c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	695a      	ldr	r2, [r3, #20]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f9c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d103      	bne.n	8002fae <HAL_DMA_Abort+0x62>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d007      	beq.n	8002fbe <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f022 0208 	bic.w	r2, r2, #8
 8002fbc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	681a      	ldr	r2, [r3, #0]
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f022 0201 	bic.w	r2, r2, #1
 8002fcc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002fce:	e013      	b.n	8002ff8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002fd0:	f7ff f980 	bl	80022d4 <HAL_GetTick>
 8002fd4:	4602      	mov	r2, r0
 8002fd6:	68bb      	ldr	r3, [r7, #8]
 8002fd8:	1ad3      	subs	r3, r2, r3
 8002fda:	2b05      	cmp	r3, #5
 8002fdc:	d90c      	bls.n	8002ff8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2220      	movs	r2, #32
 8002fe2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2203      	movs	r2, #3
 8002fe8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002ff4:	2303      	movs	r3, #3
 8002ff6:	e015      	b.n	8003024 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f003 0301 	and.w	r3, r3, #1
 8003002:	2b00      	cmp	r3, #0
 8003004:	d1e4      	bne.n	8002fd0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800300a:	223f      	movs	r2, #63	; 0x3f
 800300c:	409a      	lsls	r2, r3
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2201      	movs	r2, #1
 8003016:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2200      	movs	r2, #0
 800301e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003022:	2300      	movs	r3, #0
}
 8003024:	4618      	mov	r0, r3
 8003026:	3710      	adds	r7, #16
 8003028:	46bd      	mov	sp, r7
 800302a:	bd80      	pop	{r7, pc}

0800302c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800302c:	b480      	push	{r7}
 800302e:	b083      	sub	sp, #12
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800303a:	b2db      	uxtb	r3, r3
 800303c:	2b02      	cmp	r3, #2
 800303e:	d004      	beq.n	800304a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2280      	movs	r2, #128	; 0x80
 8003044:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003046:	2301      	movs	r3, #1
 8003048:	e00c      	b.n	8003064 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2205      	movs	r2, #5
 800304e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f022 0201 	bic.w	r2, r2, #1
 8003060:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003062:	2300      	movs	r3, #0
}
 8003064:	4618      	mov	r0, r3
 8003066:	370c      	adds	r7, #12
 8003068:	46bd      	mov	sp, r7
 800306a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306e:	4770      	bx	lr

08003070 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b086      	sub	sp, #24
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003078:	2300      	movs	r3, #0
 800307a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800307c:	4b8e      	ldr	r3, [pc, #568]	; (80032b8 <HAL_DMA_IRQHandler+0x248>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4a8e      	ldr	r2, [pc, #568]	; (80032bc <HAL_DMA_IRQHandler+0x24c>)
 8003082:	fba2 2303 	umull	r2, r3, r2, r3
 8003086:	0a9b      	lsrs	r3, r3, #10
 8003088:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800308e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003090:	693b      	ldr	r3, [r7, #16]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800309a:	2208      	movs	r2, #8
 800309c:	409a      	lsls	r2, r3
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	4013      	ands	r3, r2
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d01a      	beq.n	80030dc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f003 0304 	and.w	r3, r3, #4
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d013      	beq.n	80030dc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	681a      	ldr	r2, [r3, #0]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f022 0204 	bic.w	r2, r2, #4
 80030c2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030c8:	2208      	movs	r2, #8
 80030ca:	409a      	lsls	r2, r3
 80030cc:	693b      	ldr	r3, [r7, #16]
 80030ce:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030d4:	f043 0201 	orr.w	r2, r3, #1
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030e0:	2201      	movs	r2, #1
 80030e2:	409a      	lsls	r2, r3
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	4013      	ands	r3, r2
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d012      	beq.n	8003112 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	695b      	ldr	r3, [r3, #20]
 80030f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d00b      	beq.n	8003112 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030fe:	2201      	movs	r2, #1
 8003100:	409a      	lsls	r2, r3
 8003102:	693b      	ldr	r3, [r7, #16]
 8003104:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800310a:	f043 0202 	orr.w	r2, r3, #2
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003116:	2204      	movs	r2, #4
 8003118:	409a      	lsls	r2, r3
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	4013      	ands	r3, r2
 800311e:	2b00      	cmp	r3, #0
 8003120:	d012      	beq.n	8003148 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f003 0302 	and.w	r3, r3, #2
 800312c:	2b00      	cmp	r3, #0
 800312e:	d00b      	beq.n	8003148 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003134:	2204      	movs	r2, #4
 8003136:	409a      	lsls	r2, r3
 8003138:	693b      	ldr	r3, [r7, #16]
 800313a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003140:	f043 0204 	orr.w	r2, r3, #4
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800314c:	2210      	movs	r2, #16
 800314e:	409a      	lsls	r2, r3
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	4013      	ands	r3, r2
 8003154:	2b00      	cmp	r3, #0
 8003156:	d043      	beq.n	80031e0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f003 0308 	and.w	r3, r3, #8
 8003162:	2b00      	cmp	r3, #0
 8003164:	d03c      	beq.n	80031e0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800316a:	2210      	movs	r2, #16
 800316c:	409a      	lsls	r2, r3
 800316e:	693b      	ldr	r3, [r7, #16]
 8003170:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800317c:	2b00      	cmp	r3, #0
 800317e:	d018      	beq.n	80031b2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800318a:	2b00      	cmp	r3, #0
 800318c:	d108      	bne.n	80031a0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003192:	2b00      	cmp	r3, #0
 8003194:	d024      	beq.n	80031e0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800319a:	6878      	ldr	r0, [r7, #4]
 800319c:	4798      	blx	r3
 800319e:	e01f      	b.n	80031e0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d01b      	beq.n	80031e0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031ac:	6878      	ldr	r0, [r7, #4]
 80031ae:	4798      	blx	r3
 80031b0:	e016      	b.n	80031e0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d107      	bne.n	80031d0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	681a      	ldr	r2, [r3, #0]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f022 0208 	bic.w	r2, r2, #8
 80031ce:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d003      	beq.n	80031e0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031dc:	6878      	ldr	r0, [r7, #4]
 80031de:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031e4:	2220      	movs	r2, #32
 80031e6:	409a      	lsls	r2, r3
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	4013      	ands	r3, r2
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	f000 808f 	beq.w	8003310 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f003 0310 	and.w	r3, r3, #16
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	f000 8087 	beq.w	8003310 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003206:	2220      	movs	r2, #32
 8003208:	409a      	lsls	r2, r3
 800320a:	693b      	ldr	r3, [r7, #16]
 800320c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003214:	b2db      	uxtb	r3, r3
 8003216:	2b05      	cmp	r3, #5
 8003218:	d136      	bne.n	8003288 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	681a      	ldr	r2, [r3, #0]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f022 0216 	bic.w	r2, r2, #22
 8003228:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	695a      	ldr	r2, [r3, #20]
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003238:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800323e:	2b00      	cmp	r3, #0
 8003240:	d103      	bne.n	800324a <HAL_DMA_IRQHandler+0x1da>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003246:	2b00      	cmp	r3, #0
 8003248:	d007      	beq.n	800325a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	681a      	ldr	r2, [r3, #0]
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f022 0208 	bic.w	r2, r2, #8
 8003258:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800325e:	223f      	movs	r2, #63	; 0x3f
 8003260:	409a      	lsls	r2, r3
 8003262:	693b      	ldr	r3, [r7, #16]
 8003264:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2201      	movs	r2, #1
 800326a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2200      	movs	r2, #0
 8003272:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800327a:	2b00      	cmp	r3, #0
 800327c:	d07e      	beq.n	800337c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003282:	6878      	ldr	r0, [r7, #4]
 8003284:	4798      	blx	r3
        }
        return;
 8003286:	e079      	b.n	800337c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003292:	2b00      	cmp	r3, #0
 8003294:	d01d      	beq.n	80032d2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d10d      	bne.n	80032c0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d031      	beq.n	8003310 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032b0:	6878      	ldr	r0, [r7, #4]
 80032b2:	4798      	blx	r3
 80032b4:	e02c      	b.n	8003310 <HAL_DMA_IRQHandler+0x2a0>
 80032b6:	bf00      	nop
 80032b8:	2000000c 	.word	0x2000000c
 80032bc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d023      	beq.n	8003310 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032cc:	6878      	ldr	r0, [r7, #4]
 80032ce:	4798      	blx	r3
 80032d0:	e01e      	b.n	8003310 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d10f      	bne.n	8003300 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	681a      	ldr	r2, [r3, #0]
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f022 0210 	bic.w	r2, r2, #16
 80032ee:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2201      	movs	r2, #1
 80032f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2200      	movs	r2, #0
 80032fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003304:	2b00      	cmp	r3, #0
 8003306:	d003      	beq.n	8003310 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800330c:	6878      	ldr	r0, [r7, #4]
 800330e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003314:	2b00      	cmp	r3, #0
 8003316:	d032      	beq.n	800337e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800331c:	f003 0301 	and.w	r3, r3, #1
 8003320:	2b00      	cmp	r3, #0
 8003322:	d022      	beq.n	800336a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2205      	movs	r2, #5
 8003328:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	681a      	ldr	r2, [r3, #0]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f022 0201 	bic.w	r2, r2, #1
 800333a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800333c:	68bb      	ldr	r3, [r7, #8]
 800333e:	3301      	adds	r3, #1
 8003340:	60bb      	str	r3, [r7, #8]
 8003342:	697a      	ldr	r2, [r7, #20]
 8003344:	429a      	cmp	r2, r3
 8003346:	d307      	bcc.n	8003358 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f003 0301 	and.w	r3, r3, #1
 8003352:	2b00      	cmp	r3, #0
 8003354:	d1f2      	bne.n	800333c <HAL_DMA_IRQHandler+0x2cc>
 8003356:	e000      	b.n	800335a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003358:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2201      	movs	r2, #1
 800335e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2200      	movs	r2, #0
 8003366:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800336e:	2b00      	cmp	r3, #0
 8003370:	d005      	beq.n	800337e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003376:	6878      	ldr	r0, [r7, #4]
 8003378:	4798      	blx	r3
 800337a:	e000      	b.n	800337e <HAL_DMA_IRQHandler+0x30e>
        return;
 800337c:	bf00      	nop
    }
  }
}
 800337e:	3718      	adds	r7, #24
 8003380:	46bd      	mov	sp, r7
 8003382:	bd80      	pop	{r7, pc}

08003384 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003384:	b480      	push	{r7}
 8003386:	b085      	sub	sp, #20
 8003388:	af00      	add	r7, sp, #0
 800338a:	60f8      	str	r0, [r7, #12]
 800338c:	60b9      	str	r1, [r7, #8]
 800338e:	607a      	str	r2, [r7, #4]
 8003390:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	681a      	ldr	r2, [r3, #0]
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80033a0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	683a      	ldr	r2, [r7, #0]
 80033a8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	689b      	ldr	r3, [r3, #8]
 80033ae:	2b40      	cmp	r3, #64	; 0x40
 80033b0:	d108      	bne.n	80033c4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	687a      	ldr	r2, [r7, #4]
 80033b8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	68ba      	ldr	r2, [r7, #8]
 80033c0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80033c2:	e007      	b.n	80033d4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	68ba      	ldr	r2, [r7, #8]
 80033ca:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	687a      	ldr	r2, [r7, #4]
 80033d2:	60da      	str	r2, [r3, #12]
}
 80033d4:	bf00      	nop
 80033d6:	3714      	adds	r7, #20
 80033d8:	46bd      	mov	sp, r7
 80033da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033de:	4770      	bx	lr

080033e0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80033e0:	b480      	push	{r7}
 80033e2:	b085      	sub	sp, #20
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	b2db      	uxtb	r3, r3
 80033ee:	3b10      	subs	r3, #16
 80033f0:	4a14      	ldr	r2, [pc, #80]	; (8003444 <DMA_CalcBaseAndBitshift+0x64>)
 80033f2:	fba2 2303 	umull	r2, r3, r2, r3
 80033f6:	091b      	lsrs	r3, r3, #4
 80033f8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80033fa:	4a13      	ldr	r2, [pc, #76]	; (8003448 <DMA_CalcBaseAndBitshift+0x68>)
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	4413      	add	r3, r2
 8003400:	781b      	ldrb	r3, [r3, #0]
 8003402:	461a      	mov	r2, r3
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	2b03      	cmp	r3, #3
 800340c:	d909      	bls.n	8003422 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003416:	f023 0303 	bic.w	r3, r3, #3
 800341a:	1d1a      	adds	r2, r3, #4
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	659a      	str	r2, [r3, #88]	; 0x58
 8003420:	e007      	b.n	8003432 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800342a:	f023 0303 	bic.w	r3, r3, #3
 800342e:	687a      	ldr	r2, [r7, #4]
 8003430:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003436:	4618      	mov	r0, r3
 8003438:	3714      	adds	r7, #20
 800343a:	46bd      	mov	sp, r7
 800343c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003440:	4770      	bx	lr
 8003442:	bf00      	nop
 8003444:	aaaaaaab 	.word	0xaaaaaaab
 8003448:	0800bbc0 	.word	0x0800bbc0

0800344c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800344c:	b480      	push	{r7}
 800344e:	b085      	sub	sp, #20
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003454:	2300      	movs	r3, #0
 8003456:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800345c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	699b      	ldr	r3, [r3, #24]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d11f      	bne.n	80034a6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003466:	68bb      	ldr	r3, [r7, #8]
 8003468:	2b03      	cmp	r3, #3
 800346a:	d856      	bhi.n	800351a <DMA_CheckFifoParam+0xce>
 800346c:	a201      	add	r2, pc, #4	; (adr r2, 8003474 <DMA_CheckFifoParam+0x28>)
 800346e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003472:	bf00      	nop
 8003474:	08003485 	.word	0x08003485
 8003478:	08003497 	.word	0x08003497
 800347c:	08003485 	.word	0x08003485
 8003480:	0800351b 	.word	0x0800351b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003488:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800348c:	2b00      	cmp	r3, #0
 800348e:	d046      	beq.n	800351e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003490:	2301      	movs	r3, #1
 8003492:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003494:	e043      	b.n	800351e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800349a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800349e:	d140      	bne.n	8003522 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80034a0:	2301      	movs	r3, #1
 80034a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034a4:	e03d      	b.n	8003522 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	699b      	ldr	r3, [r3, #24]
 80034aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80034ae:	d121      	bne.n	80034f4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80034b0:	68bb      	ldr	r3, [r7, #8]
 80034b2:	2b03      	cmp	r3, #3
 80034b4:	d837      	bhi.n	8003526 <DMA_CheckFifoParam+0xda>
 80034b6:	a201      	add	r2, pc, #4	; (adr r2, 80034bc <DMA_CheckFifoParam+0x70>)
 80034b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034bc:	080034cd 	.word	0x080034cd
 80034c0:	080034d3 	.word	0x080034d3
 80034c4:	080034cd 	.word	0x080034cd
 80034c8:	080034e5 	.word	0x080034e5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80034cc:	2301      	movs	r3, #1
 80034ce:	73fb      	strb	r3, [r7, #15]
      break;
 80034d0:	e030      	b.n	8003534 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034d6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d025      	beq.n	800352a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80034de:	2301      	movs	r3, #1
 80034e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034e2:	e022      	b.n	800352a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034e8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80034ec:	d11f      	bne.n	800352e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80034ee:	2301      	movs	r3, #1
 80034f0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80034f2:	e01c      	b.n	800352e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80034f4:	68bb      	ldr	r3, [r7, #8]
 80034f6:	2b02      	cmp	r3, #2
 80034f8:	d903      	bls.n	8003502 <DMA_CheckFifoParam+0xb6>
 80034fa:	68bb      	ldr	r3, [r7, #8]
 80034fc:	2b03      	cmp	r3, #3
 80034fe:	d003      	beq.n	8003508 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003500:	e018      	b.n	8003534 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	73fb      	strb	r3, [r7, #15]
      break;
 8003506:	e015      	b.n	8003534 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800350c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003510:	2b00      	cmp	r3, #0
 8003512:	d00e      	beq.n	8003532 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003514:	2301      	movs	r3, #1
 8003516:	73fb      	strb	r3, [r7, #15]
      break;
 8003518:	e00b      	b.n	8003532 <DMA_CheckFifoParam+0xe6>
      break;
 800351a:	bf00      	nop
 800351c:	e00a      	b.n	8003534 <DMA_CheckFifoParam+0xe8>
      break;
 800351e:	bf00      	nop
 8003520:	e008      	b.n	8003534 <DMA_CheckFifoParam+0xe8>
      break;
 8003522:	bf00      	nop
 8003524:	e006      	b.n	8003534 <DMA_CheckFifoParam+0xe8>
      break;
 8003526:	bf00      	nop
 8003528:	e004      	b.n	8003534 <DMA_CheckFifoParam+0xe8>
      break;
 800352a:	bf00      	nop
 800352c:	e002      	b.n	8003534 <DMA_CheckFifoParam+0xe8>
      break;   
 800352e:	bf00      	nop
 8003530:	e000      	b.n	8003534 <DMA_CheckFifoParam+0xe8>
      break;
 8003532:	bf00      	nop
    }
  } 
  
  return status; 
 8003534:	7bfb      	ldrb	r3, [r7, #15]
}
 8003536:	4618      	mov	r0, r3
 8003538:	3714      	adds	r7, #20
 800353a:	46bd      	mov	sp, r7
 800353c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003540:	4770      	bx	lr
 8003542:	bf00      	nop

08003544 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003544:	b480      	push	{r7}
 8003546:	b089      	sub	sp, #36	; 0x24
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
 800354c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800354e:	2300      	movs	r3, #0
 8003550:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003552:	2300      	movs	r3, #0
 8003554:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003556:	2300      	movs	r3, #0
 8003558:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800355a:	2300      	movs	r3, #0
 800355c:	61fb      	str	r3, [r7, #28]
 800355e:	e177      	b.n	8003850 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003560:	2201      	movs	r2, #1
 8003562:	69fb      	ldr	r3, [r7, #28]
 8003564:	fa02 f303 	lsl.w	r3, r2, r3
 8003568:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	697a      	ldr	r2, [r7, #20]
 8003570:	4013      	ands	r3, r2
 8003572:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003574:	693a      	ldr	r2, [r7, #16]
 8003576:	697b      	ldr	r3, [r7, #20]
 8003578:	429a      	cmp	r2, r3
 800357a:	f040 8166 	bne.w	800384a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	f003 0303 	and.w	r3, r3, #3
 8003586:	2b01      	cmp	r3, #1
 8003588:	d005      	beq.n	8003596 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003592:	2b02      	cmp	r3, #2
 8003594:	d130      	bne.n	80035f8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	689b      	ldr	r3, [r3, #8]
 800359a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800359c:	69fb      	ldr	r3, [r7, #28]
 800359e:	005b      	lsls	r3, r3, #1
 80035a0:	2203      	movs	r2, #3
 80035a2:	fa02 f303 	lsl.w	r3, r2, r3
 80035a6:	43db      	mvns	r3, r3
 80035a8:	69ba      	ldr	r2, [r7, #24]
 80035aa:	4013      	ands	r3, r2
 80035ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	68da      	ldr	r2, [r3, #12]
 80035b2:	69fb      	ldr	r3, [r7, #28]
 80035b4:	005b      	lsls	r3, r3, #1
 80035b6:	fa02 f303 	lsl.w	r3, r2, r3
 80035ba:	69ba      	ldr	r2, [r7, #24]
 80035bc:	4313      	orrs	r3, r2
 80035be:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	69ba      	ldr	r2, [r7, #24]
 80035c4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	685b      	ldr	r3, [r3, #4]
 80035ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80035cc:	2201      	movs	r2, #1
 80035ce:	69fb      	ldr	r3, [r7, #28]
 80035d0:	fa02 f303 	lsl.w	r3, r2, r3
 80035d4:	43db      	mvns	r3, r3
 80035d6:	69ba      	ldr	r2, [r7, #24]
 80035d8:	4013      	ands	r3, r2
 80035da:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	091b      	lsrs	r3, r3, #4
 80035e2:	f003 0201 	and.w	r2, r3, #1
 80035e6:	69fb      	ldr	r3, [r7, #28]
 80035e8:	fa02 f303 	lsl.w	r3, r2, r3
 80035ec:	69ba      	ldr	r2, [r7, #24]
 80035ee:	4313      	orrs	r3, r2
 80035f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	69ba      	ldr	r2, [r7, #24]
 80035f6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	f003 0303 	and.w	r3, r3, #3
 8003600:	2b03      	cmp	r3, #3
 8003602:	d017      	beq.n	8003634 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	68db      	ldr	r3, [r3, #12]
 8003608:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800360a:	69fb      	ldr	r3, [r7, #28]
 800360c:	005b      	lsls	r3, r3, #1
 800360e:	2203      	movs	r2, #3
 8003610:	fa02 f303 	lsl.w	r3, r2, r3
 8003614:	43db      	mvns	r3, r3
 8003616:	69ba      	ldr	r2, [r7, #24]
 8003618:	4013      	ands	r3, r2
 800361a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	689a      	ldr	r2, [r3, #8]
 8003620:	69fb      	ldr	r3, [r7, #28]
 8003622:	005b      	lsls	r3, r3, #1
 8003624:	fa02 f303 	lsl.w	r3, r2, r3
 8003628:	69ba      	ldr	r2, [r7, #24]
 800362a:	4313      	orrs	r3, r2
 800362c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	69ba      	ldr	r2, [r7, #24]
 8003632:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	f003 0303 	and.w	r3, r3, #3
 800363c:	2b02      	cmp	r3, #2
 800363e:	d123      	bne.n	8003688 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003640:	69fb      	ldr	r3, [r7, #28]
 8003642:	08da      	lsrs	r2, r3, #3
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	3208      	adds	r2, #8
 8003648:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800364c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800364e:	69fb      	ldr	r3, [r7, #28]
 8003650:	f003 0307 	and.w	r3, r3, #7
 8003654:	009b      	lsls	r3, r3, #2
 8003656:	220f      	movs	r2, #15
 8003658:	fa02 f303 	lsl.w	r3, r2, r3
 800365c:	43db      	mvns	r3, r3
 800365e:	69ba      	ldr	r2, [r7, #24]
 8003660:	4013      	ands	r3, r2
 8003662:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	691a      	ldr	r2, [r3, #16]
 8003668:	69fb      	ldr	r3, [r7, #28]
 800366a:	f003 0307 	and.w	r3, r3, #7
 800366e:	009b      	lsls	r3, r3, #2
 8003670:	fa02 f303 	lsl.w	r3, r2, r3
 8003674:	69ba      	ldr	r2, [r7, #24]
 8003676:	4313      	orrs	r3, r2
 8003678:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800367a:	69fb      	ldr	r3, [r7, #28]
 800367c:	08da      	lsrs	r2, r3, #3
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	3208      	adds	r2, #8
 8003682:	69b9      	ldr	r1, [r7, #24]
 8003684:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800368e:	69fb      	ldr	r3, [r7, #28]
 8003690:	005b      	lsls	r3, r3, #1
 8003692:	2203      	movs	r2, #3
 8003694:	fa02 f303 	lsl.w	r3, r2, r3
 8003698:	43db      	mvns	r3, r3
 800369a:	69ba      	ldr	r2, [r7, #24]
 800369c:	4013      	ands	r3, r2
 800369e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	f003 0203 	and.w	r2, r3, #3
 80036a8:	69fb      	ldr	r3, [r7, #28]
 80036aa:	005b      	lsls	r3, r3, #1
 80036ac:	fa02 f303 	lsl.w	r3, r2, r3
 80036b0:	69ba      	ldr	r2, [r7, #24]
 80036b2:	4313      	orrs	r3, r2
 80036b4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	69ba      	ldr	r2, [r7, #24]
 80036ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	f000 80c0 	beq.w	800384a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036ca:	2300      	movs	r3, #0
 80036cc:	60fb      	str	r3, [r7, #12]
 80036ce:	4b66      	ldr	r3, [pc, #408]	; (8003868 <HAL_GPIO_Init+0x324>)
 80036d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036d2:	4a65      	ldr	r2, [pc, #404]	; (8003868 <HAL_GPIO_Init+0x324>)
 80036d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80036d8:	6453      	str	r3, [r2, #68]	; 0x44
 80036da:	4b63      	ldr	r3, [pc, #396]	; (8003868 <HAL_GPIO_Init+0x324>)
 80036dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80036e2:	60fb      	str	r3, [r7, #12]
 80036e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80036e6:	4a61      	ldr	r2, [pc, #388]	; (800386c <HAL_GPIO_Init+0x328>)
 80036e8:	69fb      	ldr	r3, [r7, #28]
 80036ea:	089b      	lsrs	r3, r3, #2
 80036ec:	3302      	adds	r3, #2
 80036ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80036f4:	69fb      	ldr	r3, [r7, #28]
 80036f6:	f003 0303 	and.w	r3, r3, #3
 80036fa:	009b      	lsls	r3, r3, #2
 80036fc:	220f      	movs	r2, #15
 80036fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003702:	43db      	mvns	r3, r3
 8003704:	69ba      	ldr	r2, [r7, #24]
 8003706:	4013      	ands	r3, r2
 8003708:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	4a58      	ldr	r2, [pc, #352]	; (8003870 <HAL_GPIO_Init+0x32c>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d037      	beq.n	8003782 <HAL_GPIO_Init+0x23e>
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	4a57      	ldr	r2, [pc, #348]	; (8003874 <HAL_GPIO_Init+0x330>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d031      	beq.n	800377e <HAL_GPIO_Init+0x23a>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	4a56      	ldr	r2, [pc, #344]	; (8003878 <HAL_GPIO_Init+0x334>)
 800371e:	4293      	cmp	r3, r2
 8003720:	d02b      	beq.n	800377a <HAL_GPIO_Init+0x236>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	4a55      	ldr	r2, [pc, #340]	; (800387c <HAL_GPIO_Init+0x338>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d025      	beq.n	8003776 <HAL_GPIO_Init+0x232>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	4a54      	ldr	r2, [pc, #336]	; (8003880 <HAL_GPIO_Init+0x33c>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d01f      	beq.n	8003772 <HAL_GPIO_Init+0x22e>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	4a53      	ldr	r2, [pc, #332]	; (8003884 <HAL_GPIO_Init+0x340>)
 8003736:	4293      	cmp	r3, r2
 8003738:	d019      	beq.n	800376e <HAL_GPIO_Init+0x22a>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	4a52      	ldr	r2, [pc, #328]	; (8003888 <HAL_GPIO_Init+0x344>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d013      	beq.n	800376a <HAL_GPIO_Init+0x226>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	4a51      	ldr	r2, [pc, #324]	; (800388c <HAL_GPIO_Init+0x348>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d00d      	beq.n	8003766 <HAL_GPIO_Init+0x222>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	4a50      	ldr	r2, [pc, #320]	; (8003890 <HAL_GPIO_Init+0x34c>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d007      	beq.n	8003762 <HAL_GPIO_Init+0x21e>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	4a4f      	ldr	r2, [pc, #316]	; (8003894 <HAL_GPIO_Init+0x350>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d101      	bne.n	800375e <HAL_GPIO_Init+0x21a>
 800375a:	2309      	movs	r3, #9
 800375c:	e012      	b.n	8003784 <HAL_GPIO_Init+0x240>
 800375e:	230a      	movs	r3, #10
 8003760:	e010      	b.n	8003784 <HAL_GPIO_Init+0x240>
 8003762:	2308      	movs	r3, #8
 8003764:	e00e      	b.n	8003784 <HAL_GPIO_Init+0x240>
 8003766:	2307      	movs	r3, #7
 8003768:	e00c      	b.n	8003784 <HAL_GPIO_Init+0x240>
 800376a:	2306      	movs	r3, #6
 800376c:	e00a      	b.n	8003784 <HAL_GPIO_Init+0x240>
 800376e:	2305      	movs	r3, #5
 8003770:	e008      	b.n	8003784 <HAL_GPIO_Init+0x240>
 8003772:	2304      	movs	r3, #4
 8003774:	e006      	b.n	8003784 <HAL_GPIO_Init+0x240>
 8003776:	2303      	movs	r3, #3
 8003778:	e004      	b.n	8003784 <HAL_GPIO_Init+0x240>
 800377a:	2302      	movs	r3, #2
 800377c:	e002      	b.n	8003784 <HAL_GPIO_Init+0x240>
 800377e:	2301      	movs	r3, #1
 8003780:	e000      	b.n	8003784 <HAL_GPIO_Init+0x240>
 8003782:	2300      	movs	r3, #0
 8003784:	69fa      	ldr	r2, [r7, #28]
 8003786:	f002 0203 	and.w	r2, r2, #3
 800378a:	0092      	lsls	r2, r2, #2
 800378c:	4093      	lsls	r3, r2
 800378e:	69ba      	ldr	r2, [r7, #24]
 8003790:	4313      	orrs	r3, r2
 8003792:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003794:	4935      	ldr	r1, [pc, #212]	; (800386c <HAL_GPIO_Init+0x328>)
 8003796:	69fb      	ldr	r3, [r7, #28]
 8003798:	089b      	lsrs	r3, r3, #2
 800379a:	3302      	adds	r3, #2
 800379c:	69ba      	ldr	r2, [r7, #24]
 800379e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80037a2:	4b3d      	ldr	r3, [pc, #244]	; (8003898 <HAL_GPIO_Init+0x354>)
 80037a4:	689b      	ldr	r3, [r3, #8]
 80037a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037a8:	693b      	ldr	r3, [r7, #16]
 80037aa:	43db      	mvns	r3, r3
 80037ac:	69ba      	ldr	r2, [r7, #24]
 80037ae:	4013      	ands	r3, r2
 80037b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d003      	beq.n	80037c6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80037be:	69ba      	ldr	r2, [r7, #24]
 80037c0:	693b      	ldr	r3, [r7, #16]
 80037c2:	4313      	orrs	r3, r2
 80037c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80037c6:	4a34      	ldr	r2, [pc, #208]	; (8003898 <HAL_GPIO_Init+0x354>)
 80037c8:	69bb      	ldr	r3, [r7, #24]
 80037ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80037cc:	4b32      	ldr	r3, [pc, #200]	; (8003898 <HAL_GPIO_Init+0x354>)
 80037ce:	68db      	ldr	r3, [r3, #12]
 80037d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037d2:	693b      	ldr	r3, [r7, #16]
 80037d4:	43db      	mvns	r3, r3
 80037d6:	69ba      	ldr	r2, [r7, #24]
 80037d8:	4013      	ands	r3, r2
 80037da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d003      	beq.n	80037f0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80037e8:	69ba      	ldr	r2, [r7, #24]
 80037ea:	693b      	ldr	r3, [r7, #16]
 80037ec:	4313      	orrs	r3, r2
 80037ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80037f0:	4a29      	ldr	r2, [pc, #164]	; (8003898 <HAL_GPIO_Init+0x354>)
 80037f2:	69bb      	ldr	r3, [r7, #24]
 80037f4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80037f6:	4b28      	ldr	r3, [pc, #160]	; (8003898 <HAL_GPIO_Init+0x354>)
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037fc:	693b      	ldr	r3, [r7, #16]
 80037fe:	43db      	mvns	r3, r3
 8003800:	69ba      	ldr	r2, [r7, #24]
 8003802:	4013      	ands	r3, r2
 8003804:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800380e:	2b00      	cmp	r3, #0
 8003810:	d003      	beq.n	800381a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003812:	69ba      	ldr	r2, [r7, #24]
 8003814:	693b      	ldr	r3, [r7, #16]
 8003816:	4313      	orrs	r3, r2
 8003818:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800381a:	4a1f      	ldr	r2, [pc, #124]	; (8003898 <HAL_GPIO_Init+0x354>)
 800381c:	69bb      	ldr	r3, [r7, #24]
 800381e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003820:	4b1d      	ldr	r3, [pc, #116]	; (8003898 <HAL_GPIO_Init+0x354>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003826:	693b      	ldr	r3, [r7, #16]
 8003828:	43db      	mvns	r3, r3
 800382a:	69ba      	ldr	r2, [r7, #24]
 800382c:	4013      	ands	r3, r2
 800382e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	685b      	ldr	r3, [r3, #4]
 8003834:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003838:	2b00      	cmp	r3, #0
 800383a:	d003      	beq.n	8003844 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800383c:	69ba      	ldr	r2, [r7, #24]
 800383e:	693b      	ldr	r3, [r7, #16]
 8003840:	4313      	orrs	r3, r2
 8003842:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003844:	4a14      	ldr	r2, [pc, #80]	; (8003898 <HAL_GPIO_Init+0x354>)
 8003846:	69bb      	ldr	r3, [r7, #24]
 8003848:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800384a:	69fb      	ldr	r3, [r7, #28]
 800384c:	3301      	adds	r3, #1
 800384e:	61fb      	str	r3, [r7, #28]
 8003850:	69fb      	ldr	r3, [r7, #28]
 8003852:	2b0f      	cmp	r3, #15
 8003854:	f67f ae84 	bls.w	8003560 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003858:	bf00      	nop
 800385a:	bf00      	nop
 800385c:	3724      	adds	r7, #36	; 0x24
 800385e:	46bd      	mov	sp, r7
 8003860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003864:	4770      	bx	lr
 8003866:	bf00      	nop
 8003868:	40023800 	.word	0x40023800
 800386c:	40013800 	.word	0x40013800
 8003870:	40020000 	.word	0x40020000
 8003874:	40020400 	.word	0x40020400
 8003878:	40020800 	.word	0x40020800
 800387c:	40020c00 	.word	0x40020c00
 8003880:	40021000 	.word	0x40021000
 8003884:	40021400 	.word	0x40021400
 8003888:	40021800 	.word	0x40021800
 800388c:	40021c00 	.word	0x40021c00
 8003890:	40022000 	.word	0x40022000
 8003894:	40022400 	.word	0x40022400
 8003898:	40013c00 	.word	0x40013c00

0800389c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800389c:	b480      	push	{r7}
 800389e:	b085      	sub	sp, #20
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
 80038a4:	460b      	mov	r3, r1
 80038a6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	691a      	ldr	r2, [r3, #16]
 80038ac:	887b      	ldrh	r3, [r7, #2]
 80038ae:	4013      	ands	r3, r2
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d002      	beq.n	80038ba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80038b4:	2301      	movs	r3, #1
 80038b6:	73fb      	strb	r3, [r7, #15]
 80038b8:	e001      	b.n	80038be <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80038ba:	2300      	movs	r3, #0
 80038bc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80038be:	7bfb      	ldrb	r3, [r7, #15]
}
 80038c0:	4618      	mov	r0, r3
 80038c2:	3714      	adds	r7, #20
 80038c4:	46bd      	mov	sp, r7
 80038c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ca:	4770      	bx	lr

080038cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80038cc:	b480      	push	{r7}
 80038ce:	b083      	sub	sp, #12
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
 80038d4:	460b      	mov	r3, r1
 80038d6:	807b      	strh	r3, [r7, #2]
 80038d8:	4613      	mov	r3, r2
 80038da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80038dc:	787b      	ldrb	r3, [r7, #1]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d003      	beq.n	80038ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80038e2:	887a      	ldrh	r2, [r7, #2]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80038e8:	e003      	b.n	80038f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80038ea:	887b      	ldrh	r3, [r7, #2]
 80038ec:	041a      	lsls	r2, r3, #16
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	619a      	str	r2, [r3, #24]
}
 80038f2:	bf00      	nop
 80038f4:	370c      	adds	r7, #12
 80038f6:	46bd      	mov	sp, r7
 80038f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fc:	4770      	bx	lr
	...

08003900 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b082      	sub	sp, #8
 8003904:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8003906:	2300      	movs	r3, #0
 8003908:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800390a:	2300      	movs	r3, #0
 800390c:	603b      	str	r3, [r7, #0]
 800390e:	4b20      	ldr	r3, [pc, #128]	; (8003990 <HAL_PWREx_EnableOverDrive+0x90>)
 8003910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003912:	4a1f      	ldr	r2, [pc, #124]	; (8003990 <HAL_PWREx_EnableOverDrive+0x90>)
 8003914:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003918:	6413      	str	r3, [r2, #64]	; 0x40
 800391a:	4b1d      	ldr	r3, [pc, #116]	; (8003990 <HAL_PWREx_EnableOverDrive+0x90>)
 800391c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800391e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003922:	603b      	str	r3, [r7, #0]
 8003924:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003926:	4b1b      	ldr	r3, [pc, #108]	; (8003994 <HAL_PWREx_EnableOverDrive+0x94>)
 8003928:	2201      	movs	r2, #1
 800392a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800392c:	f7fe fcd2 	bl	80022d4 <HAL_GetTick>
 8003930:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003932:	e009      	b.n	8003948 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003934:	f7fe fcce 	bl	80022d4 <HAL_GetTick>
 8003938:	4602      	mov	r2, r0
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	1ad3      	subs	r3, r2, r3
 800393e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003942:	d901      	bls.n	8003948 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8003944:	2303      	movs	r3, #3
 8003946:	e01f      	b.n	8003988 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003948:	4b13      	ldr	r3, [pc, #76]	; (8003998 <HAL_PWREx_EnableOverDrive+0x98>)
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003950:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003954:	d1ee      	bne.n	8003934 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003956:	4b11      	ldr	r3, [pc, #68]	; (800399c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003958:	2201      	movs	r2, #1
 800395a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800395c:	f7fe fcba 	bl	80022d4 <HAL_GetTick>
 8003960:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003962:	e009      	b.n	8003978 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003964:	f7fe fcb6 	bl	80022d4 <HAL_GetTick>
 8003968:	4602      	mov	r2, r0
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	1ad3      	subs	r3, r2, r3
 800396e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003972:	d901      	bls.n	8003978 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8003974:	2303      	movs	r3, #3
 8003976:	e007      	b.n	8003988 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003978:	4b07      	ldr	r3, [pc, #28]	; (8003998 <HAL_PWREx_EnableOverDrive+0x98>)
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003980:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003984:	d1ee      	bne.n	8003964 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8003986:	2300      	movs	r3, #0
}
 8003988:	4618      	mov	r0, r3
 800398a:	3708      	adds	r7, #8
 800398c:	46bd      	mov	sp, r7
 800398e:	bd80      	pop	{r7, pc}
 8003990:	40023800 	.word	0x40023800
 8003994:	420e0040 	.word	0x420e0040
 8003998:	40007000 	.word	0x40007000
 800399c:	420e0044 	.word	0x420e0044

080039a0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b086      	sub	sp, #24
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d101      	bne.n	80039b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80039ae:	2301      	movs	r3, #1
 80039b0:	e267      	b.n	8003e82 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f003 0301 	and.w	r3, r3, #1
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d075      	beq.n	8003aaa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80039be:	4b88      	ldr	r3, [pc, #544]	; (8003be0 <HAL_RCC_OscConfig+0x240>)
 80039c0:	689b      	ldr	r3, [r3, #8]
 80039c2:	f003 030c 	and.w	r3, r3, #12
 80039c6:	2b04      	cmp	r3, #4
 80039c8:	d00c      	beq.n	80039e4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80039ca:	4b85      	ldr	r3, [pc, #532]	; (8003be0 <HAL_RCC_OscConfig+0x240>)
 80039cc:	689b      	ldr	r3, [r3, #8]
 80039ce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80039d2:	2b08      	cmp	r3, #8
 80039d4:	d112      	bne.n	80039fc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80039d6:	4b82      	ldr	r3, [pc, #520]	; (8003be0 <HAL_RCC_OscConfig+0x240>)
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80039de:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80039e2:	d10b      	bne.n	80039fc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039e4:	4b7e      	ldr	r3, [pc, #504]	; (8003be0 <HAL_RCC_OscConfig+0x240>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d05b      	beq.n	8003aa8 <HAL_RCC_OscConfig+0x108>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d157      	bne.n	8003aa8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80039f8:	2301      	movs	r3, #1
 80039fa:	e242      	b.n	8003e82 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a04:	d106      	bne.n	8003a14 <HAL_RCC_OscConfig+0x74>
 8003a06:	4b76      	ldr	r3, [pc, #472]	; (8003be0 <HAL_RCC_OscConfig+0x240>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a75      	ldr	r2, [pc, #468]	; (8003be0 <HAL_RCC_OscConfig+0x240>)
 8003a0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a10:	6013      	str	r3, [r2, #0]
 8003a12:	e01d      	b.n	8003a50 <HAL_RCC_OscConfig+0xb0>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003a1c:	d10c      	bne.n	8003a38 <HAL_RCC_OscConfig+0x98>
 8003a1e:	4b70      	ldr	r3, [pc, #448]	; (8003be0 <HAL_RCC_OscConfig+0x240>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a6f      	ldr	r2, [pc, #444]	; (8003be0 <HAL_RCC_OscConfig+0x240>)
 8003a24:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003a28:	6013      	str	r3, [r2, #0]
 8003a2a:	4b6d      	ldr	r3, [pc, #436]	; (8003be0 <HAL_RCC_OscConfig+0x240>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4a6c      	ldr	r2, [pc, #432]	; (8003be0 <HAL_RCC_OscConfig+0x240>)
 8003a30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a34:	6013      	str	r3, [r2, #0]
 8003a36:	e00b      	b.n	8003a50 <HAL_RCC_OscConfig+0xb0>
 8003a38:	4b69      	ldr	r3, [pc, #420]	; (8003be0 <HAL_RCC_OscConfig+0x240>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4a68      	ldr	r2, [pc, #416]	; (8003be0 <HAL_RCC_OscConfig+0x240>)
 8003a3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a42:	6013      	str	r3, [r2, #0]
 8003a44:	4b66      	ldr	r3, [pc, #408]	; (8003be0 <HAL_RCC_OscConfig+0x240>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a65      	ldr	r2, [pc, #404]	; (8003be0 <HAL_RCC_OscConfig+0x240>)
 8003a4a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a4e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d013      	beq.n	8003a80 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a58:	f7fe fc3c 	bl	80022d4 <HAL_GetTick>
 8003a5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a5e:	e008      	b.n	8003a72 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a60:	f7fe fc38 	bl	80022d4 <HAL_GetTick>
 8003a64:	4602      	mov	r2, r0
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	1ad3      	subs	r3, r2, r3
 8003a6a:	2b64      	cmp	r3, #100	; 0x64
 8003a6c:	d901      	bls.n	8003a72 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003a6e:	2303      	movs	r3, #3
 8003a70:	e207      	b.n	8003e82 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a72:	4b5b      	ldr	r3, [pc, #364]	; (8003be0 <HAL_RCC_OscConfig+0x240>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d0f0      	beq.n	8003a60 <HAL_RCC_OscConfig+0xc0>
 8003a7e:	e014      	b.n	8003aaa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a80:	f7fe fc28 	bl	80022d4 <HAL_GetTick>
 8003a84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a86:	e008      	b.n	8003a9a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a88:	f7fe fc24 	bl	80022d4 <HAL_GetTick>
 8003a8c:	4602      	mov	r2, r0
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	1ad3      	subs	r3, r2, r3
 8003a92:	2b64      	cmp	r3, #100	; 0x64
 8003a94:	d901      	bls.n	8003a9a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003a96:	2303      	movs	r3, #3
 8003a98:	e1f3      	b.n	8003e82 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a9a:	4b51      	ldr	r3, [pc, #324]	; (8003be0 <HAL_RCC_OscConfig+0x240>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d1f0      	bne.n	8003a88 <HAL_RCC_OscConfig+0xe8>
 8003aa6:	e000      	b.n	8003aaa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003aa8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f003 0302 	and.w	r3, r3, #2
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d063      	beq.n	8003b7e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003ab6:	4b4a      	ldr	r3, [pc, #296]	; (8003be0 <HAL_RCC_OscConfig+0x240>)
 8003ab8:	689b      	ldr	r3, [r3, #8]
 8003aba:	f003 030c 	and.w	r3, r3, #12
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d00b      	beq.n	8003ada <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ac2:	4b47      	ldr	r3, [pc, #284]	; (8003be0 <HAL_RCC_OscConfig+0x240>)
 8003ac4:	689b      	ldr	r3, [r3, #8]
 8003ac6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003aca:	2b08      	cmp	r3, #8
 8003acc:	d11c      	bne.n	8003b08 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ace:	4b44      	ldr	r3, [pc, #272]	; (8003be0 <HAL_RCC_OscConfig+0x240>)
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d116      	bne.n	8003b08 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ada:	4b41      	ldr	r3, [pc, #260]	; (8003be0 <HAL_RCC_OscConfig+0x240>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f003 0302 	and.w	r3, r3, #2
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d005      	beq.n	8003af2 <HAL_RCC_OscConfig+0x152>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	68db      	ldr	r3, [r3, #12]
 8003aea:	2b01      	cmp	r3, #1
 8003aec:	d001      	beq.n	8003af2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e1c7      	b.n	8003e82 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003af2:	4b3b      	ldr	r3, [pc, #236]	; (8003be0 <HAL_RCC_OscConfig+0x240>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	691b      	ldr	r3, [r3, #16]
 8003afe:	00db      	lsls	r3, r3, #3
 8003b00:	4937      	ldr	r1, [pc, #220]	; (8003be0 <HAL_RCC_OscConfig+0x240>)
 8003b02:	4313      	orrs	r3, r2
 8003b04:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b06:	e03a      	b.n	8003b7e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	68db      	ldr	r3, [r3, #12]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d020      	beq.n	8003b52 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b10:	4b34      	ldr	r3, [pc, #208]	; (8003be4 <HAL_RCC_OscConfig+0x244>)
 8003b12:	2201      	movs	r2, #1
 8003b14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b16:	f7fe fbdd 	bl	80022d4 <HAL_GetTick>
 8003b1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b1c:	e008      	b.n	8003b30 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b1e:	f7fe fbd9 	bl	80022d4 <HAL_GetTick>
 8003b22:	4602      	mov	r2, r0
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	1ad3      	subs	r3, r2, r3
 8003b28:	2b02      	cmp	r3, #2
 8003b2a:	d901      	bls.n	8003b30 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003b2c:	2303      	movs	r3, #3
 8003b2e:	e1a8      	b.n	8003e82 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b30:	4b2b      	ldr	r3, [pc, #172]	; (8003be0 <HAL_RCC_OscConfig+0x240>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f003 0302 	and.w	r3, r3, #2
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d0f0      	beq.n	8003b1e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b3c:	4b28      	ldr	r3, [pc, #160]	; (8003be0 <HAL_RCC_OscConfig+0x240>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	691b      	ldr	r3, [r3, #16]
 8003b48:	00db      	lsls	r3, r3, #3
 8003b4a:	4925      	ldr	r1, [pc, #148]	; (8003be0 <HAL_RCC_OscConfig+0x240>)
 8003b4c:	4313      	orrs	r3, r2
 8003b4e:	600b      	str	r3, [r1, #0]
 8003b50:	e015      	b.n	8003b7e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b52:	4b24      	ldr	r3, [pc, #144]	; (8003be4 <HAL_RCC_OscConfig+0x244>)
 8003b54:	2200      	movs	r2, #0
 8003b56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b58:	f7fe fbbc 	bl	80022d4 <HAL_GetTick>
 8003b5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b5e:	e008      	b.n	8003b72 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b60:	f7fe fbb8 	bl	80022d4 <HAL_GetTick>
 8003b64:	4602      	mov	r2, r0
 8003b66:	693b      	ldr	r3, [r7, #16]
 8003b68:	1ad3      	subs	r3, r2, r3
 8003b6a:	2b02      	cmp	r3, #2
 8003b6c:	d901      	bls.n	8003b72 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003b6e:	2303      	movs	r3, #3
 8003b70:	e187      	b.n	8003e82 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b72:	4b1b      	ldr	r3, [pc, #108]	; (8003be0 <HAL_RCC_OscConfig+0x240>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f003 0302 	and.w	r3, r3, #2
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d1f0      	bne.n	8003b60 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f003 0308 	and.w	r3, r3, #8
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d036      	beq.n	8003bf8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	695b      	ldr	r3, [r3, #20]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d016      	beq.n	8003bc0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b92:	4b15      	ldr	r3, [pc, #84]	; (8003be8 <HAL_RCC_OscConfig+0x248>)
 8003b94:	2201      	movs	r2, #1
 8003b96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b98:	f7fe fb9c 	bl	80022d4 <HAL_GetTick>
 8003b9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b9e:	e008      	b.n	8003bb2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ba0:	f7fe fb98 	bl	80022d4 <HAL_GetTick>
 8003ba4:	4602      	mov	r2, r0
 8003ba6:	693b      	ldr	r3, [r7, #16]
 8003ba8:	1ad3      	subs	r3, r2, r3
 8003baa:	2b02      	cmp	r3, #2
 8003bac:	d901      	bls.n	8003bb2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003bae:	2303      	movs	r3, #3
 8003bb0:	e167      	b.n	8003e82 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bb2:	4b0b      	ldr	r3, [pc, #44]	; (8003be0 <HAL_RCC_OscConfig+0x240>)
 8003bb4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003bb6:	f003 0302 	and.w	r3, r3, #2
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d0f0      	beq.n	8003ba0 <HAL_RCC_OscConfig+0x200>
 8003bbe:	e01b      	b.n	8003bf8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003bc0:	4b09      	ldr	r3, [pc, #36]	; (8003be8 <HAL_RCC_OscConfig+0x248>)
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bc6:	f7fe fb85 	bl	80022d4 <HAL_GetTick>
 8003bca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bcc:	e00e      	b.n	8003bec <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003bce:	f7fe fb81 	bl	80022d4 <HAL_GetTick>
 8003bd2:	4602      	mov	r2, r0
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	1ad3      	subs	r3, r2, r3
 8003bd8:	2b02      	cmp	r3, #2
 8003bda:	d907      	bls.n	8003bec <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003bdc:	2303      	movs	r3, #3
 8003bde:	e150      	b.n	8003e82 <HAL_RCC_OscConfig+0x4e2>
 8003be0:	40023800 	.word	0x40023800
 8003be4:	42470000 	.word	0x42470000
 8003be8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bec:	4b88      	ldr	r3, [pc, #544]	; (8003e10 <HAL_RCC_OscConfig+0x470>)
 8003bee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003bf0:	f003 0302 	and.w	r3, r3, #2
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d1ea      	bne.n	8003bce <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f003 0304 	and.w	r3, r3, #4
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	f000 8097 	beq.w	8003d34 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c06:	2300      	movs	r3, #0
 8003c08:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c0a:	4b81      	ldr	r3, [pc, #516]	; (8003e10 <HAL_RCC_OscConfig+0x470>)
 8003c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d10f      	bne.n	8003c36 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c16:	2300      	movs	r3, #0
 8003c18:	60bb      	str	r3, [r7, #8]
 8003c1a:	4b7d      	ldr	r3, [pc, #500]	; (8003e10 <HAL_RCC_OscConfig+0x470>)
 8003c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c1e:	4a7c      	ldr	r2, [pc, #496]	; (8003e10 <HAL_RCC_OscConfig+0x470>)
 8003c20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c24:	6413      	str	r3, [r2, #64]	; 0x40
 8003c26:	4b7a      	ldr	r3, [pc, #488]	; (8003e10 <HAL_RCC_OscConfig+0x470>)
 8003c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c2e:	60bb      	str	r3, [r7, #8]
 8003c30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c32:	2301      	movs	r3, #1
 8003c34:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c36:	4b77      	ldr	r3, [pc, #476]	; (8003e14 <HAL_RCC_OscConfig+0x474>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d118      	bne.n	8003c74 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c42:	4b74      	ldr	r3, [pc, #464]	; (8003e14 <HAL_RCC_OscConfig+0x474>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4a73      	ldr	r2, [pc, #460]	; (8003e14 <HAL_RCC_OscConfig+0x474>)
 8003c48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c4e:	f7fe fb41 	bl	80022d4 <HAL_GetTick>
 8003c52:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c54:	e008      	b.n	8003c68 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c56:	f7fe fb3d 	bl	80022d4 <HAL_GetTick>
 8003c5a:	4602      	mov	r2, r0
 8003c5c:	693b      	ldr	r3, [r7, #16]
 8003c5e:	1ad3      	subs	r3, r2, r3
 8003c60:	2b02      	cmp	r3, #2
 8003c62:	d901      	bls.n	8003c68 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003c64:	2303      	movs	r3, #3
 8003c66:	e10c      	b.n	8003e82 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c68:	4b6a      	ldr	r3, [pc, #424]	; (8003e14 <HAL_RCC_OscConfig+0x474>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d0f0      	beq.n	8003c56 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	689b      	ldr	r3, [r3, #8]
 8003c78:	2b01      	cmp	r3, #1
 8003c7a:	d106      	bne.n	8003c8a <HAL_RCC_OscConfig+0x2ea>
 8003c7c:	4b64      	ldr	r3, [pc, #400]	; (8003e10 <HAL_RCC_OscConfig+0x470>)
 8003c7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c80:	4a63      	ldr	r2, [pc, #396]	; (8003e10 <HAL_RCC_OscConfig+0x470>)
 8003c82:	f043 0301 	orr.w	r3, r3, #1
 8003c86:	6713      	str	r3, [r2, #112]	; 0x70
 8003c88:	e01c      	b.n	8003cc4 <HAL_RCC_OscConfig+0x324>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	689b      	ldr	r3, [r3, #8]
 8003c8e:	2b05      	cmp	r3, #5
 8003c90:	d10c      	bne.n	8003cac <HAL_RCC_OscConfig+0x30c>
 8003c92:	4b5f      	ldr	r3, [pc, #380]	; (8003e10 <HAL_RCC_OscConfig+0x470>)
 8003c94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c96:	4a5e      	ldr	r2, [pc, #376]	; (8003e10 <HAL_RCC_OscConfig+0x470>)
 8003c98:	f043 0304 	orr.w	r3, r3, #4
 8003c9c:	6713      	str	r3, [r2, #112]	; 0x70
 8003c9e:	4b5c      	ldr	r3, [pc, #368]	; (8003e10 <HAL_RCC_OscConfig+0x470>)
 8003ca0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ca2:	4a5b      	ldr	r2, [pc, #364]	; (8003e10 <HAL_RCC_OscConfig+0x470>)
 8003ca4:	f043 0301 	orr.w	r3, r3, #1
 8003ca8:	6713      	str	r3, [r2, #112]	; 0x70
 8003caa:	e00b      	b.n	8003cc4 <HAL_RCC_OscConfig+0x324>
 8003cac:	4b58      	ldr	r3, [pc, #352]	; (8003e10 <HAL_RCC_OscConfig+0x470>)
 8003cae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cb0:	4a57      	ldr	r2, [pc, #348]	; (8003e10 <HAL_RCC_OscConfig+0x470>)
 8003cb2:	f023 0301 	bic.w	r3, r3, #1
 8003cb6:	6713      	str	r3, [r2, #112]	; 0x70
 8003cb8:	4b55      	ldr	r3, [pc, #340]	; (8003e10 <HAL_RCC_OscConfig+0x470>)
 8003cba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cbc:	4a54      	ldr	r2, [pc, #336]	; (8003e10 <HAL_RCC_OscConfig+0x470>)
 8003cbe:	f023 0304 	bic.w	r3, r3, #4
 8003cc2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	689b      	ldr	r3, [r3, #8]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d015      	beq.n	8003cf8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ccc:	f7fe fb02 	bl	80022d4 <HAL_GetTick>
 8003cd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cd2:	e00a      	b.n	8003cea <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003cd4:	f7fe fafe 	bl	80022d4 <HAL_GetTick>
 8003cd8:	4602      	mov	r2, r0
 8003cda:	693b      	ldr	r3, [r7, #16]
 8003cdc:	1ad3      	subs	r3, r2, r3
 8003cde:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d901      	bls.n	8003cea <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003ce6:	2303      	movs	r3, #3
 8003ce8:	e0cb      	b.n	8003e82 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cea:	4b49      	ldr	r3, [pc, #292]	; (8003e10 <HAL_RCC_OscConfig+0x470>)
 8003cec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cee:	f003 0302 	and.w	r3, r3, #2
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d0ee      	beq.n	8003cd4 <HAL_RCC_OscConfig+0x334>
 8003cf6:	e014      	b.n	8003d22 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cf8:	f7fe faec 	bl	80022d4 <HAL_GetTick>
 8003cfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cfe:	e00a      	b.n	8003d16 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d00:	f7fe fae8 	bl	80022d4 <HAL_GetTick>
 8003d04:	4602      	mov	r2, r0
 8003d06:	693b      	ldr	r3, [r7, #16]
 8003d08:	1ad3      	subs	r3, r2, r3
 8003d0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d901      	bls.n	8003d16 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003d12:	2303      	movs	r3, #3
 8003d14:	e0b5      	b.n	8003e82 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d16:	4b3e      	ldr	r3, [pc, #248]	; (8003e10 <HAL_RCC_OscConfig+0x470>)
 8003d18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d1a:	f003 0302 	and.w	r3, r3, #2
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d1ee      	bne.n	8003d00 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003d22:	7dfb      	ldrb	r3, [r7, #23]
 8003d24:	2b01      	cmp	r3, #1
 8003d26:	d105      	bne.n	8003d34 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d28:	4b39      	ldr	r3, [pc, #228]	; (8003e10 <HAL_RCC_OscConfig+0x470>)
 8003d2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d2c:	4a38      	ldr	r2, [pc, #224]	; (8003e10 <HAL_RCC_OscConfig+0x470>)
 8003d2e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d32:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	699b      	ldr	r3, [r3, #24]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	f000 80a1 	beq.w	8003e80 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003d3e:	4b34      	ldr	r3, [pc, #208]	; (8003e10 <HAL_RCC_OscConfig+0x470>)
 8003d40:	689b      	ldr	r3, [r3, #8]
 8003d42:	f003 030c 	and.w	r3, r3, #12
 8003d46:	2b08      	cmp	r3, #8
 8003d48:	d05c      	beq.n	8003e04 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	699b      	ldr	r3, [r3, #24]
 8003d4e:	2b02      	cmp	r3, #2
 8003d50:	d141      	bne.n	8003dd6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d52:	4b31      	ldr	r3, [pc, #196]	; (8003e18 <HAL_RCC_OscConfig+0x478>)
 8003d54:	2200      	movs	r2, #0
 8003d56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d58:	f7fe fabc 	bl	80022d4 <HAL_GetTick>
 8003d5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d5e:	e008      	b.n	8003d72 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d60:	f7fe fab8 	bl	80022d4 <HAL_GetTick>
 8003d64:	4602      	mov	r2, r0
 8003d66:	693b      	ldr	r3, [r7, #16]
 8003d68:	1ad3      	subs	r3, r2, r3
 8003d6a:	2b02      	cmp	r3, #2
 8003d6c:	d901      	bls.n	8003d72 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003d6e:	2303      	movs	r3, #3
 8003d70:	e087      	b.n	8003e82 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d72:	4b27      	ldr	r3, [pc, #156]	; (8003e10 <HAL_RCC_OscConfig+0x470>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d1f0      	bne.n	8003d60 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	69da      	ldr	r2, [r3, #28]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6a1b      	ldr	r3, [r3, #32]
 8003d86:	431a      	orrs	r2, r3
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d8c:	019b      	lsls	r3, r3, #6
 8003d8e:	431a      	orrs	r2, r3
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d94:	085b      	lsrs	r3, r3, #1
 8003d96:	3b01      	subs	r3, #1
 8003d98:	041b      	lsls	r3, r3, #16
 8003d9a:	431a      	orrs	r2, r3
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003da0:	061b      	lsls	r3, r3, #24
 8003da2:	491b      	ldr	r1, [pc, #108]	; (8003e10 <HAL_RCC_OscConfig+0x470>)
 8003da4:	4313      	orrs	r3, r2
 8003da6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003da8:	4b1b      	ldr	r3, [pc, #108]	; (8003e18 <HAL_RCC_OscConfig+0x478>)
 8003daa:	2201      	movs	r2, #1
 8003dac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dae:	f7fe fa91 	bl	80022d4 <HAL_GetTick>
 8003db2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003db4:	e008      	b.n	8003dc8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003db6:	f7fe fa8d 	bl	80022d4 <HAL_GetTick>
 8003dba:	4602      	mov	r2, r0
 8003dbc:	693b      	ldr	r3, [r7, #16]
 8003dbe:	1ad3      	subs	r3, r2, r3
 8003dc0:	2b02      	cmp	r3, #2
 8003dc2:	d901      	bls.n	8003dc8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003dc4:	2303      	movs	r3, #3
 8003dc6:	e05c      	b.n	8003e82 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dc8:	4b11      	ldr	r3, [pc, #68]	; (8003e10 <HAL_RCC_OscConfig+0x470>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d0f0      	beq.n	8003db6 <HAL_RCC_OscConfig+0x416>
 8003dd4:	e054      	b.n	8003e80 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dd6:	4b10      	ldr	r3, [pc, #64]	; (8003e18 <HAL_RCC_OscConfig+0x478>)
 8003dd8:	2200      	movs	r2, #0
 8003dda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ddc:	f7fe fa7a 	bl	80022d4 <HAL_GetTick>
 8003de0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003de2:	e008      	b.n	8003df6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003de4:	f7fe fa76 	bl	80022d4 <HAL_GetTick>
 8003de8:	4602      	mov	r2, r0
 8003dea:	693b      	ldr	r3, [r7, #16]
 8003dec:	1ad3      	subs	r3, r2, r3
 8003dee:	2b02      	cmp	r3, #2
 8003df0:	d901      	bls.n	8003df6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003df2:	2303      	movs	r3, #3
 8003df4:	e045      	b.n	8003e82 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003df6:	4b06      	ldr	r3, [pc, #24]	; (8003e10 <HAL_RCC_OscConfig+0x470>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d1f0      	bne.n	8003de4 <HAL_RCC_OscConfig+0x444>
 8003e02:	e03d      	b.n	8003e80 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	699b      	ldr	r3, [r3, #24]
 8003e08:	2b01      	cmp	r3, #1
 8003e0a:	d107      	bne.n	8003e1c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	e038      	b.n	8003e82 <HAL_RCC_OscConfig+0x4e2>
 8003e10:	40023800 	.word	0x40023800
 8003e14:	40007000 	.word	0x40007000
 8003e18:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003e1c:	4b1b      	ldr	r3, [pc, #108]	; (8003e8c <HAL_RCC_OscConfig+0x4ec>)
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	699b      	ldr	r3, [r3, #24]
 8003e26:	2b01      	cmp	r3, #1
 8003e28:	d028      	beq.n	8003e7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e34:	429a      	cmp	r2, r3
 8003e36:	d121      	bne.n	8003e7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e42:	429a      	cmp	r2, r3
 8003e44:	d11a      	bne.n	8003e7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e46:	68fa      	ldr	r2, [r7, #12]
 8003e48:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003e4c:	4013      	ands	r3, r2
 8003e4e:	687a      	ldr	r2, [r7, #4]
 8003e50:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003e52:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d111      	bne.n	8003e7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e62:	085b      	lsrs	r3, r3, #1
 8003e64:	3b01      	subs	r3, #1
 8003e66:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e68:	429a      	cmp	r2, r3
 8003e6a:	d107      	bne.n	8003e7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e76:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003e78:	429a      	cmp	r2, r3
 8003e7a:	d001      	beq.n	8003e80 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	e000      	b.n	8003e82 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003e80:	2300      	movs	r3, #0
}
 8003e82:	4618      	mov	r0, r3
 8003e84:	3718      	adds	r7, #24
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bd80      	pop	{r7, pc}
 8003e8a:	bf00      	nop
 8003e8c:	40023800 	.word	0x40023800

08003e90 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b084      	sub	sp, #16
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
 8003e98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d101      	bne.n	8003ea4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	e0cc      	b.n	800403e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003ea4:	4b68      	ldr	r3, [pc, #416]	; (8004048 <HAL_RCC_ClockConfig+0x1b8>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f003 030f 	and.w	r3, r3, #15
 8003eac:	683a      	ldr	r2, [r7, #0]
 8003eae:	429a      	cmp	r2, r3
 8003eb0:	d90c      	bls.n	8003ecc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003eb2:	4b65      	ldr	r3, [pc, #404]	; (8004048 <HAL_RCC_ClockConfig+0x1b8>)
 8003eb4:	683a      	ldr	r2, [r7, #0]
 8003eb6:	b2d2      	uxtb	r2, r2
 8003eb8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003eba:	4b63      	ldr	r3, [pc, #396]	; (8004048 <HAL_RCC_ClockConfig+0x1b8>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f003 030f 	and.w	r3, r3, #15
 8003ec2:	683a      	ldr	r2, [r7, #0]
 8003ec4:	429a      	cmp	r2, r3
 8003ec6:	d001      	beq.n	8003ecc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003ec8:	2301      	movs	r3, #1
 8003eca:	e0b8      	b.n	800403e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f003 0302 	and.w	r3, r3, #2
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d020      	beq.n	8003f1a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f003 0304 	and.w	r3, r3, #4
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d005      	beq.n	8003ef0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ee4:	4b59      	ldr	r3, [pc, #356]	; (800404c <HAL_RCC_ClockConfig+0x1bc>)
 8003ee6:	689b      	ldr	r3, [r3, #8]
 8003ee8:	4a58      	ldr	r2, [pc, #352]	; (800404c <HAL_RCC_ClockConfig+0x1bc>)
 8003eea:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003eee:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f003 0308 	and.w	r3, r3, #8
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d005      	beq.n	8003f08 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003efc:	4b53      	ldr	r3, [pc, #332]	; (800404c <HAL_RCC_ClockConfig+0x1bc>)
 8003efe:	689b      	ldr	r3, [r3, #8]
 8003f00:	4a52      	ldr	r2, [pc, #328]	; (800404c <HAL_RCC_ClockConfig+0x1bc>)
 8003f02:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003f06:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f08:	4b50      	ldr	r3, [pc, #320]	; (800404c <HAL_RCC_ClockConfig+0x1bc>)
 8003f0a:	689b      	ldr	r3, [r3, #8]
 8003f0c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	689b      	ldr	r3, [r3, #8]
 8003f14:	494d      	ldr	r1, [pc, #308]	; (800404c <HAL_RCC_ClockConfig+0x1bc>)
 8003f16:	4313      	orrs	r3, r2
 8003f18:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f003 0301 	and.w	r3, r3, #1
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d044      	beq.n	8003fb0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	2b01      	cmp	r3, #1
 8003f2c:	d107      	bne.n	8003f3e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f2e:	4b47      	ldr	r3, [pc, #284]	; (800404c <HAL_RCC_ClockConfig+0x1bc>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d119      	bne.n	8003f6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	e07f      	b.n	800403e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	685b      	ldr	r3, [r3, #4]
 8003f42:	2b02      	cmp	r3, #2
 8003f44:	d003      	beq.n	8003f4e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f4a:	2b03      	cmp	r3, #3
 8003f4c:	d107      	bne.n	8003f5e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f4e:	4b3f      	ldr	r3, [pc, #252]	; (800404c <HAL_RCC_ClockConfig+0x1bc>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d109      	bne.n	8003f6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	e06f      	b.n	800403e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f5e:	4b3b      	ldr	r3, [pc, #236]	; (800404c <HAL_RCC_ClockConfig+0x1bc>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f003 0302 	and.w	r3, r3, #2
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d101      	bne.n	8003f6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	e067      	b.n	800403e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f6e:	4b37      	ldr	r3, [pc, #220]	; (800404c <HAL_RCC_ClockConfig+0x1bc>)
 8003f70:	689b      	ldr	r3, [r3, #8]
 8003f72:	f023 0203 	bic.w	r2, r3, #3
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	4934      	ldr	r1, [pc, #208]	; (800404c <HAL_RCC_ClockConfig+0x1bc>)
 8003f7c:	4313      	orrs	r3, r2
 8003f7e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f80:	f7fe f9a8 	bl	80022d4 <HAL_GetTick>
 8003f84:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f86:	e00a      	b.n	8003f9e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f88:	f7fe f9a4 	bl	80022d4 <HAL_GetTick>
 8003f8c:	4602      	mov	r2, r0
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	1ad3      	subs	r3, r2, r3
 8003f92:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d901      	bls.n	8003f9e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003f9a:	2303      	movs	r3, #3
 8003f9c:	e04f      	b.n	800403e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f9e:	4b2b      	ldr	r3, [pc, #172]	; (800404c <HAL_RCC_ClockConfig+0x1bc>)
 8003fa0:	689b      	ldr	r3, [r3, #8]
 8003fa2:	f003 020c 	and.w	r2, r3, #12
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	009b      	lsls	r3, r3, #2
 8003fac:	429a      	cmp	r2, r3
 8003fae:	d1eb      	bne.n	8003f88 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003fb0:	4b25      	ldr	r3, [pc, #148]	; (8004048 <HAL_RCC_ClockConfig+0x1b8>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f003 030f 	and.w	r3, r3, #15
 8003fb8:	683a      	ldr	r2, [r7, #0]
 8003fba:	429a      	cmp	r2, r3
 8003fbc:	d20c      	bcs.n	8003fd8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fbe:	4b22      	ldr	r3, [pc, #136]	; (8004048 <HAL_RCC_ClockConfig+0x1b8>)
 8003fc0:	683a      	ldr	r2, [r7, #0]
 8003fc2:	b2d2      	uxtb	r2, r2
 8003fc4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fc6:	4b20      	ldr	r3, [pc, #128]	; (8004048 <HAL_RCC_ClockConfig+0x1b8>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f003 030f 	and.w	r3, r3, #15
 8003fce:	683a      	ldr	r2, [r7, #0]
 8003fd0:	429a      	cmp	r2, r3
 8003fd2:	d001      	beq.n	8003fd8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	e032      	b.n	800403e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f003 0304 	and.w	r3, r3, #4
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d008      	beq.n	8003ff6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003fe4:	4b19      	ldr	r3, [pc, #100]	; (800404c <HAL_RCC_ClockConfig+0x1bc>)
 8003fe6:	689b      	ldr	r3, [r3, #8]
 8003fe8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	68db      	ldr	r3, [r3, #12]
 8003ff0:	4916      	ldr	r1, [pc, #88]	; (800404c <HAL_RCC_ClockConfig+0x1bc>)
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f003 0308 	and.w	r3, r3, #8
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d009      	beq.n	8004016 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004002:	4b12      	ldr	r3, [pc, #72]	; (800404c <HAL_RCC_ClockConfig+0x1bc>)
 8004004:	689b      	ldr	r3, [r3, #8]
 8004006:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	691b      	ldr	r3, [r3, #16]
 800400e:	00db      	lsls	r3, r3, #3
 8004010:	490e      	ldr	r1, [pc, #56]	; (800404c <HAL_RCC_ClockConfig+0x1bc>)
 8004012:	4313      	orrs	r3, r2
 8004014:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004016:	f000 f821 	bl	800405c <HAL_RCC_GetSysClockFreq>
 800401a:	4602      	mov	r2, r0
 800401c:	4b0b      	ldr	r3, [pc, #44]	; (800404c <HAL_RCC_ClockConfig+0x1bc>)
 800401e:	689b      	ldr	r3, [r3, #8]
 8004020:	091b      	lsrs	r3, r3, #4
 8004022:	f003 030f 	and.w	r3, r3, #15
 8004026:	490a      	ldr	r1, [pc, #40]	; (8004050 <HAL_RCC_ClockConfig+0x1c0>)
 8004028:	5ccb      	ldrb	r3, [r1, r3]
 800402a:	fa22 f303 	lsr.w	r3, r2, r3
 800402e:	4a09      	ldr	r2, [pc, #36]	; (8004054 <HAL_RCC_ClockConfig+0x1c4>)
 8004030:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004032:	4b09      	ldr	r3, [pc, #36]	; (8004058 <HAL_RCC_ClockConfig+0x1c8>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4618      	mov	r0, r3
 8004038:	f7fe f908 	bl	800224c <HAL_InitTick>

  return HAL_OK;
 800403c:	2300      	movs	r3, #0
}
 800403e:	4618      	mov	r0, r3
 8004040:	3710      	adds	r7, #16
 8004042:	46bd      	mov	sp, r7
 8004044:	bd80      	pop	{r7, pc}
 8004046:	bf00      	nop
 8004048:	40023c00 	.word	0x40023c00
 800404c:	40023800 	.word	0x40023800
 8004050:	0800bba8 	.word	0x0800bba8
 8004054:	2000000c 	.word	0x2000000c
 8004058:	20000010 	.word	0x20000010

0800405c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800405c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004060:	b094      	sub	sp, #80	; 0x50
 8004062:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004064:	2300      	movs	r3, #0
 8004066:	647b      	str	r3, [r7, #68]	; 0x44
 8004068:	2300      	movs	r3, #0
 800406a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800406c:	2300      	movs	r3, #0
 800406e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004070:	2300      	movs	r3, #0
 8004072:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004074:	4b79      	ldr	r3, [pc, #484]	; (800425c <HAL_RCC_GetSysClockFreq+0x200>)
 8004076:	689b      	ldr	r3, [r3, #8]
 8004078:	f003 030c 	and.w	r3, r3, #12
 800407c:	2b08      	cmp	r3, #8
 800407e:	d00d      	beq.n	800409c <HAL_RCC_GetSysClockFreq+0x40>
 8004080:	2b08      	cmp	r3, #8
 8004082:	f200 80e1 	bhi.w	8004248 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004086:	2b00      	cmp	r3, #0
 8004088:	d002      	beq.n	8004090 <HAL_RCC_GetSysClockFreq+0x34>
 800408a:	2b04      	cmp	r3, #4
 800408c:	d003      	beq.n	8004096 <HAL_RCC_GetSysClockFreq+0x3a>
 800408e:	e0db      	b.n	8004248 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004090:	4b73      	ldr	r3, [pc, #460]	; (8004260 <HAL_RCC_GetSysClockFreq+0x204>)
 8004092:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004094:	e0db      	b.n	800424e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004096:	4b73      	ldr	r3, [pc, #460]	; (8004264 <HAL_RCC_GetSysClockFreq+0x208>)
 8004098:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800409a:	e0d8      	b.n	800424e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800409c:	4b6f      	ldr	r3, [pc, #444]	; (800425c <HAL_RCC_GetSysClockFreq+0x200>)
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80040a4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80040a6:	4b6d      	ldr	r3, [pc, #436]	; (800425c <HAL_RCC_GetSysClockFreq+0x200>)
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d063      	beq.n	800417a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80040b2:	4b6a      	ldr	r3, [pc, #424]	; (800425c <HAL_RCC_GetSysClockFreq+0x200>)
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	099b      	lsrs	r3, r3, #6
 80040b8:	2200      	movs	r2, #0
 80040ba:	63bb      	str	r3, [r7, #56]	; 0x38
 80040bc:	63fa      	str	r2, [r7, #60]	; 0x3c
 80040be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040c4:	633b      	str	r3, [r7, #48]	; 0x30
 80040c6:	2300      	movs	r3, #0
 80040c8:	637b      	str	r3, [r7, #52]	; 0x34
 80040ca:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80040ce:	4622      	mov	r2, r4
 80040d0:	462b      	mov	r3, r5
 80040d2:	f04f 0000 	mov.w	r0, #0
 80040d6:	f04f 0100 	mov.w	r1, #0
 80040da:	0159      	lsls	r1, r3, #5
 80040dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80040e0:	0150      	lsls	r0, r2, #5
 80040e2:	4602      	mov	r2, r0
 80040e4:	460b      	mov	r3, r1
 80040e6:	4621      	mov	r1, r4
 80040e8:	1a51      	subs	r1, r2, r1
 80040ea:	6139      	str	r1, [r7, #16]
 80040ec:	4629      	mov	r1, r5
 80040ee:	eb63 0301 	sbc.w	r3, r3, r1
 80040f2:	617b      	str	r3, [r7, #20]
 80040f4:	f04f 0200 	mov.w	r2, #0
 80040f8:	f04f 0300 	mov.w	r3, #0
 80040fc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004100:	4659      	mov	r1, fp
 8004102:	018b      	lsls	r3, r1, #6
 8004104:	4651      	mov	r1, sl
 8004106:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800410a:	4651      	mov	r1, sl
 800410c:	018a      	lsls	r2, r1, #6
 800410e:	4651      	mov	r1, sl
 8004110:	ebb2 0801 	subs.w	r8, r2, r1
 8004114:	4659      	mov	r1, fp
 8004116:	eb63 0901 	sbc.w	r9, r3, r1
 800411a:	f04f 0200 	mov.w	r2, #0
 800411e:	f04f 0300 	mov.w	r3, #0
 8004122:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004126:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800412a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800412e:	4690      	mov	r8, r2
 8004130:	4699      	mov	r9, r3
 8004132:	4623      	mov	r3, r4
 8004134:	eb18 0303 	adds.w	r3, r8, r3
 8004138:	60bb      	str	r3, [r7, #8]
 800413a:	462b      	mov	r3, r5
 800413c:	eb49 0303 	adc.w	r3, r9, r3
 8004140:	60fb      	str	r3, [r7, #12]
 8004142:	f04f 0200 	mov.w	r2, #0
 8004146:	f04f 0300 	mov.w	r3, #0
 800414a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800414e:	4629      	mov	r1, r5
 8004150:	024b      	lsls	r3, r1, #9
 8004152:	4621      	mov	r1, r4
 8004154:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004158:	4621      	mov	r1, r4
 800415a:	024a      	lsls	r2, r1, #9
 800415c:	4610      	mov	r0, r2
 800415e:	4619      	mov	r1, r3
 8004160:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004162:	2200      	movs	r2, #0
 8004164:	62bb      	str	r3, [r7, #40]	; 0x28
 8004166:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004168:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800416c:	f7fc fd9c 	bl	8000ca8 <__aeabi_uldivmod>
 8004170:	4602      	mov	r2, r0
 8004172:	460b      	mov	r3, r1
 8004174:	4613      	mov	r3, r2
 8004176:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004178:	e058      	b.n	800422c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800417a:	4b38      	ldr	r3, [pc, #224]	; (800425c <HAL_RCC_GetSysClockFreq+0x200>)
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	099b      	lsrs	r3, r3, #6
 8004180:	2200      	movs	r2, #0
 8004182:	4618      	mov	r0, r3
 8004184:	4611      	mov	r1, r2
 8004186:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800418a:	623b      	str	r3, [r7, #32]
 800418c:	2300      	movs	r3, #0
 800418e:	627b      	str	r3, [r7, #36]	; 0x24
 8004190:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004194:	4642      	mov	r2, r8
 8004196:	464b      	mov	r3, r9
 8004198:	f04f 0000 	mov.w	r0, #0
 800419c:	f04f 0100 	mov.w	r1, #0
 80041a0:	0159      	lsls	r1, r3, #5
 80041a2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80041a6:	0150      	lsls	r0, r2, #5
 80041a8:	4602      	mov	r2, r0
 80041aa:	460b      	mov	r3, r1
 80041ac:	4641      	mov	r1, r8
 80041ae:	ebb2 0a01 	subs.w	sl, r2, r1
 80041b2:	4649      	mov	r1, r9
 80041b4:	eb63 0b01 	sbc.w	fp, r3, r1
 80041b8:	f04f 0200 	mov.w	r2, #0
 80041bc:	f04f 0300 	mov.w	r3, #0
 80041c0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80041c4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80041c8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80041cc:	ebb2 040a 	subs.w	r4, r2, sl
 80041d0:	eb63 050b 	sbc.w	r5, r3, fp
 80041d4:	f04f 0200 	mov.w	r2, #0
 80041d8:	f04f 0300 	mov.w	r3, #0
 80041dc:	00eb      	lsls	r3, r5, #3
 80041de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80041e2:	00e2      	lsls	r2, r4, #3
 80041e4:	4614      	mov	r4, r2
 80041e6:	461d      	mov	r5, r3
 80041e8:	4643      	mov	r3, r8
 80041ea:	18e3      	adds	r3, r4, r3
 80041ec:	603b      	str	r3, [r7, #0]
 80041ee:	464b      	mov	r3, r9
 80041f0:	eb45 0303 	adc.w	r3, r5, r3
 80041f4:	607b      	str	r3, [r7, #4]
 80041f6:	f04f 0200 	mov.w	r2, #0
 80041fa:	f04f 0300 	mov.w	r3, #0
 80041fe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004202:	4629      	mov	r1, r5
 8004204:	028b      	lsls	r3, r1, #10
 8004206:	4621      	mov	r1, r4
 8004208:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800420c:	4621      	mov	r1, r4
 800420e:	028a      	lsls	r2, r1, #10
 8004210:	4610      	mov	r0, r2
 8004212:	4619      	mov	r1, r3
 8004214:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004216:	2200      	movs	r2, #0
 8004218:	61bb      	str	r3, [r7, #24]
 800421a:	61fa      	str	r2, [r7, #28]
 800421c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004220:	f7fc fd42 	bl	8000ca8 <__aeabi_uldivmod>
 8004224:	4602      	mov	r2, r0
 8004226:	460b      	mov	r3, r1
 8004228:	4613      	mov	r3, r2
 800422a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800422c:	4b0b      	ldr	r3, [pc, #44]	; (800425c <HAL_RCC_GetSysClockFreq+0x200>)
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	0c1b      	lsrs	r3, r3, #16
 8004232:	f003 0303 	and.w	r3, r3, #3
 8004236:	3301      	adds	r3, #1
 8004238:	005b      	lsls	r3, r3, #1
 800423a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800423c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800423e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004240:	fbb2 f3f3 	udiv	r3, r2, r3
 8004244:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004246:	e002      	b.n	800424e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004248:	4b05      	ldr	r3, [pc, #20]	; (8004260 <HAL_RCC_GetSysClockFreq+0x204>)
 800424a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800424c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800424e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004250:	4618      	mov	r0, r3
 8004252:	3750      	adds	r7, #80	; 0x50
 8004254:	46bd      	mov	sp, r7
 8004256:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800425a:	bf00      	nop
 800425c:	40023800 	.word	0x40023800
 8004260:	00f42400 	.word	0x00f42400
 8004264:	007a1200 	.word	0x007a1200

08004268 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004268:	b480      	push	{r7}
 800426a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800426c:	4b03      	ldr	r3, [pc, #12]	; (800427c <HAL_RCC_GetHCLKFreq+0x14>)
 800426e:	681b      	ldr	r3, [r3, #0]
}
 8004270:	4618      	mov	r0, r3
 8004272:	46bd      	mov	sp, r7
 8004274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004278:	4770      	bx	lr
 800427a:	bf00      	nop
 800427c:	2000000c 	.word	0x2000000c

08004280 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004284:	f7ff fff0 	bl	8004268 <HAL_RCC_GetHCLKFreq>
 8004288:	4602      	mov	r2, r0
 800428a:	4b05      	ldr	r3, [pc, #20]	; (80042a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800428c:	689b      	ldr	r3, [r3, #8]
 800428e:	0a9b      	lsrs	r3, r3, #10
 8004290:	f003 0307 	and.w	r3, r3, #7
 8004294:	4903      	ldr	r1, [pc, #12]	; (80042a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004296:	5ccb      	ldrb	r3, [r1, r3]
 8004298:	fa22 f303 	lsr.w	r3, r2, r3
}
 800429c:	4618      	mov	r0, r3
 800429e:	bd80      	pop	{r7, pc}
 80042a0:	40023800 	.word	0x40023800
 80042a4:	0800bbb8 	.word	0x0800bbb8

080042a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80042ac:	f7ff ffdc 	bl	8004268 <HAL_RCC_GetHCLKFreq>
 80042b0:	4602      	mov	r2, r0
 80042b2:	4b05      	ldr	r3, [pc, #20]	; (80042c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80042b4:	689b      	ldr	r3, [r3, #8]
 80042b6:	0b5b      	lsrs	r3, r3, #13
 80042b8:	f003 0307 	and.w	r3, r3, #7
 80042bc:	4903      	ldr	r1, [pc, #12]	; (80042cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80042be:	5ccb      	ldrb	r3, [r1, r3]
 80042c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042c4:	4618      	mov	r0, r3
 80042c6:	bd80      	pop	{r7, pc}
 80042c8:	40023800 	.word	0x40023800
 80042cc:	0800bbb8 	.word	0x0800bbb8

080042d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b082      	sub	sp, #8
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d101      	bne.n	80042e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80042de:	2301      	movs	r3, #1
 80042e0:	e041      	b.n	8004366 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042e8:	b2db      	uxtb	r3, r3
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d106      	bne.n	80042fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2200      	movs	r2, #0
 80042f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80042f6:	6878      	ldr	r0, [r7, #4]
 80042f8:	f7fd fda0 	bl	8001e3c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2202      	movs	r2, #2
 8004300:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681a      	ldr	r2, [r3, #0]
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	3304      	adds	r3, #4
 800430c:	4619      	mov	r1, r3
 800430e:	4610      	mov	r0, r2
 8004310:	f000 fad8 	bl	80048c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2201      	movs	r2, #1
 8004318:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2201      	movs	r2, #1
 8004320:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2201      	movs	r2, #1
 8004328:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2201      	movs	r2, #1
 8004330:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2201      	movs	r2, #1
 8004338:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2201      	movs	r2, #1
 8004340:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2201      	movs	r2, #1
 8004348:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2201      	movs	r2, #1
 8004350:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2201      	movs	r2, #1
 8004358:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2201      	movs	r2, #1
 8004360:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004364:	2300      	movs	r3, #0
}
 8004366:	4618      	mov	r0, r3
 8004368:	3708      	adds	r7, #8
 800436a:	46bd      	mov	sp, r7
 800436c:	bd80      	pop	{r7, pc}

0800436e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800436e:	b580      	push	{r7, lr}
 8004370:	b082      	sub	sp, #8
 8004372:	af00      	add	r7, sp, #0
 8004374:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d101      	bne.n	8004380 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800437c:	2301      	movs	r3, #1
 800437e:	e041      	b.n	8004404 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004386:	b2db      	uxtb	r3, r3
 8004388:	2b00      	cmp	r3, #0
 800438a:	d106      	bne.n	800439a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2200      	movs	r2, #0
 8004390:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004394:	6878      	ldr	r0, [r7, #4]
 8004396:	f000 f839 	bl	800440c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	2202      	movs	r2, #2
 800439e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681a      	ldr	r2, [r3, #0]
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	3304      	adds	r3, #4
 80043aa:	4619      	mov	r1, r3
 80043ac:	4610      	mov	r0, r2
 80043ae:	f000 fa89 	bl	80048c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2201      	movs	r2, #1
 80043b6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2201      	movs	r2, #1
 80043be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2201      	movs	r2, #1
 80043c6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2201      	movs	r2, #1
 80043ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2201      	movs	r2, #1
 80043d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2201      	movs	r2, #1
 80043de:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2201      	movs	r2, #1
 80043e6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2201      	movs	r2, #1
 80043ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2201      	movs	r2, #1
 80043f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	2201      	movs	r2, #1
 80043fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004402:	2300      	movs	r3, #0
}
 8004404:	4618      	mov	r0, r3
 8004406:	3708      	adds	r7, #8
 8004408:	46bd      	mov	sp, r7
 800440a:	bd80      	pop	{r7, pc}

0800440c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800440c:	b480      	push	{r7}
 800440e:	b083      	sub	sp, #12
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004414:	bf00      	nop
 8004416:	370c      	adds	r7, #12
 8004418:	46bd      	mov	sp, r7
 800441a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441e:	4770      	bx	lr

08004420 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b084      	sub	sp, #16
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
 8004428:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d109      	bne.n	8004444 <HAL_TIM_PWM_Start+0x24>
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004436:	b2db      	uxtb	r3, r3
 8004438:	2b01      	cmp	r3, #1
 800443a:	bf14      	ite	ne
 800443c:	2301      	movne	r3, #1
 800443e:	2300      	moveq	r3, #0
 8004440:	b2db      	uxtb	r3, r3
 8004442:	e022      	b.n	800448a <HAL_TIM_PWM_Start+0x6a>
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	2b04      	cmp	r3, #4
 8004448:	d109      	bne.n	800445e <HAL_TIM_PWM_Start+0x3e>
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004450:	b2db      	uxtb	r3, r3
 8004452:	2b01      	cmp	r3, #1
 8004454:	bf14      	ite	ne
 8004456:	2301      	movne	r3, #1
 8004458:	2300      	moveq	r3, #0
 800445a:	b2db      	uxtb	r3, r3
 800445c:	e015      	b.n	800448a <HAL_TIM_PWM_Start+0x6a>
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	2b08      	cmp	r3, #8
 8004462:	d109      	bne.n	8004478 <HAL_TIM_PWM_Start+0x58>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800446a:	b2db      	uxtb	r3, r3
 800446c:	2b01      	cmp	r3, #1
 800446e:	bf14      	ite	ne
 8004470:	2301      	movne	r3, #1
 8004472:	2300      	moveq	r3, #0
 8004474:	b2db      	uxtb	r3, r3
 8004476:	e008      	b.n	800448a <HAL_TIM_PWM_Start+0x6a>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800447e:	b2db      	uxtb	r3, r3
 8004480:	2b01      	cmp	r3, #1
 8004482:	bf14      	ite	ne
 8004484:	2301      	movne	r3, #1
 8004486:	2300      	moveq	r3, #0
 8004488:	b2db      	uxtb	r3, r3
 800448a:	2b00      	cmp	r3, #0
 800448c:	d001      	beq.n	8004492 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800448e:	2301      	movs	r3, #1
 8004490:	e07c      	b.n	800458c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d104      	bne.n	80044a2 <HAL_TIM_PWM_Start+0x82>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2202      	movs	r2, #2
 800449c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80044a0:	e013      	b.n	80044ca <HAL_TIM_PWM_Start+0xaa>
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	2b04      	cmp	r3, #4
 80044a6:	d104      	bne.n	80044b2 <HAL_TIM_PWM_Start+0x92>
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2202      	movs	r2, #2
 80044ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80044b0:	e00b      	b.n	80044ca <HAL_TIM_PWM_Start+0xaa>
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	2b08      	cmp	r3, #8
 80044b6:	d104      	bne.n	80044c2 <HAL_TIM_PWM_Start+0xa2>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2202      	movs	r2, #2
 80044bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80044c0:	e003      	b.n	80044ca <HAL_TIM_PWM_Start+0xaa>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2202      	movs	r2, #2
 80044c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	2201      	movs	r2, #1
 80044d0:	6839      	ldr	r1, [r7, #0]
 80044d2:	4618      	mov	r0, r3
 80044d4:	f000 fce0 	bl	8004e98 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	4a2d      	ldr	r2, [pc, #180]	; (8004594 <HAL_TIM_PWM_Start+0x174>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d004      	beq.n	80044ec <HAL_TIM_PWM_Start+0xcc>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a2c      	ldr	r2, [pc, #176]	; (8004598 <HAL_TIM_PWM_Start+0x178>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d101      	bne.n	80044f0 <HAL_TIM_PWM_Start+0xd0>
 80044ec:	2301      	movs	r3, #1
 80044ee:	e000      	b.n	80044f2 <HAL_TIM_PWM_Start+0xd2>
 80044f0:	2300      	movs	r3, #0
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d007      	beq.n	8004506 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004504:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4a22      	ldr	r2, [pc, #136]	; (8004594 <HAL_TIM_PWM_Start+0x174>)
 800450c:	4293      	cmp	r3, r2
 800450e:	d022      	beq.n	8004556 <HAL_TIM_PWM_Start+0x136>
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004518:	d01d      	beq.n	8004556 <HAL_TIM_PWM_Start+0x136>
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4a1f      	ldr	r2, [pc, #124]	; (800459c <HAL_TIM_PWM_Start+0x17c>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d018      	beq.n	8004556 <HAL_TIM_PWM_Start+0x136>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a1d      	ldr	r2, [pc, #116]	; (80045a0 <HAL_TIM_PWM_Start+0x180>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d013      	beq.n	8004556 <HAL_TIM_PWM_Start+0x136>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	4a1c      	ldr	r2, [pc, #112]	; (80045a4 <HAL_TIM_PWM_Start+0x184>)
 8004534:	4293      	cmp	r3, r2
 8004536:	d00e      	beq.n	8004556 <HAL_TIM_PWM_Start+0x136>
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a16      	ldr	r2, [pc, #88]	; (8004598 <HAL_TIM_PWM_Start+0x178>)
 800453e:	4293      	cmp	r3, r2
 8004540:	d009      	beq.n	8004556 <HAL_TIM_PWM_Start+0x136>
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	4a18      	ldr	r2, [pc, #96]	; (80045a8 <HAL_TIM_PWM_Start+0x188>)
 8004548:	4293      	cmp	r3, r2
 800454a:	d004      	beq.n	8004556 <HAL_TIM_PWM_Start+0x136>
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	4a16      	ldr	r2, [pc, #88]	; (80045ac <HAL_TIM_PWM_Start+0x18c>)
 8004552:	4293      	cmp	r3, r2
 8004554:	d111      	bne.n	800457a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	689b      	ldr	r3, [r3, #8]
 800455c:	f003 0307 	and.w	r3, r3, #7
 8004560:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	2b06      	cmp	r3, #6
 8004566:	d010      	beq.n	800458a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	681a      	ldr	r2, [r3, #0]
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f042 0201 	orr.w	r2, r2, #1
 8004576:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004578:	e007      	b.n	800458a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	681a      	ldr	r2, [r3, #0]
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f042 0201 	orr.w	r2, r2, #1
 8004588:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800458a:	2300      	movs	r3, #0
}
 800458c:	4618      	mov	r0, r3
 800458e:	3710      	adds	r7, #16
 8004590:	46bd      	mov	sp, r7
 8004592:	bd80      	pop	{r7, pc}
 8004594:	40010000 	.word	0x40010000
 8004598:	40010400 	.word	0x40010400
 800459c:	40000400 	.word	0x40000400
 80045a0:	40000800 	.word	0x40000800
 80045a4:	40000c00 	.word	0x40000c00
 80045a8:	40014000 	.word	0x40014000
 80045ac:	40001800 	.word	0x40001800

080045b0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b086      	sub	sp, #24
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	60f8      	str	r0, [r7, #12]
 80045b8:	60b9      	str	r1, [r7, #8]
 80045ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045bc:	2300      	movs	r3, #0
 80045be:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045c6:	2b01      	cmp	r3, #1
 80045c8:	d101      	bne.n	80045ce <HAL_TIM_PWM_ConfigChannel+0x1e>
 80045ca:	2302      	movs	r3, #2
 80045cc:	e0ae      	b.n	800472c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	2201      	movs	r2, #1
 80045d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2b0c      	cmp	r3, #12
 80045da:	f200 809f 	bhi.w	800471c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80045de:	a201      	add	r2, pc, #4	; (adr r2, 80045e4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80045e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045e4:	08004619 	.word	0x08004619
 80045e8:	0800471d 	.word	0x0800471d
 80045ec:	0800471d 	.word	0x0800471d
 80045f0:	0800471d 	.word	0x0800471d
 80045f4:	08004659 	.word	0x08004659
 80045f8:	0800471d 	.word	0x0800471d
 80045fc:	0800471d 	.word	0x0800471d
 8004600:	0800471d 	.word	0x0800471d
 8004604:	0800469b 	.word	0x0800469b
 8004608:	0800471d 	.word	0x0800471d
 800460c:	0800471d 	.word	0x0800471d
 8004610:	0800471d 	.word	0x0800471d
 8004614:	080046db 	.word	0x080046db
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	68b9      	ldr	r1, [r7, #8]
 800461e:	4618      	mov	r0, r3
 8004620:	f000 f9f0 	bl	8004a04 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	699a      	ldr	r2, [r3, #24]
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f042 0208 	orr.w	r2, r2, #8
 8004632:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	699a      	ldr	r2, [r3, #24]
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f022 0204 	bic.w	r2, r2, #4
 8004642:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	6999      	ldr	r1, [r3, #24]
 800464a:	68bb      	ldr	r3, [r7, #8]
 800464c:	691a      	ldr	r2, [r3, #16]
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	430a      	orrs	r2, r1
 8004654:	619a      	str	r2, [r3, #24]
      break;
 8004656:	e064      	b.n	8004722 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	68b9      	ldr	r1, [r7, #8]
 800465e:	4618      	mov	r0, r3
 8004660:	f000 fa40 	bl	8004ae4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	699a      	ldr	r2, [r3, #24]
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004672:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	699a      	ldr	r2, [r3, #24]
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004682:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	6999      	ldr	r1, [r3, #24]
 800468a:	68bb      	ldr	r3, [r7, #8]
 800468c:	691b      	ldr	r3, [r3, #16]
 800468e:	021a      	lsls	r2, r3, #8
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	430a      	orrs	r2, r1
 8004696:	619a      	str	r2, [r3, #24]
      break;
 8004698:	e043      	b.n	8004722 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	68b9      	ldr	r1, [r7, #8]
 80046a0:	4618      	mov	r0, r3
 80046a2:	f000 fa95 	bl	8004bd0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	69da      	ldr	r2, [r3, #28]
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f042 0208 	orr.w	r2, r2, #8
 80046b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	69da      	ldr	r2, [r3, #28]
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f022 0204 	bic.w	r2, r2, #4
 80046c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	69d9      	ldr	r1, [r3, #28]
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	691a      	ldr	r2, [r3, #16]
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	430a      	orrs	r2, r1
 80046d6:	61da      	str	r2, [r3, #28]
      break;
 80046d8:	e023      	b.n	8004722 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	68b9      	ldr	r1, [r7, #8]
 80046e0:	4618      	mov	r0, r3
 80046e2:	f000 fae9 	bl	8004cb8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	69da      	ldr	r2, [r3, #28]
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80046f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	69da      	ldr	r2, [r3, #28]
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004704:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	69d9      	ldr	r1, [r3, #28]
 800470c:	68bb      	ldr	r3, [r7, #8]
 800470e:	691b      	ldr	r3, [r3, #16]
 8004710:	021a      	lsls	r2, r3, #8
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	430a      	orrs	r2, r1
 8004718:	61da      	str	r2, [r3, #28]
      break;
 800471a:	e002      	b.n	8004722 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800471c:	2301      	movs	r3, #1
 800471e:	75fb      	strb	r3, [r7, #23]
      break;
 8004720:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	2200      	movs	r2, #0
 8004726:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800472a:	7dfb      	ldrb	r3, [r7, #23]
}
 800472c:	4618      	mov	r0, r3
 800472e:	3718      	adds	r7, #24
 8004730:	46bd      	mov	sp, r7
 8004732:	bd80      	pop	{r7, pc}

08004734 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b084      	sub	sp, #16
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
 800473c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800473e:	2300      	movs	r3, #0
 8004740:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004748:	2b01      	cmp	r3, #1
 800474a:	d101      	bne.n	8004750 <HAL_TIM_ConfigClockSource+0x1c>
 800474c:	2302      	movs	r3, #2
 800474e:	e0b4      	b.n	80048ba <HAL_TIM_ConfigClockSource+0x186>
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2201      	movs	r2, #1
 8004754:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2202      	movs	r2, #2
 800475c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	689b      	ldr	r3, [r3, #8]
 8004766:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004768:	68bb      	ldr	r3, [r7, #8]
 800476a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800476e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004770:	68bb      	ldr	r3, [r7, #8]
 8004772:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004776:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	68ba      	ldr	r2, [r7, #8]
 800477e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004788:	d03e      	beq.n	8004808 <HAL_TIM_ConfigClockSource+0xd4>
 800478a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800478e:	f200 8087 	bhi.w	80048a0 <HAL_TIM_ConfigClockSource+0x16c>
 8004792:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004796:	f000 8086 	beq.w	80048a6 <HAL_TIM_ConfigClockSource+0x172>
 800479a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800479e:	d87f      	bhi.n	80048a0 <HAL_TIM_ConfigClockSource+0x16c>
 80047a0:	2b70      	cmp	r3, #112	; 0x70
 80047a2:	d01a      	beq.n	80047da <HAL_TIM_ConfigClockSource+0xa6>
 80047a4:	2b70      	cmp	r3, #112	; 0x70
 80047a6:	d87b      	bhi.n	80048a0 <HAL_TIM_ConfigClockSource+0x16c>
 80047a8:	2b60      	cmp	r3, #96	; 0x60
 80047aa:	d050      	beq.n	800484e <HAL_TIM_ConfigClockSource+0x11a>
 80047ac:	2b60      	cmp	r3, #96	; 0x60
 80047ae:	d877      	bhi.n	80048a0 <HAL_TIM_ConfigClockSource+0x16c>
 80047b0:	2b50      	cmp	r3, #80	; 0x50
 80047b2:	d03c      	beq.n	800482e <HAL_TIM_ConfigClockSource+0xfa>
 80047b4:	2b50      	cmp	r3, #80	; 0x50
 80047b6:	d873      	bhi.n	80048a0 <HAL_TIM_ConfigClockSource+0x16c>
 80047b8:	2b40      	cmp	r3, #64	; 0x40
 80047ba:	d058      	beq.n	800486e <HAL_TIM_ConfigClockSource+0x13a>
 80047bc:	2b40      	cmp	r3, #64	; 0x40
 80047be:	d86f      	bhi.n	80048a0 <HAL_TIM_ConfigClockSource+0x16c>
 80047c0:	2b30      	cmp	r3, #48	; 0x30
 80047c2:	d064      	beq.n	800488e <HAL_TIM_ConfigClockSource+0x15a>
 80047c4:	2b30      	cmp	r3, #48	; 0x30
 80047c6:	d86b      	bhi.n	80048a0 <HAL_TIM_ConfigClockSource+0x16c>
 80047c8:	2b20      	cmp	r3, #32
 80047ca:	d060      	beq.n	800488e <HAL_TIM_ConfigClockSource+0x15a>
 80047cc:	2b20      	cmp	r3, #32
 80047ce:	d867      	bhi.n	80048a0 <HAL_TIM_ConfigClockSource+0x16c>
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d05c      	beq.n	800488e <HAL_TIM_ConfigClockSource+0x15a>
 80047d4:	2b10      	cmp	r3, #16
 80047d6:	d05a      	beq.n	800488e <HAL_TIM_ConfigClockSource+0x15a>
 80047d8:	e062      	b.n	80048a0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6818      	ldr	r0, [r3, #0]
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	6899      	ldr	r1, [r3, #8]
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	685a      	ldr	r2, [r3, #4]
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	68db      	ldr	r3, [r3, #12]
 80047ea:	f000 fb35 	bl	8004e58 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	689b      	ldr	r3, [r3, #8]
 80047f4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80047f6:	68bb      	ldr	r3, [r7, #8]
 80047f8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80047fc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	68ba      	ldr	r2, [r7, #8]
 8004804:	609a      	str	r2, [r3, #8]
      break;
 8004806:	e04f      	b.n	80048a8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6818      	ldr	r0, [r3, #0]
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	6899      	ldr	r1, [r3, #8]
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	685a      	ldr	r2, [r3, #4]
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	68db      	ldr	r3, [r3, #12]
 8004818:	f000 fb1e 	bl	8004e58 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	689a      	ldr	r2, [r3, #8]
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800482a:	609a      	str	r2, [r3, #8]
      break;
 800482c:	e03c      	b.n	80048a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6818      	ldr	r0, [r3, #0]
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	6859      	ldr	r1, [r3, #4]
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	68db      	ldr	r3, [r3, #12]
 800483a:	461a      	mov	r2, r3
 800483c:	f000 fa92 	bl	8004d64 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	2150      	movs	r1, #80	; 0x50
 8004846:	4618      	mov	r0, r3
 8004848:	f000 faeb 	bl	8004e22 <TIM_ITRx_SetConfig>
      break;
 800484c:	e02c      	b.n	80048a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6818      	ldr	r0, [r3, #0]
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	6859      	ldr	r1, [r3, #4]
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	68db      	ldr	r3, [r3, #12]
 800485a:	461a      	mov	r2, r3
 800485c:	f000 fab1 	bl	8004dc2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	2160      	movs	r1, #96	; 0x60
 8004866:	4618      	mov	r0, r3
 8004868:	f000 fadb 	bl	8004e22 <TIM_ITRx_SetConfig>
      break;
 800486c:	e01c      	b.n	80048a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6818      	ldr	r0, [r3, #0]
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	6859      	ldr	r1, [r3, #4]
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	68db      	ldr	r3, [r3, #12]
 800487a:	461a      	mov	r2, r3
 800487c:	f000 fa72 	bl	8004d64 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	2140      	movs	r1, #64	; 0x40
 8004886:	4618      	mov	r0, r3
 8004888:	f000 facb 	bl	8004e22 <TIM_ITRx_SetConfig>
      break;
 800488c:	e00c      	b.n	80048a8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681a      	ldr	r2, [r3, #0]
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	4619      	mov	r1, r3
 8004898:	4610      	mov	r0, r2
 800489a:	f000 fac2 	bl	8004e22 <TIM_ITRx_SetConfig>
      break;
 800489e:	e003      	b.n	80048a8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80048a0:	2301      	movs	r3, #1
 80048a2:	73fb      	strb	r3, [r7, #15]
      break;
 80048a4:	e000      	b.n	80048a8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80048a6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2201      	movs	r2, #1
 80048ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2200      	movs	r2, #0
 80048b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80048b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80048ba:	4618      	mov	r0, r3
 80048bc:	3710      	adds	r7, #16
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}
	...

080048c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80048c4:	b480      	push	{r7}
 80048c6:	b085      	sub	sp, #20
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
 80048cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	4a40      	ldr	r2, [pc, #256]	; (80049d8 <TIM_Base_SetConfig+0x114>)
 80048d8:	4293      	cmp	r3, r2
 80048da:	d013      	beq.n	8004904 <TIM_Base_SetConfig+0x40>
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048e2:	d00f      	beq.n	8004904 <TIM_Base_SetConfig+0x40>
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	4a3d      	ldr	r2, [pc, #244]	; (80049dc <TIM_Base_SetConfig+0x118>)
 80048e8:	4293      	cmp	r3, r2
 80048ea:	d00b      	beq.n	8004904 <TIM_Base_SetConfig+0x40>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	4a3c      	ldr	r2, [pc, #240]	; (80049e0 <TIM_Base_SetConfig+0x11c>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d007      	beq.n	8004904 <TIM_Base_SetConfig+0x40>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	4a3b      	ldr	r2, [pc, #236]	; (80049e4 <TIM_Base_SetConfig+0x120>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d003      	beq.n	8004904 <TIM_Base_SetConfig+0x40>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	4a3a      	ldr	r2, [pc, #232]	; (80049e8 <TIM_Base_SetConfig+0x124>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d108      	bne.n	8004916 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800490a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	68fa      	ldr	r2, [r7, #12]
 8004912:	4313      	orrs	r3, r2
 8004914:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	4a2f      	ldr	r2, [pc, #188]	; (80049d8 <TIM_Base_SetConfig+0x114>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d02b      	beq.n	8004976 <TIM_Base_SetConfig+0xb2>
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004924:	d027      	beq.n	8004976 <TIM_Base_SetConfig+0xb2>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	4a2c      	ldr	r2, [pc, #176]	; (80049dc <TIM_Base_SetConfig+0x118>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d023      	beq.n	8004976 <TIM_Base_SetConfig+0xb2>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	4a2b      	ldr	r2, [pc, #172]	; (80049e0 <TIM_Base_SetConfig+0x11c>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d01f      	beq.n	8004976 <TIM_Base_SetConfig+0xb2>
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	4a2a      	ldr	r2, [pc, #168]	; (80049e4 <TIM_Base_SetConfig+0x120>)
 800493a:	4293      	cmp	r3, r2
 800493c:	d01b      	beq.n	8004976 <TIM_Base_SetConfig+0xb2>
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	4a29      	ldr	r2, [pc, #164]	; (80049e8 <TIM_Base_SetConfig+0x124>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d017      	beq.n	8004976 <TIM_Base_SetConfig+0xb2>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	4a28      	ldr	r2, [pc, #160]	; (80049ec <TIM_Base_SetConfig+0x128>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d013      	beq.n	8004976 <TIM_Base_SetConfig+0xb2>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	4a27      	ldr	r2, [pc, #156]	; (80049f0 <TIM_Base_SetConfig+0x12c>)
 8004952:	4293      	cmp	r3, r2
 8004954:	d00f      	beq.n	8004976 <TIM_Base_SetConfig+0xb2>
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	4a26      	ldr	r2, [pc, #152]	; (80049f4 <TIM_Base_SetConfig+0x130>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d00b      	beq.n	8004976 <TIM_Base_SetConfig+0xb2>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	4a25      	ldr	r2, [pc, #148]	; (80049f8 <TIM_Base_SetConfig+0x134>)
 8004962:	4293      	cmp	r3, r2
 8004964:	d007      	beq.n	8004976 <TIM_Base_SetConfig+0xb2>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	4a24      	ldr	r2, [pc, #144]	; (80049fc <TIM_Base_SetConfig+0x138>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d003      	beq.n	8004976 <TIM_Base_SetConfig+0xb2>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	4a23      	ldr	r2, [pc, #140]	; (8004a00 <TIM_Base_SetConfig+0x13c>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d108      	bne.n	8004988 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800497c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	68db      	ldr	r3, [r3, #12]
 8004982:	68fa      	ldr	r2, [r7, #12]
 8004984:	4313      	orrs	r3, r2
 8004986:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	695b      	ldr	r3, [r3, #20]
 8004992:	4313      	orrs	r3, r2
 8004994:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	68fa      	ldr	r2, [r7, #12]
 800499a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	689a      	ldr	r2, [r3, #8]
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	681a      	ldr	r2, [r3, #0]
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	4a0a      	ldr	r2, [pc, #40]	; (80049d8 <TIM_Base_SetConfig+0x114>)
 80049b0:	4293      	cmp	r3, r2
 80049b2:	d003      	beq.n	80049bc <TIM_Base_SetConfig+0xf8>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	4a0c      	ldr	r2, [pc, #48]	; (80049e8 <TIM_Base_SetConfig+0x124>)
 80049b8:	4293      	cmp	r3, r2
 80049ba:	d103      	bne.n	80049c4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	691a      	ldr	r2, [r3, #16]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2201      	movs	r2, #1
 80049c8:	615a      	str	r2, [r3, #20]
}
 80049ca:	bf00      	nop
 80049cc:	3714      	adds	r7, #20
 80049ce:	46bd      	mov	sp, r7
 80049d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d4:	4770      	bx	lr
 80049d6:	bf00      	nop
 80049d8:	40010000 	.word	0x40010000
 80049dc:	40000400 	.word	0x40000400
 80049e0:	40000800 	.word	0x40000800
 80049e4:	40000c00 	.word	0x40000c00
 80049e8:	40010400 	.word	0x40010400
 80049ec:	40014000 	.word	0x40014000
 80049f0:	40014400 	.word	0x40014400
 80049f4:	40014800 	.word	0x40014800
 80049f8:	40001800 	.word	0x40001800
 80049fc:	40001c00 	.word	0x40001c00
 8004a00:	40002000 	.word	0x40002000

08004a04 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004a04:	b480      	push	{r7}
 8004a06:	b087      	sub	sp, #28
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
 8004a0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6a1b      	ldr	r3, [r3, #32]
 8004a12:	f023 0201 	bic.w	r2, r3, #1
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6a1b      	ldr	r3, [r3, #32]
 8004a1e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	699b      	ldr	r3, [r3, #24]
 8004a2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	f023 0303 	bic.w	r3, r3, #3
 8004a3a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	68fa      	ldr	r2, [r7, #12]
 8004a42:	4313      	orrs	r3, r2
 8004a44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004a46:	697b      	ldr	r3, [r7, #20]
 8004a48:	f023 0302 	bic.w	r3, r3, #2
 8004a4c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	689b      	ldr	r3, [r3, #8]
 8004a52:	697a      	ldr	r2, [r7, #20]
 8004a54:	4313      	orrs	r3, r2
 8004a56:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	4a20      	ldr	r2, [pc, #128]	; (8004adc <TIM_OC1_SetConfig+0xd8>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d003      	beq.n	8004a68 <TIM_OC1_SetConfig+0x64>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	4a1f      	ldr	r2, [pc, #124]	; (8004ae0 <TIM_OC1_SetConfig+0xdc>)
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d10c      	bne.n	8004a82 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004a68:	697b      	ldr	r3, [r7, #20]
 8004a6a:	f023 0308 	bic.w	r3, r3, #8
 8004a6e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	68db      	ldr	r3, [r3, #12]
 8004a74:	697a      	ldr	r2, [r7, #20]
 8004a76:	4313      	orrs	r3, r2
 8004a78:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004a7a:	697b      	ldr	r3, [r7, #20]
 8004a7c:	f023 0304 	bic.w	r3, r3, #4
 8004a80:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	4a15      	ldr	r2, [pc, #84]	; (8004adc <TIM_OC1_SetConfig+0xd8>)
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d003      	beq.n	8004a92 <TIM_OC1_SetConfig+0x8e>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	4a14      	ldr	r2, [pc, #80]	; (8004ae0 <TIM_OC1_SetConfig+0xdc>)
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d111      	bne.n	8004ab6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004a92:	693b      	ldr	r3, [r7, #16]
 8004a94:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004a98:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004a9a:	693b      	ldr	r3, [r7, #16]
 8004a9c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004aa0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	695b      	ldr	r3, [r3, #20]
 8004aa6:	693a      	ldr	r2, [r7, #16]
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	699b      	ldr	r3, [r3, #24]
 8004ab0:	693a      	ldr	r2, [r7, #16]
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	693a      	ldr	r2, [r7, #16]
 8004aba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	68fa      	ldr	r2, [r7, #12]
 8004ac0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	685a      	ldr	r2, [r3, #4]
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	697a      	ldr	r2, [r7, #20]
 8004ace:	621a      	str	r2, [r3, #32]
}
 8004ad0:	bf00      	nop
 8004ad2:	371c      	adds	r7, #28
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ada:	4770      	bx	lr
 8004adc:	40010000 	.word	0x40010000
 8004ae0:	40010400 	.word	0x40010400

08004ae4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b087      	sub	sp, #28
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
 8004aec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6a1b      	ldr	r3, [r3, #32]
 8004af2:	f023 0210 	bic.w	r2, r3, #16
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6a1b      	ldr	r3, [r3, #32]
 8004afe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	685b      	ldr	r3, [r3, #4]
 8004b04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	699b      	ldr	r3, [r3, #24]
 8004b0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004b12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b1a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	021b      	lsls	r3, r3, #8
 8004b22:	68fa      	ldr	r2, [r7, #12]
 8004b24:	4313      	orrs	r3, r2
 8004b26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004b28:	697b      	ldr	r3, [r7, #20]
 8004b2a:	f023 0320 	bic.w	r3, r3, #32
 8004b2e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	689b      	ldr	r3, [r3, #8]
 8004b34:	011b      	lsls	r3, r3, #4
 8004b36:	697a      	ldr	r2, [r7, #20]
 8004b38:	4313      	orrs	r3, r2
 8004b3a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	4a22      	ldr	r2, [pc, #136]	; (8004bc8 <TIM_OC2_SetConfig+0xe4>)
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d003      	beq.n	8004b4c <TIM_OC2_SetConfig+0x68>
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	4a21      	ldr	r2, [pc, #132]	; (8004bcc <TIM_OC2_SetConfig+0xe8>)
 8004b48:	4293      	cmp	r3, r2
 8004b4a:	d10d      	bne.n	8004b68 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004b52:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	68db      	ldr	r3, [r3, #12]
 8004b58:	011b      	lsls	r3, r3, #4
 8004b5a:	697a      	ldr	r2, [r7, #20]
 8004b5c:	4313      	orrs	r3, r2
 8004b5e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004b60:	697b      	ldr	r3, [r7, #20]
 8004b62:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004b66:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	4a17      	ldr	r2, [pc, #92]	; (8004bc8 <TIM_OC2_SetConfig+0xe4>)
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d003      	beq.n	8004b78 <TIM_OC2_SetConfig+0x94>
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	4a16      	ldr	r2, [pc, #88]	; (8004bcc <TIM_OC2_SetConfig+0xe8>)
 8004b74:	4293      	cmp	r3, r2
 8004b76:	d113      	bne.n	8004ba0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004b78:	693b      	ldr	r3, [r7, #16]
 8004b7a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004b7e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004b80:	693b      	ldr	r3, [r7, #16]
 8004b82:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004b86:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	695b      	ldr	r3, [r3, #20]
 8004b8c:	009b      	lsls	r3, r3, #2
 8004b8e:	693a      	ldr	r2, [r7, #16]
 8004b90:	4313      	orrs	r3, r2
 8004b92:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	699b      	ldr	r3, [r3, #24]
 8004b98:	009b      	lsls	r3, r3, #2
 8004b9a:	693a      	ldr	r2, [r7, #16]
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	693a      	ldr	r2, [r7, #16]
 8004ba4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	68fa      	ldr	r2, [r7, #12]
 8004baa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	685a      	ldr	r2, [r3, #4]
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	697a      	ldr	r2, [r7, #20]
 8004bb8:	621a      	str	r2, [r3, #32]
}
 8004bba:	bf00      	nop
 8004bbc:	371c      	adds	r7, #28
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc4:	4770      	bx	lr
 8004bc6:	bf00      	nop
 8004bc8:	40010000 	.word	0x40010000
 8004bcc:	40010400 	.word	0x40010400

08004bd0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004bd0:	b480      	push	{r7}
 8004bd2:	b087      	sub	sp, #28
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
 8004bd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6a1b      	ldr	r3, [r3, #32]
 8004bde:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6a1b      	ldr	r3, [r3, #32]
 8004bea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	685b      	ldr	r3, [r3, #4]
 8004bf0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	69db      	ldr	r3, [r3, #28]
 8004bf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bfe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	f023 0303 	bic.w	r3, r3, #3
 8004c06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	68fa      	ldr	r2, [r7, #12]
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004c12:	697b      	ldr	r3, [r7, #20]
 8004c14:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004c18:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	689b      	ldr	r3, [r3, #8]
 8004c1e:	021b      	lsls	r3, r3, #8
 8004c20:	697a      	ldr	r2, [r7, #20]
 8004c22:	4313      	orrs	r3, r2
 8004c24:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	4a21      	ldr	r2, [pc, #132]	; (8004cb0 <TIM_OC3_SetConfig+0xe0>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d003      	beq.n	8004c36 <TIM_OC3_SetConfig+0x66>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	4a20      	ldr	r2, [pc, #128]	; (8004cb4 <TIM_OC3_SetConfig+0xe4>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d10d      	bne.n	8004c52 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004c36:	697b      	ldr	r3, [r7, #20]
 8004c38:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004c3c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	68db      	ldr	r3, [r3, #12]
 8004c42:	021b      	lsls	r3, r3, #8
 8004c44:	697a      	ldr	r2, [r7, #20]
 8004c46:	4313      	orrs	r3, r2
 8004c48:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004c4a:	697b      	ldr	r3, [r7, #20]
 8004c4c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004c50:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	4a16      	ldr	r2, [pc, #88]	; (8004cb0 <TIM_OC3_SetConfig+0xe0>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d003      	beq.n	8004c62 <TIM_OC3_SetConfig+0x92>
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	4a15      	ldr	r2, [pc, #84]	; (8004cb4 <TIM_OC3_SetConfig+0xe4>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d113      	bne.n	8004c8a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004c62:	693b      	ldr	r3, [r7, #16]
 8004c64:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004c68:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004c6a:	693b      	ldr	r3, [r7, #16]
 8004c6c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004c70:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	695b      	ldr	r3, [r3, #20]
 8004c76:	011b      	lsls	r3, r3, #4
 8004c78:	693a      	ldr	r2, [r7, #16]
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	699b      	ldr	r3, [r3, #24]
 8004c82:	011b      	lsls	r3, r3, #4
 8004c84:	693a      	ldr	r2, [r7, #16]
 8004c86:	4313      	orrs	r3, r2
 8004c88:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	693a      	ldr	r2, [r7, #16]
 8004c8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	68fa      	ldr	r2, [r7, #12]
 8004c94:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	685a      	ldr	r2, [r3, #4]
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	697a      	ldr	r2, [r7, #20]
 8004ca2:	621a      	str	r2, [r3, #32]
}
 8004ca4:	bf00      	nop
 8004ca6:	371c      	adds	r7, #28
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cae:	4770      	bx	lr
 8004cb0:	40010000 	.word	0x40010000
 8004cb4:	40010400 	.word	0x40010400

08004cb8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	b087      	sub	sp, #28
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
 8004cc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6a1b      	ldr	r3, [r3, #32]
 8004cc6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6a1b      	ldr	r3, [r3, #32]
 8004cd2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	685b      	ldr	r3, [r3, #4]
 8004cd8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	69db      	ldr	r3, [r3, #28]
 8004cde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004ce6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004cee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	021b      	lsls	r3, r3, #8
 8004cf6:	68fa      	ldr	r2, [r7, #12]
 8004cf8:	4313      	orrs	r3, r2
 8004cfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004cfc:	693b      	ldr	r3, [r7, #16]
 8004cfe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004d02:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	689b      	ldr	r3, [r3, #8]
 8004d08:	031b      	lsls	r3, r3, #12
 8004d0a:	693a      	ldr	r2, [r7, #16]
 8004d0c:	4313      	orrs	r3, r2
 8004d0e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	4a12      	ldr	r2, [pc, #72]	; (8004d5c <TIM_OC4_SetConfig+0xa4>)
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d003      	beq.n	8004d20 <TIM_OC4_SetConfig+0x68>
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	4a11      	ldr	r2, [pc, #68]	; (8004d60 <TIM_OC4_SetConfig+0xa8>)
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	d109      	bne.n	8004d34 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004d20:	697b      	ldr	r3, [r7, #20]
 8004d22:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004d26:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	695b      	ldr	r3, [r3, #20]
 8004d2c:	019b      	lsls	r3, r3, #6
 8004d2e:	697a      	ldr	r2, [r7, #20]
 8004d30:	4313      	orrs	r3, r2
 8004d32:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	697a      	ldr	r2, [r7, #20]
 8004d38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	68fa      	ldr	r2, [r7, #12]
 8004d3e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	685a      	ldr	r2, [r3, #4]
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	693a      	ldr	r2, [r7, #16]
 8004d4c:	621a      	str	r2, [r3, #32]
}
 8004d4e:	bf00      	nop
 8004d50:	371c      	adds	r7, #28
 8004d52:	46bd      	mov	sp, r7
 8004d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d58:	4770      	bx	lr
 8004d5a:	bf00      	nop
 8004d5c:	40010000 	.word	0x40010000
 8004d60:	40010400 	.word	0x40010400

08004d64 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d64:	b480      	push	{r7}
 8004d66:	b087      	sub	sp, #28
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	60f8      	str	r0, [r7, #12]
 8004d6c:	60b9      	str	r1, [r7, #8]
 8004d6e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	6a1b      	ldr	r3, [r3, #32]
 8004d74:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	6a1b      	ldr	r3, [r3, #32]
 8004d7a:	f023 0201 	bic.w	r2, r3, #1
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	699b      	ldr	r3, [r3, #24]
 8004d86:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d88:	693b      	ldr	r3, [r7, #16]
 8004d8a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004d8e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	011b      	lsls	r3, r3, #4
 8004d94:	693a      	ldr	r2, [r7, #16]
 8004d96:	4313      	orrs	r3, r2
 8004d98:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d9a:	697b      	ldr	r3, [r7, #20]
 8004d9c:	f023 030a 	bic.w	r3, r3, #10
 8004da0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004da2:	697a      	ldr	r2, [r7, #20]
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	4313      	orrs	r3, r2
 8004da8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	693a      	ldr	r2, [r7, #16]
 8004dae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	697a      	ldr	r2, [r7, #20]
 8004db4:	621a      	str	r2, [r3, #32]
}
 8004db6:	bf00      	nop
 8004db8:	371c      	adds	r7, #28
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc0:	4770      	bx	lr

08004dc2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004dc2:	b480      	push	{r7}
 8004dc4:	b087      	sub	sp, #28
 8004dc6:	af00      	add	r7, sp, #0
 8004dc8:	60f8      	str	r0, [r7, #12]
 8004dca:	60b9      	str	r1, [r7, #8]
 8004dcc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	6a1b      	ldr	r3, [r3, #32]
 8004dd2:	f023 0210 	bic.w	r2, r3, #16
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	699b      	ldr	r3, [r3, #24]
 8004dde:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	6a1b      	ldr	r3, [r3, #32]
 8004de4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004de6:	697b      	ldr	r3, [r7, #20]
 8004de8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004dec:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	031b      	lsls	r3, r3, #12
 8004df2:	697a      	ldr	r2, [r7, #20]
 8004df4:	4313      	orrs	r3, r2
 8004df6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004df8:	693b      	ldr	r3, [r7, #16]
 8004dfa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004dfe:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004e00:	68bb      	ldr	r3, [r7, #8]
 8004e02:	011b      	lsls	r3, r3, #4
 8004e04:	693a      	ldr	r2, [r7, #16]
 8004e06:	4313      	orrs	r3, r2
 8004e08:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	697a      	ldr	r2, [r7, #20]
 8004e0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	693a      	ldr	r2, [r7, #16]
 8004e14:	621a      	str	r2, [r3, #32]
}
 8004e16:	bf00      	nop
 8004e18:	371c      	adds	r7, #28
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e20:	4770      	bx	lr

08004e22 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004e22:	b480      	push	{r7}
 8004e24:	b085      	sub	sp, #20
 8004e26:	af00      	add	r7, sp, #0
 8004e28:	6078      	str	r0, [r7, #4]
 8004e2a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	689b      	ldr	r3, [r3, #8]
 8004e30:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e38:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004e3a:	683a      	ldr	r2, [r7, #0]
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	4313      	orrs	r3, r2
 8004e40:	f043 0307 	orr.w	r3, r3, #7
 8004e44:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	68fa      	ldr	r2, [r7, #12]
 8004e4a:	609a      	str	r2, [r3, #8]
}
 8004e4c:	bf00      	nop
 8004e4e:	3714      	adds	r7, #20
 8004e50:	46bd      	mov	sp, r7
 8004e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e56:	4770      	bx	lr

08004e58 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004e58:	b480      	push	{r7}
 8004e5a:	b087      	sub	sp, #28
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	60f8      	str	r0, [r7, #12]
 8004e60:	60b9      	str	r1, [r7, #8]
 8004e62:	607a      	str	r2, [r7, #4]
 8004e64:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	689b      	ldr	r3, [r3, #8]
 8004e6a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e6c:	697b      	ldr	r3, [r7, #20]
 8004e6e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004e72:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	021a      	lsls	r2, r3, #8
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	431a      	orrs	r2, r3
 8004e7c:	68bb      	ldr	r3, [r7, #8]
 8004e7e:	4313      	orrs	r3, r2
 8004e80:	697a      	ldr	r2, [r7, #20]
 8004e82:	4313      	orrs	r3, r2
 8004e84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	697a      	ldr	r2, [r7, #20]
 8004e8a:	609a      	str	r2, [r3, #8]
}
 8004e8c:	bf00      	nop
 8004e8e:	371c      	adds	r7, #28
 8004e90:	46bd      	mov	sp, r7
 8004e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e96:	4770      	bx	lr

08004e98 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004e98:	b480      	push	{r7}
 8004e9a:	b087      	sub	sp, #28
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	60f8      	str	r0, [r7, #12]
 8004ea0:	60b9      	str	r1, [r7, #8]
 8004ea2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004ea4:	68bb      	ldr	r3, [r7, #8]
 8004ea6:	f003 031f 	and.w	r3, r3, #31
 8004eaa:	2201      	movs	r2, #1
 8004eac:	fa02 f303 	lsl.w	r3, r2, r3
 8004eb0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	6a1a      	ldr	r2, [r3, #32]
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	43db      	mvns	r3, r3
 8004eba:	401a      	ands	r2, r3
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	6a1a      	ldr	r2, [r3, #32]
 8004ec4:	68bb      	ldr	r3, [r7, #8]
 8004ec6:	f003 031f 	and.w	r3, r3, #31
 8004eca:	6879      	ldr	r1, [r7, #4]
 8004ecc:	fa01 f303 	lsl.w	r3, r1, r3
 8004ed0:	431a      	orrs	r2, r3
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	621a      	str	r2, [r3, #32]
}
 8004ed6:	bf00      	nop
 8004ed8:	371c      	adds	r7, #28
 8004eda:	46bd      	mov	sp, r7
 8004edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee0:	4770      	bx	lr
	...

08004ee4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	b085      	sub	sp, #20
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
 8004eec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ef4:	2b01      	cmp	r3, #1
 8004ef6:	d101      	bne.n	8004efc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ef8:	2302      	movs	r3, #2
 8004efa:	e05a      	b.n	8004fb2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2201      	movs	r2, #1
 8004f00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2202      	movs	r2, #2
 8004f08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	685b      	ldr	r3, [r3, #4]
 8004f12:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	689b      	ldr	r3, [r3, #8]
 8004f1a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f22:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	68fa      	ldr	r2, [r7, #12]
 8004f2a:	4313      	orrs	r3, r2
 8004f2c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	68fa      	ldr	r2, [r7, #12]
 8004f34:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	4a21      	ldr	r2, [pc, #132]	; (8004fc0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004f3c:	4293      	cmp	r3, r2
 8004f3e:	d022      	beq.n	8004f86 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f48:	d01d      	beq.n	8004f86 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	4a1d      	ldr	r2, [pc, #116]	; (8004fc4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004f50:	4293      	cmp	r3, r2
 8004f52:	d018      	beq.n	8004f86 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	4a1b      	ldr	r2, [pc, #108]	; (8004fc8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d013      	beq.n	8004f86 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	4a1a      	ldr	r2, [pc, #104]	; (8004fcc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d00e      	beq.n	8004f86 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	4a18      	ldr	r2, [pc, #96]	; (8004fd0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004f6e:	4293      	cmp	r3, r2
 8004f70:	d009      	beq.n	8004f86 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	4a17      	ldr	r2, [pc, #92]	; (8004fd4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d004      	beq.n	8004f86 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4a15      	ldr	r2, [pc, #84]	; (8004fd8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d10c      	bne.n	8004fa0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004f86:	68bb      	ldr	r3, [r7, #8]
 8004f88:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004f8c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	68ba      	ldr	r2, [r7, #8]
 8004f94:	4313      	orrs	r3, r2
 8004f96:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	68ba      	ldr	r2, [r7, #8]
 8004f9e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2201      	movs	r2, #1
 8004fa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2200      	movs	r2, #0
 8004fac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004fb0:	2300      	movs	r3, #0
}
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	3714      	adds	r7, #20
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbc:	4770      	bx	lr
 8004fbe:	bf00      	nop
 8004fc0:	40010000 	.word	0x40010000
 8004fc4:	40000400 	.word	0x40000400
 8004fc8:	40000800 	.word	0x40000800
 8004fcc:	40000c00 	.word	0x40000c00
 8004fd0:	40010400 	.word	0x40010400
 8004fd4:	40014000 	.word	0x40014000
 8004fd8:	40001800 	.word	0x40001800

08004fdc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004fdc:	b480      	push	{r7}
 8004fde:	b085      	sub	sp, #20
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
 8004fe4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004fe6:	2300      	movs	r3, #0
 8004fe8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ff0:	2b01      	cmp	r3, #1
 8004ff2:	d101      	bne.n	8004ff8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004ff4:	2302      	movs	r3, #2
 8004ff6:	e03d      	b.n	8005074 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	68db      	ldr	r3, [r3, #12]
 800500a:	4313      	orrs	r3, r2
 800500c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	689b      	ldr	r3, [r3, #8]
 8005018:	4313      	orrs	r3, r2
 800501a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	685b      	ldr	r3, [r3, #4]
 8005026:	4313      	orrs	r3, r2
 8005028:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	4313      	orrs	r3, r2
 8005036:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	691b      	ldr	r3, [r3, #16]
 8005042:	4313      	orrs	r3, r2
 8005044:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	695b      	ldr	r3, [r3, #20]
 8005050:	4313      	orrs	r3, r2
 8005052:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	69db      	ldr	r3, [r3, #28]
 800505e:	4313      	orrs	r3, r2
 8005060:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	68fa      	ldr	r2, [r7, #12]
 8005068:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2200      	movs	r2, #0
 800506e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005072:	2300      	movs	r3, #0
}
 8005074:	4618      	mov	r0, r3
 8005076:	3714      	adds	r7, #20
 8005078:	46bd      	mov	sp, r7
 800507a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507e:	4770      	bx	lr

08005080 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005080:	b580      	push	{r7, lr}
 8005082:	b082      	sub	sp, #8
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d101      	bne.n	8005092 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800508e:	2301      	movs	r3, #1
 8005090:	e03f      	b.n	8005112 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005098:	b2db      	uxtb	r3, r3
 800509a:	2b00      	cmp	r3, #0
 800509c:	d106      	bne.n	80050ac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	2200      	movs	r2, #0
 80050a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80050a6:	6878      	ldr	r0, [r7, #4]
 80050a8:	f7fc ff24 	bl	8001ef4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2224      	movs	r2, #36	; 0x24
 80050b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	68da      	ldr	r2, [r3, #12]
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80050c2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80050c4:	6878      	ldr	r0, [r7, #4]
 80050c6:	f000 fddf 	bl	8005c88 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	691a      	ldr	r2, [r3, #16]
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80050d8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	695a      	ldr	r2, [r3, #20]
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80050e8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	68da      	ldr	r2, [r3, #12]
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80050f8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2200      	movs	r2, #0
 80050fe:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2220      	movs	r2, #32
 8005104:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2220      	movs	r2, #32
 800510c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005110:	2300      	movs	r3, #0
}
 8005112:	4618      	mov	r0, r3
 8005114:	3708      	adds	r7, #8
 8005116:	46bd      	mov	sp, r7
 8005118:	bd80      	pop	{r7, pc}

0800511a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800511a:	b580      	push	{r7, lr}
 800511c:	b08a      	sub	sp, #40	; 0x28
 800511e:	af02      	add	r7, sp, #8
 8005120:	60f8      	str	r0, [r7, #12]
 8005122:	60b9      	str	r1, [r7, #8]
 8005124:	603b      	str	r3, [r7, #0]
 8005126:	4613      	mov	r3, r2
 8005128:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800512a:	2300      	movs	r3, #0
 800512c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005134:	b2db      	uxtb	r3, r3
 8005136:	2b20      	cmp	r3, #32
 8005138:	d17c      	bne.n	8005234 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800513a:	68bb      	ldr	r3, [r7, #8]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d002      	beq.n	8005146 <HAL_UART_Transmit+0x2c>
 8005140:	88fb      	ldrh	r3, [r7, #6]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d101      	bne.n	800514a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005146:	2301      	movs	r3, #1
 8005148:	e075      	b.n	8005236 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005150:	2b01      	cmp	r3, #1
 8005152:	d101      	bne.n	8005158 <HAL_UART_Transmit+0x3e>
 8005154:	2302      	movs	r3, #2
 8005156:	e06e      	b.n	8005236 <HAL_UART_Transmit+0x11c>
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	2201      	movs	r2, #1
 800515c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	2200      	movs	r2, #0
 8005164:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	2221      	movs	r2, #33	; 0x21
 800516a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800516e:	f7fd f8b1 	bl	80022d4 <HAL_GetTick>
 8005172:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	88fa      	ldrh	r2, [r7, #6]
 8005178:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	88fa      	ldrh	r2, [r7, #6]
 800517e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	689b      	ldr	r3, [r3, #8]
 8005184:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005188:	d108      	bne.n	800519c <HAL_UART_Transmit+0x82>
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	691b      	ldr	r3, [r3, #16]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d104      	bne.n	800519c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005192:	2300      	movs	r3, #0
 8005194:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005196:	68bb      	ldr	r3, [r7, #8]
 8005198:	61bb      	str	r3, [r7, #24]
 800519a:	e003      	b.n	80051a4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800519c:	68bb      	ldr	r3, [r7, #8]
 800519e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80051a0:	2300      	movs	r3, #0
 80051a2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	2200      	movs	r2, #0
 80051a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80051ac:	e02a      	b.n	8005204 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	9300      	str	r3, [sp, #0]
 80051b2:	697b      	ldr	r3, [r7, #20]
 80051b4:	2200      	movs	r2, #0
 80051b6:	2180      	movs	r1, #128	; 0x80
 80051b8:	68f8      	ldr	r0, [r7, #12]
 80051ba:	f000 fb1f 	bl	80057fc <UART_WaitOnFlagUntilTimeout>
 80051be:	4603      	mov	r3, r0
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d001      	beq.n	80051c8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80051c4:	2303      	movs	r3, #3
 80051c6:	e036      	b.n	8005236 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80051c8:	69fb      	ldr	r3, [r7, #28]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d10b      	bne.n	80051e6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80051ce:	69bb      	ldr	r3, [r7, #24]
 80051d0:	881b      	ldrh	r3, [r3, #0]
 80051d2:	461a      	mov	r2, r3
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80051dc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80051de:	69bb      	ldr	r3, [r7, #24]
 80051e0:	3302      	adds	r3, #2
 80051e2:	61bb      	str	r3, [r7, #24]
 80051e4:	e007      	b.n	80051f6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80051e6:	69fb      	ldr	r3, [r7, #28]
 80051e8:	781a      	ldrb	r2, [r3, #0]
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80051f0:	69fb      	ldr	r3, [r7, #28]
 80051f2:	3301      	adds	r3, #1
 80051f4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80051fa:	b29b      	uxth	r3, r3
 80051fc:	3b01      	subs	r3, #1
 80051fe:	b29a      	uxth	r2, r3
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005208:	b29b      	uxth	r3, r3
 800520a:	2b00      	cmp	r3, #0
 800520c:	d1cf      	bne.n	80051ae <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	9300      	str	r3, [sp, #0]
 8005212:	697b      	ldr	r3, [r7, #20]
 8005214:	2200      	movs	r2, #0
 8005216:	2140      	movs	r1, #64	; 0x40
 8005218:	68f8      	ldr	r0, [r7, #12]
 800521a:	f000 faef 	bl	80057fc <UART_WaitOnFlagUntilTimeout>
 800521e:	4603      	mov	r3, r0
 8005220:	2b00      	cmp	r3, #0
 8005222:	d001      	beq.n	8005228 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005224:	2303      	movs	r3, #3
 8005226:	e006      	b.n	8005236 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	2220      	movs	r2, #32
 800522c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005230:	2300      	movs	r3, #0
 8005232:	e000      	b.n	8005236 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005234:	2302      	movs	r3, #2
  }
}
 8005236:	4618      	mov	r0, r3
 8005238:	3720      	adds	r7, #32
 800523a:	46bd      	mov	sp, r7
 800523c:	bd80      	pop	{r7, pc}

0800523e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800523e:	b580      	push	{r7, lr}
 8005240:	b084      	sub	sp, #16
 8005242:	af00      	add	r7, sp, #0
 8005244:	60f8      	str	r0, [r7, #12]
 8005246:	60b9      	str	r1, [r7, #8]
 8005248:	4613      	mov	r3, r2
 800524a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005252:	b2db      	uxtb	r3, r3
 8005254:	2b20      	cmp	r3, #32
 8005256:	d11d      	bne.n	8005294 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005258:	68bb      	ldr	r3, [r7, #8]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d002      	beq.n	8005264 <HAL_UART_Receive_IT+0x26>
 800525e:	88fb      	ldrh	r3, [r7, #6]
 8005260:	2b00      	cmp	r3, #0
 8005262:	d101      	bne.n	8005268 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005264:	2301      	movs	r3, #1
 8005266:	e016      	b.n	8005296 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800526e:	2b01      	cmp	r3, #1
 8005270:	d101      	bne.n	8005276 <HAL_UART_Receive_IT+0x38>
 8005272:	2302      	movs	r3, #2
 8005274:	e00f      	b.n	8005296 <HAL_UART_Receive_IT+0x58>
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	2201      	movs	r2, #1
 800527a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	2200      	movs	r2, #0
 8005282:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005284:	88fb      	ldrh	r3, [r7, #6]
 8005286:	461a      	mov	r2, r3
 8005288:	68b9      	ldr	r1, [r7, #8]
 800528a:	68f8      	ldr	r0, [r7, #12]
 800528c:	f000 fb24 	bl	80058d8 <UART_Start_Receive_IT>
 8005290:	4603      	mov	r3, r0
 8005292:	e000      	b.n	8005296 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005294:	2302      	movs	r3, #2
  }
}
 8005296:	4618      	mov	r0, r3
 8005298:	3710      	adds	r7, #16
 800529a:	46bd      	mov	sp, r7
 800529c:	bd80      	pop	{r7, pc}
	...

080052a0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b0ba      	sub	sp, #232	; 0xe8
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	68db      	ldr	r3, [r3, #12]
 80052b8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	695b      	ldr	r3, [r3, #20]
 80052c2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80052c6:	2300      	movs	r3, #0
 80052c8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80052cc:	2300      	movs	r3, #0
 80052ce:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80052d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052d6:	f003 030f 	and.w	r3, r3, #15
 80052da:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80052de:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d10f      	bne.n	8005306 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80052e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052ea:	f003 0320 	and.w	r3, r3, #32
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d009      	beq.n	8005306 <HAL_UART_IRQHandler+0x66>
 80052f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80052f6:	f003 0320 	and.w	r3, r3, #32
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d003      	beq.n	8005306 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80052fe:	6878      	ldr	r0, [r7, #4]
 8005300:	f000 fc07 	bl	8005b12 <UART_Receive_IT>
      return;
 8005304:	e256      	b.n	80057b4 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005306:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800530a:	2b00      	cmp	r3, #0
 800530c:	f000 80de 	beq.w	80054cc <HAL_UART_IRQHandler+0x22c>
 8005310:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005314:	f003 0301 	and.w	r3, r3, #1
 8005318:	2b00      	cmp	r3, #0
 800531a:	d106      	bne.n	800532a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800531c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005320:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005324:	2b00      	cmp	r3, #0
 8005326:	f000 80d1 	beq.w	80054cc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800532a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800532e:	f003 0301 	and.w	r3, r3, #1
 8005332:	2b00      	cmp	r3, #0
 8005334:	d00b      	beq.n	800534e <HAL_UART_IRQHandler+0xae>
 8005336:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800533a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800533e:	2b00      	cmp	r3, #0
 8005340:	d005      	beq.n	800534e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005346:	f043 0201 	orr.w	r2, r3, #1
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800534e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005352:	f003 0304 	and.w	r3, r3, #4
 8005356:	2b00      	cmp	r3, #0
 8005358:	d00b      	beq.n	8005372 <HAL_UART_IRQHandler+0xd2>
 800535a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800535e:	f003 0301 	and.w	r3, r3, #1
 8005362:	2b00      	cmp	r3, #0
 8005364:	d005      	beq.n	8005372 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800536a:	f043 0202 	orr.w	r2, r3, #2
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005372:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005376:	f003 0302 	and.w	r3, r3, #2
 800537a:	2b00      	cmp	r3, #0
 800537c:	d00b      	beq.n	8005396 <HAL_UART_IRQHandler+0xf6>
 800537e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005382:	f003 0301 	and.w	r3, r3, #1
 8005386:	2b00      	cmp	r3, #0
 8005388:	d005      	beq.n	8005396 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800538e:	f043 0204 	orr.w	r2, r3, #4
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005396:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800539a:	f003 0308 	and.w	r3, r3, #8
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d011      	beq.n	80053c6 <HAL_UART_IRQHandler+0x126>
 80053a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80053a6:	f003 0320 	and.w	r3, r3, #32
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d105      	bne.n	80053ba <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80053ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80053b2:	f003 0301 	and.w	r3, r3, #1
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d005      	beq.n	80053c6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053be:	f043 0208 	orr.w	r2, r3, #8
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	f000 81ed 	beq.w	80057aa <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80053d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80053d4:	f003 0320 	and.w	r3, r3, #32
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d008      	beq.n	80053ee <HAL_UART_IRQHandler+0x14e>
 80053dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80053e0:	f003 0320 	and.w	r3, r3, #32
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d002      	beq.n	80053ee <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80053e8:	6878      	ldr	r0, [r7, #4]
 80053ea:	f000 fb92 	bl	8005b12 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	695b      	ldr	r3, [r3, #20]
 80053f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053f8:	2b40      	cmp	r3, #64	; 0x40
 80053fa:	bf0c      	ite	eq
 80053fc:	2301      	moveq	r3, #1
 80053fe:	2300      	movne	r3, #0
 8005400:	b2db      	uxtb	r3, r3
 8005402:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800540a:	f003 0308 	and.w	r3, r3, #8
 800540e:	2b00      	cmp	r3, #0
 8005410:	d103      	bne.n	800541a <HAL_UART_IRQHandler+0x17a>
 8005412:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005416:	2b00      	cmp	r3, #0
 8005418:	d04f      	beq.n	80054ba <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800541a:	6878      	ldr	r0, [r7, #4]
 800541c:	f000 fa9a 	bl	8005954 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	695b      	ldr	r3, [r3, #20]
 8005426:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800542a:	2b40      	cmp	r3, #64	; 0x40
 800542c:	d141      	bne.n	80054b2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	3314      	adds	r3, #20
 8005434:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005438:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800543c:	e853 3f00 	ldrex	r3, [r3]
 8005440:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005444:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005448:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800544c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	3314      	adds	r3, #20
 8005456:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800545a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800545e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005462:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005466:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800546a:	e841 2300 	strex	r3, r2, [r1]
 800546e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005472:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005476:	2b00      	cmp	r3, #0
 8005478:	d1d9      	bne.n	800542e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800547e:	2b00      	cmp	r3, #0
 8005480:	d013      	beq.n	80054aa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005486:	4a7d      	ldr	r2, [pc, #500]	; (800567c <HAL_UART_IRQHandler+0x3dc>)
 8005488:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800548e:	4618      	mov	r0, r3
 8005490:	f7fd fdcc 	bl	800302c <HAL_DMA_Abort_IT>
 8005494:	4603      	mov	r3, r0
 8005496:	2b00      	cmp	r3, #0
 8005498:	d016      	beq.n	80054c8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800549e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80054a0:	687a      	ldr	r2, [r7, #4]
 80054a2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80054a4:	4610      	mov	r0, r2
 80054a6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054a8:	e00e      	b.n	80054c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80054aa:	6878      	ldr	r0, [r7, #4]
 80054ac:	f000 f990 	bl	80057d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054b0:	e00a      	b.n	80054c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80054b2:	6878      	ldr	r0, [r7, #4]
 80054b4:	f000 f98c 	bl	80057d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054b8:	e006      	b.n	80054c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80054ba:	6878      	ldr	r0, [r7, #4]
 80054bc:	f000 f988 	bl	80057d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2200      	movs	r2, #0
 80054c4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80054c6:	e170      	b.n	80057aa <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054c8:	bf00      	nop
    return;
 80054ca:	e16e      	b.n	80057aa <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054d0:	2b01      	cmp	r3, #1
 80054d2:	f040 814a 	bne.w	800576a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80054d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80054da:	f003 0310 	and.w	r3, r3, #16
 80054de:	2b00      	cmp	r3, #0
 80054e0:	f000 8143 	beq.w	800576a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80054e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80054e8:	f003 0310 	and.w	r3, r3, #16
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	f000 813c 	beq.w	800576a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80054f2:	2300      	movs	r3, #0
 80054f4:	60bb      	str	r3, [r7, #8]
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	60bb      	str	r3, [r7, #8]
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	685b      	ldr	r3, [r3, #4]
 8005504:	60bb      	str	r3, [r7, #8]
 8005506:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	695b      	ldr	r3, [r3, #20]
 800550e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005512:	2b40      	cmp	r3, #64	; 0x40
 8005514:	f040 80b4 	bne.w	8005680 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	685b      	ldr	r3, [r3, #4]
 8005520:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005524:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005528:	2b00      	cmp	r3, #0
 800552a:	f000 8140 	beq.w	80057ae <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005532:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005536:	429a      	cmp	r2, r3
 8005538:	f080 8139 	bcs.w	80057ae <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005542:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005548:	69db      	ldr	r3, [r3, #28]
 800554a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800554e:	f000 8088 	beq.w	8005662 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	330c      	adds	r3, #12
 8005558:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800555c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005560:	e853 3f00 	ldrex	r3, [r3]
 8005564:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005568:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800556c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005570:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	330c      	adds	r3, #12
 800557a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800557e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005582:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005586:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800558a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800558e:	e841 2300 	strex	r3, r2, [r1]
 8005592:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005596:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800559a:	2b00      	cmp	r3, #0
 800559c:	d1d9      	bne.n	8005552 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	3314      	adds	r3, #20
 80055a4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055a6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80055a8:	e853 3f00 	ldrex	r3, [r3]
 80055ac:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80055ae:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80055b0:	f023 0301 	bic.w	r3, r3, #1
 80055b4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	3314      	adds	r3, #20
 80055be:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80055c2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80055c6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055c8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80055ca:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80055ce:	e841 2300 	strex	r3, r2, [r1]
 80055d2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80055d4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d1e1      	bne.n	800559e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	3314      	adds	r3, #20
 80055e0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055e2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80055e4:	e853 3f00 	ldrex	r3, [r3]
 80055e8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80055ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80055ec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80055f0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	3314      	adds	r3, #20
 80055fa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80055fe:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005600:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005602:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005604:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005606:	e841 2300 	strex	r3, r2, [r1]
 800560a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800560c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800560e:	2b00      	cmp	r3, #0
 8005610:	d1e3      	bne.n	80055da <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2220      	movs	r2, #32
 8005616:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2200      	movs	r2, #0
 800561e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	330c      	adds	r3, #12
 8005626:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005628:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800562a:	e853 3f00 	ldrex	r3, [r3]
 800562e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005630:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005632:	f023 0310 	bic.w	r3, r3, #16
 8005636:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	330c      	adds	r3, #12
 8005640:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005644:	65ba      	str	r2, [r7, #88]	; 0x58
 8005646:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005648:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800564a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800564c:	e841 2300 	strex	r3, r2, [r1]
 8005650:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005652:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005654:	2b00      	cmp	r3, #0
 8005656:	d1e3      	bne.n	8005620 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800565c:	4618      	mov	r0, r3
 800565e:	f7fd fc75 	bl	8002f4c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800566a:	b29b      	uxth	r3, r3
 800566c:	1ad3      	subs	r3, r2, r3
 800566e:	b29b      	uxth	r3, r3
 8005670:	4619      	mov	r1, r3
 8005672:	6878      	ldr	r0, [r7, #4]
 8005674:	f000 f8b6 	bl	80057e4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005678:	e099      	b.n	80057ae <HAL_UART_IRQHandler+0x50e>
 800567a:	bf00      	nop
 800567c:	08005a1b 	.word	0x08005a1b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005688:	b29b      	uxth	r3, r3
 800568a:	1ad3      	subs	r3, r2, r3
 800568c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005694:	b29b      	uxth	r3, r3
 8005696:	2b00      	cmp	r3, #0
 8005698:	f000 808b 	beq.w	80057b2 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800569c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	f000 8086 	beq.w	80057b2 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	330c      	adds	r3, #12
 80056ac:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056b0:	e853 3f00 	ldrex	r3, [r3]
 80056b4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80056b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80056b8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80056bc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	330c      	adds	r3, #12
 80056c6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80056ca:	647a      	str	r2, [r7, #68]	; 0x44
 80056cc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056ce:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80056d0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80056d2:	e841 2300 	strex	r3, r2, [r1]
 80056d6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80056d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d1e3      	bne.n	80056a6 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	3314      	adds	r3, #20
 80056e4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056e8:	e853 3f00 	ldrex	r3, [r3]
 80056ec:	623b      	str	r3, [r7, #32]
   return(result);
 80056ee:	6a3b      	ldr	r3, [r7, #32]
 80056f0:	f023 0301 	bic.w	r3, r3, #1
 80056f4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	3314      	adds	r3, #20
 80056fe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005702:	633a      	str	r2, [r7, #48]	; 0x30
 8005704:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005706:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005708:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800570a:	e841 2300 	strex	r3, r2, [r1]
 800570e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005710:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005712:	2b00      	cmp	r3, #0
 8005714:	d1e3      	bne.n	80056de <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2220      	movs	r2, #32
 800571a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2200      	movs	r2, #0
 8005722:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	330c      	adds	r3, #12
 800572a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800572c:	693b      	ldr	r3, [r7, #16]
 800572e:	e853 3f00 	ldrex	r3, [r3]
 8005732:	60fb      	str	r3, [r7, #12]
   return(result);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	f023 0310 	bic.w	r3, r3, #16
 800573a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	330c      	adds	r3, #12
 8005744:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005748:	61fa      	str	r2, [r7, #28]
 800574a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800574c:	69b9      	ldr	r1, [r7, #24]
 800574e:	69fa      	ldr	r2, [r7, #28]
 8005750:	e841 2300 	strex	r3, r2, [r1]
 8005754:	617b      	str	r3, [r7, #20]
   return(result);
 8005756:	697b      	ldr	r3, [r7, #20]
 8005758:	2b00      	cmp	r3, #0
 800575a:	d1e3      	bne.n	8005724 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800575c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005760:	4619      	mov	r1, r3
 8005762:	6878      	ldr	r0, [r7, #4]
 8005764:	f000 f83e 	bl	80057e4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005768:	e023      	b.n	80057b2 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800576a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800576e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005772:	2b00      	cmp	r3, #0
 8005774:	d009      	beq.n	800578a <HAL_UART_IRQHandler+0x4ea>
 8005776:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800577a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800577e:	2b00      	cmp	r3, #0
 8005780:	d003      	beq.n	800578a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005782:	6878      	ldr	r0, [r7, #4]
 8005784:	f000 f95d 	bl	8005a42 <UART_Transmit_IT>
    return;
 8005788:	e014      	b.n	80057b4 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800578a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800578e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005792:	2b00      	cmp	r3, #0
 8005794:	d00e      	beq.n	80057b4 <HAL_UART_IRQHandler+0x514>
 8005796:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800579a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d008      	beq.n	80057b4 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80057a2:	6878      	ldr	r0, [r7, #4]
 80057a4:	f000 f99d 	bl	8005ae2 <UART_EndTransmit_IT>
    return;
 80057a8:	e004      	b.n	80057b4 <HAL_UART_IRQHandler+0x514>
    return;
 80057aa:	bf00      	nop
 80057ac:	e002      	b.n	80057b4 <HAL_UART_IRQHandler+0x514>
      return;
 80057ae:	bf00      	nop
 80057b0:	e000      	b.n	80057b4 <HAL_UART_IRQHandler+0x514>
      return;
 80057b2:	bf00      	nop
  }
}
 80057b4:	37e8      	adds	r7, #232	; 0xe8
 80057b6:	46bd      	mov	sp, r7
 80057b8:	bd80      	pop	{r7, pc}
 80057ba:	bf00      	nop

080057bc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80057bc:	b480      	push	{r7}
 80057be:	b083      	sub	sp, #12
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80057c4:	bf00      	nop
 80057c6:	370c      	adds	r7, #12
 80057c8:	46bd      	mov	sp, r7
 80057ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ce:	4770      	bx	lr

080057d0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80057d0:	b480      	push	{r7}
 80057d2:	b083      	sub	sp, #12
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80057d8:	bf00      	nop
 80057da:	370c      	adds	r7, #12
 80057dc:	46bd      	mov	sp, r7
 80057de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e2:	4770      	bx	lr

080057e4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80057e4:	b480      	push	{r7}
 80057e6:	b083      	sub	sp, #12
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
 80057ec:	460b      	mov	r3, r1
 80057ee:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80057f0:	bf00      	nop
 80057f2:	370c      	adds	r7, #12
 80057f4:	46bd      	mov	sp, r7
 80057f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fa:	4770      	bx	lr

080057fc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b090      	sub	sp, #64	; 0x40
 8005800:	af00      	add	r7, sp, #0
 8005802:	60f8      	str	r0, [r7, #12]
 8005804:	60b9      	str	r1, [r7, #8]
 8005806:	603b      	str	r3, [r7, #0]
 8005808:	4613      	mov	r3, r2
 800580a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800580c:	e050      	b.n	80058b0 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800580e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005810:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005814:	d04c      	beq.n	80058b0 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005816:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005818:	2b00      	cmp	r3, #0
 800581a:	d007      	beq.n	800582c <UART_WaitOnFlagUntilTimeout+0x30>
 800581c:	f7fc fd5a 	bl	80022d4 <HAL_GetTick>
 8005820:	4602      	mov	r2, r0
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	1ad3      	subs	r3, r2, r3
 8005826:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005828:	429a      	cmp	r2, r3
 800582a:	d241      	bcs.n	80058b0 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	330c      	adds	r3, #12
 8005832:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005834:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005836:	e853 3f00 	ldrex	r3, [r3]
 800583a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800583c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800583e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005842:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	330c      	adds	r3, #12
 800584a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800584c:	637a      	str	r2, [r7, #52]	; 0x34
 800584e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005850:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005852:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005854:	e841 2300 	strex	r3, r2, [r1]
 8005858:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800585a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800585c:	2b00      	cmp	r3, #0
 800585e:	d1e5      	bne.n	800582c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	3314      	adds	r3, #20
 8005866:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005868:	697b      	ldr	r3, [r7, #20]
 800586a:	e853 3f00 	ldrex	r3, [r3]
 800586e:	613b      	str	r3, [r7, #16]
   return(result);
 8005870:	693b      	ldr	r3, [r7, #16]
 8005872:	f023 0301 	bic.w	r3, r3, #1
 8005876:	63bb      	str	r3, [r7, #56]	; 0x38
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	3314      	adds	r3, #20
 800587e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005880:	623a      	str	r2, [r7, #32]
 8005882:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005884:	69f9      	ldr	r1, [r7, #28]
 8005886:	6a3a      	ldr	r2, [r7, #32]
 8005888:	e841 2300 	strex	r3, r2, [r1]
 800588c:	61bb      	str	r3, [r7, #24]
   return(result);
 800588e:	69bb      	ldr	r3, [r7, #24]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d1e5      	bne.n	8005860 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	2220      	movs	r2, #32
 8005898:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	2220      	movs	r2, #32
 80058a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	2200      	movs	r2, #0
 80058a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80058ac:	2303      	movs	r3, #3
 80058ae:	e00f      	b.n	80058d0 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	681a      	ldr	r2, [r3, #0]
 80058b6:	68bb      	ldr	r3, [r7, #8]
 80058b8:	4013      	ands	r3, r2
 80058ba:	68ba      	ldr	r2, [r7, #8]
 80058bc:	429a      	cmp	r2, r3
 80058be:	bf0c      	ite	eq
 80058c0:	2301      	moveq	r3, #1
 80058c2:	2300      	movne	r3, #0
 80058c4:	b2db      	uxtb	r3, r3
 80058c6:	461a      	mov	r2, r3
 80058c8:	79fb      	ldrb	r3, [r7, #7]
 80058ca:	429a      	cmp	r2, r3
 80058cc:	d09f      	beq.n	800580e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80058ce:	2300      	movs	r3, #0
}
 80058d0:	4618      	mov	r0, r3
 80058d2:	3740      	adds	r7, #64	; 0x40
 80058d4:	46bd      	mov	sp, r7
 80058d6:	bd80      	pop	{r7, pc}

080058d8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80058d8:	b480      	push	{r7}
 80058da:	b085      	sub	sp, #20
 80058dc:	af00      	add	r7, sp, #0
 80058de:	60f8      	str	r0, [r7, #12]
 80058e0:	60b9      	str	r1, [r7, #8]
 80058e2:	4613      	mov	r3, r2
 80058e4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	68ba      	ldr	r2, [r7, #8]
 80058ea:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	88fa      	ldrh	r2, [r7, #6]
 80058f0:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	88fa      	ldrh	r2, [r7, #6]
 80058f6:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	2200      	movs	r2, #0
 80058fc:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	2222      	movs	r2, #34	; 0x22
 8005902:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	2200      	movs	r2, #0
 800590a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	691b      	ldr	r3, [r3, #16]
 8005912:	2b00      	cmp	r3, #0
 8005914:	d007      	beq.n	8005926 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	68da      	ldr	r2, [r3, #12]
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005924:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	695a      	ldr	r2, [r3, #20]
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f042 0201 	orr.w	r2, r2, #1
 8005934:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	68da      	ldr	r2, [r3, #12]
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f042 0220 	orr.w	r2, r2, #32
 8005944:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005946:	2300      	movs	r3, #0
}
 8005948:	4618      	mov	r0, r3
 800594a:	3714      	adds	r7, #20
 800594c:	46bd      	mov	sp, r7
 800594e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005952:	4770      	bx	lr

08005954 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005954:	b480      	push	{r7}
 8005956:	b095      	sub	sp, #84	; 0x54
 8005958:	af00      	add	r7, sp, #0
 800595a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	330c      	adds	r3, #12
 8005962:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005964:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005966:	e853 3f00 	ldrex	r3, [r3]
 800596a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800596c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800596e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005972:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	330c      	adds	r3, #12
 800597a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800597c:	643a      	str	r2, [r7, #64]	; 0x40
 800597e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005980:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005982:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005984:	e841 2300 	strex	r3, r2, [r1]
 8005988:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800598a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800598c:	2b00      	cmp	r3, #0
 800598e:	d1e5      	bne.n	800595c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	3314      	adds	r3, #20
 8005996:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005998:	6a3b      	ldr	r3, [r7, #32]
 800599a:	e853 3f00 	ldrex	r3, [r3]
 800599e:	61fb      	str	r3, [r7, #28]
   return(result);
 80059a0:	69fb      	ldr	r3, [r7, #28]
 80059a2:	f023 0301 	bic.w	r3, r3, #1
 80059a6:	64bb      	str	r3, [r7, #72]	; 0x48
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	3314      	adds	r3, #20
 80059ae:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80059b0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80059b2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059b4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80059b6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80059b8:	e841 2300 	strex	r3, r2, [r1]
 80059bc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80059be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d1e5      	bne.n	8005990 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059c8:	2b01      	cmp	r3, #1
 80059ca:	d119      	bne.n	8005a00 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	330c      	adds	r3, #12
 80059d2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	e853 3f00 	ldrex	r3, [r3]
 80059da:	60bb      	str	r3, [r7, #8]
   return(result);
 80059dc:	68bb      	ldr	r3, [r7, #8]
 80059de:	f023 0310 	bic.w	r3, r3, #16
 80059e2:	647b      	str	r3, [r7, #68]	; 0x44
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	330c      	adds	r3, #12
 80059ea:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80059ec:	61ba      	str	r2, [r7, #24]
 80059ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059f0:	6979      	ldr	r1, [r7, #20]
 80059f2:	69ba      	ldr	r2, [r7, #24]
 80059f4:	e841 2300 	strex	r3, r2, [r1]
 80059f8:	613b      	str	r3, [r7, #16]
   return(result);
 80059fa:	693b      	ldr	r3, [r7, #16]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d1e5      	bne.n	80059cc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2220      	movs	r2, #32
 8005a04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005a0e:	bf00      	nop
 8005a10:	3754      	adds	r7, #84	; 0x54
 8005a12:	46bd      	mov	sp, r7
 8005a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a18:	4770      	bx	lr

08005a1a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005a1a:	b580      	push	{r7, lr}
 8005a1c:	b084      	sub	sp, #16
 8005a1e:	af00      	add	r7, sp, #0
 8005a20:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a26:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	2200      	movs	r2, #0
 8005a32:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005a34:	68f8      	ldr	r0, [r7, #12]
 8005a36:	f7ff fecb 	bl	80057d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005a3a:	bf00      	nop
 8005a3c:	3710      	adds	r7, #16
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	bd80      	pop	{r7, pc}

08005a42 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005a42:	b480      	push	{r7}
 8005a44:	b085      	sub	sp, #20
 8005a46:	af00      	add	r7, sp, #0
 8005a48:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a50:	b2db      	uxtb	r3, r3
 8005a52:	2b21      	cmp	r3, #33	; 0x21
 8005a54:	d13e      	bne.n	8005ad4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	689b      	ldr	r3, [r3, #8]
 8005a5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a5e:	d114      	bne.n	8005a8a <UART_Transmit_IT+0x48>
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	691b      	ldr	r3, [r3, #16]
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d110      	bne.n	8005a8a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6a1b      	ldr	r3, [r3, #32]
 8005a6c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	881b      	ldrh	r3, [r3, #0]
 8005a72:	461a      	mov	r2, r3
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a7c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6a1b      	ldr	r3, [r3, #32]
 8005a82:	1c9a      	adds	r2, r3, #2
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	621a      	str	r2, [r3, #32]
 8005a88:	e008      	b.n	8005a9c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6a1b      	ldr	r3, [r3, #32]
 8005a8e:	1c59      	adds	r1, r3, #1
 8005a90:	687a      	ldr	r2, [r7, #4]
 8005a92:	6211      	str	r1, [r2, #32]
 8005a94:	781a      	ldrb	r2, [r3, #0]
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005aa0:	b29b      	uxth	r3, r3
 8005aa2:	3b01      	subs	r3, #1
 8005aa4:	b29b      	uxth	r3, r3
 8005aa6:	687a      	ldr	r2, [r7, #4]
 8005aa8:	4619      	mov	r1, r3
 8005aaa:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d10f      	bne.n	8005ad0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	68da      	ldr	r2, [r3, #12]
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005abe:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	68da      	ldr	r2, [r3, #12]
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ace:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005ad0:	2300      	movs	r3, #0
 8005ad2:	e000      	b.n	8005ad6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005ad4:	2302      	movs	r3, #2
  }
}
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	3714      	adds	r7, #20
 8005ada:	46bd      	mov	sp, r7
 8005adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae0:	4770      	bx	lr

08005ae2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005ae2:	b580      	push	{r7, lr}
 8005ae4:	b082      	sub	sp, #8
 8005ae6:	af00      	add	r7, sp, #0
 8005ae8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	68da      	ldr	r2, [r3, #12]
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005af8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2220      	movs	r2, #32
 8005afe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005b02:	6878      	ldr	r0, [r7, #4]
 8005b04:	f7ff fe5a 	bl	80057bc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005b08:	2300      	movs	r3, #0
}
 8005b0a:	4618      	mov	r0, r3
 8005b0c:	3708      	adds	r7, #8
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	bd80      	pop	{r7, pc}

08005b12 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005b12:	b580      	push	{r7, lr}
 8005b14:	b08c      	sub	sp, #48	; 0x30
 8005b16:	af00      	add	r7, sp, #0
 8005b18:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005b20:	b2db      	uxtb	r3, r3
 8005b22:	2b22      	cmp	r3, #34	; 0x22
 8005b24:	f040 80ab 	bne.w	8005c7e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	689b      	ldr	r3, [r3, #8]
 8005b2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b30:	d117      	bne.n	8005b62 <UART_Receive_IT+0x50>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	691b      	ldr	r3, [r3, #16]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d113      	bne.n	8005b62 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b42:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	685b      	ldr	r3, [r3, #4]
 8005b4a:	b29b      	uxth	r3, r3
 8005b4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b50:	b29a      	uxth	r2, r3
 8005b52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b54:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b5a:	1c9a      	adds	r2, r3, #2
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	629a      	str	r2, [r3, #40]	; 0x28
 8005b60:	e026      	b.n	8005bb0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b66:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005b68:	2300      	movs	r3, #0
 8005b6a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	689b      	ldr	r3, [r3, #8]
 8005b70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b74:	d007      	beq.n	8005b86 <UART_Receive_IT+0x74>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	689b      	ldr	r3, [r3, #8]
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d10a      	bne.n	8005b94 <UART_Receive_IT+0x82>
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	691b      	ldr	r3, [r3, #16]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d106      	bne.n	8005b94 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	685b      	ldr	r3, [r3, #4]
 8005b8c:	b2da      	uxtb	r2, r3
 8005b8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b90:	701a      	strb	r2, [r3, #0]
 8005b92:	e008      	b.n	8005ba6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	685b      	ldr	r3, [r3, #4]
 8005b9a:	b2db      	uxtb	r3, r3
 8005b9c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005ba0:	b2da      	uxtb	r2, r3
 8005ba2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ba4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005baa:	1c5a      	adds	r2, r3, #1
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005bb4:	b29b      	uxth	r3, r3
 8005bb6:	3b01      	subs	r3, #1
 8005bb8:	b29b      	uxth	r3, r3
 8005bba:	687a      	ldr	r2, [r7, #4]
 8005bbc:	4619      	mov	r1, r3
 8005bbe:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d15a      	bne.n	8005c7a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	68da      	ldr	r2, [r3, #12]
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f022 0220 	bic.w	r2, r2, #32
 8005bd2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	68da      	ldr	r2, [r3, #12]
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005be2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	695a      	ldr	r2, [r3, #20]
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f022 0201 	bic.w	r2, r2, #1
 8005bf2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2220      	movs	r2, #32
 8005bf8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c00:	2b01      	cmp	r3, #1
 8005c02:	d135      	bne.n	8005c70 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2200      	movs	r2, #0
 8005c08:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	330c      	adds	r3, #12
 8005c10:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c12:	697b      	ldr	r3, [r7, #20]
 8005c14:	e853 3f00 	ldrex	r3, [r3]
 8005c18:	613b      	str	r3, [r7, #16]
   return(result);
 8005c1a:	693b      	ldr	r3, [r7, #16]
 8005c1c:	f023 0310 	bic.w	r3, r3, #16
 8005c20:	627b      	str	r3, [r7, #36]	; 0x24
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	330c      	adds	r3, #12
 8005c28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c2a:	623a      	str	r2, [r7, #32]
 8005c2c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c2e:	69f9      	ldr	r1, [r7, #28]
 8005c30:	6a3a      	ldr	r2, [r7, #32]
 8005c32:	e841 2300 	strex	r3, r2, [r1]
 8005c36:	61bb      	str	r3, [r7, #24]
   return(result);
 8005c38:	69bb      	ldr	r3, [r7, #24]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d1e5      	bne.n	8005c0a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f003 0310 	and.w	r3, r3, #16
 8005c48:	2b10      	cmp	r3, #16
 8005c4a:	d10a      	bne.n	8005c62 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005c4c:	2300      	movs	r3, #0
 8005c4e:	60fb      	str	r3, [r7, #12]
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	60fb      	str	r3, [r7, #12]
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	685b      	ldr	r3, [r3, #4]
 8005c5e:	60fb      	str	r3, [r7, #12]
 8005c60:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005c66:	4619      	mov	r1, r3
 8005c68:	6878      	ldr	r0, [r7, #4]
 8005c6a:	f7ff fdbb 	bl	80057e4 <HAL_UARTEx_RxEventCallback>
 8005c6e:	e002      	b.n	8005c76 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005c70:	6878      	ldr	r0, [r7, #4]
 8005c72:	f7fb fad1 	bl	8001218 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005c76:	2300      	movs	r3, #0
 8005c78:	e002      	b.n	8005c80 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	e000      	b.n	8005c80 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005c7e:	2302      	movs	r3, #2
  }
}
 8005c80:	4618      	mov	r0, r3
 8005c82:	3730      	adds	r7, #48	; 0x30
 8005c84:	46bd      	mov	sp, r7
 8005c86:	bd80      	pop	{r7, pc}

08005c88 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005c88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005c8c:	b0c0      	sub	sp, #256	; 0x100
 8005c8e:	af00      	add	r7, sp, #0
 8005c90:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005c94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	691b      	ldr	r3, [r3, #16]
 8005c9c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005ca0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ca4:	68d9      	ldr	r1, [r3, #12]
 8005ca6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005caa:	681a      	ldr	r2, [r3, #0]
 8005cac:	ea40 0301 	orr.w	r3, r0, r1
 8005cb0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005cb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cb6:	689a      	ldr	r2, [r3, #8]
 8005cb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cbc:	691b      	ldr	r3, [r3, #16]
 8005cbe:	431a      	orrs	r2, r3
 8005cc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cc4:	695b      	ldr	r3, [r3, #20]
 8005cc6:	431a      	orrs	r2, r3
 8005cc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ccc:	69db      	ldr	r3, [r3, #28]
 8005cce:	4313      	orrs	r3, r2
 8005cd0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005cd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	68db      	ldr	r3, [r3, #12]
 8005cdc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005ce0:	f021 010c 	bic.w	r1, r1, #12
 8005ce4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ce8:	681a      	ldr	r2, [r3, #0]
 8005cea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005cee:	430b      	orrs	r3, r1
 8005cf0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005cf2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	695b      	ldr	r3, [r3, #20]
 8005cfa:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005cfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d02:	6999      	ldr	r1, [r3, #24]
 8005d04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d08:	681a      	ldr	r2, [r3, #0]
 8005d0a:	ea40 0301 	orr.w	r3, r0, r1
 8005d0e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005d10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d14:	681a      	ldr	r2, [r3, #0]
 8005d16:	4b8f      	ldr	r3, [pc, #572]	; (8005f54 <UART_SetConfig+0x2cc>)
 8005d18:	429a      	cmp	r2, r3
 8005d1a:	d005      	beq.n	8005d28 <UART_SetConfig+0xa0>
 8005d1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d20:	681a      	ldr	r2, [r3, #0]
 8005d22:	4b8d      	ldr	r3, [pc, #564]	; (8005f58 <UART_SetConfig+0x2d0>)
 8005d24:	429a      	cmp	r2, r3
 8005d26:	d104      	bne.n	8005d32 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005d28:	f7fe fabe 	bl	80042a8 <HAL_RCC_GetPCLK2Freq>
 8005d2c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005d30:	e003      	b.n	8005d3a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005d32:	f7fe faa5 	bl	8004280 <HAL_RCC_GetPCLK1Freq>
 8005d36:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005d3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d3e:	69db      	ldr	r3, [r3, #28]
 8005d40:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d44:	f040 810c 	bne.w	8005f60 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005d48:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005d52:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005d56:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005d5a:	4622      	mov	r2, r4
 8005d5c:	462b      	mov	r3, r5
 8005d5e:	1891      	adds	r1, r2, r2
 8005d60:	65b9      	str	r1, [r7, #88]	; 0x58
 8005d62:	415b      	adcs	r3, r3
 8005d64:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005d66:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005d6a:	4621      	mov	r1, r4
 8005d6c:	eb12 0801 	adds.w	r8, r2, r1
 8005d70:	4629      	mov	r1, r5
 8005d72:	eb43 0901 	adc.w	r9, r3, r1
 8005d76:	f04f 0200 	mov.w	r2, #0
 8005d7a:	f04f 0300 	mov.w	r3, #0
 8005d7e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005d82:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005d86:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005d8a:	4690      	mov	r8, r2
 8005d8c:	4699      	mov	r9, r3
 8005d8e:	4623      	mov	r3, r4
 8005d90:	eb18 0303 	adds.w	r3, r8, r3
 8005d94:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005d98:	462b      	mov	r3, r5
 8005d9a:	eb49 0303 	adc.w	r3, r9, r3
 8005d9e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005da2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005da6:	685b      	ldr	r3, [r3, #4]
 8005da8:	2200      	movs	r2, #0
 8005daa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005dae:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005db2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005db6:	460b      	mov	r3, r1
 8005db8:	18db      	adds	r3, r3, r3
 8005dba:	653b      	str	r3, [r7, #80]	; 0x50
 8005dbc:	4613      	mov	r3, r2
 8005dbe:	eb42 0303 	adc.w	r3, r2, r3
 8005dc2:	657b      	str	r3, [r7, #84]	; 0x54
 8005dc4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005dc8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005dcc:	f7fa ff6c 	bl	8000ca8 <__aeabi_uldivmod>
 8005dd0:	4602      	mov	r2, r0
 8005dd2:	460b      	mov	r3, r1
 8005dd4:	4b61      	ldr	r3, [pc, #388]	; (8005f5c <UART_SetConfig+0x2d4>)
 8005dd6:	fba3 2302 	umull	r2, r3, r3, r2
 8005dda:	095b      	lsrs	r3, r3, #5
 8005ddc:	011c      	lsls	r4, r3, #4
 8005dde:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005de2:	2200      	movs	r2, #0
 8005de4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005de8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005dec:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005df0:	4642      	mov	r2, r8
 8005df2:	464b      	mov	r3, r9
 8005df4:	1891      	adds	r1, r2, r2
 8005df6:	64b9      	str	r1, [r7, #72]	; 0x48
 8005df8:	415b      	adcs	r3, r3
 8005dfa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005dfc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005e00:	4641      	mov	r1, r8
 8005e02:	eb12 0a01 	adds.w	sl, r2, r1
 8005e06:	4649      	mov	r1, r9
 8005e08:	eb43 0b01 	adc.w	fp, r3, r1
 8005e0c:	f04f 0200 	mov.w	r2, #0
 8005e10:	f04f 0300 	mov.w	r3, #0
 8005e14:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005e18:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005e1c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005e20:	4692      	mov	sl, r2
 8005e22:	469b      	mov	fp, r3
 8005e24:	4643      	mov	r3, r8
 8005e26:	eb1a 0303 	adds.w	r3, sl, r3
 8005e2a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005e2e:	464b      	mov	r3, r9
 8005e30:	eb4b 0303 	adc.w	r3, fp, r3
 8005e34:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005e38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e3c:	685b      	ldr	r3, [r3, #4]
 8005e3e:	2200      	movs	r2, #0
 8005e40:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005e44:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005e48:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005e4c:	460b      	mov	r3, r1
 8005e4e:	18db      	adds	r3, r3, r3
 8005e50:	643b      	str	r3, [r7, #64]	; 0x40
 8005e52:	4613      	mov	r3, r2
 8005e54:	eb42 0303 	adc.w	r3, r2, r3
 8005e58:	647b      	str	r3, [r7, #68]	; 0x44
 8005e5a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005e5e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005e62:	f7fa ff21 	bl	8000ca8 <__aeabi_uldivmod>
 8005e66:	4602      	mov	r2, r0
 8005e68:	460b      	mov	r3, r1
 8005e6a:	4611      	mov	r1, r2
 8005e6c:	4b3b      	ldr	r3, [pc, #236]	; (8005f5c <UART_SetConfig+0x2d4>)
 8005e6e:	fba3 2301 	umull	r2, r3, r3, r1
 8005e72:	095b      	lsrs	r3, r3, #5
 8005e74:	2264      	movs	r2, #100	; 0x64
 8005e76:	fb02 f303 	mul.w	r3, r2, r3
 8005e7a:	1acb      	subs	r3, r1, r3
 8005e7c:	00db      	lsls	r3, r3, #3
 8005e7e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005e82:	4b36      	ldr	r3, [pc, #216]	; (8005f5c <UART_SetConfig+0x2d4>)
 8005e84:	fba3 2302 	umull	r2, r3, r3, r2
 8005e88:	095b      	lsrs	r3, r3, #5
 8005e8a:	005b      	lsls	r3, r3, #1
 8005e8c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005e90:	441c      	add	r4, r3
 8005e92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005e96:	2200      	movs	r2, #0
 8005e98:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005e9c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005ea0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005ea4:	4642      	mov	r2, r8
 8005ea6:	464b      	mov	r3, r9
 8005ea8:	1891      	adds	r1, r2, r2
 8005eaa:	63b9      	str	r1, [r7, #56]	; 0x38
 8005eac:	415b      	adcs	r3, r3
 8005eae:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005eb0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005eb4:	4641      	mov	r1, r8
 8005eb6:	1851      	adds	r1, r2, r1
 8005eb8:	6339      	str	r1, [r7, #48]	; 0x30
 8005eba:	4649      	mov	r1, r9
 8005ebc:	414b      	adcs	r3, r1
 8005ebe:	637b      	str	r3, [r7, #52]	; 0x34
 8005ec0:	f04f 0200 	mov.w	r2, #0
 8005ec4:	f04f 0300 	mov.w	r3, #0
 8005ec8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005ecc:	4659      	mov	r1, fp
 8005ece:	00cb      	lsls	r3, r1, #3
 8005ed0:	4651      	mov	r1, sl
 8005ed2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005ed6:	4651      	mov	r1, sl
 8005ed8:	00ca      	lsls	r2, r1, #3
 8005eda:	4610      	mov	r0, r2
 8005edc:	4619      	mov	r1, r3
 8005ede:	4603      	mov	r3, r0
 8005ee0:	4642      	mov	r2, r8
 8005ee2:	189b      	adds	r3, r3, r2
 8005ee4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005ee8:	464b      	mov	r3, r9
 8005eea:	460a      	mov	r2, r1
 8005eec:	eb42 0303 	adc.w	r3, r2, r3
 8005ef0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005ef4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ef8:	685b      	ldr	r3, [r3, #4]
 8005efa:	2200      	movs	r2, #0
 8005efc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005f00:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005f04:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005f08:	460b      	mov	r3, r1
 8005f0a:	18db      	adds	r3, r3, r3
 8005f0c:	62bb      	str	r3, [r7, #40]	; 0x28
 8005f0e:	4613      	mov	r3, r2
 8005f10:	eb42 0303 	adc.w	r3, r2, r3
 8005f14:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f16:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005f1a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005f1e:	f7fa fec3 	bl	8000ca8 <__aeabi_uldivmod>
 8005f22:	4602      	mov	r2, r0
 8005f24:	460b      	mov	r3, r1
 8005f26:	4b0d      	ldr	r3, [pc, #52]	; (8005f5c <UART_SetConfig+0x2d4>)
 8005f28:	fba3 1302 	umull	r1, r3, r3, r2
 8005f2c:	095b      	lsrs	r3, r3, #5
 8005f2e:	2164      	movs	r1, #100	; 0x64
 8005f30:	fb01 f303 	mul.w	r3, r1, r3
 8005f34:	1ad3      	subs	r3, r2, r3
 8005f36:	00db      	lsls	r3, r3, #3
 8005f38:	3332      	adds	r3, #50	; 0x32
 8005f3a:	4a08      	ldr	r2, [pc, #32]	; (8005f5c <UART_SetConfig+0x2d4>)
 8005f3c:	fba2 2303 	umull	r2, r3, r2, r3
 8005f40:	095b      	lsrs	r3, r3, #5
 8005f42:	f003 0207 	and.w	r2, r3, #7
 8005f46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	4422      	add	r2, r4
 8005f4e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005f50:	e106      	b.n	8006160 <UART_SetConfig+0x4d8>
 8005f52:	bf00      	nop
 8005f54:	40011000 	.word	0x40011000
 8005f58:	40011400 	.word	0x40011400
 8005f5c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005f60:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005f64:	2200      	movs	r2, #0
 8005f66:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005f6a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005f6e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005f72:	4642      	mov	r2, r8
 8005f74:	464b      	mov	r3, r9
 8005f76:	1891      	adds	r1, r2, r2
 8005f78:	6239      	str	r1, [r7, #32]
 8005f7a:	415b      	adcs	r3, r3
 8005f7c:	627b      	str	r3, [r7, #36]	; 0x24
 8005f7e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005f82:	4641      	mov	r1, r8
 8005f84:	1854      	adds	r4, r2, r1
 8005f86:	4649      	mov	r1, r9
 8005f88:	eb43 0501 	adc.w	r5, r3, r1
 8005f8c:	f04f 0200 	mov.w	r2, #0
 8005f90:	f04f 0300 	mov.w	r3, #0
 8005f94:	00eb      	lsls	r3, r5, #3
 8005f96:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005f9a:	00e2      	lsls	r2, r4, #3
 8005f9c:	4614      	mov	r4, r2
 8005f9e:	461d      	mov	r5, r3
 8005fa0:	4643      	mov	r3, r8
 8005fa2:	18e3      	adds	r3, r4, r3
 8005fa4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005fa8:	464b      	mov	r3, r9
 8005faa:	eb45 0303 	adc.w	r3, r5, r3
 8005fae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005fb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005fb6:	685b      	ldr	r3, [r3, #4]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005fbe:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005fc2:	f04f 0200 	mov.w	r2, #0
 8005fc6:	f04f 0300 	mov.w	r3, #0
 8005fca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005fce:	4629      	mov	r1, r5
 8005fd0:	008b      	lsls	r3, r1, #2
 8005fd2:	4621      	mov	r1, r4
 8005fd4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005fd8:	4621      	mov	r1, r4
 8005fda:	008a      	lsls	r2, r1, #2
 8005fdc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005fe0:	f7fa fe62 	bl	8000ca8 <__aeabi_uldivmod>
 8005fe4:	4602      	mov	r2, r0
 8005fe6:	460b      	mov	r3, r1
 8005fe8:	4b60      	ldr	r3, [pc, #384]	; (800616c <UART_SetConfig+0x4e4>)
 8005fea:	fba3 2302 	umull	r2, r3, r3, r2
 8005fee:	095b      	lsrs	r3, r3, #5
 8005ff0:	011c      	lsls	r4, r3, #4
 8005ff2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005ffc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006000:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006004:	4642      	mov	r2, r8
 8006006:	464b      	mov	r3, r9
 8006008:	1891      	adds	r1, r2, r2
 800600a:	61b9      	str	r1, [r7, #24]
 800600c:	415b      	adcs	r3, r3
 800600e:	61fb      	str	r3, [r7, #28]
 8006010:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006014:	4641      	mov	r1, r8
 8006016:	1851      	adds	r1, r2, r1
 8006018:	6139      	str	r1, [r7, #16]
 800601a:	4649      	mov	r1, r9
 800601c:	414b      	adcs	r3, r1
 800601e:	617b      	str	r3, [r7, #20]
 8006020:	f04f 0200 	mov.w	r2, #0
 8006024:	f04f 0300 	mov.w	r3, #0
 8006028:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800602c:	4659      	mov	r1, fp
 800602e:	00cb      	lsls	r3, r1, #3
 8006030:	4651      	mov	r1, sl
 8006032:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006036:	4651      	mov	r1, sl
 8006038:	00ca      	lsls	r2, r1, #3
 800603a:	4610      	mov	r0, r2
 800603c:	4619      	mov	r1, r3
 800603e:	4603      	mov	r3, r0
 8006040:	4642      	mov	r2, r8
 8006042:	189b      	adds	r3, r3, r2
 8006044:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006048:	464b      	mov	r3, r9
 800604a:	460a      	mov	r2, r1
 800604c:	eb42 0303 	adc.w	r3, r2, r3
 8006050:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006054:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006058:	685b      	ldr	r3, [r3, #4]
 800605a:	2200      	movs	r2, #0
 800605c:	67bb      	str	r3, [r7, #120]	; 0x78
 800605e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006060:	f04f 0200 	mov.w	r2, #0
 8006064:	f04f 0300 	mov.w	r3, #0
 8006068:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800606c:	4649      	mov	r1, r9
 800606e:	008b      	lsls	r3, r1, #2
 8006070:	4641      	mov	r1, r8
 8006072:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006076:	4641      	mov	r1, r8
 8006078:	008a      	lsls	r2, r1, #2
 800607a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800607e:	f7fa fe13 	bl	8000ca8 <__aeabi_uldivmod>
 8006082:	4602      	mov	r2, r0
 8006084:	460b      	mov	r3, r1
 8006086:	4611      	mov	r1, r2
 8006088:	4b38      	ldr	r3, [pc, #224]	; (800616c <UART_SetConfig+0x4e4>)
 800608a:	fba3 2301 	umull	r2, r3, r3, r1
 800608e:	095b      	lsrs	r3, r3, #5
 8006090:	2264      	movs	r2, #100	; 0x64
 8006092:	fb02 f303 	mul.w	r3, r2, r3
 8006096:	1acb      	subs	r3, r1, r3
 8006098:	011b      	lsls	r3, r3, #4
 800609a:	3332      	adds	r3, #50	; 0x32
 800609c:	4a33      	ldr	r2, [pc, #204]	; (800616c <UART_SetConfig+0x4e4>)
 800609e:	fba2 2303 	umull	r2, r3, r2, r3
 80060a2:	095b      	lsrs	r3, r3, #5
 80060a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80060a8:	441c      	add	r4, r3
 80060aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80060ae:	2200      	movs	r2, #0
 80060b0:	673b      	str	r3, [r7, #112]	; 0x70
 80060b2:	677a      	str	r2, [r7, #116]	; 0x74
 80060b4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80060b8:	4642      	mov	r2, r8
 80060ba:	464b      	mov	r3, r9
 80060bc:	1891      	adds	r1, r2, r2
 80060be:	60b9      	str	r1, [r7, #8]
 80060c0:	415b      	adcs	r3, r3
 80060c2:	60fb      	str	r3, [r7, #12]
 80060c4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80060c8:	4641      	mov	r1, r8
 80060ca:	1851      	adds	r1, r2, r1
 80060cc:	6039      	str	r1, [r7, #0]
 80060ce:	4649      	mov	r1, r9
 80060d0:	414b      	adcs	r3, r1
 80060d2:	607b      	str	r3, [r7, #4]
 80060d4:	f04f 0200 	mov.w	r2, #0
 80060d8:	f04f 0300 	mov.w	r3, #0
 80060dc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80060e0:	4659      	mov	r1, fp
 80060e2:	00cb      	lsls	r3, r1, #3
 80060e4:	4651      	mov	r1, sl
 80060e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80060ea:	4651      	mov	r1, sl
 80060ec:	00ca      	lsls	r2, r1, #3
 80060ee:	4610      	mov	r0, r2
 80060f0:	4619      	mov	r1, r3
 80060f2:	4603      	mov	r3, r0
 80060f4:	4642      	mov	r2, r8
 80060f6:	189b      	adds	r3, r3, r2
 80060f8:	66bb      	str	r3, [r7, #104]	; 0x68
 80060fa:	464b      	mov	r3, r9
 80060fc:	460a      	mov	r2, r1
 80060fe:	eb42 0303 	adc.w	r3, r2, r3
 8006102:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006104:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006108:	685b      	ldr	r3, [r3, #4]
 800610a:	2200      	movs	r2, #0
 800610c:	663b      	str	r3, [r7, #96]	; 0x60
 800610e:	667a      	str	r2, [r7, #100]	; 0x64
 8006110:	f04f 0200 	mov.w	r2, #0
 8006114:	f04f 0300 	mov.w	r3, #0
 8006118:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800611c:	4649      	mov	r1, r9
 800611e:	008b      	lsls	r3, r1, #2
 8006120:	4641      	mov	r1, r8
 8006122:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006126:	4641      	mov	r1, r8
 8006128:	008a      	lsls	r2, r1, #2
 800612a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800612e:	f7fa fdbb 	bl	8000ca8 <__aeabi_uldivmod>
 8006132:	4602      	mov	r2, r0
 8006134:	460b      	mov	r3, r1
 8006136:	4b0d      	ldr	r3, [pc, #52]	; (800616c <UART_SetConfig+0x4e4>)
 8006138:	fba3 1302 	umull	r1, r3, r3, r2
 800613c:	095b      	lsrs	r3, r3, #5
 800613e:	2164      	movs	r1, #100	; 0x64
 8006140:	fb01 f303 	mul.w	r3, r1, r3
 8006144:	1ad3      	subs	r3, r2, r3
 8006146:	011b      	lsls	r3, r3, #4
 8006148:	3332      	adds	r3, #50	; 0x32
 800614a:	4a08      	ldr	r2, [pc, #32]	; (800616c <UART_SetConfig+0x4e4>)
 800614c:	fba2 2303 	umull	r2, r3, r2, r3
 8006150:	095b      	lsrs	r3, r3, #5
 8006152:	f003 020f 	and.w	r2, r3, #15
 8006156:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	4422      	add	r2, r4
 800615e:	609a      	str	r2, [r3, #8]
}
 8006160:	bf00      	nop
 8006162:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006166:	46bd      	mov	sp, r7
 8006168:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800616c:	51eb851f 	.word	0x51eb851f

08006170 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8006170:	b480      	push	{r7}
 8006172:	b085      	sub	sp, #20
 8006174:	af00      	add	r7, sp, #0
 8006176:	4603      	mov	r3, r0
 8006178:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800617a:	2300      	movs	r3, #0
 800617c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800617e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006182:	2b84      	cmp	r3, #132	; 0x84
 8006184:	d005      	beq.n	8006192 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8006186:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	4413      	add	r3, r2
 800618e:	3303      	adds	r3, #3
 8006190:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8006192:	68fb      	ldr	r3, [r7, #12]
}
 8006194:	4618      	mov	r0, r3
 8006196:	3714      	adds	r7, #20
 8006198:	46bd      	mov	sp, r7
 800619a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619e:	4770      	bx	lr

080061a0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80061a4:	f000 faf6 	bl	8006794 <vTaskStartScheduler>
  
  return osOK;
 80061a8:	2300      	movs	r3, #0
}
 80061aa:	4618      	mov	r0, r3
 80061ac:	bd80      	pop	{r7, pc}

080061ae <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80061ae:	b5f0      	push	{r4, r5, r6, r7, lr}
 80061b0:	b089      	sub	sp, #36	; 0x24
 80061b2:	af04      	add	r7, sp, #16
 80061b4:	6078      	str	r0, [r7, #4]
 80061b6:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	695b      	ldr	r3, [r3, #20]
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d020      	beq.n	8006202 <osThreadCreate+0x54>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	699b      	ldr	r3, [r3, #24]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d01c      	beq.n	8006202 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	685c      	ldr	r4, [r3, #4]
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	691e      	ldr	r6, [r3, #16]
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80061da:	4618      	mov	r0, r3
 80061dc:	f7ff ffc8 	bl	8006170 <makeFreeRtosPriority>
 80061e0:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	695b      	ldr	r3, [r3, #20]
 80061e6:	687a      	ldr	r2, [r7, #4]
 80061e8:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80061ea:	9202      	str	r2, [sp, #8]
 80061ec:	9301      	str	r3, [sp, #4]
 80061ee:	9100      	str	r1, [sp, #0]
 80061f0:	683b      	ldr	r3, [r7, #0]
 80061f2:	4632      	mov	r2, r6
 80061f4:	4629      	mov	r1, r5
 80061f6:	4620      	mov	r0, r4
 80061f8:	f000 f8ed 	bl	80063d6 <xTaskCreateStatic>
 80061fc:	4603      	mov	r3, r0
 80061fe:	60fb      	str	r3, [r7, #12]
 8006200:	e01c      	b.n	800623c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	685c      	ldr	r4, [r3, #4]
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800620e:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006216:	4618      	mov	r0, r3
 8006218:	f7ff ffaa 	bl	8006170 <makeFreeRtosPriority>
 800621c:	4602      	mov	r2, r0
 800621e:	f107 030c 	add.w	r3, r7, #12
 8006222:	9301      	str	r3, [sp, #4]
 8006224:	9200      	str	r2, [sp, #0]
 8006226:	683b      	ldr	r3, [r7, #0]
 8006228:	4632      	mov	r2, r6
 800622a:	4629      	mov	r1, r5
 800622c:	4620      	mov	r0, r4
 800622e:	f000 f92f 	bl	8006490 <xTaskCreate>
 8006232:	4603      	mov	r3, r0
 8006234:	2b01      	cmp	r3, #1
 8006236:	d001      	beq.n	800623c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8006238:	2300      	movs	r3, #0
 800623a:	e000      	b.n	800623e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800623c:	68fb      	ldr	r3, [r7, #12]
}
 800623e:	4618      	mov	r0, r3
 8006240:	3714      	adds	r7, #20
 8006242:	46bd      	mov	sp, r7
 8006244:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006246 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8006246:	b580      	push	{r7, lr}
 8006248:	b084      	sub	sp, #16
 800624a:	af00      	add	r7, sp, #0
 800624c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	2b00      	cmp	r3, #0
 8006256:	d001      	beq.n	800625c <osDelay+0x16>
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	e000      	b.n	800625e <osDelay+0x18>
 800625c:	2301      	movs	r3, #1
 800625e:	4618      	mov	r0, r3
 8006260:	f000 fa64 	bl	800672c <vTaskDelay>
  
  return osOK;
 8006264:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8006266:	4618      	mov	r0, r3
 8006268:	3710      	adds	r7, #16
 800626a:	46bd      	mov	sp, r7
 800626c:	bd80      	pop	{r7, pc}

0800626e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800626e:	b480      	push	{r7}
 8006270:	b083      	sub	sp, #12
 8006272:	af00      	add	r7, sp, #0
 8006274:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	f103 0208 	add.w	r2, r3, #8
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	f04f 32ff 	mov.w	r2, #4294967295
 8006286:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	f103 0208 	add.w	r2, r3, #8
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	f103 0208 	add.w	r2, r3, #8
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2200      	movs	r2, #0
 80062a0:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80062a2:	bf00      	nop
 80062a4:	370c      	adds	r7, #12
 80062a6:	46bd      	mov	sp, r7
 80062a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ac:	4770      	bx	lr

080062ae <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80062ae:	b480      	push	{r7}
 80062b0:	b083      	sub	sp, #12
 80062b2:	af00      	add	r7, sp, #0
 80062b4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2200      	movs	r2, #0
 80062ba:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80062bc:	bf00      	nop
 80062be:	370c      	adds	r7, #12
 80062c0:	46bd      	mov	sp, r7
 80062c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c6:	4770      	bx	lr

080062c8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80062c8:	b480      	push	{r7}
 80062ca:	b085      	sub	sp, #20
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
 80062d0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	685b      	ldr	r3, [r3, #4]
 80062d6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	68fa      	ldr	r2, [r7, #12]
 80062dc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	689a      	ldr	r2, [r3, #8]
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	689b      	ldr	r3, [r3, #8]
 80062ea:	683a      	ldr	r2, [r7, #0]
 80062ec:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	683a      	ldr	r2, [r7, #0]
 80062f2:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	687a      	ldr	r2, [r7, #4]
 80062f8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	1c5a      	adds	r2, r3, #1
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	601a      	str	r2, [r3, #0]
}
 8006304:	bf00      	nop
 8006306:	3714      	adds	r7, #20
 8006308:	46bd      	mov	sp, r7
 800630a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630e:	4770      	bx	lr

08006310 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006310:	b480      	push	{r7}
 8006312:	b085      	sub	sp, #20
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
 8006318:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006320:	68bb      	ldr	r3, [r7, #8]
 8006322:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006326:	d103      	bne.n	8006330 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	691b      	ldr	r3, [r3, #16]
 800632c:	60fb      	str	r3, [r7, #12]
 800632e:	e00c      	b.n	800634a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	3308      	adds	r3, #8
 8006334:	60fb      	str	r3, [r7, #12]
 8006336:	e002      	b.n	800633e <vListInsert+0x2e>
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	685b      	ldr	r3, [r3, #4]
 800633c:	60fb      	str	r3, [r7, #12]
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	685b      	ldr	r3, [r3, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	68ba      	ldr	r2, [r7, #8]
 8006346:	429a      	cmp	r2, r3
 8006348:	d2f6      	bcs.n	8006338 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	685a      	ldr	r2, [r3, #4]
 800634e:	683b      	ldr	r3, [r7, #0]
 8006350:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	685b      	ldr	r3, [r3, #4]
 8006356:	683a      	ldr	r2, [r7, #0]
 8006358:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800635a:	683b      	ldr	r3, [r7, #0]
 800635c:	68fa      	ldr	r2, [r7, #12]
 800635e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	683a      	ldr	r2, [r7, #0]
 8006364:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	687a      	ldr	r2, [r7, #4]
 800636a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	1c5a      	adds	r2, r3, #1
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	601a      	str	r2, [r3, #0]
}
 8006376:	bf00      	nop
 8006378:	3714      	adds	r7, #20
 800637a:	46bd      	mov	sp, r7
 800637c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006380:	4770      	bx	lr

08006382 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006382:	b480      	push	{r7}
 8006384:	b085      	sub	sp, #20
 8006386:	af00      	add	r7, sp, #0
 8006388:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	691b      	ldr	r3, [r3, #16]
 800638e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	685b      	ldr	r3, [r3, #4]
 8006394:	687a      	ldr	r2, [r7, #4]
 8006396:	6892      	ldr	r2, [r2, #8]
 8006398:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	689b      	ldr	r3, [r3, #8]
 800639e:	687a      	ldr	r2, [r7, #4]
 80063a0:	6852      	ldr	r2, [r2, #4]
 80063a2:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	685b      	ldr	r3, [r3, #4]
 80063a8:	687a      	ldr	r2, [r7, #4]
 80063aa:	429a      	cmp	r2, r3
 80063ac:	d103      	bne.n	80063b6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	689a      	ldr	r2, [r3, #8]
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	2200      	movs	r2, #0
 80063ba:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	1e5a      	subs	r2, r3, #1
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
}
 80063ca:	4618      	mov	r0, r3
 80063cc:	3714      	adds	r7, #20
 80063ce:	46bd      	mov	sp, r7
 80063d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d4:	4770      	bx	lr

080063d6 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80063d6:	b580      	push	{r7, lr}
 80063d8:	b08e      	sub	sp, #56	; 0x38
 80063da:	af04      	add	r7, sp, #16
 80063dc:	60f8      	str	r0, [r7, #12]
 80063de:	60b9      	str	r1, [r7, #8]
 80063e0:	607a      	str	r2, [r7, #4]
 80063e2:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80063e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d10a      	bne.n	8006400 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80063ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063ee:	f383 8811 	msr	BASEPRI, r3
 80063f2:	f3bf 8f6f 	isb	sy
 80063f6:	f3bf 8f4f 	dsb	sy
 80063fa:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80063fc:	bf00      	nop
 80063fe:	e7fe      	b.n	80063fe <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006400:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006402:	2b00      	cmp	r3, #0
 8006404:	d10a      	bne.n	800641c <xTaskCreateStatic+0x46>
	__asm volatile
 8006406:	f04f 0350 	mov.w	r3, #80	; 0x50
 800640a:	f383 8811 	msr	BASEPRI, r3
 800640e:	f3bf 8f6f 	isb	sy
 8006412:	f3bf 8f4f 	dsb	sy
 8006416:	61fb      	str	r3, [r7, #28]
}
 8006418:	bf00      	nop
 800641a:	e7fe      	b.n	800641a <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800641c:	23a0      	movs	r3, #160	; 0xa0
 800641e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006420:	693b      	ldr	r3, [r7, #16]
 8006422:	2ba0      	cmp	r3, #160	; 0xa0
 8006424:	d00a      	beq.n	800643c <xTaskCreateStatic+0x66>
	__asm volatile
 8006426:	f04f 0350 	mov.w	r3, #80	; 0x50
 800642a:	f383 8811 	msr	BASEPRI, r3
 800642e:	f3bf 8f6f 	isb	sy
 8006432:	f3bf 8f4f 	dsb	sy
 8006436:	61bb      	str	r3, [r7, #24]
}
 8006438:	bf00      	nop
 800643a:	e7fe      	b.n	800643a <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800643c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800643e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006440:	2b00      	cmp	r3, #0
 8006442:	d01e      	beq.n	8006482 <xTaskCreateStatic+0xac>
 8006444:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006446:	2b00      	cmp	r3, #0
 8006448:	d01b      	beq.n	8006482 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800644a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800644c:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800644e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006450:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006452:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006456:	2202      	movs	r2, #2
 8006458:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800645c:	2300      	movs	r3, #0
 800645e:	9303      	str	r3, [sp, #12]
 8006460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006462:	9302      	str	r3, [sp, #8]
 8006464:	f107 0314 	add.w	r3, r7, #20
 8006468:	9301      	str	r3, [sp, #4]
 800646a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800646c:	9300      	str	r3, [sp, #0]
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	687a      	ldr	r2, [r7, #4]
 8006472:	68b9      	ldr	r1, [r7, #8]
 8006474:	68f8      	ldr	r0, [r7, #12]
 8006476:	f000 f851 	bl	800651c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800647a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800647c:	f000 f8ec 	bl	8006658 <prvAddNewTaskToReadyList>
 8006480:	e001      	b.n	8006486 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8006482:	2300      	movs	r3, #0
 8006484:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006486:	697b      	ldr	r3, [r7, #20]
	}
 8006488:	4618      	mov	r0, r3
 800648a:	3728      	adds	r7, #40	; 0x28
 800648c:	46bd      	mov	sp, r7
 800648e:	bd80      	pop	{r7, pc}

08006490 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006490:	b580      	push	{r7, lr}
 8006492:	b08c      	sub	sp, #48	; 0x30
 8006494:	af04      	add	r7, sp, #16
 8006496:	60f8      	str	r0, [r7, #12]
 8006498:	60b9      	str	r1, [r7, #8]
 800649a:	603b      	str	r3, [r7, #0]
 800649c:	4613      	mov	r3, r2
 800649e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80064a0:	88fb      	ldrh	r3, [r7, #6]
 80064a2:	009b      	lsls	r3, r3, #2
 80064a4:	4618      	mov	r0, r3
 80064a6:	f000 ff0f 	bl	80072c8 <pvPortMalloc>
 80064aa:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80064ac:	697b      	ldr	r3, [r7, #20]
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d00e      	beq.n	80064d0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80064b2:	20a0      	movs	r0, #160	; 0xa0
 80064b4:	f000 ff08 	bl	80072c8 <pvPortMalloc>
 80064b8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80064ba:	69fb      	ldr	r3, [r7, #28]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d003      	beq.n	80064c8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80064c0:	69fb      	ldr	r3, [r7, #28]
 80064c2:	697a      	ldr	r2, [r7, #20]
 80064c4:	631a      	str	r2, [r3, #48]	; 0x30
 80064c6:	e005      	b.n	80064d4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80064c8:	6978      	ldr	r0, [r7, #20]
 80064ca:	f000 ffc9 	bl	8007460 <vPortFree>
 80064ce:	e001      	b.n	80064d4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80064d0:	2300      	movs	r3, #0
 80064d2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80064d4:	69fb      	ldr	r3, [r7, #28]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d017      	beq.n	800650a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80064da:	69fb      	ldr	r3, [r7, #28]
 80064dc:	2200      	movs	r2, #0
 80064de:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80064e2:	88fa      	ldrh	r2, [r7, #6]
 80064e4:	2300      	movs	r3, #0
 80064e6:	9303      	str	r3, [sp, #12]
 80064e8:	69fb      	ldr	r3, [r7, #28]
 80064ea:	9302      	str	r3, [sp, #8]
 80064ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064ee:	9301      	str	r3, [sp, #4]
 80064f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064f2:	9300      	str	r3, [sp, #0]
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	68b9      	ldr	r1, [r7, #8]
 80064f8:	68f8      	ldr	r0, [r7, #12]
 80064fa:	f000 f80f 	bl	800651c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80064fe:	69f8      	ldr	r0, [r7, #28]
 8006500:	f000 f8aa 	bl	8006658 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006504:	2301      	movs	r3, #1
 8006506:	61bb      	str	r3, [r7, #24]
 8006508:	e002      	b.n	8006510 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800650a:	f04f 33ff 	mov.w	r3, #4294967295
 800650e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006510:	69bb      	ldr	r3, [r7, #24]
	}
 8006512:	4618      	mov	r0, r3
 8006514:	3720      	adds	r7, #32
 8006516:	46bd      	mov	sp, r7
 8006518:	bd80      	pop	{r7, pc}
	...

0800651c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800651c:	b580      	push	{r7, lr}
 800651e:	b088      	sub	sp, #32
 8006520:	af00      	add	r7, sp, #0
 8006522:	60f8      	str	r0, [r7, #12]
 8006524:	60b9      	str	r1, [r7, #8]
 8006526:	607a      	str	r2, [r7, #4]
 8006528:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800652a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800652c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006534:	3b01      	subs	r3, #1
 8006536:	009b      	lsls	r3, r3, #2
 8006538:	4413      	add	r3, r2
 800653a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800653c:	69bb      	ldr	r3, [r7, #24]
 800653e:	f023 0307 	bic.w	r3, r3, #7
 8006542:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006544:	69bb      	ldr	r3, [r7, #24]
 8006546:	f003 0307 	and.w	r3, r3, #7
 800654a:	2b00      	cmp	r3, #0
 800654c:	d00a      	beq.n	8006564 <prvInitialiseNewTask+0x48>
	__asm volatile
 800654e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006552:	f383 8811 	msr	BASEPRI, r3
 8006556:	f3bf 8f6f 	isb	sy
 800655a:	f3bf 8f4f 	dsb	sy
 800655e:	617b      	str	r3, [r7, #20]
}
 8006560:	bf00      	nop
 8006562:	e7fe      	b.n	8006562 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006564:	68bb      	ldr	r3, [r7, #8]
 8006566:	2b00      	cmp	r3, #0
 8006568:	d01f      	beq.n	80065aa <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800656a:	2300      	movs	r3, #0
 800656c:	61fb      	str	r3, [r7, #28]
 800656e:	e012      	b.n	8006596 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006570:	68ba      	ldr	r2, [r7, #8]
 8006572:	69fb      	ldr	r3, [r7, #28]
 8006574:	4413      	add	r3, r2
 8006576:	7819      	ldrb	r1, [r3, #0]
 8006578:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800657a:	69fb      	ldr	r3, [r7, #28]
 800657c:	4413      	add	r3, r2
 800657e:	3334      	adds	r3, #52	; 0x34
 8006580:	460a      	mov	r2, r1
 8006582:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006584:	68ba      	ldr	r2, [r7, #8]
 8006586:	69fb      	ldr	r3, [r7, #28]
 8006588:	4413      	add	r3, r2
 800658a:	781b      	ldrb	r3, [r3, #0]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d006      	beq.n	800659e <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006590:	69fb      	ldr	r3, [r7, #28]
 8006592:	3301      	adds	r3, #1
 8006594:	61fb      	str	r3, [r7, #28]
 8006596:	69fb      	ldr	r3, [r7, #28]
 8006598:	2b0f      	cmp	r3, #15
 800659a:	d9e9      	bls.n	8006570 <prvInitialiseNewTask+0x54>
 800659c:	e000      	b.n	80065a0 <prvInitialiseNewTask+0x84>
			{
				break;
 800659e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80065a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065a2:	2200      	movs	r2, #0
 80065a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80065a8:	e003      	b.n	80065b2 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80065aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065ac:	2200      	movs	r2, #0
 80065ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80065b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065b4:	2b06      	cmp	r3, #6
 80065b6:	d901      	bls.n	80065bc <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80065b8:	2306      	movs	r3, #6
 80065ba:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80065bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80065c0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80065c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80065c6:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80065c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065ca:	2200      	movs	r2, #0
 80065cc:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80065ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065d0:	3304      	adds	r3, #4
 80065d2:	4618      	mov	r0, r3
 80065d4:	f7ff fe6b 	bl	80062ae <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80065d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065da:	3318      	adds	r3, #24
 80065dc:	4618      	mov	r0, r3
 80065de:	f7ff fe66 	bl	80062ae <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80065e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80065e6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80065e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065ea:	f1c3 0207 	rsb	r2, r3, #7
 80065ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065f0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80065f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80065f6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80065f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065fa:	2200      	movs	r2, #0
 80065fc:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006600:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006602:	2200      	movs	r2, #0
 8006604:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006608:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800660a:	334c      	adds	r3, #76	; 0x4c
 800660c:	224c      	movs	r2, #76	; 0x4c
 800660e:	2100      	movs	r1, #0
 8006610:	4618      	mov	r0, r3
 8006612:	f002 fc6a 	bl	8008eea <memset>
 8006616:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006618:	4a0c      	ldr	r2, [pc, #48]	; (800664c <prvInitialiseNewTask+0x130>)
 800661a:	651a      	str	r2, [r3, #80]	; 0x50
 800661c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800661e:	4a0c      	ldr	r2, [pc, #48]	; (8006650 <prvInitialiseNewTask+0x134>)
 8006620:	655a      	str	r2, [r3, #84]	; 0x54
 8006622:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006624:	4a0b      	ldr	r2, [pc, #44]	; (8006654 <prvInitialiseNewTask+0x138>)
 8006626:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006628:	683a      	ldr	r2, [r7, #0]
 800662a:	68f9      	ldr	r1, [r7, #12]
 800662c:	69b8      	ldr	r0, [r7, #24]
 800662e:	f000 fc3d 	bl	8006eac <pxPortInitialiseStack>
 8006632:	4602      	mov	r2, r0
 8006634:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006636:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006638:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800663a:	2b00      	cmp	r3, #0
 800663c:	d002      	beq.n	8006644 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800663e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006640:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006642:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006644:	bf00      	nop
 8006646:	3720      	adds	r7, #32
 8006648:	46bd      	mov	sp, r7
 800664a:	bd80      	pop	{r7, pc}
 800664c:	200043c8 	.word	0x200043c8
 8006650:	20004430 	.word	0x20004430
 8006654:	20004498 	.word	0x20004498

08006658 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b082      	sub	sp, #8
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006660:	f000 fd50 	bl	8007104 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006664:	4b2a      	ldr	r3, [pc, #168]	; (8006710 <prvAddNewTaskToReadyList+0xb8>)
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	3301      	adds	r3, #1
 800666a:	4a29      	ldr	r2, [pc, #164]	; (8006710 <prvAddNewTaskToReadyList+0xb8>)
 800666c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800666e:	4b29      	ldr	r3, [pc, #164]	; (8006714 <prvAddNewTaskToReadyList+0xbc>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d109      	bne.n	800668a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006676:	4a27      	ldr	r2, [pc, #156]	; (8006714 <prvAddNewTaskToReadyList+0xbc>)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800667c:	4b24      	ldr	r3, [pc, #144]	; (8006710 <prvAddNewTaskToReadyList+0xb8>)
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	2b01      	cmp	r3, #1
 8006682:	d110      	bne.n	80066a6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006684:	f000 facc 	bl	8006c20 <prvInitialiseTaskLists>
 8006688:	e00d      	b.n	80066a6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800668a:	4b23      	ldr	r3, [pc, #140]	; (8006718 <prvAddNewTaskToReadyList+0xc0>)
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	2b00      	cmp	r3, #0
 8006690:	d109      	bne.n	80066a6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006692:	4b20      	ldr	r3, [pc, #128]	; (8006714 <prvAddNewTaskToReadyList+0xbc>)
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800669c:	429a      	cmp	r2, r3
 800669e:	d802      	bhi.n	80066a6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80066a0:	4a1c      	ldr	r2, [pc, #112]	; (8006714 <prvAddNewTaskToReadyList+0xbc>)
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80066a6:	4b1d      	ldr	r3, [pc, #116]	; (800671c <prvAddNewTaskToReadyList+0xc4>)
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	3301      	adds	r3, #1
 80066ac:	4a1b      	ldr	r2, [pc, #108]	; (800671c <prvAddNewTaskToReadyList+0xc4>)
 80066ae:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066b4:	2201      	movs	r2, #1
 80066b6:	409a      	lsls	r2, r3
 80066b8:	4b19      	ldr	r3, [pc, #100]	; (8006720 <prvAddNewTaskToReadyList+0xc8>)
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	4313      	orrs	r3, r2
 80066be:	4a18      	ldr	r2, [pc, #96]	; (8006720 <prvAddNewTaskToReadyList+0xc8>)
 80066c0:	6013      	str	r3, [r2, #0]
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066c6:	4613      	mov	r3, r2
 80066c8:	009b      	lsls	r3, r3, #2
 80066ca:	4413      	add	r3, r2
 80066cc:	009b      	lsls	r3, r3, #2
 80066ce:	4a15      	ldr	r2, [pc, #84]	; (8006724 <prvAddNewTaskToReadyList+0xcc>)
 80066d0:	441a      	add	r2, r3
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	3304      	adds	r3, #4
 80066d6:	4619      	mov	r1, r3
 80066d8:	4610      	mov	r0, r2
 80066da:	f7ff fdf5 	bl	80062c8 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80066de:	f000 fd41 	bl	8007164 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80066e2:	4b0d      	ldr	r3, [pc, #52]	; (8006718 <prvAddNewTaskToReadyList+0xc0>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d00e      	beq.n	8006708 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80066ea:	4b0a      	ldr	r3, [pc, #40]	; (8006714 <prvAddNewTaskToReadyList+0xbc>)
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066f4:	429a      	cmp	r2, r3
 80066f6:	d207      	bcs.n	8006708 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80066f8:	4b0b      	ldr	r3, [pc, #44]	; (8006728 <prvAddNewTaskToReadyList+0xd0>)
 80066fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80066fe:	601a      	str	r2, [r3, #0]
 8006700:	f3bf 8f4f 	dsb	sy
 8006704:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006708:	bf00      	nop
 800670a:	3708      	adds	r7, #8
 800670c:	46bd      	mov	sp, r7
 800670e:	bd80      	pop	{r7, pc}
 8006710:	20000774 	.word	0x20000774
 8006714:	20000674 	.word	0x20000674
 8006718:	20000780 	.word	0x20000780
 800671c:	20000790 	.word	0x20000790
 8006720:	2000077c 	.word	0x2000077c
 8006724:	20000678 	.word	0x20000678
 8006728:	e000ed04 	.word	0xe000ed04

0800672c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800672c:	b580      	push	{r7, lr}
 800672e:	b084      	sub	sp, #16
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006734:	2300      	movs	r3, #0
 8006736:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d017      	beq.n	800676e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800673e:	4b13      	ldr	r3, [pc, #76]	; (800678c <vTaskDelay+0x60>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d00a      	beq.n	800675c <vTaskDelay+0x30>
	__asm volatile
 8006746:	f04f 0350 	mov.w	r3, #80	; 0x50
 800674a:	f383 8811 	msr	BASEPRI, r3
 800674e:	f3bf 8f6f 	isb	sy
 8006752:	f3bf 8f4f 	dsb	sy
 8006756:	60bb      	str	r3, [r7, #8]
}
 8006758:	bf00      	nop
 800675a:	e7fe      	b.n	800675a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800675c:	f000 f884 	bl	8006868 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006760:	2100      	movs	r1, #0
 8006762:	6878      	ldr	r0, [r7, #4]
 8006764:	f000 fb3c 	bl	8006de0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006768:	f000 f88c 	bl	8006884 <xTaskResumeAll>
 800676c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d107      	bne.n	8006784 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006774:	4b06      	ldr	r3, [pc, #24]	; (8006790 <vTaskDelay+0x64>)
 8006776:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800677a:	601a      	str	r2, [r3, #0]
 800677c:	f3bf 8f4f 	dsb	sy
 8006780:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006784:	bf00      	nop
 8006786:	3710      	adds	r7, #16
 8006788:	46bd      	mov	sp, r7
 800678a:	bd80      	pop	{r7, pc}
 800678c:	2000079c 	.word	0x2000079c
 8006790:	e000ed04 	.word	0xe000ed04

08006794 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006794:	b580      	push	{r7, lr}
 8006796:	b08a      	sub	sp, #40	; 0x28
 8006798:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800679a:	2300      	movs	r3, #0
 800679c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800679e:	2300      	movs	r3, #0
 80067a0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80067a2:	463a      	mov	r2, r7
 80067a4:	1d39      	adds	r1, r7, #4
 80067a6:	f107 0308 	add.w	r3, r7, #8
 80067aa:	4618      	mov	r0, r3
 80067ac:	f7fa fcd8 	bl	8001160 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80067b0:	6839      	ldr	r1, [r7, #0]
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	68ba      	ldr	r2, [r7, #8]
 80067b6:	9202      	str	r2, [sp, #8]
 80067b8:	9301      	str	r3, [sp, #4]
 80067ba:	2300      	movs	r3, #0
 80067bc:	9300      	str	r3, [sp, #0]
 80067be:	2300      	movs	r3, #0
 80067c0:	460a      	mov	r2, r1
 80067c2:	4921      	ldr	r1, [pc, #132]	; (8006848 <vTaskStartScheduler+0xb4>)
 80067c4:	4821      	ldr	r0, [pc, #132]	; (800684c <vTaskStartScheduler+0xb8>)
 80067c6:	f7ff fe06 	bl	80063d6 <xTaskCreateStatic>
 80067ca:	4603      	mov	r3, r0
 80067cc:	4a20      	ldr	r2, [pc, #128]	; (8006850 <vTaskStartScheduler+0xbc>)
 80067ce:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80067d0:	4b1f      	ldr	r3, [pc, #124]	; (8006850 <vTaskStartScheduler+0xbc>)
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d002      	beq.n	80067de <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80067d8:	2301      	movs	r3, #1
 80067da:	617b      	str	r3, [r7, #20]
 80067dc:	e001      	b.n	80067e2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80067de:	2300      	movs	r3, #0
 80067e0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80067e2:	697b      	ldr	r3, [r7, #20]
 80067e4:	2b01      	cmp	r3, #1
 80067e6:	d11b      	bne.n	8006820 <vTaskStartScheduler+0x8c>
	__asm volatile
 80067e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067ec:	f383 8811 	msr	BASEPRI, r3
 80067f0:	f3bf 8f6f 	isb	sy
 80067f4:	f3bf 8f4f 	dsb	sy
 80067f8:	613b      	str	r3, [r7, #16]
}
 80067fa:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80067fc:	4b15      	ldr	r3, [pc, #84]	; (8006854 <vTaskStartScheduler+0xc0>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	334c      	adds	r3, #76	; 0x4c
 8006802:	4a15      	ldr	r2, [pc, #84]	; (8006858 <vTaskStartScheduler+0xc4>)
 8006804:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006806:	4b15      	ldr	r3, [pc, #84]	; (800685c <vTaskStartScheduler+0xc8>)
 8006808:	f04f 32ff 	mov.w	r2, #4294967295
 800680c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800680e:	4b14      	ldr	r3, [pc, #80]	; (8006860 <vTaskStartScheduler+0xcc>)
 8006810:	2201      	movs	r2, #1
 8006812:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006814:	4b13      	ldr	r3, [pc, #76]	; (8006864 <vTaskStartScheduler+0xd0>)
 8006816:	2200      	movs	r2, #0
 8006818:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800681a:	f000 fbd1 	bl	8006fc0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800681e:	e00e      	b.n	800683e <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006820:	697b      	ldr	r3, [r7, #20]
 8006822:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006826:	d10a      	bne.n	800683e <vTaskStartScheduler+0xaa>
	__asm volatile
 8006828:	f04f 0350 	mov.w	r3, #80	; 0x50
 800682c:	f383 8811 	msr	BASEPRI, r3
 8006830:	f3bf 8f6f 	isb	sy
 8006834:	f3bf 8f4f 	dsb	sy
 8006838:	60fb      	str	r3, [r7, #12]
}
 800683a:	bf00      	nop
 800683c:	e7fe      	b.n	800683c <vTaskStartScheduler+0xa8>
}
 800683e:	bf00      	nop
 8006840:	3718      	adds	r7, #24
 8006842:	46bd      	mov	sp, r7
 8006844:	bd80      	pop	{r7, pc}
 8006846:	bf00      	nop
 8006848:	0800bba0 	.word	0x0800bba0
 800684c:	08006bf1 	.word	0x08006bf1
 8006850:	20000798 	.word	0x20000798
 8006854:	20000674 	.word	0x20000674
 8006858:	200001e0 	.word	0x200001e0
 800685c:	20000794 	.word	0x20000794
 8006860:	20000780 	.word	0x20000780
 8006864:	20000778 	.word	0x20000778

08006868 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006868:	b480      	push	{r7}
 800686a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800686c:	4b04      	ldr	r3, [pc, #16]	; (8006880 <vTaskSuspendAll+0x18>)
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	3301      	adds	r3, #1
 8006872:	4a03      	ldr	r2, [pc, #12]	; (8006880 <vTaskSuspendAll+0x18>)
 8006874:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006876:	bf00      	nop
 8006878:	46bd      	mov	sp, r7
 800687a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687e:	4770      	bx	lr
 8006880:	2000079c 	.word	0x2000079c

08006884 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006884:	b580      	push	{r7, lr}
 8006886:	b084      	sub	sp, #16
 8006888:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800688a:	2300      	movs	r3, #0
 800688c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800688e:	2300      	movs	r3, #0
 8006890:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006892:	4b41      	ldr	r3, [pc, #260]	; (8006998 <xTaskResumeAll+0x114>)
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	2b00      	cmp	r3, #0
 8006898:	d10a      	bne.n	80068b0 <xTaskResumeAll+0x2c>
	__asm volatile
 800689a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800689e:	f383 8811 	msr	BASEPRI, r3
 80068a2:	f3bf 8f6f 	isb	sy
 80068a6:	f3bf 8f4f 	dsb	sy
 80068aa:	603b      	str	r3, [r7, #0]
}
 80068ac:	bf00      	nop
 80068ae:	e7fe      	b.n	80068ae <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80068b0:	f000 fc28 	bl	8007104 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80068b4:	4b38      	ldr	r3, [pc, #224]	; (8006998 <xTaskResumeAll+0x114>)
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	3b01      	subs	r3, #1
 80068ba:	4a37      	ldr	r2, [pc, #220]	; (8006998 <xTaskResumeAll+0x114>)
 80068bc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80068be:	4b36      	ldr	r3, [pc, #216]	; (8006998 <xTaskResumeAll+0x114>)
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d161      	bne.n	800698a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80068c6:	4b35      	ldr	r3, [pc, #212]	; (800699c <xTaskResumeAll+0x118>)
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d05d      	beq.n	800698a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80068ce:	e02e      	b.n	800692e <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80068d0:	4b33      	ldr	r3, [pc, #204]	; (80069a0 <xTaskResumeAll+0x11c>)
 80068d2:	68db      	ldr	r3, [r3, #12]
 80068d4:	68db      	ldr	r3, [r3, #12]
 80068d6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	3318      	adds	r3, #24
 80068dc:	4618      	mov	r0, r3
 80068de:	f7ff fd50 	bl	8006382 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	3304      	adds	r3, #4
 80068e6:	4618      	mov	r0, r3
 80068e8:	f7ff fd4b 	bl	8006382 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068f0:	2201      	movs	r2, #1
 80068f2:	409a      	lsls	r2, r3
 80068f4:	4b2b      	ldr	r3, [pc, #172]	; (80069a4 <xTaskResumeAll+0x120>)
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	4313      	orrs	r3, r2
 80068fa:	4a2a      	ldr	r2, [pc, #168]	; (80069a4 <xTaskResumeAll+0x120>)
 80068fc:	6013      	str	r3, [r2, #0]
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006902:	4613      	mov	r3, r2
 8006904:	009b      	lsls	r3, r3, #2
 8006906:	4413      	add	r3, r2
 8006908:	009b      	lsls	r3, r3, #2
 800690a:	4a27      	ldr	r2, [pc, #156]	; (80069a8 <xTaskResumeAll+0x124>)
 800690c:	441a      	add	r2, r3
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	3304      	adds	r3, #4
 8006912:	4619      	mov	r1, r3
 8006914:	4610      	mov	r0, r2
 8006916:	f7ff fcd7 	bl	80062c8 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800691e:	4b23      	ldr	r3, [pc, #140]	; (80069ac <xTaskResumeAll+0x128>)
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006924:	429a      	cmp	r2, r3
 8006926:	d302      	bcc.n	800692e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8006928:	4b21      	ldr	r3, [pc, #132]	; (80069b0 <xTaskResumeAll+0x12c>)
 800692a:	2201      	movs	r2, #1
 800692c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800692e:	4b1c      	ldr	r3, [pc, #112]	; (80069a0 <xTaskResumeAll+0x11c>)
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	2b00      	cmp	r3, #0
 8006934:	d1cc      	bne.n	80068d0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	2b00      	cmp	r3, #0
 800693a:	d001      	beq.n	8006940 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800693c:	f000 fa12 	bl	8006d64 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006940:	4b1c      	ldr	r3, [pc, #112]	; (80069b4 <xTaskResumeAll+0x130>)
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	2b00      	cmp	r3, #0
 800694a:	d010      	beq.n	800696e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800694c:	f000 f836 	bl	80069bc <xTaskIncrementTick>
 8006950:	4603      	mov	r3, r0
 8006952:	2b00      	cmp	r3, #0
 8006954:	d002      	beq.n	800695c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8006956:	4b16      	ldr	r3, [pc, #88]	; (80069b0 <xTaskResumeAll+0x12c>)
 8006958:	2201      	movs	r2, #1
 800695a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	3b01      	subs	r3, #1
 8006960:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d1f1      	bne.n	800694c <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8006968:	4b12      	ldr	r3, [pc, #72]	; (80069b4 <xTaskResumeAll+0x130>)
 800696a:	2200      	movs	r2, #0
 800696c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800696e:	4b10      	ldr	r3, [pc, #64]	; (80069b0 <xTaskResumeAll+0x12c>)
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	2b00      	cmp	r3, #0
 8006974:	d009      	beq.n	800698a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006976:	2301      	movs	r3, #1
 8006978:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800697a:	4b0f      	ldr	r3, [pc, #60]	; (80069b8 <xTaskResumeAll+0x134>)
 800697c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006980:	601a      	str	r2, [r3, #0]
 8006982:	f3bf 8f4f 	dsb	sy
 8006986:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800698a:	f000 fbeb 	bl	8007164 <vPortExitCritical>

	return xAlreadyYielded;
 800698e:	68bb      	ldr	r3, [r7, #8]
}
 8006990:	4618      	mov	r0, r3
 8006992:	3710      	adds	r7, #16
 8006994:	46bd      	mov	sp, r7
 8006996:	bd80      	pop	{r7, pc}
 8006998:	2000079c 	.word	0x2000079c
 800699c:	20000774 	.word	0x20000774
 80069a0:	20000734 	.word	0x20000734
 80069a4:	2000077c 	.word	0x2000077c
 80069a8:	20000678 	.word	0x20000678
 80069ac:	20000674 	.word	0x20000674
 80069b0:	20000788 	.word	0x20000788
 80069b4:	20000784 	.word	0x20000784
 80069b8:	e000ed04 	.word	0xe000ed04

080069bc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80069bc:	b580      	push	{r7, lr}
 80069be:	b086      	sub	sp, #24
 80069c0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80069c2:	2300      	movs	r3, #0
 80069c4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80069c6:	4b4e      	ldr	r3, [pc, #312]	; (8006b00 <xTaskIncrementTick+0x144>)
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	f040 808e 	bne.w	8006aec <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80069d0:	4b4c      	ldr	r3, [pc, #304]	; (8006b04 <xTaskIncrementTick+0x148>)
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	3301      	adds	r3, #1
 80069d6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80069d8:	4a4a      	ldr	r2, [pc, #296]	; (8006b04 <xTaskIncrementTick+0x148>)
 80069da:	693b      	ldr	r3, [r7, #16]
 80069dc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80069de:	693b      	ldr	r3, [r7, #16]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d120      	bne.n	8006a26 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80069e4:	4b48      	ldr	r3, [pc, #288]	; (8006b08 <xTaskIncrementTick+0x14c>)
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d00a      	beq.n	8006a04 <xTaskIncrementTick+0x48>
	__asm volatile
 80069ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069f2:	f383 8811 	msr	BASEPRI, r3
 80069f6:	f3bf 8f6f 	isb	sy
 80069fa:	f3bf 8f4f 	dsb	sy
 80069fe:	603b      	str	r3, [r7, #0]
}
 8006a00:	bf00      	nop
 8006a02:	e7fe      	b.n	8006a02 <xTaskIncrementTick+0x46>
 8006a04:	4b40      	ldr	r3, [pc, #256]	; (8006b08 <xTaskIncrementTick+0x14c>)
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	60fb      	str	r3, [r7, #12]
 8006a0a:	4b40      	ldr	r3, [pc, #256]	; (8006b0c <xTaskIncrementTick+0x150>)
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	4a3e      	ldr	r2, [pc, #248]	; (8006b08 <xTaskIncrementTick+0x14c>)
 8006a10:	6013      	str	r3, [r2, #0]
 8006a12:	4a3e      	ldr	r2, [pc, #248]	; (8006b0c <xTaskIncrementTick+0x150>)
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	6013      	str	r3, [r2, #0]
 8006a18:	4b3d      	ldr	r3, [pc, #244]	; (8006b10 <xTaskIncrementTick+0x154>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	3301      	adds	r3, #1
 8006a1e:	4a3c      	ldr	r2, [pc, #240]	; (8006b10 <xTaskIncrementTick+0x154>)
 8006a20:	6013      	str	r3, [r2, #0]
 8006a22:	f000 f99f 	bl	8006d64 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006a26:	4b3b      	ldr	r3, [pc, #236]	; (8006b14 <xTaskIncrementTick+0x158>)
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	693a      	ldr	r2, [r7, #16]
 8006a2c:	429a      	cmp	r2, r3
 8006a2e:	d348      	bcc.n	8006ac2 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006a30:	4b35      	ldr	r3, [pc, #212]	; (8006b08 <xTaskIncrementTick+0x14c>)
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d104      	bne.n	8006a44 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a3a:	4b36      	ldr	r3, [pc, #216]	; (8006b14 <xTaskIncrementTick+0x158>)
 8006a3c:	f04f 32ff 	mov.w	r2, #4294967295
 8006a40:	601a      	str	r2, [r3, #0]
					break;
 8006a42:	e03e      	b.n	8006ac2 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a44:	4b30      	ldr	r3, [pc, #192]	; (8006b08 <xTaskIncrementTick+0x14c>)
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	68db      	ldr	r3, [r3, #12]
 8006a4a:	68db      	ldr	r3, [r3, #12]
 8006a4c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006a4e:	68bb      	ldr	r3, [r7, #8]
 8006a50:	685b      	ldr	r3, [r3, #4]
 8006a52:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006a54:	693a      	ldr	r2, [r7, #16]
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	429a      	cmp	r2, r3
 8006a5a:	d203      	bcs.n	8006a64 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006a5c:	4a2d      	ldr	r2, [pc, #180]	; (8006b14 <xTaskIncrementTick+0x158>)
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006a62:	e02e      	b.n	8006ac2 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006a64:	68bb      	ldr	r3, [r7, #8]
 8006a66:	3304      	adds	r3, #4
 8006a68:	4618      	mov	r0, r3
 8006a6a:	f7ff fc8a 	bl	8006382 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006a6e:	68bb      	ldr	r3, [r7, #8]
 8006a70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d004      	beq.n	8006a80 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006a76:	68bb      	ldr	r3, [r7, #8]
 8006a78:	3318      	adds	r3, #24
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	f7ff fc81 	bl	8006382 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006a80:	68bb      	ldr	r3, [r7, #8]
 8006a82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a84:	2201      	movs	r2, #1
 8006a86:	409a      	lsls	r2, r3
 8006a88:	4b23      	ldr	r3, [pc, #140]	; (8006b18 <xTaskIncrementTick+0x15c>)
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	4313      	orrs	r3, r2
 8006a8e:	4a22      	ldr	r2, [pc, #136]	; (8006b18 <xTaskIncrementTick+0x15c>)
 8006a90:	6013      	str	r3, [r2, #0]
 8006a92:	68bb      	ldr	r3, [r7, #8]
 8006a94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a96:	4613      	mov	r3, r2
 8006a98:	009b      	lsls	r3, r3, #2
 8006a9a:	4413      	add	r3, r2
 8006a9c:	009b      	lsls	r3, r3, #2
 8006a9e:	4a1f      	ldr	r2, [pc, #124]	; (8006b1c <xTaskIncrementTick+0x160>)
 8006aa0:	441a      	add	r2, r3
 8006aa2:	68bb      	ldr	r3, [r7, #8]
 8006aa4:	3304      	adds	r3, #4
 8006aa6:	4619      	mov	r1, r3
 8006aa8:	4610      	mov	r0, r2
 8006aaa:	f7ff fc0d 	bl	80062c8 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006aae:	68bb      	ldr	r3, [r7, #8]
 8006ab0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ab2:	4b1b      	ldr	r3, [pc, #108]	; (8006b20 <xTaskIncrementTick+0x164>)
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ab8:	429a      	cmp	r2, r3
 8006aba:	d3b9      	bcc.n	8006a30 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8006abc:	2301      	movs	r3, #1
 8006abe:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006ac0:	e7b6      	b.n	8006a30 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006ac2:	4b17      	ldr	r3, [pc, #92]	; (8006b20 <xTaskIncrementTick+0x164>)
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ac8:	4914      	ldr	r1, [pc, #80]	; (8006b1c <xTaskIncrementTick+0x160>)
 8006aca:	4613      	mov	r3, r2
 8006acc:	009b      	lsls	r3, r3, #2
 8006ace:	4413      	add	r3, r2
 8006ad0:	009b      	lsls	r3, r3, #2
 8006ad2:	440b      	add	r3, r1
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	2b01      	cmp	r3, #1
 8006ad8:	d901      	bls.n	8006ade <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8006ada:	2301      	movs	r3, #1
 8006adc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006ade:	4b11      	ldr	r3, [pc, #68]	; (8006b24 <xTaskIncrementTick+0x168>)
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d007      	beq.n	8006af6 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8006ae6:	2301      	movs	r3, #1
 8006ae8:	617b      	str	r3, [r7, #20]
 8006aea:	e004      	b.n	8006af6 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006aec:	4b0e      	ldr	r3, [pc, #56]	; (8006b28 <xTaskIncrementTick+0x16c>)
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	3301      	adds	r3, #1
 8006af2:	4a0d      	ldr	r2, [pc, #52]	; (8006b28 <xTaskIncrementTick+0x16c>)
 8006af4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006af6:	697b      	ldr	r3, [r7, #20]
}
 8006af8:	4618      	mov	r0, r3
 8006afa:	3718      	adds	r7, #24
 8006afc:	46bd      	mov	sp, r7
 8006afe:	bd80      	pop	{r7, pc}
 8006b00:	2000079c 	.word	0x2000079c
 8006b04:	20000778 	.word	0x20000778
 8006b08:	2000072c 	.word	0x2000072c
 8006b0c:	20000730 	.word	0x20000730
 8006b10:	2000078c 	.word	0x2000078c
 8006b14:	20000794 	.word	0x20000794
 8006b18:	2000077c 	.word	0x2000077c
 8006b1c:	20000678 	.word	0x20000678
 8006b20:	20000674 	.word	0x20000674
 8006b24:	20000788 	.word	0x20000788
 8006b28:	20000784 	.word	0x20000784

08006b2c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006b2c:	b480      	push	{r7}
 8006b2e:	b087      	sub	sp, #28
 8006b30:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006b32:	4b29      	ldr	r3, [pc, #164]	; (8006bd8 <vTaskSwitchContext+0xac>)
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d003      	beq.n	8006b42 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006b3a:	4b28      	ldr	r3, [pc, #160]	; (8006bdc <vTaskSwitchContext+0xb0>)
 8006b3c:	2201      	movs	r2, #1
 8006b3e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006b40:	e044      	b.n	8006bcc <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8006b42:	4b26      	ldr	r3, [pc, #152]	; (8006bdc <vTaskSwitchContext+0xb0>)
 8006b44:	2200      	movs	r2, #0
 8006b46:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b48:	4b25      	ldr	r3, [pc, #148]	; (8006be0 <vTaskSwitchContext+0xb4>)
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	fab3 f383 	clz	r3, r3
 8006b54:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8006b56:	7afb      	ldrb	r3, [r7, #11]
 8006b58:	f1c3 031f 	rsb	r3, r3, #31
 8006b5c:	617b      	str	r3, [r7, #20]
 8006b5e:	4921      	ldr	r1, [pc, #132]	; (8006be4 <vTaskSwitchContext+0xb8>)
 8006b60:	697a      	ldr	r2, [r7, #20]
 8006b62:	4613      	mov	r3, r2
 8006b64:	009b      	lsls	r3, r3, #2
 8006b66:	4413      	add	r3, r2
 8006b68:	009b      	lsls	r3, r3, #2
 8006b6a:	440b      	add	r3, r1
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d10a      	bne.n	8006b88 <vTaskSwitchContext+0x5c>
	__asm volatile
 8006b72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b76:	f383 8811 	msr	BASEPRI, r3
 8006b7a:	f3bf 8f6f 	isb	sy
 8006b7e:	f3bf 8f4f 	dsb	sy
 8006b82:	607b      	str	r3, [r7, #4]
}
 8006b84:	bf00      	nop
 8006b86:	e7fe      	b.n	8006b86 <vTaskSwitchContext+0x5a>
 8006b88:	697a      	ldr	r2, [r7, #20]
 8006b8a:	4613      	mov	r3, r2
 8006b8c:	009b      	lsls	r3, r3, #2
 8006b8e:	4413      	add	r3, r2
 8006b90:	009b      	lsls	r3, r3, #2
 8006b92:	4a14      	ldr	r2, [pc, #80]	; (8006be4 <vTaskSwitchContext+0xb8>)
 8006b94:	4413      	add	r3, r2
 8006b96:	613b      	str	r3, [r7, #16]
 8006b98:	693b      	ldr	r3, [r7, #16]
 8006b9a:	685b      	ldr	r3, [r3, #4]
 8006b9c:	685a      	ldr	r2, [r3, #4]
 8006b9e:	693b      	ldr	r3, [r7, #16]
 8006ba0:	605a      	str	r2, [r3, #4]
 8006ba2:	693b      	ldr	r3, [r7, #16]
 8006ba4:	685a      	ldr	r2, [r3, #4]
 8006ba6:	693b      	ldr	r3, [r7, #16]
 8006ba8:	3308      	adds	r3, #8
 8006baa:	429a      	cmp	r2, r3
 8006bac:	d104      	bne.n	8006bb8 <vTaskSwitchContext+0x8c>
 8006bae:	693b      	ldr	r3, [r7, #16]
 8006bb0:	685b      	ldr	r3, [r3, #4]
 8006bb2:	685a      	ldr	r2, [r3, #4]
 8006bb4:	693b      	ldr	r3, [r7, #16]
 8006bb6:	605a      	str	r2, [r3, #4]
 8006bb8:	693b      	ldr	r3, [r7, #16]
 8006bba:	685b      	ldr	r3, [r3, #4]
 8006bbc:	68db      	ldr	r3, [r3, #12]
 8006bbe:	4a0a      	ldr	r2, [pc, #40]	; (8006be8 <vTaskSwitchContext+0xbc>)
 8006bc0:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006bc2:	4b09      	ldr	r3, [pc, #36]	; (8006be8 <vTaskSwitchContext+0xbc>)
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	334c      	adds	r3, #76	; 0x4c
 8006bc8:	4a08      	ldr	r2, [pc, #32]	; (8006bec <vTaskSwitchContext+0xc0>)
 8006bca:	6013      	str	r3, [r2, #0]
}
 8006bcc:	bf00      	nop
 8006bce:	371c      	adds	r7, #28
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd6:	4770      	bx	lr
 8006bd8:	2000079c 	.word	0x2000079c
 8006bdc:	20000788 	.word	0x20000788
 8006be0:	2000077c 	.word	0x2000077c
 8006be4:	20000678 	.word	0x20000678
 8006be8:	20000674 	.word	0x20000674
 8006bec:	200001e0 	.word	0x200001e0

08006bf0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006bf0:	b580      	push	{r7, lr}
 8006bf2:	b082      	sub	sp, #8
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006bf8:	f000 f852 	bl	8006ca0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006bfc:	4b06      	ldr	r3, [pc, #24]	; (8006c18 <prvIdleTask+0x28>)
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	2b01      	cmp	r3, #1
 8006c02:	d9f9      	bls.n	8006bf8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006c04:	4b05      	ldr	r3, [pc, #20]	; (8006c1c <prvIdleTask+0x2c>)
 8006c06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c0a:	601a      	str	r2, [r3, #0]
 8006c0c:	f3bf 8f4f 	dsb	sy
 8006c10:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006c14:	e7f0      	b.n	8006bf8 <prvIdleTask+0x8>
 8006c16:	bf00      	nop
 8006c18:	20000678 	.word	0x20000678
 8006c1c:	e000ed04 	.word	0xe000ed04

08006c20 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006c20:	b580      	push	{r7, lr}
 8006c22:	b082      	sub	sp, #8
 8006c24:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006c26:	2300      	movs	r3, #0
 8006c28:	607b      	str	r3, [r7, #4]
 8006c2a:	e00c      	b.n	8006c46 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006c2c:	687a      	ldr	r2, [r7, #4]
 8006c2e:	4613      	mov	r3, r2
 8006c30:	009b      	lsls	r3, r3, #2
 8006c32:	4413      	add	r3, r2
 8006c34:	009b      	lsls	r3, r3, #2
 8006c36:	4a12      	ldr	r2, [pc, #72]	; (8006c80 <prvInitialiseTaskLists+0x60>)
 8006c38:	4413      	add	r3, r2
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	f7ff fb17 	bl	800626e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	3301      	adds	r3, #1
 8006c44:	607b      	str	r3, [r7, #4]
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2b06      	cmp	r3, #6
 8006c4a:	d9ef      	bls.n	8006c2c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006c4c:	480d      	ldr	r0, [pc, #52]	; (8006c84 <prvInitialiseTaskLists+0x64>)
 8006c4e:	f7ff fb0e 	bl	800626e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006c52:	480d      	ldr	r0, [pc, #52]	; (8006c88 <prvInitialiseTaskLists+0x68>)
 8006c54:	f7ff fb0b 	bl	800626e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006c58:	480c      	ldr	r0, [pc, #48]	; (8006c8c <prvInitialiseTaskLists+0x6c>)
 8006c5a:	f7ff fb08 	bl	800626e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006c5e:	480c      	ldr	r0, [pc, #48]	; (8006c90 <prvInitialiseTaskLists+0x70>)
 8006c60:	f7ff fb05 	bl	800626e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006c64:	480b      	ldr	r0, [pc, #44]	; (8006c94 <prvInitialiseTaskLists+0x74>)
 8006c66:	f7ff fb02 	bl	800626e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006c6a:	4b0b      	ldr	r3, [pc, #44]	; (8006c98 <prvInitialiseTaskLists+0x78>)
 8006c6c:	4a05      	ldr	r2, [pc, #20]	; (8006c84 <prvInitialiseTaskLists+0x64>)
 8006c6e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006c70:	4b0a      	ldr	r3, [pc, #40]	; (8006c9c <prvInitialiseTaskLists+0x7c>)
 8006c72:	4a05      	ldr	r2, [pc, #20]	; (8006c88 <prvInitialiseTaskLists+0x68>)
 8006c74:	601a      	str	r2, [r3, #0]
}
 8006c76:	bf00      	nop
 8006c78:	3708      	adds	r7, #8
 8006c7a:	46bd      	mov	sp, r7
 8006c7c:	bd80      	pop	{r7, pc}
 8006c7e:	bf00      	nop
 8006c80:	20000678 	.word	0x20000678
 8006c84:	20000704 	.word	0x20000704
 8006c88:	20000718 	.word	0x20000718
 8006c8c:	20000734 	.word	0x20000734
 8006c90:	20000748 	.word	0x20000748
 8006c94:	20000760 	.word	0x20000760
 8006c98:	2000072c 	.word	0x2000072c
 8006c9c:	20000730 	.word	0x20000730

08006ca0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	b082      	sub	sp, #8
 8006ca4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006ca6:	e019      	b.n	8006cdc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006ca8:	f000 fa2c 	bl	8007104 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006cac:	4b10      	ldr	r3, [pc, #64]	; (8006cf0 <prvCheckTasksWaitingTermination+0x50>)
 8006cae:	68db      	ldr	r3, [r3, #12]
 8006cb0:	68db      	ldr	r3, [r3, #12]
 8006cb2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	3304      	adds	r3, #4
 8006cb8:	4618      	mov	r0, r3
 8006cba:	f7ff fb62 	bl	8006382 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006cbe:	4b0d      	ldr	r3, [pc, #52]	; (8006cf4 <prvCheckTasksWaitingTermination+0x54>)
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	3b01      	subs	r3, #1
 8006cc4:	4a0b      	ldr	r2, [pc, #44]	; (8006cf4 <prvCheckTasksWaitingTermination+0x54>)
 8006cc6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006cc8:	4b0b      	ldr	r3, [pc, #44]	; (8006cf8 <prvCheckTasksWaitingTermination+0x58>)
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	3b01      	subs	r3, #1
 8006cce:	4a0a      	ldr	r2, [pc, #40]	; (8006cf8 <prvCheckTasksWaitingTermination+0x58>)
 8006cd0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006cd2:	f000 fa47 	bl	8007164 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006cd6:	6878      	ldr	r0, [r7, #4]
 8006cd8:	f000 f810 	bl	8006cfc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006cdc:	4b06      	ldr	r3, [pc, #24]	; (8006cf8 <prvCheckTasksWaitingTermination+0x58>)
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d1e1      	bne.n	8006ca8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006ce4:	bf00      	nop
 8006ce6:	bf00      	nop
 8006ce8:	3708      	adds	r7, #8
 8006cea:	46bd      	mov	sp, r7
 8006cec:	bd80      	pop	{r7, pc}
 8006cee:	bf00      	nop
 8006cf0:	20000748 	.word	0x20000748
 8006cf4:	20000774 	.word	0x20000774
 8006cf8:	2000075c 	.word	0x2000075c

08006cfc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	b084      	sub	sp, #16
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	334c      	adds	r3, #76	; 0x4c
 8006d08:	4618      	mov	r0, r3
 8006d0a:	f002 f91d 	bl	8008f48 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d108      	bne.n	8006d2a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	f000 fb9f 	bl	8007460 <vPortFree>
				vPortFree( pxTCB );
 8006d22:	6878      	ldr	r0, [r7, #4]
 8006d24:	f000 fb9c 	bl	8007460 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006d28:	e018      	b.n	8006d5c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8006d30:	2b01      	cmp	r3, #1
 8006d32:	d103      	bne.n	8006d3c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006d34:	6878      	ldr	r0, [r7, #4]
 8006d36:	f000 fb93 	bl	8007460 <vPortFree>
	}
 8006d3a:	e00f      	b.n	8006d5c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8006d42:	2b02      	cmp	r3, #2
 8006d44:	d00a      	beq.n	8006d5c <prvDeleteTCB+0x60>
	__asm volatile
 8006d46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d4a:	f383 8811 	msr	BASEPRI, r3
 8006d4e:	f3bf 8f6f 	isb	sy
 8006d52:	f3bf 8f4f 	dsb	sy
 8006d56:	60fb      	str	r3, [r7, #12]
}
 8006d58:	bf00      	nop
 8006d5a:	e7fe      	b.n	8006d5a <prvDeleteTCB+0x5e>
	}
 8006d5c:	bf00      	nop
 8006d5e:	3710      	adds	r7, #16
 8006d60:	46bd      	mov	sp, r7
 8006d62:	bd80      	pop	{r7, pc}

08006d64 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006d64:	b480      	push	{r7}
 8006d66:	b083      	sub	sp, #12
 8006d68:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006d6a:	4b0c      	ldr	r3, [pc, #48]	; (8006d9c <prvResetNextTaskUnblockTime+0x38>)
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d104      	bne.n	8006d7e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006d74:	4b0a      	ldr	r3, [pc, #40]	; (8006da0 <prvResetNextTaskUnblockTime+0x3c>)
 8006d76:	f04f 32ff 	mov.w	r2, #4294967295
 8006d7a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006d7c:	e008      	b.n	8006d90 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d7e:	4b07      	ldr	r3, [pc, #28]	; (8006d9c <prvResetNextTaskUnblockTime+0x38>)
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	68db      	ldr	r3, [r3, #12]
 8006d84:	68db      	ldr	r3, [r3, #12]
 8006d86:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	685b      	ldr	r3, [r3, #4]
 8006d8c:	4a04      	ldr	r2, [pc, #16]	; (8006da0 <prvResetNextTaskUnblockTime+0x3c>)
 8006d8e:	6013      	str	r3, [r2, #0]
}
 8006d90:	bf00      	nop
 8006d92:	370c      	adds	r7, #12
 8006d94:	46bd      	mov	sp, r7
 8006d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9a:	4770      	bx	lr
 8006d9c:	2000072c 	.word	0x2000072c
 8006da0:	20000794 	.word	0x20000794

08006da4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006da4:	b480      	push	{r7}
 8006da6:	b083      	sub	sp, #12
 8006da8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006daa:	4b0b      	ldr	r3, [pc, #44]	; (8006dd8 <xTaskGetSchedulerState+0x34>)
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d102      	bne.n	8006db8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006db2:	2301      	movs	r3, #1
 8006db4:	607b      	str	r3, [r7, #4]
 8006db6:	e008      	b.n	8006dca <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006db8:	4b08      	ldr	r3, [pc, #32]	; (8006ddc <xTaskGetSchedulerState+0x38>)
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d102      	bne.n	8006dc6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006dc0:	2302      	movs	r3, #2
 8006dc2:	607b      	str	r3, [r7, #4]
 8006dc4:	e001      	b.n	8006dca <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006dca:	687b      	ldr	r3, [r7, #4]
	}
 8006dcc:	4618      	mov	r0, r3
 8006dce:	370c      	adds	r7, #12
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd6:	4770      	bx	lr
 8006dd8:	20000780 	.word	0x20000780
 8006ddc:	2000079c 	.word	0x2000079c

08006de0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006de0:	b580      	push	{r7, lr}
 8006de2:	b084      	sub	sp, #16
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
 8006de8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006dea:	4b29      	ldr	r3, [pc, #164]	; (8006e90 <prvAddCurrentTaskToDelayedList+0xb0>)
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006df0:	4b28      	ldr	r3, [pc, #160]	; (8006e94 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	3304      	adds	r3, #4
 8006df6:	4618      	mov	r0, r3
 8006df8:	f7ff fac3 	bl	8006382 <uxListRemove>
 8006dfc:	4603      	mov	r3, r0
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d10b      	bne.n	8006e1a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8006e02:	4b24      	ldr	r3, [pc, #144]	; (8006e94 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e08:	2201      	movs	r2, #1
 8006e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8006e0e:	43da      	mvns	r2, r3
 8006e10:	4b21      	ldr	r3, [pc, #132]	; (8006e98 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	4013      	ands	r3, r2
 8006e16:	4a20      	ldr	r2, [pc, #128]	; (8006e98 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006e18:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e20:	d10a      	bne.n	8006e38 <prvAddCurrentTaskToDelayedList+0x58>
 8006e22:	683b      	ldr	r3, [r7, #0]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d007      	beq.n	8006e38 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006e28:	4b1a      	ldr	r3, [pc, #104]	; (8006e94 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	3304      	adds	r3, #4
 8006e2e:	4619      	mov	r1, r3
 8006e30:	481a      	ldr	r0, [pc, #104]	; (8006e9c <prvAddCurrentTaskToDelayedList+0xbc>)
 8006e32:	f7ff fa49 	bl	80062c8 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006e36:	e026      	b.n	8006e86 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006e38:	68fa      	ldr	r2, [r7, #12]
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	4413      	add	r3, r2
 8006e3e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006e40:	4b14      	ldr	r3, [pc, #80]	; (8006e94 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	68ba      	ldr	r2, [r7, #8]
 8006e46:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006e48:	68ba      	ldr	r2, [r7, #8]
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	429a      	cmp	r2, r3
 8006e4e:	d209      	bcs.n	8006e64 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006e50:	4b13      	ldr	r3, [pc, #76]	; (8006ea0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8006e52:	681a      	ldr	r2, [r3, #0]
 8006e54:	4b0f      	ldr	r3, [pc, #60]	; (8006e94 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	3304      	adds	r3, #4
 8006e5a:	4619      	mov	r1, r3
 8006e5c:	4610      	mov	r0, r2
 8006e5e:	f7ff fa57 	bl	8006310 <vListInsert>
}
 8006e62:	e010      	b.n	8006e86 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006e64:	4b0f      	ldr	r3, [pc, #60]	; (8006ea4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006e66:	681a      	ldr	r2, [r3, #0]
 8006e68:	4b0a      	ldr	r3, [pc, #40]	; (8006e94 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	3304      	adds	r3, #4
 8006e6e:	4619      	mov	r1, r3
 8006e70:	4610      	mov	r0, r2
 8006e72:	f7ff fa4d 	bl	8006310 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006e76:	4b0c      	ldr	r3, [pc, #48]	; (8006ea8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	68ba      	ldr	r2, [r7, #8]
 8006e7c:	429a      	cmp	r2, r3
 8006e7e:	d202      	bcs.n	8006e86 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006e80:	4a09      	ldr	r2, [pc, #36]	; (8006ea8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006e82:	68bb      	ldr	r3, [r7, #8]
 8006e84:	6013      	str	r3, [r2, #0]
}
 8006e86:	bf00      	nop
 8006e88:	3710      	adds	r7, #16
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	bd80      	pop	{r7, pc}
 8006e8e:	bf00      	nop
 8006e90:	20000778 	.word	0x20000778
 8006e94:	20000674 	.word	0x20000674
 8006e98:	2000077c 	.word	0x2000077c
 8006e9c:	20000760 	.word	0x20000760
 8006ea0:	20000730 	.word	0x20000730
 8006ea4:	2000072c 	.word	0x2000072c
 8006ea8:	20000794 	.word	0x20000794

08006eac <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006eac:	b480      	push	{r7}
 8006eae:	b085      	sub	sp, #20
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	60f8      	str	r0, [r7, #12]
 8006eb4:	60b9      	str	r1, [r7, #8]
 8006eb6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	3b04      	subs	r3, #4
 8006ebc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006ec4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	3b04      	subs	r3, #4
 8006eca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006ecc:	68bb      	ldr	r3, [r7, #8]
 8006ece:	f023 0201 	bic.w	r2, r3, #1
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	3b04      	subs	r3, #4
 8006eda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006edc:	4a0c      	ldr	r2, [pc, #48]	; (8006f10 <pxPortInitialiseStack+0x64>)
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	3b14      	subs	r3, #20
 8006ee6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006ee8:	687a      	ldr	r2, [r7, #4]
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	3b04      	subs	r3, #4
 8006ef2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	f06f 0202 	mvn.w	r2, #2
 8006efa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	3b20      	subs	r3, #32
 8006f00:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006f02:	68fb      	ldr	r3, [r7, #12]
}
 8006f04:	4618      	mov	r0, r3
 8006f06:	3714      	adds	r7, #20
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0e:	4770      	bx	lr
 8006f10:	08006f15 	.word	0x08006f15

08006f14 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006f14:	b480      	push	{r7}
 8006f16:	b085      	sub	sp, #20
 8006f18:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006f1e:	4b12      	ldr	r3, [pc, #72]	; (8006f68 <prvTaskExitError+0x54>)
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f26:	d00a      	beq.n	8006f3e <prvTaskExitError+0x2a>
	__asm volatile
 8006f28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f2c:	f383 8811 	msr	BASEPRI, r3
 8006f30:	f3bf 8f6f 	isb	sy
 8006f34:	f3bf 8f4f 	dsb	sy
 8006f38:	60fb      	str	r3, [r7, #12]
}
 8006f3a:	bf00      	nop
 8006f3c:	e7fe      	b.n	8006f3c <prvTaskExitError+0x28>
	__asm volatile
 8006f3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f42:	f383 8811 	msr	BASEPRI, r3
 8006f46:	f3bf 8f6f 	isb	sy
 8006f4a:	f3bf 8f4f 	dsb	sy
 8006f4e:	60bb      	str	r3, [r7, #8]
}
 8006f50:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006f52:	bf00      	nop
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d0fc      	beq.n	8006f54 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006f5a:	bf00      	nop
 8006f5c:	bf00      	nop
 8006f5e:	3714      	adds	r7, #20
 8006f60:	46bd      	mov	sp, r7
 8006f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f66:	4770      	bx	lr
 8006f68:	20000018 	.word	0x20000018
 8006f6c:	00000000 	.word	0x00000000

08006f70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006f70:	4b07      	ldr	r3, [pc, #28]	; (8006f90 <pxCurrentTCBConst2>)
 8006f72:	6819      	ldr	r1, [r3, #0]
 8006f74:	6808      	ldr	r0, [r1, #0]
 8006f76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f7a:	f380 8809 	msr	PSP, r0
 8006f7e:	f3bf 8f6f 	isb	sy
 8006f82:	f04f 0000 	mov.w	r0, #0
 8006f86:	f380 8811 	msr	BASEPRI, r0
 8006f8a:	4770      	bx	lr
 8006f8c:	f3af 8000 	nop.w

08006f90 <pxCurrentTCBConst2>:
 8006f90:	20000674 	.word	0x20000674
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006f94:	bf00      	nop
 8006f96:	bf00      	nop

08006f98 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006f98:	4808      	ldr	r0, [pc, #32]	; (8006fbc <prvPortStartFirstTask+0x24>)
 8006f9a:	6800      	ldr	r0, [r0, #0]
 8006f9c:	6800      	ldr	r0, [r0, #0]
 8006f9e:	f380 8808 	msr	MSP, r0
 8006fa2:	f04f 0000 	mov.w	r0, #0
 8006fa6:	f380 8814 	msr	CONTROL, r0
 8006faa:	b662      	cpsie	i
 8006fac:	b661      	cpsie	f
 8006fae:	f3bf 8f4f 	dsb	sy
 8006fb2:	f3bf 8f6f 	isb	sy
 8006fb6:	df00      	svc	0
 8006fb8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006fba:	bf00      	nop
 8006fbc:	e000ed08 	.word	0xe000ed08

08006fc0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006fc0:	b580      	push	{r7, lr}
 8006fc2:	b086      	sub	sp, #24
 8006fc4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006fc6:	4b46      	ldr	r3, [pc, #280]	; (80070e0 <xPortStartScheduler+0x120>)
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	4a46      	ldr	r2, [pc, #280]	; (80070e4 <xPortStartScheduler+0x124>)
 8006fcc:	4293      	cmp	r3, r2
 8006fce:	d10a      	bne.n	8006fe6 <xPortStartScheduler+0x26>
	__asm volatile
 8006fd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fd4:	f383 8811 	msr	BASEPRI, r3
 8006fd8:	f3bf 8f6f 	isb	sy
 8006fdc:	f3bf 8f4f 	dsb	sy
 8006fe0:	613b      	str	r3, [r7, #16]
}
 8006fe2:	bf00      	nop
 8006fe4:	e7fe      	b.n	8006fe4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006fe6:	4b3e      	ldr	r3, [pc, #248]	; (80070e0 <xPortStartScheduler+0x120>)
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	4a3f      	ldr	r2, [pc, #252]	; (80070e8 <xPortStartScheduler+0x128>)
 8006fec:	4293      	cmp	r3, r2
 8006fee:	d10a      	bne.n	8007006 <xPortStartScheduler+0x46>
	__asm volatile
 8006ff0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ff4:	f383 8811 	msr	BASEPRI, r3
 8006ff8:	f3bf 8f6f 	isb	sy
 8006ffc:	f3bf 8f4f 	dsb	sy
 8007000:	60fb      	str	r3, [r7, #12]
}
 8007002:	bf00      	nop
 8007004:	e7fe      	b.n	8007004 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007006:	4b39      	ldr	r3, [pc, #228]	; (80070ec <xPortStartScheduler+0x12c>)
 8007008:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800700a:	697b      	ldr	r3, [r7, #20]
 800700c:	781b      	ldrb	r3, [r3, #0]
 800700e:	b2db      	uxtb	r3, r3
 8007010:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007012:	697b      	ldr	r3, [r7, #20]
 8007014:	22ff      	movs	r2, #255	; 0xff
 8007016:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007018:	697b      	ldr	r3, [r7, #20]
 800701a:	781b      	ldrb	r3, [r3, #0]
 800701c:	b2db      	uxtb	r3, r3
 800701e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007020:	78fb      	ldrb	r3, [r7, #3]
 8007022:	b2db      	uxtb	r3, r3
 8007024:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007028:	b2da      	uxtb	r2, r3
 800702a:	4b31      	ldr	r3, [pc, #196]	; (80070f0 <xPortStartScheduler+0x130>)
 800702c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800702e:	4b31      	ldr	r3, [pc, #196]	; (80070f4 <xPortStartScheduler+0x134>)
 8007030:	2207      	movs	r2, #7
 8007032:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007034:	e009      	b.n	800704a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007036:	4b2f      	ldr	r3, [pc, #188]	; (80070f4 <xPortStartScheduler+0x134>)
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	3b01      	subs	r3, #1
 800703c:	4a2d      	ldr	r2, [pc, #180]	; (80070f4 <xPortStartScheduler+0x134>)
 800703e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007040:	78fb      	ldrb	r3, [r7, #3]
 8007042:	b2db      	uxtb	r3, r3
 8007044:	005b      	lsls	r3, r3, #1
 8007046:	b2db      	uxtb	r3, r3
 8007048:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800704a:	78fb      	ldrb	r3, [r7, #3]
 800704c:	b2db      	uxtb	r3, r3
 800704e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007052:	2b80      	cmp	r3, #128	; 0x80
 8007054:	d0ef      	beq.n	8007036 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007056:	4b27      	ldr	r3, [pc, #156]	; (80070f4 <xPortStartScheduler+0x134>)
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	f1c3 0307 	rsb	r3, r3, #7
 800705e:	2b04      	cmp	r3, #4
 8007060:	d00a      	beq.n	8007078 <xPortStartScheduler+0xb8>
	__asm volatile
 8007062:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007066:	f383 8811 	msr	BASEPRI, r3
 800706a:	f3bf 8f6f 	isb	sy
 800706e:	f3bf 8f4f 	dsb	sy
 8007072:	60bb      	str	r3, [r7, #8]
}
 8007074:	bf00      	nop
 8007076:	e7fe      	b.n	8007076 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007078:	4b1e      	ldr	r3, [pc, #120]	; (80070f4 <xPortStartScheduler+0x134>)
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	021b      	lsls	r3, r3, #8
 800707e:	4a1d      	ldr	r2, [pc, #116]	; (80070f4 <xPortStartScheduler+0x134>)
 8007080:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007082:	4b1c      	ldr	r3, [pc, #112]	; (80070f4 <xPortStartScheduler+0x134>)
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800708a:	4a1a      	ldr	r2, [pc, #104]	; (80070f4 <xPortStartScheduler+0x134>)
 800708c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	b2da      	uxtb	r2, r3
 8007092:	697b      	ldr	r3, [r7, #20]
 8007094:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007096:	4b18      	ldr	r3, [pc, #96]	; (80070f8 <xPortStartScheduler+0x138>)
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	4a17      	ldr	r2, [pc, #92]	; (80070f8 <xPortStartScheduler+0x138>)
 800709c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80070a0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80070a2:	4b15      	ldr	r3, [pc, #84]	; (80070f8 <xPortStartScheduler+0x138>)
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	4a14      	ldr	r2, [pc, #80]	; (80070f8 <xPortStartScheduler+0x138>)
 80070a8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80070ac:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80070ae:	f000 f8dd 	bl	800726c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80070b2:	4b12      	ldr	r3, [pc, #72]	; (80070fc <xPortStartScheduler+0x13c>)
 80070b4:	2200      	movs	r2, #0
 80070b6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80070b8:	f000 f8fc 	bl	80072b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80070bc:	4b10      	ldr	r3, [pc, #64]	; (8007100 <xPortStartScheduler+0x140>)
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	4a0f      	ldr	r2, [pc, #60]	; (8007100 <xPortStartScheduler+0x140>)
 80070c2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80070c6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80070c8:	f7ff ff66 	bl	8006f98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80070cc:	f7ff fd2e 	bl	8006b2c <vTaskSwitchContext>
	prvTaskExitError();
 80070d0:	f7ff ff20 	bl	8006f14 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80070d4:	2300      	movs	r3, #0
}
 80070d6:	4618      	mov	r0, r3
 80070d8:	3718      	adds	r7, #24
 80070da:	46bd      	mov	sp, r7
 80070dc:	bd80      	pop	{r7, pc}
 80070de:	bf00      	nop
 80070e0:	e000ed00 	.word	0xe000ed00
 80070e4:	410fc271 	.word	0x410fc271
 80070e8:	410fc270 	.word	0x410fc270
 80070ec:	e000e400 	.word	0xe000e400
 80070f0:	200007a0 	.word	0x200007a0
 80070f4:	200007a4 	.word	0x200007a4
 80070f8:	e000ed20 	.word	0xe000ed20
 80070fc:	20000018 	.word	0x20000018
 8007100:	e000ef34 	.word	0xe000ef34

08007104 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007104:	b480      	push	{r7}
 8007106:	b083      	sub	sp, #12
 8007108:	af00      	add	r7, sp, #0
	__asm volatile
 800710a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800710e:	f383 8811 	msr	BASEPRI, r3
 8007112:	f3bf 8f6f 	isb	sy
 8007116:	f3bf 8f4f 	dsb	sy
 800711a:	607b      	str	r3, [r7, #4]
}
 800711c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800711e:	4b0f      	ldr	r3, [pc, #60]	; (800715c <vPortEnterCritical+0x58>)
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	3301      	adds	r3, #1
 8007124:	4a0d      	ldr	r2, [pc, #52]	; (800715c <vPortEnterCritical+0x58>)
 8007126:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007128:	4b0c      	ldr	r3, [pc, #48]	; (800715c <vPortEnterCritical+0x58>)
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	2b01      	cmp	r3, #1
 800712e:	d10f      	bne.n	8007150 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007130:	4b0b      	ldr	r3, [pc, #44]	; (8007160 <vPortEnterCritical+0x5c>)
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	b2db      	uxtb	r3, r3
 8007136:	2b00      	cmp	r3, #0
 8007138:	d00a      	beq.n	8007150 <vPortEnterCritical+0x4c>
	__asm volatile
 800713a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800713e:	f383 8811 	msr	BASEPRI, r3
 8007142:	f3bf 8f6f 	isb	sy
 8007146:	f3bf 8f4f 	dsb	sy
 800714a:	603b      	str	r3, [r7, #0]
}
 800714c:	bf00      	nop
 800714e:	e7fe      	b.n	800714e <vPortEnterCritical+0x4a>
	}
}
 8007150:	bf00      	nop
 8007152:	370c      	adds	r7, #12
 8007154:	46bd      	mov	sp, r7
 8007156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715a:	4770      	bx	lr
 800715c:	20000018 	.word	0x20000018
 8007160:	e000ed04 	.word	0xe000ed04

08007164 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007164:	b480      	push	{r7}
 8007166:	b083      	sub	sp, #12
 8007168:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800716a:	4b12      	ldr	r3, [pc, #72]	; (80071b4 <vPortExitCritical+0x50>)
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	2b00      	cmp	r3, #0
 8007170:	d10a      	bne.n	8007188 <vPortExitCritical+0x24>
	__asm volatile
 8007172:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007176:	f383 8811 	msr	BASEPRI, r3
 800717a:	f3bf 8f6f 	isb	sy
 800717e:	f3bf 8f4f 	dsb	sy
 8007182:	607b      	str	r3, [r7, #4]
}
 8007184:	bf00      	nop
 8007186:	e7fe      	b.n	8007186 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007188:	4b0a      	ldr	r3, [pc, #40]	; (80071b4 <vPortExitCritical+0x50>)
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	3b01      	subs	r3, #1
 800718e:	4a09      	ldr	r2, [pc, #36]	; (80071b4 <vPortExitCritical+0x50>)
 8007190:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007192:	4b08      	ldr	r3, [pc, #32]	; (80071b4 <vPortExitCritical+0x50>)
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	2b00      	cmp	r3, #0
 8007198:	d105      	bne.n	80071a6 <vPortExitCritical+0x42>
 800719a:	2300      	movs	r3, #0
 800719c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800719e:	683b      	ldr	r3, [r7, #0]
 80071a0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80071a4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80071a6:	bf00      	nop
 80071a8:	370c      	adds	r7, #12
 80071aa:	46bd      	mov	sp, r7
 80071ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b0:	4770      	bx	lr
 80071b2:	bf00      	nop
 80071b4:	20000018 	.word	0x20000018
	...

080071c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80071c0:	f3ef 8009 	mrs	r0, PSP
 80071c4:	f3bf 8f6f 	isb	sy
 80071c8:	4b15      	ldr	r3, [pc, #84]	; (8007220 <pxCurrentTCBConst>)
 80071ca:	681a      	ldr	r2, [r3, #0]
 80071cc:	f01e 0f10 	tst.w	lr, #16
 80071d0:	bf08      	it	eq
 80071d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80071d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071da:	6010      	str	r0, [r2, #0]
 80071dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80071e0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80071e4:	f380 8811 	msr	BASEPRI, r0
 80071e8:	f3bf 8f4f 	dsb	sy
 80071ec:	f3bf 8f6f 	isb	sy
 80071f0:	f7ff fc9c 	bl	8006b2c <vTaskSwitchContext>
 80071f4:	f04f 0000 	mov.w	r0, #0
 80071f8:	f380 8811 	msr	BASEPRI, r0
 80071fc:	bc09      	pop	{r0, r3}
 80071fe:	6819      	ldr	r1, [r3, #0]
 8007200:	6808      	ldr	r0, [r1, #0]
 8007202:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007206:	f01e 0f10 	tst.w	lr, #16
 800720a:	bf08      	it	eq
 800720c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007210:	f380 8809 	msr	PSP, r0
 8007214:	f3bf 8f6f 	isb	sy
 8007218:	4770      	bx	lr
 800721a:	bf00      	nop
 800721c:	f3af 8000 	nop.w

08007220 <pxCurrentTCBConst>:
 8007220:	20000674 	.word	0x20000674
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007224:	bf00      	nop
 8007226:	bf00      	nop

08007228 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007228:	b580      	push	{r7, lr}
 800722a:	b082      	sub	sp, #8
 800722c:	af00      	add	r7, sp, #0
	__asm volatile
 800722e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007232:	f383 8811 	msr	BASEPRI, r3
 8007236:	f3bf 8f6f 	isb	sy
 800723a:	f3bf 8f4f 	dsb	sy
 800723e:	607b      	str	r3, [r7, #4]
}
 8007240:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007242:	f7ff fbbb 	bl	80069bc <xTaskIncrementTick>
 8007246:	4603      	mov	r3, r0
 8007248:	2b00      	cmp	r3, #0
 800724a:	d003      	beq.n	8007254 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800724c:	4b06      	ldr	r3, [pc, #24]	; (8007268 <xPortSysTickHandler+0x40>)
 800724e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007252:	601a      	str	r2, [r3, #0]
 8007254:	2300      	movs	r3, #0
 8007256:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	f383 8811 	msr	BASEPRI, r3
}
 800725e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007260:	bf00      	nop
 8007262:	3708      	adds	r7, #8
 8007264:	46bd      	mov	sp, r7
 8007266:	bd80      	pop	{r7, pc}
 8007268:	e000ed04 	.word	0xe000ed04

0800726c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800726c:	b480      	push	{r7}
 800726e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007270:	4b0b      	ldr	r3, [pc, #44]	; (80072a0 <vPortSetupTimerInterrupt+0x34>)
 8007272:	2200      	movs	r2, #0
 8007274:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007276:	4b0b      	ldr	r3, [pc, #44]	; (80072a4 <vPortSetupTimerInterrupt+0x38>)
 8007278:	2200      	movs	r2, #0
 800727a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800727c:	4b0a      	ldr	r3, [pc, #40]	; (80072a8 <vPortSetupTimerInterrupt+0x3c>)
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	4a0a      	ldr	r2, [pc, #40]	; (80072ac <vPortSetupTimerInterrupt+0x40>)
 8007282:	fba2 2303 	umull	r2, r3, r2, r3
 8007286:	099b      	lsrs	r3, r3, #6
 8007288:	4a09      	ldr	r2, [pc, #36]	; (80072b0 <vPortSetupTimerInterrupt+0x44>)
 800728a:	3b01      	subs	r3, #1
 800728c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800728e:	4b04      	ldr	r3, [pc, #16]	; (80072a0 <vPortSetupTimerInterrupt+0x34>)
 8007290:	2207      	movs	r2, #7
 8007292:	601a      	str	r2, [r3, #0]
}
 8007294:	bf00      	nop
 8007296:	46bd      	mov	sp, r7
 8007298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729c:	4770      	bx	lr
 800729e:	bf00      	nop
 80072a0:	e000e010 	.word	0xe000e010
 80072a4:	e000e018 	.word	0xe000e018
 80072a8:	2000000c 	.word	0x2000000c
 80072ac:	10624dd3 	.word	0x10624dd3
 80072b0:	e000e014 	.word	0xe000e014

080072b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80072b4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80072c4 <vPortEnableVFP+0x10>
 80072b8:	6801      	ldr	r1, [r0, #0]
 80072ba:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80072be:	6001      	str	r1, [r0, #0]
 80072c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80072c2:	bf00      	nop
 80072c4:	e000ed88 	.word	0xe000ed88

080072c8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80072c8:	b580      	push	{r7, lr}
 80072ca:	b08a      	sub	sp, #40	; 0x28
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80072d0:	2300      	movs	r3, #0
 80072d2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80072d4:	f7ff fac8 	bl	8006868 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80072d8:	4b5b      	ldr	r3, [pc, #364]	; (8007448 <pvPortMalloc+0x180>)
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d101      	bne.n	80072e4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80072e0:	f000 f920 	bl	8007524 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80072e4:	4b59      	ldr	r3, [pc, #356]	; (800744c <pvPortMalloc+0x184>)
 80072e6:	681a      	ldr	r2, [r3, #0]
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	4013      	ands	r3, r2
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	f040 8093 	bne.w	8007418 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d01d      	beq.n	8007334 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80072f8:	2208      	movs	r2, #8
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	4413      	add	r3, r2
 80072fe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	f003 0307 	and.w	r3, r3, #7
 8007306:	2b00      	cmp	r3, #0
 8007308:	d014      	beq.n	8007334 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	f023 0307 	bic.w	r3, r3, #7
 8007310:	3308      	adds	r3, #8
 8007312:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	f003 0307 	and.w	r3, r3, #7
 800731a:	2b00      	cmp	r3, #0
 800731c:	d00a      	beq.n	8007334 <pvPortMalloc+0x6c>
	__asm volatile
 800731e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007322:	f383 8811 	msr	BASEPRI, r3
 8007326:	f3bf 8f6f 	isb	sy
 800732a:	f3bf 8f4f 	dsb	sy
 800732e:	617b      	str	r3, [r7, #20]
}
 8007330:	bf00      	nop
 8007332:	e7fe      	b.n	8007332 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2b00      	cmp	r3, #0
 8007338:	d06e      	beq.n	8007418 <pvPortMalloc+0x150>
 800733a:	4b45      	ldr	r3, [pc, #276]	; (8007450 <pvPortMalloc+0x188>)
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	687a      	ldr	r2, [r7, #4]
 8007340:	429a      	cmp	r2, r3
 8007342:	d869      	bhi.n	8007418 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007344:	4b43      	ldr	r3, [pc, #268]	; (8007454 <pvPortMalloc+0x18c>)
 8007346:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007348:	4b42      	ldr	r3, [pc, #264]	; (8007454 <pvPortMalloc+0x18c>)
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800734e:	e004      	b.n	800735a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007352:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800735a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800735c:	685b      	ldr	r3, [r3, #4]
 800735e:	687a      	ldr	r2, [r7, #4]
 8007360:	429a      	cmp	r2, r3
 8007362:	d903      	bls.n	800736c <pvPortMalloc+0xa4>
 8007364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	2b00      	cmp	r3, #0
 800736a:	d1f1      	bne.n	8007350 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800736c:	4b36      	ldr	r3, [pc, #216]	; (8007448 <pvPortMalloc+0x180>)
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007372:	429a      	cmp	r2, r3
 8007374:	d050      	beq.n	8007418 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007376:	6a3b      	ldr	r3, [r7, #32]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	2208      	movs	r2, #8
 800737c:	4413      	add	r3, r2
 800737e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007382:	681a      	ldr	r2, [r3, #0]
 8007384:	6a3b      	ldr	r3, [r7, #32]
 8007386:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800738a:	685a      	ldr	r2, [r3, #4]
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	1ad2      	subs	r2, r2, r3
 8007390:	2308      	movs	r3, #8
 8007392:	005b      	lsls	r3, r3, #1
 8007394:	429a      	cmp	r2, r3
 8007396:	d91f      	bls.n	80073d8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007398:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	4413      	add	r3, r2
 800739e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80073a0:	69bb      	ldr	r3, [r7, #24]
 80073a2:	f003 0307 	and.w	r3, r3, #7
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d00a      	beq.n	80073c0 <pvPortMalloc+0xf8>
	__asm volatile
 80073aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073ae:	f383 8811 	msr	BASEPRI, r3
 80073b2:	f3bf 8f6f 	isb	sy
 80073b6:	f3bf 8f4f 	dsb	sy
 80073ba:	613b      	str	r3, [r7, #16]
}
 80073bc:	bf00      	nop
 80073be:	e7fe      	b.n	80073be <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80073c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073c2:	685a      	ldr	r2, [r3, #4]
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	1ad2      	subs	r2, r2, r3
 80073c8:	69bb      	ldr	r3, [r7, #24]
 80073ca:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80073cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073ce:	687a      	ldr	r2, [r7, #4]
 80073d0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80073d2:	69b8      	ldr	r0, [r7, #24]
 80073d4:	f000 f908 	bl	80075e8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80073d8:	4b1d      	ldr	r3, [pc, #116]	; (8007450 <pvPortMalloc+0x188>)
 80073da:	681a      	ldr	r2, [r3, #0]
 80073dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073de:	685b      	ldr	r3, [r3, #4]
 80073e0:	1ad3      	subs	r3, r2, r3
 80073e2:	4a1b      	ldr	r2, [pc, #108]	; (8007450 <pvPortMalloc+0x188>)
 80073e4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80073e6:	4b1a      	ldr	r3, [pc, #104]	; (8007450 <pvPortMalloc+0x188>)
 80073e8:	681a      	ldr	r2, [r3, #0]
 80073ea:	4b1b      	ldr	r3, [pc, #108]	; (8007458 <pvPortMalloc+0x190>)
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	429a      	cmp	r2, r3
 80073f0:	d203      	bcs.n	80073fa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80073f2:	4b17      	ldr	r3, [pc, #92]	; (8007450 <pvPortMalloc+0x188>)
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	4a18      	ldr	r2, [pc, #96]	; (8007458 <pvPortMalloc+0x190>)
 80073f8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80073fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073fc:	685a      	ldr	r2, [r3, #4]
 80073fe:	4b13      	ldr	r3, [pc, #76]	; (800744c <pvPortMalloc+0x184>)
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	431a      	orrs	r2, r3
 8007404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007406:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800740a:	2200      	movs	r2, #0
 800740c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800740e:	4b13      	ldr	r3, [pc, #76]	; (800745c <pvPortMalloc+0x194>)
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	3301      	adds	r3, #1
 8007414:	4a11      	ldr	r2, [pc, #68]	; (800745c <pvPortMalloc+0x194>)
 8007416:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007418:	f7ff fa34 	bl	8006884 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800741c:	69fb      	ldr	r3, [r7, #28]
 800741e:	f003 0307 	and.w	r3, r3, #7
 8007422:	2b00      	cmp	r3, #0
 8007424:	d00a      	beq.n	800743c <pvPortMalloc+0x174>
	__asm volatile
 8007426:	f04f 0350 	mov.w	r3, #80	; 0x50
 800742a:	f383 8811 	msr	BASEPRI, r3
 800742e:	f3bf 8f6f 	isb	sy
 8007432:	f3bf 8f4f 	dsb	sy
 8007436:	60fb      	str	r3, [r7, #12]
}
 8007438:	bf00      	nop
 800743a:	e7fe      	b.n	800743a <pvPortMalloc+0x172>
	return pvReturn;
 800743c:	69fb      	ldr	r3, [r7, #28]
}
 800743e:	4618      	mov	r0, r3
 8007440:	3728      	adds	r7, #40	; 0x28
 8007442:	46bd      	mov	sp, r7
 8007444:	bd80      	pop	{r7, pc}
 8007446:	bf00      	nop
 8007448:	200043b0 	.word	0x200043b0
 800744c:	200043c4 	.word	0x200043c4
 8007450:	200043b4 	.word	0x200043b4
 8007454:	200043a8 	.word	0x200043a8
 8007458:	200043b8 	.word	0x200043b8
 800745c:	200043bc 	.word	0x200043bc

08007460 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007460:	b580      	push	{r7, lr}
 8007462:	b086      	sub	sp, #24
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2b00      	cmp	r3, #0
 8007470:	d04d      	beq.n	800750e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007472:	2308      	movs	r3, #8
 8007474:	425b      	negs	r3, r3
 8007476:	697a      	ldr	r2, [r7, #20]
 8007478:	4413      	add	r3, r2
 800747a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800747c:	697b      	ldr	r3, [r7, #20]
 800747e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007480:	693b      	ldr	r3, [r7, #16]
 8007482:	685a      	ldr	r2, [r3, #4]
 8007484:	4b24      	ldr	r3, [pc, #144]	; (8007518 <vPortFree+0xb8>)
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	4013      	ands	r3, r2
 800748a:	2b00      	cmp	r3, #0
 800748c:	d10a      	bne.n	80074a4 <vPortFree+0x44>
	__asm volatile
 800748e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007492:	f383 8811 	msr	BASEPRI, r3
 8007496:	f3bf 8f6f 	isb	sy
 800749a:	f3bf 8f4f 	dsb	sy
 800749e:	60fb      	str	r3, [r7, #12]
}
 80074a0:	bf00      	nop
 80074a2:	e7fe      	b.n	80074a2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80074a4:	693b      	ldr	r3, [r7, #16]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d00a      	beq.n	80074c2 <vPortFree+0x62>
	__asm volatile
 80074ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074b0:	f383 8811 	msr	BASEPRI, r3
 80074b4:	f3bf 8f6f 	isb	sy
 80074b8:	f3bf 8f4f 	dsb	sy
 80074bc:	60bb      	str	r3, [r7, #8]
}
 80074be:	bf00      	nop
 80074c0:	e7fe      	b.n	80074c0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80074c2:	693b      	ldr	r3, [r7, #16]
 80074c4:	685a      	ldr	r2, [r3, #4]
 80074c6:	4b14      	ldr	r3, [pc, #80]	; (8007518 <vPortFree+0xb8>)
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	4013      	ands	r3, r2
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d01e      	beq.n	800750e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80074d0:	693b      	ldr	r3, [r7, #16]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d11a      	bne.n	800750e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80074d8:	693b      	ldr	r3, [r7, #16]
 80074da:	685a      	ldr	r2, [r3, #4]
 80074dc:	4b0e      	ldr	r3, [pc, #56]	; (8007518 <vPortFree+0xb8>)
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	43db      	mvns	r3, r3
 80074e2:	401a      	ands	r2, r3
 80074e4:	693b      	ldr	r3, [r7, #16]
 80074e6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80074e8:	f7ff f9be 	bl	8006868 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80074ec:	693b      	ldr	r3, [r7, #16]
 80074ee:	685a      	ldr	r2, [r3, #4]
 80074f0:	4b0a      	ldr	r3, [pc, #40]	; (800751c <vPortFree+0xbc>)
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	4413      	add	r3, r2
 80074f6:	4a09      	ldr	r2, [pc, #36]	; (800751c <vPortFree+0xbc>)
 80074f8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80074fa:	6938      	ldr	r0, [r7, #16]
 80074fc:	f000 f874 	bl	80075e8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007500:	4b07      	ldr	r3, [pc, #28]	; (8007520 <vPortFree+0xc0>)
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	3301      	adds	r3, #1
 8007506:	4a06      	ldr	r2, [pc, #24]	; (8007520 <vPortFree+0xc0>)
 8007508:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800750a:	f7ff f9bb 	bl	8006884 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800750e:	bf00      	nop
 8007510:	3718      	adds	r7, #24
 8007512:	46bd      	mov	sp, r7
 8007514:	bd80      	pop	{r7, pc}
 8007516:	bf00      	nop
 8007518:	200043c4 	.word	0x200043c4
 800751c:	200043b4 	.word	0x200043b4
 8007520:	200043c0 	.word	0x200043c0

08007524 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007524:	b480      	push	{r7}
 8007526:	b085      	sub	sp, #20
 8007528:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800752a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800752e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007530:	4b27      	ldr	r3, [pc, #156]	; (80075d0 <prvHeapInit+0xac>)
 8007532:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	f003 0307 	and.w	r3, r3, #7
 800753a:	2b00      	cmp	r3, #0
 800753c:	d00c      	beq.n	8007558 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	3307      	adds	r3, #7
 8007542:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	f023 0307 	bic.w	r3, r3, #7
 800754a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800754c:	68ba      	ldr	r2, [r7, #8]
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	1ad3      	subs	r3, r2, r3
 8007552:	4a1f      	ldr	r2, [pc, #124]	; (80075d0 <prvHeapInit+0xac>)
 8007554:	4413      	add	r3, r2
 8007556:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800755c:	4a1d      	ldr	r2, [pc, #116]	; (80075d4 <prvHeapInit+0xb0>)
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007562:	4b1c      	ldr	r3, [pc, #112]	; (80075d4 <prvHeapInit+0xb0>)
 8007564:	2200      	movs	r2, #0
 8007566:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	68ba      	ldr	r2, [r7, #8]
 800756c:	4413      	add	r3, r2
 800756e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007570:	2208      	movs	r2, #8
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	1a9b      	subs	r3, r3, r2
 8007576:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	f023 0307 	bic.w	r3, r3, #7
 800757e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	4a15      	ldr	r2, [pc, #84]	; (80075d8 <prvHeapInit+0xb4>)
 8007584:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007586:	4b14      	ldr	r3, [pc, #80]	; (80075d8 <prvHeapInit+0xb4>)
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	2200      	movs	r2, #0
 800758c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800758e:	4b12      	ldr	r3, [pc, #72]	; (80075d8 <prvHeapInit+0xb4>)
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	2200      	movs	r2, #0
 8007594:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	68fa      	ldr	r2, [r7, #12]
 800759e:	1ad2      	subs	r2, r2, r3
 80075a0:	683b      	ldr	r3, [r7, #0]
 80075a2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80075a4:	4b0c      	ldr	r3, [pc, #48]	; (80075d8 <prvHeapInit+0xb4>)
 80075a6:	681a      	ldr	r2, [r3, #0]
 80075a8:	683b      	ldr	r3, [r7, #0]
 80075aa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80075ac:	683b      	ldr	r3, [r7, #0]
 80075ae:	685b      	ldr	r3, [r3, #4]
 80075b0:	4a0a      	ldr	r2, [pc, #40]	; (80075dc <prvHeapInit+0xb8>)
 80075b2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80075b4:	683b      	ldr	r3, [r7, #0]
 80075b6:	685b      	ldr	r3, [r3, #4]
 80075b8:	4a09      	ldr	r2, [pc, #36]	; (80075e0 <prvHeapInit+0xbc>)
 80075ba:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80075bc:	4b09      	ldr	r3, [pc, #36]	; (80075e4 <prvHeapInit+0xc0>)
 80075be:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80075c2:	601a      	str	r2, [r3, #0]
}
 80075c4:	bf00      	nop
 80075c6:	3714      	adds	r7, #20
 80075c8:	46bd      	mov	sp, r7
 80075ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ce:	4770      	bx	lr
 80075d0:	200007a8 	.word	0x200007a8
 80075d4:	200043a8 	.word	0x200043a8
 80075d8:	200043b0 	.word	0x200043b0
 80075dc:	200043b8 	.word	0x200043b8
 80075e0:	200043b4 	.word	0x200043b4
 80075e4:	200043c4 	.word	0x200043c4

080075e8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80075e8:	b480      	push	{r7}
 80075ea:	b085      	sub	sp, #20
 80075ec:	af00      	add	r7, sp, #0
 80075ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80075f0:	4b28      	ldr	r3, [pc, #160]	; (8007694 <prvInsertBlockIntoFreeList+0xac>)
 80075f2:	60fb      	str	r3, [r7, #12]
 80075f4:	e002      	b.n	80075fc <prvInsertBlockIntoFreeList+0x14>
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	60fb      	str	r3, [r7, #12]
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	687a      	ldr	r2, [r7, #4]
 8007602:	429a      	cmp	r2, r3
 8007604:	d8f7      	bhi.n	80075f6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	685b      	ldr	r3, [r3, #4]
 800760e:	68ba      	ldr	r2, [r7, #8]
 8007610:	4413      	add	r3, r2
 8007612:	687a      	ldr	r2, [r7, #4]
 8007614:	429a      	cmp	r2, r3
 8007616:	d108      	bne.n	800762a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	685a      	ldr	r2, [r3, #4]
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	685b      	ldr	r3, [r3, #4]
 8007620:	441a      	add	r2, r3
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	685b      	ldr	r3, [r3, #4]
 8007632:	68ba      	ldr	r2, [r7, #8]
 8007634:	441a      	add	r2, r3
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	429a      	cmp	r2, r3
 800763c:	d118      	bne.n	8007670 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	681a      	ldr	r2, [r3, #0]
 8007642:	4b15      	ldr	r3, [pc, #84]	; (8007698 <prvInsertBlockIntoFreeList+0xb0>)
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	429a      	cmp	r2, r3
 8007648:	d00d      	beq.n	8007666 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	685a      	ldr	r2, [r3, #4]
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	685b      	ldr	r3, [r3, #4]
 8007654:	441a      	add	r2, r3
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	681a      	ldr	r2, [r3, #0]
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	601a      	str	r2, [r3, #0]
 8007664:	e008      	b.n	8007678 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007666:	4b0c      	ldr	r3, [pc, #48]	; (8007698 <prvInsertBlockIntoFreeList+0xb0>)
 8007668:	681a      	ldr	r2, [r3, #0]
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	601a      	str	r2, [r3, #0]
 800766e:	e003      	b.n	8007678 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	681a      	ldr	r2, [r3, #0]
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007678:	68fa      	ldr	r2, [r7, #12]
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	429a      	cmp	r2, r3
 800767e:	d002      	beq.n	8007686 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	687a      	ldr	r2, [r7, #4]
 8007684:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007686:	bf00      	nop
 8007688:	3714      	adds	r7, #20
 800768a:	46bd      	mov	sp, r7
 800768c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007690:	4770      	bx	lr
 8007692:	bf00      	nop
 8007694:	200043a8 	.word	0x200043a8
 8007698:	200043b0 	.word	0x200043b0

0800769c <atof>:
 800769c:	2100      	movs	r1, #0
 800769e:	f000 be13 	b.w	80082c8 <strtod>

080076a2 <atoi>:
 80076a2:	220a      	movs	r2, #10
 80076a4:	2100      	movs	r1, #0
 80076a6:	f000 be9d 	b.w	80083e4 <strtol>

080076aa <sulp>:
 80076aa:	b570      	push	{r4, r5, r6, lr}
 80076ac:	4604      	mov	r4, r0
 80076ae:	460d      	mov	r5, r1
 80076b0:	ec45 4b10 	vmov	d0, r4, r5
 80076b4:	4616      	mov	r6, r2
 80076b6:	f003 fb67 	bl	800ad88 <__ulp>
 80076ba:	ec51 0b10 	vmov	r0, r1, d0
 80076be:	b17e      	cbz	r6, 80076e0 <sulp+0x36>
 80076c0:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80076c4:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	dd09      	ble.n	80076e0 <sulp+0x36>
 80076cc:	051b      	lsls	r3, r3, #20
 80076ce:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80076d2:	2400      	movs	r4, #0
 80076d4:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80076d8:	4622      	mov	r2, r4
 80076da:	462b      	mov	r3, r5
 80076dc:	f7f8 ff9c 	bl	8000618 <__aeabi_dmul>
 80076e0:	bd70      	pop	{r4, r5, r6, pc}
 80076e2:	0000      	movs	r0, r0
 80076e4:	0000      	movs	r0, r0
	...

080076e8 <_strtod_l>:
 80076e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076ec:	ed2d 8b02 	vpush	{d8}
 80076f0:	b09b      	sub	sp, #108	; 0x6c
 80076f2:	4604      	mov	r4, r0
 80076f4:	9213      	str	r2, [sp, #76]	; 0x4c
 80076f6:	2200      	movs	r2, #0
 80076f8:	9216      	str	r2, [sp, #88]	; 0x58
 80076fa:	460d      	mov	r5, r1
 80076fc:	f04f 0800 	mov.w	r8, #0
 8007700:	f04f 0900 	mov.w	r9, #0
 8007704:	460a      	mov	r2, r1
 8007706:	9215      	str	r2, [sp, #84]	; 0x54
 8007708:	7811      	ldrb	r1, [r2, #0]
 800770a:	292b      	cmp	r1, #43	; 0x2b
 800770c:	d04c      	beq.n	80077a8 <_strtod_l+0xc0>
 800770e:	d83a      	bhi.n	8007786 <_strtod_l+0x9e>
 8007710:	290d      	cmp	r1, #13
 8007712:	d834      	bhi.n	800777e <_strtod_l+0x96>
 8007714:	2908      	cmp	r1, #8
 8007716:	d834      	bhi.n	8007782 <_strtod_l+0x9a>
 8007718:	2900      	cmp	r1, #0
 800771a:	d03d      	beq.n	8007798 <_strtod_l+0xb0>
 800771c:	2200      	movs	r2, #0
 800771e:	920a      	str	r2, [sp, #40]	; 0x28
 8007720:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8007722:	7832      	ldrb	r2, [r6, #0]
 8007724:	2a30      	cmp	r2, #48	; 0x30
 8007726:	f040 80b4 	bne.w	8007892 <_strtod_l+0x1aa>
 800772a:	7872      	ldrb	r2, [r6, #1]
 800772c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8007730:	2a58      	cmp	r2, #88	; 0x58
 8007732:	d170      	bne.n	8007816 <_strtod_l+0x12e>
 8007734:	9302      	str	r3, [sp, #8]
 8007736:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007738:	9301      	str	r3, [sp, #4]
 800773a:	ab16      	add	r3, sp, #88	; 0x58
 800773c:	9300      	str	r3, [sp, #0]
 800773e:	4a8e      	ldr	r2, [pc, #568]	; (8007978 <_strtod_l+0x290>)
 8007740:	ab17      	add	r3, sp, #92	; 0x5c
 8007742:	a915      	add	r1, sp, #84	; 0x54
 8007744:	4620      	mov	r0, r4
 8007746:	f002 fbfd 	bl	8009f44 <__gethex>
 800774a:	f010 070f 	ands.w	r7, r0, #15
 800774e:	4605      	mov	r5, r0
 8007750:	d005      	beq.n	800775e <_strtod_l+0x76>
 8007752:	2f06      	cmp	r7, #6
 8007754:	d12a      	bne.n	80077ac <_strtod_l+0xc4>
 8007756:	3601      	adds	r6, #1
 8007758:	2300      	movs	r3, #0
 800775a:	9615      	str	r6, [sp, #84]	; 0x54
 800775c:	930a      	str	r3, [sp, #40]	; 0x28
 800775e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007760:	2b00      	cmp	r3, #0
 8007762:	f040 857f 	bne.w	8008264 <_strtod_l+0xb7c>
 8007766:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007768:	b1db      	cbz	r3, 80077a2 <_strtod_l+0xba>
 800776a:	4642      	mov	r2, r8
 800776c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007770:	ec43 2b10 	vmov	d0, r2, r3
 8007774:	b01b      	add	sp, #108	; 0x6c
 8007776:	ecbd 8b02 	vpop	{d8}
 800777a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800777e:	2920      	cmp	r1, #32
 8007780:	d1cc      	bne.n	800771c <_strtod_l+0x34>
 8007782:	3201      	adds	r2, #1
 8007784:	e7bf      	b.n	8007706 <_strtod_l+0x1e>
 8007786:	292d      	cmp	r1, #45	; 0x2d
 8007788:	d1c8      	bne.n	800771c <_strtod_l+0x34>
 800778a:	2101      	movs	r1, #1
 800778c:	910a      	str	r1, [sp, #40]	; 0x28
 800778e:	1c51      	adds	r1, r2, #1
 8007790:	9115      	str	r1, [sp, #84]	; 0x54
 8007792:	7852      	ldrb	r2, [r2, #1]
 8007794:	2a00      	cmp	r2, #0
 8007796:	d1c3      	bne.n	8007720 <_strtod_l+0x38>
 8007798:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800779a:	9515      	str	r5, [sp, #84]	; 0x54
 800779c:	2b00      	cmp	r3, #0
 800779e:	f040 855f 	bne.w	8008260 <_strtod_l+0xb78>
 80077a2:	4642      	mov	r2, r8
 80077a4:	464b      	mov	r3, r9
 80077a6:	e7e3      	b.n	8007770 <_strtod_l+0x88>
 80077a8:	2100      	movs	r1, #0
 80077aa:	e7ef      	b.n	800778c <_strtod_l+0xa4>
 80077ac:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80077ae:	b13a      	cbz	r2, 80077c0 <_strtod_l+0xd8>
 80077b0:	2135      	movs	r1, #53	; 0x35
 80077b2:	a818      	add	r0, sp, #96	; 0x60
 80077b4:	f003 fbe5 	bl	800af82 <__copybits>
 80077b8:	9916      	ldr	r1, [sp, #88]	; 0x58
 80077ba:	4620      	mov	r0, r4
 80077bc:	f002 ffb8 	bl	800a730 <_Bfree>
 80077c0:	3f01      	subs	r7, #1
 80077c2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80077c4:	2f04      	cmp	r7, #4
 80077c6:	d806      	bhi.n	80077d6 <_strtod_l+0xee>
 80077c8:	e8df f007 	tbb	[pc, r7]
 80077cc:	201d0314 	.word	0x201d0314
 80077d0:	14          	.byte	0x14
 80077d1:	00          	.byte	0x00
 80077d2:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 80077d6:	05e9      	lsls	r1, r5, #23
 80077d8:	bf48      	it	mi
 80077da:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 80077de:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80077e2:	0d1b      	lsrs	r3, r3, #20
 80077e4:	051b      	lsls	r3, r3, #20
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d1b9      	bne.n	800775e <_strtod_l+0x76>
 80077ea:	f001 fc39 	bl	8009060 <__errno>
 80077ee:	2322      	movs	r3, #34	; 0x22
 80077f0:	6003      	str	r3, [r0, #0]
 80077f2:	e7b4      	b.n	800775e <_strtod_l+0x76>
 80077f4:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 80077f8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80077fc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007800:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8007804:	e7e7      	b.n	80077d6 <_strtod_l+0xee>
 8007806:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8007980 <_strtod_l+0x298>
 800780a:	e7e4      	b.n	80077d6 <_strtod_l+0xee>
 800780c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8007810:	f04f 38ff 	mov.w	r8, #4294967295
 8007814:	e7df      	b.n	80077d6 <_strtod_l+0xee>
 8007816:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007818:	1c5a      	adds	r2, r3, #1
 800781a:	9215      	str	r2, [sp, #84]	; 0x54
 800781c:	785b      	ldrb	r3, [r3, #1]
 800781e:	2b30      	cmp	r3, #48	; 0x30
 8007820:	d0f9      	beq.n	8007816 <_strtod_l+0x12e>
 8007822:	2b00      	cmp	r3, #0
 8007824:	d09b      	beq.n	800775e <_strtod_l+0x76>
 8007826:	2301      	movs	r3, #1
 8007828:	f04f 0a00 	mov.w	sl, #0
 800782c:	9304      	str	r3, [sp, #16]
 800782e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007830:	930b      	str	r3, [sp, #44]	; 0x2c
 8007832:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8007836:	46d3      	mov	fp, sl
 8007838:	220a      	movs	r2, #10
 800783a:	9815      	ldr	r0, [sp, #84]	; 0x54
 800783c:	7806      	ldrb	r6, [r0, #0]
 800783e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8007842:	b2d9      	uxtb	r1, r3
 8007844:	2909      	cmp	r1, #9
 8007846:	d926      	bls.n	8007896 <_strtod_l+0x1ae>
 8007848:	494c      	ldr	r1, [pc, #304]	; (800797c <_strtod_l+0x294>)
 800784a:	2201      	movs	r2, #1
 800784c:	f001 fb55 	bl	8008efa <strncmp>
 8007850:	2800      	cmp	r0, #0
 8007852:	d030      	beq.n	80078b6 <_strtod_l+0x1ce>
 8007854:	2000      	movs	r0, #0
 8007856:	4632      	mov	r2, r6
 8007858:	9005      	str	r0, [sp, #20]
 800785a:	465e      	mov	r6, fp
 800785c:	4603      	mov	r3, r0
 800785e:	2a65      	cmp	r2, #101	; 0x65
 8007860:	d001      	beq.n	8007866 <_strtod_l+0x17e>
 8007862:	2a45      	cmp	r2, #69	; 0x45
 8007864:	d113      	bne.n	800788e <_strtod_l+0x1a6>
 8007866:	b91e      	cbnz	r6, 8007870 <_strtod_l+0x188>
 8007868:	9a04      	ldr	r2, [sp, #16]
 800786a:	4302      	orrs	r2, r0
 800786c:	d094      	beq.n	8007798 <_strtod_l+0xb0>
 800786e:	2600      	movs	r6, #0
 8007870:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8007872:	1c6a      	adds	r2, r5, #1
 8007874:	9215      	str	r2, [sp, #84]	; 0x54
 8007876:	786a      	ldrb	r2, [r5, #1]
 8007878:	2a2b      	cmp	r2, #43	; 0x2b
 800787a:	d074      	beq.n	8007966 <_strtod_l+0x27e>
 800787c:	2a2d      	cmp	r2, #45	; 0x2d
 800787e:	d078      	beq.n	8007972 <_strtod_l+0x28a>
 8007880:	f04f 0c00 	mov.w	ip, #0
 8007884:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8007888:	2909      	cmp	r1, #9
 800788a:	d97f      	bls.n	800798c <_strtod_l+0x2a4>
 800788c:	9515      	str	r5, [sp, #84]	; 0x54
 800788e:	2700      	movs	r7, #0
 8007890:	e09e      	b.n	80079d0 <_strtod_l+0x2e8>
 8007892:	2300      	movs	r3, #0
 8007894:	e7c8      	b.n	8007828 <_strtod_l+0x140>
 8007896:	f1bb 0f08 	cmp.w	fp, #8
 800789a:	bfd8      	it	le
 800789c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800789e:	f100 0001 	add.w	r0, r0, #1
 80078a2:	bfda      	itte	le
 80078a4:	fb02 3301 	mlale	r3, r2, r1, r3
 80078a8:	9309      	strle	r3, [sp, #36]	; 0x24
 80078aa:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 80078ae:	f10b 0b01 	add.w	fp, fp, #1
 80078b2:	9015      	str	r0, [sp, #84]	; 0x54
 80078b4:	e7c1      	b.n	800783a <_strtod_l+0x152>
 80078b6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80078b8:	1c5a      	adds	r2, r3, #1
 80078ba:	9215      	str	r2, [sp, #84]	; 0x54
 80078bc:	785a      	ldrb	r2, [r3, #1]
 80078be:	f1bb 0f00 	cmp.w	fp, #0
 80078c2:	d037      	beq.n	8007934 <_strtod_l+0x24c>
 80078c4:	9005      	str	r0, [sp, #20]
 80078c6:	465e      	mov	r6, fp
 80078c8:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80078cc:	2b09      	cmp	r3, #9
 80078ce:	d912      	bls.n	80078f6 <_strtod_l+0x20e>
 80078d0:	2301      	movs	r3, #1
 80078d2:	e7c4      	b.n	800785e <_strtod_l+0x176>
 80078d4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80078d6:	1c5a      	adds	r2, r3, #1
 80078d8:	9215      	str	r2, [sp, #84]	; 0x54
 80078da:	785a      	ldrb	r2, [r3, #1]
 80078dc:	3001      	adds	r0, #1
 80078de:	2a30      	cmp	r2, #48	; 0x30
 80078e0:	d0f8      	beq.n	80078d4 <_strtod_l+0x1ec>
 80078e2:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80078e6:	2b08      	cmp	r3, #8
 80078e8:	f200 84c1 	bhi.w	800826e <_strtod_l+0xb86>
 80078ec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80078ee:	9005      	str	r0, [sp, #20]
 80078f0:	2000      	movs	r0, #0
 80078f2:	930b      	str	r3, [sp, #44]	; 0x2c
 80078f4:	4606      	mov	r6, r0
 80078f6:	3a30      	subs	r2, #48	; 0x30
 80078f8:	f100 0301 	add.w	r3, r0, #1
 80078fc:	d014      	beq.n	8007928 <_strtod_l+0x240>
 80078fe:	9905      	ldr	r1, [sp, #20]
 8007900:	4419      	add	r1, r3
 8007902:	9105      	str	r1, [sp, #20]
 8007904:	4633      	mov	r3, r6
 8007906:	eb00 0c06 	add.w	ip, r0, r6
 800790a:	210a      	movs	r1, #10
 800790c:	4563      	cmp	r3, ip
 800790e:	d113      	bne.n	8007938 <_strtod_l+0x250>
 8007910:	1833      	adds	r3, r6, r0
 8007912:	2b08      	cmp	r3, #8
 8007914:	f106 0601 	add.w	r6, r6, #1
 8007918:	4406      	add	r6, r0
 800791a:	dc1a      	bgt.n	8007952 <_strtod_l+0x26a>
 800791c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800791e:	230a      	movs	r3, #10
 8007920:	fb03 2301 	mla	r3, r3, r1, r2
 8007924:	9309      	str	r3, [sp, #36]	; 0x24
 8007926:	2300      	movs	r3, #0
 8007928:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800792a:	1c51      	adds	r1, r2, #1
 800792c:	9115      	str	r1, [sp, #84]	; 0x54
 800792e:	7852      	ldrb	r2, [r2, #1]
 8007930:	4618      	mov	r0, r3
 8007932:	e7c9      	b.n	80078c8 <_strtod_l+0x1e0>
 8007934:	4658      	mov	r0, fp
 8007936:	e7d2      	b.n	80078de <_strtod_l+0x1f6>
 8007938:	2b08      	cmp	r3, #8
 800793a:	f103 0301 	add.w	r3, r3, #1
 800793e:	dc03      	bgt.n	8007948 <_strtod_l+0x260>
 8007940:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007942:	434f      	muls	r7, r1
 8007944:	9709      	str	r7, [sp, #36]	; 0x24
 8007946:	e7e1      	b.n	800790c <_strtod_l+0x224>
 8007948:	2b10      	cmp	r3, #16
 800794a:	bfd8      	it	le
 800794c:	fb01 fa0a 	mulle.w	sl, r1, sl
 8007950:	e7dc      	b.n	800790c <_strtod_l+0x224>
 8007952:	2e10      	cmp	r6, #16
 8007954:	bfdc      	itt	le
 8007956:	230a      	movle	r3, #10
 8007958:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800795c:	e7e3      	b.n	8007926 <_strtod_l+0x23e>
 800795e:	2300      	movs	r3, #0
 8007960:	9305      	str	r3, [sp, #20]
 8007962:	2301      	movs	r3, #1
 8007964:	e780      	b.n	8007868 <_strtod_l+0x180>
 8007966:	f04f 0c00 	mov.w	ip, #0
 800796a:	1caa      	adds	r2, r5, #2
 800796c:	9215      	str	r2, [sp, #84]	; 0x54
 800796e:	78aa      	ldrb	r2, [r5, #2]
 8007970:	e788      	b.n	8007884 <_strtod_l+0x19c>
 8007972:	f04f 0c01 	mov.w	ip, #1
 8007976:	e7f8      	b.n	800796a <_strtod_l+0x282>
 8007978:	0800bbcc 	.word	0x0800bbcc
 800797c:	0800bbc8 	.word	0x0800bbc8
 8007980:	7ff00000 	.word	0x7ff00000
 8007984:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007986:	1c51      	adds	r1, r2, #1
 8007988:	9115      	str	r1, [sp, #84]	; 0x54
 800798a:	7852      	ldrb	r2, [r2, #1]
 800798c:	2a30      	cmp	r2, #48	; 0x30
 800798e:	d0f9      	beq.n	8007984 <_strtod_l+0x29c>
 8007990:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8007994:	2908      	cmp	r1, #8
 8007996:	f63f af7a 	bhi.w	800788e <_strtod_l+0x1a6>
 800799a:	3a30      	subs	r2, #48	; 0x30
 800799c:	9208      	str	r2, [sp, #32]
 800799e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80079a0:	920c      	str	r2, [sp, #48]	; 0x30
 80079a2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80079a4:	1c57      	adds	r7, r2, #1
 80079a6:	9715      	str	r7, [sp, #84]	; 0x54
 80079a8:	7852      	ldrb	r2, [r2, #1]
 80079aa:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80079ae:	f1be 0f09 	cmp.w	lr, #9
 80079b2:	d938      	bls.n	8007a26 <_strtod_l+0x33e>
 80079b4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80079b6:	1a7f      	subs	r7, r7, r1
 80079b8:	2f08      	cmp	r7, #8
 80079ba:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80079be:	dc03      	bgt.n	80079c8 <_strtod_l+0x2e0>
 80079c0:	9908      	ldr	r1, [sp, #32]
 80079c2:	428f      	cmp	r7, r1
 80079c4:	bfa8      	it	ge
 80079c6:	460f      	movge	r7, r1
 80079c8:	f1bc 0f00 	cmp.w	ip, #0
 80079cc:	d000      	beq.n	80079d0 <_strtod_l+0x2e8>
 80079ce:	427f      	negs	r7, r7
 80079d0:	2e00      	cmp	r6, #0
 80079d2:	d14f      	bne.n	8007a74 <_strtod_l+0x38c>
 80079d4:	9904      	ldr	r1, [sp, #16]
 80079d6:	4301      	orrs	r1, r0
 80079d8:	f47f aec1 	bne.w	800775e <_strtod_l+0x76>
 80079dc:	2b00      	cmp	r3, #0
 80079de:	f47f aedb 	bne.w	8007798 <_strtod_l+0xb0>
 80079e2:	2a69      	cmp	r2, #105	; 0x69
 80079e4:	d029      	beq.n	8007a3a <_strtod_l+0x352>
 80079e6:	dc26      	bgt.n	8007a36 <_strtod_l+0x34e>
 80079e8:	2a49      	cmp	r2, #73	; 0x49
 80079ea:	d026      	beq.n	8007a3a <_strtod_l+0x352>
 80079ec:	2a4e      	cmp	r2, #78	; 0x4e
 80079ee:	f47f aed3 	bne.w	8007798 <_strtod_l+0xb0>
 80079f2:	499b      	ldr	r1, [pc, #620]	; (8007c60 <_strtod_l+0x578>)
 80079f4:	a815      	add	r0, sp, #84	; 0x54
 80079f6:	f002 fce5 	bl	800a3c4 <__match>
 80079fa:	2800      	cmp	r0, #0
 80079fc:	f43f aecc 	beq.w	8007798 <_strtod_l+0xb0>
 8007a00:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007a02:	781b      	ldrb	r3, [r3, #0]
 8007a04:	2b28      	cmp	r3, #40	; 0x28
 8007a06:	d12f      	bne.n	8007a68 <_strtod_l+0x380>
 8007a08:	4996      	ldr	r1, [pc, #600]	; (8007c64 <_strtod_l+0x57c>)
 8007a0a:	aa18      	add	r2, sp, #96	; 0x60
 8007a0c:	a815      	add	r0, sp, #84	; 0x54
 8007a0e:	f002 fced 	bl	800a3ec <__hexnan>
 8007a12:	2805      	cmp	r0, #5
 8007a14:	d128      	bne.n	8007a68 <_strtod_l+0x380>
 8007a16:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007a18:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007a1c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8007a20:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8007a24:	e69b      	b.n	800775e <_strtod_l+0x76>
 8007a26:	9f08      	ldr	r7, [sp, #32]
 8007a28:	210a      	movs	r1, #10
 8007a2a:	fb01 2107 	mla	r1, r1, r7, r2
 8007a2e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8007a32:	9208      	str	r2, [sp, #32]
 8007a34:	e7b5      	b.n	80079a2 <_strtod_l+0x2ba>
 8007a36:	2a6e      	cmp	r2, #110	; 0x6e
 8007a38:	e7d9      	b.n	80079ee <_strtod_l+0x306>
 8007a3a:	498b      	ldr	r1, [pc, #556]	; (8007c68 <_strtod_l+0x580>)
 8007a3c:	a815      	add	r0, sp, #84	; 0x54
 8007a3e:	f002 fcc1 	bl	800a3c4 <__match>
 8007a42:	2800      	cmp	r0, #0
 8007a44:	f43f aea8 	beq.w	8007798 <_strtod_l+0xb0>
 8007a48:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007a4a:	4988      	ldr	r1, [pc, #544]	; (8007c6c <_strtod_l+0x584>)
 8007a4c:	3b01      	subs	r3, #1
 8007a4e:	a815      	add	r0, sp, #84	; 0x54
 8007a50:	9315      	str	r3, [sp, #84]	; 0x54
 8007a52:	f002 fcb7 	bl	800a3c4 <__match>
 8007a56:	b910      	cbnz	r0, 8007a5e <_strtod_l+0x376>
 8007a58:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007a5a:	3301      	adds	r3, #1
 8007a5c:	9315      	str	r3, [sp, #84]	; 0x54
 8007a5e:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8007c7c <_strtod_l+0x594>
 8007a62:	f04f 0800 	mov.w	r8, #0
 8007a66:	e67a      	b.n	800775e <_strtod_l+0x76>
 8007a68:	4881      	ldr	r0, [pc, #516]	; (8007c70 <_strtod_l+0x588>)
 8007a6a:	f001 fb35 	bl	80090d8 <nan>
 8007a6e:	ec59 8b10 	vmov	r8, r9, d0
 8007a72:	e674      	b.n	800775e <_strtod_l+0x76>
 8007a74:	9b05      	ldr	r3, [sp, #20]
 8007a76:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007a78:	1afb      	subs	r3, r7, r3
 8007a7a:	f1bb 0f00 	cmp.w	fp, #0
 8007a7e:	bf08      	it	eq
 8007a80:	46b3      	moveq	fp, r6
 8007a82:	2e10      	cmp	r6, #16
 8007a84:	9308      	str	r3, [sp, #32]
 8007a86:	4635      	mov	r5, r6
 8007a88:	bfa8      	it	ge
 8007a8a:	2510      	movge	r5, #16
 8007a8c:	f7f8 fd4a 	bl	8000524 <__aeabi_ui2d>
 8007a90:	2e09      	cmp	r6, #9
 8007a92:	4680      	mov	r8, r0
 8007a94:	4689      	mov	r9, r1
 8007a96:	dd13      	ble.n	8007ac0 <_strtod_l+0x3d8>
 8007a98:	4b76      	ldr	r3, [pc, #472]	; (8007c74 <_strtod_l+0x58c>)
 8007a9a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8007a9e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007aa2:	f7f8 fdb9 	bl	8000618 <__aeabi_dmul>
 8007aa6:	4680      	mov	r8, r0
 8007aa8:	4650      	mov	r0, sl
 8007aaa:	4689      	mov	r9, r1
 8007aac:	f7f8 fd3a 	bl	8000524 <__aeabi_ui2d>
 8007ab0:	4602      	mov	r2, r0
 8007ab2:	460b      	mov	r3, r1
 8007ab4:	4640      	mov	r0, r8
 8007ab6:	4649      	mov	r1, r9
 8007ab8:	f7f8 fbf8 	bl	80002ac <__adddf3>
 8007abc:	4680      	mov	r8, r0
 8007abe:	4689      	mov	r9, r1
 8007ac0:	2e0f      	cmp	r6, #15
 8007ac2:	dc38      	bgt.n	8007b36 <_strtod_l+0x44e>
 8007ac4:	9b08      	ldr	r3, [sp, #32]
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	f43f ae49 	beq.w	800775e <_strtod_l+0x76>
 8007acc:	dd24      	ble.n	8007b18 <_strtod_l+0x430>
 8007ace:	2b16      	cmp	r3, #22
 8007ad0:	dc0b      	bgt.n	8007aea <_strtod_l+0x402>
 8007ad2:	4968      	ldr	r1, [pc, #416]	; (8007c74 <_strtod_l+0x58c>)
 8007ad4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007ad8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007adc:	4642      	mov	r2, r8
 8007ade:	464b      	mov	r3, r9
 8007ae0:	f7f8 fd9a 	bl	8000618 <__aeabi_dmul>
 8007ae4:	4680      	mov	r8, r0
 8007ae6:	4689      	mov	r9, r1
 8007ae8:	e639      	b.n	800775e <_strtod_l+0x76>
 8007aea:	9a08      	ldr	r2, [sp, #32]
 8007aec:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8007af0:	4293      	cmp	r3, r2
 8007af2:	db20      	blt.n	8007b36 <_strtod_l+0x44e>
 8007af4:	4c5f      	ldr	r4, [pc, #380]	; (8007c74 <_strtod_l+0x58c>)
 8007af6:	f1c6 060f 	rsb	r6, r6, #15
 8007afa:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8007afe:	4642      	mov	r2, r8
 8007b00:	464b      	mov	r3, r9
 8007b02:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007b06:	f7f8 fd87 	bl	8000618 <__aeabi_dmul>
 8007b0a:	9b08      	ldr	r3, [sp, #32]
 8007b0c:	1b9e      	subs	r6, r3, r6
 8007b0e:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8007b12:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007b16:	e7e3      	b.n	8007ae0 <_strtod_l+0x3f8>
 8007b18:	9b08      	ldr	r3, [sp, #32]
 8007b1a:	3316      	adds	r3, #22
 8007b1c:	db0b      	blt.n	8007b36 <_strtod_l+0x44e>
 8007b1e:	9b05      	ldr	r3, [sp, #20]
 8007b20:	1bdf      	subs	r7, r3, r7
 8007b22:	4b54      	ldr	r3, [pc, #336]	; (8007c74 <_strtod_l+0x58c>)
 8007b24:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8007b28:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007b2c:	4640      	mov	r0, r8
 8007b2e:	4649      	mov	r1, r9
 8007b30:	f7f8 fe9c 	bl	800086c <__aeabi_ddiv>
 8007b34:	e7d6      	b.n	8007ae4 <_strtod_l+0x3fc>
 8007b36:	9b08      	ldr	r3, [sp, #32]
 8007b38:	1b75      	subs	r5, r6, r5
 8007b3a:	441d      	add	r5, r3
 8007b3c:	2d00      	cmp	r5, #0
 8007b3e:	dd70      	ble.n	8007c22 <_strtod_l+0x53a>
 8007b40:	f015 030f 	ands.w	r3, r5, #15
 8007b44:	d00a      	beq.n	8007b5c <_strtod_l+0x474>
 8007b46:	494b      	ldr	r1, [pc, #300]	; (8007c74 <_strtod_l+0x58c>)
 8007b48:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007b4c:	4642      	mov	r2, r8
 8007b4e:	464b      	mov	r3, r9
 8007b50:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007b54:	f7f8 fd60 	bl	8000618 <__aeabi_dmul>
 8007b58:	4680      	mov	r8, r0
 8007b5a:	4689      	mov	r9, r1
 8007b5c:	f035 050f 	bics.w	r5, r5, #15
 8007b60:	d04d      	beq.n	8007bfe <_strtod_l+0x516>
 8007b62:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8007b66:	dd22      	ble.n	8007bae <_strtod_l+0x4c6>
 8007b68:	2500      	movs	r5, #0
 8007b6a:	46ab      	mov	fp, r5
 8007b6c:	9509      	str	r5, [sp, #36]	; 0x24
 8007b6e:	9505      	str	r5, [sp, #20]
 8007b70:	2322      	movs	r3, #34	; 0x22
 8007b72:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8007c7c <_strtod_l+0x594>
 8007b76:	6023      	str	r3, [r4, #0]
 8007b78:	f04f 0800 	mov.w	r8, #0
 8007b7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	f43f aded 	beq.w	800775e <_strtod_l+0x76>
 8007b84:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007b86:	4620      	mov	r0, r4
 8007b88:	f002 fdd2 	bl	800a730 <_Bfree>
 8007b8c:	9905      	ldr	r1, [sp, #20]
 8007b8e:	4620      	mov	r0, r4
 8007b90:	f002 fdce 	bl	800a730 <_Bfree>
 8007b94:	4659      	mov	r1, fp
 8007b96:	4620      	mov	r0, r4
 8007b98:	f002 fdca 	bl	800a730 <_Bfree>
 8007b9c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007b9e:	4620      	mov	r0, r4
 8007ba0:	f002 fdc6 	bl	800a730 <_Bfree>
 8007ba4:	4629      	mov	r1, r5
 8007ba6:	4620      	mov	r0, r4
 8007ba8:	f002 fdc2 	bl	800a730 <_Bfree>
 8007bac:	e5d7      	b.n	800775e <_strtod_l+0x76>
 8007bae:	4b32      	ldr	r3, [pc, #200]	; (8007c78 <_strtod_l+0x590>)
 8007bb0:	9304      	str	r3, [sp, #16]
 8007bb2:	2300      	movs	r3, #0
 8007bb4:	112d      	asrs	r5, r5, #4
 8007bb6:	4640      	mov	r0, r8
 8007bb8:	4649      	mov	r1, r9
 8007bba:	469a      	mov	sl, r3
 8007bbc:	2d01      	cmp	r5, #1
 8007bbe:	dc21      	bgt.n	8007c04 <_strtod_l+0x51c>
 8007bc0:	b10b      	cbz	r3, 8007bc6 <_strtod_l+0x4de>
 8007bc2:	4680      	mov	r8, r0
 8007bc4:	4689      	mov	r9, r1
 8007bc6:	492c      	ldr	r1, [pc, #176]	; (8007c78 <_strtod_l+0x590>)
 8007bc8:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8007bcc:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8007bd0:	4642      	mov	r2, r8
 8007bd2:	464b      	mov	r3, r9
 8007bd4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007bd8:	f7f8 fd1e 	bl	8000618 <__aeabi_dmul>
 8007bdc:	4b27      	ldr	r3, [pc, #156]	; (8007c7c <_strtod_l+0x594>)
 8007bde:	460a      	mov	r2, r1
 8007be0:	400b      	ands	r3, r1
 8007be2:	4927      	ldr	r1, [pc, #156]	; (8007c80 <_strtod_l+0x598>)
 8007be4:	428b      	cmp	r3, r1
 8007be6:	4680      	mov	r8, r0
 8007be8:	d8be      	bhi.n	8007b68 <_strtod_l+0x480>
 8007bea:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007bee:	428b      	cmp	r3, r1
 8007bf0:	bf86      	itte	hi
 8007bf2:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8007c84 <_strtod_l+0x59c>
 8007bf6:	f04f 38ff 	movhi.w	r8, #4294967295
 8007bfa:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8007bfe:	2300      	movs	r3, #0
 8007c00:	9304      	str	r3, [sp, #16]
 8007c02:	e07b      	b.n	8007cfc <_strtod_l+0x614>
 8007c04:	07ea      	lsls	r2, r5, #31
 8007c06:	d505      	bpl.n	8007c14 <_strtod_l+0x52c>
 8007c08:	9b04      	ldr	r3, [sp, #16]
 8007c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c0e:	f7f8 fd03 	bl	8000618 <__aeabi_dmul>
 8007c12:	2301      	movs	r3, #1
 8007c14:	9a04      	ldr	r2, [sp, #16]
 8007c16:	3208      	adds	r2, #8
 8007c18:	f10a 0a01 	add.w	sl, sl, #1
 8007c1c:	106d      	asrs	r5, r5, #1
 8007c1e:	9204      	str	r2, [sp, #16]
 8007c20:	e7cc      	b.n	8007bbc <_strtod_l+0x4d4>
 8007c22:	d0ec      	beq.n	8007bfe <_strtod_l+0x516>
 8007c24:	426d      	negs	r5, r5
 8007c26:	f015 020f 	ands.w	r2, r5, #15
 8007c2a:	d00a      	beq.n	8007c42 <_strtod_l+0x55a>
 8007c2c:	4b11      	ldr	r3, [pc, #68]	; (8007c74 <_strtod_l+0x58c>)
 8007c2e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007c32:	4640      	mov	r0, r8
 8007c34:	4649      	mov	r1, r9
 8007c36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c3a:	f7f8 fe17 	bl	800086c <__aeabi_ddiv>
 8007c3e:	4680      	mov	r8, r0
 8007c40:	4689      	mov	r9, r1
 8007c42:	112d      	asrs	r5, r5, #4
 8007c44:	d0db      	beq.n	8007bfe <_strtod_l+0x516>
 8007c46:	2d1f      	cmp	r5, #31
 8007c48:	dd1e      	ble.n	8007c88 <_strtod_l+0x5a0>
 8007c4a:	2500      	movs	r5, #0
 8007c4c:	46ab      	mov	fp, r5
 8007c4e:	9509      	str	r5, [sp, #36]	; 0x24
 8007c50:	9505      	str	r5, [sp, #20]
 8007c52:	2322      	movs	r3, #34	; 0x22
 8007c54:	f04f 0800 	mov.w	r8, #0
 8007c58:	f04f 0900 	mov.w	r9, #0
 8007c5c:	6023      	str	r3, [r4, #0]
 8007c5e:	e78d      	b.n	8007b7c <_strtod_l+0x494>
 8007c60:	0800bd2e 	.word	0x0800bd2e
 8007c64:	0800bbe0 	.word	0x0800bbe0
 8007c68:	0800bd26 	.word	0x0800bd26
 8007c6c:	0800bd60 	.word	0x0800bd60
 8007c70:	0800bff0 	.word	0x0800bff0
 8007c74:	0800bed0 	.word	0x0800bed0
 8007c78:	0800bea8 	.word	0x0800bea8
 8007c7c:	7ff00000 	.word	0x7ff00000
 8007c80:	7ca00000 	.word	0x7ca00000
 8007c84:	7fefffff 	.word	0x7fefffff
 8007c88:	f015 0310 	ands.w	r3, r5, #16
 8007c8c:	bf18      	it	ne
 8007c8e:	236a      	movne	r3, #106	; 0x6a
 8007c90:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8008034 <_strtod_l+0x94c>
 8007c94:	9304      	str	r3, [sp, #16]
 8007c96:	4640      	mov	r0, r8
 8007c98:	4649      	mov	r1, r9
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	07ea      	lsls	r2, r5, #31
 8007c9e:	d504      	bpl.n	8007caa <_strtod_l+0x5c2>
 8007ca0:	e9da 2300 	ldrd	r2, r3, [sl]
 8007ca4:	f7f8 fcb8 	bl	8000618 <__aeabi_dmul>
 8007ca8:	2301      	movs	r3, #1
 8007caa:	106d      	asrs	r5, r5, #1
 8007cac:	f10a 0a08 	add.w	sl, sl, #8
 8007cb0:	d1f4      	bne.n	8007c9c <_strtod_l+0x5b4>
 8007cb2:	b10b      	cbz	r3, 8007cb8 <_strtod_l+0x5d0>
 8007cb4:	4680      	mov	r8, r0
 8007cb6:	4689      	mov	r9, r1
 8007cb8:	9b04      	ldr	r3, [sp, #16]
 8007cba:	b1bb      	cbz	r3, 8007cec <_strtod_l+0x604>
 8007cbc:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8007cc0:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	4649      	mov	r1, r9
 8007cc8:	dd10      	ble.n	8007cec <_strtod_l+0x604>
 8007cca:	2b1f      	cmp	r3, #31
 8007ccc:	f340 811e 	ble.w	8007f0c <_strtod_l+0x824>
 8007cd0:	2b34      	cmp	r3, #52	; 0x34
 8007cd2:	bfde      	ittt	le
 8007cd4:	f04f 33ff 	movle.w	r3, #4294967295
 8007cd8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8007cdc:	4093      	lslle	r3, r2
 8007cde:	f04f 0800 	mov.w	r8, #0
 8007ce2:	bfcc      	ite	gt
 8007ce4:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8007ce8:	ea03 0901 	andle.w	r9, r3, r1
 8007cec:	2200      	movs	r2, #0
 8007cee:	2300      	movs	r3, #0
 8007cf0:	4640      	mov	r0, r8
 8007cf2:	4649      	mov	r1, r9
 8007cf4:	f7f8 fef8 	bl	8000ae8 <__aeabi_dcmpeq>
 8007cf8:	2800      	cmp	r0, #0
 8007cfa:	d1a6      	bne.n	8007c4a <_strtod_l+0x562>
 8007cfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cfe:	9300      	str	r3, [sp, #0]
 8007d00:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007d02:	4633      	mov	r3, r6
 8007d04:	465a      	mov	r2, fp
 8007d06:	4620      	mov	r0, r4
 8007d08:	f002 fd7a 	bl	800a800 <__s2b>
 8007d0c:	9009      	str	r0, [sp, #36]	; 0x24
 8007d0e:	2800      	cmp	r0, #0
 8007d10:	f43f af2a 	beq.w	8007b68 <_strtod_l+0x480>
 8007d14:	9a08      	ldr	r2, [sp, #32]
 8007d16:	9b05      	ldr	r3, [sp, #20]
 8007d18:	2a00      	cmp	r2, #0
 8007d1a:	eba3 0307 	sub.w	r3, r3, r7
 8007d1e:	bfa8      	it	ge
 8007d20:	2300      	movge	r3, #0
 8007d22:	930c      	str	r3, [sp, #48]	; 0x30
 8007d24:	2500      	movs	r5, #0
 8007d26:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007d2a:	9312      	str	r3, [sp, #72]	; 0x48
 8007d2c:	46ab      	mov	fp, r5
 8007d2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d30:	4620      	mov	r0, r4
 8007d32:	6859      	ldr	r1, [r3, #4]
 8007d34:	f002 fcbc 	bl	800a6b0 <_Balloc>
 8007d38:	9005      	str	r0, [sp, #20]
 8007d3a:	2800      	cmp	r0, #0
 8007d3c:	f43f af18 	beq.w	8007b70 <_strtod_l+0x488>
 8007d40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d42:	691a      	ldr	r2, [r3, #16]
 8007d44:	3202      	adds	r2, #2
 8007d46:	f103 010c 	add.w	r1, r3, #12
 8007d4a:	0092      	lsls	r2, r2, #2
 8007d4c:	300c      	adds	r0, #12
 8007d4e:	f001 f9b3 	bl	80090b8 <memcpy>
 8007d52:	ec49 8b10 	vmov	d0, r8, r9
 8007d56:	aa18      	add	r2, sp, #96	; 0x60
 8007d58:	a917      	add	r1, sp, #92	; 0x5c
 8007d5a:	4620      	mov	r0, r4
 8007d5c:	f003 f884 	bl	800ae68 <__d2b>
 8007d60:	ec49 8b18 	vmov	d8, r8, r9
 8007d64:	9016      	str	r0, [sp, #88]	; 0x58
 8007d66:	2800      	cmp	r0, #0
 8007d68:	f43f af02 	beq.w	8007b70 <_strtod_l+0x488>
 8007d6c:	2101      	movs	r1, #1
 8007d6e:	4620      	mov	r0, r4
 8007d70:	f002 fdde 	bl	800a930 <__i2b>
 8007d74:	4683      	mov	fp, r0
 8007d76:	2800      	cmp	r0, #0
 8007d78:	f43f aefa 	beq.w	8007b70 <_strtod_l+0x488>
 8007d7c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8007d7e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007d80:	2e00      	cmp	r6, #0
 8007d82:	bfab      	itete	ge
 8007d84:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8007d86:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8007d88:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8007d8a:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 8007d8e:	bfac      	ite	ge
 8007d90:	eb06 0a03 	addge.w	sl, r6, r3
 8007d94:	1b9f      	sublt	r7, r3, r6
 8007d96:	9b04      	ldr	r3, [sp, #16]
 8007d98:	1af6      	subs	r6, r6, r3
 8007d9a:	4416      	add	r6, r2
 8007d9c:	4ba0      	ldr	r3, [pc, #640]	; (8008020 <_strtod_l+0x938>)
 8007d9e:	3e01      	subs	r6, #1
 8007da0:	429e      	cmp	r6, r3
 8007da2:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007da6:	f280 80c4 	bge.w	8007f32 <_strtod_l+0x84a>
 8007daa:	1b9b      	subs	r3, r3, r6
 8007dac:	2b1f      	cmp	r3, #31
 8007dae:	eba2 0203 	sub.w	r2, r2, r3
 8007db2:	f04f 0101 	mov.w	r1, #1
 8007db6:	f300 80b0 	bgt.w	8007f1a <_strtod_l+0x832>
 8007dba:	fa01 f303 	lsl.w	r3, r1, r3
 8007dbe:	930e      	str	r3, [sp, #56]	; 0x38
 8007dc0:	2300      	movs	r3, #0
 8007dc2:	930d      	str	r3, [sp, #52]	; 0x34
 8007dc4:	eb0a 0602 	add.w	r6, sl, r2
 8007dc8:	9b04      	ldr	r3, [sp, #16]
 8007dca:	45b2      	cmp	sl, r6
 8007dcc:	4417      	add	r7, r2
 8007dce:	441f      	add	r7, r3
 8007dd0:	4653      	mov	r3, sl
 8007dd2:	bfa8      	it	ge
 8007dd4:	4633      	movge	r3, r6
 8007dd6:	42bb      	cmp	r3, r7
 8007dd8:	bfa8      	it	ge
 8007dda:	463b      	movge	r3, r7
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	bfc2      	ittt	gt
 8007de0:	1af6      	subgt	r6, r6, r3
 8007de2:	1aff      	subgt	r7, r7, r3
 8007de4:	ebaa 0a03 	subgt.w	sl, sl, r3
 8007de8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	dd17      	ble.n	8007e1e <_strtod_l+0x736>
 8007dee:	4659      	mov	r1, fp
 8007df0:	461a      	mov	r2, r3
 8007df2:	4620      	mov	r0, r4
 8007df4:	f002 fe5c 	bl	800aab0 <__pow5mult>
 8007df8:	4683      	mov	fp, r0
 8007dfa:	2800      	cmp	r0, #0
 8007dfc:	f43f aeb8 	beq.w	8007b70 <_strtod_l+0x488>
 8007e00:	4601      	mov	r1, r0
 8007e02:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007e04:	4620      	mov	r0, r4
 8007e06:	f002 fda9 	bl	800a95c <__multiply>
 8007e0a:	900b      	str	r0, [sp, #44]	; 0x2c
 8007e0c:	2800      	cmp	r0, #0
 8007e0e:	f43f aeaf 	beq.w	8007b70 <_strtod_l+0x488>
 8007e12:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007e14:	4620      	mov	r0, r4
 8007e16:	f002 fc8b 	bl	800a730 <_Bfree>
 8007e1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e1c:	9316      	str	r3, [sp, #88]	; 0x58
 8007e1e:	2e00      	cmp	r6, #0
 8007e20:	f300 808c 	bgt.w	8007f3c <_strtod_l+0x854>
 8007e24:	9b08      	ldr	r3, [sp, #32]
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	dd08      	ble.n	8007e3c <_strtod_l+0x754>
 8007e2a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007e2c:	9905      	ldr	r1, [sp, #20]
 8007e2e:	4620      	mov	r0, r4
 8007e30:	f002 fe3e 	bl	800aab0 <__pow5mult>
 8007e34:	9005      	str	r0, [sp, #20]
 8007e36:	2800      	cmp	r0, #0
 8007e38:	f43f ae9a 	beq.w	8007b70 <_strtod_l+0x488>
 8007e3c:	2f00      	cmp	r7, #0
 8007e3e:	dd08      	ble.n	8007e52 <_strtod_l+0x76a>
 8007e40:	9905      	ldr	r1, [sp, #20]
 8007e42:	463a      	mov	r2, r7
 8007e44:	4620      	mov	r0, r4
 8007e46:	f002 fe8d 	bl	800ab64 <__lshift>
 8007e4a:	9005      	str	r0, [sp, #20]
 8007e4c:	2800      	cmp	r0, #0
 8007e4e:	f43f ae8f 	beq.w	8007b70 <_strtod_l+0x488>
 8007e52:	f1ba 0f00 	cmp.w	sl, #0
 8007e56:	dd08      	ble.n	8007e6a <_strtod_l+0x782>
 8007e58:	4659      	mov	r1, fp
 8007e5a:	4652      	mov	r2, sl
 8007e5c:	4620      	mov	r0, r4
 8007e5e:	f002 fe81 	bl	800ab64 <__lshift>
 8007e62:	4683      	mov	fp, r0
 8007e64:	2800      	cmp	r0, #0
 8007e66:	f43f ae83 	beq.w	8007b70 <_strtod_l+0x488>
 8007e6a:	9a05      	ldr	r2, [sp, #20]
 8007e6c:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007e6e:	4620      	mov	r0, r4
 8007e70:	f002 ff00 	bl	800ac74 <__mdiff>
 8007e74:	4605      	mov	r5, r0
 8007e76:	2800      	cmp	r0, #0
 8007e78:	f43f ae7a 	beq.w	8007b70 <_strtod_l+0x488>
 8007e7c:	68c3      	ldr	r3, [r0, #12]
 8007e7e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007e80:	2300      	movs	r3, #0
 8007e82:	60c3      	str	r3, [r0, #12]
 8007e84:	4659      	mov	r1, fp
 8007e86:	f002 fed9 	bl	800ac3c <__mcmp>
 8007e8a:	2800      	cmp	r0, #0
 8007e8c:	da60      	bge.n	8007f50 <_strtod_l+0x868>
 8007e8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e90:	ea53 0308 	orrs.w	r3, r3, r8
 8007e94:	f040 8084 	bne.w	8007fa0 <_strtod_l+0x8b8>
 8007e98:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d17f      	bne.n	8007fa0 <_strtod_l+0x8b8>
 8007ea0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007ea4:	0d1b      	lsrs	r3, r3, #20
 8007ea6:	051b      	lsls	r3, r3, #20
 8007ea8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007eac:	d978      	bls.n	8007fa0 <_strtod_l+0x8b8>
 8007eae:	696b      	ldr	r3, [r5, #20]
 8007eb0:	b913      	cbnz	r3, 8007eb8 <_strtod_l+0x7d0>
 8007eb2:	692b      	ldr	r3, [r5, #16]
 8007eb4:	2b01      	cmp	r3, #1
 8007eb6:	dd73      	ble.n	8007fa0 <_strtod_l+0x8b8>
 8007eb8:	4629      	mov	r1, r5
 8007eba:	2201      	movs	r2, #1
 8007ebc:	4620      	mov	r0, r4
 8007ebe:	f002 fe51 	bl	800ab64 <__lshift>
 8007ec2:	4659      	mov	r1, fp
 8007ec4:	4605      	mov	r5, r0
 8007ec6:	f002 feb9 	bl	800ac3c <__mcmp>
 8007eca:	2800      	cmp	r0, #0
 8007ecc:	dd68      	ble.n	8007fa0 <_strtod_l+0x8b8>
 8007ece:	9904      	ldr	r1, [sp, #16]
 8007ed0:	4a54      	ldr	r2, [pc, #336]	; (8008024 <_strtod_l+0x93c>)
 8007ed2:	464b      	mov	r3, r9
 8007ed4:	2900      	cmp	r1, #0
 8007ed6:	f000 8084 	beq.w	8007fe2 <_strtod_l+0x8fa>
 8007eda:	ea02 0109 	and.w	r1, r2, r9
 8007ede:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007ee2:	dc7e      	bgt.n	8007fe2 <_strtod_l+0x8fa>
 8007ee4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007ee8:	f77f aeb3 	ble.w	8007c52 <_strtod_l+0x56a>
 8007eec:	4b4e      	ldr	r3, [pc, #312]	; (8008028 <_strtod_l+0x940>)
 8007eee:	4640      	mov	r0, r8
 8007ef0:	4649      	mov	r1, r9
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	f7f8 fb90 	bl	8000618 <__aeabi_dmul>
 8007ef8:	4b4a      	ldr	r3, [pc, #296]	; (8008024 <_strtod_l+0x93c>)
 8007efa:	400b      	ands	r3, r1
 8007efc:	4680      	mov	r8, r0
 8007efe:	4689      	mov	r9, r1
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	f47f ae3f 	bne.w	8007b84 <_strtod_l+0x49c>
 8007f06:	2322      	movs	r3, #34	; 0x22
 8007f08:	6023      	str	r3, [r4, #0]
 8007f0a:	e63b      	b.n	8007b84 <_strtod_l+0x49c>
 8007f0c:	f04f 32ff 	mov.w	r2, #4294967295
 8007f10:	fa02 f303 	lsl.w	r3, r2, r3
 8007f14:	ea03 0808 	and.w	r8, r3, r8
 8007f18:	e6e8      	b.n	8007cec <_strtod_l+0x604>
 8007f1a:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8007f1e:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8007f22:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8007f26:	36e2      	adds	r6, #226	; 0xe2
 8007f28:	fa01 f306 	lsl.w	r3, r1, r6
 8007f2c:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8007f30:	e748      	b.n	8007dc4 <_strtod_l+0x6dc>
 8007f32:	2100      	movs	r1, #0
 8007f34:	2301      	movs	r3, #1
 8007f36:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 8007f3a:	e743      	b.n	8007dc4 <_strtod_l+0x6dc>
 8007f3c:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007f3e:	4632      	mov	r2, r6
 8007f40:	4620      	mov	r0, r4
 8007f42:	f002 fe0f 	bl	800ab64 <__lshift>
 8007f46:	9016      	str	r0, [sp, #88]	; 0x58
 8007f48:	2800      	cmp	r0, #0
 8007f4a:	f47f af6b 	bne.w	8007e24 <_strtod_l+0x73c>
 8007f4e:	e60f      	b.n	8007b70 <_strtod_l+0x488>
 8007f50:	46ca      	mov	sl, r9
 8007f52:	d171      	bne.n	8008038 <_strtod_l+0x950>
 8007f54:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007f56:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007f5a:	b352      	cbz	r2, 8007fb2 <_strtod_l+0x8ca>
 8007f5c:	4a33      	ldr	r2, [pc, #204]	; (800802c <_strtod_l+0x944>)
 8007f5e:	4293      	cmp	r3, r2
 8007f60:	d12a      	bne.n	8007fb8 <_strtod_l+0x8d0>
 8007f62:	9b04      	ldr	r3, [sp, #16]
 8007f64:	4641      	mov	r1, r8
 8007f66:	b1fb      	cbz	r3, 8007fa8 <_strtod_l+0x8c0>
 8007f68:	4b2e      	ldr	r3, [pc, #184]	; (8008024 <_strtod_l+0x93c>)
 8007f6a:	ea09 0303 	and.w	r3, r9, r3
 8007f6e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007f72:	f04f 32ff 	mov.w	r2, #4294967295
 8007f76:	d81a      	bhi.n	8007fae <_strtod_l+0x8c6>
 8007f78:	0d1b      	lsrs	r3, r3, #20
 8007f7a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8007f82:	4299      	cmp	r1, r3
 8007f84:	d118      	bne.n	8007fb8 <_strtod_l+0x8d0>
 8007f86:	4b2a      	ldr	r3, [pc, #168]	; (8008030 <_strtod_l+0x948>)
 8007f88:	459a      	cmp	sl, r3
 8007f8a:	d102      	bne.n	8007f92 <_strtod_l+0x8aa>
 8007f8c:	3101      	adds	r1, #1
 8007f8e:	f43f adef 	beq.w	8007b70 <_strtod_l+0x488>
 8007f92:	4b24      	ldr	r3, [pc, #144]	; (8008024 <_strtod_l+0x93c>)
 8007f94:	ea0a 0303 	and.w	r3, sl, r3
 8007f98:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8007f9c:	f04f 0800 	mov.w	r8, #0
 8007fa0:	9b04      	ldr	r3, [sp, #16]
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d1a2      	bne.n	8007eec <_strtod_l+0x804>
 8007fa6:	e5ed      	b.n	8007b84 <_strtod_l+0x49c>
 8007fa8:	f04f 33ff 	mov.w	r3, #4294967295
 8007fac:	e7e9      	b.n	8007f82 <_strtod_l+0x89a>
 8007fae:	4613      	mov	r3, r2
 8007fb0:	e7e7      	b.n	8007f82 <_strtod_l+0x89a>
 8007fb2:	ea53 0308 	orrs.w	r3, r3, r8
 8007fb6:	d08a      	beq.n	8007ece <_strtod_l+0x7e6>
 8007fb8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007fba:	b1e3      	cbz	r3, 8007ff6 <_strtod_l+0x90e>
 8007fbc:	ea13 0f0a 	tst.w	r3, sl
 8007fc0:	d0ee      	beq.n	8007fa0 <_strtod_l+0x8b8>
 8007fc2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007fc4:	9a04      	ldr	r2, [sp, #16]
 8007fc6:	4640      	mov	r0, r8
 8007fc8:	4649      	mov	r1, r9
 8007fca:	b1c3      	cbz	r3, 8007ffe <_strtod_l+0x916>
 8007fcc:	f7ff fb6d 	bl	80076aa <sulp>
 8007fd0:	4602      	mov	r2, r0
 8007fd2:	460b      	mov	r3, r1
 8007fd4:	ec51 0b18 	vmov	r0, r1, d8
 8007fd8:	f7f8 f968 	bl	80002ac <__adddf3>
 8007fdc:	4680      	mov	r8, r0
 8007fde:	4689      	mov	r9, r1
 8007fe0:	e7de      	b.n	8007fa0 <_strtod_l+0x8b8>
 8007fe2:	4013      	ands	r3, r2
 8007fe4:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007fe8:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8007fec:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8007ff0:	f04f 38ff 	mov.w	r8, #4294967295
 8007ff4:	e7d4      	b.n	8007fa0 <_strtod_l+0x8b8>
 8007ff6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007ff8:	ea13 0f08 	tst.w	r3, r8
 8007ffc:	e7e0      	b.n	8007fc0 <_strtod_l+0x8d8>
 8007ffe:	f7ff fb54 	bl	80076aa <sulp>
 8008002:	4602      	mov	r2, r0
 8008004:	460b      	mov	r3, r1
 8008006:	ec51 0b18 	vmov	r0, r1, d8
 800800a:	f7f8 f94d 	bl	80002a8 <__aeabi_dsub>
 800800e:	2200      	movs	r2, #0
 8008010:	2300      	movs	r3, #0
 8008012:	4680      	mov	r8, r0
 8008014:	4689      	mov	r9, r1
 8008016:	f7f8 fd67 	bl	8000ae8 <__aeabi_dcmpeq>
 800801a:	2800      	cmp	r0, #0
 800801c:	d0c0      	beq.n	8007fa0 <_strtod_l+0x8b8>
 800801e:	e618      	b.n	8007c52 <_strtod_l+0x56a>
 8008020:	fffffc02 	.word	0xfffffc02
 8008024:	7ff00000 	.word	0x7ff00000
 8008028:	39500000 	.word	0x39500000
 800802c:	000fffff 	.word	0x000fffff
 8008030:	7fefffff 	.word	0x7fefffff
 8008034:	0800bbf8 	.word	0x0800bbf8
 8008038:	4659      	mov	r1, fp
 800803a:	4628      	mov	r0, r5
 800803c:	f002 ff6e 	bl	800af1c <__ratio>
 8008040:	ec57 6b10 	vmov	r6, r7, d0
 8008044:	ee10 0a10 	vmov	r0, s0
 8008048:	2200      	movs	r2, #0
 800804a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800804e:	4639      	mov	r1, r7
 8008050:	f7f8 fd5e 	bl	8000b10 <__aeabi_dcmple>
 8008054:	2800      	cmp	r0, #0
 8008056:	d071      	beq.n	800813c <_strtod_l+0xa54>
 8008058:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800805a:	2b00      	cmp	r3, #0
 800805c:	d17c      	bne.n	8008158 <_strtod_l+0xa70>
 800805e:	f1b8 0f00 	cmp.w	r8, #0
 8008062:	d15a      	bne.n	800811a <_strtod_l+0xa32>
 8008064:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008068:	2b00      	cmp	r3, #0
 800806a:	d15d      	bne.n	8008128 <_strtod_l+0xa40>
 800806c:	4b90      	ldr	r3, [pc, #576]	; (80082b0 <_strtod_l+0xbc8>)
 800806e:	2200      	movs	r2, #0
 8008070:	4630      	mov	r0, r6
 8008072:	4639      	mov	r1, r7
 8008074:	f7f8 fd42 	bl	8000afc <__aeabi_dcmplt>
 8008078:	2800      	cmp	r0, #0
 800807a:	d15c      	bne.n	8008136 <_strtod_l+0xa4e>
 800807c:	4630      	mov	r0, r6
 800807e:	4639      	mov	r1, r7
 8008080:	4b8c      	ldr	r3, [pc, #560]	; (80082b4 <_strtod_l+0xbcc>)
 8008082:	2200      	movs	r2, #0
 8008084:	f7f8 fac8 	bl	8000618 <__aeabi_dmul>
 8008088:	4606      	mov	r6, r0
 800808a:	460f      	mov	r7, r1
 800808c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8008090:	9606      	str	r6, [sp, #24]
 8008092:	9307      	str	r3, [sp, #28]
 8008094:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008098:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800809c:	4b86      	ldr	r3, [pc, #536]	; (80082b8 <_strtod_l+0xbd0>)
 800809e:	ea0a 0303 	and.w	r3, sl, r3
 80080a2:	930d      	str	r3, [sp, #52]	; 0x34
 80080a4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80080a6:	4b85      	ldr	r3, [pc, #532]	; (80082bc <_strtod_l+0xbd4>)
 80080a8:	429a      	cmp	r2, r3
 80080aa:	f040 8090 	bne.w	80081ce <_strtod_l+0xae6>
 80080ae:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 80080b2:	ec49 8b10 	vmov	d0, r8, r9
 80080b6:	f002 fe67 	bl	800ad88 <__ulp>
 80080ba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80080be:	ec51 0b10 	vmov	r0, r1, d0
 80080c2:	f7f8 faa9 	bl	8000618 <__aeabi_dmul>
 80080c6:	4642      	mov	r2, r8
 80080c8:	464b      	mov	r3, r9
 80080ca:	f7f8 f8ef 	bl	80002ac <__adddf3>
 80080ce:	460b      	mov	r3, r1
 80080d0:	4979      	ldr	r1, [pc, #484]	; (80082b8 <_strtod_l+0xbd0>)
 80080d2:	4a7b      	ldr	r2, [pc, #492]	; (80082c0 <_strtod_l+0xbd8>)
 80080d4:	4019      	ands	r1, r3
 80080d6:	4291      	cmp	r1, r2
 80080d8:	4680      	mov	r8, r0
 80080da:	d944      	bls.n	8008166 <_strtod_l+0xa7e>
 80080dc:	ee18 2a90 	vmov	r2, s17
 80080e0:	4b78      	ldr	r3, [pc, #480]	; (80082c4 <_strtod_l+0xbdc>)
 80080e2:	429a      	cmp	r2, r3
 80080e4:	d104      	bne.n	80080f0 <_strtod_l+0xa08>
 80080e6:	ee18 3a10 	vmov	r3, s16
 80080ea:	3301      	adds	r3, #1
 80080ec:	f43f ad40 	beq.w	8007b70 <_strtod_l+0x488>
 80080f0:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 80082c4 <_strtod_l+0xbdc>
 80080f4:	f04f 38ff 	mov.w	r8, #4294967295
 80080f8:	9916      	ldr	r1, [sp, #88]	; 0x58
 80080fa:	4620      	mov	r0, r4
 80080fc:	f002 fb18 	bl	800a730 <_Bfree>
 8008100:	9905      	ldr	r1, [sp, #20]
 8008102:	4620      	mov	r0, r4
 8008104:	f002 fb14 	bl	800a730 <_Bfree>
 8008108:	4659      	mov	r1, fp
 800810a:	4620      	mov	r0, r4
 800810c:	f002 fb10 	bl	800a730 <_Bfree>
 8008110:	4629      	mov	r1, r5
 8008112:	4620      	mov	r0, r4
 8008114:	f002 fb0c 	bl	800a730 <_Bfree>
 8008118:	e609      	b.n	8007d2e <_strtod_l+0x646>
 800811a:	f1b8 0f01 	cmp.w	r8, #1
 800811e:	d103      	bne.n	8008128 <_strtod_l+0xa40>
 8008120:	f1b9 0f00 	cmp.w	r9, #0
 8008124:	f43f ad95 	beq.w	8007c52 <_strtod_l+0x56a>
 8008128:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8008280 <_strtod_l+0xb98>
 800812c:	4f60      	ldr	r7, [pc, #384]	; (80082b0 <_strtod_l+0xbc8>)
 800812e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008132:	2600      	movs	r6, #0
 8008134:	e7ae      	b.n	8008094 <_strtod_l+0x9ac>
 8008136:	4f5f      	ldr	r7, [pc, #380]	; (80082b4 <_strtod_l+0xbcc>)
 8008138:	2600      	movs	r6, #0
 800813a:	e7a7      	b.n	800808c <_strtod_l+0x9a4>
 800813c:	4b5d      	ldr	r3, [pc, #372]	; (80082b4 <_strtod_l+0xbcc>)
 800813e:	4630      	mov	r0, r6
 8008140:	4639      	mov	r1, r7
 8008142:	2200      	movs	r2, #0
 8008144:	f7f8 fa68 	bl	8000618 <__aeabi_dmul>
 8008148:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800814a:	4606      	mov	r6, r0
 800814c:	460f      	mov	r7, r1
 800814e:	2b00      	cmp	r3, #0
 8008150:	d09c      	beq.n	800808c <_strtod_l+0x9a4>
 8008152:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8008156:	e79d      	b.n	8008094 <_strtod_l+0x9ac>
 8008158:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8008288 <_strtod_l+0xba0>
 800815c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008160:	ec57 6b17 	vmov	r6, r7, d7
 8008164:	e796      	b.n	8008094 <_strtod_l+0x9ac>
 8008166:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800816a:	9b04      	ldr	r3, [sp, #16]
 800816c:	46ca      	mov	sl, r9
 800816e:	2b00      	cmp	r3, #0
 8008170:	d1c2      	bne.n	80080f8 <_strtod_l+0xa10>
 8008172:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008176:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008178:	0d1b      	lsrs	r3, r3, #20
 800817a:	051b      	lsls	r3, r3, #20
 800817c:	429a      	cmp	r2, r3
 800817e:	d1bb      	bne.n	80080f8 <_strtod_l+0xa10>
 8008180:	4630      	mov	r0, r6
 8008182:	4639      	mov	r1, r7
 8008184:	f7f8 fda8 	bl	8000cd8 <__aeabi_d2lz>
 8008188:	f7f8 fa18 	bl	80005bc <__aeabi_l2d>
 800818c:	4602      	mov	r2, r0
 800818e:	460b      	mov	r3, r1
 8008190:	4630      	mov	r0, r6
 8008192:	4639      	mov	r1, r7
 8008194:	f7f8 f888 	bl	80002a8 <__aeabi_dsub>
 8008198:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800819a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800819e:	ea43 0308 	orr.w	r3, r3, r8
 80081a2:	4313      	orrs	r3, r2
 80081a4:	4606      	mov	r6, r0
 80081a6:	460f      	mov	r7, r1
 80081a8:	d054      	beq.n	8008254 <_strtod_l+0xb6c>
 80081aa:	a339      	add	r3, pc, #228	; (adr r3, 8008290 <_strtod_l+0xba8>)
 80081ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081b0:	f7f8 fca4 	bl	8000afc <__aeabi_dcmplt>
 80081b4:	2800      	cmp	r0, #0
 80081b6:	f47f ace5 	bne.w	8007b84 <_strtod_l+0x49c>
 80081ba:	a337      	add	r3, pc, #220	; (adr r3, 8008298 <_strtod_l+0xbb0>)
 80081bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081c0:	4630      	mov	r0, r6
 80081c2:	4639      	mov	r1, r7
 80081c4:	f7f8 fcb8 	bl	8000b38 <__aeabi_dcmpgt>
 80081c8:	2800      	cmp	r0, #0
 80081ca:	d095      	beq.n	80080f8 <_strtod_l+0xa10>
 80081cc:	e4da      	b.n	8007b84 <_strtod_l+0x49c>
 80081ce:	9b04      	ldr	r3, [sp, #16]
 80081d0:	b333      	cbz	r3, 8008220 <_strtod_l+0xb38>
 80081d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80081d4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80081d8:	d822      	bhi.n	8008220 <_strtod_l+0xb38>
 80081da:	a331      	add	r3, pc, #196	; (adr r3, 80082a0 <_strtod_l+0xbb8>)
 80081dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081e0:	4630      	mov	r0, r6
 80081e2:	4639      	mov	r1, r7
 80081e4:	f7f8 fc94 	bl	8000b10 <__aeabi_dcmple>
 80081e8:	b1a0      	cbz	r0, 8008214 <_strtod_l+0xb2c>
 80081ea:	4639      	mov	r1, r7
 80081ec:	4630      	mov	r0, r6
 80081ee:	f7f8 fceb 	bl	8000bc8 <__aeabi_d2uiz>
 80081f2:	2801      	cmp	r0, #1
 80081f4:	bf38      	it	cc
 80081f6:	2001      	movcc	r0, #1
 80081f8:	f7f8 f994 	bl	8000524 <__aeabi_ui2d>
 80081fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80081fe:	4606      	mov	r6, r0
 8008200:	460f      	mov	r7, r1
 8008202:	bb23      	cbnz	r3, 800824e <_strtod_l+0xb66>
 8008204:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008208:	9010      	str	r0, [sp, #64]	; 0x40
 800820a:	9311      	str	r3, [sp, #68]	; 0x44
 800820c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008210:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8008214:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008216:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008218:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800821c:	1a9b      	subs	r3, r3, r2
 800821e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008220:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8008224:	eeb0 0a48 	vmov.f32	s0, s16
 8008228:	eef0 0a68 	vmov.f32	s1, s17
 800822c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8008230:	f002 fdaa 	bl	800ad88 <__ulp>
 8008234:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8008238:	ec53 2b10 	vmov	r2, r3, d0
 800823c:	f7f8 f9ec 	bl	8000618 <__aeabi_dmul>
 8008240:	ec53 2b18 	vmov	r2, r3, d8
 8008244:	f7f8 f832 	bl	80002ac <__adddf3>
 8008248:	4680      	mov	r8, r0
 800824a:	4689      	mov	r9, r1
 800824c:	e78d      	b.n	800816a <_strtod_l+0xa82>
 800824e:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8008252:	e7db      	b.n	800820c <_strtod_l+0xb24>
 8008254:	a314      	add	r3, pc, #80	; (adr r3, 80082a8 <_strtod_l+0xbc0>)
 8008256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800825a:	f7f8 fc4f 	bl	8000afc <__aeabi_dcmplt>
 800825e:	e7b3      	b.n	80081c8 <_strtod_l+0xae0>
 8008260:	2300      	movs	r3, #0
 8008262:	930a      	str	r3, [sp, #40]	; 0x28
 8008264:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008266:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008268:	6013      	str	r3, [r2, #0]
 800826a:	f7ff ba7c 	b.w	8007766 <_strtod_l+0x7e>
 800826e:	2a65      	cmp	r2, #101	; 0x65
 8008270:	f43f ab75 	beq.w	800795e <_strtod_l+0x276>
 8008274:	2a45      	cmp	r2, #69	; 0x45
 8008276:	f43f ab72 	beq.w	800795e <_strtod_l+0x276>
 800827a:	2301      	movs	r3, #1
 800827c:	f7ff bbaa 	b.w	80079d4 <_strtod_l+0x2ec>
 8008280:	00000000 	.word	0x00000000
 8008284:	bff00000 	.word	0xbff00000
 8008288:	00000000 	.word	0x00000000
 800828c:	3ff00000 	.word	0x3ff00000
 8008290:	94a03595 	.word	0x94a03595
 8008294:	3fdfffff 	.word	0x3fdfffff
 8008298:	35afe535 	.word	0x35afe535
 800829c:	3fe00000 	.word	0x3fe00000
 80082a0:	ffc00000 	.word	0xffc00000
 80082a4:	41dfffff 	.word	0x41dfffff
 80082a8:	94a03595 	.word	0x94a03595
 80082ac:	3fcfffff 	.word	0x3fcfffff
 80082b0:	3ff00000 	.word	0x3ff00000
 80082b4:	3fe00000 	.word	0x3fe00000
 80082b8:	7ff00000 	.word	0x7ff00000
 80082bc:	7fe00000 	.word	0x7fe00000
 80082c0:	7c9fffff 	.word	0x7c9fffff
 80082c4:	7fefffff 	.word	0x7fefffff

080082c8 <strtod>:
 80082c8:	460a      	mov	r2, r1
 80082ca:	4601      	mov	r1, r0
 80082cc:	4802      	ldr	r0, [pc, #8]	; (80082d8 <strtod+0x10>)
 80082ce:	4b03      	ldr	r3, [pc, #12]	; (80082dc <strtod+0x14>)
 80082d0:	6800      	ldr	r0, [r0, #0]
 80082d2:	f7ff ba09 	b.w	80076e8 <_strtod_l>
 80082d6:	bf00      	nop
 80082d8:	200001e0 	.word	0x200001e0
 80082dc:	20000028 	.word	0x20000028

080082e0 <_strtol_l.constprop.0>:
 80082e0:	2b01      	cmp	r3, #1
 80082e2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082e6:	d001      	beq.n	80082ec <_strtol_l.constprop.0+0xc>
 80082e8:	2b24      	cmp	r3, #36	; 0x24
 80082ea:	d906      	bls.n	80082fa <_strtol_l.constprop.0+0x1a>
 80082ec:	f000 feb8 	bl	8009060 <__errno>
 80082f0:	2316      	movs	r3, #22
 80082f2:	6003      	str	r3, [r0, #0]
 80082f4:	2000      	movs	r0, #0
 80082f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082fa:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80083e0 <_strtol_l.constprop.0+0x100>
 80082fe:	460d      	mov	r5, r1
 8008300:	462e      	mov	r6, r5
 8008302:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008306:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800830a:	f017 0708 	ands.w	r7, r7, #8
 800830e:	d1f7      	bne.n	8008300 <_strtol_l.constprop.0+0x20>
 8008310:	2c2d      	cmp	r4, #45	; 0x2d
 8008312:	d132      	bne.n	800837a <_strtol_l.constprop.0+0x9a>
 8008314:	782c      	ldrb	r4, [r5, #0]
 8008316:	2701      	movs	r7, #1
 8008318:	1cb5      	adds	r5, r6, #2
 800831a:	2b00      	cmp	r3, #0
 800831c:	d05b      	beq.n	80083d6 <_strtol_l.constprop.0+0xf6>
 800831e:	2b10      	cmp	r3, #16
 8008320:	d109      	bne.n	8008336 <_strtol_l.constprop.0+0x56>
 8008322:	2c30      	cmp	r4, #48	; 0x30
 8008324:	d107      	bne.n	8008336 <_strtol_l.constprop.0+0x56>
 8008326:	782c      	ldrb	r4, [r5, #0]
 8008328:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800832c:	2c58      	cmp	r4, #88	; 0x58
 800832e:	d14d      	bne.n	80083cc <_strtol_l.constprop.0+0xec>
 8008330:	786c      	ldrb	r4, [r5, #1]
 8008332:	2310      	movs	r3, #16
 8008334:	3502      	adds	r5, #2
 8008336:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800833a:	f108 38ff 	add.w	r8, r8, #4294967295
 800833e:	f04f 0e00 	mov.w	lr, #0
 8008342:	fbb8 f9f3 	udiv	r9, r8, r3
 8008346:	4676      	mov	r6, lr
 8008348:	fb03 8a19 	mls	sl, r3, r9, r8
 800834c:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8008350:	f1bc 0f09 	cmp.w	ip, #9
 8008354:	d816      	bhi.n	8008384 <_strtol_l.constprop.0+0xa4>
 8008356:	4664      	mov	r4, ip
 8008358:	42a3      	cmp	r3, r4
 800835a:	dd24      	ble.n	80083a6 <_strtol_l.constprop.0+0xc6>
 800835c:	f1be 3fff 	cmp.w	lr, #4294967295
 8008360:	d008      	beq.n	8008374 <_strtol_l.constprop.0+0x94>
 8008362:	45b1      	cmp	r9, r6
 8008364:	d31c      	bcc.n	80083a0 <_strtol_l.constprop.0+0xc0>
 8008366:	d101      	bne.n	800836c <_strtol_l.constprop.0+0x8c>
 8008368:	45a2      	cmp	sl, r4
 800836a:	db19      	blt.n	80083a0 <_strtol_l.constprop.0+0xc0>
 800836c:	fb06 4603 	mla	r6, r6, r3, r4
 8008370:	f04f 0e01 	mov.w	lr, #1
 8008374:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008378:	e7e8      	b.n	800834c <_strtol_l.constprop.0+0x6c>
 800837a:	2c2b      	cmp	r4, #43	; 0x2b
 800837c:	bf04      	itt	eq
 800837e:	782c      	ldrbeq	r4, [r5, #0]
 8008380:	1cb5      	addeq	r5, r6, #2
 8008382:	e7ca      	b.n	800831a <_strtol_l.constprop.0+0x3a>
 8008384:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8008388:	f1bc 0f19 	cmp.w	ip, #25
 800838c:	d801      	bhi.n	8008392 <_strtol_l.constprop.0+0xb2>
 800838e:	3c37      	subs	r4, #55	; 0x37
 8008390:	e7e2      	b.n	8008358 <_strtol_l.constprop.0+0x78>
 8008392:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8008396:	f1bc 0f19 	cmp.w	ip, #25
 800839a:	d804      	bhi.n	80083a6 <_strtol_l.constprop.0+0xc6>
 800839c:	3c57      	subs	r4, #87	; 0x57
 800839e:	e7db      	b.n	8008358 <_strtol_l.constprop.0+0x78>
 80083a0:	f04f 3eff 	mov.w	lr, #4294967295
 80083a4:	e7e6      	b.n	8008374 <_strtol_l.constprop.0+0x94>
 80083a6:	f1be 3fff 	cmp.w	lr, #4294967295
 80083aa:	d105      	bne.n	80083b8 <_strtol_l.constprop.0+0xd8>
 80083ac:	2322      	movs	r3, #34	; 0x22
 80083ae:	6003      	str	r3, [r0, #0]
 80083b0:	4646      	mov	r6, r8
 80083b2:	b942      	cbnz	r2, 80083c6 <_strtol_l.constprop.0+0xe6>
 80083b4:	4630      	mov	r0, r6
 80083b6:	e79e      	b.n	80082f6 <_strtol_l.constprop.0+0x16>
 80083b8:	b107      	cbz	r7, 80083bc <_strtol_l.constprop.0+0xdc>
 80083ba:	4276      	negs	r6, r6
 80083bc:	2a00      	cmp	r2, #0
 80083be:	d0f9      	beq.n	80083b4 <_strtol_l.constprop.0+0xd4>
 80083c0:	f1be 0f00 	cmp.w	lr, #0
 80083c4:	d000      	beq.n	80083c8 <_strtol_l.constprop.0+0xe8>
 80083c6:	1e69      	subs	r1, r5, #1
 80083c8:	6011      	str	r1, [r2, #0]
 80083ca:	e7f3      	b.n	80083b4 <_strtol_l.constprop.0+0xd4>
 80083cc:	2430      	movs	r4, #48	; 0x30
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d1b1      	bne.n	8008336 <_strtol_l.constprop.0+0x56>
 80083d2:	2308      	movs	r3, #8
 80083d4:	e7af      	b.n	8008336 <_strtol_l.constprop.0+0x56>
 80083d6:	2c30      	cmp	r4, #48	; 0x30
 80083d8:	d0a5      	beq.n	8008326 <_strtol_l.constprop.0+0x46>
 80083da:	230a      	movs	r3, #10
 80083dc:	e7ab      	b.n	8008336 <_strtol_l.constprop.0+0x56>
 80083de:	bf00      	nop
 80083e0:	0800bc21 	.word	0x0800bc21

080083e4 <strtol>:
 80083e4:	4613      	mov	r3, r2
 80083e6:	460a      	mov	r2, r1
 80083e8:	4601      	mov	r1, r0
 80083ea:	4802      	ldr	r0, [pc, #8]	; (80083f4 <strtol+0x10>)
 80083ec:	6800      	ldr	r0, [r0, #0]
 80083ee:	f7ff bf77 	b.w	80082e0 <_strtol_l.constprop.0>
 80083f2:	bf00      	nop
 80083f4:	200001e0 	.word	0x200001e0

080083f8 <__cvt>:
 80083f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80083fc:	ec55 4b10 	vmov	r4, r5, d0
 8008400:	2d00      	cmp	r5, #0
 8008402:	460e      	mov	r6, r1
 8008404:	4619      	mov	r1, r3
 8008406:	462b      	mov	r3, r5
 8008408:	bfbb      	ittet	lt
 800840a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800840e:	461d      	movlt	r5, r3
 8008410:	2300      	movge	r3, #0
 8008412:	232d      	movlt	r3, #45	; 0x2d
 8008414:	700b      	strb	r3, [r1, #0]
 8008416:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008418:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800841c:	4691      	mov	r9, r2
 800841e:	f023 0820 	bic.w	r8, r3, #32
 8008422:	bfbc      	itt	lt
 8008424:	4622      	movlt	r2, r4
 8008426:	4614      	movlt	r4, r2
 8008428:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800842c:	d005      	beq.n	800843a <__cvt+0x42>
 800842e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008432:	d100      	bne.n	8008436 <__cvt+0x3e>
 8008434:	3601      	adds	r6, #1
 8008436:	2102      	movs	r1, #2
 8008438:	e000      	b.n	800843c <__cvt+0x44>
 800843a:	2103      	movs	r1, #3
 800843c:	ab03      	add	r3, sp, #12
 800843e:	9301      	str	r3, [sp, #4]
 8008440:	ab02      	add	r3, sp, #8
 8008442:	9300      	str	r3, [sp, #0]
 8008444:	ec45 4b10 	vmov	d0, r4, r5
 8008448:	4653      	mov	r3, sl
 800844a:	4632      	mov	r2, r6
 800844c:	f000 fed4 	bl	80091f8 <_dtoa_r>
 8008450:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008454:	4607      	mov	r7, r0
 8008456:	d102      	bne.n	800845e <__cvt+0x66>
 8008458:	f019 0f01 	tst.w	r9, #1
 800845c:	d022      	beq.n	80084a4 <__cvt+0xac>
 800845e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008462:	eb07 0906 	add.w	r9, r7, r6
 8008466:	d110      	bne.n	800848a <__cvt+0x92>
 8008468:	783b      	ldrb	r3, [r7, #0]
 800846a:	2b30      	cmp	r3, #48	; 0x30
 800846c:	d10a      	bne.n	8008484 <__cvt+0x8c>
 800846e:	2200      	movs	r2, #0
 8008470:	2300      	movs	r3, #0
 8008472:	4620      	mov	r0, r4
 8008474:	4629      	mov	r1, r5
 8008476:	f7f8 fb37 	bl	8000ae8 <__aeabi_dcmpeq>
 800847a:	b918      	cbnz	r0, 8008484 <__cvt+0x8c>
 800847c:	f1c6 0601 	rsb	r6, r6, #1
 8008480:	f8ca 6000 	str.w	r6, [sl]
 8008484:	f8da 3000 	ldr.w	r3, [sl]
 8008488:	4499      	add	r9, r3
 800848a:	2200      	movs	r2, #0
 800848c:	2300      	movs	r3, #0
 800848e:	4620      	mov	r0, r4
 8008490:	4629      	mov	r1, r5
 8008492:	f7f8 fb29 	bl	8000ae8 <__aeabi_dcmpeq>
 8008496:	b108      	cbz	r0, 800849c <__cvt+0xa4>
 8008498:	f8cd 900c 	str.w	r9, [sp, #12]
 800849c:	2230      	movs	r2, #48	; 0x30
 800849e:	9b03      	ldr	r3, [sp, #12]
 80084a0:	454b      	cmp	r3, r9
 80084a2:	d307      	bcc.n	80084b4 <__cvt+0xbc>
 80084a4:	9b03      	ldr	r3, [sp, #12]
 80084a6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80084a8:	1bdb      	subs	r3, r3, r7
 80084aa:	4638      	mov	r0, r7
 80084ac:	6013      	str	r3, [r2, #0]
 80084ae:	b004      	add	sp, #16
 80084b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084b4:	1c59      	adds	r1, r3, #1
 80084b6:	9103      	str	r1, [sp, #12]
 80084b8:	701a      	strb	r2, [r3, #0]
 80084ba:	e7f0      	b.n	800849e <__cvt+0xa6>

080084bc <__exponent>:
 80084bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80084be:	4603      	mov	r3, r0
 80084c0:	2900      	cmp	r1, #0
 80084c2:	bfb8      	it	lt
 80084c4:	4249      	neglt	r1, r1
 80084c6:	f803 2b02 	strb.w	r2, [r3], #2
 80084ca:	bfb4      	ite	lt
 80084cc:	222d      	movlt	r2, #45	; 0x2d
 80084ce:	222b      	movge	r2, #43	; 0x2b
 80084d0:	2909      	cmp	r1, #9
 80084d2:	7042      	strb	r2, [r0, #1]
 80084d4:	dd2a      	ble.n	800852c <__exponent+0x70>
 80084d6:	f10d 0207 	add.w	r2, sp, #7
 80084da:	4617      	mov	r7, r2
 80084dc:	260a      	movs	r6, #10
 80084de:	4694      	mov	ip, r2
 80084e0:	fb91 f5f6 	sdiv	r5, r1, r6
 80084e4:	fb06 1415 	mls	r4, r6, r5, r1
 80084e8:	3430      	adds	r4, #48	; 0x30
 80084ea:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80084ee:	460c      	mov	r4, r1
 80084f0:	2c63      	cmp	r4, #99	; 0x63
 80084f2:	f102 32ff 	add.w	r2, r2, #4294967295
 80084f6:	4629      	mov	r1, r5
 80084f8:	dcf1      	bgt.n	80084de <__exponent+0x22>
 80084fa:	3130      	adds	r1, #48	; 0x30
 80084fc:	f1ac 0402 	sub.w	r4, ip, #2
 8008500:	f802 1c01 	strb.w	r1, [r2, #-1]
 8008504:	1c41      	adds	r1, r0, #1
 8008506:	4622      	mov	r2, r4
 8008508:	42ba      	cmp	r2, r7
 800850a:	d30a      	bcc.n	8008522 <__exponent+0x66>
 800850c:	f10d 0209 	add.w	r2, sp, #9
 8008510:	eba2 020c 	sub.w	r2, r2, ip
 8008514:	42bc      	cmp	r4, r7
 8008516:	bf88      	it	hi
 8008518:	2200      	movhi	r2, #0
 800851a:	4413      	add	r3, r2
 800851c:	1a18      	subs	r0, r3, r0
 800851e:	b003      	add	sp, #12
 8008520:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008522:	f812 5b01 	ldrb.w	r5, [r2], #1
 8008526:	f801 5f01 	strb.w	r5, [r1, #1]!
 800852a:	e7ed      	b.n	8008508 <__exponent+0x4c>
 800852c:	2330      	movs	r3, #48	; 0x30
 800852e:	3130      	adds	r1, #48	; 0x30
 8008530:	7083      	strb	r3, [r0, #2]
 8008532:	70c1      	strb	r1, [r0, #3]
 8008534:	1d03      	adds	r3, r0, #4
 8008536:	e7f1      	b.n	800851c <__exponent+0x60>

08008538 <_printf_float>:
 8008538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800853c:	ed2d 8b02 	vpush	{d8}
 8008540:	b08d      	sub	sp, #52	; 0x34
 8008542:	460c      	mov	r4, r1
 8008544:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008548:	4616      	mov	r6, r2
 800854a:	461f      	mov	r7, r3
 800854c:	4605      	mov	r5, r0
 800854e:	f000 fce7 	bl	8008f20 <_localeconv_r>
 8008552:	f8d0 a000 	ldr.w	sl, [r0]
 8008556:	4650      	mov	r0, sl
 8008558:	f7f7 fe9a 	bl	8000290 <strlen>
 800855c:	2300      	movs	r3, #0
 800855e:	930a      	str	r3, [sp, #40]	; 0x28
 8008560:	6823      	ldr	r3, [r4, #0]
 8008562:	9305      	str	r3, [sp, #20]
 8008564:	f8d8 3000 	ldr.w	r3, [r8]
 8008568:	f894 b018 	ldrb.w	fp, [r4, #24]
 800856c:	3307      	adds	r3, #7
 800856e:	f023 0307 	bic.w	r3, r3, #7
 8008572:	f103 0208 	add.w	r2, r3, #8
 8008576:	f8c8 2000 	str.w	r2, [r8]
 800857a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800857e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008582:	9307      	str	r3, [sp, #28]
 8008584:	f8cd 8018 	str.w	r8, [sp, #24]
 8008588:	ee08 0a10 	vmov	s16, r0
 800858c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8008590:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008594:	4b9e      	ldr	r3, [pc, #632]	; (8008810 <_printf_float+0x2d8>)
 8008596:	f04f 32ff 	mov.w	r2, #4294967295
 800859a:	f7f8 fad7 	bl	8000b4c <__aeabi_dcmpun>
 800859e:	bb88      	cbnz	r0, 8008604 <_printf_float+0xcc>
 80085a0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80085a4:	4b9a      	ldr	r3, [pc, #616]	; (8008810 <_printf_float+0x2d8>)
 80085a6:	f04f 32ff 	mov.w	r2, #4294967295
 80085aa:	f7f8 fab1 	bl	8000b10 <__aeabi_dcmple>
 80085ae:	bb48      	cbnz	r0, 8008604 <_printf_float+0xcc>
 80085b0:	2200      	movs	r2, #0
 80085b2:	2300      	movs	r3, #0
 80085b4:	4640      	mov	r0, r8
 80085b6:	4649      	mov	r1, r9
 80085b8:	f7f8 faa0 	bl	8000afc <__aeabi_dcmplt>
 80085bc:	b110      	cbz	r0, 80085c4 <_printf_float+0x8c>
 80085be:	232d      	movs	r3, #45	; 0x2d
 80085c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80085c4:	4a93      	ldr	r2, [pc, #588]	; (8008814 <_printf_float+0x2dc>)
 80085c6:	4b94      	ldr	r3, [pc, #592]	; (8008818 <_printf_float+0x2e0>)
 80085c8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80085cc:	bf94      	ite	ls
 80085ce:	4690      	movls	r8, r2
 80085d0:	4698      	movhi	r8, r3
 80085d2:	2303      	movs	r3, #3
 80085d4:	6123      	str	r3, [r4, #16]
 80085d6:	9b05      	ldr	r3, [sp, #20]
 80085d8:	f023 0304 	bic.w	r3, r3, #4
 80085dc:	6023      	str	r3, [r4, #0]
 80085de:	f04f 0900 	mov.w	r9, #0
 80085e2:	9700      	str	r7, [sp, #0]
 80085e4:	4633      	mov	r3, r6
 80085e6:	aa0b      	add	r2, sp, #44	; 0x2c
 80085e8:	4621      	mov	r1, r4
 80085ea:	4628      	mov	r0, r5
 80085ec:	f000 f9da 	bl	80089a4 <_printf_common>
 80085f0:	3001      	adds	r0, #1
 80085f2:	f040 8090 	bne.w	8008716 <_printf_float+0x1de>
 80085f6:	f04f 30ff 	mov.w	r0, #4294967295
 80085fa:	b00d      	add	sp, #52	; 0x34
 80085fc:	ecbd 8b02 	vpop	{d8}
 8008600:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008604:	4642      	mov	r2, r8
 8008606:	464b      	mov	r3, r9
 8008608:	4640      	mov	r0, r8
 800860a:	4649      	mov	r1, r9
 800860c:	f7f8 fa9e 	bl	8000b4c <__aeabi_dcmpun>
 8008610:	b140      	cbz	r0, 8008624 <_printf_float+0xec>
 8008612:	464b      	mov	r3, r9
 8008614:	2b00      	cmp	r3, #0
 8008616:	bfbc      	itt	lt
 8008618:	232d      	movlt	r3, #45	; 0x2d
 800861a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800861e:	4a7f      	ldr	r2, [pc, #508]	; (800881c <_printf_float+0x2e4>)
 8008620:	4b7f      	ldr	r3, [pc, #508]	; (8008820 <_printf_float+0x2e8>)
 8008622:	e7d1      	b.n	80085c8 <_printf_float+0x90>
 8008624:	6863      	ldr	r3, [r4, #4]
 8008626:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800862a:	9206      	str	r2, [sp, #24]
 800862c:	1c5a      	adds	r2, r3, #1
 800862e:	d13f      	bne.n	80086b0 <_printf_float+0x178>
 8008630:	2306      	movs	r3, #6
 8008632:	6063      	str	r3, [r4, #4]
 8008634:	9b05      	ldr	r3, [sp, #20]
 8008636:	6861      	ldr	r1, [r4, #4]
 8008638:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800863c:	2300      	movs	r3, #0
 800863e:	9303      	str	r3, [sp, #12]
 8008640:	ab0a      	add	r3, sp, #40	; 0x28
 8008642:	e9cd b301 	strd	fp, r3, [sp, #4]
 8008646:	ab09      	add	r3, sp, #36	; 0x24
 8008648:	ec49 8b10 	vmov	d0, r8, r9
 800864c:	9300      	str	r3, [sp, #0]
 800864e:	6022      	str	r2, [r4, #0]
 8008650:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008654:	4628      	mov	r0, r5
 8008656:	f7ff fecf 	bl	80083f8 <__cvt>
 800865a:	9b06      	ldr	r3, [sp, #24]
 800865c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800865e:	2b47      	cmp	r3, #71	; 0x47
 8008660:	4680      	mov	r8, r0
 8008662:	d108      	bne.n	8008676 <_printf_float+0x13e>
 8008664:	1cc8      	adds	r0, r1, #3
 8008666:	db02      	blt.n	800866e <_printf_float+0x136>
 8008668:	6863      	ldr	r3, [r4, #4]
 800866a:	4299      	cmp	r1, r3
 800866c:	dd41      	ble.n	80086f2 <_printf_float+0x1ba>
 800866e:	f1ab 0302 	sub.w	r3, fp, #2
 8008672:	fa5f fb83 	uxtb.w	fp, r3
 8008676:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800867a:	d820      	bhi.n	80086be <_printf_float+0x186>
 800867c:	3901      	subs	r1, #1
 800867e:	465a      	mov	r2, fp
 8008680:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008684:	9109      	str	r1, [sp, #36]	; 0x24
 8008686:	f7ff ff19 	bl	80084bc <__exponent>
 800868a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800868c:	1813      	adds	r3, r2, r0
 800868e:	2a01      	cmp	r2, #1
 8008690:	4681      	mov	r9, r0
 8008692:	6123      	str	r3, [r4, #16]
 8008694:	dc02      	bgt.n	800869c <_printf_float+0x164>
 8008696:	6822      	ldr	r2, [r4, #0]
 8008698:	07d2      	lsls	r2, r2, #31
 800869a:	d501      	bpl.n	80086a0 <_printf_float+0x168>
 800869c:	3301      	adds	r3, #1
 800869e:	6123      	str	r3, [r4, #16]
 80086a0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d09c      	beq.n	80085e2 <_printf_float+0xaa>
 80086a8:	232d      	movs	r3, #45	; 0x2d
 80086aa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80086ae:	e798      	b.n	80085e2 <_printf_float+0xaa>
 80086b0:	9a06      	ldr	r2, [sp, #24]
 80086b2:	2a47      	cmp	r2, #71	; 0x47
 80086b4:	d1be      	bne.n	8008634 <_printf_float+0xfc>
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d1bc      	bne.n	8008634 <_printf_float+0xfc>
 80086ba:	2301      	movs	r3, #1
 80086bc:	e7b9      	b.n	8008632 <_printf_float+0xfa>
 80086be:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80086c2:	d118      	bne.n	80086f6 <_printf_float+0x1be>
 80086c4:	2900      	cmp	r1, #0
 80086c6:	6863      	ldr	r3, [r4, #4]
 80086c8:	dd0b      	ble.n	80086e2 <_printf_float+0x1aa>
 80086ca:	6121      	str	r1, [r4, #16]
 80086cc:	b913      	cbnz	r3, 80086d4 <_printf_float+0x19c>
 80086ce:	6822      	ldr	r2, [r4, #0]
 80086d0:	07d0      	lsls	r0, r2, #31
 80086d2:	d502      	bpl.n	80086da <_printf_float+0x1a2>
 80086d4:	3301      	adds	r3, #1
 80086d6:	440b      	add	r3, r1
 80086d8:	6123      	str	r3, [r4, #16]
 80086da:	65a1      	str	r1, [r4, #88]	; 0x58
 80086dc:	f04f 0900 	mov.w	r9, #0
 80086e0:	e7de      	b.n	80086a0 <_printf_float+0x168>
 80086e2:	b913      	cbnz	r3, 80086ea <_printf_float+0x1b2>
 80086e4:	6822      	ldr	r2, [r4, #0]
 80086e6:	07d2      	lsls	r2, r2, #31
 80086e8:	d501      	bpl.n	80086ee <_printf_float+0x1b6>
 80086ea:	3302      	adds	r3, #2
 80086ec:	e7f4      	b.n	80086d8 <_printf_float+0x1a0>
 80086ee:	2301      	movs	r3, #1
 80086f0:	e7f2      	b.n	80086d8 <_printf_float+0x1a0>
 80086f2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80086f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80086f8:	4299      	cmp	r1, r3
 80086fa:	db05      	blt.n	8008708 <_printf_float+0x1d0>
 80086fc:	6823      	ldr	r3, [r4, #0]
 80086fe:	6121      	str	r1, [r4, #16]
 8008700:	07d8      	lsls	r0, r3, #31
 8008702:	d5ea      	bpl.n	80086da <_printf_float+0x1a2>
 8008704:	1c4b      	adds	r3, r1, #1
 8008706:	e7e7      	b.n	80086d8 <_printf_float+0x1a0>
 8008708:	2900      	cmp	r1, #0
 800870a:	bfd4      	ite	le
 800870c:	f1c1 0202 	rsble	r2, r1, #2
 8008710:	2201      	movgt	r2, #1
 8008712:	4413      	add	r3, r2
 8008714:	e7e0      	b.n	80086d8 <_printf_float+0x1a0>
 8008716:	6823      	ldr	r3, [r4, #0]
 8008718:	055a      	lsls	r2, r3, #21
 800871a:	d407      	bmi.n	800872c <_printf_float+0x1f4>
 800871c:	6923      	ldr	r3, [r4, #16]
 800871e:	4642      	mov	r2, r8
 8008720:	4631      	mov	r1, r6
 8008722:	4628      	mov	r0, r5
 8008724:	47b8      	blx	r7
 8008726:	3001      	adds	r0, #1
 8008728:	d12c      	bne.n	8008784 <_printf_float+0x24c>
 800872a:	e764      	b.n	80085f6 <_printf_float+0xbe>
 800872c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008730:	f240 80e0 	bls.w	80088f4 <_printf_float+0x3bc>
 8008734:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008738:	2200      	movs	r2, #0
 800873a:	2300      	movs	r3, #0
 800873c:	f7f8 f9d4 	bl	8000ae8 <__aeabi_dcmpeq>
 8008740:	2800      	cmp	r0, #0
 8008742:	d034      	beq.n	80087ae <_printf_float+0x276>
 8008744:	4a37      	ldr	r2, [pc, #220]	; (8008824 <_printf_float+0x2ec>)
 8008746:	2301      	movs	r3, #1
 8008748:	4631      	mov	r1, r6
 800874a:	4628      	mov	r0, r5
 800874c:	47b8      	blx	r7
 800874e:	3001      	adds	r0, #1
 8008750:	f43f af51 	beq.w	80085f6 <_printf_float+0xbe>
 8008754:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008758:	429a      	cmp	r2, r3
 800875a:	db02      	blt.n	8008762 <_printf_float+0x22a>
 800875c:	6823      	ldr	r3, [r4, #0]
 800875e:	07d8      	lsls	r0, r3, #31
 8008760:	d510      	bpl.n	8008784 <_printf_float+0x24c>
 8008762:	ee18 3a10 	vmov	r3, s16
 8008766:	4652      	mov	r2, sl
 8008768:	4631      	mov	r1, r6
 800876a:	4628      	mov	r0, r5
 800876c:	47b8      	blx	r7
 800876e:	3001      	adds	r0, #1
 8008770:	f43f af41 	beq.w	80085f6 <_printf_float+0xbe>
 8008774:	f04f 0800 	mov.w	r8, #0
 8008778:	f104 091a 	add.w	r9, r4, #26
 800877c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800877e:	3b01      	subs	r3, #1
 8008780:	4543      	cmp	r3, r8
 8008782:	dc09      	bgt.n	8008798 <_printf_float+0x260>
 8008784:	6823      	ldr	r3, [r4, #0]
 8008786:	079b      	lsls	r3, r3, #30
 8008788:	f100 8107 	bmi.w	800899a <_printf_float+0x462>
 800878c:	68e0      	ldr	r0, [r4, #12]
 800878e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008790:	4298      	cmp	r0, r3
 8008792:	bfb8      	it	lt
 8008794:	4618      	movlt	r0, r3
 8008796:	e730      	b.n	80085fa <_printf_float+0xc2>
 8008798:	2301      	movs	r3, #1
 800879a:	464a      	mov	r2, r9
 800879c:	4631      	mov	r1, r6
 800879e:	4628      	mov	r0, r5
 80087a0:	47b8      	blx	r7
 80087a2:	3001      	adds	r0, #1
 80087a4:	f43f af27 	beq.w	80085f6 <_printf_float+0xbe>
 80087a8:	f108 0801 	add.w	r8, r8, #1
 80087ac:	e7e6      	b.n	800877c <_printf_float+0x244>
 80087ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	dc39      	bgt.n	8008828 <_printf_float+0x2f0>
 80087b4:	4a1b      	ldr	r2, [pc, #108]	; (8008824 <_printf_float+0x2ec>)
 80087b6:	2301      	movs	r3, #1
 80087b8:	4631      	mov	r1, r6
 80087ba:	4628      	mov	r0, r5
 80087bc:	47b8      	blx	r7
 80087be:	3001      	adds	r0, #1
 80087c0:	f43f af19 	beq.w	80085f6 <_printf_float+0xbe>
 80087c4:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80087c8:	4313      	orrs	r3, r2
 80087ca:	d102      	bne.n	80087d2 <_printf_float+0x29a>
 80087cc:	6823      	ldr	r3, [r4, #0]
 80087ce:	07d9      	lsls	r1, r3, #31
 80087d0:	d5d8      	bpl.n	8008784 <_printf_float+0x24c>
 80087d2:	ee18 3a10 	vmov	r3, s16
 80087d6:	4652      	mov	r2, sl
 80087d8:	4631      	mov	r1, r6
 80087da:	4628      	mov	r0, r5
 80087dc:	47b8      	blx	r7
 80087de:	3001      	adds	r0, #1
 80087e0:	f43f af09 	beq.w	80085f6 <_printf_float+0xbe>
 80087e4:	f04f 0900 	mov.w	r9, #0
 80087e8:	f104 0a1a 	add.w	sl, r4, #26
 80087ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087ee:	425b      	negs	r3, r3
 80087f0:	454b      	cmp	r3, r9
 80087f2:	dc01      	bgt.n	80087f8 <_printf_float+0x2c0>
 80087f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087f6:	e792      	b.n	800871e <_printf_float+0x1e6>
 80087f8:	2301      	movs	r3, #1
 80087fa:	4652      	mov	r2, sl
 80087fc:	4631      	mov	r1, r6
 80087fe:	4628      	mov	r0, r5
 8008800:	47b8      	blx	r7
 8008802:	3001      	adds	r0, #1
 8008804:	f43f aef7 	beq.w	80085f6 <_printf_float+0xbe>
 8008808:	f109 0901 	add.w	r9, r9, #1
 800880c:	e7ee      	b.n	80087ec <_printf_float+0x2b4>
 800880e:	bf00      	nop
 8008810:	7fefffff 	.word	0x7fefffff
 8008814:	0800bd21 	.word	0x0800bd21
 8008818:	0800bd25 	.word	0x0800bd25
 800881c:	0800bd29 	.word	0x0800bd29
 8008820:	0800bd2d 	.word	0x0800bd2d
 8008824:	0800bd31 	.word	0x0800bd31
 8008828:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800882a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800882c:	429a      	cmp	r2, r3
 800882e:	bfa8      	it	ge
 8008830:	461a      	movge	r2, r3
 8008832:	2a00      	cmp	r2, #0
 8008834:	4691      	mov	r9, r2
 8008836:	dc37      	bgt.n	80088a8 <_printf_float+0x370>
 8008838:	f04f 0b00 	mov.w	fp, #0
 800883c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008840:	f104 021a 	add.w	r2, r4, #26
 8008844:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008846:	9305      	str	r3, [sp, #20]
 8008848:	eba3 0309 	sub.w	r3, r3, r9
 800884c:	455b      	cmp	r3, fp
 800884e:	dc33      	bgt.n	80088b8 <_printf_float+0x380>
 8008850:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008854:	429a      	cmp	r2, r3
 8008856:	db3b      	blt.n	80088d0 <_printf_float+0x398>
 8008858:	6823      	ldr	r3, [r4, #0]
 800885a:	07da      	lsls	r2, r3, #31
 800885c:	d438      	bmi.n	80088d0 <_printf_float+0x398>
 800885e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008862:	eba2 0903 	sub.w	r9, r2, r3
 8008866:	9b05      	ldr	r3, [sp, #20]
 8008868:	1ad2      	subs	r2, r2, r3
 800886a:	4591      	cmp	r9, r2
 800886c:	bfa8      	it	ge
 800886e:	4691      	movge	r9, r2
 8008870:	f1b9 0f00 	cmp.w	r9, #0
 8008874:	dc35      	bgt.n	80088e2 <_printf_float+0x3aa>
 8008876:	f04f 0800 	mov.w	r8, #0
 800887a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800887e:	f104 0a1a 	add.w	sl, r4, #26
 8008882:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008886:	1a9b      	subs	r3, r3, r2
 8008888:	eba3 0309 	sub.w	r3, r3, r9
 800888c:	4543      	cmp	r3, r8
 800888e:	f77f af79 	ble.w	8008784 <_printf_float+0x24c>
 8008892:	2301      	movs	r3, #1
 8008894:	4652      	mov	r2, sl
 8008896:	4631      	mov	r1, r6
 8008898:	4628      	mov	r0, r5
 800889a:	47b8      	blx	r7
 800889c:	3001      	adds	r0, #1
 800889e:	f43f aeaa 	beq.w	80085f6 <_printf_float+0xbe>
 80088a2:	f108 0801 	add.w	r8, r8, #1
 80088a6:	e7ec      	b.n	8008882 <_printf_float+0x34a>
 80088a8:	4613      	mov	r3, r2
 80088aa:	4631      	mov	r1, r6
 80088ac:	4642      	mov	r2, r8
 80088ae:	4628      	mov	r0, r5
 80088b0:	47b8      	blx	r7
 80088b2:	3001      	adds	r0, #1
 80088b4:	d1c0      	bne.n	8008838 <_printf_float+0x300>
 80088b6:	e69e      	b.n	80085f6 <_printf_float+0xbe>
 80088b8:	2301      	movs	r3, #1
 80088ba:	4631      	mov	r1, r6
 80088bc:	4628      	mov	r0, r5
 80088be:	9205      	str	r2, [sp, #20]
 80088c0:	47b8      	blx	r7
 80088c2:	3001      	adds	r0, #1
 80088c4:	f43f ae97 	beq.w	80085f6 <_printf_float+0xbe>
 80088c8:	9a05      	ldr	r2, [sp, #20]
 80088ca:	f10b 0b01 	add.w	fp, fp, #1
 80088ce:	e7b9      	b.n	8008844 <_printf_float+0x30c>
 80088d0:	ee18 3a10 	vmov	r3, s16
 80088d4:	4652      	mov	r2, sl
 80088d6:	4631      	mov	r1, r6
 80088d8:	4628      	mov	r0, r5
 80088da:	47b8      	blx	r7
 80088dc:	3001      	adds	r0, #1
 80088de:	d1be      	bne.n	800885e <_printf_float+0x326>
 80088e0:	e689      	b.n	80085f6 <_printf_float+0xbe>
 80088e2:	9a05      	ldr	r2, [sp, #20]
 80088e4:	464b      	mov	r3, r9
 80088e6:	4442      	add	r2, r8
 80088e8:	4631      	mov	r1, r6
 80088ea:	4628      	mov	r0, r5
 80088ec:	47b8      	blx	r7
 80088ee:	3001      	adds	r0, #1
 80088f0:	d1c1      	bne.n	8008876 <_printf_float+0x33e>
 80088f2:	e680      	b.n	80085f6 <_printf_float+0xbe>
 80088f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80088f6:	2a01      	cmp	r2, #1
 80088f8:	dc01      	bgt.n	80088fe <_printf_float+0x3c6>
 80088fa:	07db      	lsls	r3, r3, #31
 80088fc:	d53a      	bpl.n	8008974 <_printf_float+0x43c>
 80088fe:	2301      	movs	r3, #1
 8008900:	4642      	mov	r2, r8
 8008902:	4631      	mov	r1, r6
 8008904:	4628      	mov	r0, r5
 8008906:	47b8      	blx	r7
 8008908:	3001      	adds	r0, #1
 800890a:	f43f ae74 	beq.w	80085f6 <_printf_float+0xbe>
 800890e:	ee18 3a10 	vmov	r3, s16
 8008912:	4652      	mov	r2, sl
 8008914:	4631      	mov	r1, r6
 8008916:	4628      	mov	r0, r5
 8008918:	47b8      	blx	r7
 800891a:	3001      	adds	r0, #1
 800891c:	f43f ae6b 	beq.w	80085f6 <_printf_float+0xbe>
 8008920:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008924:	2200      	movs	r2, #0
 8008926:	2300      	movs	r3, #0
 8008928:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800892c:	f7f8 f8dc 	bl	8000ae8 <__aeabi_dcmpeq>
 8008930:	b9d8      	cbnz	r0, 800896a <_printf_float+0x432>
 8008932:	f10a 33ff 	add.w	r3, sl, #4294967295
 8008936:	f108 0201 	add.w	r2, r8, #1
 800893a:	4631      	mov	r1, r6
 800893c:	4628      	mov	r0, r5
 800893e:	47b8      	blx	r7
 8008940:	3001      	adds	r0, #1
 8008942:	d10e      	bne.n	8008962 <_printf_float+0x42a>
 8008944:	e657      	b.n	80085f6 <_printf_float+0xbe>
 8008946:	2301      	movs	r3, #1
 8008948:	4652      	mov	r2, sl
 800894a:	4631      	mov	r1, r6
 800894c:	4628      	mov	r0, r5
 800894e:	47b8      	blx	r7
 8008950:	3001      	adds	r0, #1
 8008952:	f43f ae50 	beq.w	80085f6 <_printf_float+0xbe>
 8008956:	f108 0801 	add.w	r8, r8, #1
 800895a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800895c:	3b01      	subs	r3, #1
 800895e:	4543      	cmp	r3, r8
 8008960:	dcf1      	bgt.n	8008946 <_printf_float+0x40e>
 8008962:	464b      	mov	r3, r9
 8008964:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008968:	e6da      	b.n	8008720 <_printf_float+0x1e8>
 800896a:	f04f 0800 	mov.w	r8, #0
 800896e:	f104 0a1a 	add.w	sl, r4, #26
 8008972:	e7f2      	b.n	800895a <_printf_float+0x422>
 8008974:	2301      	movs	r3, #1
 8008976:	4642      	mov	r2, r8
 8008978:	e7df      	b.n	800893a <_printf_float+0x402>
 800897a:	2301      	movs	r3, #1
 800897c:	464a      	mov	r2, r9
 800897e:	4631      	mov	r1, r6
 8008980:	4628      	mov	r0, r5
 8008982:	47b8      	blx	r7
 8008984:	3001      	adds	r0, #1
 8008986:	f43f ae36 	beq.w	80085f6 <_printf_float+0xbe>
 800898a:	f108 0801 	add.w	r8, r8, #1
 800898e:	68e3      	ldr	r3, [r4, #12]
 8008990:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008992:	1a5b      	subs	r3, r3, r1
 8008994:	4543      	cmp	r3, r8
 8008996:	dcf0      	bgt.n	800897a <_printf_float+0x442>
 8008998:	e6f8      	b.n	800878c <_printf_float+0x254>
 800899a:	f04f 0800 	mov.w	r8, #0
 800899e:	f104 0919 	add.w	r9, r4, #25
 80089a2:	e7f4      	b.n	800898e <_printf_float+0x456>

080089a4 <_printf_common>:
 80089a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80089a8:	4616      	mov	r6, r2
 80089aa:	4699      	mov	r9, r3
 80089ac:	688a      	ldr	r2, [r1, #8]
 80089ae:	690b      	ldr	r3, [r1, #16]
 80089b0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80089b4:	4293      	cmp	r3, r2
 80089b6:	bfb8      	it	lt
 80089b8:	4613      	movlt	r3, r2
 80089ba:	6033      	str	r3, [r6, #0]
 80089bc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80089c0:	4607      	mov	r7, r0
 80089c2:	460c      	mov	r4, r1
 80089c4:	b10a      	cbz	r2, 80089ca <_printf_common+0x26>
 80089c6:	3301      	adds	r3, #1
 80089c8:	6033      	str	r3, [r6, #0]
 80089ca:	6823      	ldr	r3, [r4, #0]
 80089cc:	0699      	lsls	r1, r3, #26
 80089ce:	bf42      	ittt	mi
 80089d0:	6833      	ldrmi	r3, [r6, #0]
 80089d2:	3302      	addmi	r3, #2
 80089d4:	6033      	strmi	r3, [r6, #0]
 80089d6:	6825      	ldr	r5, [r4, #0]
 80089d8:	f015 0506 	ands.w	r5, r5, #6
 80089dc:	d106      	bne.n	80089ec <_printf_common+0x48>
 80089de:	f104 0a19 	add.w	sl, r4, #25
 80089e2:	68e3      	ldr	r3, [r4, #12]
 80089e4:	6832      	ldr	r2, [r6, #0]
 80089e6:	1a9b      	subs	r3, r3, r2
 80089e8:	42ab      	cmp	r3, r5
 80089ea:	dc26      	bgt.n	8008a3a <_printf_common+0x96>
 80089ec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80089f0:	1e13      	subs	r3, r2, #0
 80089f2:	6822      	ldr	r2, [r4, #0]
 80089f4:	bf18      	it	ne
 80089f6:	2301      	movne	r3, #1
 80089f8:	0692      	lsls	r2, r2, #26
 80089fa:	d42b      	bmi.n	8008a54 <_printf_common+0xb0>
 80089fc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008a00:	4649      	mov	r1, r9
 8008a02:	4638      	mov	r0, r7
 8008a04:	47c0      	blx	r8
 8008a06:	3001      	adds	r0, #1
 8008a08:	d01e      	beq.n	8008a48 <_printf_common+0xa4>
 8008a0a:	6823      	ldr	r3, [r4, #0]
 8008a0c:	6922      	ldr	r2, [r4, #16]
 8008a0e:	f003 0306 	and.w	r3, r3, #6
 8008a12:	2b04      	cmp	r3, #4
 8008a14:	bf02      	ittt	eq
 8008a16:	68e5      	ldreq	r5, [r4, #12]
 8008a18:	6833      	ldreq	r3, [r6, #0]
 8008a1a:	1aed      	subeq	r5, r5, r3
 8008a1c:	68a3      	ldr	r3, [r4, #8]
 8008a1e:	bf0c      	ite	eq
 8008a20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008a24:	2500      	movne	r5, #0
 8008a26:	4293      	cmp	r3, r2
 8008a28:	bfc4      	itt	gt
 8008a2a:	1a9b      	subgt	r3, r3, r2
 8008a2c:	18ed      	addgt	r5, r5, r3
 8008a2e:	2600      	movs	r6, #0
 8008a30:	341a      	adds	r4, #26
 8008a32:	42b5      	cmp	r5, r6
 8008a34:	d11a      	bne.n	8008a6c <_printf_common+0xc8>
 8008a36:	2000      	movs	r0, #0
 8008a38:	e008      	b.n	8008a4c <_printf_common+0xa8>
 8008a3a:	2301      	movs	r3, #1
 8008a3c:	4652      	mov	r2, sl
 8008a3e:	4649      	mov	r1, r9
 8008a40:	4638      	mov	r0, r7
 8008a42:	47c0      	blx	r8
 8008a44:	3001      	adds	r0, #1
 8008a46:	d103      	bne.n	8008a50 <_printf_common+0xac>
 8008a48:	f04f 30ff 	mov.w	r0, #4294967295
 8008a4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a50:	3501      	adds	r5, #1
 8008a52:	e7c6      	b.n	80089e2 <_printf_common+0x3e>
 8008a54:	18e1      	adds	r1, r4, r3
 8008a56:	1c5a      	adds	r2, r3, #1
 8008a58:	2030      	movs	r0, #48	; 0x30
 8008a5a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008a5e:	4422      	add	r2, r4
 8008a60:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008a64:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008a68:	3302      	adds	r3, #2
 8008a6a:	e7c7      	b.n	80089fc <_printf_common+0x58>
 8008a6c:	2301      	movs	r3, #1
 8008a6e:	4622      	mov	r2, r4
 8008a70:	4649      	mov	r1, r9
 8008a72:	4638      	mov	r0, r7
 8008a74:	47c0      	blx	r8
 8008a76:	3001      	adds	r0, #1
 8008a78:	d0e6      	beq.n	8008a48 <_printf_common+0xa4>
 8008a7a:	3601      	adds	r6, #1
 8008a7c:	e7d9      	b.n	8008a32 <_printf_common+0x8e>
	...

08008a80 <_printf_i>:
 8008a80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008a84:	7e0f      	ldrb	r7, [r1, #24]
 8008a86:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008a88:	2f78      	cmp	r7, #120	; 0x78
 8008a8a:	4691      	mov	r9, r2
 8008a8c:	4680      	mov	r8, r0
 8008a8e:	460c      	mov	r4, r1
 8008a90:	469a      	mov	sl, r3
 8008a92:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008a96:	d807      	bhi.n	8008aa8 <_printf_i+0x28>
 8008a98:	2f62      	cmp	r7, #98	; 0x62
 8008a9a:	d80a      	bhi.n	8008ab2 <_printf_i+0x32>
 8008a9c:	2f00      	cmp	r7, #0
 8008a9e:	f000 80d4 	beq.w	8008c4a <_printf_i+0x1ca>
 8008aa2:	2f58      	cmp	r7, #88	; 0x58
 8008aa4:	f000 80c0 	beq.w	8008c28 <_printf_i+0x1a8>
 8008aa8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008aac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008ab0:	e03a      	b.n	8008b28 <_printf_i+0xa8>
 8008ab2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008ab6:	2b15      	cmp	r3, #21
 8008ab8:	d8f6      	bhi.n	8008aa8 <_printf_i+0x28>
 8008aba:	a101      	add	r1, pc, #4	; (adr r1, 8008ac0 <_printf_i+0x40>)
 8008abc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008ac0:	08008b19 	.word	0x08008b19
 8008ac4:	08008b2d 	.word	0x08008b2d
 8008ac8:	08008aa9 	.word	0x08008aa9
 8008acc:	08008aa9 	.word	0x08008aa9
 8008ad0:	08008aa9 	.word	0x08008aa9
 8008ad4:	08008aa9 	.word	0x08008aa9
 8008ad8:	08008b2d 	.word	0x08008b2d
 8008adc:	08008aa9 	.word	0x08008aa9
 8008ae0:	08008aa9 	.word	0x08008aa9
 8008ae4:	08008aa9 	.word	0x08008aa9
 8008ae8:	08008aa9 	.word	0x08008aa9
 8008aec:	08008c31 	.word	0x08008c31
 8008af0:	08008b59 	.word	0x08008b59
 8008af4:	08008beb 	.word	0x08008beb
 8008af8:	08008aa9 	.word	0x08008aa9
 8008afc:	08008aa9 	.word	0x08008aa9
 8008b00:	08008c53 	.word	0x08008c53
 8008b04:	08008aa9 	.word	0x08008aa9
 8008b08:	08008b59 	.word	0x08008b59
 8008b0c:	08008aa9 	.word	0x08008aa9
 8008b10:	08008aa9 	.word	0x08008aa9
 8008b14:	08008bf3 	.word	0x08008bf3
 8008b18:	682b      	ldr	r3, [r5, #0]
 8008b1a:	1d1a      	adds	r2, r3, #4
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	602a      	str	r2, [r5, #0]
 8008b20:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008b24:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008b28:	2301      	movs	r3, #1
 8008b2a:	e09f      	b.n	8008c6c <_printf_i+0x1ec>
 8008b2c:	6820      	ldr	r0, [r4, #0]
 8008b2e:	682b      	ldr	r3, [r5, #0]
 8008b30:	0607      	lsls	r7, r0, #24
 8008b32:	f103 0104 	add.w	r1, r3, #4
 8008b36:	6029      	str	r1, [r5, #0]
 8008b38:	d501      	bpl.n	8008b3e <_printf_i+0xbe>
 8008b3a:	681e      	ldr	r6, [r3, #0]
 8008b3c:	e003      	b.n	8008b46 <_printf_i+0xc6>
 8008b3e:	0646      	lsls	r6, r0, #25
 8008b40:	d5fb      	bpl.n	8008b3a <_printf_i+0xba>
 8008b42:	f9b3 6000 	ldrsh.w	r6, [r3]
 8008b46:	2e00      	cmp	r6, #0
 8008b48:	da03      	bge.n	8008b52 <_printf_i+0xd2>
 8008b4a:	232d      	movs	r3, #45	; 0x2d
 8008b4c:	4276      	negs	r6, r6
 8008b4e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008b52:	485a      	ldr	r0, [pc, #360]	; (8008cbc <_printf_i+0x23c>)
 8008b54:	230a      	movs	r3, #10
 8008b56:	e012      	b.n	8008b7e <_printf_i+0xfe>
 8008b58:	682b      	ldr	r3, [r5, #0]
 8008b5a:	6820      	ldr	r0, [r4, #0]
 8008b5c:	1d19      	adds	r1, r3, #4
 8008b5e:	6029      	str	r1, [r5, #0]
 8008b60:	0605      	lsls	r5, r0, #24
 8008b62:	d501      	bpl.n	8008b68 <_printf_i+0xe8>
 8008b64:	681e      	ldr	r6, [r3, #0]
 8008b66:	e002      	b.n	8008b6e <_printf_i+0xee>
 8008b68:	0641      	lsls	r1, r0, #25
 8008b6a:	d5fb      	bpl.n	8008b64 <_printf_i+0xe4>
 8008b6c:	881e      	ldrh	r6, [r3, #0]
 8008b6e:	4853      	ldr	r0, [pc, #332]	; (8008cbc <_printf_i+0x23c>)
 8008b70:	2f6f      	cmp	r7, #111	; 0x6f
 8008b72:	bf0c      	ite	eq
 8008b74:	2308      	moveq	r3, #8
 8008b76:	230a      	movne	r3, #10
 8008b78:	2100      	movs	r1, #0
 8008b7a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008b7e:	6865      	ldr	r5, [r4, #4]
 8008b80:	60a5      	str	r5, [r4, #8]
 8008b82:	2d00      	cmp	r5, #0
 8008b84:	bfa2      	ittt	ge
 8008b86:	6821      	ldrge	r1, [r4, #0]
 8008b88:	f021 0104 	bicge.w	r1, r1, #4
 8008b8c:	6021      	strge	r1, [r4, #0]
 8008b8e:	b90e      	cbnz	r6, 8008b94 <_printf_i+0x114>
 8008b90:	2d00      	cmp	r5, #0
 8008b92:	d04b      	beq.n	8008c2c <_printf_i+0x1ac>
 8008b94:	4615      	mov	r5, r2
 8008b96:	fbb6 f1f3 	udiv	r1, r6, r3
 8008b9a:	fb03 6711 	mls	r7, r3, r1, r6
 8008b9e:	5dc7      	ldrb	r7, [r0, r7]
 8008ba0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008ba4:	4637      	mov	r7, r6
 8008ba6:	42bb      	cmp	r3, r7
 8008ba8:	460e      	mov	r6, r1
 8008baa:	d9f4      	bls.n	8008b96 <_printf_i+0x116>
 8008bac:	2b08      	cmp	r3, #8
 8008bae:	d10b      	bne.n	8008bc8 <_printf_i+0x148>
 8008bb0:	6823      	ldr	r3, [r4, #0]
 8008bb2:	07de      	lsls	r6, r3, #31
 8008bb4:	d508      	bpl.n	8008bc8 <_printf_i+0x148>
 8008bb6:	6923      	ldr	r3, [r4, #16]
 8008bb8:	6861      	ldr	r1, [r4, #4]
 8008bba:	4299      	cmp	r1, r3
 8008bbc:	bfde      	ittt	le
 8008bbe:	2330      	movle	r3, #48	; 0x30
 8008bc0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008bc4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008bc8:	1b52      	subs	r2, r2, r5
 8008bca:	6122      	str	r2, [r4, #16]
 8008bcc:	f8cd a000 	str.w	sl, [sp]
 8008bd0:	464b      	mov	r3, r9
 8008bd2:	aa03      	add	r2, sp, #12
 8008bd4:	4621      	mov	r1, r4
 8008bd6:	4640      	mov	r0, r8
 8008bd8:	f7ff fee4 	bl	80089a4 <_printf_common>
 8008bdc:	3001      	adds	r0, #1
 8008bde:	d14a      	bne.n	8008c76 <_printf_i+0x1f6>
 8008be0:	f04f 30ff 	mov.w	r0, #4294967295
 8008be4:	b004      	add	sp, #16
 8008be6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bea:	6823      	ldr	r3, [r4, #0]
 8008bec:	f043 0320 	orr.w	r3, r3, #32
 8008bf0:	6023      	str	r3, [r4, #0]
 8008bf2:	4833      	ldr	r0, [pc, #204]	; (8008cc0 <_printf_i+0x240>)
 8008bf4:	2778      	movs	r7, #120	; 0x78
 8008bf6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008bfa:	6823      	ldr	r3, [r4, #0]
 8008bfc:	6829      	ldr	r1, [r5, #0]
 8008bfe:	061f      	lsls	r7, r3, #24
 8008c00:	f851 6b04 	ldr.w	r6, [r1], #4
 8008c04:	d402      	bmi.n	8008c0c <_printf_i+0x18c>
 8008c06:	065f      	lsls	r7, r3, #25
 8008c08:	bf48      	it	mi
 8008c0a:	b2b6      	uxthmi	r6, r6
 8008c0c:	07df      	lsls	r7, r3, #31
 8008c0e:	bf48      	it	mi
 8008c10:	f043 0320 	orrmi.w	r3, r3, #32
 8008c14:	6029      	str	r1, [r5, #0]
 8008c16:	bf48      	it	mi
 8008c18:	6023      	strmi	r3, [r4, #0]
 8008c1a:	b91e      	cbnz	r6, 8008c24 <_printf_i+0x1a4>
 8008c1c:	6823      	ldr	r3, [r4, #0]
 8008c1e:	f023 0320 	bic.w	r3, r3, #32
 8008c22:	6023      	str	r3, [r4, #0]
 8008c24:	2310      	movs	r3, #16
 8008c26:	e7a7      	b.n	8008b78 <_printf_i+0xf8>
 8008c28:	4824      	ldr	r0, [pc, #144]	; (8008cbc <_printf_i+0x23c>)
 8008c2a:	e7e4      	b.n	8008bf6 <_printf_i+0x176>
 8008c2c:	4615      	mov	r5, r2
 8008c2e:	e7bd      	b.n	8008bac <_printf_i+0x12c>
 8008c30:	682b      	ldr	r3, [r5, #0]
 8008c32:	6826      	ldr	r6, [r4, #0]
 8008c34:	6961      	ldr	r1, [r4, #20]
 8008c36:	1d18      	adds	r0, r3, #4
 8008c38:	6028      	str	r0, [r5, #0]
 8008c3a:	0635      	lsls	r5, r6, #24
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	d501      	bpl.n	8008c44 <_printf_i+0x1c4>
 8008c40:	6019      	str	r1, [r3, #0]
 8008c42:	e002      	b.n	8008c4a <_printf_i+0x1ca>
 8008c44:	0670      	lsls	r0, r6, #25
 8008c46:	d5fb      	bpl.n	8008c40 <_printf_i+0x1c0>
 8008c48:	8019      	strh	r1, [r3, #0]
 8008c4a:	2300      	movs	r3, #0
 8008c4c:	6123      	str	r3, [r4, #16]
 8008c4e:	4615      	mov	r5, r2
 8008c50:	e7bc      	b.n	8008bcc <_printf_i+0x14c>
 8008c52:	682b      	ldr	r3, [r5, #0]
 8008c54:	1d1a      	adds	r2, r3, #4
 8008c56:	602a      	str	r2, [r5, #0]
 8008c58:	681d      	ldr	r5, [r3, #0]
 8008c5a:	6862      	ldr	r2, [r4, #4]
 8008c5c:	2100      	movs	r1, #0
 8008c5e:	4628      	mov	r0, r5
 8008c60:	f7f7 fac6 	bl	80001f0 <memchr>
 8008c64:	b108      	cbz	r0, 8008c6a <_printf_i+0x1ea>
 8008c66:	1b40      	subs	r0, r0, r5
 8008c68:	6060      	str	r0, [r4, #4]
 8008c6a:	6863      	ldr	r3, [r4, #4]
 8008c6c:	6123      	str	r3, [r4, #16]
 8008c6e:	2300      	movs	r3, #0
 8008c70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008c74:	e7aa      	b.n	8008bcc <_printf_i+0x14c>
 8008c76:	6923      	ldr	r3, [r4, #16]
 8008c78:	462a      	mov	r2, r5
 8008c7a:	4649      	mov	r1, r9
 8008c7c:	4640      	mov	r0, r8
 8008c7e:	47d0      	blx	sl
 8008c80:	3001      	adds	r0, #1
 8008c82:	d0ad      	beq.n	8008be0 <_printf_i+0x160>
 8008c84:	6823      	ldr	r3, [r4, #0]
 8008c86:	079b      	lsls	r3, r3, #30
 8008c88:	d413      	bmi.n	8008cb2 <_printf_i+0x232>
 8008c8a:	68e0      	ldr	r0, [r4, #12]
 8008c8c:	9b03      	ldr	r3, [sp, #12]
 8008c8e:	4298      	cmp	r0, r3
 8008c90:	bfb8      	it	lt
 8008c92:	4618      	movlt	r0, r3
 8008c94:	e7a6      	b.n	8008be4 <_printf_i+0x164>
 8008c96:	2301      	movs	r3, #1
 8008c98:	4632      	mov	r2, r6
 8008c9a:	4649      	mov	r1, r9
 8008c9c:	4640      	mov	r0, r8
 8008c9e:	47d0      	blx	sl
 8008ca0:	3001      	adds	r0, #1
 8008ca2:	d09d      	beq.n	8008be0 <_printf_i+0x160>
 8008ca4:	3501      	adds	r5, #1
 8008ca6:	68e3      	ldr	r3, [r4, #12]
 8008ca8:	9903      	ldr	r1, [sp, #12]
 8008caa:	1a5b      	subs	r3, r3, r1
 8008cac:	42ab      	cmp	r3, r5
 8008cae:	dcf2      	bgt.n	8008c96 <_printf_i+0x216>
 8008cb0:	e7eb      	b.n	8008c8a <_printf_i+0x20a>
 8008cb2:	2500      	movs	r5, #0
 8008cb4:	f104 0619 	add.w	r6, r4, #25
 8008cb8:	e7f5      	b.n	8008ca6 <_printf_i+0x226>
 8008cba:	bf00      	nop
 8008cbc:	0800bd33 	.word	0x0800bd33
 8008cc0:	0800bd44 	.word	0x0800bd44

08008cc4 <std>:
 8008cc4:	2300      	movs	r3, #0
 8008cc6:	b510      	push	{r4, lr}
 8008cc8:	4604      	mov	r4, r0
 8008cca:	e9c0 3300 	strd	r3, r3, [r0]
 8008cce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008cd2:	6083      	str	r3, [r0, #8]
 8008cd4:	8181      	strh	r1, [r0, #12]
 8008cd6:	6643      	str	r3, [r0, #100]	; 0x64
 8008cd8:	81c2      	strh	r2, [r0, #14]
 8008cda:	6183      	str	r3, [r0, #24]
 8008cdc:	4619      	mov	r1, r3
 8008cde:	2208      	movs	r2, #8
 8008ce0:	305c      	adds	r0, #92	; 0x5c
 8008ce2:	f000 f902 	bl	8008eea <memset>
 8008ce6:	4b05      	ldr	r3, [pc, #20]	; (8008cfc <std+0x38>)
 8008ce8:	6263      	str	r3, [r4, #36]	; 0x24
 8008cea:	4b05      	ldr	r3, [pc, #20]	; (8008d00 <std+0x3c>)
 8008cec:	62a3      	str	r3, [r4, #40]	; 0x28
 8008cee:	4b05      	ldr	r3, [pc, #20]	; (8008d04 <std+0x40>)
 8008cf0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008cf2:	4b05      	ldr	r3, [pc, #20]	; (8008d08 <std+0x44>)
 8008cf4:	6224      	str	r4, [r4, #32]
 8008cf6:	6323      	str	r3, [r4, #48]	; 0x30
 8008cf8:	bd10      	pop	{r4, pc}
 8008cfa:	bf00      	nop
 8008cfc:	08008e65 	.word	0x08008e65
 8008d00:	08008e87 	.word	0x08008e87
 8008d04:	08008ebf 	.word	0x08008ebf
 8008d08:	08008ee3 	.word	0x08008ee3

08008d0c <stdio_exit_handler>:
 8008d0c:	4a02      	ldr	r2, [pc, #8]	; (8008d18 <stdio_exit_handler+0xc>)
 8008d0e:	4903      	ldr	r1, [pc, #12]	; (8008d1c <stdio_exit_handler+0x10>)
 8008d10:	4803      	ldr	r0, [pc, #12]	; (8008d20 <stdio_exit_handler+0x14>)
 8008d12:	f000 b869 	b.w	8008de8 <_fwalk_sglue>
 8008d16:	bf00      	nop
 8008d18:	2000001c 	.word	0x2000001c
 8008d1c:	0800b3e1 	.word	0x0800b3e1
 8008d20:	20000194 	.word	0x20000194

08008d24 <cleanup_stdio>:
 8008d24:	6841      	ldr	r1, [r0, #4]
 8008d26:	4b0c      	ldr	r3, [pc, #48]	; (8008d58 <cleanup_stdio+0x34>)
 8008d28:	4299      	cmp	r1, r3
 8008d2a:	b510      	push	{r4, lr}
 8008d2c:	4604      	mov	r4, r0
 8008d2e:	d001      	beq.n	8008d34 <cleanup_stdio+0x10>
 8008d30:	f002 fb56 	bl	800b3e0 <_fflush_r>
 8008d34:	68a1      	ldr	r1, [r4, #8]
 8008d36:	4b09      	ldr	r3, [pc, #36]	; (8008d5c <cleanup_stdio+0x38>)
 8008d38:	4299      	cmp	r1, r3
 8008d3a:	d002      	beq.n	8008d42 <cleanup_stdio+0x1e>
 8008d3c:	4620      	mov	r0, r4
 8008d3e:	f002 fb4f 	bl	800b3e0 <_fflush_r>
 8008d42:	68e1      	ldr	r1, [r4, #12]
 8008d44:	4b06      	ldr	r3, [pc, #24]	; (8008d60 <cleanup_stdio+0x3c>)
 8008d46:	4299      	cmp	r1, r3
 8008d48:	d004      	beq.n	8008d54 <cleanup_stdio+0x30>
 8008d4a:	4620      	mov	r0, r4
 8008d4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d50:	f002 bb46 	b.w	800b3e0 <_fflush_r>
 8008d54:	bd10      	pop	{r4, pc}
 8008d56:	bf00      	nop
 8008d58:	200043c8 	.word	0x200043c8
 8008d5c:	20004430 	.word	0x20004430
 8008d60:	20004498 	.word	0x20004498

08008d64 <global_stdio_init.part.0>:
 8008d64:	b510      	push	{r4, lr}
 8008d66:	4b0b      	ldr	r3, [pc, #44]	; (8008d94 <global_stdio_init.part.0+0x30>)
 8008d68:	4c0b      	ldr	r4, [pc, #44]	; (8008d98 <global_stdio_init.part.0+0x34>)
 8008d6a:	4a0c      	ldr	r2, [pc, #48]	; (8008d9c <global_stdio_init.part.0+0x38>)
 8008d6c:	601a      	str	r2, [r3, #0]
 8008d6e:	4620      	mov	r0, r4
 8008d70:	2200      	movs	r2, #0
 8008d72:	2104      	movs	r1, #4
 8008d74:	f7ff ffa6 	bl	8008cc4 <std>
 8008d78:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8008d7c:	2201      	movs	r2, #1
 8008d7e:	2109      	movs	r1, #9
 8008d80:	f7ff ffa0 	bl	8008cc4 <std>
 8008d84:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8008d88:	2202      	movs	r2, #2
 8008d8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d8e:	2112      	movs	r1, #18
 8008d90:	f7ff bf98 	b.w	8008cc4 <std>
 8008d94:	20004500 	.word	0x20004500
 8008d98:	200043c8 	.word	0x200043c8
 8008d9c:	08008d0d 	.word	0x08008d0d

08008da0 <__sfp_lock_acquire>:
 8008da0:	4801      	ldr	r0, [pc, #4]	; (8008da8 <__sfp_lock_acquire+0x8>)
 8008da2:	f000 b987 	b.w	80090b4 <__retarget_lock_acquire_recursive>
 8008da6:	bf00      	nop
 8008da8:	20004509 	.word	0x20004509

08008dac <__sfp_lock_release>:
 8008dac:	4801      	ldr	r0, [pc, #4]	; (8008db4 <__sfp_lock_release+0x8>)
 8008dae:	f000 b982 	b.w	80090b6 <__retarget_lock_release_recursive>
 8008db2:	bf00      	nop
 8008db4:	20004509 	.word	0x20004509

08008db8 <__sinit>:
 8008db8:	b510      	push	{r4, lr}
 8008dba:	4604      	mov	r4, r0
 8008dbc:	f7ff fff0 	bl	8008da0 <__sfp_lock_acquire>
 8008dc0:	6a23      	ldr	r3, [r4, #32]
 8008dc2:	b11b      	cbz	r3, 8008dcc <__sinit+0x14>
 8008dc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008dc8:	f7ff bff0 	b.w	8008dac <__sfp_lock_release>
 8008dcc:	4b04      	ldr	r3, [pc, #16]	; (8008de0 <__sinit+0x28>)
 8008dce:	6223      	str	r3, [r4, #32]
 8008dd0:	4b04      	ldr	r3, [pc, #16]	; (8008de4 <__sinit+0x2c>)
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d1f5      	bne.n	8008dc4 <__sinit+0xc>
 8008dd8:	f7ff ffc4 	bl	8008d64 <global_stdio_init.part.0>
 8008ddc:	e7f2      	b.n	8008dc4 <__sinit+0xc>
 8008dde:	bf00      	nop
 8008de0:	08008d25 	.word	0x08008d25
 8008de4:	20004500 	.word	0x20004500

08008de8 <_fwalk_sglue>:
 8008de8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008dec:	4607      	mov	r7, r0
 8008dee:	4688      	mov	r8, r1
 8008df0:	4614      	mov	r4, r2
 8008df2:	2600      	movs	r6, #0
 8008df4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008df8:	f1b9 0901 	subs.w	r9, r9, #1
 8008dfc:	d505      	bpl.n	8008e0a <_fwalk_sglue+0x22>
 8008dfe:	6824      	ldr	r4, [r4, #0]
 8008e00:	2c00      	cmp	r4, #0
 8008e02:	d1f7      	bne.n	8008df4 <_fwalk_sglue+0xc>
 8008e04:	4630      	mov	r0, r6
 8008e06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e0a:	89ab      	ldrh	r3, [r5, #12]
 8008e0c:	2b01      	cmp	r3, #1
 8008e0e:	d907      	bls.n	8008e20 <_fwalk_sglue+0x38>
 8008e10:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008e14:	3301      	adds	r3, #1
 8008e16:	d003      	beq.n	8008e20 <_fwalk_sglue+0x38>
 8008e18:	4629      	mov	r1, r5
 8008e1a:	4638      	mov	r0, r7
 8008e1c:	47c0      	blx	r8
 8008e1e:	4306      	orrs	r6, r0
 8008e20:	3568      	adds	r5, #104	; 0x68
 8008e22:	e7e9      	b.n	8008df8 <_fwalk_sglue+0x10>

08008e24 <siprintf>:
 8008e24:	b40e      	push	{r1, r2, r3}
 8008e26:	b500      	push	{lr}
 8008e28:	b09c      	sub	sp, #112	; 0x70
 8008e2a:	ab1d      	add	r3, sp, #116	; 0x74
 8008e2c:	9002      	str	r0, [sp, #8]
 8008e2e:	9006      	str	r0, [sp, #24]
 8008e30:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008e34:	4809      	ldr	r0, [pc, #36]	; (8008e5c <siprintf+0x38>)
 8008e36:	9107      	str	r1, [sp, #28]
 8008e38:	9104      	str	r1, [sp, #16]
 8008e3a:	4909      	ldr	r1, [pc, #36]	; (8008e60 <siprintf+0x3c>)
 8008e3c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e40:	9105      	str	r1, [sp, #20]
 8008e42:	6800      	ldr	r0, [r0, #0]
 8008e44:	9301      	str	r3, [sp, #4]
 8008e46:	a902      	add	r1, sp, #8
 8008e48:	f002 f946 	bl	800b0d8 <_svfiprintf_r>
 8008e4c:	9b02      	ldr	r3, [sp, #8]
 8008e4e:	2200      	movs	r2, #0
 8008e50:	701a      	strb	r2, [r3, #0]
 8008e52:	b01c      	add	sp, #112	; 0x70
 8008e54:	f85d eb04 	ldr.w	lr, [sp], #4
 8008e58:	b003      	add	sp, #12
 8008e5a:	4770      	bx	lr
 8008e5c:	200001e0 	.word	0x200001e0
 8008e60:	ffff0208 	.word	0xffff0208

08008e64 <__sread>:
 8008e64:	b510      	push	{r4, lr}
 8008e66:	460c      	mov	r4, r1
 8008e68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e6c:	f000 f8d4 	bl	8009018 <_read_r>
 8008e70:	2800      	cmp	r0, #0
 8008e72:	bfab      	itete	ge
 8008e74:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008e76:	89a3      	ldrhlt	r3, [r4, #12]
 8008e78:	181b      	addge	r3, r3, r0
 8008e7a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008e7e:	bfac      	ite	ge
 8008e80:	6563      	strge	r3, [r4, #84]	; 0x54
 8008e82:	81a3      	strhlt	r3, [r4, #12]
 8008e84:	bd10      	pop	{r4, pc}

08008e86 <__swrite>:
 8008e86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e8a:	461f      	mov	r7, r3
 8008e8c:	898b      	ldrh	r3, [r1, #12]
 8008e8e:	05db      	lsls	r3, r3, #23
 8008e90:	4605      	mov	r5, r0
 8008e92:	460c      	mov	r4, r1
 8008e94:	4616      	mov	r6, r2
 8008e96:	d505      	bpl.n	8008ea4 <__swrite+0x1e>
 8008e98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e9c:	2302      	movs	r3, #2
 8008e9e:	2200      	movs	r2, #0
 8008ea0:	f000 f8a8 	bl	8008ff4 <_lseek_r>
 8008ea4:	89a3      	ldrh	r3, [r4, #12]
 8008ea6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008eaa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008eae:	81a3      	strh	r3, [r4, #12]
 8008eb0:	4632      	mov	r2, r6
 8008eb2:	463b      	mov	r3, r7
 8008eb4:	4628      	mov	r0, r5
 8008eb6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008eba:	f000 b8bf 	b.w	800903c <_write_r>

08008ebe <__sseek>:
 8008ebe:	b510      	push	{r4, lr}
 8008ec0:	460c      	mov	r4, r1
 8008ec2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ec6:	f000 f895 	bl	8008ff4 <_lseek_r>
 8008eca:	1c43      	adds	r3, r0, #1
 8008ecc:	89a3      	ldrh	r3, [r4, #12]
 8008ece:	bf15      	itete	ne
 8008ed0:	6560      	strne	r0, [r4, #84]	; 0x54
 8008ed2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008ed6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008eda:	81a3      	strheq	r3, [r4, #12]
 8008edc:	bf18      	it	ne
 8008ede:	81a3      	strhne	r3, [r4, #12]
 8008ee0:	bd10      	pop	{r4, pc}

08008ee2 <__sclose>:
 8008ee2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ee6:	f000 b81f 	b.w	8008f28 <_close_r>

08008eea <memset>:
 8008eea:	4402      	add	r2, r0
 8008eec:	4603      	mov	r3, r0
 8008eee:	4293      	cmp	r3, r2
 8008ef0:	d100      	bne.n	8008ef4 <memset+0xa>
 8008ef2:	4770      	bx	lr
 8008ef4:	f803 1b01 	strb.w	r1, [r3], #1
 8008ef8:	e7f9      	b.n	8008eee <memset+0x4>

08008efa <strncmp>:
 8008efa:	b510      	push	{r4, lr}
 8008efc:	b16a      	cbz	r2, 8008f1a <strncmp+0x20>
 8008efe:	3901      	subs	r1, #1
 8008f00:	1884      	adds	r4, r0, r2
 8008f02:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008f06:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008f0a:	429a      	cmp	r2, r3
 8008f0c:	d103      	bne.n	8008f16 <strncmp+0x1c>
 8008f0e:	42a0      	cmp	r0, r4
 8008f10:	d001      	beq.n	8008f16 <strncmp+0x1c>
 8008f12:	2a00      	cmp	r2, #0
 8008f14:	d1f5      	bne.n	8008f02 <strncmp+0x8>
 8008f16:	1ad0      	subs	r0, r2, r3
 8008f18:	bd10      	pop	{r4, pc}
 8008f1a:	4610      	mov	r0, r2
 8008f1c:	e7fc      	b.n	8008f18 <strncmp+0x1e>
	...

08008f20 <_localeconv_r>:
 8008f20:	4800      	ldr	r0, [pc, #0]	; (8008f24 <_localeconv_r+0x4>)
 8008f22:	4770      	bx	lr
 8008f24:	20000118 	.word	0x20000118

08008f28 <_close_r>:
 8008f28:	b538      	push	{r3, r4, r5, lr}
 8008f2a:	4d06      	ldr	r5, [pc, #24]	; (8008f44 <_close_r+0x1c>)
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	4604      	mov	r4, r0
 8008f30:	4608      	mov	r0, r1
 8008f32:	602b      	str	r3, [r5, #0]
 8008f34:	f7f9 f8c1 	bl	80020ba <_close>
 8008f38:	1c43      	adds	r3, r0, #1
 8008f3a:	d102      	bne.n	8008f42 <_close_r+0x1a>
 8008f3c:	682b      	ldr	r3, [r5, #0]
 8008f3e:	b103      	cbz	r3, 8008f42 <_close_r+0x1a>
 8008f40:	6023      	str	r3, [r4, #0]
 8008f42:	bd38      	pop	{r3, r4, r5, pc}
 8008f44:	20004504 	.word	0x20004504

08008f48 <_reclaim_reent>:
 8008f48:	4b29      	ldr	r3, [pc, #164]	; (8008ff0 <_reclaim_reent+0xa8>)
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	4283      	cmp	r3, r0
 8008f4e:	b570      	push	{r4, r5, r6, lr}
 8008f50:	4604      	mov	r4, r0
 8008f52:	d04b      	beq.n	8008fec <_reclaim_reent+0xa4>
 8008f54:	69c3      	ldr	r3, [r0, #28]
 8008f56:	b143      	cbz	r3, 8008f6a <_reclaim_reent+0x22>
 8008f58:	68db      	ldr	r3, [r3, #12]
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d144      	bne.n	8008fe8 <_reclaim_reent+0xa0>
 8008f5e:	69e3      	ldr	r3, [r4, #28]
 8008f60:	6819      	ldr	r1, [r3, #0]
 8008f62:	b111      	cbz	r1, 8008f6a <_reclaim_reent+0x22>
 8008f64:	4620      	mov	r0, r4
 8008f66:	f000 ff39 	bl	8009ddc <_free_r>
 8008f6a:	6961      	ldr	r1, [r4, #20]
 8008f6c:	b111      	cbz	r1, 8008f74 <_reclaim_reent+0x2c>
 8008f6e:	4620      	mov	r0, r4
 8008f70:	f000 ff34 	bl	8009ddc <_free_r>
 8008f74:	69e1      	ldr	r1, [r4, #28]
 8008f76:	b111      	cbz	r1, 8008f7e <_reclaim_reent+0x36>
 8008f78:	4620      	mov	r0, r4
 8008f7a:	f000 ff2f 	bl	8009ddc <_free_r>
 8008f7e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8008f80:	b111      	cbz	r1, 8008f88 <_reclaim_reent+0x40>
 8008f82:	4620      	mov	r0, r4
 8008f84:	f000 ff2a 	bl	8009ddc <_free_r>
 8008f88:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008f8a:	b111      	cbz	r1, 8008f92 <_reclaim_reent+0x4a>
 8008f8c:	4620      	mov	r0, r4
 8008f8e:	f000 ff25 	bl	8009ddc <_free_r>
 8008f92:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8008f94:	b111      	cbz	r1, 8008f9c <_reclaim_reent+0x54>
 8008f96:	4620      	mov	r0, r4
 8008f98:	f000 ff20 	bl	8009ddc <_free_r>
 8008f9c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8008f9e:	b111      	cbz	r1, 8008fa6 <_reclaim_reent+0x5e>
 8008fa0:	4620      	mov	r0, r4
 8008fa2:	f000 ff1b 	bl	8009ddc <_free_r>
 8008fa6:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8008fa8:	b111      	cbz	r1, 8008fb0 <_reclaim_reent+0x68>
 8008faa:	4620      	mov	r0, r4
 8008fac:	f000 ff16 	bl	8009ddc <_free_r>
 8008fb0:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8008fb2:	b111      	cbz	r1, 8008fba <_reclaim_reent+0x72>
 8008fb4:	4620      	mov	r0, r4
 8008fb6:	f000 ff11 	bl	8009ddc <_free_r>
 8008fba:	6a23      	ldr	r3, [r4, #32]
 8008fbc:	b1b3      	cbz	r3, 8008fec <_reclaim_reent+0xa4>
 8008fbe:	4620      	mov	r0, r4
 8008fc0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008fc4:	4718      	bx	r3
 8008fc6:	5949      	ldr	r1, [r1, r5]
 8008fc8:	b941      	cbnz	r1, 8008fdc <_reclaim_reent+0x94>
 8008fca:	3504      	adds	r5, #4
 8008fcc:	69e3      	ldr	r3, [r4, #28]
 8008fce:	2d80      	cmp	r5, #128	; 0x80
 8008fd0:	68d9      	ldr	r1, [r3, #12]
 8008fd2:	d1f8      	bne.n	8008fc6 <_reclaim_reent+0x7e>
 8008fd4:	4620      	mov	r0, r4
 8008fd6:	f000 ff01 	bl	8009ddc <_free_r>
 8008fda:	e7c0      	b.n	8008f5e <_reclaim_reent+0x16>
 8008fdc:	680e      	ldr	r6, [r1, #0]
 8008fde:	4620      	mov	r0, r4
 8008fe0:	f000 fefc 	bl	8009ddc <_free_r>
 8008fe4:	4631      	mov	r1, r6
 8008fe6:	e7ef      	b.n	8008fc8 <_reclaim_reent+0x80>
 8008fe8:	2500      	movs	r5, #0
 8008fea:	e7ef      	b.n	8008fcc <_reclaim_reent+0x84>
 8008fec:	bd70      	pop	{r4, r5, r6, pc}
 8008fee:	bf00      	nop
 8008ff0:	200001e0 	.word	0x200001e0

08008ff4 <_lseek_r>:
 8008ff4:	b538      	push	{r3, r4, r5, lr}
 8008ff6:	4d07      	ldr	r5, [pc, #28]	; (8009014 <_lseek_r+0x20>)
 8008ff8:	4604      	mov	r4, r0
 8008ffa:	4608      	mov	r0, r1
 8008ffc:	4611      	mov	r1, r2
 8008ffe:	2200      	movs	r2, #0
 8009000:	602a      	str	r2, [r5, #0]
 8009002:	461a      	mov	r2, r3
 8009004:	f7f9 f880 	bl	8002108 <_lseek>
 8009008:	1c43      	adds	r3, r0, #1
 800900a:	d102      	bne.n	8009012 <_lseek_r+0x1e>
 800900c:	682b      	ldr	r3, [r5, #0]
 800900e:	b103      	cbz	r3, 8009012 <_lseek_r+0x1e>
 8009010:	6023      	str	r3, [r4, #0]
 8009012:	bd38      	pop	{r3, r4, r5, pc}
 8009014:	20004504 	.word	0x20004504

08009018 <_read_r>:
 8009018:	b538      	push	{r3, r4, r5, lr}
 800901a:	4d07      	ldr	r5, [pc, #28]	; (8009038 <_read_r+0x20>)
 800901c:	4604      	mov	r4, r0
 800901e:	4608      	mov	r0, r1
 8009020:	4611      	mov	r1, r2
 8009022:	2200      	movs	r2, #0
 8009024:	602a      	str	r2, [r5, #0]
 8009026:	461a      	mov	r2, r3
 8009028:	f7f9 f80e 	bl	8002048 <_read>
 800902c:	1c43      	adds	r3, r0, #1
 800902e:	d102      	bne.n	8009036 <_read_r+0x1e>
 8009030:	682b      	ldr	r3, [r5, #0]
 8009032:	b103      	cbz	r3, 8009036 <_read_r+0x1e>
 8009034:	6023      	str	r3, [r4, #0]
 8009036:	bd38      	pop	{r3, r4, r5, pc}
 8009038:	20004504 	.word	0x20004504

0800903c <_write_r>:
 800903c:	b538      	push	{r3, r4, r5, lr}
 800903e:	4d07      	ldr	r5, [pc, #28]	; (800905c <_write_r+0x20>)
 8009040:	4604      	mov	r4, r0
 8009042:	4608      	mov	r0, r1
 8009044:	4611      	mov	r1, r2
 8009046:	2200      	movs	r2, #0
 8009048:	602a      	str	r2, [r5, #0]
 800904a:	461a      	mov	r2, r3
 800904c:	f7f9 f819 	bl	8002082 <_write>
 8009050:	1c43      	adds	r3, r0, #1
 8009052:	d102      	bne.n	800905a <_write_r+0x1e>
 8009054:	682b      	ldr	r3, [r5, #0]
 8009056:	b103      	cbz	r3, 800905a <_write_r+0x1e>
 8009058:	6023      	str	r3, [r4, #0]
 800905a:	bd38      	pop	{r3, r4, r5, pc}
 800905c:	20004504 	.word	0x20004504

08009060 <__errno>:
 8009060:	4b01      	ldr	r3, [pc, #4]	; (8009068 <__errno+0x8>)
 8009062:	6818      	ldr	r0, [r3, #0]
 8009064:	4770      	bx	lr
 8009066:	bf00      	nop
 8009068:	200001e0 	.word	0x200001e0

0800906c <__libc_init_array>:
 800906c:	b570      	push	{r4, r5, r6, lr}
 800906e:	4d0d      	ldr	r5, [pc, #52]	; (80090a4 <__libc_init_array+0x38>)
 8009070:	4c0d      	ldr	r4, [pc, #52]	; (80090a8 <__libc_init_array+0x3c>)
 8009072:	1b64      	subs	r4, r4, r5
 8009074:	10a4      	asrs	r4, r4, #2
 8009076:	2600      	movs	r6, #0
 8009078:	42a6      	cmp	r6, r4
 800907a:	d109      	bne.n	8009090 <__libc_init_array+0x24>
 800907c:	4d0b      	ldr	r5, [pc, #44]	; (80090ac <__libc_init_array+0x40>)
 800907e:	4c0c      	ldr	r4, [pc, #48]	; (80090b0 <__libc_init_array+0x44>)
 8009080:	f002 fd26 	bl	800bad0 <_init>
 8009084:	1b64      	subs	r4, r4, r5
 8009086:	10a4      	asrs	r4, r4, #2
 8009088:	2600      	movs	r6, #0
 800908a:	42a6      	cmp	r6, r4
 800908c:	d105      	bne.n	800909a <__libc_init_array+0x2e>
 800908e:	bd70      	pop	{r4, r5, r6, pc}
 8009090:	f855 3b04 	ldr.w	r3, [r5], #4
 8009094:	4798      	blx	r3
 8009096:	3601      	adds	r6, #1
 8009098:	e7ee      	b.n	8009078 <__libc_init_array+0xc>
 800909a:	f855 3b04 	ldr.w	r3, [r5], #4
 800909e:	4798      	blx	r3
 80090a0:	3601      	adds	r6, #1
 80090a2:	e7f2      	b.n	800908a <__libc_init_array+0x1e>
 80090a4:	0800bffc 	.word	0x0800bffc
 80090a8:	0800bffc 	.word	0x0800bffc
 80090ac:	0800bffc 	.word	0x0800bffc
 80090b0:	0800c000 	.word	0x0800c000

080090b4 <__retarget_lock_acquire_recursive>:
 80090b4:	4770      	bx	lr

080090b6 <__retarget_lock_release_recursive>:
 80090b6:	4770      	bx	lr

080090b8 <memcpy>:
 80090b8:	440a      	add	r2, r1
 80090ba:	4291      	cmp	r1, r2
 80090bc:	f100 33ff 	add.w	r3, r0, #4294967295
 80090c0:	d100      	bne.n	80090c4 <memcpy+0xc>
 80090c2:	4770      	bx	lr
 80090c4:	b510      	push	{r4, lr}
 80090c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80090ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 80090ce:	4291      	cmp	r1, r2
 80090d0:	d1f9      	bne.n	80090c6 <memcpy+0xe>
 80090d2:	bd10      	pop	{r4, pc}
 80090d4:	0000      	movs	r0, r0
	...

080090d8 <nan>:
 80090d8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80090e0 <nan+0x8>
 80090dc:	4770      	bx	lr
 80090de:	bf00      	nop
 80090e0:	00000000 	.word	0x00000000
 80090e4:	7ff80000 	.word	0x7ff80000

080090e8 <quorem>:
 80090e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090ec:	6903      	ldr	r3, [r0, #16]
 80090ee:	690c      	ldr	r4, [r1, #16]
 80090f0:	42a3      	cmp	r3, r4
 80090f2:	4607      	mov	r7, r0
 80090f4:	db7e      	blt.n	80091f4 <quorem+0x10c>
 80090f6:	3c01      	subs	r4, #1
 80090f8:	f101 0814 	add.w	r8, r1, #20
 80090fc:	f100 0514 	add.w	r5, r0, #20
 8009100:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009104:	9301      	str	r3, [sp, #4]
 8009106:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800910a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800910e:	3301      	adds	r3, #1
 8009110:	429a      	cmp	r2, r3
 8009112:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009116:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800911a:	fbb2 f6f3 	udiv	r6, r2, r3
 800911e:	d331      	bcc.n	8009184 <quorem+0x9c>
 8009120:	f04f 0e00 	mov.w	lr, #0
 8009124:	4640      	mov	r0, r8
 8009126:	46ac      	mov	ip, r5
 8009128:	46f2      	mov	sl, lr
 800912a:	f850 2b04 	ldr.w	r2, [r0], #4
 800912e:	b293      	uxth	r3, r2
 8009130:	fb06 e303 	mla	r3, r6, r3, lr
 8009134:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009138:	0c1a      	lsrs	r2, r3, #16
 800913a:	b29b      	uxth	r3, r3
 800913c:	ebaa 0303 	sub.w	r3, sl, r3
 8009140:	f8dc a000 	ldr.w	sl, [ip]
 8009144:	fa13 f38a 	uxtah	r3, r3, sl
 8009148:	fb06 220e 	mla	r2, r6, lr, r2
 800914c:	9300      	str	r3, [sp, #0]
 800914e:	9b00      	ldr	r3, [sp, #0]
 8009150:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009154:	b292      	uxth	r2, r2
 8009156:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800915a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800915e:	f8bd 3000 	ldrh.w	r3, [sp]
 8009162:	4581      	cmp	r9, r0
 8009164:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009168:	f84c 3b04 	str.w	r3, [ip], #4
 800916c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009170:	d2db      	bcs.n	800912a <quorem+0x42>
 8009172:	f855 300b 	ldr.w	r3, [r5, fp]
 8009176:	b92b      	cbnz	r3, 8009184 <quorem+0x9c>
 8009178:	9b01      	ldr	r3, [sp, #4]
 800917a:	3b04      	subs	r3, #4
 800917c:	429d      	cmp	r5, r3
 800917e:	461a      	mov	r2, r3
 8009180:	d32c      	bcc.n	80091dc <quorem+0xf4>
 8009182:	613c      	str	r4, [r7, #16]
 8009184:	4638      	mov	r0, r7
 8009186:	f001 fd59 	bl	800ac3c <__mcmp>
 800918a:	2800      	cmp	r0, #0
 800918c:	db22      	blt.n	80091d4 <quorem+0xec>
 800918e:	3601      	adds	r6, #1
 8009190:	4629      	mov	r1, r5
 8009192:	2000      	movs	r0, #0
 8009194:	f858 2b04 	ldr.w	r2, [r8], #4
 8009198:	f8d1 c000 	ldr.w	ip, [r1]
 800919c:	b293      	uxth	r3, r2
 800919e:	1ac3      	subs	r3, r0, r3
 80091a0:	0c12      	lsrs	r2, r2, #16
 80091a2:	fa13 f38c 	uxtah	r3, r3, ip
 80091a6:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80091aa:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80091ae:	b29b      	uxth	r3, r3
 80091b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80091b4:	45c1      	cmp	r9, r8
 80091b6:	f841 3b04 	str.w	r3, [r1], #4
 80091ba:	ea4f 4022 	mov.w	r0, r2, asr #16
 80091be:	d2e9      	bcs.n	8009194 <quorem+0xac>
 80091c0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80091c4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80091c8:	b922      	cbnz	r2, 80091d4 <quorem+0xec>
 80091ca:	3b04      	subs	r3, #4
 80091cc:	429d      	cmp	r5, r3
 80091ce:	461a      	mov	r2, r3
 80091d0:	d30a      	bcc.n	80091e8 <quorem+0x100>
 80091d2:	613c      	str	r4, [r7, #16]
 80091d4:	4630      	mov	r0, r6
 80091d6:	b003      	add	sp, #12
 80091d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091dc:	6812      	ldr	r2, [r2, #0]
 80091de:	3b04      	subs	r3, #4
 80091e0:	2a00      	cmp	r2, #0
 80091e2:	d1ce      	bne.n	8009182 <quorem+0x9a>
 80091e4:	3c01      	subs	r4, #1
 80091e6:	e7c9      	b.n	800917c <quorem+0x94>
 80091e8:	6812      	ldr	r2, [r2, #0]
 80091ea:	3b04      	subs	r3, #4
 80091ec:	2a00      	cmp	r2, #0
 80091ee:	d1f0      	bne.n	80091d2 <quorem+0xea>
 80091f0:	3c01      	subs	r4, #1
 80091f2:	e7eb      	b.n	80091cc <quorem+0xe4>
 80091f4:	2000      	movs	r0, #0
 80091f6:	e7ee      	b.n	80091d6 <quorem+0xee>

080091f8 <_dtoa_r>:
 80091f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091fc:	ed2d 8b04 	vpush	{d8-d9}
 8009200:	69c5      	ldr	r5, [r0, #28]
 8009202:	b093      	sub	sp, #76	; 0x4c
 8009204:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009208:	ec57 6b10 	vmov	r6, r7, d0
 800920c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009210:	9107      	str	r1, [sp, #28]
 8009212:	4604      	mov	r4, r0
 8009214:	920a      	str	r2, [sp, #40]	; 0x28
 8009216:	930d      	str	r3, [sp, #52]	; 0x34
 8009218:	b975      	cbnz	r5, 8009238 <_dtoa_r+0x40>
 800921a:	2010      	movs	r0, #16
 800921c:	f001 f982 	bl	800a524 <malloc>
 8009220:	4602      	mov	r2, r0
 8009222:	61e0      	str	r0, [r4, #28]
 8009224:	b920      	cbnz	r0, 8009230 <_dtoa_r+0x38>
 8009226:	4bae      	ldr	r3, [pc, #696]	; (80094e0 <_dtoa_r+0x2e8>)
 8009228:	21ef      	movs	r1, #239	; 0xef
 800922a:	48ae      	ldr	r0, [pc, #696]	; (80094e4 <_dtoa_r+0x2ec>)
 800922c:	f002 f92a 	bl	800b484 <__assert_func>
 8009230:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009234:	6005      	str	r5, [r0, #0]
 8009236:	60c5      	str	r5, [r0, #12]
 8009238:	69e3      	ldr	r3, [r4, #28]
 800923a:	6819      	ldr	r1, [r3, #0]
 800923c:	b151      	cbz	r1, 8009254 <_dtoa_r+0x5c>
 800923e:	685a      	ldr	r2, [r3, #4]
 8009240:	604a      	str	r2, [r1, #4]
 8009242:	2301      	movs	r3, #1
 8009244:	4093      	lsls	r3, r2
 8009246:	608b      	str	r3, [r1, #8]
 8009248:	4620      	mov	r0, r4
 800924a:	f001 fa71 	bl	800a730 <_Bfree>
 800924e:	69e3      	ldr	r3, [r4, #28]
 8009250:	2200      	movs	r2, #0
 8009252:	601a      	str	r2, [r3, #0]
 8009254:	1e3b      	subs	r3, r7, #0
 8009256:	bfbb      	ittet	lt
 8009258:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800925c:	9303      	strlt	r3, [sp, #12]
 800925e:	2300      	movge	r3, #0
 8009260:	2201      	movlt	r2, #1
 8009262:	bfac      	ite	ge
 8009264:	f8c8 3000 	strge.w	r3, [r8]
 8009268:	f8c8 2000 	strlt.w	r2, [r8]
 800926c:	4b9e      	ldr	r3, [pc, #632]	; (80094e8 <_dtoa_r+0x2f0>)
 800926e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8009272:	ea33 0308 	bics.w	r3, r3, r8
 8009276:	d11b      	bne.n	80092b0 <_dtoa_r+0xb8>
 8009278:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800927a:	f242 730f 	movw	r3, #9999	; 0x270f
 800927e:	6013      	str	r3, [r2, #0]
 8009280:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8009284:	4333      	orrs	r3, r6
 8009286:	f000 8593 	beq.w	8009db0 <_dtoa_r+0xbb8>
 800928a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800928c:	b963      	cbnz	r3, 80092a8 <_dtoa_r+0xb0>
 800928e:	4b97      	ldr	r3, [pc, #604]	; (80094ec <_dtoa_r+0x2f4>)
 8009290:	e027      	b.n	80092e2 <_dtoa_r+0xea>
 8009292:	4b97      	ldr	r3, [pc, #604]	; (80094f0 <_dtoa_r+0x2f8>)
 8009294:	9300      	str	r3, [sp, #0]
 8009296:	3308      	adds	r3, #8
 8009298:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800929a:	6013      	str	r3, [r2, #0]
 800929c:	9800      	ldr	r0, [sp, #0]
 800929e:	b013      	add	sp, #76	; 0x4c
 80092a0:	ecbd 8b04 	vpop	{d8-d9}
 80092a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092a8:	4b90      	ldr	r3, [pc, #576]	; (80094ec <_dtoa_r+0x2f4>)
 80092aa:	9300      	str	r3, [sp, #0]
 80092ac:	3303      	adds	r3, #3
 80092ae:	e7f3      	b.n	8009298 <_dtoa_r+0xa0>
 80092b0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80092b4:	2200      	movs	r2, #0
 80092b6:	ec51 0b17 	vmov	r0, r1, d7
 80092ba:	eeb0 8a47 	vmov.f32	s16, s14
 80092be:	eef0 8a67 	vmov.f32	s17, s15
 80092c2:	2300      	movs	r3, #0
 80092c4:	f7f7 fc10 	bl	8000ae8 <__aeabi_dcmpeq>
 80092c8:	4681      	mov	r9, r0
 80092ca:	b160      	cbz	r0, 80092e6 <_dtoa_r+0xee>
 80092cc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80092ce:	2301      	movs	r3, #1
 80092d0:	6013      	str	r3, [r2, #0]
 80092d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	f000 8568 	beq.w	8009daa <_dtoa_r+0xbb2>
 80092da:	4b86      	ldr	r3, [pc, #536]	; (80094f4 <_dtoa_r+0x2fc>)
 80092dc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80092de:	6013      	str	r3, [r2, #0]
 80092e0:	3b01      	subs	r3, #1
 80092e2:	9300      	str	r3, [sp, #0]
 80092e4:	e7da      	b.n	800929c <_dtoa_r+0xa4>
 80092e6:	aa10      	add	r2, sp, #64	; 0x40
 80092e8:	a911      	add	r1, sp, #68	; 0x44
 80092ea:	4620      	mov	r0, r4
 80092ec:	eeb0 0a48 	vmov.f32	s0, s16
 80092f0:	eef0 0a68 	vmov.f32	s1, s17
 80092f4:	f001 fdb8 	bl	800ae68 <__d2b>
 80092f8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80092fc:	4682      	mov	sl, r0
 80092fe:	2d00      	cmp	r5, #0
 8009300:	d07f      	beq.n	8009402 <_dtoa_r+0x20a>
 8009302:	ee18 3a90 	vmov	r3, s17
 8009306:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800930a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800930e:	ec51 0b18 	vmov	r0, r1, d8
 8009312:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009316:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800931a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800931e:	4619      	mov	r1, r3
 8009320:	2200      	movs	r2, #0
 8009322:	4b75      	ldr	r3, [pc, #468]	; (80094f8 <_dtoa_r+0x300>)
 8009324:	f7f6 ffc0 	bl	80002a8 <__aeabi_dsub>
 8009328:	a367      	add	r3, pc, #412	; (adr r3, 80094c8 <_dtoa_r+0x2d0>)
 800932a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800932e:	f7f7 f973 	bl	8000618 <__aeabi_dmul>
 8009332:	a367      	add	r3, pc, #412	; (adr r3, 80094d0 <_dtoa_r+0x2d8>)
 8009334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009338:	f7f6 ffb8 	bl	80002ac <__adddf3>
 800933c:	4606      	mov	r6, r0
 800933e:	4628      	mov	r0, r5
 8009340:	460f      	mov	r7, r1
 8009342:	f7f7 f8ff 	bl	8000544 <__aeabi_i2d>
 8009346:	a364      	add	r3, pc, #400	; (adr r3, 80094d8 <_dtoa_r+0x2e0>)
 8009348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800934c:	f7f7 f964 	bl	8000618 <__aeabi_dmul>
 8009350:	4602      	mov	r2, r0
 8009352:	460b      	mov	r3, r1
 8009354:	4630      	mov	r0, r6
 8009356:	4639      	mov	r1, r7
 8009358:	f7f6 ffa8 	bl	80002ac <__adddf3>
 800935c:	4606      	mov	r6, r0
 800935e:	460f      	mov	r7, r1
 8009360:	f7f7 fc0a 	bl	8000b78 <__aeabi_d2iz>
 8009364:	2200      	movs	r2, #0
 8009366:	4683      	mov	fp, r0
 8009368:	2300      	movs	r3, #0
 800936a:	4630      	mov	r0, r6
 800936c:	4639      	mov	r1, r7
 800936e:	f7f7 fbc5 	bl	8000afc <__aeabi_dcmplt>
 8009372:	b148      	cbz	r0, 8009388 <_dtoa_r+0x190>
 8009374:	4658      	mov	r0, fp
 8009376:	f7f7 f8e5 	bl	8000544 <__aeabi_i2d>
 800937a:	4632      	mov	r2, r6
 800937c:	463b      	mov	r3, r7
 800937e:	f7f7 fbb3 	bl	8000ae8 <__aeabi_dcmpeq>
 8009382:	b908      	cbnz	r0, 8009388 <_dtoa_r+0x190>
 8009384:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009388:	f1bb 0f16 	cmp.w	fp, #22
 800938c:	d857      	bhi.n	800943e <_dtoa_r+0x246>
 800938e:	4b5b      	ldr	r3, [pc, #364]	; (80094fc <_dtoa_r+0x304>)
 8009390:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009394:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009398:	ec51 0b18 	vmov	r0, r1, d8
 800939c:	f7f7 fbae 	bl	8000afc <__aeabi_dcmplt>
 80093a0:	2800      	cmp	r0, #0
 80093a2:	d04e      	beq.n	8009442 <_dtoa_r+0x24a>
 80093a4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80093a8:	2300      	movs	r3, #0
 80093aa:	930c      	str	r3, [sp, #48]	; 0x30
 80093ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80093ae:	1b5b      	subs	r3, r3, r5
 80093b0:	1e5a      	subs	r2, r3, #1
 80093b2:	bf45      	ittet	mi
 80093b4:	f1c3 0301 	rsbmi	r3, r3, #1
 80093b8:	9305      	strmi	r3, [sp, #20]
 80093ba:	2300      	movpl	r3, #0
 80093bc:	2300      	movmi	r3, #0
 80093be:	9206      	str	r2, [sp, #24]
 80093c0:	bf54      	ite	pl
 80093c2:	9305      	strpl	r3, [sp, #20]
 80093c4:	9306      	strmi	r3, [sp, #24]
 80093c6:	f1bb 0f00 	cmp.w	fp, #0
 80093ca:	db3c      	blt.n	8009446 <_dtoa_r+0x24e>
 80093cc:	9b06      	ldr	r3, [sp, #24]
 80093ce:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80093d2:	445b      	add	r3, fp
 80093d4:	9306      	str	r3, [sp, #24]
 80093d6:	2300      	movs	r3, #0
 80093d8:	9308      	str	r3, [sp, #32]
 80093da:	9b07      	ldr	r3, [sp, #28]
 80093dc:	2b09      	cmp	r3, #9
 80093de:	d868      	bhi.n	80094b2 <_dtoa_r+0x2ba>
 80093e0:	2b05      	cmp	r3, #5
 80093e2:	bfc4      	itt	gt
 80093e4:	3b04      	subgt	r3, #4
 80093e6:	9307      	strgt	r3, [sp, #28]
 80093e8:	9b07      	ldr	r3, [sp, #28]
 80093ea:	f1a3 0302 	sub.w	r3, r3, #2
 80093ee:	bfcc      	ite	gt
 80093f0:	2500      	movgt	r5, #0
 80093f2:	2501      	movle	r5, #1
 80093f4:	2b03      	cmp	r3, #3
 80093f6:	f200 8085 	bhi.w	8009504 <_dtoa_r+0x30c>
 80093fa:	e8df f003 	tbb	[pc, r3]
 80093fe:	3b2e      	.short	0x3b2e
 8009400:	5839      	.short	0x5839
 8009402:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009406:	441d      	add	r5, r3
 8009408:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800940c:	2b20      	cmp	r3, #32
 800940e:	bfc1      	itttt	gt
 8009410:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009414:	fa08 f803 	lslgt.w	r8, r8, r3
 8009418:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800941c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8009420:	bfd6      	itet	le
 8009422:	f1c3 0320 	rsble	r3, r3, #32
 8009426:	ea48 0003 	orrgt.w	r0, r8, r3
 800942a:	fa06 f003 	lslle.w	r0, r6, r3
 800942e:	f7f7 f879 	bl	8000524 <__aeabi_ui2d>
 8009432:	2201      	movs	r2, #1
 8009434:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8009438:	3d01      	subs	r5, #1
 800943a:	920e      	str	r2, [sp, #56]	; 0x38
 800943c:	e76f      	b.n	800931e <_dtoa_r+0x126>
 800943e:	2301      	movs	r3, #1
 8009440:	e7b3      	b.n	80093aa <_dtoa_r+0x1b2>
 8009442:	900c      	str	r0, [sp, #48]	; 0x30
 8009444:	e7b2      	b.n	80093ac <_dtoa_r+0x1b4>
 8009446:	9b05      	ldr	r3, [sp, #20]
 8009448:	eba3 030b 	sub.w	r3, r3, fp
 800944c:	9305      	str	r3, [sp, #20]
 800944e:	f1cb 0300 	rsb	r3, fp, #0
 8009452:	9308      	str	r3, [sp, #32]
 8009454:	2300      	movs	r3, #0
 8009456:	930b      	str	r3, [sp, #44]	; 0x2c
 8009458:	e7bf      	b.n	80093da <_dtoa_r+0x1e2>
 800945a:	2300      	movs	r3, #0
 800945c:	9309      	str	r3, [sp, #36]	; 0x24
 800945e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009460:	2b00      	cmp	r3, #0
 8009462:	dc52      	bgt.n	800950a <_dtoa_r+0x312>
 8009464:	2301      	movs	r3, #1
 8009466:	9301      	str	r3, [sp, #4]
 8009468:	9304      	str	r3, [sp, #16]
 800946a:	461a      	mov	r2, r3
 800946c:	920a      	str	r2, [sp, #40]	; 0x28
 800946e:	e00b      	b.n	8009488 <_dtoa_r+0x290>
 8009470:	2301      	movs	r3, #1
 8009472:	e7f3      	b.n	800945c <_dtoa_r+0x264>
 8009474:	2300      	movs	r3, #0
 8009476:	9309      	str	r3, [sp, #36]	; 0x24
 8009478:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800947a:	445b      	add	r3, fp
 800947c:	9301      	str	r3, [sp, #4]
 800947e:	3301      	adds	r3, #1
 8009480:	2b01      	cmp	r3, #1
 8009482:	9304      	str	r3, [sp, #16]
 8009484:	bfb8      	it	lt
 8009486:	2301      	movlt	r3, #1
 8009488:	69e0      	ldr	r0, [r4, #28]
 800948a:	2100      	movs	r1, #0
 800948c:	2204      	movs	r2, #4
 800948e:	f102 0614 	add.w	r6, r2, #20
 8009492:	429e      	cmp	r6, r3
 8009494:	d93d      	bls.n	8009512 <_dtoa_r+0x31a>
 8009496:	6041      	str	r1, [r0, #4]
 8009498:	4620      	mov	r0, r4
 800949a:	f001 f909 	bl	800a6b0 <_Balloc>
 800949e:	9000      	str	r0, [sp, #0]
 80094a0:	2800      	cmp	r0, #0
 80094a2:	d139      	bne.n	8009518 <_dtoa_r+0x320>
 80094a4:	4b16      	ldr	r3, [pc, #88]	; (8009500 <_dtoa_r+0x308>)
 80094a6:	4602      	mov	r2, r0
 80094a8:	f240 11af 	movw	r1, #431	; 0x1af
 80094ac:	e6bd      	b.n	800922a <_dtoa_r+0x32>
 80094ae:	2301      	movs	r3, #1
 80094b0:	e7e1      	b.n	8009476 <_dtoa_r+0x27e>
 80094b2:	2501      	movs	r5, #1
 80094b4:	2300      	movs	r3, #0
 80094b6:	9307      	str	r3, [sp, #28]
 80094b8:	9509      	str	r5, [sp, #36]	; 0x24
 80094ba:	f04f 33ff 	mov.w	r3, #4294967295
 80094be:	9301      	str	r3, [sp, #4]
 80094c0:	9304      	str	r3, [sp, #16]
 80094c2:	2200      	movs	r2, #0
 80094c4:	2312      	movs	r3, #18
 80094c6:	e7d1      	b.n	800946c <_dtoa_r+0x274>
 80094c8:	636f4361 	.word	0x636f4361
 80094cc:	3fd287a7 	.word	0x3fd287a7
 80094d0:	8b60c8b3 	.word	0x8b60c8b3
 80094d4:	3fc68a28 	.word	0x3fc68a28
 80094d8:	509f79fb 	.word	0x509f79fb
 80094dc:	3fd34413 	.word	0x3fd34413
 80094e0:	0800bd6a 	.word	0x0800bd6a
 80094e4:	0800bd81 	.word	0x0800bd81
 80094e8:	7ff00000 	.word	0x7ff00000
 80094ec:	0800bd66 	.word	0x0800bd66
 80094f0:	0800bd5d 	.word	0x0800bd5d
 80094f4:	0800bd32 	.word	0x0800bd32
 80094f8:	3ff80000 	.word	0x3ff80000
 80094fc:	0800bed0 	.word	0x0800bed0
 8009500:	0800bdd9 	.word	0x0800bdd9
 8009504:	2301      	movs	r3, #1
 8009506:	9309      	str	r3, [sp, #36]	; 0x24
 8009508:	e7d7      	b.n	80094ba <_dtoa_r+0x2c2>
 800950a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800950c:	9301      	str	r3, [sp, #4]
 800950e:	9304      	str	r3, [sp, #16]
 8009510:	e7ba      	b.n	8009488 <_dtoa_r+0x290>
 8009512:	3101      	adds	r1, #1
 8009514:	0052      	lsls	r2, r2, #1
 8009516:	e7ba      	b.n	800948e <_dtoa_r+0x296>
 8009518:	69e3      	ldr	r3, [r4, #28]
 800951a:	9a00      	ldr	r2, [sp, #0]
 800951c:	601a      	str	r2, [r3, #0]
 800951e:	9b04      	ldr	r3, [sp, #16]
 8009520:	2b0e      	cmp	r3, #14
 8009522:	f200 80a8 	bhi.w	8009676 <_dtoa_r+0x47e>
 8009526:	2d00      	cmp	r5, #0
 8009528:	f000 80a5 	beq.w	8009676 <_dtoa_r+0x47e>
 800952c:	f1bb 0f00 	cmp.w	fp, #0
 8009530:	dd38      	ble.n	80095a4 <_dtoa_r+0x3ac>
 8009532:	4bc0      	ldr	r3, [pc, #768]	; (8009834 <_dtoa_r+0x63c>)
 8009534:	f00b 020f 	and.w	r2, fp, #15
 8009538:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800953c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8009540:	e9d3 6700 	ldrd	r6, r7, [r3]
 8009544:	ea4f 182b 	mov.w	r8, fp, asr #4
 8009548:	d019      	beq.n	800957e <_dtoa_r+0x386>
 800954a:	4bbb      	ldr	r3, [pc, #748]	; (8009838 <_dtoa_r+0x640>)
 800954c:	ec51 0b18 	vmov	r0, r1, d8
 8009550:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009554:	f7f7 f98a 	bl	800086c <__aeabi_ddiv>
 8009558:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800955c:	f008 080f 	and.w	r8, r8, #15
 8009560:	2503      	movs	r5, #3
 8009562:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8009838 <_dtoa_r+0x640>
 8009566:	f1b8 0f00 	cmp.w	r8, #0
 800956a:	d10a      	bne.n	8009582 <_dtoa_r+0x38a>
 800956c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009570:	4632      	mov	r2, r6
 8009572:	463b      	mov	r3, r7
 8009574:	f7f7 f97a 	bl	800086c <__aeabi_ddiv>
 8009578:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800957c:	e02b      	b.n	80095d6 <_dtoa_r+0x3de>
 800957e:	2502      	movs	r5, #2
 8009580:	e7ef      	b.n	8009562 <_dtoa_r+0x36a>
 8009582:	f018 0f01 	tst.w	r8, #1
 8009586:	d008      	beq.n	800959a <_dtoa_r+0x3a2>
 8009588:	4630      	mov	r0, r6
 800958a:	4639      	mov	r1, r7
 800958c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8009590:	f7f7 f842 	bl	8000618 <__aeabi_dmul>
 8009594:	3501      	adds	r5, #1
 8009596:	4606      	mov	r6, r0
 8009598:	460f      	mov	r7, r1
 800959a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800959e:	f109 0908 	add.w	r9, r9, #8
 80095a2:	e7e0      	b.n	8009566 <_dtoa_r+0x36e>
 80095a4:	f000 809f 	beq.w	80096e6 <_dtoa_r+0x4ee>
 80095a8:	f1cb 0600 	rsb	r6, fp, #0
 80095ac:	4ba1      	ldr	r3, [pc, #644]	; (8009834 <_dtoa_r+0x63c>)
 80095ae:	4fa2      	ldr	r7, [pc, #648]	; (8009838 <_dtoa_r+0x640>)
 80095b0:	f006 020f 	and.w	r2, r6, #15
 80095b4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80095b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095bc:	ec51 0b18 	vmov	r0, r1, d8
 80095c0:	f7f7 f82a 	bl	8000618 <__aeabi_dmul>
 80095c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80095c8:	1136      	asrs	r6, r6, #4
 80095ca:	2300      	movs	r3, #0
 80095cc:	2502      	movs	r5, #2
 80095ce:	2e00      	cmp	r6, #0
 80095d0:	d17e      	bne.n	80096d0 <_dtoa_r+0x4d8>
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d1d0      	bne.n	8009578 <_dtoa_r+0x380>
 80095d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80095d8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80095dc:	2b00      	cmp	r3, #0
 80095de:	f000 8084 	beq.w	80096ea <_dtoa_r+0x4f2>
 80095e2:	4b96      	ldr	r3, [pc, #600]	; (800983c <_dtoa_r+0x644>)
 80095e4:	2200      	movs	r2, #0
 80095e6:	4640      	mov	r0, r8
 80095e8:	4649      	mov	r1, r9
 80095ea:	f7f7 fa87 	bl	8000afc <__aeabi_dcmplt>
 80095ee:	2800      	cmp	r0, #0
 80095f0:	d07b      	beq.n	80096ea <_dtoa_r+0x4f2>
 80095f2:	9b04      	ldr	r3, [sp, #16]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d078      	beq.n	80096ea <_dtoa_r+0x4f2>
 80095f8:	9b01      	ldr	r3, [sp, #4]
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	dd39      	ble.n	8009672 <_dtoa_r+0x47a>
 80095fe:	4b90      	ldr	r3, [pc, #576]	; (8009840 <_dtoa_r+0x648>)
 8009600:	2200      	movs	r2, #0
 8009602:	4640      	mov	r0, r8
 8009604:	4649      	mov	r1, r9
 8009606:	f7f7 f807 	bl	8000618 <__aeabi_dmul>
 800960a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800960e:	9e01      	ldr	r6, [sp, #4]
 8009610:	f10b 37ff 	add.w	r7, fp, #4294967295
 8009614:	3501      	adds	r5, #1
 8009616:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800961a:	4628      	mov	r0, r5
 800961c:	f7f6 ff92 	bl	8000544 <__aeabi_i2d>
 8009620:	4642      	mov	r2, r8
 8009622:	464b      	mov	r3, r9
 8009624:	f7f6 fff8 	bl	8000618 <__aeabi_dmul>
 8009628:	4b86      	ldr	r3, [pc, #536]	; (8009844 <_dtoa_r+0x64c>)
 800962a:	2200      	movs	r2, #0
 800962c:	f7f6 fe3e 	bl	80002ac <__adddf3>
 8009630:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8009634:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009638:	9303      	str	r3, [sp, #12]
 800963a:	2e00      	cmp	r6, #0
 800963c:	d158      	bne.n	80096f0 <_dtoa_r+0x4f8>
 800963e:	4b82      	ldr	r3, [pc, #520]	; (8009848 <_dtoa_r+0x650>)
 8009640:	2200      	movs	r2, #0
 8009642:	4640      	mov	r0, r8
 8009644:	4649      	mov	r1, r9
 8009646:	f7f6 fe2f 	bl	80002a8 <__aeabi_dsub>
 800964a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800964e:	4680      	mov	r8, r0
 8009650:	4689      	mov	r9, r1
 8009652:	f7f7 fa71 	bl	8000b38 <__aeabi_dcmpgt>
 8009656:	2800      	cmp	r0, #0
 8009658:	f040 8296 	bne.w	8009b88 <_dtoa_r+0x990>
 800965c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8009660:	4640      	mov	r0, r8
 8009662:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009666:	4649      	mov	r1, r9
 8009668:	f7f7 fa48 	bl	8000afc <__aeabi_dcmplt>
 800966c:	2800      	cmp	r0, #0
 800966e:	f040 8289 	bne.w	8009b84 <_dtoa_r+0x98c>
 8009672:	ed8d 8b02 	vstr	d8, [sp, #8]
 8009676:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009678:	2b00      	cmp	r3, #0
 800967a:	f2c0 814e 	blt.w	800991a <_dtoa_r+0x722>
 800967e:	f1bb 0f0e 	cmp.w	fp, #14
 8009682:	f300 814a 	bgt.w	800991a <_dtoa_r+0x722>
 8009686:	4b6b      	ldr	r3, [pc, #428]	; (8009834 <_dtoa_r+0x63c>)
 8009688:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800968c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009690:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009692:	2b00      	cmp	r3, #0
 8009694:	f280 80dc 	bge.w	8009850 <_dtoa_r+0x658>
 8009698:	9b04      	ldr	r3, [sp, #16]
 800969a:	2b00      	cmp	r3, #0
 800969c:	f300 80d8 	bgt.w	8009850 <_dtoa_r+0x658>
 80096a0:	f040 826f 	bne.w	8009b82 <_dtoa_r+0x98a>
 80096a4:	4b68      	ldr	r3, [pc, #416]	; (8009848 <_dtoa_r+0x650>)
 80096a6:	2200      	movs	r2, #0
 80096a8:	4640      	mov	r0, r8
 80096aa:	4649      	mov	r1, r9
 80096ac:	f7f6 ffb4 	bl	8000618 <__aeabi_dmul>
 80096b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80096b4:	f7f7 fa36 	bl	8000b24 <__aeabi_dcmpge>
 80096b8:	9e04      	ldr	r6, [sp, #16]
 80096ba:	4637      	mov	r7, r6
 80096bc:	2800      	cmp	r0, #0
 80096be:	f040 8245 	bne.w	8009b4c <_dtoa_r+0x954>
 80096c2:	9d00      	ldr	r5, [sp, #0]
 80096c4:	2331      	movs	r3, #49	; 0x31
 80096c6:	f805 3b01 	strb.w	r3, [r5], #1
 80096ca:	f10b 0b01 	add.w	fp, fp, #1
 80096ce:	e241      	b.n	8009b54 <_dtoa_r+0x95c>
 80096d0:	07f2      	lsls	r2, r6, #31
 80096d2:	d505      	bpl.n	80096e0 <_dtoa_r+0x4e8>
 80096d4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80096d8:	f7f6 ff9e 	bl	8000618 <__aeabi_dmul>
 80096dc:	3501      	adds	r5, #1
 80096de:	2301      	movs	r3, #1
 80096e0:	1076      	asrs	r6, r6, #1
 80096e2:	3708      	adds	r7, #8
 80096e4:	e773      	b.n	80095ce <_dtoa_r+0x3d6>
 80096e6:	2502      	movs	r5, #2
 80096e8:	e775      	b.n	80095d6 <_dtoa_r+0x3de>
 80096ea:	9e04      	ldr	r6, [sp, #16]
 80096ec:	465f      	mov	r7, fp
 80096ee:	e792      	b.n	8009616 <_dtoa_r+0x41e>
 80096f0:	9900      	ldr	r1, [sp, #0]
 80096f2:	4b50      	ldr	r3, [pc, #320]	; (8009834 <_dtoa_r+0x63c>)
 80096f4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80096f8:	4431      	add	r1, r6
 80096fa:	9102      	str	r1, [sp, #8]
 80096fc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80096fe:	eeb0 9a47 	vmov.f32	s18, s14
 8009702:	eef0 9a67 	vmov.f32	s19, s15
 8009706:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800970a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800970e:	2900      	cmp	r1, #0
 8009710:	d044      	beq.n	800979c <_dtoa_r+0x5a4>
 8009712:	494e      	ldr	r1, [pc, #312]	; (800984c <_dtoa_r+0x654>)
 8009714:	2000      	movs	r0, #0
 8009716:	f7f7 f8a9 	bl	800086c <__aeabi_ddiv>
 800971a:	ec53 2b19 	vmov	r2, r3, d9
 800971e:	f7f6 fdc3 	bl	80002a8 <__aeabi_dsub>
 8009722:	9d00      	ldr	r5, [sp, #0]
 8009724:	ec41 0b19 	vmov	d9, r0, r1
 8009728:	4649      	mov	r1, r9
 800972a:	4640      	mov	r0, r8
 800972c:	f7f7 fa24 	bl	8000b78 <__aeabi_d2iz>
 8009730:	4606      	mov	r6, r0
 8009732:	f7f6 ff07 	bl	8000544 <__aeabi_i2d>
 8009736:	4602      	mov	r2, r0
 8009738:	460b      	mov	r3, r1
 800973a:	4640      	mov	r0, r8
 800973c:	4649      	mov	r1, r9
 800973e:	f7f6 fdb3 	bl	80002a8 <__aeabi_dsub>
 8009742:	3630      	adds	r6, #48	; 0x30
 8009744:	f805 6b01 	strb.w	r6, [r5], #1
 8009748:	ec53 2b19 	vmov	r2, r3, d9
 800974c:	4680      	mov	r8, r0
 800974e:	4689      	mov	r9, r1
 8009750:	f7f7 f9d4 	bl	8000afc <__aeabi_dcmplt>
 8009754:	2800      	cmp	r0, #0
 8009756:	d164      	bne.n	8009822 <_dtoa_r+0x62a>
 8009758:	4642      	mov	r2, r8
 800975a:	464b      	mov	r3, r9
 800975c:	4937      	ldr	r1, [pc, #220]	; (800983c <_dtoa_r+0x644>)
 800975e:	2000      	movs	r0, #0
 8009760:	f7f6 fda2 	bl	80002a8 <__aeabi_dsub>
 8009764:	ec53 2b19 	vmov	r2, r3, d9
 8009768:	f7f7 f9c8 	bl	8000afc <__aeabi_dcmplt>
 800976c:	2800      	cmp	r0, #0
 800976e:	f040 80b6 	bne.w	80098de <_dtoa_r+0x6e6>
 8009772:	9b02      	ldr	r3, [sp, #8]
 8009774:	429d      	cmp	r5, r3
 8009776:	f43f af7c 	beq.w	8009672 <_dtoa_r+0x47a>
 800977a:	4b31      	ldr	r3, [pc, #196]	; (8009840 <_dtoa_r+0x648>)
 800977c:	ec51 0b19 	vmov	r0, r1, d9
 8009780:	2200      	movs	r2, #0
 8009782:	f7f6 ff49 	bl	8000618 <__aeabi_dmul>
 8009786:	4b2e      	ldr	r3, [pc, #184]	; (8009840 <_dtoa_r+0x648>)
 8009788:	ec41 0b19 	vmov	d9, r0, r1
 800978c:	2200      	movs	r2, #0
 800978e:	4640      	mov	r0, r8
 8009790:	4649      	mov	r1, r9
 8009792:	f7f6 ff41 	bl	8000618 <__aeabi_dmul>
 8009796:	4680      	mov	r8, r0
 8009798:	4689      	mov	r9, r1
 800979a:	e7c5      	b.n	8009728 <_dtoa_r+0x530>
 800979c:	ec51 0b17 	vmov	r0, r1, d7
 80097a0:	f7f6 ff3a 	bl	8000618 <__aeabi_dmul>
 80097a4:	9b02      	ldr	r3, [sp, #8]
 80097a6:	9d00      	ldr	r5, [sp, #0]
 80097a8:	930f      	str	r3, [sp, #60]	; 0x3c
 80097aa:	ec41 0b19 	vmov	d9, r0, r1
 80097ae:	4649      	mov	r1, r9
 80097b0:	4640      	mov	r0, r8
 80097b2:	f7f7 f9e1 	bl	8000b78 <__aeabi_d2iz>
 80097b6:	4606      	mov	r6, r0
 80097b8:	f7f6 fec4 	bl	8000544 <__aeabi_i2d>
 80097bc:	3630      	adds	r6, #48	; 0x30
 80097be:	4602      	mov	r2, r0
 80097c0:	460b      	mov	r3, r1
 80097c2:	4640      	mov	r0, r8
 80097c4:	4649      	mov	r1, r9
 80097c6:	f7f6 fd6f 	bl	80002a8 <__aeabi_dsub>
 80097ca:	f805 6b01 	strb.w	r6, [r5], #1
 80097ce:	9b02      	ldr	r3, [sp, #8]
 80097d0:	429d      	cmp	r5, r3
 80097d2:	4680      	mov	r8, r0
 80097d4:	4689      	mov	r9, r1
 80097d6:	f04f 0200 	mov.w	r2, #0
 80097da:	d124      	bne.n	8009826 <_dtoa_r+0x62e>
 80097dc:	4b1b      	ldr	r3, [pc, #108]	; (800984c <_dtoa_r+0x654>)
 80097de:	ec51 0b19 	vmov	r0, r1, d9
 80097e2:	f7f6 fd63 	bl	80002ac <__adddf3>
 80097e6:	4602      	mov	r2, r0
 80097e8:	460b      	mov	r3, r1
 80097ea:	4640      	mov	r0, r8
 80097ec:	4649      	mov	r1, r9
 80097ee:	f7f7 f9a3 	bl	8000b38 <__aeabi_dcmpgt>
 80097f2:	2800      	cmp	r0, #0
 80097f4:	d173      	bne.n	80098de <_dtoa_r+0x6e6>
 80097f6:	ec53 2b19 	vmov	r2, r3, d9
 80097fa:	4914      	ldr	r1, [pc, #80]	; (800984c <_dtoa_r+0x654>)
 80097fc:	2000      	movs	r0, #0
 80097fe:	f7f6 fd53 	bl	80002a8 <__aeabi_dsub>
 8009802:	4602      	mov	r2, r0
 8009804:	460b      	mov	r3, r1
 8009806:	4640      	mov	r0, r8
 8009808:	4649      	mov	r1, r9
 800980a:	f7f7 f977 	bl	8000afc <__aeabi_dcmplt>
 800980e:	2800      	cmp	r0, #0
 8009810:	f43f af2f 	beq.w	8009672 <_dtoa_r+0x47a>
 8009814:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009816:	1e6b      	subs	r3, r5, #1
 8009818:	930f      	str	r3, [sp, #60]	; 0x3c
 800981a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800981e:	2b30      	cmp	r3, #48	; 0x30
 8009820:	d0f8      	beq.n	8009814 <_dtoa_r+0x61c>
 8009822:	46bb      	mov	fp, r7
 8009824:	e04a      	b.n	80098bc <_dtoa_r+0x6c4>
 8009826:	4b06      	ldr	r3, [pc, #24]	; (8009840 <_dtoa_r+0x648>)
 8009828:	f7f6 fef6 	bl	8000618 <__aeabi_dmul>
 800982c:	4680      	mov	r8, r0
 800982e:	4689      	mov	r9, r1
 8009830:	e7bd      	b.n	80097ae <_dtoa_r+0x5b6>
 8009832:	bf00      	nop
 8009834:	0800bed0 	.word	0x0800bed0
 8009838:	0800bea8 	.word	0x0800bea8
 800983c:	3ff00000 	.word	0x3ff00000
 8009840:	40240000 	.word	0x40240000
 8009844:	401c0000 	.word	0x401c0000
 8009848:	40140000 	.word	0x40140000
 800984c:	3fe00000 	.word	0x3fe00000
 8009850:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009854:	9d00      	ldr	r5, [sp, #0]
 8009856:	4642      	mov	r2, r8
 8009858:	464b      	mov	r3, r9
 800985a:	4630      	mov	r0, r6
 800985c:	4639      	mov	r1, r7
 800985e:	f7f7 f805 	bl	800086c <__aeabi_ddiv>
 8009862:	f7f7 f989 	bl	8000b78 <__aeabi_d2iz>
 8009866:	9001      	str	r0, [sp, #4]
 8009868:	f7f6 fe6c 	bl	8000544 <__aeabi_i2d>
 800986c:	4642      	mov	r2, r8
 800986e:	464b      	mov	r3, r9
 8009870:	f7f6 fed2 	bl	8000618 <__aeabi_dmul>
 8009874:	4602      	mov	r2, r0
 8009876:	460b      	mov	r3, r1
 8009878:	4630      	mov	r0, r6
 800987a:	4639      	mov	r1, r7
 800987c:	f7f6 fd14 	bl	80002a8 <__aeabi_dsub>
 8009880:	9e01      	ldr	r6, [sp, #4]
 8009882:	9f04      	ldr	r7, [sp, #16]
 8009884:	3630      	adds	r6, #48	; 0x30
 8009886:	f805 6b01 	strb.w	r6, [r5], #1
 800988a:	9e00      	ldr	r6, [sp, #0]
 800988c:	1bae      	subs	r6, r5, r6
 800988e:	42b7      	cmp	r7, r6
 8009890:	4602      	mov	r2, r0
 8009892:	460b      	mov	r3, r1
 8009894:	d134      	bne.n	8009900 <_dtoa_r+0x708>
 8009896:	f7f6 fd09 	bl	80002ac <__adddf3>
 800989a:	4642      	mov	r2, r8
 800989c:	464b      	mov	r3, r9
 800989e:	4606      	mov	r6, r0
 80098a0:	460f      	mov	r7, r1
 80098a2:	f7f7 f949 	bl	8000b38 <__aeabi_dcmpgt>
 80098a6:	b9c8      	cbnz	r0, 80098dc <_dtoa_r+0x6e4>
 80098a8:	4642      	mov	r2, r8
 80098aa:	464b      	mov	r3, r9
 80098ac:	4630      	mov	r0, r6
 80098ae:	4639      	mov	r1, r7
 80098b0:	f7f7 f91a 	bl	8000ae8 <__aeabi_dcmpeq>
 80098b4:	b110      	cbz	r0, 80098bc <_dtoa_r+0x6c4>
 80098b6:	9b01      	ldr	r3, [sp, #4]
 80098b8:	07db      	lsls	r3, r3, #31
 80098ba:	d40f      	bmi.n	80098dc <_dtoa_r+0x6e4>
 80098bc:	4651      	mov	r1, sl
 80098be:	4620      	mov	r0, r4
 80098c0:	f000 ff36 	bl	800a730 <_Bfree>
 80098c4:	2300      	movs	r3, #0
 80098c6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80098c8:	702b      	strb	r3, [r5, #0]
 80098ca:	f10b 0301 	add.w	r3, fp, #1
 80098ce:	6013      	str	r3, [r2, #0]
 80098d0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	f43f ace2 	beq.w	800929c <_dtoa_r+0xa4>
 80098d8:	601d      	str	r5, [r3, #0]
 80098da:	e4df      	b.n	800929c <_dtoa_r+0xa4>
 80098dc:	465f      	mov	r7, fp
 80098de:	462b      	mov	r3, r5
 80098e0:	461d      	mov	r5, r3
 80098e2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80098e6:	2a39      	cmp	r2, #57	; 0x39
 80098e8:	d106      	bne.n	80098f8 <_dtoa_r+0x700>
 80098ea:	9a00      	ldr	r2, [sp, #0]
 80098ec:	429a      	cmp	r2, r3
 80098ee:	d1f7      	bne.n	80098e0 <_dtoa_r+0x6e8>
 80098f0:	9900      	ldr	r1, [sp, #0]
 80098f2:	2230      	movs	r2, #48	; 0x30
 80098f4:	3701      	adds	r7, #1
 80098f6:	700a      	strb	r2, [r1, #0]
 80098f8:	781a      	ldrb	r2, [r3, #0]
 80098fa:	3201      	adds	r2, #1
 80098fc:	701a      	strb	r2, [r3, #0]
 80098fe:	e790      	b.n	8009822 <_dtoa_r+0x62a>
 8009900:	4ba3      	ldr	r3, [pc, #652]	; (8009b90 <_dtoa_r+0x998>)
 8009902:	2200      	movs	r2, #0
 8009904:	f7f6 fe88 	bl	8000618 <__aeabi_dmul>
 8009908:	2200      	movs	r2, #0
 800990a:	2300      	movs	r3, #0
 800990c:	4606      	mov	r6, r0
 800990e:	460f      	mov	r7, r1
 8009910:	f7f7 f8ea 	bl	8000ae8 <__aeabi_dcmpeq>
 8009914:	2800      	cmp	r0, #0
 8009916:	d09e      	beq.n	8009856 <_dtoa_r+0x65e>
 8009918:	e7d0      	b.n	80098bc <_dtoa_r+0x6c4>
 800991a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800991c:	2a00      	cmp	r2, #0
 800991e:	f000 80ca 	beq.w	8009ab6 <_dtoa_r+0x8be>
 8009922:	9a07      	ldr	r2, [sp, #28]
 8009924:	2a01      	cmp	r2, #1
 8009926:	f300 80ad 	bgt.w	8009a84 <_dtoa_r+0x88c>
 800992a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800992c:	2a00      	cmp	r2, #0
 800992e:	f000 80a5 	beq.w	8009a7c <_dtoa_r+0x884>
 8009932:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009936:	9e08      	ldr	r6, [sp, #32]
 8009938:	9d05      	ldr	r5, [sp, #20]
 800993a:	9a05      	ldr	r2, [sp, #20]
 800993c:	441a      	add	r2, r3
 800993e:	9205      	str	r2, [sp, #20]
 8009940:	9a06      	ldr	r2, [sp, #24]
 8009942:	2101      	movs	r1, #1
 8009944:	441a      	add	r2, r3
 8009946:	4620      	mov	r0, r4
 8009948:	9206      	str	r2, [sp, #24]
 800994a:	f000 fff1 	bl	800a930 <__i2b>
 800994e:	4607      	mov	r7, r0
 8009950:	b165      	cbz	r5, 800996c <_dtoa_r+0x774>
 8009952:	9b06      	ldr	r3, [sp, #24]
 8009954:	2b00      	cmp	r3, #0
 8009956:	dd09      	ble.n	800996c <_dtoa_r+0x774>
 8009958:	42ab      	cmp	r3, r5
 800995a:	9a05      	ldr	r2, [sp, #20]
 800995c:	bfa8      	it	ge
 800995e:	462b      	movge	r3, r5
 8009960:	1ad2      	subs	r2, r2, r3
 8009962:	9205      	str	r2, [sp, #20]
 8009964:	9a06      	ldr	r2, [sp, #24]
 8009966:	1aed      	subs	r5, r5, r3
 8009968:	1ad3      	subs	r3, r2, r3
 800996a:	9306      	str	r3, [sp, #24]
 800996c:	9b08      	ldr	r3, [sp, #32]
 800996e:	b1f3      	cbz	r3, 80099ae <_dtoa_r+0x7b6>
 8009970:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009972:	2b00      	cmp	r3, #0
 8009974:	f000 80a3 	beq.w	8009abe <_dtoa_r+0x8c6>
 8009978:	2e00      	cmp	r6, #0
 800997a:	dd10      	ble.n	800999e <_dtoa_r+0x7a6>
 800997c:	4639      	mov	r1, r7
 800997e:	4632      	mov	r2, r6
 8009980:	4620      	mov	r0, r4
 8009982:	f001 f895 	bl	800aab0 <__pow5mult>
 8009986:	4652      	mov	r2, sl
 8009988:	4601      	mov	r1, r0
 800998a:	4607      	mov	r7, r0
 800998c:	4620      	mov	r0, r4
 800998e:	f000 ffe5 	bl	800a95c <__multiply>
 8009992:	4651      	mov	r1, sl
 8009994:	4680      	mov	r8, r0
 8009996:	4620      	mov	r0, r4
 8009998:	f000 feca 	bl	800a730 <_Bfree>
 800999c:	46c2      	mov	sl, r8
 800999e:	9b08      	ldr	r3, [sp, #32]
 80099a0:	1b9a      	subs	r2, r3, r6
 80099a2:	d004      	beq.n	80099ae <_dtoa_r+0x7b6>
 80099a4:	4651      	mov	r1, sl
 80099a6:	4620      	mov	r0, r4
 80099a8:	f001 f882 	bl	800aab0 <__pow5mult>
 80099ac:	4682      	mov	sl, r0
 80099ae:	2101      	movs	r1, #1
 80099b0:	4620      	mov	r0, r4
 80099b2:	f000 ffbd 	bl	800a930 <__i2b>
 80099b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	4606      	mov	r6, r0
 80099bc:	f340 8081 	ble.w	8009ac2 <_dtoa_r+0x8ca>
 80099c0:	461a      	mov	r2, r3
 80099c2:	4601      	mov	r1, r0
 80099c4:	4620      	mov	r0, r4
 80099c6:	f001 f873 	bl	800aab0 <__pow5mult>
 80099ca:	9b07      	ldr	r3, [sp, #28]
 80099cc:	2b01      	cmp	r3, #1
 80099ce:	4606      	mov	r6, r0
 80099d0:	dd7a      	ble.n	8009ac8 <_dtoa_r+0x8d0>
 80099d2:	f04f 0800 	mov.w	r8, #0
 80099d6:	6933      	ldr	r3, [r6, #16]
 80099d8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80099dc:	6918      	ldr	r0, [r3, #16]
 80099de:	f000 ff59 	bl	800a894 <__hi0bits>
 80099e2:	f1c0 0020 	rsb	r0, r0, #32
 80099e6:	9b06      	ldr	r3, [sp, #24]
 80099e8:	4418      	add	r0, r3
 80099ea:	f010 001f 	ands.w	r0, r0, #31
 80099ee:	f000 8094 	beq.w	8009b1a <_dtoa_r+0x922>
 80099f2:	f1c0 0320 	rsb	r3, r0, #32
 80099f6:	2b04      	cmp	r3, #4
 80099f8:	f340 8085 	ble.w	8009b06 <_dtoa_r+0x90e>
 80099fc:	9b05      	ldr	r3, [sp, #20]
 80099fe:	f1c0 001c 	rsb	r0, r0, #28
 8009a02:	4403      	add	r3, r0
 8009a04:	9305      	str	r3, [sp, #20]
 8009a06:	9b06      	ldr	r3, [sp, #24]
 8009a08:	4403      	add	r3, r0
 8009a0a:	4405      	add	r5, r0
 8009a0c:	9306      	str	r3, [sp, #24]
 8009a0e:	9b05      	ldr	r3, [sp, #20]
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	dd05      	ble.n	8009a20 <_dtoa_r+0x828>
 8009a14:	4651      	mov	r1, sl
 8009a16:	461a      	mov	r2, r3
 8009a18:	4620      	mov	r0, r4
 8009a1a:	f001 f8a3 	bl	800ab64 <__lshift>
 8009a1e:	4682      	mov	sl, r0
 8009a20:	9b06      	ldr	r3, [sp, #24]
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	dd05      	ble.n	8009a32 <_dtoa_r+0x83a>
 8009a26:	4631      	mov	r1, r6
 8009a28:	461a      	mov	r2, r3
 8009a2a:	4620      	mov	r0, r4
 8009a2c:	f001 f89a 	bl	800ab64 <__lshift>
 8009a30:	4606      	mov	r6, r0
 8009a32:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d072      	beq.n	8009b1e <_dtoa_r+0x926>
 8009a38:	4631      	mov	r1, r6
 8009a3a:	4650      	mov	r0, sl
 8009a3c:	f001 f8fe 	bl	800ac3c <__mcmp>
 8009a40:	2800      	cmp	r0, #0
 8009a42:	da6c      	bge.n	8009b1e <_dtoa_r+0x926>
 8009a44:	2300      	movs	r3, #0
 8009a46:	4651      	mov	r1, sl
 8009a48:	220a      	movs	r2, #10
 8009a4a:	4620      	mov	r0, r4
 8009a4c:	f000 fe92 	bl	800a774 <__multadd>
 8009a50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a52:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009a56:	4682      	mov	sl, r0
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	f000 81b0 	beq.w	8009dbe <_dtoa_r+0xbc6>
 8009a5e:	2300      	movs	r3, #0
 8009a60:	4639      	mov	r1, r7
 8009a62:	220a      	movs	r2, #10
 8009a64:	4620      	mov	r0, r4
 8009a66:	f000 fe85 	bl	800a774 <__multadd>
 8009a6a:	9b01      	ldr	r3, [sp, #4]
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	4607      	mov	r7, r0
 8009a70:	f300 8096 	bgt.w	8009ba0 <_dtoa_r+0x9a8>
 8009a74:	9b07      	ldr	r3, [sp, #28]
 8009a76:	2b02      	cmp	r3, #2
 8009a78:	dc59      	bgt.n	8009b2e <_dtoa_r+0x936>
 8009a7a:	e091      	b.n	8009ba0 <_dtoa_r+0x9a8>
 8009a7c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009a7e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009a82:	e758      	b.n	8009936 <_dtoa_r+0x73e>
 8009a84:	9b04      	ldr	r3, [sp, #16]
 8009a86:	1e5e      	subs	r6, r3, #1
 8009a88:	9b08      	ldr	r3, [sp, #32]
 8009a8a:	42b3      	cmp	r3, r6
 8009a8c:	bfbf      	itttt	lt
 8009a8e:	9b08      	ldrlt	r3, [sp, #32]
 8009a90:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8009a92:	9608      	strlt	r6, [sp, #32]
 8009a94:	1af3      	sublt	r3, r6, r3
 8009a96:	bfb4      	ite	lt
 8009a98:	18d2      	addlt	r2, r2, r3
 8009a9a:	1b9e      	subge	r6, r3, r6
 8009a9c:	9b04      	ldr	r3, [sp, #16]
 8009a9e:	bfbc      	itt	lt
 8009aa0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8009aa2:	2600      	movlt	r6, #0
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	bfb7      	itett	lt
 8009aa8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8009aac:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8009ab0:	1a9d      	sublt	r5, r3, r2
 8009ab2:	2300      	movlt	r3, #0
 8009ab4:	e741      	b.n	800993a <_dtoa_r+0x742>
 8009ab6:	9e08      	ldr	r6, [sp, #32]
 8009ab8:	9d05      	ldr	r5, [sp, #20]
 8009aba:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009abc:	e748      	b.n	8009950 <_dtoa_r+0x758>
 8009abe:	9a08      	ldr	r2, [sp, #32]
 8009ac0:	e770      	b.n	80099a4 <_dtoa_r+0x7ac>
 8009ac2:	9b07      	ldr	r3, [sp, #28]
 8009ac4:	2b01      	cmp	r3, #1
 8009ac6:	dc19      	bgt.n	8009afc <_dtoa_r+0x904>
 8009ac8:	9b02      	ldr	r3, [sp, #8]
 8009aca:	b9bb      	cbnz	r3, 8009afc <_dtoa_r+0x904>
 8009acc:	9b03      	ldr	r3, [sp, #12]
 8009ace:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009ad2:	b99b      	cbnz	r3, 8009afc <_dtoa_r+0x904>
 8009ad4:	9b03      	ldr	r3, [sp, #12]
 8009ad6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009ada:	0d1b      	lsrs	r3, r3, #20
 8009adc:	051b      	lsls	r3, r3, #20
 8009ade:	b183      	cbz	r3, 8009b02 <_dtoa_r+0x90a>
 8009ae0:	9b05      	ldr	r3, [sp, #20]
 8009ae2:	3301      	adds	r3, #1
 8009ae4:	9305      	str	r3, [sp, #20]
 8009ae6:	9b06      	ldr	r3, [sp, #24]
 8009ae8:	3301      	adds	r3, #1
 8009aea:	9306      	str	r3, [sp, #24]
 8009aec:	f04f 0801 	mov.w	r8, #1
 8009af0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	f47f af6f 	bne.w	80099d6 <_dtoa_r+0x7de>
 8009af8:	2001      	movs	r0, #1
 8009afa:	e774      	b.n	80099e6 <_dtoa_r+0x7ee>
 8009afc:	f04f 0800 	mov.w	r8, #0
 8009b00:	e7f6      	b.n	8009af0 <_dtoa_r+0x8f8>
 8009b02:	4698      	mov	r8, r3
 8009b04:	e7f4      	b.n	8009af0 <_dtoa_r+0x8f8>
 8009b06:	d082      	beq.n	8009a0e <_dtoa_r+0x816>
 8009b08:	9a05      	ldr	r2, [sp, #20]
 8009b0a:	331c      	adds	r3, #28
 8009b0c:	441a      	add	r2, r3
 8009b0e:	9205      	str	r2, [sp, #20]
 8009b10:	9a06      	ldr	r2, [sp, #24]
 8009b12:	441a      	add	r2, r3
 8009b14:	441d      	add	r5, r3
 8009b16:	9206      	str	r2, [sp, #24]
 8009b18:	e779      	b.n	8009a0e <_dtoa_r+0x816>
 8009b1a:	4603      	mov	r3, r0
 8009b1c:	e7f4      	b.n	8009b08 <_dtoa_r+0x910>
 8009b1e:	9b04      	ldr	r3, [sp, #16]
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	dc37      	bgt.n	8009b94 <_dtoa_r+0x99c>
 8009b24:	9b07      	ldr	r3, [sp, #28]
 8009b26:	2b02      	cmp	r3, #2
 8009b28:	dd34      	ble.n	8009b94 <_dtoa_r+0x99c>
 8009b2a:	9b04      	ldr	r3, [sp, #16]
 8009b2c:	9301      	str	r3, [sp, #4]
 8009b2e:	9b01      	ldr	r3, [sp, #4]
 8009b30:	b963      	cbnz	r3, 8009b4c <_dtoa_r+0x954>
 8009b32:	4631      	mov	r1, r6
 8009b34:	2205      	movs	r2, #5
 8009b36:	4620      	mov	r0, r4
 8009b38:	f000 fe1c 	bl	800a774 <__multadd>
 8009b3c:	4601      	mov	r1, r0
 8009b3e:	4606      	mov	r6, r0
 8009b40:	4650      	mov	r0, sl
 8009b42:	f001 f87b 	bl	800ac3c <__mcmp>
 8009b46:	2800      	cmp	r0, #0
 8009b48:	f73f adbb 	bgt.w	80096c2 <_dtoa_r+0x4ca>
 8009b4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b4e:	9d00      	ldr	r5, [sp, #0]
 8009b50:	ea6f 0b03 	mvn.w	fp, r3
 8009b54:	f04f 0800 	mov.w	r8, #0
 8009b58:	4631      	mov	r1, r6
 8009b5a:	4620      	mov	r0, r4
 8009b5c:	f000 fde8 	bl	800a730 <_Bfree>
 8009b60:	2f00      	cmp	r7, #0
 8009b62:	f43f aeab 	beq.w	80098bc <_dtoa_r+0x6c4>
 8009b66:	f1b8 0f00 	cmp.w	r8, #0
 8009b6a:	d005      	beq.n	8009b78 <_dtoa_r+0x980>
 8009b6c:	45b8      	cmp	r8, r7
 8009b6e:	d003      	beq.n	8009b78 <_dtoa_r+0x980>
 8009b70:	4641      	mov	r1, r8
 8009b72:	4620      	mov	r0, r4
 8009b74:	f000 fddc 	bl	800a730 <_Bfree>
 8009b78:	4639      	mov	r1, r7
 8009b7a:	4620      	mov	r0, r4
 8009b7c:	f000 fdd8 	bl	800a730 <_Bfree>
 8009b80:	e69c      	b.n	80098bc <_dtoa_r+0x6c4>
 8009b82:	2600      	movs	r6, #0
 8009b84:	4637      	mov	r7, r6
 8009b86:	e7e1      	b.n	8009b4c <_dtoa_r+0x954>
 8009b88:	46bb      	mov	fp, r7
 8009b8a:	4637      	mov	r7, r6
 8009b8c:	e599      	b.n	80096c2 <_dtoa_r+0x4ca>
 8009b8e:	bf00      	nop
 8009b90:	40240000 	.word	0x40240000
 8009b94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	f000 80c8 	beq.w	8009d2c <_dtoa_r+0xb34>
 8009b9c:	9b04      	ldr	r3, [sp, #16]
 8009b9e:	9301      	str	r3, [sp, #4]
 8009ba0:	2d00      	cmp	r5, #0
 8009ba2:	dd05      	ble.n	8009bb0 <_dtoa_r+0x9b8>
 8009ba4:	4639      	mov	r1, r7
 8009ba6:	462a      	mov	r2, r5
 8009ba8:	4620      	mov	r0, r4
 8009baa:	f000 ffdb 	bl	800ab64 <__lshift>
 8009bae:	4607      	mov	r7, r0
 8009bb0:	f1b8 0f00 	cmp.w	r8, #0
 8009bb4:	d05b      	beq.n	8009c6e <_dtoa_r+0xa76>
 8009bb6:	6879      	ldr	r1, [r7, #4]
 8009bb8:	4620      	mov	r0, r4
 8009bba:	f000 fd79 	bl	800a6b0 <_Balloc>
 8009bbe:	4605      	mov	r5, r0
 8009bc0:	b928      	cbnz	r0, 8009bce <_dtoa_r+0x9d6>
 8009bc2:	4b83      	ldr	r3, [pc, #524]	; (8009dd0 <_dtoa_r+0xbd8>)
 8009bc4:	4602      	mov	r2, r0
 8009bc6:	f240 21ef 	movw	r1, #751	; 0x2ef
 8009bca:	f7ff bb2e 	b.w	800922a <_dtoa_r+0x32>
 8009bce:	693a      	ldr	r2, [r7, #16]
 8009bd0:	3202      	adds	r2, #2
 8009bd2:	0092      	lsls	r2, r2, #2
 8009bd4:	f107 010c 	add.w	r1, r7, #12
 8009bd8:	300c      	adds	r0, #12
 8009bda:	f7ff fa6d 	bl	80090b8 <memcpy>
 8009bde:	2201      	movs	r2, #1
 8009be0:	4629      	mov	r1, r5
 8009be2:	4620      	mov	r0, r4
 8009be4:	f000 ffbe 	bl	800ab64 <__lshift>
 8009be8:	9b00      	ldr	r3, [sp, #0]
 8009bea:	3301      	adds	r3, #1
 8009bec:	9304      	str	r3, [sp, #16]
 8009bee:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009bf2:	4413      	add	r3, r2
 8009bf4:	9308      	str	r3, [sp, #32]
 8009bf6:	9b02      	ldr	r3, [sp, #8]
 8009bf8:	f003 0301 	and.w	r3, r3, #1
 8009bfc:	46b8      	mov	r8, r7
 8009bfe:	9306      	str	r3, [sp, #24]
 8009c00:	4607      	mov	r7, r0
 8009c02:	9b04      	ldr	r3, [sp, #16]
 8009c04:	4631      	mov	r1, r6
 8009c06:	3b01      	subs	r3, #1
 8009c08:	4650      	mov	r0, sl
 8009c0a:	9301      	str	r3, [sp, #4]
 8009c0c:	f7ff fa6c 	bl	80090e8 <quorem>
 8009c10:	4641      	mov	r1, r8
 8009c12:	9002      	str	r0, [sp, #8]
 8009c14:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009c18:	4650      	mov	r0, sl
 8009c1a:	f001 f80f 	bl	800ac3c <__mcmp>
 8009c1e:	463a      	mov	r2, r7
 8009c20:	9005      	str	r0, [sp, #20]
 8009c22:	4631      	mov	r1, r6
 8009c24:	4620      	mov	r0, r4
 8009c26:	f001 f825 	bl	800ac74 <__mdiff>
 8009c2a:	68c2      	ldr	r2, [r0, #12]
 8009c2c:	4605      	mov	r5, r0
 8009c2e:	bb02      	cbnz	r2, 8009c72 <_dtoa_r+0xa7a>
 8009c30:	4601      	mov	r1, r0
 8009c32:	4650      	mov	r0, sl
 8009c34:	f001 f802 	bl	800ac3c <__mcmp>
 8009c38:	4602      	mov	r2, r0
 8009c3a:	4629      	mov	r1, r5
 8009c3c:	4620      	mov	r0, r4
 8009c3e:	9209      	str	r2, [sp, #36]	; 0x24
 8009c40:	f000 fd76 	bl	800a730 <_Bfree>
 8009c44:	9b07      	ldr	r3, [sp, #28]
 8009c46:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009c48:	9d04      	ldr	r5, [sp, #16]
 8009c4a:	ea43 0102 	orr.w	r1, r3, r2
 8009c4e:	9b06      	ldr	r3, [sp, #24]
 8009c50:	4319      	orrs	r1, r3
 8009c52:	d110      	bne.n	8009c76 <_dtoa_r+0xa7e>
 8009c54:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009c58:	d029      	beq.n	8009cae <_dtoa_r+0xab6>
 8009c5a:	9b05      	ldr	r3, [sp, #20]
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	dd02      	ble.n	8009c66 <_dtoa_r+0xa6e>
 8009c60:	9b02      	ldr	r3, [sp, #8]
 8009c62:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8009c66:	9b01      	ldr	r3, [sp, #4]
 8009c68:	f883 9000 	strb.w	r9, [r3]
 8009c6c:	e774      	b.n	8009b58 <_dtoa_r+0x960>
 8009c6e:	4638      	mov	r0, r7
 8009c70:	e7ba      	b.n	8009be8 <_dtoa_r+0x9f0>
 8009c72:	2201      	movs	r2, #1
 8009c74:	e7e1      	b.n	8009c3a <_dtoa_r+0xa42>
 8009c76:	9b05      	ldr	r3, [sp, #20]
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	db04      	blt.n	8009c86 <_dtoa_r+0xa8e>
 8009c7c:	9907      	ldr	r1, [sp, #28]
 8009c7e:	430b      	orrs	r3, r1
 8009c80:	9906      	ldr	r1, [sp, #24]
 8009c82:	430b      	orrs	r3, r1
 8009c84:	d120      	bne.n	8009cc8 <_dtoa_r+0xad0>
 8009c86:	2a00      	cmp	r2, #0
 8009c88:	dded      	ble.n	8009c66 <_dtoa_r+0xa6e>
 8009c8a:	4651      	mov	r1, sl
 8009c8c:	2201      	movs	r2, #1
 8009c8e:	4620      	mov	r0, r4
 8009c90:	f000 ff68 	bl	800ab64 <__lshift>
 8009c94:	4631      	mov	r1, r6
 8009c96:	4682      	mov	sl, r0
 8009c98:	f000 ffd0 	bl	800ac3c <__mcmp>
 8009c9c:	2800      	cmp	r0, #0
 8009c9e:	dc03      	bgt.n	8009ca8 <_dtoa_r+0xab0>
 8009ca0:	d1e1      	bne.n	8009c66 <_dtoa_r+0xa6e>
 8009ca2:	f019 0f01 	tst.w	r9, #1
 8009ca6:	d0de      	beq.n	8009c66 <_dtoa_r+0xa6e>
 8009ca8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009cac:	d1d8      	bne.n	8009c60 <_dtoa_r+0xa68>
 8009cae:	9a01      	ldr	r2, [sp, #4]
 8009cb0:	2339      	movs	r3, #57	; 0x39
 8009cb2:	7013      	strb	r3, [r2, #0]
 8009cb4:	462b      	mov	r3, r5
 8009cb6:	461d      	mov	r5, r3
 8009cb8:	3b01      	subs	r3, #1
 8009cba:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009cbe:	2a39      	cmp	r2, #57	; 0x39
 8009cc0:	d06c      	beq.n	8009d9c <_dtoa_r+0xba4>
 8009cc2:	3201      	adds	r2, #1
 8009cc4:	701a      	strb	r2, [r3, #0]
 8009cc6:	e747      	b.n	8009b58 <_dtoa_r+0x960>
 8009cc8:	2a00      	cmp	r2, #0
 8009cca:	dd07      	ble.n	8009cdc <_dtoa_r+0xae4>
 8009ccc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009cd0:	d0ed      	beq.n	8009cae <_dtoa_r+0xab6>
 8009cd2:	9a01      	ldr	r2, [sp, #4]
 8009cd4:	f109 0301 	add.w	r3, r9, #1
 8009cd8:	7013      	strb	r3, [r2, #0]
 8009cda:	e73d      	b.n	8009b58 <_dtoa_r+0x960>
 8009cdc:	9b04      	ldr	r3, [sp, #16]
 8009cde:	9a08      	ldr	r2, [sp, #32]
 8009ce0:	f803 9c01 	strb.w	r9, [r3, #-1]
 8009ce4:	4293      	cmp	r3, r2
 8009ce6:	d043      	beq.n	8009d70 <_dtoa_r+0xb78>
 8009ce8:	4651      	mov	r1, sl
 8009cea:	2300      	movs	r3, #0
 8009cec:	220a      	movs	r2, #10
 8009cee:	4620      	mov	r0, r4
 8009cf0:	f000 fd40 	bl	800a774 <__multadd>
 8009cf4:	45b8      	cmp	r8, r7
 8009cf6:	4682      	mov	sl, r0
 8009cf8:	f04f 0300 	mov.w	r3, #0
 8009cfc:	f04f 020a 	mov.w	r2, #10
 8009d00:	4641      	mov	r1, r8
 8009d02:	4620      	mov	r0, r4
 8009d04:	d107      	bne.n	8009d16 <_dtoa_r+0xb1e>
 8009d06:	f000 fd35 	bl	800a774 <__multadd>
 8009d0a:	4680      	mov	r8, r0
 8009d0c:	4607      	mov	r7, r0
 8009d0e:	9b04      	ldr	r3, [sp, #16]
 8009d10:	3301      	adds	r3, #1
 8009d12:	9304      	str	r3, [sp, #16]
 8009d14:	e775      	b.n	8009c02 <_dtoa_r+0xa0a>
 8009d16:	f000 fd2d 	bl	800a774 <__multadd>
 8009d1a:	4639      	mov	r1, r7
 8009d1c:	4680      	mov	r8, r0
 8009d1e:	2300      	movs	r3, #0
 8009d20:	220a      	movs	r2, #10
 8009d22:	4620      	mov	r0, r4
 8009d24:	f000 fd26 	bl	800a774 <__multadd>
 8009d28:	4607      	mov	r7, r0
 8009d2a:	e7f0      	b.n	8009d0e <_dtoa_r+0xb16>
 8009d2c:	9b04      	ldr	r3, [sp, #16]
 8009d2e:	9301      	str	r3, [sp, #4]
 8009d30:	9d00      	ldr	r5, [sp, #0]
 8009d32:	4631      	mov	r1, r6
 8009d34:	4650      	mov	r0, sl
 8009d36:	f7ff f9d7 	bl	80090e8 <quorem>
 8009d3a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009d3e:	9b00      	ldr	r3, [sp, #0]
 8009d40:	f805 9b01 	strb.w	r9, [r5], #1
 8009d44:	1aea      	subs	r2, r5, r3
 8009d46:	9b01      	ldr	r3, [sp, #4]
 8009d48:	4293      	cmp	r3, r2
 8009d4a:	dd07      	ble.n	8009d5c <_dtoa_r+0xb64>
 8009d4c:	4651      	mov	r1, sl
 8009d4e:	2300      	movs	r3, #0
 8009d50:	220a      	movs	r2, #10
 8009d52:	4620      	mov	r0, r4
 8009d54:	f000 fd0e 	bl	800a774 <__multadd>
 8009d58:	4682      	mov	sl, r0
 8009d5a:	e7ea      	b.n	8009d32 <_dtoa_r+0xb3a>
 8009d5c:	9b01      	ldr	r3, [sp, #4]
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	bfc8      	it	gt
 8009d62:	461d      	movgt	r5, r3
 8009d64:	9b00      	ldr	r3, [sp, #0]
 8009d66:	bfd8      	it	le
 8009d68:	2501      	movle	r5, #1
 8009d6a:	441d      	add	r5, r3
 8009d6c:	f04f 0800 	mov.w	r8, #0
 8009d70:	4651      	mov	r1, sl
 8009d72:	2201      	movs	r2, #1
 8009d74:	4620      	mov	r0, r4
 8009d76:	f000 fef5 	bl	800ab64 <__lshift>
 8009d7a:	4631      	mov	r1, r6
 8009d7c:	4682      	mov	sl, r0
 8009d7e:	f000 ff5d 	bl	800ac3c <__mcmp>
 8009d82:	2800      	cmp	r0, #0
 8009d84:	dc96      	bgt.n	8009cb4 <_dtoa_r+0xabc>
 8009d86:	d102      	bne.n	8009d8e <_dtoa_r+0xb96>
 8009d88:	f019 0f01 	tst.w	r9, #1
 8009d8c:	d192      	bne.n	8009cb4 <_dtoa_r+0xabc>
 8009d8e:	462b      	mov	r3, r5
 8009d90:	461d      	mov	r5, r3
 8009d92:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009d96:	2a30      	cmp	r2, #48	; 0x30
 8009d98:	d0fa      	beq.n	8009d90 <_dtoa_r+0xb98>
 8009d9a:	e6dd      	b.n	8009b58 <_dtoa_r+0x960>
 8009d9c:	9a00      	ldr	r2, [sp, #0]
 8009d9e:	429a      	cmp	r2, r3
 8009da0:	d189      	bne.n	8009cb6 <_dtoa_r+0xabe>
 8009da2:	f10b 0b01 	add.w	fp, fp, #1
 8009da6:	2331      	movs	r3, #49	; 0x31
 8009da8:	e796      	b.n	8009cd8 <_dtoa_r+0xae0>
 8009daa:	4b0a      	ldr	r3, [pc, #40]	; (8009dd4 <_dtoa_r+0xbdc>)
 8009dac:	f7ff ba99 	b.w	80092e2 <_dtoa_r+0xea>
 8009db0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	f47f aa6d 	bne.w	8009292 <_dtoa_r+0x9a>
 8009db8:	4b07      	ldr	r3, [pc, #28]	; (8009dd8 <_dtoa_r+0xbe0>)
 8009dba:	f7ff ba92 	b.w	80092e2 <_dtoa_r+0xea>
 8009dbe:	9b01      	ldr	r3, [sp, #4]
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	dcb5      	bgt.n	8009d30 <_dtoa_r+0xb38>
 8009dc4:	9b07      	ldr	r3, [sp, #28]
 8009dc6:	2b02      	cmp	r3, #2
 8009dc8:	f73f aeb1 	bgt.w	8009b2e <_dtoa_r+0x936>
 8009dcc:	e7b0      	b.n	8009d30 <_dtoa_r+0xb38>
 8009dce:	bf00      	nop
 8009dd0:	0800bdd9 	.word	0x0800bdd9
 8009dd4:	0800bd31 	.word	0x0800bd31
 8009dd8:	0800bd5d 	.word	0x0800bd5d

08009ddc <_free_r>:
 8009ddc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009dde:	2900      	cmp	r1, #0
 8009de0:	d044      	beq.n	8009e6c <_free_r+0x90>
 8009de2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009de6:	9001      	str	r0, [sp, #4]
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	f1a1 0404 	sub.w	r4, r1, #4
 8009dee:	bfb8      	it	lt
 8009df0:	18e4      	addlt	r4, r4, r3
 8009df2:	f000 fc51 	bl	800a698 <__malloc_lock>
 8009df6:	4a1e      	ldr	r2, [pc, #120]	; (8009e70 <_free_r+0x94>)
 8009df8:	9801      	ldr	r0, [sp, #4]
 8009dfa:	6813      	ldr	r3, [r2, #0]
 8009dfc:	b933      	cbnz	r3, 8009e0c <_free_r+0x30>
 8009dfe:	6063      	str	r3, [r4, #4]
 8009e00:	6014      	str	r4, [r2, #0]
 8009e02:	b003      	add	sp, #12
 8009e04:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009e08:	f000 bc4c 	b.w	800a6a4 <__malloc_unlock>
 8009e0c:	42a3      	cmp	r3, r4
 8009e0e:	d908      	bls.n	8009e22 <_free_r+0x46>
 8009e10:	6825      	ldr	r5, [r4, #0]
 8009e12:	1961      	adds	r1, r4, r5
 8009e14:	428b      	cmp	r3, r1
 8009e16:	bf01      	itttt	eq
 8009e18:	6819      	ldreq	r1, [r3, #0]
 8009e1a:	685b      	ldreq	r3, [r3, #4]
 8009e1c:	1949      	addeq	r1, r1, r5
 8009e1e:	6021      	streq	r1, [r4, #0]
 8009e20:	e7ed      	b.n	8009dfe <_free_r+0x22>
 8009e22:	461a      	mov	r2, r3
 8009e24:	685b      	ldr	r3, [r3, #4]
 8009e26:	b10b      	cbz	r3, 8009e2c <_free_r+0x50>
 8009e28:	42a3      	cmp	r3, r4
 8009e2a:	d9fa      	bls.n	8009e22 <_free_r+0x46>
 8009e2c:	6811      	ldr	r1, [r2, #0]
 8009e2e:	1855      	adds	r5, r2, r1
 8009e30:	42a5      	cmp	r5, r4
 8009e32:	d10b      	bne.n	8009e4c <_free_r+0x70>
 8009e34:	6824      	ldr	r4, [r4, #0]
 8009e36:	4421      	add	r1, r4
 8009e38:	1854      	adds	r4, r2, r1
 8009e3a:	42a3      	cmp	r3, r4
 8009e3c:	6011      	str	r1, [r2, #0]
 8009e3e:	d1e0      	bne.n	8009e02 <_free_r+0x26>
 8009e40:	681c      	ldr	r4, [r3, #0]
 8009e42:	685b      	ldr	r3, [r3, #4]
 8009e44:	6053      	str	r3, [r2, #4]
 8009e46:	440c      	add	r4, r1
 8009e48:	6014      	str	r4, [r2, #0]
 8009e4a:	e7da      	b.n	8009e02 <_free_r+0x26>
 8009e4c:	d902      	bls.n	8009e54 <_free_r+0x78>
 8009e4e:	230c      	movs	r3, #12
 8009e50:	6003      	str	r3, [r0, #0]
 8009e52:	e7d6      	b.n	8009e02 <_free_r+0x26>
 8009e54:	6825      	ldr	r5, [r4, #0]
 8009e56:	1961      	adds	r1, r4, r5
 8009e58:	428b      	cmp	r3, r1
 8009e5a:	bf04      	itt	eq
 8009e5c:	6819      	ldreq	r1, [r3, #0]
 8009e5e:	685b      	ldreq	r3, [r3, #4]
 8009e60:	6063      	str	r3, [r4, #4]
 8009e62:	bf04      	itt	eq
 8009e64:	1949      	addeq	r1, r1, r5
 8009e66:	6021      	streq	r1, [r4, #0]
 8009e68:	6054      	str	r4, [r2, #4]
 8009e6a:	e7ca      	b.n	8009e02 <_free_r+0x26>
 8009e6c:	b003      	add	sp, #12
 8009e6e:	bd30      	pop	{r4, r5, pc}
 8009e70:	2000450c 	.word	0x2000450c

08009e74 <rshift>:
 8009e74:	6903      	ldr	r3, [r0, #16]
 8009e76:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009e7a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009e7e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009e82:	f100 0414 	add.w	r4, r0, #20
 8009e86:	dd45      	ble.n	8009f14 <rshift+0xa0>
 8009e88:	f011 011f 	ands.w	r1, r1, #31
 8009e8c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009e90:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009e94:	d10c      	bne.n	8009eb0 <rshift+0x3c>
 8009e96:	f100 0710 	add.w	r7, r0, #16
 8009e9a:	4629      	mov	r1, r5
 8009e9c:	42b1      	cmp	r1, r6
 8009e9e:	d334      	bcc.n	8009f0a <rshift+0x96>
 8009ea0:	1a9b      	subs	r3, r3, r2
 8009ea2:	009b      	lsls	r3, r3, #2
 8009ea4:	1eea      	subs	r2, r5, #3
 8009ea6:	4296      	cmp	r6, r2
 8009ea8:	bf38      	it	cc
 8009eaa:	2300      	movcc	r3, #0
 8009eac:	4423      	add	r3, r4
 8009eae:	e015      	b.n	8009edc <rshift+0x68>
 8009eb0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009eb4:	f1c1 0820 	rsb	r8, r1, #32
 8009eb8:	40cf      	lsrs	r7, r1
 8009eba:	f105 0e04 	add.w	lr, r5, #4
 8009ebe:	46a1      	mov	r9, r4
 8009ec0:	4576      	cmp	r6, lr
 8009ec2:	46f4      	mov	ip, lr
 8009ec4:	d815      	bhi.n	8009ef2 <rshift+0x7e>
 8009ec6:	1a9a      	subs	r2, r3, r2
 8009ec8:	0092      	lsls	r2, r2, #2
 8009eca:	3a04      	subs	r2, #4
 8009ecc:	3501      	adds	r5, #1
 8009ece:	42ae      	cmp	r6, r5
 8009ed0:	bf38      	it	cc
 8009ed2:	2200      	movcc	r2, #0
 8009ed4:	18a3      	adds	r3, r4, r2
 8009ed6:	50a7      	str	r7, [r4, r2]
 8009ed8:	b107      	cbz	r7, 8009edc <rshift+0x68>
 8009eda:	3304      	adds	r3, #4
 8009edc:	1b1a      	subs	r2, r3, r4
 8009ede:	42a3      	cmp	r3, r4
 8009ee0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009ee4:	bf08      	it	eq
 8009ee6:	2300      	moveq	r3, #0
 8009ee8:	6102      	str	r2, [r0, #16]
 8009eea:	bf08      	it	eq
 8009eec:	6143      	streq	r3, [r0, #20]
 8009eee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009ef2:	f8dc c000 	ldr.w	ip, [ip]
 8009ef6:	fa0c fc08 	lsl.w	ip, ip, r8
 8009efa:	ea4c 0707 	orr.w	r7, ip, r7
 8009efe:	f849 7b04 	str.w	r7, [r9], #4
 8009f02:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009f06:	40cf      	lsrs	r7, r1
 8009f08:	e7da      	b.n	8009ec0 <rshift+0x4c>
 8009f0a:	f851 cb04 	ldr.w	ip, [r1], #4
 8009f0e:	f847 cf04 	str.w	ip, [r7, #4]!
 8009f12:	e7c3      	b.n	8009e9c <rshift+0x28>
 8009f14:	4623      	mov	r3, r4
 8009f16:	e7e1      	b.n	8009edc <rshift+0x68>

08009f18 <__hexdig_fun>:
 8009f18:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009f1c:	2b09      	cmp	r3, #9
 8009f1e:	d802      	bhi.n	8009f26 <__hexdig_fun+0xe>
 8009f20:	3820      	subs	r0, #32
 8009f22:	b2c0      	uxtb	r0, r0
 8009f24:	4770      	bx	lr
 8009f26:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009f2a:	2b05      	cmp	r3, #5
 8009f2c:	d801      	bhi.n	8009f32 <__hexdig_fun+0x1a>
 8009f2e:	3847      	subs	r0, #71	; 0x47
 8009f30:	e7f7      	b.n	8009f22 <__hexdig_fun+0xa>
 8009f32:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009f36:	2b05      	cmp	r3, #5
 8009f38:	d801      	bhi.n	8009f3e <__hexdig_fun+0x26>
 8009f3a:	3827      	subs	r0, #39	; 0x27
 8009f3c:	e7f1      	b.n	8009f22 <__hexdig_fun+0xa>
 8009f3e:	2000      	movs	r0, #0
 8009f40:	4770      	bx	lr
	...

08009f44 <__gethex>:
 8009f44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f48:	4617      	mov	r7, r2
 8009f4a:	680a      	ldr	r2, [r1, #0]
 8009f4c:	b085      	sub	sp, #20
 8009f4e:	f102 0b02 	add.w	fp, r2, #2
 8009f52:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8009f56:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009f5a:	4681      	mov	r9, r0
 8009f5c:	468a      	mov	sl, r1
 8009f5e:	9302      	str	r3, [sp, #8]
 8009f60:	32fe      	adds	r2, #254	; 0xfe
 8009f62:	eb02 030b 	add.w	r3, r2, fp
 8009f66:	46d8      	mov	r8, fp
 8009f68:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8009f6c:	9301      	str	r3, [sp, #4]
 8009f6e:	2830      	cmp	r0, #48	; 0x30
 8009f70:	d0f7      	beq.n	8009f62 <__gethex+0x1e>
 8009f72:	f7ff ffd1 	bl	8009f18 <__hexdig_fun>
 8009f76:	4604      	mov	r4, r0
 8009f78:	2800      	cmp	r0, #0
 8009f7a:	d138      	bne.n	8009fee <__gethex+0xaa>
 8009f7c:	49a7      	ldr	r1, [pc, #668]	; (800a21c <__gethex+0x2d8>)
 8009f7e:	2201      	movs	r2, #1
 8009f80:	4640      	mov	r0, r8
 8009f82:	f7fe ffba 	bl	8008efa <strncmp>
 8009f86:	4606      	mov	r6, r0
 8009f88:	2800      	cmp	r0, #0
 8009f8a:	d169      	bne.n	800a060 <__gethex+0x11c>
 8009f8c:	f898 0001 	ldrb.w	r0, [r8, #1]
 8009f90:	465d      	mov	r5, fp
 8009f92:	f7ff ffc1 	bl	8009f18 <__hexdig_fun>
 8009f96:	2800      	cmp	r0, #0
 8009f98:	d064      	beq.n	800a064 <__gethex+0x120>
 8009f9a:	465a      	mov	r2, fp
 8009f9c:	7810      	ldrb	r0, [r2, #0]
 8009f9e:	2830      	cmp	r0, #48	; 0x30
 8009fa0:	4690      	mov	r8, r2
 8009fa2:	f102 0201 	add.w	r2, r2, #1
 8009fa6:	d0f9      	beq.n	8009f9c <__gethex+0x58>
 8009fa8:	f7ff ffb6 	bl	8009f18 <__hexdig_fun>
 8009fac:	2301      	movs	r3, #1
 8009fae:	fab0 f480 	clz	r4, r0
 8009fb2:	0964      	lsrs	r4, r4, #5
 8009fb4:	465e      	mov	r6, fp
 8009fb6:	9301      	str	r3, [sp, #4]
 8009fb8:	4642      	mov	r2, r8
 8009fba:	4615      	mov	r5, r2
 8009fbc:	3201      	adds	r2, #1
 8009fbe:	7828      	ldrb	r0, [r5, #0]
 8009fc0:	f7ff ffaa 	bl	8009f18 <__hexdig_fun>
 8009fc4:	2800      	cmp	r0, #0
 8009fc6:	d1f8      	bne.n	8009fba <__gethex+0x76>
 8009fc8:	4994      	ldr	r1, [pc, #592]	; (800a21c <__gethex+0x2d8>)
 8009fca:	2201      	movs	r2, #1
 8009fcc:	4628      	mov	r0, r5
 8009fce:	f7fe ff94 	bl	8008efa <strncmp>
 8009fd2:	b978      	cbnz	r0, 8009ff4 <__gethex+0xb0>
 8009fd4:	b946      	cbnz	r6, 8009fe8 <__gethex+0xa4>
 8009fd6:	1c6e      	adds	r6, r5, #1
 8009fd8:	4632      	mov	r2, r6
 8009fda:	4615      	mov	r5, r2
 8009fdc:	3201      	adds	r2, #1
 8009fde:	7828      	ldrb	r0, [r5, #0]
 8009fe0:	f7ff ff9a 	bl	8009f18 <__hexdig_fun>
 8009fe4:	2800      	cmp	r0, #0
 8009fe6:	d1f8      	bne.n	8009fda <__gethex+0x96>
 8009fe8:	1b73      	subs	r3, r6, r5
 8009fea:	009e      	lsls	r6, r3, #2
 8009fec:	e004      	b.n	8009ff8 <__gethex+0xb4>
 8009fee:	2400      	movs	r4, #0
 8009ff0:	4626      	mov	r6, r4
 8009ff2:	e7e1      	b.n	8009fb8 <__gethex+0x74>
 8009ff4:	2e00      	cmp	r6, #0
 8009ff6:	d1f7      	bne.n	8009fe8 <__gethex+0xa4>
 8009ff8:	782b      	ldrb	r3, [r5, #0]
 8009ffa:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009ffe:	2b50      	cmp	r3, #80	; 0x50
 800a000:	d13d      	bne.n	800a07e <__gethex+0x13a>
 800a002:	786b      	ldrb	r3, [r5, #1]
 800a004:	2b2b      	cmp	r3, #43	; 0x2b
 800a006:	d02f      	beq.n	800a068 <__gethex+0x124>
 800a008:	2b2d      	cmp	r3, #45	; 0x2d
 800a00a:	d031      	beq.n	800a070 <__gethex+0x12c>
 800a00c:	1c69      	adds	r1, r5, #1
 800a00e:	f04f 0b00 	mov.w	fp, #0
 800a012:	7808      	ldrb	r0, [r1, #0]
 800a014:	f7ff ff80 	bl	8009f18 <__hexdig_fun>
 800a018:	1e42      	subs	r2, r0, #1
 800a01a:	b2d2      	uxtb	r2, r2
 800a01c:	2a18      	cmp	r2, #24
 800a01e:	d82e      	bhi.n	800a07e <__gethex+0x13a>
 800a020:	f1a0 0210 	sub.w	r2, r0, #16
 800a024:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a028:	f7ff ff76 	bl	8009f18 <__hexdig_fun>
 800a02c:	f100 3cff 	add.w	ip, r0, #4294967295
 800a030:	fa5f fc8c 	uxtb.w	ip, ip
 800a034:	f1bc 0f18 	cmp.w	ip, #24
 800a038:	d91d      	bls.n	800a076 <__gethex+0x132>
 800a03a:	f1bb 0f00 	cmp.w	fp, #0
 800a03e:	d000      	beq.n	800a042 <__gethex+0xfe>
 800a040:	4252      	negs	r2, r2
 800a042:	4416      	add	r6, r2
 800a044:	f8ca 1000 	str.w	r1, [sl]
 800a048:	b1dc      	cbz	r4, 800a082 <__gethex+0x13e>
 800a04a:	9b01      	ldr	r3, [sp, #4]
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	bf14      	ite	ne
 800a050:	f04f 0800 	movne.w	r8, #0
 800a054:	f04f 0806 	moveq.w	r8, #6
 800a058:	4640      	mov	r0, r8
 800a05a:	b005      	add	sp, #20
 800a05c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a060:	4645      	mov	r5, r8
 800a062:	4626      	mov	r6, r4
 800a064:	2401      	movs	r4, #1
 800a066:	e7c7      	b.n	8009ff8 <__gethex+0xb4>
 800a068:	f04f 0b00 	mov.w	fp, #0
 800a06c:	1ca9      	adds	r1, r5, #2
 800a06e:	e7d0      	b.n	800a012 <__gethex+0xce>
 800a070:	f04f 0b01 	mov.w	fp, #1
 800a074:	e7fa      	b.n	800a06c <__gethex+0x128>
 800a076:	230a      	movs	r3, #10
 800a078:	fb03 0002 	mla	r0, r3, r2, r0
 800a07c:	e7d0      	b.n	800a020 <__gethex+0xdc>
 800a07e:	4629      	mov	r1, r5
 800a080:	e7e0      	b.n	800a044 <__gethex+0x100>
 800a082:	eba5 0308 	sub.w	r3, r5, r8
 800a086:	3b01      	subs	r3, #1
 800a088:	4621      	mov	r1, r4
 800a08a:	2b07      	cmp	r3, #7
 800a08c:	dc0a      	bgt.n	800a0a4 <__gethex+0x160>
 800a08e:	4648      	mov	r0, r9
 800a090:	f000 fb0e 	bl	800a6b0 <_Balloc>
 800a094:	4604      	mov	r4, r0
 800a096:	b940      	cbnz	r0, 800a0aa <__gethex+0x166>
 800a098:	4b61      	ldr	r3, [pc, #388]	; (800a220 <__gethex+0x2dc>)
 800a09a:	4602      	mov	r2, r0
 800a09c:	21e4      	movs	r1, #228	; 0xe4
 800a09e:	4861      	ldr	r0, [pc, #388]	; (800a224 <__gethex+0x2e0>)
 800a0a0:	f001 f9f0 	bl	800b484 <__assert_func>
 800a0a4:	3101      	adds	r1, #1
 800a0a6:	105b      	asrs	r3, r3, #1
 800a0a8:	e7ef      	b.n	800a08a <__gethex+0x146>
 800a0aa:	f100 0a14 	add.w	sl, r0, #20
 800a0ae:	2300      	movs	r3, #0
 800a0b0:	495a      	ldr	r1, [pc, #360]	; (800a21c <__gethex+0x2d8>)
 800a0b2:	f8cd a004 	str.w	sl, [sp, #4]
 800a0b6:	469b      	mov	fp, r3
 800a0b8:	45a8      	cmp	r8, r5
 800a0ba:	d342      	bcc.n	800a142 <__gethex+0x1fe>
 800a0bc:	9801      	ldr	r0, [sp, #4]
 800a0be:	f840 bb04 	str.w	fp, [r0], #4
 800a0c2:	eba0 000a 	sub.w	r0, r0, sl
 800a0c6:	1080      	asrs	r0, r0, #2
 800a0c8:	6120      	str	r0, [r4, #16]
 800a0ca:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800a0ce:	4658      	mov	r0, fp
 800a0d0:	f000 fbe0 	bl	800a894 <__hi0bits>
 800a0d4:	683d      	ldr	r5, [r7, #0]
 800a0d6:	eba8 0000 	sub.w	r0, r8, r0
 800a0da:	42a8      	cmp	r0, r5
 800a0dc:	dd59      	ble.n	800a192 <__gethex+0x24e>
 800a0de:	eba0 0805 	sub.w	r8, r0, r5
 800a0e2:	4641      	mov	r1, r8
 800a0e4:	4620      	mov	r0, r4
 800a0e6:	f000 ff6f 	bl	800afc8 <__any_on>
 800a0ea:	4683      	mov	fp, r0
 800a0ec:	b1b8      	cbz	r0, 800a11e <__gethex+0x1da>
 800a0ee:	f108 33ff 	add.w	r3, r8, #4294967295
 800a0f2:	1159      	asrs	r1, r3, #5
 800a0f4:	f003 021f 	and.w	r2, r3, #31
 800a0f8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a0fc:	f04f 0b01 	mov.w	fp, #1
 800a100:	fa0b f202 	lsl.w	r2, fp, r2
 800a104:	420a      	tst	r2, r1
 800a106:	d00a      	beq.n	800a11e <__gethex+0x1da>
 800a108:	455b      	cmp	r3, fp
 800a10a:	dd06      	ble.n	800a11a <__gethex+0x1d6>
 800a10c:	f1a8 0102 	sub.w	r1, r8, #2
 800a110:	4620      	mov	r0, r4
 800a112:	f000 ff59 	bl	800afc8 <__any_on>
 800a116:	2800      	cmp	r0, #0
 800a118:	d138      	bne.n	800a18c <__gethex+0x248>
 800a11a:	f04f 0b02 	mov.w	fp, #2
 800a11e:	4641      	mov	r1, r8
 800a120:	4620      	mov	r0, r4
 800a122:	f7ff fea7 	bl	8009e74 <rshift>
 800a126:	4446      	add	r6, r8
 800a128:	68bb      	ldr	r3, [r7, #8]
 800a12a:	42b3      	cmp	r3, r6
 800a12c:	da41      	bge.n	800a1b2 <__gethex+0x26e>
 800a12e:	4621      	mov	r1, r4
 800a130:	4648      	mov	r0, r9
 800a132:	f000 fafd 	bl	800a730 <_Bfree>
 800a136:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a138:	2300      	movs	r3, #0
 800a13a:	6013      	str	r3, [r2, #0]
 800a13c:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800a140:	e78a      	b.n	800a058 <__gethex+0x114>
 800a142:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800a146:	2a2e      	cmp	r2, #46	; 0x2e
 800a148:	d014      	beq.n	800a174 <__gethex+0x230>
 800a14a:	2b20      	cmp	r3, #32
 800a14c:	d106      	bne.n	800a15c <__gethex+0x218>
 800a14e:	9b01      	ldr	r3, [sp, #4]
 800a150:	f843 bb04 	str.w	fp, [r3], #4
 800a154:	f04f 0b00 	mov.w	fp, #0
 800a158:	9301      	str	r3, [sp, #4]
 800a15a:	465b      	mov	r3, fp
 800a15c:	7828      	ldrb	r0, [r5, #0]
 800a15e:	9303      	str	r3, [sp, #12]
 800a160:	f7ff feda 	bl	8009f18 <__hexdig_fun>
 800a164:	9b03      	ldr	r3, [sp, #12]
 800a166:	f000 000f 	and.w	r0, r0, #15
 800a16a:	4098      	lsls	r0, r3
 800a16c:	ea4b 0b00 	orr.w	fp, fp, r0
 800a170:	3304      	adds	r3, #4
 800a172:	e7a1      	b.n	800a0b8 <__gethex+0x174>
 800a174:	45a8      	cmp	r8, r5
 800a176:	d8e8      	bhi.n	800a14a <__gethex+0x206>
 800a178:	2201      	movs	r2, #1
 800a17a:	4628      	mov	r0, r5
 800a17c:	9303      	str	r3, [sp, #12]
 800a17e:	f7fe febc 	bl	8008efa <strncmp>
 800a182:	4926      	ldr	r1, [pc, #152]	; (800a21c <__gethex+0x2d8>)
 800a184:	9b03      	ldr	r3, [sp, #12]
 800a186:	2800      	cmp	r0, #0
 800a188:	d1df      	bne.n	800a14a <__gethex+0x206>
 800a18a:	e795      	b.n	800a0b8 <__gethex+0x174>
 800a18c:	f04f 0b03 	mov.w	fp, #3
 800a190:	e7c5      	b.n	800a11e <__gethex+0x1da>
 800a192:	da0b      	bge.n	800a1ac <__gethex+0x268>
 800a194:	eba5 0800 	sub.w	r8, r5, r0
 800a198:	4621      	mov	r1, r4
 800a19a:	4642      	mov	r2, r8
 800a19c:	4648      	mov	r0, r9
 800a19e:	f000 fce1 	bl	800ab64 <__lshift>
 800a1a2:	eba6 0608 	sub.w	r6, r6, r8
 800a1a6:	4604      	mov	r4, r0
 800a1a8:	f100 0a14 	add.w	sl, r0, #20
 800a1ac:	f04f 0b00 	mov.w	fp, #0
 800a1b0:	e7ba      	b.n	800a128 <__gethex+0x1e4>
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	42b3      	cmp	r3, r6
 800a1b6:	dd73      	ble.n	800a2a0 <__gethex+0x35c>
 800a1b8:	1b9e      	subs	r6, r3, r6
 800a1ba:	42b5      	cmp	r5, r6
 800a1bc:	dc34      	bgt.n	800a228 <__gethex+0x2e4>
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	2b02      	cmp	r3, #2
 800a1c2:	d023      	beq.n	800a20c <__gethex+0x2c8>
 800a1c4:	2b03      	cmp	r3, #3
 800a1c6:	d025      	beq.n	800a214 <__gethex+0x2d0>
 800a1c8:	2b01      	cmp	r3, #1
 800a1ca:	d115      	bne.n	800a1f8 <__gethex+0x2b4>
 800a1cc:	42b5      	cmp	r5, r6
 800a1ce:	d113      	bne.n	800a1f8 <__gethex+0x2b4>
 800a1d0:	2d01      	cmp	r5, #1
 800a1d2:	d10b      	bne.n	800a1ec <__gethex+0x2a8>
 800a1d4:	9a02      	ldr	r2, [sp, #8]
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	6013      	str	r3, [r2, #0]
 800a1da:	2301      	movs	r3, #1
 800a1dc:	6123      	str	r3, [r4, #16]
 800a1de:	f8ca 3000 	str.w	r3, [sl]
 800a1e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a1e4:	f04f 0862 	mov.w	r8, #98	; 0x62
 800a1e8:	601c      	str	r4, [r3, #0]
 800a1ea:	e735      	b.n	800a058 <__gethex+0x114>
 800a1ec:	1e69      	subs	r1, r5, #1
 800a1ee:	4620      	mov	r0, r4
 800a1f0:	f000 feea 	bl	800afc8 <__any_on>
 800a1f4:	2800      	cmp	r0, #0
 800a1f6:	d1ed      	bne.n	800a1d4 <__gethex+0x290>
 800a1f8:	4621      	mov	r1, r4
 800a1fa:	4648      	mov	r0, r9
 800a1fc:	f000 fa98 	bl	800a730 <_Bfree>
 800a200:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a202:	2300      	movs	r3, #0
 800a204:	6013      	str	r3, [r2, #0]
 800a206:	f04f 0850 	mov.w	r8, #80	; 0x50
 800a20a:	e725      	b.n	800a058 <__gethex+0x114>
 800a20c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d1f2      	bne.n	800a1f8 <__gethex+0x2b4>
 800a212:	e7df      	b.n	800a1d4 <__gethex+0x290>
 800a214:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a216:	2b00      	cmp	r3, #0
 800a218:	d1dc      	bne.n	800a1d4 <__gethex+0x290>
 800a21a:	e7ed      	b.n	800a1f8 <__gethex+0x2b4>
 800a21c:	0800bbc8 	.word	0x0800bbc8
 800a220:	0800bdd9 	.word	0x0800bdd9
 800a224:	0800bdea 	.word	0x0800bdea
 800a228:	f106 38ff 	add.w	r8, r6, #4294967295
 800a22c:	f1bb 0f00 	cmp.w	fp, #0
 800a230:	d133      	bne.n	800a29a <__gethex+0x356>
 800a232:	f1b8 0f00 	cmp.w	r8, #0
 800a236:	d004      	beq.n	800a242 <__gethex+0x2fe>
 800a238:	4641      	mov	r1, r8
 800a23a:	4620      	mov	r0, r4
 800a23c:	f000 fec4 	bl	800afc8 <__any_on>
 800a240:	4683      	mov	fp, r0
 800a242:	ea4f 1268 	mov.w	r2, r8, asr #5
 800a246:	2301      	movs	r3, #1
 800a248:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800a24c:	f008 081f 	and.w	r8, r8, #31
 800a250:	fa03 f308 	lsl.w	r3, r3, r8
 800a254:	4213      	tst	r3, r2
 800a256:	4631      	mov	r1, r6
 800a258:	4620      	mov	r0, r4
 800a25a:	bf18      	it	ne
 800a25c:	f04b 0b02 	orrne.w	fp, fp, #2
 800a260:	1bad      	subs	r5, r5, r6
 800a262:	f7ff fe07 	bl	8009e74 <rshift>
 800a266:	687e      	ldr	r6, [r7, #4]
 800a268:	f04f 0802 	mov.w	r8, #2
 800a26c:	f1bb 0f00 	cmp.w	fp, #0
 800a270:	d04a      	beq.n	800a308 <__gethex+0x3c4>
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	2b02      	cmp	r3, #2
 800a276:	d016      	beq.n	800a2a6 <__gethex+0x362>
 800a278:	2b03      	cmp	r3, #3
 800a27a:	d018      	beq.n	800a2ae <__gethex+0x36a>
 800a27c:	2b01      	cmp	r3, #1
 800a27e:	d109      	bne.n	800a294 <__gethex+0x350>
 800a280:	f01b 0f02 	tst.w	fp, #2
 800a284:	d006      	beq.n	800a294 <__gethex+0x350>
 800a286:	f8da 3000 	ldr.w	r3, [sl]
 800a28a:	ea4b 0b03 	orr.w	fp, fp, r3
 800a28e:	f01b 0f01 	tst.w	fp, #1
 800a292:	d10f      	bne.n	800a2b4 <__gethex+0x370>
 800a294:	f048 0810 	orr.w	r8, r8, #16
 800a298:	e036      	b.n	800a308 <__gethex+0x3c4>
 800a29a:	f04f 0b01 	mov.w	fp, #1
 800a29e:	e7d0      	b.n	800a242 <__gethex+0x2fe>
 800a2a0:	f04f 0801 	mov.w	r8, #1
 800a2a4:	e7e2      	b.n	800a26c <__gethex+0x328>
 800a2a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a2a8:	f1c3 0301 	rsb	r3, r3, #1
 800a2ac:	930f      	str	r3, [sp, #60]	; 0x3c
 800a2ae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d0ef      	beq.n	800a294 <__gethex+0x350>
 800a2b4:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a2b8:	f104 0214 	add.w	r2, r4, #20
 800a2bc:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800a2c0:	9301      	str	r3, [sp, #4]
 800a2c2:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800a2c6:	2300      	movs	r3, #0
 800a2c8:	4694      	mov	ip, r2
 800a2ca:	f852 1b04 	ldr.w	r1, [r2], #4
 800a2ce:	f1b1 3fff 	cmp.w	r1, #4294967295
 800a2d2:	d01e      	beq.n	800a312 <__gethex+0x3ce>
 800a2d4:	3101      	adds	r1, #1
 800a2d6:	f8cc 1000 	str.w	r1, [ip]
 800a2da:	f1b8 0f02 	cmp.w	r8, #2
 800a2de:	f104 0214 	add.w	r2, r4, #20
 800a2e2:	d13d      	bne.n	800a360 <__gethex+0x41c>
 800a2e4:	683b      	ldr	r3, [r7, #0]
 800a2e6:	3b01      	subs	r3, #1
 800a2e8:	42ab      	cmp	r3, r5
 800a2ea:	d10b      	bne.n	800a304 <__gethex+0x3c0>
 800a2ec:	1169      	asrs	r1, r5, #5
 800a2ee:	2301      	movs	r3, #1
 800a2f0:	f005 051f 	and.w	r5, r5, #31
 800a2f4:	fa03 f505 	lsl.w	r5, r3, r5
 800a2f8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a2fc:	421d      	tst	r5, r3
 800a2fe:	bf18      	it	ne
 800a300:	f04f 0801 	movne.w	r8, #1
 800a304:	f048 0820 	orr.w	r8, r8, #32
 800a308:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a30a:	601c      	str	r4, [r3, #0]
 800a30c:	9b02      	ldr	r3, [sp, #8]
 800a30e:	601e      	str	r6, [r3, #0]
 800a310:	e6a2      	b.n	800a058 <__gethex+0x114>
 800a312:	4290      	cmp	r0, r2
 800a314:	f842 3c04 	str.w	r3, [r2, #-4]
 800a318:	d8d6      	bhi.n	800a2c8 <__gethex+0x384>
 800a31a:	68a2      	ldr	r2, [r4, #8]
 800a31c:	4593      	cmp	fp, r2
 800a31e:	db17      	blt.n	800a350 <__gethex+0x40c>
 800a320:	6861      	ldr	r1, [r4, #4]
 800a322:	4648      	mov	r0, r9
 800a324:	3101      	adds	r1, #1
 800a326:	f000 f9c3 	bl	800a6b0 <_Balloc>
 800a32a:	4682      	mov	sl, r0
 800a32c:	b918      	cbnz	r0, 800a336 <__gethex+0x3f2>
 800a32e:	4b1b      	ldr	r3, [pc, #108]	; (800a39c <__gethex+0x458>)
 800a330:	4602      	mov	r2, r0
 800a332:	2184      	movs	r1, #132	; 0x84
 800a334:	e6b3      	b.n	800a09e <__gethex+0x15a>
 800a336:	6922      	ldr	r2, [r4, #16]
 800a338:	3202      	adds	r2, #2
 800a33a:	f104 010c 	add.w	r1, r4, #12
 800a33e:	0092      	lsls	r2, r2, #2
 800a340:	300c      	adds	r0, #12
 800a342:	f7fe feb9 	bl	80090b8 <memcpy>
 800a346:	4621      	mov	r1, r4
 800a348:	4648      	mov	r0, r9
 800a34a:	f000 f9f1 	bl	800a730 <_Bfree>
 800a34e:	4654      	mov	r4, sl
 800a350:	6922      	ldr	r2, [r4, #16]
 800a352:	1c51      	adds	r1, r2, #1
 800a354:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800a358:	6121      	str	r1, [r4, #16]
 800a35a:	2101      	movs	r1, #1
 800a35c:	6151      	str	r1, [r2, #20]
 800a35e:	e7bc      	b.n	800a2da <__gethex+0x396>
 800a360:	6921      	ldr	r1, [r4, #16]
 800a362:	4559      	cmp	r1, fp
 800a364:	dd0b      	ble.n	800a37e <__gethex+0x43a>
 800a366:	2101      	movs	r1, #1
 800a368:	4620      	mov	r0, r4
 800a36a:	f7ff fd83 	bl	8009e74 <rshift>
 800a36e:	68bb      	ldr	r3, [r7, #8]
 800a370:	3601      	adds	r6, #1
 800a372:	42b3      	cmp	r3, r6
 800a374:	f6ff aedb 	blt.w	800a12e <__gethex+0x1ea>
 800a378:	f04f 0801 	mov.w	r8, #1
 800a37c:	e7c2      	b.n	800a304 <__gethex+0x3c0>
 800a37e:	f015 051f 	ands.w	r5, r5, #31
 800a382:	d0f9      	beq.n	800a378 <__gethex+0x434>
 800a384:	9b01      	ldr	r3, [sp, #4]
 800a386:	441a      	add	r2, r3
 800a388:	f1c5 0520 	rsb	r5, r5, #32
 800a38c:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800a390:	f000 fa80 	bl	800a894 <__hi0bits>
 800a394:	42a8      	cmp	r0, r5
 800a396:	dbe6      	blt.n	800a366 <__gethex+0x422>
 800a398:	e7ee      	b.n	800a378 <__gethex+0x434>
 800a39a:	bf00      	nop
 800a39c:	0800bdd9 	.word	0x0800bdd9

0800a3a0 <L_shift>:
 800a3a0:	f1c2 0208 	rsb	r2, r2, #8
 800a3a4:	0092      	lsls	r2, r2, #2
 800a3a6:	b570      	push	{r4, r5, r6, lr}
 800a3a8:	f1c2 0620 	rsb	r6, r2, #32
 800a3ac:	6843      	ldr	r3, [r0, #4]
 800a3ae:	6804      	ldr	r4, [r0, #0]
 800a3b0:	fa03 f506 	lsl.w	r5, r3, r6
 800a3b4:	432c      	orrs	r4, r5
 800a3b6:	40d3      	lsrs	r3, r2
 800a3b8:	6004      	str	r4, [r0, #0]
 800a3ba:	f840 3f04 	str.w	r3, [r0, #4]!
 800a3be:	4288      	cmp	r0, r1
 800a3c0:	d3f4      	bcc.n	800a3ac <L_shift+0xc>
 800a3c2:	bd70      	pop	{r4, r5, r6, pc}

0800a3c4 <__match>:
 800a3c4:	b530      	push	{r4, r5, lr}
 800a3c6:	6803      	ldr	r3, [r0, #0]
 800a3c8:	3301      	adds	r3, #1
 800a3ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a3ce:	b914      	cbnz	r4, 800a3d6 <__match+0x12>
 800a3d0:	6003      	str	r3, [r0, #0]
 800a3d2:	2001      	movs	r0, #1
 800a3d4:	bd30      	pop	{r4, r5, pc}
 800a3d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a3da:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a3de:	2d19      	cmp	r5, #25
 800a3e0:	bf98      	it	ls
 800a3e2:	3220      	addls	r2, #32
 800a3e4:	42a2      	cmp	r2, r4
 800a3e6:	d0f0      	beq.n	800a3ca <__match+0x6>
 800a3e8:	2000      	movs	r0, #0
 800a3ea:	e7f3      	b.n	800a3d4 <__match+0x10>

0800a3ec <__hexnan>:
 800a3ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3f0:	680b      	ldr	r3, [r1, #0]
 800a3f2:	6801      	ldr	r1, [r0, #0]
 800a3f4:	115e      	asrs	r6, r3, #5
 800a3f6:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a3fa:	f013 031f 	ands.w	r3, r3, #31
 800a3fe:	b087      	sub	sp, #28
 800a400:	bf18      	it	ne
 800a402:	3604      	addne	r6, #4
 800a404:	2500      	movs	r5, #0
 800a406:	1f37      	subs	r7, r6, #4
 800a408:	4682      	mov	sl, r0
 800a40a:	4690      	mov	r8, r2
 800a40c:	9301      	str	r3, [sp, #4]
 800a40e:	f846 5c04 	str.w	r5, [r6, #-4]
 800a412:	46b9      	mov	r9, r7
 800a414:	463c      	mov	r4, r7
 800a416:	9502      	str	r5, [sp, #8]
 800a418:	46ab      	mov	fp, r5
 800a41a:	784a      	ldrb	r2, [r1, #1]
 800a41c:	1c4b      	adds	r3, r1, #1
 800a41e:	9303      	str	r3, [sp, #12]
 800a420:	b342      	cbz	r2, 800a474 <__hexnan+0x88>
 800a422:	4610      	mov	r0, r2
 800a424:	9105      	str	r1, [sp, #20]
 800a426:	9204      	str	r2, [sp, #16]
 800a428:	f7ff fd76 	bl	8009f18 <__hexdig_fun>
 800a42c:	2800      	cmp	r0, #0
 800a42e:	d14f      	bne.n	800a4d0 <__hexnan+0xe4>
 800a430:	9a04      	ldr	r2, [sp, #16]
 800a432:	9905      	ldr	r1, [sp, #20]
 800a434:	2a20      	cmp	r2, #32
 800a436:	d818      	bhi.n	800a46a <__hexnan+0x7e>
 800a438:	9b02      	ldr	r3, [sp, #8]
 800a43a:	459b      	cmp	fp, r3
 800a43c:	dd13      	ble.n	800a466 <__hexnan+0x7a>
 800a43e:	454c      	cmp	r4, r9
 800a440:	d206      	bcs.n	800a450 <__hexnan+0x64>
 800a442:	2d07      	cmp	r5, #7
 800a444:	dc04      	bgt.n	800a450 <__hexnan+0x64>
 800a446:	462a      	mov	r2, r5
 800a448:	4649      	mov	r1, r9
 800a44a:	4620      	mov	r0, r4
 800a44c:	f7ff ffa8 	bl	800a3a0 <L_shift>
 800a450:	4544      	cmp	r4, r8
 800a452:	d950      	bls.n	800a4f6 <__hexnan+0x10a>
 800a454:	2300      	movs	r3, #0
 800a456:	f1a4 0904 	sub.w	r9, r4, #4
 800a45a:	f844 3c04 	str.w	r3, [r4, #-4]
 800a45e:	f8cd b008 	str.w	fp, [sp, #8]
 800a462:	464c      	mov	r4, r9
 800a464:	461d      	mov	r5, r3
 800a466:	9903      	ldr	r1, [sp, #12]
 800a468:	e7d7      	b.n	800a41a <__hexnan+0x2e>
 800a46a:	2a29      	cmp	r2, #41	; 0x29
 800a46c:	d155      	bne.n	800a51a <__hexnan+0x12e>
 800a46e:	3102      	adds	r1, #2
 800a470:	f8ca 1000 	str.w	r1, [sl]
 800a474:	f1bb 0f00 	cmp.w	fp, #0
 800a478:	d04f      	beq.n	800a51a <__hexnan+0x12e>
 800a47a:	454c      	cmp	r4, r9
 800a47c:	d206      	bcs.n	800a48c <__hexnan+0xa0>
 800a47e:	2d07      	cmp	r5, #7
 800a480:	dc04      	bgt.n	800a48c <__hexnan+0xa0>
 800a482:	462a      	mov	r2, r5
 800a484:	4649      	mov	r1, r9
 800a486:	4620      	mov	r0, r4
 800a488:	f7ff ff8a 	bl	800a3a0 <L_shift>
 800a48c:	4544      	cmp	r4, r8
 800a48e:	d934      	bls.n	800a4fa <__hexnan+0x10e>
 800a490:	f1a8 0204 	sub.w	r2, r8, #4
 800a494:	4623      	mov	r3, r4
 800a496:	f853 1b04 	ldr.w	r1, [r3], #4
 800a49a:	f842 1f04 	str.w	r1, [r2, #4]!
 800a49e:	429f      	cmp	r7, r3
 800a4a0:	d2f9      	bcs.n	800a496 <__hexnan+0xaa>
 800a4a2:	1b3b      	subs	r3, r7, r4
 800a4a4:	f023 0303 	bic.w	r3, r3, #3
 800a4a8:	3304      	adds	r3, #4
 800a4aa:	3e03      	subs	r6, #3
 800a4ac:	3401      	adds	r4, #1
 800a4ae:	42a6      	cmp	r6, r4
 800a4b0:	bf38      	it	cc
 800a4b2:	2304      	movcc	r3, #4
 800a4b4:	4443      	add	r3, r8
 800a4b6:	2200      	movs	r2, #0
 800a4b8:	f843 2b04 	str.w	r2, [r3], #4
 800a4bc:	429f      	cmp	r7, r3
 800a4be:	d2fb      	bcs.n	800a4b8 <__hexnan+0xcc>
 800a4c0:	683b      	ldr	r3, [r7, #0]
 800a4c2:	b91b      	cbnz	r3, 800a4cc <__hexnan+0xe0>
 800a4c4:	4547      	cmp	r7, r8
 800a4c6:	d126      	bne.n	800a516 <__hexnan+0x12a>
 800a4c8:	2301      	movs	r3, #1
 800a4ca:	603b      	str	r3, [r7, #0]
 800a4cc:	2005      	movs	r0, #5
 800a4ce:	e025      	b.n	800a51c <__hexnan+0x130>
 800a4d0:	3501      	adds	r5, #1
 800a4d2:	2d08      	cmp	r5, #8
 800a4d4:	f10b 0b01 	add.w	fp, fp, #1
 800a4d8:	dd06      	ble.n	800a4e8 <__hexnan+0xfc>
 800a4da:	4544      	cmp	r4, r8
 800a4dc:	d9c3      	bls.n	800a466 <__hexnan+0x7a>
 800a4de:	2300      	movs	r3, #0
 800a4e0:	f844 3c04 	str.w	r3, [r4, #-4]
 800a4e4:	2501      	movs	r5, #1
 800a4e6:	3c04      	subs	r4, #4
 800a4e8:	6822      	ldr	r2, [r4, #0]
 800a4ea:	f000 000f 	and.w	r0, r0, #15
 800a4ee:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a4f2:	6020      	str	r0, [r4, #0]
 800a4f4:	e7b7      	b.n	800a466 <__hexnan+0x7a>
 800a4f6:	2508      	movs	r5, #8
 800a4f8:	e7b5      	b.n	800a466 <__hexnan+0x7a>
 800a4fa:	9b01      	ldr	r3, [sp, #4]
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d0df      	beq.n	800a4c0 <__hexnan+0xd4>
 800a500:	f1c3 0320 	rsb	r3, r3, #32
 800a504:	f04f 32ff 	mov.w	r2, #4294967295
 800a508:	40da      	lsrs	r2, r3
 800a50a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a50e:	4013      	ands	r3, r2
 800a510:	f846 3c04 	str.w	r3, [r6, #-4]
 800a514:	e7d4      	b.n	800a4c0 <__hexnan+0xd4>
 800a516:	3f04      	subs	r7, #4
 800a518:	e7d2      	b.n	800a4c0 <__hexnan+0xd4>
 800a51a:	2004      	movs	r0, #4
 800a51c:	b007      	add	sp, #28
 800a51e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

0800a524 <malloc>:
 800a524:	4b02      	ldr	r3, [pc, #8]	; (800a530 <malloc+0xc>)
 800a526:	4601      	mov	r1, r0
 800a528:	6818      	ldr	r0, [r3, #0]
 800a52a:	f000 b823 	b.w	800a574 <_malloc_r>
 800a52e:	bf00      	nop
 800a530:	200001e0 	.word	0x200001e0

0800a534 <sbrk_aligned>:
 800a534:	b570      	push	{r4, r5, r6, lr}
 800a536:	4e0e      	ldr	r6, [pc, #56]	; (800a570 <sbrk_aligned+0x3c>)
 800a538:	460c      	mov	r4, r1
 800a53a:	6831      	ldr	r1, [r6, #0]
 800a53c:	4605      	mov	r5, r0
 800a53e:	b911      	cbnz	r1, 800a546 <sbrk_aligned+0x12>
 800a540:	f000 ff90 	bl	800b464 <_sbrk_r>
 800a544:	6030      	str	r0, [r6, #0]
 800a546:	4621      	mov	r1, r4
 800a548:	4628      	mov	r0, r5
 800a54a:	f000 ff8b 	bl	800b464 <_sbrk_r>
 800a54e:	1c43      	adds	r3, r0, #1
 800a550:	d00a      	beq.n	800a568 <sbrk_aligned+0x34>
 800a552:	1cc4      	adds	r4, r0, #3
 800a554:	f024 0403 	bic.w	r4, r4, #3
 800a558:	42a0      	cmp	r0, r4
 800a55a:	d007      	beq.n	800a56c <sbrk_aligned+0x38>
 800a55c:	1a21      	subs	r1, r4, r0
 800a55e:	4628      	mov	r0, r5
 800a560:	f000 ff80 	bl	800b464 <_sbrk_r>
 800a564:	3001      	adds	r0, #1
 800a566:	d101      	bne.n	800a56c <sbrk_aligned+0x38>
 800a568:	f04f 34ff 	mov.w	r4, #4294967295
 800a56c:	4620      	mov	r0, r4
 800a56e:	bd70      	pop	{r4, r5, r6, pc}
 800a570:	20004510 	.word	0x20004510

0800a574 <_malloc_r>:
 800a574:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a578:	1ccd      	adds	r5, r1, #3
 800a57a:	f025 0503 	bic.w	r5, r5, #3
 800a57e:	3508      	adds	r5, #8
 800a580:	2d0c      	cmp	r5, #12
 800a582:	bf38      	it	cc
 800a584:	250c      	movcc	r5, #12
 800a586:	2d00      	cmp	r5, #0
 800a588:	4607      	mov	r7, r0
 800a58a:	db01      	blt.n	800a590 <_malloc_r+0x1c>
 800a58c:	42a9      	cmp	r1, r5
 800a58e:	d905      	bls.n	800a59c <_malloc_r+0x28>
 800a590:	230c      	movs	r3, #12
 800a592:	603b      	str	r3, [r7, #0]
 800a594:	2600      	movs	r6, #0
 800a596:	4630      	mov	r0, r6
 800a598:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a59c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800a670 <_malloc_r+0xfc>
 800a5a0:	f000 f87a 	bl	800a698 <__malloc_lock>
 800a5a4:	f8d8 3000 	ldr.w	r3, [r8]
 800a5a8:	461c      	mov	r4, r3
 800a5aa:	bb5c      	cbnz	r4, 800a604 <_malloc_r+0x90>
 800a5ac:	4629      	mov	r1, r5
 800a5ae:	4638      	mov	r0, r7
 800a5b0:	f7ff ffc0 	bl	800a534 <sbrk_aligned>
 800a5b4:	1c43      	adds	r3, r0, #1
 800a5b6:	4604      	mov	r4, r0
 800a5b8:	d155      	bne.n	800a666 <_malloc_r+0xf2>
 800a5ba:	f8d8 4000 	ldr.w	r4, [r8]
 800a5be:	4626      	mov	r6, r4
 800a5c0:	2e00      	cmp	r6, #0
 800a5c2:	d145      	bne.n	800a650 <_malloc_r+0xdc>
 800a5c4:	2c00      	cmp	r4, #0
 800a5c6:	d048      	beq.n	800a65a <_malloc_r+0xe6>
 800a5c8:	6823      	ldr	r3, [r4, #0]
 800a5ca:	4631      	mov	r1, r6
 800a5cc:	4638      	mov	r0, r7
 800a5ce:	eb04 0903 	add.w	r9, r4, r3
 800a5d2:	f000 ff47 	bl	800b464 <_sbrk_r>
 800a5d6:	4581      	cmp	r9, r0
 800a5d8:	d13f      	bne.n	800a65a <_malloc_r+0xe6>
 800a5da:	6821      	ldr	r1, [r4, #0]
 800a5dc:	1a6d      	subs	r5, r5, r1
 800a5de:	4629      	mov	r1, r5
 800a5e0:	4638      	mov	r0, r7
 800a5e2:	f7ff ffa7 	bl	800a534 <sbrk_aligned>
 800a5e6:	3001      	adds	r0, #1
 800a5e8:	d037      	beq.n	800a65a <_malloc_r+0xe6>
 800a5ea:	6823      	ldr	r3, [r4, #0]
 800a5ec:	442b      	add	r3, r5
 800a5ee:	6023      	str	r3, [r4, #0]
 800a5f0:	f8d8 3000 	ldr.w	r3, [r8]
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d038      	beq.n	800a66a <_malloc_r+0xf6>
 800a5f8:	685a      	ldr	r2, [r3, #4]
 800a5fa:	42a2      	cmp	r2, r4
 800a5fc:	d12b      	bne.n	800a656 <_malloc_r+0xe2>
 800a5fe:	2200      	movs	r2, #0
 800a600:	605a      	str	r2, [r3, #4]
 800a602:	e00f      	b.n	800a624 <_malloc_r+0xb0>
 800a604:	6822      	ldr	r2, [r4, #0]
 800a606:	1b52      	subs	r2, r2, r5
 800a608:	d41f      	bmi.n	800a64a <_malloc_r+0xd6>
 800a60a:	2a0b      	cmp	r2, #11
 800a60c:	d917      	bls.n	800a63e <_malloc_r+0xca>
 800a60e:	1961      	adds	r1, r4, r5
 800a610:	42a3      	cmp	r3, r4
 800a612:	6025      	str	r5, [r4, #0]
 800a614:	bf18      	it	ne
 800a616:	6059      	strne	r1, [r3, #4]
 800a618:	6863      	ldr	r3, [r4, #4]
 800a61a:	bf08      	it	eq
 800a61c:	f8c8 1000 	streq.w	r1, [r8]
 800a620:	5162      	str	r2, [r4, r5]
 800a622:	604b      	str	r3, [r1, #4]
 800a624:	4638      	mov	r0, r7
 800a626:	f104 060b 	add.w	r6, r4, #11
 800a62a:	f000 f83b 	bl	800a6a4 <__malloc_unlock>
 800a62e:	f026 0607 	bic.w	r6, r6, #7
 800a632:	1d23      	adds	r3, r4, #4
 800a634:	1af2      	subs	r2, r6, r3
 800a636:	d0ae      	beq.n	800a596 <_malloc_r+0x22>
 800a638:	1b9b      	subs	r3, r3, r6
 800a63a:	50a3      	str	r3, [r4, r2]
 800a63c:	e7ab      	b.n	800a596 <_malloc_r+0x22>
 800a63e:	42a3      	cmp	r3, r4
 800a640:	6862      	ldr	r2, [r4, #4]
 800a642:	d1dd      	bne.n	800a600 <_malloc_r+0x8c>
 800a644:	f8c8 2000 	str.w	r2, [r8]
 800a648:	e7ec      	b.n	800a624 <_malloc_r+0xb0>
 800a64a:	4623      	mov	r3, r4
 800a64c:	6864      	ldr	r4, [r4, #4]
 800a64e:	e7ac      	b.n	800a5aa <_malloc_r+0x36>
 800a650:	4634      	mov	r4, r6
 800a652:	6876      	ldr	r6, [r6, #4]
 800a654:	e7b4      	b.n	800a5c0 <_malloc_r+0x4c>
 800a656:	4613      	mov	r3, r2
 800a658:	e7cc      	b.n	800a5f4 <_malloc_r+0x80>
 800a65a:	230c      	movs	r3, #12
 800a65c:	603b      	str	r3, [r7, #0]
 800a65e:	4638      	mov	r0, r7
 800a660:	f000 f820 	bl	800a6a4 <__malloc_unlock>
 800a664:	e797      	b.n	800a596 <_malloc_r+0x22>
 800a666:	6025      	str	r5, [r4, #0]
 800a668:	e7dc      	b.n	800a624 <_malloc_r+0xb0>
 800a66a:	605b      	str	r3, [r3, #4]
 800a66c:	deff      	udf	#255	; 0xff
 800a66e:	bf00      	nop
 800a670:	2000450c 	.word	0x2000450c

0800a674 <__ascii_mbtowc>:
 800a674:	b082      	sub	sp, #8
 800a676:	b901      	cbnz	r1, 800a67a <__ascii_mbtowc+0x6>
 800a678:	a901      	add	r1, sp, #4
 800a67a:	b142      	cbz	r2, 800a68e <__ascii_mbtowc+0x1a>
 800a67c:	b14b      	cbz	r3, 800a692 <__ascii_mbtowc+0x1e>
 800a67e:	7813      	ldrb	r3, [r2, #0]
 800a680:	600b      	str	r3, [r1, #0]
 800a682:	7812      	ldrb	r2, [r2, #0]
 800a684:	1e10      	subs	r0, r2, #0
 800a686:	bf18      	it	ne
 800a688:	2001      	movne	r0, #1
 800a68a:	b002      	add	sp, #8
 800a68c:	4770      	bx	lr
 800a68e:	4610      	mov	r0, r2
 800a690:	e7fb      	b.n	800a68a <__ascii_mbtowc+0x16>
 800a692:	f06f 0001 	mvn.w	r0, #1
 800a696:	e7f8      	b.n	800a68a <__ascii_mbtowc+0x16>

0800a698 <__malloc_lock>:
 800a698:	4801      	ldr	r0, [pc, #4]	; (800a6a0 <__malloc_lock+0x8>)
 800a69a:	f7fe bd0b 	b.w	80090b4 <__retarget_lock_acquire_recursive>
 800a69e:	bf00      	nop
 800a6a0:	20004508 	.word	0x20004508

0800a6a4 <__malloc_unlock>:
 800a6a4:	4801      	ldr	r0, [pc, #4]	; (800a6ac <__malloc_unlock+0x8>)
 800a6a6:	f7fe bd06 	b.w	80090b6 <__retarget_lock_release_recursive>
 800a6aa:	bf00      	nop
 800a6ac:	20004508 	.word	0x20004508

0800a6b0 <_Balloc>:
 800a6b0:	b570      	push	{r4, r5, r6, lr}
 800a6b2:	69c6      	ldr	r6, [r0, #28]
 800a6b4:	4604      	mov	r4, r0
 800a6b6:	460d      	mov	r5, r1
 800a6b8:	b976      	cbnz	r6, 800a6d8 <_Balloc+0x28>
 800a6ba:	2010      	movs	r0, #16
 800a6bc:	f7ff ff32 	bl	800a524 <malloc>
 800a6c0:	4602      	mov	r2, r0
 800a6c2:	61e0      	str	r0, [r4, #28]
 800a6c4:	b920      	cbnz	r0, 800a6d0 <_Balloc+0x20>
 800a6c6:	4b18      	ldr	r3, [pc, #96]	; (800a728 <_Balloc+0x78>)
 800a6c8:	4818      	ldr	r0, [pc, #96]	; (800a72c <_Balloc+0x7c>)
 800a6ca:	216b      	movs	r1, #107	; 0x6b
 800a6cc:	f000 feda 	bl	800b484 <__assert_func>
 800a6d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a6d4:	6006      	str	r6, [r0, #0]
 800a6d6:	60c6      	str	r6, [r0, #12]
 800a6d8:	69e6      	ldr	r6, [r4, #28]
 800a6da:	68f3      	ldr	r3, [r6, #12]
 800a6dc:	b183      	cbz	r3, 800a700 <_Balloc+0x50>
 800a6de:	69e3      	ldr	r3, [r4, #28]
 800a6e0:	68db      	ldr	r3, [r3, #12]
 800a6e2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a6e6:	b9b8      	cbnz	r0, 800a718 <_Balloc+0x68>
 800a6e8:	2101      	movs	r1, #1
 800a6ea:	fa01 f605 	lsl.w	r6, r1, r5
 800a6ee:	1d72      	adds	r2, r6, #5
 800a6f0:	0092      	lsls	r2, r2, #2
 800a6f2:	4620      	mov	r0, r4
 800a6f4:	f000 fee4 	bl	800b4c0 <_calloc_r>
 800a6f8:	b160      	cbz	r0, 800a714 <_Balloc+0x64>
 800a6fa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a6fe:	e00e      	b.n	800a71e <_Balloc+0x6e>
 800a700:	2221      	movs	r2, #33	; 0x21
 800a702:	2104      	movs	r1, #4
 800a704:	4620      	mov	r0, r4
 800a706:	f000 fedb 	bl	800b4c0 <_calloc_r>
 800a70a:	69e3      	ldr	r3, [r4, #28]
 800a70c:	60f0      	str	r0, [r6, #12]
 800a70e:	68db      	ldr	r3, [r3, #12]
 800a710:	2b00      	cmp	r3, #0
 800a712:	d1e4      	bne.n	800a6de <_Balloc+0x2e>
 800a714:	2000      	movs	r0, #0
 800a716:	bd70      	pop	{r4, r5, r6, pc}
 800a718:	6802      	ldr	r2, [r0, #0]
 800a71a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a71e:	2300      	movs	r3, #0
 800a720:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a724:	e7f7      	b.n	800a716 <_Balloc+0x66>
 800a726:	bf00      	nop
 800a728:	0800bd6a 	.word	0x0800bd6a
 800a72c:	0800be4a 	.word	0x0800be4a

0800a730 <_Bfree>:
 800a730:	b570      	push	{r4, r5, r6, lr}
 800a732:	69c6      	ldr	r6, [r0, #28]
 800a734:	4605      	mov	r5, r0
 800a736:	460c      	mov	r4, r1
 800a738:	b976      	cbnz	r6, 800a758 <_Bfree+0x28>
 800a73a:	2010      	movs	r0, #16
 800a73c:	f7ff fef2 	bl	800a524 <malloc>
 800a740:	4602      	mov	r2, r0
 800a742:	61e8      	str	r0, [r5, #28]
 800a744:	b920      	cbnz	r0, 800a750 <_Bfree+0x20>
 800a746:	4b09      	ldr	r3, [pc, #36]	; (800a76c <_Bfree+0x3c>)
 800a748:	4809      	ldr	r0, [pc, #36]	; (800a770 <_Bfree+0x40>)
 800a74a:	218f      	movs	r1, #143	; 0x8f
 800a74c:	f000 fe9a 	bl	800b484 <__assert_func>
 800a750:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a754:	6006      	str	r6, [r0, #0]
 800a756:	60c6      	str	r6, [r0, #12]
 800a758:	b13c      	cbz	r4, 800a76a <_Bfree+0x3a>
 800a75a:	69eb      	ldr	r3, [r5, #28]
 800a75c:	6862      	ldr	r2, [r4, #4]
 800a75e:	68db      	ldr	r3, [r3, #12]
 800a760:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a764:	6021      	str	r1, [r4, #0]
 800a766:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a76a:	bd70      	pop	{r4, r5, r6, pc}
 800a76c:	0800bd6a 	.word	0x0800bd6a
 800a770:	0800be4a 	.word	0x0800be4a

0800a774 <__multadd>:
 800a774:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a778:	690d      	ldr	r5, [r1, #16]
 800a77a:	4607      	mov	r7, r0
 800a77c:	460c      	mov	r4, r1
 800a77e:	461e      	mov	r6, r3
 800a780:	f101 0c14 	add.w	ip, r1, #20
 800a784:	2000      	movs	r0, #0
 800a786:	f8dc 3000 	ldr.w	r3, [ip]
 800a78a:	b299      	uxth	r1, r3
 800a78c:	fb02 6101 	mla	r1, r2, r1, r6
 800a790:	0c1e      	lsrs	r6, r3, #16
 800a792:	0c0b      	lsrs	r3, r1, #16
 800a794:	fb02 3306 	mla	r3, r2, r6, r3
 800a798:	b289      	uxth	r1, r1
 800a79a:	3001      	adds	r0, #1
 800a79c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a7a0:	4285      	cmp	r5, r0
 800a7a2:	f84c 1b04 	str.w	r1, [ip], #4
 800a7a6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a7aa:	dcec      	bgt.n	800a786 <__multadd+0x12>
 800a7ac:	b30e      	cbz	r6, 800a7f2 <__multadd+0x7e>
 800a7ae:	68a3      	ldr	r3, [r4, #8]
 800a7b0:	42ab      	cmp	r3, r5
 800a7b2:	dc19      	bgt.n	800a7e8 <__multadd+0x74>
 800a7b4:	6861      	ldr	r1, [r4, #4]
 800a7b6:	4638      	mov	r0, r7
 800a7b8:	3101      	adds	r1, #1
 800a7ba:	f7ff ff79 	bl	800a6b0 <_Balloc>
 800a7be:	4680      	mov	r8, r0
 800a7c0:	b928      	cbnz	r0, 800a7ce <__multadd+0x5a>
 800a7c2:	4602      	mov	r2, r0
 800a7c4:	4b0c      	ldr	r3, [pc, #48]	; (800a7f8 <__multadd+0x84>)
 800a7c6:	480d      	ldr	r0, [pc, #52]	; (800a7fc <__multadd+0x88>)
 800a7c8:	21ba      	movs	r1, #186	; 0xba
 800a7ca:	f000 fe5b 	bl	800b484 <__assert_func>
 800a7ce:	6922      	ldr	r2, [r4, #16]
 800a7d0:	3202      	adds	r2, #2
 800a7d2:	f104 010c 	add.w	r1, r4, #12
 800a7d6:	0092      	lsls	r2, r2, #2
 800a7d8:	300c      	adds	r0, #12
 800a7da:	f7fe fc6d 	bl	80090b8 <memcpy>
 800a7de:	4621      	mov	r1, r4
 800a7e0:	4638      	mov	r0, r7
 800a7e2:	f7ff ffa5 	bl	800a730 <_Bfree>
 800a7e6:	4644      	mov	r4, r8
 800a7e8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a7ec:	3501      	adds	r5, #1
 800a7ee:	615e      	str	r6, [r3, #20]
 800a7f0:	6125      	str	r5, [r4, #16]
 800a7f2:	4620      	mov	r0, r4
 800a7f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a7f8:	0800bdd9 	.word	0x0800bdd9
 800a7fc:	0800be4a 	.word	0x0800be4a

0800a800 <__s2b>:
 800a800:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a804:	460c      	mov	r4, r1
 800a806:	4615      	mov	r5, r2
 800a808:	461f      	mov	r7, r3
 800a80a:	2209      	movs	r2, #9
 800a80c:	3308      	adds	r3, #8
 800a80e:	4606      	mov	r6, r0
 800a810:	fb93 f3f2 	sdiv	r3, r3, r2
 800a814:	2100      	movs	r1, #0
 800a816:	2201      	movs	r2, #1
 800a818:	429a      	cmp	r2, r3
 800a81a:	db09      	blt.n	800a830 <__s2b+0x30>
 800a81c:	4630      	mov	r0, r6
 800a81e:	f7ff ff47 	bl	800a6b0 <_Balloc>
 800a822:	b940      	cbnz	r0, 800a836 <__s2b+0x36>
 800a824:	4602      	mov	r2, r0
 800a826:	4b19      	ldr	r3, [pc, #100]	; (800a88c <__s2b+0x8c>)
 800a828:	4819      	ldr	r0, [pc, #100]	; (800a890 <__s2b+0x90>)
 800a82a:	21d3      	movs	r1, #211	; 0xd3
 800a82c:	f000 fe2a 	bl	800b484 <__assert_func>
 800a830:	0052      	lsls	r2, r2, #1
 800a832:	3101      	adds	r1, #1
 800a834:	e7f0      	b.n	800a818 <__s2b+0x18>
 800a836:	9b08      	ldr	r3, [sp, #32]
 800a838:	6143      	str	r3, [r0, #20]
 800a83a:	2d09      	cmp	r5, #9
 800a83c:	f04f 0301 	mov.w	r3, #1
 800a840:	6103      	str	r3, [r0, #16]
 800a842:	dd16      	ble.n	800a872 <__s2b+0x72>
 800a844:	f104 0909 	add.w	r9, r4, #9
 800a848:	46c8      	mov	r8, r9
 800a84a:	442c      	add	r4, r5
 800a84c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a850:	4601      	mov	r1, r0
 800a852:	3b30      	subs	r3, #48	; 0x30
 800a854:	220a      	movs	r2, #10
 800a856:	4630      	mov	r0, r6
 800a858:	f7ff ff8c 	bl	800a774 <__multadd>
 800a85c:	45a0      	cmp	r8, r4
 800a85e:	d1f5      	bne.n	800a84c <__s2b+0x4c>
 800a860:	f1a5 0408 	sub.w	r4, r5, #8
 800a864:	444c      	add	r4, r9
 800a866:	1b2d      	subs	r5, r5, r4
 800a868:	1963      	adds	r3, r4, r5
 800a86a:	42bb      	cmp	r3, r7
 800a86c:	db04      	blt.n	800a878 <__s2b+0x78>
 800a86e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a872:	340a      	adds	r4, #10
 800a874:	2509      	movs	r5, #9
 800a876:	e7f6      	b.n	800a866 <__s2b+0x66>
 800a878:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a87c:	4601      	mov	r1, r0
 800a87e:	3b30      	subs	r3, #48	; 0x30
 800a880:	220a      	movs	r2, #10
 800a882:	4630      	mov	r0, r6
 800a884:	f7ff ff76 	bl	800a774 <__multadd>
 800a888:	e7ee      	b.n	800a868 <__s2b+0x68>
 800a88a:	bf00      	nop
 800a88c:	0800bdd9 	.word	0x0800bdd9
 800a890:	0800be4a 	.word	0x0800be4a

0800a894 <__hi0bits>:
 800a894:	0c03      	lsrs	r3, r0, #16
 800a896:	041b      	lsls	r3, r3, #16
 800a898:	b9d3      	cbnz	r3, 800a8d0 <__hi0bits+0x3c>
 800a89a:	0400      	lsls	r0, r0, #16
 800a89c:	2310      	movs	r3, #16
 800a89e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a8a2:	bf04      	itt	eq
 800a8a4:	0200      	lsleq	r0, r0, #8
 800a8a6:	3308      	addeq	r3, #8
 800a8a8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a8ac:	bf04      	itt	eq
 800a8ae:	0100      	lsleq	r0, r0, #4
 800a8b0:	3304      	addeq	r3, #4
 800a8b2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a8b6:	bf04      	itt	eq
 800a8b8:	0080      	lsleq	r0, r0, #2
 800a8ba:	3302      	addeq	r3, #2
 800a8bc:	2800      	cmp	r0, #0
 800a8be:	db05      	blt.n	800a8cc <__hi0bits+0x38>
 800a8c0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a8c4:	f103 0301 	add.w	r3, r3, #1
 800a8c8:	bf08      	it	eq
 800a8ca:	2320      	moveq	r3, #32
 800a8cc:	4618      	mov	r0, r3
 800a8ce:	4770      	bx	lr
 800a8d0:	2300      	movs	r3, #0
 800a8d2:	e7e4      	b.n	800a89e <__hi0bits+0xa>

0800a8d4 <__lo0bits>:
 800a8d4:	6803      	ldr	r3, [r0, #0]
 800a8d6:	f013 0207 	ands.w	r2, r3, #7
 800a8da:	d00c      	beq.n	800a8f6 <__lo0bits+0x22>
 800a8dc:	07d9      	lsls	r1, r3, #31
 800a8de:	d422      	bmi.n	800a926 <__lo0bits+0x52>
 800a8e0:	079a      	lsls	r2, r3, #30
 800a8e2:	bf49      	itett	mi
 800a8e4:	085b      	lsrmi	r3, r3, #1
 800a8e6:	089b      	lsrpl	r3, r3, #2
 800a8e8:	6003      	strmi	r3, [r0, #0]
 800a8ea:	2201      	movmi	r2, #1
 800a8ec:	bf5c      	itt	pl
 800a8ee:	6003      	strpl	r3, [r0, #0]
 800a8f0:	2202      	movpl	r2, #2
 800a8f2:	4610      	mov	r0, r2
 800a8f4:	4770      	bx	lr
 800a8f6:	b299      	uxth	r1, r3
 800a8f8:	b909      	cbnz	r1, 800a8fe <__lo0bits+0x2a>
 800a8fa:	0c1b      	lsrs	r3, r3, #16
 800a8fc:	2210      	movs	r2, #16
 800a8fe:	b2d9      	uxtb	r1, r3
 800a900:	b909      	cbnz	r1, 800a906 <__lo0bits+0x32>
 800a902:	3208      	adds	r2, #8
 800a904:	0a1b      	lsrs	r3, r3, #8
 800a906:	0719      	lsls	r1, r3, #28
 800a908:	bf04      	itt	eq
 800a90a:	091b      	lsreq	r3, r3, #4
 800a90c:	3204      	addeq	r2, #4
 800a90e:	0799      	lsls	r1, r3, #30
 800a910:	bf04      	itt	eq
 800a912:	089b      	lsreq	r3, r3, #2
 800a914:	3202      	addeq	r2, #2
 800a916:	07d9      	lsls	r1, r3, #31
 800a918:	d403      	bmi.n	800a922 <__lo0bits+0x4e>
 800a91a:	085b      	lsrs	r3, r3, #1
 800a91c:	f102 0201 	add.w	r2, r2, #1
 800a920:	d003      	beq.n	800a92a <__lo0bits+0x56>
 800a922:	6003      	str	r3, [r0, #0]
 800a924:	e7e5      	b.n	800a8f2 <__lo0bits+0x1e>
 800a926:	2200      	movs	r2, #0
 800a928:	e7e3      	b.n	800a8f2 <__lo0bits+0x1e>
 800a92a:	2220      	movs	r2, #32
 800a92c:	e7e1      	b.n	800a8f2 <__lo0bits+0x1e>
	...

0800a930 <__i2b>:
 800a930:	b510      	push	{r4, lr}
 800a932:	460c      	mov	r4, r1
 800a934:	2101      	movs	r1, #1
 800a936:	f7ff febb 	bl	800a6b0 <_Balloc>
 800a93a:	4602      	mov	r2, r0
 800a93c:	b928      	cbnz	r0, 800a94a <__i2b+0x1a>
 800a93e:	4b05      	ldr	r3, [pc, #20]	; (800a954 <__i2b+0x24>)
 800a940:	4805      	ldr	r0, [pc, #20]	; (800a958 <__i2b+0x28>)
 800a942:	f240 1145 	movw	r1, #325	; 0x145
 800a946:	f000 fd9d 	bl	800b484 <__assert_func>
 800a94a:	2301      	movs	r3, #1
 800a94c:	6144      	str	r4, [r0, #20]
 800a94e:	6103      	str	r3, [r0, #16]
 800a950:	bd10      	pop	{r4, pc}
 800a952:	bf00      	nop
 800a954:	0800bdd9 	.word	0x0800bdd9
 800a958:	0800be4a 	.word	0x0800be4a

0800a95c <__multiply>:
 800a95c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a960:	4691      	mov	r9, r2
 800a962:	690a      	ldr	r2, [r1, #16]
 800a964:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a968:	429a      	cmp	r2, r3
 800a96a:	bfb8      	it	lt
 800a96c:	460b      	movlt	r3, r1
 800a96e:	460c      	mov	r4, r1
 800a970:	bfbc      	itt	lt
 800a972:	464c      	movlt	r4, r9
 800a974:	4699      	movlt	r9, r3
 800a976:	6927      	ldr	r7, [r4, #16]
 800a978:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a97c:	68a3      	ldr	r3, [r4, #8]
 800a97e:	6861      	ldr	r1, [r4, #4]
 800a980:	eb07 060a 	add.w	r6, r7, sl
 800a984:	42b3      	cmp	r3, r6
 800a986:	b085      	sub	sp, #20
 800a988:	bfb8      	it	lt
 800a98a:	3101      	addlt	r1, #1
 800a98c:	f7ff fe90 	bl	800a6b0 <_Balloc>
 800a990:	b930      	cbnz	r0, 800a9a0 <__multiply+0x44>
 800a992:	4602      	mov	r2, r0
 800a994:	4b44      	ldr	r3, [pc, #272]	; (800aaa8 <__multiply+0x14c>)
 800a996:	4845      	ldr	r0, [pc, #276]	; (800aaac <__multiply+0x150>)
 800a998:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800a99c:	f000 fd72 	bl	800b484 <__assert_func>
 800a9a0:	f100 0514 	add.w	r5, r0, #20
 800a9a4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a9a8:	462b      	mov	r3, r5
 800a9aa:	2200      	movs	r2, #0
 800a9ac:	4543      	cmp	r3, r8
 800a9ae:	d321      	bcc.n	800a9f4 <__multiply+0x98>
 800a9b0:	f104 0314 	add.w	r3, r4, #20
 800a9b4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a9b8:	f109 0314 	add.w	r3, r9, #20
 800a9bc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a9c0:	9202      	str	r2, [sp, #8]
 800a9c2:	1b3a      	subs	r2, r7, r4
 800a9c4:	3a15      	subs	r2, #21
 800a9c6:	f022 0203 	bic.w	r2, r2, #3
 800a9ca:	3204      	adds	r2, #4
 800a9cc:	f104 0115 	add.w	r1, r4, #21
 800a9d0:	428f      	cmp	r7, r1
 800a9d2:	bf38      	it	cc
 800a9d4:	2204      	movcc	r2, #4
 800a9d6:	9201      	str	r2, [sp, #4]
 800a9d8:	9a02      	ldr	r2, [sp, #8]
 800a9da:	9303      	str	r3, [sp, #12]
 800a9dc:	429a      	cmp	r2, r3
 800a9de:	d80c      	bhi.n	800a9fa <__multiply+0x9e>
 800a9e0:	2e00      	cmp	r6, #0
 800a9e2:	dd03      	ble.n	800a9ec <__multiply+0x90>
 800a9e4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d05b      	beq.n	800aaa4 <__multiply+0x148>
 800a9ec:	6106      	str	r6, [r0, #16]
 800a9ee:	b005      	add	sp, #20
 800a9f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9f4:	f843 2b04 	str.w	r2, [r3], #4
 800a9f8:	e7d8      	b.n	800a9ac <__multiply+0x50>
 800a9fa:	f8b3 a000 	ldrh.w	sl, [r3]
 800a9fe:	f1ba 0f00 	cmp.w	sl, #0
 800aa02:	d024      	beq.n	800aa4e <__multiply+0xf2>
 800aa04:	f104 0e14 	add.w	lr, r4, #20
 800aa08:	46a9      	mov	r9, r5
 800aa0a:	f04f 0c00 	mov.w	ip, #0
 800aa0e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800aa12:	f8d9 1000 	ldr.w	r1, [r9]
 800aa16:	fa1f fb82 	uxth.w	fp, r2
 800aa1a:	b289      	uxth	r1, r1
 800aa1c:	fb0a 110b 	mla	r1, sl, fp, r1
 800aa20:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800aa24:	f8d9 2000 	ldr.w	r2, [r9]
 800aa28:	4461      	add	r1, ip
 800aa2a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800aa2e:	fb0a c20b 	mla	r2, sl, fp, ip
 800aa32:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800aa36:	b289      	uxth	r1, r1
 800aa38:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800aa3c:	4577      	cmp	r7, lr
 800aa3e:	f849 1b04 	str.w	r1, [r9], #4
 800aa42:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800aa46:	d8e2      	bhi.n	800aa0e <__multiply+0xb2>
 800aa48:	9a01      	ldr	r2, [sp, #4]
 800aa4a:	f845 c002 	str.w	ip, [r5, r2]
 800aa4e:	9a03      	ldr	r2, [sp, #12]
 800aa50:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800aa54:	3304      	adds	r3, #4
 800aa56:	f1b9 0f00 	cmp.w	r9, #0
 800aa5a:	d021      	beq.n	800aaa0 <__multiply+0x144>
 800aa5c:	6829      	ldr	r1, [r5, #0]
 800aa5e:	f104 0c14 	add.w	ip, r4, #20
 800aa62:	46ae      	mov	lr, r5
 800aa64:	f04f 0a00 	mov.w	sl, #0
 800aa68:	f8bc b000 	ldrh.w	fp, [ip]
 800aa6c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800aa70:	fb09 220b 	mla	r2, r9, fp, r2
 800aa74:	4452      	add	r2, sl
 800aa76:	b289      	uxth	r1, r1
 800aa78:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800aa7c:	f84e 1b04 	str.w	r1, [lr], #4
 800aa80:	f85c 1b04 	ldr.w	r1, [ip], #4
 800aa84:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800aa88:	f8be 1000 	ldrh.w	r1, [lr]
 800aa8c:	fb09 110a 	mla	r1, r9, sl, r1
 800aa90:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800aa94:	4567      	cmp	r7, ip
 800aa96:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800aa9a:	d8e5      	bhi.n	800aa68 <__multiply+0x10c>
 800aa9c:	9a01      	ldr	r2, [sp, #4]
 800aa9e:	50a9      	str	r1, [r5, r2]
 800aaa0:	3504      	adds	r5, #4
 800aaa2:	e799      	b.n	800a9d8 <__multiply+0x7c>
 800aaa4:	3e01      	subs	r6, #1
 800aaa6:	e79b      	b.n	800a9e0 <__multiply+0x84>
 800aaa8:	0800bdd9 	.word	0x0800bdd9
 800aaac:	0800be4a 	.word	0x0800be4a

0800aab0 <__pow5mult>:
 800aab0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aab4:	4615      	mov	r5, r2
 800aab6:	f012 0203 	ands.w	r2, r2, #3
 800aaba:	4606      	mov	r6, r0
 800aabc:	460f      	mov	r7, r1
 800aabe:	d007      	beq.n	800aad0 <__pow5mult+0x20>
 800aac0:	4c25      	ldr	r4, [pc, #148]	; (800ab58 <__pow5mult+0xa8>)
 800aac2:	3a01      	subs	r2, #1
 800aac4:	2300      	movs	r3, #0
 800aac6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800aaca:	f7ff fe53 	bl	800a774 <__multadd>
 800aace:	4607      	mov	r7, r0
 800aad0:	10ad      	asrs	r5, r5, #2
 800aad2:	d03d      	beq.n	800ab50 <__pow5mult+0xa0>
 800aad4:	69f4      	ldr	r4, [r6, #28]
 800aad6:	b97c      	cbnz	r4, 800aaf8 <__pow5mult+0x48>
 800aad8:	2010      	movs	r0, #16
 800aada:	f7ff fd23 	bl	800a524 <malloc>
 800aade:	4602      	mov	r2, r0
 800aae0:	61f0      	str	r0, [r6, #28]
 800aae2:	b928      	cbnz	r0, 800aaf0 <__pow5mult+0x40>
 800aae4:	4b1d      	ldr	r3, [pc, #116]	; (800ab5c <__pow5mult+0xac>)
 800aae6:	481e      	ldr	r0, [pc, #120]	; (800ab60 <__pow5mult+0xb0>)
 800aae8:	f240 11b3 	movw	r1, #435	; 0x1b3
 800aaec:	f000 fcca 	bl	800b484 <__assert_func>
 800aaf0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800aaf4:	6004      	str	r4, [r0, #0]
 800aaf6:	60c4      	str	r4, [r0, #12]
 800aaf8:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800aafc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ab00:	b94c      	cbnz	r4, 800ab16 <__pow5mult+0x66>
 800ab02:	f240 2171 	movw	r1, #625	; 0x271
 800ab06:	4630      	mov	r0, r6
 800ab08:	f7ff ff12 	bl	800a930 <__i2b>
 800ab0c:	2300      	movs	r3, #0
 800ab0e:	f8c8 0008 	str.w	r0, [r8, #8]
 800ab12:	4604      	mov	r4, r0
 800ab14:	6003      	str	r3, [r0, #0]
 800ab16:	f04f 0900 	mov.w	r9, #0
 800ab1a:	07eb      	lsls	r3, r5, #31
 800ab1c:	d50a      	bpl.n	800ab34 <__pow5mult+0x84>
 800ab1e:	4639      	mov	r1, r7
 800ab20:	4622      	mov	r2, r4
 800ab22:	4630      	mov	r0, r6
 800ab24:	f7ff ff1a 	bl	800a95c <__multiply>
 800ab28:	4639      	mov	r1, r7
 800ab2a:	4680      	mov	r8, r0
 800ab2c:	4630      	mov	r0, r6
 800ab2e:	f7ff fdff 	bl	800a730 <_Bfree>
 800ab32:	4647      	mov	r7, r8
 800ab34:	106d      	asrs	r5, r5, #1
 800ab36:	d00b      	beq.n	800ab50 <__pow5mult+0xa0>
 800ab38:	6820      	ldr	r0, [r4, #0]
 800ab3a:	b938      	cbnz	r0, 800ab4c <__pow5mult+0x9c>
 800ab3c:	4622      	mov	r2, r4
 800ab3e:	4621      	mov	r1, r4
 800ab40:	4630      	mov	r0, r6
 800ab42:	f7ff ff0b 	bl	800a95c <__multiply>
 800ab46:	6020      	str	r0, [r4, #0]
 800ab48:	f8c0 9000 	str.w	r9, [r0]
 800ab4c:	4604      	mov	r4, r0
 800ab4e:	e7e4      	b.n	800ab1a <__pow5mult+0x6a>
 800ab50:	4638      	mov	r0, r7
 800ab52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab56:	bf00      	nop
 800ab58:	0800bf98 	.word	0x0800bf98
 800ab5c:	0800bd6a 	.word	0x0800bd6a
 800ab60:	0800be4a 	.word	0x0800be4a

0800ab64 <__lshift>:
 800ab64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab68:	460c      	mov	r4, r1
 800ab6a:	6849      	ldr	r1, [r1, #4]
 800ab6c:	6923      	ldr	r3, [r4, #16]
 800ab6e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ab72:	68a3      	ldr	r3, [r4, #8]
 800ab74:	4607      	mov	r7, r0
 800ab76:	4691      	mov	r9, r2
 800ab78:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ab7c:	f108 0601 	add.w	r6, r8, #1
 800ab80:	42b3      	cmp	r3, r6
 800ab82:	db0b      	blt.n	800ab9c <__lshift+0x38>
 800ab84:	4638      	mov	r0, r7
 800ab86:	f7ff fd93 	bl	800a6b0 <_Balloc>
 800ab8a:	4605      	mov	r5, r0
 800ab8c:	b948      	cbnz	r0, 800aba2 <__lshift+0x3e>
 800ab8e:	4602      	mov	r2, r0
 800ab90:	4b28      	ldr	r3, [pc, #160]	; (800ac34 <__lshift+0xd0>)
 800ab92:	4829      	ldr	r0, [pc, #164]	; (800ac38 <__lshift+0xd4>)
 800ab94:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800ab98:	f000 fc74 	bl	800b484 <__assert_func>
 800ab9c:	3101      	adds	r1, #1
 800ab9e:	005b      	lsls	r3, r3, #1
 800aba0:	e7ee      	b.n	800ab80 <__lshift+0x1c>
 800aba2:	2300      	movs	r3, #0
 800aba4:	f100 0114 	add.w	r1, r0, #20
 800aba8:	f100 0210 	add.w	r2, r0, #16
 800abac:	4618      	mov	r0, r3
 800abae:	4553      	cmp	r3, sl
 800abb0:	db33      	blt.n	800ac1a <__lshift+0xb6>
 800abb2:	6920      	ldr	r0, [r4, #16]
 800abb4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800abb8:	f104 0314 	add.w	r3, r4, #20
 800abbc:	f019 091f 	ands.w	r9, r9, #31
 800abc0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800abc4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800abc8:	d02b      	beq.n	800ac22 <__lshift+0xbe>
 800abca:	f1c9 0e20 	rsb	lr, r9, #32
 800abce:	468a      	mov	sl, r1
 800abd0:	2200      	movs	r2, #0
 800abd2:	6818      	ldr	r0, [r3, #0]
 800abd4:	fa00 f009 	lsl.w	r0, r0, r9
 800abd8:	4310      	orrs	r0, r2
 800abda:	f84a 0b04 	str.w	r0, [sl], #4
 800abde:	f853 2b04 	ldr.w	r2, [r3], #4
 800abe2:	459c      	cmp	ip, r3
 800abe4:	fa22 f20e 	lsr.w	r2, r2, lr
 800abe8:	d8f3      	bhi.n	800abd2 <__lshift+0x6e>
 800abea:	ebac 0304 	sub.w	r3, ip, r4
 800abee:	3b15      	subs	r3, #21
 800abf0:	f023 0303 	bic.w	r3, r3, #3
 800abf4:	3304      	adds	r3, #4
 800abf6:	f104 0015 	add.w	r0, r4, #21
 800abfa:	4584      	cmp	ip, r0
 800abfc:	bf38      	it	cc
 800abfe:	2304      	movcc	r3, #4
 800ac00:	50ca      	str	r2, [r1, r3]
 800ac02:	b10a      	cbz	r2, 800ac08 <__lshift+0xa4>
 800ac04:	f108 0602 	add.w	r6, r8, #2
 800ac08:	3e01      	subs	r6, #1
 800ac0a:	4638      	mov	r0, r7
 800ac0c:	612e      	str	r6, [r5, #16]
 800ac0e:	4621      	mov	r1, r4
 800ac10:	f7ff fd8e 	bl	800a730 <_Bfree>
 800ac14:	4628      	mov	r0, r5
 800ac16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac1a:	f842 0f04 	str.w	r0, [r2, #4]!
 800ac1e:	3301      	adds	r3, #1
 800ac20:	e7c5      	b.n	800abae <__lshift+0x4a>
 800ac22:	3904      	subs	r1, #4
 800ac24:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac28:	f841 2f04 	str.w	r2, [r1, #4]!
 800ac2c:	459c      	cmp	ip, r3
 800ac2e:	d8f9      	bhi.n	800ac24 <__lshift+0xc0>
 800ac30:	e7ea      	b.n	800ac08 <__lshift+0xa4>
 800ac32:	bf00      	nop
 800ac34:	0800bdd9 	.word	0x0800bdd9
 800ac38:	0800be4a 	.word	0x0800be4a

0800ac3c <__mcmp>:
 800ac3c:	b530      	push	{r4, r5, lr}
 800ac3e:	6902      	ldr	r2, [r0, #16]
 800ac40:	690c      	ldr	r4, [r1, #16]
 800ac42:	1b12      	subs	r2, r2, r4
 800ac44:	d10e      	bne.n	800ac64 <__mcmp+0x28>
 800ac46:	f100 0314 	add.w	r3, r0, #20
 800ac4a:	3114      	adds	r1, #20
 800ac4c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800ac50:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800ac54:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800ac58:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800ac5c:	42a5      	cmp	r5, r4
 800ac5e:	d003      	beq.n	800ac68 <__mcmp+0x2c>
 800ac60:	d305      	bcc.n	800ac6e <__mcmp+0x32>
 800ac62:	2201      	movs	r2, #1
 800ac64:	4610      	mov	r0, r2
 800ac66:	bd30      	pop	{r4, r5, pc}
 800ac68:	4283      	cmp	r3, r0
 800ac6a:	d3f3      	bcc.n	800ac54 <__mcmp+0x18>
 800ac6c:	e7fa      	b.n	800ac64 <__mcmp+0x28>
 800ac6e:	f04f 32ff 	mov.w	r2, #4294967295
 800ac72:	e7f7      	b.n	800ac64 <__mcmp+0x28>

0800ac74 <__mdiff>:
 800ac74:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac78:	460c      	mov	r4, r1
 800ac7a:	4606      	mov	r6, r0
 800ac7c:	4611      	mov	r1, r2
 800ac7e:	4620      	mov	r0, r4
 800ac80:	4690      	mov	r8, r2
 800ac82:	f7ff ffdb 	bl	800ac3c <__mcmp>
 800ac86:	1e05      	subs	r5, r0, #0
 800ac88:	d110      	bne.n	800acac <__mdiff+0x38>
 800ac8a:	4629      	mov	r1, r5
 800ac8c:	4630      	mov	r0, r6
 800ac8e:	f7ff fd0f 	bl	800a6b0 <_Balloc>
 800ac92:	b930      	cbnz	r0, 800aca2 <__mdiff+0x2e>
 800ac94:	4b3a      	ldr	r3, [pc, #232]	; (800ad80 <__mdiff+0x10c>)
 800ac96:	4602      	mov	r2, r0
 800ac98:	f240 2137 	movw	r1, #567	; 0x237
 800ac9c:	4839      	ldr	r0, [pc, #228]	; (800ad84 <__mdiff+0x110>)
 800ac9e:	f000 fbf1 	bl	800b484 <__assert_func>
 800aca2:	2301      	movs	r3, #1
 800aca4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800aca8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acac:	bfa4      	itt	ge
 800acae:	4643      	movge	r3, r8
 800acb0:	46a0      	movge	r8, r4
 800acb2:	4630      	mov	r0, r6
 800acb4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800acb8:	bfa6      	itte	ge
 800acba:	461c      	movge	r4, r3
 800acbc:	2500      	movge	r5, #0
 800acbe:	2501      	movlt	r5, #1
 800acc0:	f7ff fcf6 	bl	800a6b0 <_Balloc>
 800acc4:	b920      	cbnz	r0, 800acd0 <__mdiff+0x5c>
 800acc6:	4b2e      	ldr	r3, [pc, #184]	; (800ad80 <__mdiff+0x10c>)
 800acc8:	4602      	mov	r2, r0
 800acca:	f240 2145 	movw	r1, #581	; 0x245
 800acce:	e7e5      	b.n	800ac9c <__mdiff+0x28>
 800acd0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800acd4:	6926      	ldr	r6, [r4, #16]
 800acd6:	60c5      	str	r5, [r0, #12]
 800acd8:	f104 0914 	add.w	r9, r4, #20
 800acdc:	f108 0514 	add.w	r5, r8, #20
 800ace0:	f100 0e14 	add.w	lr, r0, #20
 800ace4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800ace8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800acec:	f108 0210 	add.w	r2, r8, #16
 800acf0:	46f2      	mov	sl, lr
 800acf2:	2100      	movs	r1, #0
 800acf4:	f859 3b04 	ldr.w	r3, [r9], #4
 800acf8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800acfc:	fa11 f88b 	uxtah	r8, r1, fp
 800ad00:	b299      	uxth	r1, r3
 800ad02:	0c1b      	lsrs	r3, r3, #16
 800ad04:	eba8 0801 	sub.w	r8, r8, r1
 800ad08:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800ad0c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800ad10:	fa1f f888 	uxth.w	r8, r8
 800ad14:	1419      	asrs	r1, r3, #16
 800ad16:	454e      	cmp	r6, r9
 800ad18:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800ad1c:	f84a 3b04 	str.w	r3, [sl], #4
 800ad20:	d8e8      	bhi.n	800acf4 <__mdiff+0x80>
 800ad22:	1b33      	subs	r3, r6, r4
 800ad24:	3b15      	subs	r3, #21
 800ad26:	f023 0303 	bic.w	r3, r3, #3
 800ad2a:	3304      	adds	r3, #4
 800ad2c:	3415      	adds	r4, #21
 800ad2e:	42a6      	cmp	r6, r4
 800ad30:	bf38      	it	cc
 800ad32:	2304      	movcc	r3, #4
 800ad34:	441d      	add	r5, r3
 800ad36:	4473      	add	r3, lr
 800ad38:	469e      	mov	lr, r3
 800ad3a:	462e      	mov	r6, r5
 800ad3c:	4566      	cmp	r6, ip
 800ad3e:	d30e      	bcc.n	800ad5e <__mdiff+0xea>
 800ad40:	f10c 0203 	add.w	r2, ip, #3
 800ad44:	1b52      	subs	r2, r2, r5
 800ad46:	f022 0203 	bic.w	r2, r2, #3
 800ad4a:	3d03      	subs	r5, #3
 800ad4c:	45ac      	cmp	ip, r5
 800ad4e:	bf38      	it	cc
 800ad50:	2200      	movcc	r2, #0
 800ad52:	4413      	add	r3, r2
 800ad54:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800ad58:	b17a      	cbz	r2, 800ad7a <__mdiff+0x106>
 800ad5a:	6107      	str	r7, [r0, #16]
 800ad5c:	e7a4      	b.n	800aca8 <__mdiff+0x34>
 800ad5e:	f856 8b04 	ldr.w	r8, [r6], #4
 800ad62:	fa11 f288 	uxtah	r2, r1, r8
 800ad66:	1414      	asrs	r4, r2, #16
 800ad68:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800ad6c:	b292      	uxth	r2, r2
 800ad6e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800ad72:	f84e 2b04 	str.w	r2, [lr], #4
 800ad76:	1421      	asrs	r1, r4, #16
 800ad78:	e7e0      	b.n	800ad3c <__mdiff+0xc8>
 800ad7a:	3f01      	subs	r7, #1
 800ad7c:	e7ea      	b.n	800ad54 <__mdiff+0xe0>
 800ad7e:	bf00      	nop
 800ad80:	0800bdd9 	.word	0x0800bdd9
 800ad84:	0800be4a 	.word	0x0800be4a

0800ad88 <__ulp>:
 800ad88:	b082      	sub	sp, #8
 800ad8a:	ed8d 0b00 	vstr	d0, [sp]
 800ad8e:	9a01      	ldr	r2, [sp, #4]
 800ad90:	4b0f      	ldr	r3, [pc, #60]	; (800add0 <__ulp+0x48>)
 800ad92:	4013      	ands	r3, r2
 800ad94:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800ad98:	2b00      	cmp	r3, #0
 800ad9a:	dc08      	bgt.n	800adae <__ulp+0x26>
 800ad9c:	425b      	negs	r3, r3
 800ad9e:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800ada2:	ea4f 5223 	mov.w	r2, r3, asr #20
 800ada6:	da04      	bge.n	800adb2 <__ulp+0x2a>
 800ada8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800adac:	4113      	asrs	r3, r2
 800adae:	2200      	movs	r2, #0
 800adb0:	e008      	b.n	800adc4 <__ulp+0x3c>
 800adb2:	f1a2 0314 	sub.w	r3, r2, #20
 800adb6:	2b1e      	cmp	r3, #30
 800adb8:	bfda      	itte	le
 800adba:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800adbe:	40da      	lsrle	r2, r3
 800adc0:	2201      	movgt	r2, #1
 800adc2:	2300      	movs	r3, #0
 800adc4:	4619      	mov	r1, r3
 800adc6:	4610      	mov	r0, r2
 800adc8:	ec41 0b10 	vmov	d0, r0, r1
 800adcc:	b002      	add	sp, #8
 800adce:	4770      	bx	lr
 800add0:	7ff00000 	.word	0x7ff00000

0800add4 <__b2d>:
 800add4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800add8:	6906      	ldr	r6, [r0, #16]
 800adda:	f100 0814 	add.w	r8, r0, #20
 800adde:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800ade2:	1f37      	subs	r7, r6, #4
 800ade4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ade8:	4610      	mov	r0, r2
 800adea:	f7ff fd53 	bl	800a894 <__hi0bits>
 800adee:	f1c0 0320 	rsb	r3, r0, #32
 800adf2:	280a      	cmp	r0, #10
 800adf4:	600b      	str	r3, [r1, #0]
 800adf6:	491b      	ldr	r1, [pc, #108]	; (800ae64 <__b2d+0x90>)
 800adf8:	dc15      	bgt.n	800ae26 <__b2d+0x52>
 800adfa:	f1c0 0c0b 	rsb	ip, r0, #11
 800adfe:	fa22 f30c 	lsr.w	r3, r2, ip
 800ae02:	45b8      	cmp	r8, r7
 800ae04:	ea43 0501 	orr.w	r5, r3, r1
 800ae08:	bf34      	ite	cc
 800ae0a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ae0e:	2300      	movcs	r3, #0
 800ae10:	3015      	adds	r0, #21
 800ae12:	fa02 f000 	lsl.w	r0, r2, r0
 800ae16:	fa23 f30c 	lsr.w	r3, r3, ip
 800ae1a:	4303      	orrs	r3, r0
 800ae1c:	461c      	mov	r4, r3
 800ae1e:	ec45 4b10 	vmov	d0, r4, r5
 800ae22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ae26:	45b8      	cmp	r8, r7
 800ae28:	bf3a      	itte	cc
 800ae2a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ae2e:	f1a6 0708 	subcc.w	r7, r6, #8
 800ae32:	2300      	movcs	r3, #0
 800ae34:	380b      	subs	r0, #11
 800ae36:	d012      	beq.n	800ae5e <__b2d+0x8a>
 800ae38:	f1c0 0120 	rsb	r1, r0, #32
 800ae3c:	fa23 f401 	lsr.w	r4, r3, r1
 800ae40:	4082      	lsls	r2, r0
 800ae42:	4322      	orrs	r2, r4
 800ae44:	4547      	cmp	r7, r8
 800ae46:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800ae4a:	bf8c      	ite	hi
 800ae4c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800ae50:	2200      	movls	r2, #0
 800ae52:	4083      	lsls	r3, r0
 800ae54:	40ca      	lsrs	r2, r1
 800ae56:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800ae5a:	4313      	orrs	r3, r2
 800ae5c:	e7de      	b.n	800ae1c <__b2d+0x48>
 800ae5e:	ea42 0501 	orr.w	r5, r2, r1
 800ae62:	e7db      	b.n	800ae1c <__b2d+0x48>
 800ae64:	3ff00000 	.word	0x3ff00000

0800ae68 <__d2b>:
 800ae68:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ae6c:	460f      	mov	r7, r1
 800ae6e:	2101      	movs	r1, #1
 800ae70:	ec59 8b10 	vmov	r8, r9, d0
 800ae74:	4616      	mov	r6, r2
 800ae76:	f7ff fc1b 	bl	800a6b0 <_Balloc>
 800ae7a:	4604      	mov	r4, r0
 800ae7c:	b930      	cbnz	r0, 800ae8c <__d2b+0x24>
 800ae7e:	4602      	mov	r2, r0
 800ae80:	4b24      	ldr	r3, [pc, #144]	; (800af14 <__d2b+0xac>)
 800ae82:	4825      	ldr	r0, [pc, #148]	; (800af18 <__d2b+0xb0>)
 800ae84:	f240 310f 	movw	r1, #783	; 0x30f
 800ae88:	f000 fafc 	bl	800b484 <__assert_func>
 800ae8c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ae90:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ae94:	bb2d      	cbnz	r5, 800aee2 <__d2b+0x7a>
 800ae96:	9301      	str	r3, [sp, #4]
 800ae98:	f1b8 0300 	subs.w	r3, r8, #0
 800ae9c:	d026      	beq.n	800aeec <__d2b+0x84>
 800ae9e:	4668      	mov	r0, sp
 800aea0:	9300      	str	r3, [sp, #0]
 800aea2:	f7ff fd17 	bl	800a8d4 <__lo0bits>
 800aea6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800aeaa:	b1e8      	cbz	r0, 800aee8 <__d2b+0x80>
 800aeac:	f1c0 0320 	rsb	r3, r0, #32
 800aeb0:	fa02 f303 	lsl.w	r3, r2, r3
 800aeb4:	430b      	orrs	r3, r1
 800aeb6:	40c2      	lsrs	r2, r0
 800aeb8:	6163      	str	r3, [r4, #20]
 800aeba:	9201      	str	r2, [sp, #4]
 800aebc:	9b01      	ldr	r3, [sp, #4]
 800aebe:	61a3      	str	r3, [r4, #24]
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	bf14      	ite	ne
 800aec4:	2202      	movne	r2, #2
 800aec6:	2201      	moveq	r2, #1
 800aec8:	6122      	str	r2, [r4, #16]
 800aeca:	b1bd      	cbz	r5, 800aefc <__d2b+0x94>
 800aecc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800aed0:	4405      	add	r5, r0
 800aed2:	603d      	str	r5, [r7, #0]
 800aed4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800aed8:	6030      	str	r0, [r6, #0]
 800aeda:	4620      	mov	r0, r4
 800aedc:	b003      	add	sp, #12
 800aede:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aee2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800aee6:	e7d6      	b.n	800ae96 <__d2b+0x2e>
 800aee8:	6161      	str	r1, [r4, #20]
 800aeea:	e7e7      	b.n	800aebc <__d2b+0x54>
 800aeec:	a801      	add	r0, sp, #4
 800aeee:	f7ff fcf1 	bl	800a8d4 <__lo0bits>
 800aef2:	9b01      	ldr	r3, [sp, #4]
 800aef4:	6163      	str	r3, [r4, #20]
 800aef6:	3020      	adds	r0, #32
 800aef8:	2201      	movs	r2, #1
 800aefa:	e7e5      	b.n	800aec8 <__d2b+0x60>
 800aefc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800af00:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800af04:	6038      	str	r0, [r7, #0]
 800af06:	6918      	ldr	r0, [r3, #16]
 800af08:	f7ff fcc4 	bl	800a894 <__hi0bits>
 800af0c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800af10:	e7e2      	b.n	800aed8 <__d2b+0x70>
 800af12:	bf00      	nop
 800af14:	0800bdd9 	.word	0x0800bdd9
 800af18:	0800be4a 	.word	0x0800be4a

0800af1c <__ratio>:
 800af1c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af20:	4688      	mov	r8, r1
 800af22:	4669      	mov	r1, sp
 800af24:	4681      	mov	r9, r0
 800af26:	f7ff ff55 	bl	800add4 <__b2d>
 800af2a:	a901      	add	r1, sp, #4
 800af2c:	4640      	mov	r0, r8
 800af2e:	ec55 4b10 	vmov	r4, r5, d0
 800af32:	f7ff ff4f 	bl	800add4 <__b2d>
 800af36:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800af3a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800af3e:	eba3 0c02 	sub.w	ip, r3, r2
 800af42:	e9dd 3200 	ldrd	r3, r2, [sp]
 800af46:	1a9b      	subs	r3, r3, r2
 800af48:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800af4c:	ec51 0b10 	vmov	r0, r1, d0
 800af50:	2b00      	cmp	r3, #0
 800af52:	bfd6      	itet	le
 800af54:	460a      	movle	r2, r1
 800af56:	462a      	movgt	r2, r5
 800af58:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800af5c:	468b      	mov	fp, r1
 800af5e:	462f      	mov	r7, r5
 800af60:	bfd4      	ite	le
 800af62:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800af66:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800af6a:	4620      	mov	r0, r4
 800af6c:	ee10 2a10 	vmov	r2, s0
 800af70:	465b      	mov	r3, fp
 800af72:	4639      	mov	r1, r7
 800af74:	f7f5 fc7a 	bl	800086c <__aeabi_ddiv>
 800af78:	ec41 0b10 	vmov	d0, r0, r1
 800af7c:	b003      	add	sp, #12
 800af7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800af82 <__copybits>:
 800af82:	3901      	subs	r1, #1
 800af84:	b570      	push	{r4, r5, r6, lr}
 800af86:	1149      	asrs	r1, r1, #5
 800af88:	6914      	ldr	r4, [r2, #16]
 800af8a:	3101      	adds	r1, #1
 800af8c:	f102 0314 	add.w	r3, r2, #20
 800af90:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800af94:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800af98:	1f05      	subs	r5, r0, #4
 800af9a:	42a3      	cmp	r3, r4
 800af9c:	d30c      	bcc.n	800afb8 <__copybits+0x36>
 800af9e:	1aa3      	subs	r3, r4, r2
 800afa0:	3b11      	subs	r3, #17
 800afa2:	f023 0303 	bic.w	r3, r3, #3
 800afa6:	3211      	adds	r2, #17
 800afa8:	42a2      	cmp	r2, r4
 800afaa:	bf88      	it	hi
 800afac:	2300      	movhi	r3, #0
 800afae:	4418      	add	r0, r3
 800afb0:	2300      	movs	r3, #0
 800afb2:	4288      	cmp	r0, r1
 800afb4:	d305      	bcc.n	800afc2 <__copybits+0x40>
 800afb6:	bd70      	pop	{r4, r5, r6, pc}
 800afb8:	f853 6b04 	ldr.w	r6, [r3], #4
 800afbc:	f845 6f04 	str.w	r6, [r5, #4]!
 800afc0:	e7eb      	b.n	800af9a <__copybits+0x18>
 800afc2:	f840 3b04 	str.w	r3, [r0], #4
 800afc6:	e7f4      	b.n	800afb2 <__copybits+0x30>

0800afc8 <__any_on>:
 800afc8:	f100 0214 	add.w	r2, r0, #20
 800afcc:	6900      	ldr	r0, [r0, #16]
 800afce:	114b      	asrs	r3, r1, #5
 800afd0:	4298      	cmp	r0, r3
 800afd2:	b510      	push	{r4, lr}
 800afd4:	db11      	blt.n	800affa <__any_on+0x32>
 800afd6:	dd0a      	ble.n	800afee <__any_on+0x26>
 800afd8:	f011 011f 	ands.w	r1, r1, #31
 800afdc:	d007      	beq.n	800afee <__any_on+0x26>
 800afde:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800afe2:	fa24 f001 	lsr.w	r0, r4, r1
 800afe6:	fa00 f101 	lsl.w	r1, r0, r1
 800afea:	428c      	cmp	r4, r1
 800afec:	d10b      	bne.n	800b006 <__any_on+0x3e>
 800afee:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800aff2:	4293      	cmp	r3, r2
 800aff4:	d803      	bhi.n	800affe <__any_on+0x36>
 800aff6:	2000      	movs	r0, #0
 800aff8:	bd10      	pop	{r4, pc}
 800affa:	4603      	mov	r3, r0
 800affc:	e7f7      	b.n	800afee <__any_on+0x26>
 800affe:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b002:	2900      	cmp	r1, #0
 800b004:	d0f5      	beq.n	800aff2 <__any_on+0x2a>
 800b006:	2001      	movs	r0, #1
 800b008:	e7f6      	b.n	800aff8 <__any_on+0x30>

0800b00a <__ascii_wctomb>:
 800b00a:	b149      	cbz	r1, 800b020 <__ascii_wctomb+0x16>
 800b00c:	2aff      	cmp	r2, #255	; 0xff
 800b00e:	bf85      	ittet	hi
 800b010:	238a      	movhi	r3, #138	; 0x8a
 800b012:	6003      	strhi	r3, [r0, #0]
 800b014:	700a      	strbls	r2, [r1, #0]
 800b016:	f04f 30ff 	movhi.w	r0, #4294967295
 800b01a:	bf98      	it	ls
 800b01c:	2001      	movls	r0, #1
 800b01e:	4770      	bx	lr
 800b020:	4608      	mov	r0, r1
 800b022:	4770      	bx	lr

0800b024 <__ssputs_r>:
 800b024:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b028:	688e      	ldr	r6, [r1, #8]
 800b02a:	461f      	mov	r7, r3
 800b02c:	42be      	cmp	r6, r7
 800b02e:	680b      	ldr	r3, [r1, #0]
 800b030:	4682      	mov	sl, r0
 800b032:	460c      	mov	r4, r1
 800b034:	4690      	mov	r8, r2
 800b036:	d82c      	bhi.n	800b092 <__ssputs_r+0x6e>
 800b038:	898a      	ldrh	r2, [r1, #12]
 800b03a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b03e:	d026      	beq.n	800b08e <__ssputs_r+0x6a>
 800b040:	6965      	ldr	r5, [r4, #20]
 800b042:	6909      	ldr	r1, [r1, #16]
 800b044:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b048:	eba3 0901 	sub.w	r9, r3, r1
 800b04c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b050:	1c7b      	adds	r3, r7, #1
 800b052:	444b      	add	r3, r9
 800b054:	106d      	asrs	r5, r5, #1
 800b056:	429d      	cmp	r5, r3
 800b058:	bf38      	it	cc
 800b05a:	461d      	movcc	r5, r3
 800b05c:	0553      	lsls	r3, r2, #21
 800b05e:	d527      	bpl.n	800b0b0 <__ssputs_r+0x8c>
 800b060:	4629      	mov	r1, r5
 800b062:	f7ff fa87 	bl	800a574 <_malloc_r>
 800b066:	4606      	mov	r6, r0
 800b068:	b360      	cbz	r0, 800b0c4 <__ssputs_r+0xa0>
 800b06a:	6921      	ldr	r1, [r4, #16]
 800b06c:	464a      	mov	r2, r9
 800b06e:	f7fe f823 	bl	80090b8 <memcpy>
 800b072:	89a3      	ldrh	r3, [r4, #12]
 800b074:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b078:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b07c:	81a3      	strh	r3, [r4, #12]
 800b07e:	6126      	str	r6, [r4, #16]
 800b080:	6165      	str	r5, [r4, #20]
 800b082:	444e      	add	r6, r9
 800b084:	eba5 0509 	sub.w	r5, r5, r9
 800b088:	6026      	str	r6, [r4, #0]
 800b08a:	60a5      	str	r5, [r4, #8]
 800b08c:	463e      	mov	r6, r7
 800b08e:	42be      	cmp	r6, r7
 800b090:	d900      	bls.n	800b094 <__ssputs_r+0x70>
 800b092:	463e      	mov	r6, r7
 800b094:	6820      	ldr	r0, [r4, #0]
 800b096:	4632      	mov	r2, r6
 800b098:	4641      	mov	r1, r8
 800b09a:	f000 f9c9 	bl	800b430 <memmove>
 800b09e:	68a3      	ldr	r3, [r4, #8]
 800b0a0:	1b9b      	subs	r3, r3, r6
 800b0a2:	60a3      	str	r3, [r4, #8]
 800b0a4:	6823      	ldr	r3, [r4, #0]
 800b0a6:	4433      	add	r3, r6
 800b0a8:	6023      	str	r3, [r4, #0]
 800b0aa:	2000      	movs	r0, #0
 800b0ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b0b0:	462a      	mov	r2, r5
 800b0b2:	f000 fa1b 	bl	800b4ec <_realloc_r>
 800b0b6:	4606      	mov	r6, r0
 800b0b8:	2800      	cmp	r0, #0
 800b0ba:	d1e0      	bne.n	800b07e <__ssputs_r+0x5a>
 800b0bc:	6921      	ldr	r1, [r4, #16]
 800b0be:	4650      	mov	r0, sl
 800b0c0:	f7fe fe8c 	bl	8009ddc <_free_r>
 800b0c4:	230c      	movs	r3, #12
 800b0c6:	f8ca 3000 	str.w	r3, [sl]
 800b0ca:	89a3      	ldrh	r3, [r4, #12]
 800b0cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b0d0:	81a3      	strh	r3, [r4, #12]
 800b0d2:	f04f 30ff 	mov.w	r0, #4294967295
 800b0d6:	e7e9      	b.n	800b0ac <__ssputs_r+0x88>

0800b0d8 <_svfiprintf_r>:
 800b0d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0dc:	4698      	mov	r8, r3
 800b0de:	898b      	ldrh	r3, [r1, #12]
 800b0e0:	061b      	lsls	r3, r3, #24
 800b0e2:	b09d      	sub	sp, #116	; 0x74
 800b0e4:	4607      	mov	r7, r0
 800b0e6:	460d      	mov	r5, r1
 800b0e8:	4614      	mov	r4, r2
 800b0ea:	d50e      	bpl.n	800b10a <_svfiprintf_r+0x32>
 800b0ec:	690b      	ldr	r3, [r1, #16]
 800b0ee:	b963      	cbnz	r3, 800b10a <_svfiprintf_r+0x32>
 800b0f0:	2140      	movs	r1, #64	; 0x40
 800b0f2:	f7ff fa3f 	bl	800a574 <_malloc_r>
 800b0f6:	6028      	str	r0, [r5, #0]
 800b0f8:	6128      	str	r0, [r5, #16]
 800b0fa:	b920      	cbnz	r0, 800b106 <_svfiprintf_r+0x2e>
 800b0fc:	230c      	movs	r3, #12
 800b0fe:	603b      	str	r3, [r7, #0]
 800b100:	f04f 30ff 	mov.w	r0, #4294967295
 800b104:	e0d0      	b.n	800b2a8 <_svfiprintf_r+0x1d0>
 800b106:	2340      	movs	r3, #64	; 0x40
 800b108:	616b      	str	r3, [r5, #20]
 800b10a:	2300      	movs	r3, #0
 800b10c:	9309      	str	r3, [sp, #36]	; 0x24
 800b10e:	2320      	movs	r3, #32
 800b110:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b114:	f8cd 800c 	str.w	r8, [sp, #12]
 800b118:	2330      	movs	r3, #48	; 0x30
 800b11a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800b2c0 <_svfiprintf_r+0x1e8>
 800b11e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b122:	f04f 0901 	mov.w	r9, #1
 800b126:	4623      	mov	r3, r4
 800b128:	469a      	mov	sl, r3
 800b12a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b12e:	b10a      	cbz	r2, 800b134 <_svfiprintf_r+0x5c>
 800b130:	2a25      	cmp	r2, #37	; 0x25
 800b132:	d1f9      	bne.n	800b128 <_svfiprintf_r+0x50>
 800b134:	ebba 0b04 	subs.w	fp, sl, r4
 800b138:	d00b      	beq.n	800b152 <_svfiprintf_r+0x7a>
 800b13a:	465b      	mov	r3, fp
 800b13c:	4622      	mov	r2, r4
 800b13e:	4629      	mov	r1, r5
 800b140:	4638      	mov	r0, r7
 800b142:	f7ff ff6f 	bl	800b024 <__ssputs_r>
 800b146:	3001      	adds	r0, #1
 800b148:	f000 80a9 	beq.w	800b29e <_svfiprintf_r+0x1c6>
 800b14c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b14e:	445a      	add	r2, fp
 800b150:	9209      	str	r2, [sp, #36]	; 0x24
 800b152:	f89a 3000 	ldrb.w	r3, [sl]
 800b156:	2b00      	cmp	r3, #0
 800b158:	f000 80a1 	beq.w	800b29e <_svfiprintf_r+0x1c6>
 800b15c:	2300      	movs	r3, #0
 800b15e:	f04f 32ff 	mov.w	r2, #4294967295
 800b162:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b166:	f10a 0a01 	add.w	sl, sl, #1
 800b16a:	9304      	str	r3, [sp, #16]
 800b16c:	9307      	str	r3, [sp, #28]
 800b16e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b172:	931a      	str	r3, [sp, #104]	; 0x68
 800b174:	4654      	mov	r4, sl
 800b176:	2205      	movs	r2, #5
 800b178:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b17c:	4850      	ldr	r0, [pc, #320]	; (800b2c0 <_svfiprintf_r+0x1e8>)
 800b17e:	f7f5 f837 	bl	80001f0 <memchr>
 800b182:	9a04      	ldr	r2, [sp, #16]
 800b184:	b9d8      	cbnz	r0, 800b1be <_svfiprintf_r+0xe6>
 800b186:	06d0      	lsls	r0, r2, #27
 800b188:	bf44      	itt	mi
 800b18a:	2320      	movmi	r3, #32
 800b18c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b190:	0711      	lsls	r1, r2, #28
 800b192:	bf44      	itt	mi
 800b194:	232b      	movmi	r3, #43	; 0x2b
 800b196:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b19a:	f89a 3000 	ldrb.w	r3, [sl]
 800b19e:	2b2a      	cmp	r3, #42	; 0x2a
 800b1a0:	d015      	beq.n	800b1ce <_svfiprintf_r+0xf6>
 800b1a2:	9a07      	ldr	r2, [sp, #28]
 800b1a4:	4654      	mov	r4, sl
 800b1a6:	2000      	movs	r0, #0
 800b1a8:	f04f 0c0a 	mov.w	ip, #10
 800b1ac:	4621      	mov	r1, r4
 800b1ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b1b2:	3b30      	subs	r3, #48	; 0x30
 800b1b4:	2b09      	cmp	r3, #9
 800b1b6:	d94d      	bls.n	800b254 <_svfiprintf_r+0x17c>
 800b1b8:	b1b0      	cbz	r0, 800b1e8 <_svfiprintf_r+0x110>
 800b1ba:	9207      	str	r2, [sp, #28]
 800b1bc:	e014      	b.n	800b1e8 <_svfiprintf_r+0x110>
 800b1be:	eba0 0308 	sub.w	r3, r0, r8
 800b1c2:	fa09 f303 	lsl.w	r3, r9, r3
 800b1c6:	4313      	orrs	r3, r2
 800b1c8:	9304      	str	r3, [sp, #16]
 800b1ca:	46a2      	mov	sl, r4
 800b1cc:	e7d2      	b.n	800b174 <_svfiprintf_r+0x9c>
 800b1ce:	9b03      	ldr	r3, [sp, #12]
 800b1d0:	1d19      	adds	r1, r3, #4
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	9103      	str	r1, [sp, #12]
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	bfbb      	ittet	lt
 800b1da:	425b      	neglt	r3, r3
 800b1dc:	f042 0202 	orrlt.w	r2, r2, #2
 800b1e0:	9307      	strge	r3, [sp, #28]
 800b1e2:	9307      	strlt	r3, [sp, #28]
 800b1e4:	bfb8      	it	lt
 800b1e6:	9204      	strlt	r2, [sp, #16]
 800b1e8:	7823      	ldrb	r3, [r4, #0]
 800b1ea:	2b2e      	cmp	r3, #46	; 0x2e
 800b1ec:	d10c      	bne.n	800b208 <_svfiprintf_r+0x130>
 800b1ee:	7863      	ldrb	r3, [r4, #1]
 800b1f0:	2b2a      	cmp	r3, #42	; 0x2a
 800b1f2:	d134      	bne.n	800b25e <_svfiprintf_r+0x186>
 800b1f4:	9b03      	ldr	r3, [sp, #12]
 800b1f6:	1d1a      	adds	r2, r3, #4
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	9203      	str	r2, [sp, #12]
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	bfb8      	it	lt
 800b200:	f04f 33ff 	movlt.w	r3, #4294967295
 800b204:	3402      	adds	r4, #2
 800b206:	9305      	str	r3, [sp, #20]
 800b208:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800b2d0 <_svfiprintf_r+0x1f8>
 800b20c:	7821      	ldrb	r1, [r4, #0]
 800b20e:	2203      	movs	r2, #3
 800b210:	4650      	mov	r0, sl
 800b212:	f7f4 ffed 	bl	80001f0 <memchr>
 800b216:	b138      	cbz	r0, 800b228 <_svfiprintf_r+0x150>
 800b218:	9b04      	ldr	r3, [sp, #16]
 800b21a:	eba0 000a 	sub.w	r0, r0, sl
 800b21e:	2240      	movs	r2, #64	; 0x40
 800b220:	4082      	lsls	r2, r0
 800b222:	4313      	orrs	r3, r2
 800b224:	3401      	adds	r4, #1
 800b226:	9304      	str	r3, [sp, #16]
 800b228:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b22c:	4825      	ldr	r0, [pc, #148]	; (800b2c4 <_svfiprintf_r+0x1ec>)
 800b22e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b232:	2206      	movs	r2, #6
 800b234:	f7f4 ffdc 	bl	80001f0 <memchr>
 800b238:	2800      	cmp	r0, #0
 800b23a:	d038      	beq.n	800b2ae <_svfiprintf_r+0x1d6>
 800b23c:	4b22      	ldr	r3, [pc, #136]	; (800b2c8 <_svfiprintf_r+0x1f0>)
 800b23e:	bb1b      	cbnz	r3, 800b288 <_svfiprintf_r+0x1b0>
 800b240:	9b03      	ldr	r3, [sp, #12]
 800b242:	3307      	adds	r3, #7
 800b244:	f023 0307 	bic.w	r3, r3, #7
 800b248:	3308      	adds	r3, #8
 800b24a:	9303      	str	r3, [sp, #12]
 800b24c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b24e:	4433      	add	r3, r6
 800b250:	9309      	str	r3, [sp, #36]	; 0x24
 800b252:	e768      	b.n	800b126 <_svfiprintf_r+0x4e>
 800b254:	fb0c 3202 	mla	r2, ip, r2, r3
 800b258:	460c      	mov	r4, r1
 800b25a:	2001      	movs	r0, #1
 800b25c:	e7a6      	b.n	800b1ac <_svfiprintf_r+0xd4>
 800b25e:	2300      	movs	r3, #0
 800b260:	3401      	adds	r4, #1
 800b262:	9305      	str	r3, [sp, #20]
 800b264:	4619      	mov	r1, r3
 800b266:	f04f 0c0a 	mov.w	ip, #10
 800b26a:	4620      	mov	r0, r4
 800b26c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b270:	3a30      	subs	r2, #48	; 0x30
 800b272:	2a09      	cmp	r2, #9
 800b274:	d903      	bls.n	800b27e <_svfiprintf_r+0x1a6>
 800b276:	2b00      	cmp	r3, #0
 800b278:	d0c6      	beq.n	800b208 <_svfiprintf_r+0x130>
 800b27a:	9105      	str	r1, [sp, #20]
 800b27c:	e7c4      	b.n	800b208 <_svfiprintf_r+0x130>
 800b27e:	fb0c 2101 	mla	r1, ip, r1, r2
 800b282:	4604      	mov	r4, r0
 800b284:	2301      	movs	r3, #1
 800b286:	e7f0      	b.n	800b26a <_svfiprintf_r+0x192>
 800b288:	ab03      	add	r3, sp, #12
 800b28a:	9300      	str	r3, [sp, #0]
 800b28c:	462a      	mov	r2, r5
 800b28e:	4b0f      	ldr	r3, [pc, #60]	; (800b2cc <_svfiprintf_r+0x1f4>)
 800b290:	a904      	add	r1, sp, #16
 800b292:	4638      	mov	r0, r7
 800b294:	f7fd f950 	bl	8008538 <_printf_float>
 800b298:	1c42      	adds	r2, r0, #1
 800b29a:	4606      	mov	r6, r0
 800b29c:	d1d6      	bne.n	800b24c <_svfiprintf_r+0x174>
 800b29e:	89ab      	ldrh	r3, [r5, #12]
 800b2a0:	065b      	lsls	r3, r3, #25
 800b2a2:	f53f af2d 	bmi.w	800b100 <_svfiprintf_r+0x28>
 800b2a6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b2a8:	b01d      	add	sp, #116	; 0x74
 800b2aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2ae:	ab03      	add	r3, sp, #12
 800b2b0:	9300      	str	r3, [sp, #0]
 800b2b2:	462a      	mov	r2, r5
 800b2b4:	4b05      	ldr	r3, [pc, #20]	; (800b2cc <_svfiprintf_r+0x1f4>)
 800b2b6:	a904      	add	r1, sp, #16
 800b2b8:	4638      	mov	r0, r7
 800b2ba:	f7fd fbe1 	bl	8008a80 <_printf_i>
 800b2be:	e7eb      	b.n	800b298 <_svfiprintf_r+0x1c0>
 800b2c0:	0800bfa4 	.word	0x0800bfa4
 800b2c4:	0800bfae 	.word	0x0800bfae
 800b2c8:	08008539 	.word	0x08008539
 800b2cc:	0800b025 	.word	0x0800b025
 800b2d0:	0800bfaa 	.word	0x0800bfaa

0800b2d4 <__sflush_r>:
 800b2d4:	898a      	ldrh	r2, [r1, #12]
 800b2d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b2da:	4605      	mov	r5, r0
 800b2dc:	0710      	lsls	r0, r2, #28
 800b2de:	460c      	mov	r4, r1
 800b2e0:	d458      	bmi.n	800b394 <__sflush_r+0xc0>
 800b2e2:	684b      	ldr	r3, [r1, #4]
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	dc05      	bgt.n	800b2f4 <__sflush_r+0x20>
 800b2e8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	dc02      	bgt.n	800b2f4 <__sflush_r+0x20>
 800b2ee:	2000      	movs	r0, #0
 800b2f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b2f4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b2f6:	2e00      	cmp	r6, #0
 800b2f8:	d0f9      	beq.n	800b2ee <__sflush_r+0x1a>
 800b2fa:	2300      	movs	r3, #0
 800b2fc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b300:	682f      	ldr	r7, [r5, #0]
 800b302:	6a21      	ldr	r1, [r4, #32]
 800b304:	602b      	str	r3, [r5, #0]
 800b306:	d032      	beq.n	800b36e <__sflush_r+0x9a>
 800b308:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b30a:	89a3      	ldrh	r3, [r4, #12]
 800b30c:	075a      	lsls	r2, r3, #29
 800b30e:	d505      	bpl.n	800b31c <__sflush_r+0x48>
 800b310:	6863      	ldr	r3, [r4, #4]
 800b312:	1ac0      	subs	r0, r0, r3
 800b314:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b316:	b10b      	cbz	r3, 800b31c <__sflush_r+0x48>
 800b318:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b31a:	1ac0      	subs	r0, r0, r3
 800b31c:	2300      	movs	r3, #0
 800b31e:	4602      	mov	r2, r0
 800b320:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b322:	6a21      	ldr	r1, [r4, #32]
 800b324:	4628      	mov	r0, r5
 800b326:	47b0      	blx	r6
 800b328:	1c43      	adds	r3, r0, #1
 800b32a:	89a3      	ldrh	r3, [r4, #12]
 800b32c:	d106      	bne.n	800b33c <__sflush_r+0x68>
 800b32e:	6829      	ldr	r1, [r5, #0]
 800b330:	291d      	cmp	r1, #29
 800b332:	d82b      	bhi.n	800b38c <__sflush_r+0xb8>
 800b334:	4a29      	ldr	r2, [pc, #164]	; (800b3dc <__sflush_r+0x108>)
 800b336:	410a      	asrs	r2, r1
 800b338:	07d6      	lsls	r6, r2, #31
 800b33a:	d427      	bmi.n	800b38c <__sflush_r+0xb8>
 800b33c:	2200      	movs	r2, #0
 800b33e:	6062      	str	r2, [r4, #4]
 800b340:	04d9      	lsls	r1, r3, #19
 800b342:	6922      	ldr	r2, [r4, #16]
 800b344:	6022      	str	r2, [r4, #0]
 800b346:	d504      	bpl.n	800b352 <__sflush_r+0x7e>
 800b348:	1c42      	adds	r2, r0, #1
 800b34a:	d101      	bne.n	800b350 <__sflush_r+0x7c>
 800b34c:	682b      	ldr	r3, [r5, #0]
 800b34e:	b903      	cbnz	r3, 800b352 <__sflush_r+0x7e>
 800b350:	6560      	str	r0, [r4, #84]	; 0x54
 800b352:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b354:	602f      	str	r7, [r5, #0]
 800b356:	2900      	cmp	r1, #0
 800b358:	d0c9      	beq.n	800b2ee <__sflush_r+0x1a>
 800b35a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b35e:	4299      	cmp	r1, r3
 800b360:	d002      	beq.n	800b368 <__sflush_r+0x94>
 800b362:	4628      	mov	r0, r5
 800b364:	f7fe fd3a 	bl	8009ddc <_free_r>
 800b368:	2000      	movs	r0, #0
 800b36a:	6360      	str	r0, [r4, #52]	; 0x34
 800b36c:	e7c0      	b.n	800b2f0 <__sflush_r+0x1c>
 800b36e:	2301      	movs	r3, #1
 800b370:	4628      	mov	r0, r5
 800b372:	47b0      	blx	r6
 800b374:	1c41      	adds	r1, r0, #1
 800b376:	d1c8      	bne.n	800b30a <__sflush_r+0x36>
 800b378:	682b      	ldr	r3, [r5, #0]
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d0c5      	beq.n	800b30a <__sflush_r+0x36>
 800b37e:	2b1d      	cmp	r3, #29
 800b380:	d001      	beq.n	800b386 <__sflush_r+0xb2>
 800b382:	2b16      	cmp	r3, #22
 800b384:	d101      	bne.n	800b38a <__sflush_r+0xb6>
 800b386:	602f      	str	r7, [r5, #0]
 800b388:	e7b1      	b.n	800b2ee <__sflush_r+0x1a>
 800b38a:	89a3      	ldrh	r3, [r4, #12]
 800b38c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b390:	81a3      	strh	r3, [r4, #12]
 800b392:	e7ad      	b.n	800b2f0 <__sflush_r+0x1c>
 800b394:	690f      	ldr	r7, [r1, #16]
 800b396:	2f00      	cmp	r7, #0
 800b398:	d0a9      	beq.n	800b2ee <__sflush_r+0x1a>
 800b39a:	0793      	lsls	r3, r2, #30
 800b39c:	680e      	ldr	r6, [r1, #0]
 800b39e:	bf08      	it	eq
 800b3a0:	694b      	ldreq	r3, [r1, #20]
 800b3a2:	600f      	str	r7, [r1, #0]
 800b3a4:	bf18      	it	ne
 800b3a6:	2300      	movne	r3, #0
 800b3a8:	eba6 0807 	sub.w	r8, r6, r7
 800b3ac:	608b      	str	r3, [r1, #8]
 800b3ae:	f1b8 0f00 	cmp.w	r8, #0
 800b3b2:	dd9c      	ble.n	800b2ee <__sflush_r+0x1a>
 800b3b4:	6a21      	ldr	r1, [r4, #32]
 800b3b6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b3b8:	4643      	mov	r3, r8
 800b3ba:	463a      	mov	r2, r7
 800b3bc:	4628      	mov	r0, r5
 800b3be:	47b0      	blx	r6
 800b3c0:	2800      	cmp	r0, #0
 800b3c2:	dc06      	bgt.n	800b3d2 <__sflush_r+0xfe>
 800b3c4:	89a3      	ldrh	r3, [r4, #12]
 800b3c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b3ca:	81a3      	strh	r3, [r4, #12]
 800b3cc:	f04f 30ff 	mov.w	r0, #4294967295
 800b3d0:	e78e      	b.n	800b2f0 <__sflush_r+0x1c>
 800b3d2:	4407      	add	r7, r0
 800b3d4:	eba8 0800 	sub.w	r8, r8, r0
 800b3d8:	e7e9      	b.n	800b3ae <__sflush_r+0xda>
 800b3da:	bf00      	nop
 800b3dc:	dfbffffe 	.word	0xdfbffffe

0800b3e0 <_fflush_r>:
 800b3e0:	b538      	push	{r3, r4, r5, lr}
 800b3e2:	690b      	ldr	r3, [r1, #16]
 800b3e4:	4605      	mov	r5, r0
 800b3e6:	460c      	mov	r4, r1
 800b3e8:	b913      	cbnz	r3, 800b3f0 <_fflush_r+0x10>
 800b3ea:	2500      	movs	r5, #0
 800b3ec:	4628      	mov	r0, r5
 800b3ee:	bd38      	pop	{r3, r4, r5, pc}
 800b3f0:	b118      	cbz	r0, 800b3fa <_fflush_r+0x1a>
 800b3f2:	6a03      	ldr	r3, [r0, #32]
 800b3f4:	b90b      	cbnz	r3, 800b3fa <_fflush_r+0x1a>
 800b3f6:	f7fd fcdf 	bl	8008db8 <__sinit>
 800b3fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d0f3      	beq.n	800b3ea <_fflush_r+0xa>
 800b402:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b404:	07d0      	lsls	r0, r2, #31
 800b406:	d404      	bmi.n	800b412 <_fflush_r+0x32>
 800b408:	0599      	lsls	r1, r3, #22
 800b40a:	d402      	bmi.n	800b412 <_fflush_r+0x32>
 800b40c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b40e:	f7fd fe51 	bl	80090b4 <__retarget_lock_acquire_recursive>
 800b412:	4628      	mov	r0, r5
 800b414:	4621      	mov	r1, r4
 800b416:	f7ff ff5d 	bl	800b2d4 <__sflush_r>
 800b41a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b41c:	07da      	lsls	r2, r3, #31
 800b41e:	4605      	mov	r5, r0
 800b420:	d4e4      	bmi.n	800b3ec <_fflush_r+0xc>
 800b422:	89a3      	ldrh	r3, [r4, #12]
 800b424:	059b      	lsls	r3, r3, #22
 800b426:	d4e1      	bmi.n	800b3ec <_fflush_r+0xc>
 800b428:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b42a:	f7fd fe44 	bl	80090b6 <__retarget_lock_release_recursive>
 800b42e:	e7dd      	b.n	800b3ec <_fflush_r+0xc>

0800b430 <memmove>:
 800b430:	4288      	cmp	r0, r1
 800b432:	b510      	push	{r4, lr}
 800b434:	eb01 0402 	add.w	r4, r1, r2
 800b438:	d902      	bls.n	800b440 <memmove+0x10>
 800b43a:	4284      	cmp	r4, r0
 800b43c:	4623      	mov	r3, r4
 800b43e:	d807      	bhi.n	800b450 <memmove+0x20>
 800b440:	1e43      	subs	r3, r0, #1
 800b442:	42a1      	cmp	r1, r4
 800b444:	d008      	beq.n	800b458 <memmove+0x28>
 800b446:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b44a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b44e:	e7f8      	b.n	800b442 <memmove+0x12>
 800b450:	4402      	add	r2, r0
 800b452:	4601      	mov	r1, r0
 800b454:	428a      	cmp	r2, r1
 800b456:	d100      	bne.n	800b45a <memmove+0x2a>
 800b458:	bd10      	pop	{r4, pc}
 800b45a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b45e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b462:	e7f7      	b.n	800b454 <memmove+0x24>

0800b464 <_sbrk_r>:
 800b464:	b538      	push	{r3, r4, r5, lr}
 800b466:	4d06      	ldr	r5, [pc, #24]	; (800b480 <_sbrk_r+0x1c>)
 800b468:	2300      	movs	r3, #0
 800b46a:	4604      	mov	r4, r0
 800b46c:	4608      	mov	r0, r1
 800b46e:	602b      	str	r3, [r5, #0]
 800b470:	f7f6 fe58 	bl	8002124 <_sbrk>
 800b474:	1c43      	adds	r3, r0, #1
 800b476:	d102      	bne.n	800b47e <_sbrk_r+0x1a>
 800b478:	682b      	ldr	r3, [r5, #0]
 800b47a:	b103      	cbz	r3, 800b47e <_sbrk_r+0x1a>
 800b47c:	6023      	str	r3, [r4, #0]
 800b47e:	bd38      	pop	{r3, r4, r5, pc}
 800b480:	20004504 	.word	0x20004504

0800b484 <__assert_func>:
 800b484:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b486:	4614      	mov	r4, r2
 800b488:	461a      	mov	r2, r3
 800b48a:	4b09      	ldr	r3, [pc, #36]	; (800b4b0 <__assert_func+0x2c>)
 800b48c:	681b      	ldr	r3, [r3, #0]
 800b48e:	4605      	mov	r5, r0
 800b490:	68d8      	ldr	r0, [r3, #12]
 800b492:	b14c      	cbz	r4, 800b4a8 <__assert_func+0x24>
 800b494:	4b07      	ldr	r3, [pc, #28]	; (800b4b4 <__assert_func+0x30>)
 800b496:	9100      	str	r1, [sp, #0]
 800b498:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b49c:	4906      	ldr	r1, [pc, #24]	; (800b4b8 <__assert_func+0x34>)
 800b49e:	462b      	mov	r3, r5
 800b4a0:	f000 f854 	bl	800b54c <fiprintf>
 800b4a4:	f000 f864 	bl	800b570 <abort>
 800b4a8:	4b04      	ldr	r3, [pc, #16]	; (800b4bc <__assert_func+0x38>)
 800b4aa:	461c      	mov	r4, r3
 800b4ac:	e7f3      	b.n	800b496 <__assert_func+0x12>
 800b4ae:	bf00      	nop
 800b4b0:	200001e0 	.word	0x200001e0
 800b4b4:	0800bfb5 	.word	0x0800bfb5
 800b4b8:	0800bfc2 	.word	0x0800bfc2
 800b4bc:	0800bff0 	.word	0x0800bff0

0800b4c0 <_calloc_r>:
 800b4c0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b4c2:	fba1 2402 	umull	r2, r4, r1, r2
 800b4c6:	b94c      	cbnz	r4, 800b4dc <_calloc_r+0x1c>
 800b4c8:	4611      	mov	r1, r2
 800b4ca:	9201      	str	r2, [sp, #4]
 800b4cc:	f7ff f852 	bl	800a574 <_malloc_r>
 800b4d0:	9a01      	ldr	r2, [sp, #4]
 800b4d2:	4605      	mov	r5, r0
 800b4d4:	b930      	cbnz	r0, 800b4e4 <_calloc_r+0x24>
 800b4d6:	4628      	mov	r0, r5
 800b4d8:	b003      	add	sp, #12
 800b4da:	bd30      	pop	{r4, r5, pc}
 800b4dc:	220c      	movs	r2, #12
 800b4de:	6002      	str	r2, [r0, #0]
 800b4e0:	2500      	movs	r5, #0
 800b4e2:	e7f8      	b.n	800b4d6 <_calloc_r+0x16>
 800b4e4:	4621      	mov	r1, r4
 800b4e6:	f7fd fd00 	bl	8008eea <memset>
 800b4ea:	e7f4      	b.n	800b4d6 <_calloc_r+0x16>

0800b4ec <_realloc_r>:
 800b4ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b4f0:	4680      	mov	r8, r0
 800b4f2:	4614      	mov	r4, r2
 800b4f4:	460e      	mov	r6, r1
 800b4f6:	b921      	cbnz	r1, 800b502 <_realloc_r+0x16>
 800b4f8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b4fc:	4611      	mov	r1, r2
 800b4fe:	f7ff b839 	b.w	800a574 <_malloc_r>
 800b502:	b92a      	cbnz	r2, 800b510 <_realloc_r+0x24>
 800b504:	f7fe fc6a 	bl	8009ddc <_free_r>
 800b508:	4625      	mov	r5, r4
 800b50a:	4628      	mov	r0, r5
 800b50c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b510:	f000 f835 	bl	800b57e <_malloc_usable_size_r>
 800b514:	4284      	cmp	r4, r0
 800b516:	4607      	mov	r7, r0
 800b518:	d802      	bhi.n	800b520 <_realloc_r+0x34>
 800b51a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b51e:	d812      	bhi.n	800b546 <_realloc_r+0x5a>
 800b520:	4621      	mov	r1, r4
 800b522:	4640      	mov	r0, r8
 800b524:	f7ff f826 	bl	800a574 <_malloc_r>
 800b528:	4605      	mov	r5, r0
 800b52a:	2800      	cmp	r0, #0
 800b52c:	d0ed      	beq.n	800b50a <_realloc_r+0x1e>
 800b52e:	42bc      	cmp	r4, r7
 800b530:	4622      	mov	r2, r4
 800b532:	4631      	mov	r1, r6
 800b534:	bf28      	it	cs
 800b536:	463a      	movcs	r2, r7
 800b538:	f7fd fdbe 	bl	80090b8 <memcpy>
 800b53c:	4631      	mov	r1, r6
 800b53e:	4640      	mov	r0, r8
 800b540:	f7fe fc4c 	bl	8009ddc <_free_r>
 800b544:	e7e1      	b.n	800b50a <_realloc_r+0x1e>
 800b546:	4635      	mov	r5, r6
 800b548:	e7df      	b.n	800b50a <_realloc_r+0x1e>
	...

0800b54c <fiprintf>:
 800b54c:	b40e      	push	{r1, r2, r3}
 800b54e:	b503      	push	{r0, r1, lr}
 800b550:	4601      	mov	r1, r0
 800b552:	ab03      	add	r3, sp, #12
 800b554:	4805      	ldr	r0, [pc, #20]	; (800b56c <fiprintf+0x20>)
 800b556:	f853 2b04 	ldr.w	r2, [r3], #4
 800b55a:	6800      	ldr	r0, [r0, #0]
 800b55c:	9301      	str	r3, [sp, #4]
 800b55e:	f000 f83f 	bl	800b5e0 <_vfiprintf_r>
 800b562:	b002      	add	sp, #8
 800b564:	f85d eb04 	ldr.w	lr, [sp], #4
 800b568:	b003      	add	sp, #12
 800b56a:	4770      	bx	lr
 800b56c:	200001e0 	.word	0x200001e0

0800b570 <abort>:
 800b570:	b508      	push	{r3, lr}
 800b572:	2006      	movs	r0, #6
 800b574:	f000 fa0c 	bl	800b990 <raise>
 800b578:	2001      	movs	r0, #1
 800b57a:	f7f6 fd5b 	bl	8002034 <_exit>

0800b57e <_malloc_usable_size_r>:
 800b57e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b582:	1f18      	subs	r0, r3, #4
 800b584:	2b00      	cmp	r3, #0
 800b586:	bfbc      	itt	lt
 800b588:	580b      	ldrlt	r3, [r1, r0]
 800b58a:	18c0      	addlt	r0, r0, r3
 800b58c:	4770      	bx	lr

0800b58e <__sfputc_r>:
 800b58e:	6893      	ldr	r3, [r2, #8]
 800b590:	3b01      	subs	r3, #1
 800b592:	2b00      	cmp	r3, #0
 800b594:	b410      	push	{r4}
 800b596:	6093      	str	r3, [r2, #8]
 800b598:	da08      	bge.n	800b5ac <__sfputc_r+0x1e>
 800b59a:	6994      	ldr	r4, [r2, #24]
 800b59c:	42a3      	cmp	r3, r4
 800b59e:	db01      	blt.n	800b5a4 <__sfputc_r+0x16>
 800b5a0:	290a      	cmp	r1, #10
 800b5a2:	d103      	bne.n	800b5ac <__sfputc_r+0x1e>
 800b5a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b5a8:	f000 b934 	b.w	800b814 <__swbuf_r>
 800b5ac:	6813      	ldr	r3, [r2, #0]
 800b5ae:	1c58      	adds	r0, r3, #1
 800b5b0:	6010      	str	r0, [r2, #0]
 800b5b2:	7019      	strb	r1, [r3, #0]
 800b5b4:	4608      	mov	r0, r1
 800b5b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b5ba:	4770      	bx	lr

0800b5bc <__sfputs_r>:
 800b5bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5be:	4606      	mov	r6, r0
 800b5c0:	460f      	mov	r7, r1
 800b5c2:	4614      	mov	r4, r2
 800b5c4:	18d5      	adds	r5, r2, r3
 800b5c6:	42ac      	cmp	r4, r5
 800b5c8:	d101      	bne.n	800b5ce <__sfputs_r+0x12>
 800b5ca:	2000      	movs	r0, #0
 800b5cc:	e007      	b.n	800b5de <__sfputs_r+0x22>
 800b5ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b5d2:	463a      	mov	r2, r7
 800b5d4:	4630      	mov	r0, r6
 800b5d6:	f7ff ffda 	bl	800b58e <__sfputc_r>
 800b5da:	1c43      	adds	r3, r0, #1
 800b5dc:	d1f3      	bne.n	800b5c6 <__sfputs_r+0xa>
 800b5de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b5e0 <_vfiprintf_r>:
 800b5e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5e4:	460d      	mov	r5, r1
 800b5e6:	b09d      	sub	sp, #116	; 0x74
 800b5e8:	4614      	mov	r4, r2
 800b5ea:	4698      	mov	r8, r3
 800b5ec:	4606      	mov	r6, r0
 800b5ee:	b118      	cbz	r0, 800b5f8 <_vfiprintf_r+0x18>
 800b5f0:	6a03      	ldr	r3, [r0, #32]
 800b5f2:	b90b      	cbnz	r3, 800b5f8 <_vfiprintf_r+0x18>
 800b5f4:	f7fd fbe0 	bl	8008db8 <__sinit>
 800b5f8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b5fa:	07d9      	lsls	r1, r3, #31
 800b5fc:	d405      	bmi.n	800b60a <_vfiprintf_r+0x2a>
 800b5fe:	89ab      	ldrh	r3, [r5, #12]
 800b600:	059a      	lsls	r2, r3, #22
 800b602:	d402      	bmi.n	800b60a <_vfiprintf_r+0x2a>
 800b604:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b606:	f7fd fd55 	bl	80090b4 <__retarget_lock_acquire_recursive>
 800b60a:	89ab      	ldrh	r3, [r5, #12]
 800b60c:	071b      	lsls	r3, r3, #28
 800b60e:	d501      	bpl.n	800b614 <_vfiprintf_r+0x34>
 800b610:	692b      	ldr	r3, [r5, #16]
 800b612:	b99b      	cbnz	r3, 800b63c <_vfiprintf_r+0x5c>
 800b614:	4629      	mov	r1, r5
 800b616:	4630      	mov	r0, r6
 800b618:	f000 f93a 	bl	800b890 <__swsetup_r>
 800b61c:	b170      	cbz	r0, 800b63c <_vfiprintf_r+0x5c>
 800b61e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b620:	07dc      	lsls	r4, r3, #31
 800b622:	d504      	bpl.n	800b62e <_vfiprintf_r+0x4e>
 800b624:	f04f 30ff 	mov.w	r0, #4294967295
 800b628:	b01d      	add	sp, #116	; 0x74
 800b62a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b62e:	89ab      	ldrh	r3, [r5, #12]
 800b630:	0598      	lsls	r0, r3, #22
 800b632:	d4f7      	bmi.n	800b624 <_vfiprintf_r+0x44>
 800b634:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b636:	f7fd fd3e 	bl	80090b6 <__retarget_lock_release_recursive>
 800b63a:	e7f3      	b.n	800b624 <_vfiprintf_r+0x44>
 800b63c:	2300      	movs	r3, #0
 800b63e:	9309      	str	r3, [sp, #36]	; 0x24
 800b640:	2320      	movs	r3, #32
 800b642:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b646:	f8cd 800c 	str.w	r8, [sp, #12]
 800b64a:	2330      	movs	r3, #48	; 0x30
 800b64c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800b800 <_vfiprintf_r+0x220>
 800b650:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b654:	f04f 0901 	mov.w	r9, #1
 800b658:	4623      	mov	r3, r4
 800b65a:	469a      	mov	sl, r3
 800b65c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b660:	b10a      	cbz	r2, 800b666 <_vfiprintf_r+0x86>
 800b662:	2a25      	cmp	r2, #37	; 0x25
 800b664:	d1f9      	bne.n	800b65a <_vfiprintf_r+0x7a>
 800b666:	ebba 0b04 	subs.w	fp, sl, r4
 800b66a:	d00b      	beq.n	800b684 <_vfiprintf_r+0xa4>
 800b66c:	465b      	mov	r3, fp
 800b66e:	4622      	mov	r2, r4
 800b670:	4629      	mov	r1, r5
 800b672:	4630      	mov	r0, r6
 800b674:	f7ff ffa2 	bl	800b5bc <__sfputs_r>
 800b678:	3001      	adds	r0, #1
 800b67a:	f000 80a9 	beq.w	800b7d0 <_vfiprintf_r+0x1f0>
 800b67e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b680:	445a      	add	r2, fp
 800b682:	9209      	str	r2, [sp, #36]	; 0x24
 800b684:	f89a 3000 	ldrb.w	r3, [sl]
 800b688:	2b00      	cmp	r3, #0
 800b68a:	f000 80a1 	beq.w	800b7d0 <_vfiprintf_r+0x1f0>
 800b68e:	2300      	movs	r3, #0
 800b690:	f04f 32ff 	mov.w	r2, #4294967295
 800b694:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b698:	f10a 0a01 	add.w	sl, sl, #1
 800b69c:	9304      	str	r3, [sp, #16]
 800b69e:	9307      	str	r3, [sp, #28]
 800b6a0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b6a4:	931a      	str	r3, [sp, #104]	; 0x68
 800b6a6:	4654      	mov	r4, sl
 800b6a8:	2205      	movs	r2, #5
 800b6aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b6ae:	4854      	ldr	r0, [pc, #336]	; (800b800 <_vfiprintf_r+0x220>)
 800b6b0:	f7f4 fd9e 	bl	80001f0 <memchr>
 800b6b4:	9a04      	ldr	r2, [sp, #16]
 800b6b6:	b9d8      	cbnz	r0, 800b6f0 <_vfiprintf_r+0x110>
 800b6b8:	06d1      	lsls	r1, r2, #27
 800b6ba:	bf44      	itt	mi
 800b6bc:	2320      	movmi	r3, #32
 800b6be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b6c2:	0713      	lsls	r3, r2, #28
 800b6c4:	bf44      	itt	mi
 800b6c6:	232b      	movmi	r3, #43	; 0x2b
 800b6c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b6cc:	f89a 3000 	ldrb.w	r3, [sl]
 800b6d0:	2b2a      	cmp	r3, #42	; 0x2a
 800b6d2:	d015      	beq.n	800b700 <_vfiprintf_r+0x120>
 800b6d4:	9a07      	ldr	r2, [sp, #28]
 800b6d6:	4654      	mov	r4, sl
 800b6d8:	2000      	movs	r0, #0
 800b6da:	f04f 0c0a 	mov.w	ip, #10
 800b6de:	4621      	mov	r1, r4
 800b6e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b6e4:	3b30      	subs	r3, #48	; 0x30
 800b6e6:	2b09      	cmp	r3, #9
 800b6e8:	d94d      	bls.n	800b786 <_vfiprintf_r+0x1a6>
 800b6ea:	b1b0      	cbz	r0, 800b71a <_vfiprintf_r+0x13a>
 800b6ec:	9207      	str	r2, [sp, #28]
 800b6ee:	e014      	b.n	800b71a <_vfiprintf_r+0x13a>
 800b6f0:	eba0 0308 	sub.w	r3, r0, r8
 800b6f4:	fa09 f303 	lsl.w	r3, r9, r3
 800b6f8:	4313      	orrs	r3, r2
 800b6fa:	9304      	str	r3, [sp, #16]
 800b6fc:	46a2      	mov	sl, r4
 800b6fe:	e7d2      	b.n	800b6a6 <_vfiprintf_r+0xc6>
 800b700:	9b03      	ldr	r3, [sp, #12]
 800b702:	1d19      	adds	r1, r3, #4
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	9103      	str	r1, [sp, #12]
 800b708:	2b00      	cmp	r3, #0
 800b70a:	bfbb      	ittet	lt
 800b70c:	425b      	neglt	r3, r3
 800b70e:	f042 0202 	orrlt.w	r2, r2, #2
 800b712:	9307      	strge	r3, [sp, #28]
 800b714:	9307      	strlt	r3, [sp, #28]
 800b716:	bfb8      	it	lt
 800b718:	9204      	strlt	r2, [sp, #16]
 800b71a:	7823      	ldrb	r3, [r4, #0]
 800b71c:	2b2e      	cmp	r3, #46	; 0x2e
 800b71e:	d10c      	bne.n	800b73a <_vfiprintf_r+0x15a>
 800b720:	7863      	ldrb	r3, [r4, #1]
 800b722:	2b2a      	cmp	r3, #42	; 0x2a
 800b724:	d134      	bne.n	800b790 <_vfiprintf_r+0x1b0>
 800b726:	9b03      	ldr	r3, [sp, #12]
 800b728:	1d1a      	adds	r2, r3, #4
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	9203      	str	r2, [sp, #12]
 800b72e:	2b00      	cmp	r3, #0
 800b730:	bfb8      	it	lt
 800b732:	f04f 33ff 	movlt.w	r3, #4294967295
 800b736:	3402      	adds	r4, #2
 800b738:	9305      	str	r3, [sp, #20]
 800b73a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800b810 <_vfiprintf_r+0x230>
 800b73e:	7821      	ldrb	r1, [r4, #0]
 800b740:	2203      	movs	r2, #3
 800b742:	4650      	mov	r0, sl
 800b744:	f7f4 fd54 	bl	80001f0 <memchr>
 800b748:	b138      	cbz	r0, 800b75a <_vfiprintf_r+0x17a>
 800b74a:	9b04      	ldr	r3, [sp, #16]
 800b74c:	eba0 000a 	sub.w	r0, r0, sl
 800b750:	2240      	movs	r2, #64	; 0x40
 800b752:	4082      	lsls	r2, r0
 800b754:	4313      	orrs	r3, r2
 800b756:	3401      	adds	r4, #1
 800b758:	9304      	str	r3, [sp, #16]
 800b75a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b75e:	4829      	ldr	r0, [pc, #164]	; (800b804 <_vfiprintf_r+0x224>)
 800b760:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b764:	2206      	movs	r2, #6
 800b766:	f7f4 fd43 	bl	80001f0 <memchr>
 800b76a:	2800      	cmp	r0, #0
 800b76c:	d03f      	beq.n	800b7ee <_vfiprintf_r+0x20e>
 800b76e:	4b26      	ldr	r3, [pc, #152]	; (800b808 <_vfiprintf_r+0x228>)
 800b770:	bb1b      	cbnz	r3, 800b7ba <_vfiprintf_r+0x1da>
 800b772:	9b03      	ldr	r3, [sp, #12]
 800b774:	3307      	adds	r3, #7
 800b776:	f023 0307 	bic.w	r3, r3, #7
 800b77a:	3308      	adds	r3, #8
 800b77c:	9303      	str	r3, [sp, #12]
 800b77e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b780:	443b      	add	r3, r7
 800b782:	9309      	str	r3, [sp, #36]	; 0x24
 800b784:	e768      	b.n	800b658 <_vfiprintf_r+0x78>
 800b786:	fb0c 3202 	mla	r2, ip, r2, r3
 800b78a:	460c      	mov	r4, r1
 800b78c:	2001      	movs	r0, #1
 800b78e:	e7a6      	b.n	800b6de <_vfiprintf_r+0xfe>
 800b790:	2300      	movs	r3, #0
 800b792:	3401      	adds	r4, #1
 800b794:	9305      	str	r3, [sp, #20]
 800b796:	4619      	mov	r1, r3
 800b798:	f04f 0c0a 	mov.w	ip, #10
 800b79c:	4620      	mov	r0, r4
 800b79e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b7a2:	3a30      	subs	r2, #48	; 0x30
 800b7a4:	2a09      	cmp	r2, #9
 800b7a6:	d903      	bls.n	800b7b0 <_vfiprintf_r+0x1d0>
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d0c6      	beq.n	800b73a <_vfiprintf_r+0x15a>
 800b7ac:	9105      	str	r1, [sp, #20]
 800b7ae:	e7c4      	b.n	800b73a <_vfiprintf_r+0x15a>
 800b7b0:	fb0c 2101 	mla	r1, ip, r1, r2
 800b7b4:	4604      	mov	r4, r0
 800b7b6:	2301      	movs	r3, #1
 800b7b8:	e7f0      	b.n	800b79c <_vfiprintf_r+0x1bc>
 800b7ba:	ab03      	add	r3, sp, #12
 800b7bc:	9300      	str	r3, [sp, #0]
 800b7be:	462a      	mov	r2, r5
 800b7c0:	4b12      	ldr	r3, [pc, #72]	; (800b80c <_vfiprintf_r+0x22c>)
 800b7c2:	a904      	add	r1, sp, #16
 800b7c4:	4630      	mov	r0, r6
 800b7c6:	f7fc feb7 	bl	8008538 <_printf_float>
 800b7ca:	4607      	mov	r7, r0
 800b7cc:	1c78      	adds	r0, r7, #1
 800b7ce:	d1d6      	bne.n	800b77e <_vfiprintf_r+0x19e>
 800b7d0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b7d2:	07d9      	lsls	r1, r3, #31
 800b7d4:	d405      	bmi.n	800b7e2 <_vfiprintf_r+0x202>
 800b7d6:	89ab      	ldrh	r3, [r5, #12]
 800b7d8:	059a      	lsls	r2, r3, #22
 800b7da:	d402      	bmi.n	800b7e2 <_vfiprintf_r+0x202>
 800b7dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b7de:	f7fd fc6a 	bl	80090b6 <__retarget_lock_release_recursive>
 800b7e2:	89ab      	ldrh	r3, [r5, #12]
 800b7e4:	065b      	lsls	r3, r3, #25
 800b7e6:	f53f af1d 	bmi.w	800b624 <_vfiprintf_r+0x44>
 800b7ea:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b7ec:	e71c      	b.n	800b628 <_vfiprintf_r+0x48>
 800b7ee:	ab03      	add	r3, sp, #12
 800b7f0:	9300      	str	r3, [sp, #0]
 800b7f2:	462a      	mov	r2, r5
 800b7f4:	4b05      	ldr	r3, [pc, #20]	; (800b80c <_vfiprintf_r+0x22c>)
 800b7f6:	a904      	add	r1, sp, #16
 800b7f8:	4630      	mov	r0, r6
 800b7fa:	f7fd f941 	bl	8008a80 <_printf_i>
 800b7fe:	e7e4      	b.n	800b7ca <_vfiprintf_r+0x1ea>
 800b800:	0800bfa4 	.word	0x0800bfa4
 800b804:	0800bfae 	.word	0x0800bfae
 800b808:	08008539 	.word	0x08008539
 800b80c:	0800b5bd 	.word	0x0800b5bd
 800b810:	0800bfaa 	.word	0x0800bfaa

0800b814 <__swbuf_r>:
 800b814:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b816:	460e      	mov	r6, r1
 800b818:	4614      	mov	r4, r2
 800b81a:	4605      	mov	r5, r0
 800b81c:	b118      	cbz	r0, 800b826 <__swbuf_r+0x12>
 800b81e:	6a03      	ldr	r3, [r0, #32]
 800b820:	b90b      	cbnz	r3, 800b826 <__swbuf_r+0x12>
 800b822:	f7fd fac9 	bl	8008db8 <__sinit>
 800b826:	69a3      	ldr	r3, [r4, #24]
 800b828:	60a3      	str	r3, [r4, #8]
 800b82a:	89a3      	ldrh	r3, [r4, #12]
 800b82c:	071a      	lsls	r2, r3, #28
 800b82e:	d525      	bpl.n	800b87c <__swbuf_r+0x68>
 800b830:	6923      	ldr	r3, [r4, #16]
 800b832:	b31b      	cbz	r3, 800b87c <__swbuf_r+0x68>
 800b834:	6823      	ldr	r3, [r4, #0]
 800b836:	6922      	ldr	r2, [r4, #16]
 800b838:	1a98      	subs	r0, r3, r2
 800b83a:	6963      	ldr	r3, [r4, #20]
 800b83c:	b2f6      	uxtb	r6, r6
 800b83e:	4283      	cmp	r3, r0
 800b840:	4637      	mov	r7, r6
 800b842:	dc04      	bgt.n	800b84e <__swbuf_r+0x3a>
 800b844:	4621      	mov	r1, r4
 800b846:	4628      	mov	r0, r5
 800b848:	f7ff fdca 	bl	800b3e0 <_fflush_r>
 800b84c:	b9e0      	cbnz	r0, 800b888 <__swbuf_r+0x74>
 800b84e:	68a3      	ldr	r3, [r4, #8]
 800b850:	3b01      	subs	r3, #1
 800b852:	60a3      	str	r3, [r4, #8]
 800b854:	6823      	ldr	r3, [r4, #0]
 800b856:	1c5a      	adds	r2, r3, #1
 800b858:	6022      	str	r2, [r4, #0]
 800b85a:	701e      	strb	r6, [r3, #0]
 800b85c:	6962      	ldr	r2, [r4, #20]
 800b85e:	1c43      	adds	r3, r0, #1
 800b860:	429a      	cmp	r2, r3
 800b862:	d004      	beq.n	800b86e <__swbuf_r+0x5a>
 800b864:	89a3      	ldrh	r3, [r4, #12]
 800b866:	07db      	lsls	r3, r3, #31
 800b868:	d506      	bpl.n	800b878 <__swbuf_r+0x64>
 800b86a:	2e0a      	cmp	r6, #10
 800b86c:	d104      	bne.n	800b878 <__swbuf_r+0x64>
 800b86e:	4621      	mov	r1, r4
 800b870:	4628      	mov	r0, r5
 800b872:	f7ff fdb5 	bl	800b3e0 <_fflush_r>
 800b876:	b938      	cbnz	r0, 800b888 <__swbuf_r+0x74>
 800b878:	4638      	mov	r0, r7
 800b87a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b87c:	4621      	mov	r1, r4
 800b87e:	4628      	mov	r0, r5
 800b880:	f000 f806 	bl	800b890 <__swsetup_r>
 800b884:	2800      	cmp	r0, #0
 800b886:	d0d5      	beq.n	800b834 <__swbuf_r+0x20>
 800b888:	f04f 37ff 	mov.w	r7, #4294967295
 800b88c:	e7f4      	b.n	800b878 <__swbuf_r+0x64>
	...

0800b890 <__swsetup_r>:
 800b890:	b538      	push	{r3, r4, r5, lr}
 800b892:	4b2a      	ldr	r3, [pc, #168]	; (800b93c <__swsetup_r+0xac>)
 800b894:	4605      	mov	r5, r0
 800b896:	6818      	ldr	r0, [r3, #0]
 800b898:	460c      	mov	r4, r1
 800b89a:	b118      	cbz	r0, 800b8a4 <__swsetup_r+0x14>
 800b89c:	6a03      	ldr	r3, [r0, #32]
 800b89e:	b90b      	cbnz	r3, 800b8a4 <__swsetup_r+0x14>
 800b8a0:	f7fd fa8a 	bl	8008db8 <__sinit>
 800b8a4:	89a3      	ldrh	r3, [r4, #12]
 800b8a6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b8aa:	0718      	lsls	r0, r3, #28
 800b8ac:	d422      	bmi.n	800b8f4 <__swsetup_r+0x64>
 800b8ae:	06d9      	lsls	r1, r3, #27
 800b8b0:	d407      	bmi.n	800b8c2 <__swsetup_r+0x32>
 800b8b2:	2309      	movs	r3, #9
 800b8b4:	602b      	str	r3, [r5, #0]
 800b8b6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b8ba:	81a3      	strh	r3, [r4, #12]
 800b8bc:	f04f 30ff 	mov.w	r0, #4294967295
 800b8c0:	e034      	b.n	800b92c <__swsetup_r+0x9c>
 800b8c2:	0758      	lsls	r0, r3, #29
 800b8c4:	d512      	bpl.n	800b8ec <__swsetup_r+0x5c>
 800b8c6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b8c8:	b141      	cbz	r1, 800b8dc <__swsetup_r+0x4c>
 800b8ca:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b8ce:	4299      	cmp	r1, r3
 800b8d0:	d002      	beq.n	800b8d8 <__swsetup_r+0x48>
 800b8d2:	4628      	mov	r0, r5
 800b8d4:	f7fe fa82 	bl	8009ddc <_free_r>
 800b8d8:	2300      	movs	r3, #0
 800b8da:	6363      	str	r3, [r4, #52]	; 0x34
 800b8dc:	89a3      	ldrh	r3, [r4, #12]
 800b8de:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b8e2:	81a3      	strh	r3, [r4, #12]
 800b8e4:	2300      	movs	r3, #0
 800b8e6:	6063      	str	r3, [r4, #4]
 800b8e8:	6923      	ldr	r3, [r4, #16]
 800b8ea:	6023      	str	r3, [r4, #0]
 800b8ec:	89a3      	ldrh	r3, [r4, #12]
 800b8ee:	f043 0308 	orr.w	r3, r3, #8
 800b8f2:	81a3      	strh	r3, [r4, #12]
 800b8f4:	6923      	ldr	r3, [r4, #16]
 800b8f6:	b94b      	cbnz	r3, 800b90c <__swsetup_r+0x7c>
 800b8f8:	89a3      	ldrh	r3, [r4, #12]
 800b8fa:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b8fe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b902:	d003      	beq.n	800b90c <__swsetup_r+0x7c>
 800b904:	4621      	mov	r1, r4
 800b906:	4628      	mov	r0, r5
 800b908:	f000 f884 	bl	800ba14 <__smakebuf_r>
 800b90c:	89a0      	ldrh	r0, [r4, #12]
 800b90e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b912:	f010 0301 	ands.w	r3, r0, #1
 800b916:	d00a      	beq.n	800b92e <__swsetup_r+0x9e>
 800b918:	2300      	movs	r3, #0
 800b91a:	60a3      	str	r3, [r4, #8]
 800b91c:	6963      	ldr	r3, [r4, #20]
 800b91e:	425b      	negs	r3, r3
 800b920:	61a3      	str	r3, [r4, #24]
 800b922:	6923      	ldr	r3, [r4, #16]
 800b924:	b943      	cbnz	r3, 800b938 <__swsetup_r+0xa8>
 800b926:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b92a:	d1c4      	bne.n	800b8b6 <__swsetup_r+0x26>
 800b92c:	bd38      	pop	{r3, r4, r5, pc}
 800b92e:	0781      	lsls	r1, r0, #30
 800b930:	bf58      	it	pl
 800b932:	6963      	ldrpl	r3, [r4, #20]
 800b934:	60a3      	str	r3, [r4, #8]
 800b936:	e7f4      	b.n	800b922 <__swsetup_r+0x92>
 800b938:	2000      	movs	r0, #0
 800b93a:	e7f7      	b.n	800b92c <__swsetup_r+0x9c>
 800b93c:	200001e0 	.word	0x200001e0

0800b940 <_raise_r>:
 800b940:	291f      	cmp	r1, #31
 800b942:	b538      	push	{r3, r4, r5, lr}
 800b944:	4604      	mov	r4, r0
 800b946:	460d      	mov	r5, r1
 800b948:	d904      	bls.n	800b954 <_raise_r+0x14>
 800b94a:	2316      	movs	r3, #22
 800b94c:	6003      	str	r3, [r0, #0]
 800b94e:	f04f 30ff 	mov.w	r0, #4294967295
 800b952:	bd38      	pop	{r3, r4, r5, pc}
 800b954:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800b956:	b112      	cbz	r2, 800b95e <_raise_r+0x1e>
 800b958:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b95c:	b94b      	cbnz	r3, 800b972 <_raise_r+0x32>
 800b95e:	4620      	mov	r0, r4
 800b960:	f000 f830 	bl	800b9c4 <_getpid_r>
 800b964:	462a      	mov	r2, r5
 800b966:	4601      	mov	r1, r0
 800b968:	4620      	mov	r0, r4
 800b96a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b96e:	f000 b817 	b.w	800b9a0 <_kill_r>
 800b972:	2b01      	cmp	r3, #1
 800b974:	d00a      	beq.n	800b98c <_raise_r+0x4c>
 800b976:	1c59      	adds	r1, r3, #1
 800b978:	d103      	bne.n	800b982 <_raise_r+0x42>
 800b97a:	2316      	movs	r3, #22
 800b97c:	6003      	str	r3, [r0, #0]
 800b97e:	2001      	movs	r0, #1
 800b980:	e7e7      	b.n	800b952 <_raise_r+0x12>
 800b982:	2400      	movs	r4, #0
 800b984:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b988:	4628      	mov	r0, r5
 800b98a:	4798      	blx	r3
 800b98c:	2000      	movs	r0, #0
 800b98e:	e7e0      	b.n	800b952 <_raise_r+0x12>

0800b990 <raise>:
 800b990:	4b02      	ldr	r3, [pc, #8]	; (800b99c <raise+0xc>)
 800b992:	4601      	mov	r1, r0
 800b994:	6818      	ldr	r0, [r3, #0]
 800b996:	f7ff bfd3 	b.w	800b940 <_raise_r>
 800b99a:	bf00      	nop
 800b99c:	200001e0 	.word	0x200001e0

0800b9a0 <_kill_r>:
 800b9a0:	b538      	push	{r3, r4, r5, lr}
 800b9a2:	4d07      	ldr	r5, [pc, #28]	; (800b9c0 <_kill_r+0x20>)
 800b9a4:	2300      	movs	r3, #0
 800b9a6:	4604      	mov	r4, r0
 800b9a8:	4608      	mov	r0, r1
 800b9aa:	4611      	mov	r1, r2
 800b9ac:	602b      	str	r3, [r5, #0]
 800b9ae:	f7f6 fb31 	bl	8002014 <_kill>
 800b9b2:	1c43      	adds	r3, r0, #1
 800b9b4:	d102      	bne.n	800b9bc <_kill_r+0x1c>
 800b9b6:	682b      	ldr	r3, [r5, #0]
 800b9b8:	b103      	cbz	r3, 800b9bc <_kill_r+0x1c>
 800b9ba:	6023      	str	r3, [r4, #0]
 800b9bc:	bd38      	pop	{r3, r4, r5, pc}
 800b9be:	bf00      	nop
 800b9c0:	20004504 	.word	0x20004504

0800b9c4 <_getpid_r>:
 800b9c4:	f7f6 bb1e 	b.w	8002004 <_getpid>

0800b9c8 <__swhatbuf_r>:
 800b9c8:	b570      	push	{r4, r5, r6, lr}
 800b9ca:	460c      	mov	r4, r1
 800b9cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b9d0:	2900      	cmp	r1, #0
 800b9d2:	b096      	sub	sp, #88	; 0x58
 800b9d4:	4615      	mov	r5, r2
 800b9d6:	461e      	mov	r6, r3
 800b9d8:	da0d      	bge.n	800b9f6 <__swhatbuf_r+0x2e>
 800b9da:	89a3      	ldrh	r3, [r4, #12]
 800b9dc:	f013 0f80 	tst.w	r3, #128	; 0x80
 800b9e0:	f04f 0100 	mov.w	r1, #0
 800b9e4:	bf0c      	ite	eq
 800b9e6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800b9ea:	2340      	movne	r3, #64	; 0x40
 800b9ec:	2000      	movs	r0, #0
 800b9ee:	6031      	str	r1, [r6, #0]
 800b9f0:	602b      	str	r3, [r5, #0]
 800b9f2:	b016      	add	sp, #88	; 0x58
 800b9f4:	bd70      	pop	{r4, r5, r6, pc}
 800b9f6:	466a      	mov	r2, sp
 800b9f8:	f000 f848 	bl	800ba8c <_fstat_r>
 800b9fc:	2800      	cmp	r0, #0
 800b9fe:	dbec      	blt.n	800b9da <__swhatbuf_r+0x12>
 800ba00:	9901      	ldr	r1, [sp, #4]
 800ba02:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800ba06:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800ba0a:	4259      	negs	r1, r3
 800ba0c:	4159      	adcs	r1, r3
 800ba0e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ba12:	e7eb      	b.n	800b9ec <__swhatbuf_r+0x24>

0800ba14 <__smakebuf_r>:
 800ba14:	898b      	ldrh	r3, [r1, #12]
 800ba16:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ba18:	079d      	lsls	r5, r3, #30
 800ba1a:	4606      	mov	r6, r0
 800ba1c:	460c      	mov	r4, r1
 800ba1e:	d507      	bpl.n	800ba30 <__smakebuf_r+0x1c>
 800ba20:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ba24:	6023      	str	r3, [r4, #0]
 800ba26:	6123      	str	r3, [r4, #16]
 800ba28:	2301      	movs	r3, #1
 800ba2a:	6163      	str	r3, [r4, #20]
 800ba2c:	b002      	add	sp, #8
 800ba2e:	bd70      	pop	{r4, r5, r6, pc}
 800ba30:	ab01      	add	r3, sp, #4
 800ba32:	466a      	mov	r2, sp
 800ba34:	f7ff ffc8 	bl	800b9c8 <__swhatbuf_r>
 800ba38:	9900      	ldr	r1, [sp, #0]
 800ba3a:	4605      	mov	r5, r0
 800ba3c:	4630      	mov	r0, r6
 800ba3e:	f7fe fd99 	bl	800a574 <_malloc_r>
 800ba42:	b948      	cbnz	r0, 800ba58 <__smakebuf_r+0x44>
 800ba44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ba48:	059a      	lsls	r2, r3, #22
 800ba4a:	d4ef      	bmi.n	800ba2c <__smakebuf_r+0x18>
 800ba4c:	f023 0303 	bic.w	r3, r3, #3
 800ba50:	f043 0302 	orr.w	r3, r3, #2
 800ba54:	81a3      	strh	r3, [r4, #12]
 800ba56:	e7e3      	b.n	800ba20 <__smakebuf_r+0xc>
 800ba58:	89a3      	ldrh	r3, [r4, #12]
 800ba5a:	6020      	str	r0, [r4, #0]
 800ba5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ba60:	81a3      	strh	r3, [r4, #12]
 800ba62:	9b00      	ldr	r3, [sp, #0]
 800ba64:	6163      	str	r3, [r4, #20]
 800ba66:	9b01      	ldr	r3, [sp, #4]
 800ba68:	6120      	str	r0, [r4, #16]
 800ba6a:	b15b      	cbz	r3, 800ba84 <__smakebuf_r+0x70>
 800ba6c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ba70:	4630      	mov	r0, r6
 800ba72:	f000 f81d 	bl	800bab0 <_isatty_r>
 800ba76:	b128      	cbz	r0, 800ba84 <__smakebuf_r+0x70>
 800ba78:	89a3      	ldrh	r3, [r4, #12]
 800ba7a:	f023 0303 	bic.w	r3, r3, #3
 800ba7e:	f043 0301 	orr.w	r3, r3, #1
 800ba82:	81a3      	strh	r3, [r4, #12]
 800ba84:	89a3      	ldrh	r3, [r4, #12]
 800ba86:	431d      	orrs	r5, r3
 800ba88:	81a5      	strh	r5, [r4, #12]
 800ba8a:	e7cf      	b.n	800ba2c <__smakebuf_r+0x18>

0800ba8c <_fstat_r>:
 800ba8c:	b538      	push	{r3, r4, r5, lr}
 800ba8e:	4d07      	ldr	r5, [pc, #28]	; (800baac <_fstat_r+0x20>)
 800ba90:	2300      	movs	r3, #0
 800ba92:	4604      	mov	r4, r0
 800ba94:	4608      	mov	r0, r1
 800ba96:	4611      	mov	r1, r2
 800ba98:	602b      	str	r3, [r5, #0]
 800ba9a:	f7f6 fb1a 	bl	80020d2 <_fstat>
 800ba9e:	1c43      	adds	r3, r0, #1
 800baa0:	d102      	bne.n	800baa8 <_fstat_r+0x1c>
 800baa2:	682b      	ldr	r3, [r5, #0]
 800baa4:	b103      	cbz	r3, 800baa8 <_fstat_r+0x1c>
 800baa6:	6023      	str	r3, [r4, #0]
 800baa8:	bd38      	pop	{r3, r4, r5, pc}
 800baaa:	bf00      	nop
 800baac:	20004504 	.word	0x20004504

0800bab0 <_isatty_r>:
 800bab0:	b538      	push	{r3, r4, r5, lr}
 800bab2:	4d06      	ldr	r5, [pc, #24]	; (800bacc <_isatty_r+0x1c>)
 800bab4:	2300      	movs	r3, #0
 800bab6:	4604      	mov	r4, r0
 800bab8:	4608      	mov	r0, r1
 800baba:	602b      	str	r3, [r5, #0]
 800babc:	f7f6 fb19 	bl	80020f2 <_isatty>
 800bac0:	1c43      	adds	r3, r0, #1
 800bac2:	d102      	bne.n	800baca <_isatty_r+0x1a>
 800bac4:	682b      	ldr	r3, [r5, #0]
 800bac6:	b103      	cbz	r3, 800baca <_isatty_r+0x1a>
 800bac8:	6023      	str	r3, [r4, #0]
 800baca:	bd38      	pop	{r3, r4, r5, pc}
 800bacc:	20004504 	.word	0x20004504

0800bad0 <_init>:
 800bad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bad2:	bf00      	nop
 800bad4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bad6:	bc08      	pop	{r3}
 800bad8:	469e      	mov	lr, r3
 800bada:	4770      	bx	lr

0800badc <_fini>:
 800badc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bade:	bf00      	nop
 800bae0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bae2:	bc08      	pop	{r3}
 800bae4:	469e      	mov	lr, r3
 800bae6:	4770      	bx	lr
