// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
// Date        : Wed Dec 19 00:37:03 2018
// Host        : pakanalk-5510 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim {c:/Users/pakanalk/OneDrive - Rose-Hulman Institute of
//               Technology/Class Files/RISCy
//               Expansion/DRIVE/FPGA_Implementation/DRIVE/DRIVE.srcs/sources_1/bd/design_1/ip/design_1_imem_0_1/design_1_imem_0_1_sim_netlist.v}
// Design      : design_1_imem_0_1
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7k325tffg900-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_imem_0_1,imem,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* X_CORE_INFO = "imem,Vivado 2018.2" *) 
(* NotValidForBitStream *)
module design_1_imem_0_1
   (clk,
    addr,
    data);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk, FREQ_HZ 50000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_clk_out1" *) input clk;
  input [8:0]addr;
  output [127:0]data;

  wire \<const0> ;

  assign data[127] = \<const0> ;
  assign data[126] = \<const0> ;
  assign data[125] = \<const0> ;
  assign data[124] = \<const0> ;
  assign data[123] = \<const0> ;
  assign data[122] = \<const0> ;
  assign data[121] = \<const0> ;
  assign data[120] = \<const0> ;
  assign data[119] = \<const0> ;
  assign data[118] = \<const0> ;
  assign data[117] = \<const0> ;
  assign data[116] = \<const0> ;
  assign data[115] = \<const0> ;
  assign data[114] = \<const0> ;
  assign data[113] = \<const0> ;
  assign data[112] = \<const0> ;
  assign data[111] = \<const0> ;
  assign data[110] = \<const0> ;
  assign data[109] = \<const0> ;
  assign data[108] = \<const0> ;
  assign data[107] = \<const0> ;
  assign data[106] = \<const0> ;
  assign data[105] = \<const0> ;
  assign data[104] = \<const0> ;
  assign data[103] = \<const0> ;
  assign data[102] = \<const0> ;
  assign data[101] = \<const0> ;
  assign data[100] = \<const0> ;
  assign data[99] = \<const0> ;
  assign data[98] = \<const0> ;
  assign data[97] = \<const0> ;
  assign data[96] = \<const0> ;
  assign data[95] = \<const0> ;
  assign data[94] = \<const0> ;
  assign data[93] = \<const0> ;
  assign data[92] = \<const0> ;
  assign data[91] = \<const0> ;
  assign data[90] = \<const0> ;
  assign data[89] = \<const0> ;
  assign data[88] = \<const0> ;
  assign data[87] = \<const0> ;
  assign data[86] = \<const0> ;
  assign data[85] = \<const0> ;
  assign data[84] = \<const0> ;
  assign data[83] = \<const0> ;
  assign data[82] = \<const0> ;
  assign data[81] = \<const0> ;
  assign data[80] = \<const0> ;
  assign data[79] = \<const0> ;
  assign data[78] = \<const0> ;
  assign data[77] = \<const0> ;
  assign data[76] = \<const0> ;
  assign data[75] = \<const0> ;
  assign data[74] = \<const0> ;
  assign data[73] = \<const0> ;
  assign data[72] = \<const0> ;
  assign data[71] = \<const0> ;
  assign data[70] = \<const0> ;
  assign data[69] = \<const0> ;
  assign data[68] = \<const0> ;
  assign data[67] = \<const0> ;
  assign data[66] = \<const0> ;
  assign data[65] = \<const0> ;
  assign data[64] = \<const0> ;
  assign data[63] = \<const0> ;
  assign data[62] = \<const0> ;
  assign data[61] = \<const0> ;
  assign data[60] = \<const0> ;
  assign data[59] = \<const0> ;
  assign data[58] = \<const0> ;
  assign data[57] = \<const0> ;
  assign data[56] = \<const0> ;
  assign data[55] = \<const0> ;
  assign data[54] = \<const0> ;
  assign data[53] = \<const0> ;
  assign data[52] = \<const0> ;
  assign data[51] = \<const0> ;
  assign data[50] = \<const0> ;
  assign data[49] = \<const0> ;
  assign data[48] = \<const0> ;
  assign data[47] = \<const0> ;
  assign data[46] = \<const0> ;
  assign data[45] = \<const0> ;
  assign data[44] = \<const0> ;
  assign data[43] = \<const0> ;
  assign data[42] = \<const0> ;
  assign data[41] = \<const0> ;
  assign data[40] = \<const0> ;
  assign data[39] = \<const0> ;
  assign data[38] = \<const0> ;
  assign data[37] = \<const0> ;
  assign data[36] = \<const0> ;
  assign data[35] = \<const0> ;
  assign data[34] = \<const0> ;
  assign data[33] = \<const0> ;
  assign data[32] = \<const0> ;
  assign data[31] = \<const0> ;
  assign data[30] = \<const0> ;
  assign data[29] = \<const0> ;
  assign data[28] = \<const0> ;
  assign data[27] = \<const0> ;
  assign data[26] = \<const0> ;
  assign data[25] = \<const0> ;
  assign data[24] = \<const0> ;
  assign data[23] = \<const0> ;
  assign data[22] = \<const0> ;
  assign data[21] = \<const0> ;
  assign data[20] = \<const0> ;
  assign data[19] = \<const0> ;
  assign data[18] = \<const0> ;
  assign data[17] = \<const0> ;
  assign data[16] = \<const0> ;
  assign data[15] = \<const0> ;
  assign data[14] = \<const0> ;
  assign data[13] = \<const0> ;
  assign data[12] = \<const0> ;
  assign data[11] = \<const0> ;
  assign data[10] = \<const0> ;
  assign data[9] = \<const0> ;
  assign data[8] = \<const0> ;
  assign data[7] = \<const0> ;
  assign data[6] = \<const0> ;
  assign data[5] = \<const0> ;
  assign data[4] = \<const0> ;
  assign data[3] = \<const0> ;
  assign data[2] = \<const0> ;
  assign data[1] = \<const0> ;
  assign data[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
