INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/GitHub/computer-system/comp-organ/lab4/cache/cache.srcs/sources_1/ip/blk_mem/sim/blk_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/GitHub/computer-system/comp-organ/lab4/cache/cache.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/GitHub/computer-system/comp-organ/lab4/cache/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/GitHub/computer-system/comp-organ/lab4/cache/mem_wrap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wrap
