# Music Code Decoder

**Music Code Decoder** is a hardware-based signal processing project implemented on a **Digilent Basys 3 FPGA board** using **VHDL**. It decodes **ASCII messages embedded in audio signals** by analyzing waveforms through an **Analog-to-Digital Converter (ADC), a symbol detector, and a UART interface**. This project was developed for **ELEC3342** coursework at **The University of Hong Kong**, enhancing a provided **Vivado template** with custom modules to improve **audio decoding accuracy in noisy environments**.

## ğŸµ Project Overview
- **Audio-to-ASCII Decoding**: Extracts ASCII messages (e.g., "ENJOY FLATWHITE!") from music-encoded waveforms.
- **Noise-Resilient Symbol Detection**: Enhances detection reliability by filtering **high-frequency noise**.
- **Hardware Integration**: Interfaces with **ADCS7476 ADC** and **Pmod MIC3** on the **Basys 3 FPGA**.
- **UART Output**: Transmits decoded messages serially for external display or further processing.

---
## ğŸ“ Project Structure
```plaintext
MusicCodeDecoder/
â”œâ”€â”€ src/    # Custom VHDL modules
â”‚   â”œâ”€â”€ adccntrl.vhd      # ADC driver module (provided, unmodified)
â”‚   â”œâ”€â”€ clk_div.vhd       # Clock divider generating 96 kHz clock (provided, unmodified)
â”‚   â”œâ”€â”€ mcdecoder.vhd     # Custom ASCII decoder
â”‚   â”œâ”€â”€ myuart.vhd        # Custom UART transmitter
â”‚   â”œâ”€â”€ sim_top.vhd       # Simulation module with noisy ADC input
â”‚   â”œâ”€â”€ symb_det.vhd      # Enhanced symbol detector
â”‚   â”œâ”€â”€ sys_top.vhd       # Top-level design (modified for integration)
â”œâ”€â”€ ip/     # Xilinx IP cores (pre-configured)
â”œâ”€â”€ prj/    # Vivado project files
â”œâ”€â”€ rtl/    # RTL design files (VHDL source)
â”œâ”€â”€ tb/     # Testbench files (VHDL & scripts)
â”‚   â”œâ”€â”€ audio_gen.py      # Generates .wav audio for testing
â”‚   â”œâ”€â”€ info_wave_gen.py  # Generates input waveforms for simulation
â”‚   â”œâ”€â”€ sim_top_tb.vhd    # Testbench for noisy signal handling
â”œâ”€â”€ xdc/    # Constraint files for Basys 3 board
â””â”€â”€ README.md             # Project documentation
```

---
## ğŸ— Implementation Details
### **1ï¸âƒ£ Symbol Detection & ASCII Decoding**
- Captures audio input via **Pmod MIC3**, processed by **ADCS7476 ADC**.
- Decodes embedded symbols from **waveform zero-crossings and frequency content**.
- Translates detected symbols into **ASCII characters** using `mcdecoder.vhd`.

### **2ï¸âƒ£ Noise-Resilient Processing**
- Improved `symb_det.vhd` to **filter high-frequency noise** for reliable detection.
- Simulation (`sim_top.vhd`) tests performance under **noisy conditions**.

### **3ï¸âƒ£ UART Serial Output**
- Uses `myuart.vhd` to transmit decoded ASCII characters **for real-time monitoring**.
- Works with external **serial display or data logging system**.

---
## ğŸš€ Setup & Usage
### **1ï¸âƒ£ Clone Repository**
```bash
git clone https://github.com/Ngonidzashe-ux/MusicCodeDecoder.git
cd MusicCodeDecoder
```
### **2ï¸âƒ£ Open Vivado Project**
```bash
vivado -source prj/music_code_decoder.xpr
```
### **3ï¸âƒ£ Simulate & Synthesize**
- **Run Simulation**: Test symbol detection in noisy conditions.
- **Synthesize & Implement**: Generate bitstream for Basys 3 FPGA.

### **4ï¸âƒ£ Hardware Testing**
- Connect **Pmod MIC3** to Basys 3 FPGA.
- Program FPGA & monitor UART output.

---
## ğŸ“œ References
- **[Digilent Basys 3](https://digilent.com/reference/_media/basys3:basys3_rm.pdf)**
- **[Digilent PMOD MIC3](https://digilent.com/reference/_media/reference/pmod/pmodmic3/pmodmic3_rm.pdf)**
- **[ADCS7476 Datasheet](https://www.ti.com/lit/ds/symlink/adcs7476.pdf)**

## ğŸ“ License
MIT License â€” Free to use and modify.

## ğŸ‘¤ About the Author
Developed by **Ngonidzashe Maposa**, a Computer Engineering student at **The University of Hong Kong**. Passionate about **hardware acceleration, signal processing, and FPGA development**.

ğŸ”— **Connect with me:** [LinkedIn](#) | [GitHub](https://github.com/Ngonidzashe-ux)
