
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000997                       # Number of seconds simulated
sim_ticks                                   997065500                       # Number of ticks simulated
final_tick                                  997065500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 440556                       # Simulator instruction rate (inst/s)
host_op_rate                                   801634                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              878509097                       # Simulator tick rate (ticks/s)
host_mem_usage                                 822040                       # Number of bytes of host memory used
host_seconds                                     1.14                       # Real time elapsed on the host
sim_insts                                      500000                       # Number of instructions simulated
sim_ops                                        909808                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           38528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          135040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             173568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        38528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         38528                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              301                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             1055                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1356                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           38641393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          135437441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             174078834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      38641393                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         38641393                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          38641393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         135437441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            174078834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1356                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2712                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 173568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  173568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                70                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                90                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     996392500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2712                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          546                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    317.890110                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   273.644186                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   186.124795                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          138     25.27%     25.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          192     35.16%     60.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          122     22.34%     82.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           51      9.34%     92.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           23      4.21%     96.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      0.92%     97.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.18%     97.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           14      2.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          546                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     33147500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                83997500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   13560000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12222.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30972.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       174.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    174.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2166                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     734802.73                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1693440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   924000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                10530000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             65095680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            560100240                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            106815750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              745159110                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            747.486596                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    174501000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      33280000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     789119000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2434320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1328250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                10623600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             65095680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            565375590                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            102196500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              747053940                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            749.377009                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    166701750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      33280000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     796932000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   23                       # Number of system calls
system.cpu.numCycles                          1994131                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                      500000                       # Number of instructions committed
system.cpu.committedOps                        909808                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                899832                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   9547                       # Number of float alu accesses
system.cpu.num_func_calls                       10214                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts        82900                       # number of instructions that are conditional controls
system.cpu.num_int_insts                       899832                       # number of integer instructions
system.cpu.num_fp_insts                          9547                       # number of float instructions
system.cpu.num_int_register_reads             1782063                       # number of times the integer registers were read
system.cpu.num_int_register_writes             722202                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                14489                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                7995                       # number of times the floating registers were written
system.cpu.num_cc_register_reads               548173                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              305725                       # number of times the CC registers were written
system.cpu.num_mem_refs                        191117                       # number of memory refs
system.cpu.num_load_insts                      116946                       # Number of load instructions
system.cpu.num_store_insts                      74171                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                    1994131                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                            103951                       # Number of branches fetched
system.cpu.op_class::No_OpClass                  2684      0.30%      0.30% # Class of executed instruction
system.cpu.op_class::IntAlu                    706819     77.69%     77.98% # Class of executed instruction
system.cpu.op_class::IntMult                     1746      0.19%     78.18% # Class of executed instruction
system.cpu.op_class::IntDiv                        28      0.00%     78.18% # Class of executed instruction
system.cpu.op_class::FloatAdd                    7414      0.81%     78.99% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::MemRead                   116946     12.85%     91.85% # Class of executed instruction
system.cpu.op_class::MemWrite                   74171      8.15%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                     909808                       # Class of executed instruction
system.cpu.dcache.tags.replacements               543                       # number of replacements
system.cpu.dcache.tags.tagsinuse           401.669427                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              190084                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1055                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            180.174408                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         611061500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   401.669427                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.784511                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.784511                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          413                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            765611                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           765611                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       116885                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          116885                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        73199                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          73199                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        190084                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           190084                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       190084                       # number of overall hits
system.cpu.dcache.overall_hits::total          190084                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data           81                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            81                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          974                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          974                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         1055                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1055                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         1055                       # number of overall misses
system.cpu.dcache.overall_misses::total          1055                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      7220000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7220000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     83647500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     83647500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     90867500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     90867500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     90867500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     90867500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       116966                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       116966                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        74173                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        74173                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       191139                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       191139                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       191139                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       191139                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000693                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000693                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.013131                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013131                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.005520                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005520                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.005520                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005520                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 89135.802469                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 89135.802469                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 85880.390144                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85880.390144                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 86130.331754                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 86130.331754                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 86130.331754                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86130.331754                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks          506                       # number of writebacks
system.cpu.dcache.writebacks::total               506                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           81                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           81                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          974                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          974                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1055                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1055                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1055                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1055                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      7139000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7139000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     82673500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     82673500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     89812500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     89812500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     89812500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     89812500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000693                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000693                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.013131                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013131                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.005520                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005520                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.005520                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005520                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 88135.802469                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 88135.802469                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 84880.390144                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84880.390144                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 85130.331754                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 85130.331754                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 85130.331754                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 85130.331754                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                 8                       # number of replacements
system.cpu.icache.tags.tagsinuse           286.387843                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              690376                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               303                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2278.468647                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   286.387843                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.559351                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.559351                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          295                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          295                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.576172                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2763019                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2763019                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       690376                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          690376                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        690376                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           690376                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       690376                       # number of overall hits
system.cpu.icache.overall_hits::total          690376                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          303                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           303                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          303                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            303                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          303                       # number of overall misses
system.cpu.icache.overall_misses::total           303                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     25560000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     25560000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     25560000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     25560000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     25560000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     25560000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       690679                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       690679                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       690679                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       690679                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       690679                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       690679                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000439                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000439                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000439                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000439                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000439                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000439                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 84356.435644                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 84356.435644                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 84356.435644                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 84356.435644                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 84356.435644                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 84356.435644                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks            8                       # number of writebacks
system.cpu.icache.writebacks::total                 8                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          303                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          303                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          303                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          303                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          303                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          303                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     25257000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     25257000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     25257000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     25257000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     25257000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     25257000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000439                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000439                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000439                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000439                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000439                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000439                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 83356.435644                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83356.435644                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 83356.435644                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83356.435644                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 83356.435644                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83356.435644                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   494.004350                       # Cycle average of tags in use
system.l2.tags.total_refs                          68                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       866                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.078522                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      132.115905                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        292.083123                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         69.805321                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.032255                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.071309                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.017042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.120607                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           866                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          765                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.211426                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7817008                       # Number of tag accesses
system.l2.tags.data_accesses                  7817008                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks          506                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              506                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks            8                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                8                       # number of WritebackClean hits
system.l2.ReadCleanReq_hits::cpu.inst               2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.demand_hits::cpu.inst                     2                       # number of demand (read+write) hits
system.l2.demand_hits::total                        2                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    2                       # number of overall hits
system.l2.overall_hits::total                       2                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              974                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 974                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           301                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              301                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data           81                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              81                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 301                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1055                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1356                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                301                       # number of overall misses
system.l2.overall_misses::cpu.data               1055                       # number of overall misses
system.l2.overall_misses::total                  1356                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     81212500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      81212500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     24780500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     24780500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data      7017500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7017500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      24780500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      88230000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        113010500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     24780500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     88230000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       113010500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          506                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          506                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks            8                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            8                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            974                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               974                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          303                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            303                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data           81                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            81                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               303                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              1055                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1358                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              303                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             1055                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1358                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.993399                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.993399                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.993399                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998527                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.993399                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998527                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 83380.390144                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83380.390144                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 82327.242525                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82327.242525                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 86635.802469                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86635.802469                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 82327.242525                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 83630.331754                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83341.076696                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 82327.242525                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 83630.331754                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83341.076696                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadExReq_mshr_misses::cpu.data          974                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            974                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          301                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          301                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data           81                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           81                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            301                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1055                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1356                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           301                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1055                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1356                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     71472500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     71472500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     21770500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     21770500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data      6207500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6207500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     21770500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     77680000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     99450500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     21770500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     77680000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     99450500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.993399                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.993399                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.993399                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998527                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.993399                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998527                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 73380.390144                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73380.390144                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 72327.242525                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72327.242525                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 76635.802469                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76635.802469                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 72327.242525                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 73630.331754                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73341.076696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 72327.242525                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 73630.331754                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73341.076696                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp                382                       # Transaction distribution
system.membus.trans_dist::ReadExReq               974                       # Transaction distribution
system.membus.trans_dist::ReadExResp              974                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           382                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2712                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         2712                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2712                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       173568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       173568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  173568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              1356                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1356    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1356                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1366500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12693250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         1909                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests          551                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp               384                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          506                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            8                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              36                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              974                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             974                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           303                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           81                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          614                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         2652                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3266                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        39808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       199808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 239616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples             1358                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000736                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027136                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1357     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1358                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1982500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            757500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2637500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
