{
	"id": 142795974,
	"body": "      SSE extensions                         = true\r\n      SSE2 extensions                        = true\r\n      PNI/SSE3: Prescott New Instructions     = true\r\n      SSSE3 extensions                        = false\r\n      SSE4.1 extensions                       = false\r\n      SSE4.2 extensions                       = false\r\n      SSE extensions                        = true\r\n      SSE4A support                          = true\r\n      misaligned SSE mode                    = true\r\n      SSSE3/SSE5 opcode set disable = false\r\n      128-bit SSE executed full-width = true\r\n...\r\n\r\nCPU:\r\n   vendor_id = \"AuthenticAMD\"\r\n   version information (1/eax):\r\n      processor type  = primary processor (0)\r\n      family          = Intel Pentium 4/Pentium D/Pentium Extreme Edition/Celeron/Xeon/Xeon MP/Itanium2, AMD Athlon 64/Athlon XP-M/Opteron/Sempron/Turion (15)\r\n      model           = 0xa (10)\r\n      stepping id     = 0x0 (0)\r\n      extended family = 0x1 (1)\r\n      extended model  = 0x0 (0)\r\n      (simple synth)  = AMD Phenom II X4 / X6 (Zosma / Thuban PH-E0), 45nm\r\n   miscellaneous (1/ebx):\r\n      process local APIC physical ID = 0x0 (0)\r\n      cpu count                      = 0x6 (6)\r\n      CLFLUSH line size              = 0x8 (8)\r\n      brand index                    = 0x0 (0)\r\n   brand id = 0x00 (0): unknown\r\n   feature information (1/edx):\r\n      x87 FPU on chip                        = true\r\n      virtual-8086 mode enhancement          = true\r\n      debugging extensions                   = true\r\n      page size extensions                   = true\r\n      time stamp counter                     = true\r\n      RDMSR and WRMSR support                = true\r\n      physical address extensions            = true\r\n      machine check exception                = true\r\n      CMPXCHG8B inst.                        = true\r\n      APIC on chip                           = true\r\n      SYSENTER and SYSEXIT                   = true\r\n      memory type range registers            = true\r\n      PTE global bit                         = true\r\n      machine check architecture             = true\r\n      conditional move/compare instruction   = true\r\n      page attribute table                   = true\r\n      page size extension                    = true\r\n      processor serial number                = false\r\n      CLFLUSH instruction                    = true\r\n      debug store                            = false\r\n      thermal monitor and clock ctrl         = false\r\n      MMX Technology                         = true\r\n      FXSAVE/FXRSTOR                         = true\r\n      SSE extensions                         = true\r\n      SSE2 extensions                        = true\r\n      self snoop                             = false\r\n      hyper-threading / multi-core supported = true\r\n      therm. monitor                         = false\r\n      IA64                                   = false\r\n      pending break event                    = false\r\n   feature information (1/ecx):\r\n      PNI/SSE3: Prescott New Instructions     = true\r\n      PCLMULDQ instruction                    = false\r\n      64-bit debug store                      = false\r\n      MONITOR/MWAIT                           = true\r\n      CPL-qualified debug store               = false\r\n      VMX: virtual machine extensions         = false\r\n      SMX: safer mode extensions              = false\r\n      Enhanced Intel SpeedStep Technology     = false\r\n      thermal monitor 2                       = false\r\n      SSSE3 extensions                        = false\r\n      context ID: adaptive or shared L1 data  = false\r\n      FMA instruction                         = false\r\n      CMPXCHG16B instruction                  = true\r\n      xTPR disable                            = false\r\n      perfmon and debug                       = false\r\n      process context identifiers             = false\r\n      direct cache access                     = false\r\n      SSE4.1 extensions                       = false\r\n      SSE4.2 extensions                       = false\r\n      extended xAPIC support                  = false\r\n      MOVBE instruction                       = false\r\n      POPCNT instruction                      = true\r\n      time stamp counter deadline             = false\r\n      AES instruction                         = false\r\n      XSAVE/XSTOR states                      = false\r\n      OS-enabled XSAVE/XSTOR                  = false\r\n      AVX: advanced vector extensions         = false\r\n      F16C half-precision convert instruction = false\r\n      RDRAND instruction                      = false\r\n      hypervisor guest status                 = false\r\n   cache and TLB information (2):\r\n   processor serial number: 0010-0FA0-0000-0000-0000-0000\r\n   MONITOR/MWAIT (5):\r\n      smallest monitor-line size (bytes)       = 0x40 (64)\r\n      largest monitor-line size (bytes)        = 0x40 (64)\r\n      enum of Monitor-MWAIT exts supported     = true\r\n      supports intrs as break-event for MWAIT  = true\r\n      number of C0 sub C-states using MWAIT    = 0x0 (0)\r\n      number of C1 sub C-states using MWAIT    = 0x0 (0)\r\n      number of C2 sub C-states using MWAIT    = 0x0 (0)\r\n      number of C3 sub C-states using MWAIT    = 0x0 (0)\r\n      number of C4 sub C-states using MWAIT    = 0x0 (0)\r\n      number of C5 sub C-states using MWAIT    = 0x0 (0)\r\n      number of C6 sub C-states using MWAIT    = 0x0 (0)\r\n      number of C7 sub C-states using MWAIT    = 0x0 (0)\r\n   Thermal and Power Management Features (6):\r\n      digital thermometer                     = false\r\n      Intel Turbo Boost Technology            = false\r\n      ARAT always running APIC timer          = false\r\n      PLN power limit notification            = false\r\n      ECMD extended clock modulation duty     = false\r\n      PTM package thermal management          = false\r\n      digital thermometer thresholds          = 0x0 (0)\r\n      ACNT/MCNT supported performance measure = true\r\n      ACNT2 available                         = false\r\n      performance-energy bias capability      = false\r\n   extended processor signature (0x80000001/eax):\r\n      family/generation = AMD Athlon 64/Opteron/Sempron/Turion (15)\r\n      model             = 0xa (10)\r\n      stepping id       = 0x0 (0)\r\n      extended family   = 0x1 (1)\r\n      extended model    = 0x0 (0)\r\n      (simple synth) = AMD Phenom II X4 / X6 (Zosma / Thuban PH-E0), 45nm\r\n   extended feature flags (0x80000001/edx):\r\n      x87 FPU on chip                       = true\r\n      virtual-8086 mode enhancement         = true\r\n      debugging extensions                  = true\r\n      page size extensions                  = true\r\n      time stamp counter                    = true\r\n      RDMSR and WRMSR support               = true\r\n      physical address extensions           = true\r\n      machine check exception               = true\r\n      CMPXCHG8B inst.                       = true\r\n      APIC on chip                          = true\r\n      SYSCALL and SYSRET instructions       = true\r\n      memory type range registers           = true\r\n      global paging extension               = true\r\n      machine check architecture            = true\r\n      conditional move/compare instruction  = true\r\n      page attribute table                  = true\r\n      page size extension                   = true\r\n      multiprocessing capable               = false\r\n      no-execute page protection            = true\r\n      AMD multimedia instruction extensions = true\r\n      MMX Technology                        = true\r\n      FXSAVE/FXRSTOR                        = true\r\n      SSE extensions                        = true\r\n      1-GB large page support               = true\r\n      RDTSCP                                = true\r\n      long mode (AA-64)                     = true\r\n      3DNow! instruction extensions         = true\r\n      3DNow! instructions                   = true\r\n   extended brand id (0x80000001/ebx):\r\n      raw          = 0x10000050 (268435536)\r\n      BrandId      = 0x50 (80)\r\n      str1         = 0x0 (0)\r\n      str2         = 0x0 (0)\r\n      PartialModel = 0x5 (5)\r\n      PG           = 0x0 (0)\r\n      PkgType      = 0x1 (1)\r\n   AMD feature flags (0x80000001/ecx):\r\n      LAHF/SAHF supported in 64-bit mode     = true\r\n      CMP Legacy                             = true\r\n      SVM: secure virtual machine            = true\r\n      extended APIC space                    = true\r\n      AltMovCr8                              = true\r\n      LZCNT advanced bit manipulation        = true\r\n      SSE4A support                          = true\r\n      misaligned SSE mode                    = true\r\n      3DNow! PREFETCH/PREFETCHW instructions = true\r\n      OS visible workaround                  = true\r\n      instruction based sampling             = true\r\n      XOP support                            = false\r\n      SKINIT/STGI support                    = true\r\n      watchdog timer support                 = true\r\n      lightweight profiling support          = false\r\n      4-operand FMA instruction              = false\r\n      NodeId MSR C001100C                    = false\r\n      TBM support                            = false\r\n      topology extensions                    = false\r\n   brand = \"AMD Phenom(tm) II X6 1055T Processor\"\r\n   L1 TLB/cache information: 2M/4M pages \u0026 L1 TLB (0x80000005/eax):\r\n      instruction # entries     = 0x10 (16)\r\n      instruction associativity = 0xff (255)\r\n      data # entries            = 0x30 (48)\r\n      data associativity        = 0xff (255)\r\n   L1 TLB/cache information: 4K pages \u0026 L1 TLB (0x80000005/ebx):\r\n      instruction # entries     = 0x20 (32)\r\n      instruction associativity = 0xff (255)\r\n      data # entries            = 0x30 (48)\r\n      data associativity        = 0xff (255)\r\n   L1 data cache information (0x80000005/ecx):\r\n      line size (bytes) = 0x40 (64)\r\n      lines per tag     = 0x1 (1)\r\n      associativity     = 0x2 (2)\r\n      size (Kb)         = 0x40 (64)\r\n   L1 instruction cache information (0x80000005/edx):\r\n      line size (bytes) = 0x40 (64)\r\n      lines per tag     = 0x1 (1)\r\n      associativity     = 0x2 (2)\r\n      size (Kb)         = 0x40 (64)\r\n   L2 TLB/cache information: 2M/4M pages \u0026 L2 TLB (0x80000006/eax):\r\n      instruction # entries     = 0x0 (0)\r\n      instruction associativity = L2 off (0)\r\n      data # entries            = 0x80 (128)\r\n      data associativity        = 2-way (2)\r\n   L2 TLB/cache information: 4K pages \u0026 L2 TLB (0x80000006/ebx):\r\n      instruction # entries     = 0x200 (512)\r\n      instruction associativity = 4-way (4)\r\n      data # entries            = 0x200 (512)\r\n      data associativity        = 4-way (4)\r\n   L2 unified cache information (0x80000006/ecx):\r\n      line size (bytes) = 0x40 (64)\r\n      lines per tag     = 0x1 (1)\r\n      associativity     = 16-way (8)\r\n      size (Kb)         = 0x200 (512)\r\n   L3 cache information (0x80000006/edx):\r\n      line size (bytes)     = 0x40 (64)\r\n      lines per tag         = 0x1 (1)\r\n      associativity         = 48-way (11)\r\n      size (in 512Kb units) = 0xc (12)\r\n   Advanced Power Management Features (0x80000007/edx):\r\n      temperature sensing diode      = true\r\n      frequency ID (FID) control     = false\r\n      voltage ID (VID) control       = false\r\n      thermal trip (TTP)             = true\r\n      thermal monitor (TM)           = true\r\n      software thermal control (STC) = true\r\n      100 MHz multiplier control     = true\r\n      hardware P-State control       = true\r\n      TscInvariant                   = true\r\n   Physical Address and Linear Address Size (0x80000008/eax):\r\n      maximum physical address bits         = 0x30 (48)\r\n      maximum linear (virtual) address bits = 0x30 (48)\r\n      maximum guest physical address bits   = 0x0 (0)\r\n   Logical CPU cores (0x80000008/ecx):\r\n      number of CPU cores - 1 = 0x5 (5)\r\n      ApicIdCoreIdSize        = 0x3 (3)\r\n   SVM Secure Virtual Machine (0x8000000a/eax):\r\n      SvmRev: SVM revision = 0x1 (1)\r\n   SVM Secure Virtual Machine (0x8000000a/edx):\r\n      nested paging                 = true\r\n      LBR virtualization            = true\r\n      SVM lock                      = true\r\n      NRIP save                     = true\r\n      MSR based TSC rate control    = false\r\n      VMCB clean bits support       = false\r\n      flush by ASID                 = false\r\n      decode assists                = false\r\n      SSSE3/SSE5 opcode set disable = false\r\n      pause intercept filter        = true\r\n      pause filter threshold        = false\r\n   NASID: number of address space identifiers = 0x40 (64):\r\n   L1 TLB information: 1G pages (0x80000019/eax):\r\n      instruction # entries     = 0x0 (0)\r\n      instruction associativity = L2 off (0)\r\n      data # entries            = 0x30 (48)\r\n      data associativity        = full (15)\r\n   L2 TLB information: 1G pages (0x80000019/ebx):\r\n      instruction # entries     = 0x0 (0)\r\n      instruction associativity = L2 off (0)\r\n      data # entries            = 0x10 (16)\r\n      data associativity        = 8-way (6)\r\n   SVM Secure Virtual Machine (0x8000001a/eax):\r\n      128-bit SSE executed full-width = true\r\n      MOVU* better than MOVL*/MOVH*   = true\r\n   Instruction Based Sampling Identifiers (0x8000001b/eax):\r\n      IBS feature flags valid              = true\r\n      IBS fetch sampling                   = true\r\n      IBS execution sampling               = true\r\n      read write of op counter             = true\r\n      op counting mode                     = true\r\n      branch target address reporting      = false\r\n      IbsOpCurCnt and IbsOpMaxCnt extend 7 = false\r\n      invalid RIP indication supported     = false\r\n   (instruction supported synth):\r\n      CMPXCHG8B                = true\r\n      conditional move/compare = true\r\n      PREFETCH/PREFETCHW       = true\r\n   (multi-processing synth): multi-core (c=6)\r\n   (multi-processing method): AMD\r\n   (APIC widths synth): CORE_width=3 SMT_width=0\r\n   (APIC synth): PKG_ID=0 CORE_ID=0 SMT_ID=0\r\n   (synth) = AMD Phenom II X6 (Thuban PH-E0), 45nm 1055T Processor\r\n\r\n",
	"user": {
		"login": "kardianos",
		"id": 755121,
		"type": "User",
		"site_admin": false
	},
	"created_at": "2015-09-24T03:31:50Z",
	"updated_at": "2015-09-24T03:31:50Z"
}
