

================================================================
== Vitis HLS Report for 'srcnn'
================================================================
* Date:           Mon Oct 20 14:44:52 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.774 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                               |                                                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                                    Instance                                   |                               Module                               |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_srcnn_Pipeline_VITIS_LOOP_346_2_VITIS_LOOP_348_3_fu_867                    |srcnn_Pipeline_VITIS_LOOP_346_2_VITIS_LOOP_348_3                    |       92|       92|  0.920 us|  0.920 us|   92|   92|        no|
        |grp_srcnn_Pipeline_VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10_fu_878  |srcnn_Pipeline_VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10  |      803|      803|  8.030 us|  8.030 us|  803|  803|        no|
        |grp_dataflow_in_loop_VITIS_LOOP_400_12_fu_901                                  |dataflow_in_loop_VITIS_LOOP_400_12                                  |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_344_1    |     6720|     6720|       105|          -|          -|    64|        no|
        |- VITIS_LOOP_356_4    |    22880|    22880|       715|          -|          -|    32|        no|
        | + VITIS_LOOP_359_5   |      704|      704|        11|          -|          -|    64|        no|
        |- VITIS_LOOP_398_11   |        ?|        ?|         ?|          -|          -|    16|        no|
        | + VITIS_LOOP_400_12  |        ?|        ?|         ?|          -|          -|    16|        no|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     439|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       62|   164|   43865|   47669|    0|
|Memory           |       16|     -|      32|    2592|    -|
|Multiplexer      |        -|     -|       -|    1082|    -|
|Register         |        -|     -|    4371|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       78|   164|   48268|   51782|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       27|    13|      20|      44|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |                                    Instance                                   |                               Module                               | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |ctrl_s_axi_U                                                                   |ctrl_s_axi                                                          |        0|    0|    596|   1064|    0|
    |grp_dataflow_in_loop_VITIS_LOOP_400_12_fu_901                                  |dataflow_in_loop_VITIS_LOOP_400_12                                  |       42|  164|  38784|  42416|    0|
    |gmem_in_m_axi_U                                                                |gmem_in_m_axi                                                       |        4|    0|    830|    694|    0|
    |gmem_out_m_axi_U                                                               |gmem_out_m_axi                                                      |        4|    0|    830|    694|    0|
    |gmem_w1_m_axi_U                                                                |gmem_w1_m_axi                                                       |        4|    0|    830|    694|    0|
    |gmem_w2_m_axi_U                                                                |gmem_w2_m_axi                                                       |        4|    0|    830|    694|    0|
    |gmem_w3_m_axi_U                                                                |gmem_w3_m_axi                                                       |        4|    0|    830|    694|    0|
    |grp_srcnn_Pipeline_VITIS_LOOP_346_2_VITIS_LOOP_348_3_fu_867                    |srcnn_Pipeline_VITIS_LOOP_346_2_VITIS_LOOP_348_3                    |        0|    0|    268|    458|    0|
    |grp_srcnn_Pipeline_VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10_fu_878  |srcnn_Pipeline_VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10  |        0|    0|     67|    261|    0|
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                                          |                                                                    |       62|  164|  43865|  47669|    0|
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------------------------------------------+--------------------------------------------------------------------------+---------+----+------+-----+------+-----+------+-------------+
    |                           Memory                          |                                  Module                                  | BRAM_18K| FF |  LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------------------------------------+--------------------------------------------------------------------------+---------+----+------+-----+------+-----+------+-------------+
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_U  |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_1P_BRAM_1R1W  |        1|   0|     0|    0|   256|   32|     1|         8192|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_U  |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_1P_BRAM_1R1W  |        1|   0|     0|    0|   256|   32|     1|         8192|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_U  |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_1P_BRAM_1R1W  |        1|   0|     0|    0|   256|   32|     1|         8192|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_U  |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_1P_BRAM_1R1W  |        1|   0|     0|    0|   256|   32|     1|         8192|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_U  |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_1P_BRAM_1R1W  |        1|   0|     0|    0|   256|   32|     1|         8192|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_U  |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_1P_BRAM_1R1W  |        1|   0|     0|    0|   256|   32|     1|         8192|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_U   |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_1P_BRAM_1R1W  |        1|   0|     0|    0|   256|   32|     1|         8192|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_U   |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_1P_BRAM_1R1W  |        1|   0|     0|    0|   256|   32|     1|         8192|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_U   |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W   |        1|   0|     0|    0|   100|   32|     1|         3200|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_U   |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W   |        1|   0|     0|    0|   100|   32|     1|         3200|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_U     |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W   |        1|   0|     0|    0|   100|   32|     1|         3200|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_U   |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W   |        1|   0|     0|    0|   100|   32|     1|         3200|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_U   |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W   |        1|   0|     0|    0|   100|   32|     1|         3200|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_U   |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W   |        1|   0|     0|    0|   100|   32|     1|         3200|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_U   |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W   |        1|   0|     0|    0|   100|   32|     1|         3200|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_U   |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W   |        1|   0|     0|    0|   100|   32|     1|         3200|
    |w1_loc_U                                                   |w1_loc_RAM_1P_LUTRAM_1R1W                                                 |        0|  32|  2592|    0|  5184|   32|     1|       165888|
    +-----------------------------------------------------------+--------------------------------------------------------------------------+---------+----+------+-----+------+-----+------+-------------+
    |Total                                                      |                                                                          |       16|  32|  2592|    0|  8032|  544|    17|       257024|
    +-----------------------------------------------------------+--------------------------------------------------------------------------+---------+----+------+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                          Variable Name                         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln344_1_fu_1191_p2                                          |         +|   0|  0|  20|          13|           7|
    |add_ln344_fu_1203_p2                                            |         +|   0|  0|  14|           7|           1|
    |add_ln345_fu_1213_p2                                            |         +|   0|  0|  70|          63|          63|
    |add_ln350_3_fu_1273_p2                                          |         +|   0|  0|  18|          11|          11|
    |add_ln356_fu_1699_p2                                            |         +|   0|  0|  13|           6|           1|
    |add_ln358_fu_1715_p2                                            |         +|   0|  0|  70|          63|          63|
    |add_ln359_fu_2003_p2                                            |         +|   0|  0|  14|           7|           1|
    |add_ln364_1_fu_2018_p2                                          |         +|   0|  0|  70|          63|          63|
    |add_ln364_2_fu_1980_p2                                          |         +|   0|  0|  15|           8|           8|
    |add_ln364_fu_2009_p2                                            |         +|   0|  0|  19|          12|          12|
    |h0_3_fu_2081_p2                                                 |         +|   0|  0|  16|           9|           5|
    |w0_1_fu_2093_p2                                                 |         +|   0|  0|  16|           9|           5|
    |ap_block_state46_on_subcall_done                                |       and|   0|  0|   2|           1|           1|
    |icmp_ln344_fu_1197_p2                                           |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln356_fu_1693_p2                                           |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln359_fu_1997_p2                                           |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln398_fu_2075_p2                                           |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln400_fu_2087_p2                                           |      icmp|   0|  0|  16|           9|           8|
    |ap_sync_grp_dataflow_in_loop_VITIS_LOOP_400_12_fu_901_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_in_loop_VITIS_LOOP_400_12_fu_901_ap_ready  |        or|   0|  0|   2|           1|           1|
    |phase_1_fu_2099_p2                                              |       xor|   0|  0|   2|           1|           2|
    +----------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                           |          |   0|  0| 439|         313|         284|
    +----------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------------------+-----+-----------+-----+-----------+
    |                               Name                               | LUT | Input Size| Bits| Total Bits|
    +------------------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                         |  225|         50|    1|         50|
    |c1_fu_622                                                         |    9|          2|    7|         14|
    |c2_fu_626                                                         |    9|          2|    6|         12|
    |gmem_in_ARVALID                                                   |    9|          2|    1|          2|
    |gmem_in_RREADY                                                    |    9|          2|    1|          2|
    |gmem_out_AWVALID                                                  |    9|          2|    1|          2|
    |gmem_out_BREADY                                                   |    9|          2|    1|          2|
    |gmem_out_WVALID                                                   |    9|          2|    1|          2|
    |gmem_w1_ARADDR                                                    |   14|          3|   64|        192|
    |gmem_w1_ARLEN                                                     |   14|          3|   32|         96|
    |gmem_w1_ARVALID                                                   |   14|          3|    1|          3|
    |gmem_w1_RREADY                                                    |   14|          3|    1|          3|
    |gmem_w1_blk_n_AR                                                  |    9|          2|    1|          2|
    |gmem_w1_blk_n_R                                                   |    9|          2|    1|          2|
    |gmem_w2_ARADDR                                                    |   14|          3|   64|        192|
    |gmem_w2_blk_n_AR                                                  |    9|          2|    1|          2|
    |gmem_w2_blk_n_R                                                   |    9|          2|    1|          2|
    |gmem_w3_ARADDR                                                    |   20|          4|   64|        256|
    |gmem_w3_ARLEN                                                     |   20|          4|   32|        128|
    |gmem_w3_ARVALID                                                   |   14|          3|    1|          3|
    |gmem_w3_RREADY                                                    |   14|          3|    1|          3|
    |gmem_w3_blk_n_AR                                                  |    9|          2|    1|          2|
    |gmem_w3_blk_n_R                                                   |    9|          2|    1|          2|
    |h0_fu_630                                                         |    9|          2|    9|         18|
    |i2_reg_833                                                        |    9|          2|    7|         14|
    |phase_reg_844                                                     |    9|          2|    1|          2|
    |phi_mul_fu_618                                                    |    9|          2|   13|         26|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0  |   14|          3|    8|         24|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0       |   14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0  |   14|          3|    8|         24|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0       |   14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0  |   14|          3|    8|         24|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0       |   14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0  |   14|          3|    8|         24|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0       |   14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0  |   14|          3|    8|         24|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0       |   14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0  |   14|          3|    8|         24|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0       |   14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0   |   14|          3|    7|         21|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0        |   14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we0        |    9|          2|    1|          2|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0   |   14|          3|    7|         21|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0        |   14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we0        |    9|          2|    1|          2|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0   |   14|          3|    7|         21|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0        |   14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we0        |    9|          2|    1|          2|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0   |   14|          3|    7|         21|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0        |   14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we0        |    9|          2|    1|          2|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0   |   14|          3|    7|         21|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0        |   14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we0        |    9|          2|    1|          2|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0   |   14|          3|    7|         21|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0        |   14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we0        |    9|          2|    1|          2|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0   |   14|          3|    7|         21|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0        |   14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we0        |    9|          2|    1|          2|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0   |   14|          3|    8|         24|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0        |   14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0   |   14|          3|    8|         24|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0        |   14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0     |   14|          3|    7|         21|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0          |   14|          3|    1|          3|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we0          |    9|          2|    1|          2|
    |w0_reg_856                                                        |    9|          2|    9|         18|
    |w1_loc_address0                                                   |   14|          3|   13|         39|
    |w1_loc_ce0                                                        |   14|          3|    1|          3|
    |w1_loc_we0                                                        |    9|          2|    1|          2|
    +------------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                             | 1082|        235|  483|       1520|
    +------------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                            Name                                            | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln344_1_reg_2180                                                                        |  13|   0|   13|          0|
    |add_ln344_reg_2188                                                                          |   7|   0|    7|          0|
    |add_ln350_3_reg_2216                                                                        |  11|   0|   11|          0|
    |add_ln356_reg_2236                                                                          |   6|   0|    6|          0|
    |add_ln359_reg_2317                                                                          |   7|   0|    7|          0|
    |ap_CS_fsm                                                                                   |  49|   0|   49|          0|
    |ap_sync_reg_grp_dataflow_in_loop_VITIS_LOOP_400_12_fu_901_ap_done                           |   1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_in_loop_VITIS_LOOP_400_12_fu_901_ap_ready                          |   1|   0|    1|          0|
    |bitcast_ln364_reg_2328                                                                      |  32|   0|   32|          0|
    |c1_fu_622                                                                                   |   7|   0|    7|          0|
    |c2_fu_626                                                                                   |   6|   0|    6|          0|
    |conv2_biases_read_reg_2129                                                                  |  64|   0|   64|          0|
    |conv2_weights_read_reg_2134                                                                 |  64|   0|   64|          0|
    |conv3_biases_read_reg_2119                                                                  |  64|   0|   64|          0|
    |conv3_weights_read_reg_2124                                                                 |  64|   0|   64|          0|
    |gmem_w1_addr_reg_2193                                                                       |  64|   0|   64|          0|
    |gmem_w2_addr_1_reg_2322                                                                     |  64|   0|   64|          0|
    |gmem_w2_addr_reg_2246                                                                       |  64|   0|   64|          0|
    |gmem_w3_addr_reg_2252                                                                       |  64|   0|   64|          0|
    |grp_dataflow_in_loop_VITIS_LOOP_400_12_fu_901_ap_start_reg                                  |   1|   0|    1|          0|
    |grp_srcnn_Pipeline_VITIS_LOOP_346_2_VITIS_LOOP_348_3_fu_867_ap_start_reg                    |   1|   0|    1|          0|
    |grp_srcnn_Pipeline_VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10_fu_878_ap_start_reg  |   1|   0|    1|          0|
    |h0_2_reg_2352                                                                               |   9|   0|    9|          0|
    |h0_3_reg_2360                                                                               |   9|   0|    9|          0|
    |h0_fu_630                                                                                   |   9|   0|    9|          0|
    |i2_reg_833                                                                                  |   7|   0|    7|          0|
    |input_ftmap_read_reg_2139                                                                   |  64|   0|   64|          0|
    |lshr_ln_reg_2241                                                                            |   2|   0|    2|          0|
    |output_ftmap_read_reg_2114                                                                  |  64|   0|   64|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_10             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_11             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_12             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_13             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_14             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_15             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_16             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_17             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_18             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_19             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_20             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_21             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_22             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_23             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_24             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_25             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_26             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_27             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_28             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_29             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_30             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_31             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_32             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_33             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_34             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_35             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_36             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_37             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_38             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_39             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_40             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_41             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_42             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_43             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_44             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_45             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_46             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_47             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_48             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_49             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_50             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_51             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_52             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_53             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_54             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_55             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_56             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_57             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_58             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_59             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_60             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_61             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_62             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_63             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_10             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_11             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_12             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_13             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_14             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_15             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_16             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_17             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_18             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_19             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_20             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_21             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_22             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_23             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_24             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_25             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_26             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_27             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_28             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_29             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_30             |  32|   0|   32|          0|
    |p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_31             |  32|   0|   32|          0|
    |phase_1_reg_2373                                                                            |   1|   0|    1|          0|
    |phase_reg_844                                                                               |   1|   0|    1|          0|
    |phi_mul_fu_618                                                                              |  13|   0|   13|          0|
    |phi_mul_load_reg_2172                                                                       |  13|   0|   13|          0|
    |sext_ln344_reg_2167                                                                         |  63|   0|   63|          0|
    |sext_ln356_1_reg_2211                                                                       |  63|   0|   63|          0|
    |sext_ln356_reg_2206                                                                         |  63|   0|   63|          0|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16                                     |  32|   0|   32|          0|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17                                     |  32|   0|   32|          0|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18                                     |  32|   0|   32|          0|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19                                     |  32|   0|   32|          0|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20                                     |  32|   0|   32|          0|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21                                     |  32|   0|   32|          0|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22                                     |  32|   0|   32|          0|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23                                     |  32|   0|   32|          0|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24                                     |  32|   0|   32|          0|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25                                     |  32|   0|   32|          0|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26                                     |  32|   0|   32|          0|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27                                     |  32|   0|   32|          0|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28                                     |  32|   0|   32|          0|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29                                     |  32|   0|   32|          0|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30                                     |  32|   0|   32|          0|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31                                     |  32|   0|   32|          0|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32                                     |  32|   0|   32|          0|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33                                     |  32|   0|   32|          0|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34                                     |  32|   0|   32|          0|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35                                     |  32|   0|   32|          0|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36                                     |  32|   0|   32|          0|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45_reg_2274                            |   8|   0|    8|          0|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46_reg_2279                            |   8|   0|    8|          0|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47_reg_2284                            |   8|   0|    8|          0|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48_reg_2289                            |   8|   0|    8|          0|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49_reg_2294                            |   8|   0|    8|          0|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50_reg_2299                            |   8|   0|    8|          0|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_51_reg_2304                            |   8|   0|    8|          0|
    |srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_52_reg_2309                            |   8|   0|    8|          0|
    |tmp_5_reg_2269                                                                              |   2|   0|    8|          6|
    |trunc_ln344_1_reg_2162                                                                      |  62|   0|   62|          0|
    |trunc_ln356_2_reg_2229                                                                      |   3|   0|    3|          0|
    |trunc_ln356_reg_2224                                                                        |   5|   0|    5|          0|
    |trunc_ln400_reg_2378                                                                        |   8|   0|    8|          0|
    |trunc_ln4_reg_2258                                                                          |  62|   0|   62|          0|
    |w0_1_reg_2368                                                                               |   9|   0|    9|          0|
    |w0_reg_856                                                                                  |   9|   0|    9|          0|
    |weights_loaded                                                                              |   1|   0|    1|          0|
    |weights_loaded_load_reg_2144                                                                |   1|   0|    1|          0|
    |zext_ln356_1_reg_2264                                                                       |   5|   0|   12|          7|
    +--------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                       |4371|   0| 4384|         13|
    +--------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|s_axi_ctrl_AWVALID       |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_AWREADY       |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_AWADDR        |   in|    7|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WVALID        |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WREADY        |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WDATA         |   in|   32|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WSTRB         |   in|    4|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARVALID       |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARREADY       |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARADDR        |   in|    7|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RVALID        |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RREADY        |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RDATA         |  out|   32|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RRESP         |  out|    2|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BVALID        |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BREADY        |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BRESP         |  out|    2|       s_axi|          ctrl|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_hs|         srcnn|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|         srcnn|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|         srcnn|  return value|
|m_axi_gmem_in_AWVALID    |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWREADY    |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWADDR     |  out|   64|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWID       |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWLEN      |  out|    8|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWSIZE     |  out|    3|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWBURST    |  out|    2|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWLOCK     |  out|    2|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWCACHE    |  out|    4|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWPROT     |  out|    3|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWQOS      |  out|    4|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWREGION   |  out|    4|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWUSER     |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_WVALID     |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_WREADY     |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_WDATA      |  out|   32|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_WSTRB      |  out|    4|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_WLAST      |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_WID        |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_WUSER      |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARVALID    |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARREADY    |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARADDR     |  out|   64|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARID       |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARLEN      |  out|    8|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARSIZE     |  out|    3|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARBURST    |  out|    2|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARLOCK     |  out|    2|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARCACHE    |  out|    4|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARPROT     |  out|    3|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARQOS      |  out|    4|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARREGION   |  out|    4|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARUSER     |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RVALID     |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RREADY     |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RDATA      |   in|   32|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RLAST      |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RID        |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RUSER      |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RRESP      |   in|    2|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_BVALID     |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_BREADY     |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_BRESP      |   in|    2|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_BID        |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_BUSER      |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_w1_AWVALID    |  out|    1|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_AWREADY    |   in|    1|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_AWADDR     |  out|   64|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_AWID       |  out|    1|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_AWLEN      |  out|    8|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_AWSIZE     |  out|    3|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_AWBURST    |  out|    2|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_AWLOCK     |  out|    2|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_AWCACHE    |  out|    4|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_AWPROT     |  out|    3|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_AWQOS      |  out|    4|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_AWREGION   |  out|    4|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_AWUSER     |  out|    1|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_WVALID     |  out|    1|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_WREADY     |   in|    1|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_WDATA      |  out|   32|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_WSTRB      |  out|    4|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_WLAST      |  out|    1|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_WID        |  out|    1|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_WUSER      |  out|    1|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_ARVALID    |  out|    1|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_ARREADY    |   in|    1|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_ARADDR     |  out|   64|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_ARID       |  out|    1|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_ARLEN      |  out|    8|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_ARSIZE     |  out|    3|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_ARBURST    |  out|    2|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_ARLOCK     |  out|    2|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_ARCACHE    |  out|    4|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_ARPROT     |  out|    3|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_ARQOS      |  out|    4|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_ARREGION   |  out|    4|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_ARUSER     |  out|    1|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_RVALID     |   in|    1|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_RREADY     |  out|    1|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_RDATA      |   in|   32|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_RLAST      |   in|    1|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_RID        |   in|    1|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_RUSER      |   in|    1|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_RRESP      |   in|    2|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_BVALID     |   in|    1|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_BREADY     |  out|    1|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_BRESP      |   in|    2|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_BID        |   in|    1|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_BUSER      |   in|    1|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w2_AWVALID    |  out|    1|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_AWREADY    |   in|    1|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_AWADDR     |  out|   64|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_AWID       |  out|    1|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_AWLEN      |  out|    8|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_AWSIZE     |  out|    3|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_AWBURST    |  out|    2|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_AWLOCK     |  out|    2|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_AWCACHE    |  out|    4|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_AWPROT     |  out|    3|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_AWQOS      |  out|    4|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_AWREGION   |  out|    4|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_AWUSER     |  out|    1|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_WVALID     |  out|    1|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_WREADY     |   in|    1|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_WDATA      |  out|   32|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_WSTRB      |  out|    4|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_WLAST      |  out|    1|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_WID        |  out|    1|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_WUSER      |  out|    1|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_ARVALID    |  out|    1|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_ARREADY    |   in|    1|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_ARADDR     |  out|   64|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_ARID       |  out|    1|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_ARLEN      |  out|    8|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_ARSIZE     |  out|    3|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_ARBURST    |  out|    2|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_ARLOCK     |  out|    2|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_ARCACHE    |  out|    4|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_ARPROT     |  out|    3|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_ARQOS      |  out|    4|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_ARREGION   |  out|    4|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_ARUSER     |  out|    1|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_RVALID     |   in|    1|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_RREADY     |  out|    1|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_RDATA      |   in|   32|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_RLAST      |   in|    1|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_RID        |   in|    1|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_RUSER      |   in|    1|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_RRESP      |   in|    2|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_BVALID     |   in|    1|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_BREADY     |  out|    1|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_BRESP      |   in|    2|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_BID        |   in|    1|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_BUSER      |   in|    1|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w3_AWVALID    |  out|    1|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_AWREADY    |   in|    1|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_AWADDR     |  out|   64|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_AWID       |  out|    1|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_AWLEN      |  out|    8|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_AWSIZE     |  out|    3|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_AWBURST    |  out|    2|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_AWLOCK     |  out|    2|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_AWCACHE    |  out|    4|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_AWPROT     |  out|    3|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_AWQOS      |  out|    4|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_AWREGION   |  out|    4|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_AWUSER     |  out|    1|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_WVALID     |  out|    1|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_WREADY     |   in|    1|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_WDATA      |  out|   32|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_WSTRB      |  out|    4|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_WLAST      |  out|    1|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_WID        |  out|    1|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_WUSER      |  out|    1|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_ARVALID    |  out|    1|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_ARREADY    |   in|    1|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_ARADDR     |  out|   64|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_ARID       |  out|    1|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_ARLEN      |  out|    8|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_ARSIZE     |  out|    3|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_ARBURST    |  out|    2|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_ARLOCK     |  out|    2|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_ARCACHE    |  out|    4|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_ARPROT     |  out|    3|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_ARQOS      |  out|    4|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_ARREGION   |  out|    4|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_ARUSER     |  out|    1|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_RVALID     |   in|    1|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_RREADY     |  out|    1|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_RDATA      |   in|   32|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_RLAST      |   in|    1|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_RID        |   in|    1|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_RUSER      |   in|    1|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_RRESP      |   in|    2|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_BVALID     |   in|    1|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_BREADY     |  out|    1|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_BRESP      |   in|    2|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_BID        |   in|    1|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_BUSER      |   in|    1|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_out_AWVALID   |  out|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_AWREADY   |   in|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_AWADDR    |  out|   64|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_AWID      |  out|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_AWLEN     |  out|    8|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_AWSIZE    |  out|    3|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_AWBURST   |  out|    2|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_AWLOCK    |  out|    2|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_AWCACHE   |  out|    4|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_AWPROT    |  out|    3|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_AWQOS     |  out|    4|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_AWREGION  |  out|    4|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_AWUSER    |  out|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_WVALID    |  out|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_WREADY    |   in|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_WDATA     |  out|   32|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_WSTRB     |  out|    4|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_WLAST     |  out|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_WID       |  out|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_WUSER     |  out|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_ARVALID   |  out|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_ARREADY   |   in|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_ARADDR    |  out|   64|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_ARID      |  out|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_ARLEN     |  out|    8|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_ARSIZE    |  out|    3|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_ARBURST   |  out|    2|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_ARLOCK    |  out|    2|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_ARCACHE   |  out|    4|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_ARPROT    |  out|    3|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_ARQOS     |  out|    4|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_ARREGION  |  out|    4|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_ARUSER    |  out|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_RVALID    |   in|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_RREADY    |  out|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_RDATA     |   in|   32|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_RLAST     |   in|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_RID       |   in|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_RUSER     |   in|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_RRESP     |   in|    2|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_BVALID    |   in|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_BREADY    |  out|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_BRESP     |   in|    2|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_BID       |   in|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_BUSER     |   in|    1|       m_axi|      gmem_out|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

