\hypertarget{structI2S__Type}{}\section{I2\+S\+\_\+\+Type Struct Reference}
\label{structI2S__Type}\index{I2\+S\+\_\+\+Type@{I2\+S\+\_\+\+Type}}


{\ttfamily \#include $<$M\+K64\+F12.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structI2S__Type_ac267d105f56a5a51a2f96ca821c3e4a7}{T\+C\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structI2S__Type_a402dc49c093c976d36ae655ab62d0df5}{T\+C\+R1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structI2S__Type_a4134a86cc4b66d8d7e59fed43bf833ca}{T\+C\+R2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structI2S__Type_a3a79413b288cefdce2291865b42c6a31}{T\+C\+R3}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structI2S__Type_ae01402cc631b47ce8128465aa287e6df}{T\+C\+R4}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structI2S__Type_a91337041fca47b36ff4f31f29cb273bf}{T\+C\+R5}
\item 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}8\mbox{]}\hypertarget{structI2S__Type_ad713dce758110b61ace024a52f230133}{}\label{structI2S__Type_ad713dce758110b61ace024a52f230133}

\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{structI2S__Type_aa64a72681c17030d8003eff7fa2b1bd4}{T\+DR} \mbox{[}2\mbox{]}
\item 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}24\mbox{]}\hypertarget{structI2S__Type_a4f67ea7a8abcd37b3c740a3aa8b8fd22}{}\label{structI2S__Type_a4f67ea7a8abcd37b3c740a3aa8b8fd22}

\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structI2S__Type_a67ac28f403b29131e232d0071b92a1ac}{T\+FR} \mbox{[}2\mbox{]}
\item 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+2} \mbox{[}24\mbox{]}\hypertarget{structI2S__Type_affe6713e1f64d6121c42a6c7b5c94153}{}\label{structI2S__Type_affe6713e1f64d6121c42a6c7b5c94153}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structI2S__Type_a2ddc0ba302f2eeb23c02a94fabab1af1}{T\+MR}
\item 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+3} \mbox{[}28\mbox{]}\hypertarget{structI2S__Type_a9568ea14a4fd6a4ecb4b04cc60469e4d}{}\label{structI2S__Type_a9568ea14a4fd6a4ecb4b04cc60469e4d}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structI2S__Type_a3e9f96292f8fdc9b1b74b67e4f9f2b96}{R\+C\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structI2S__Type_a77ddbd77c8641790f011e95f040dc221}{R\+C\+R1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structI2S__Type_ac0bdbdf0882c75715cd446c6d677ace2}{R\+C\+R2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structI2S__Type_a4d721096f492566c33c2354f7630624f}{R\+C\+R3}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structI2S__Type_a29f97512ded526be9f3672d7db6793ac}{R\+C\+R4}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structI2S__Type_affd777b7e9dafd3fd7185f034aab4b50}{R\+C\+R5}
\item 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+4} \mbox{[}8\mbox{]}\hypertarget{structI2S__Type_a353eac6d3c76a1ae82ccb0df679f6e7e}{}\label{structI2S__Type_a353eac6d3c76a1ae82ccb0df679f6e7e}

\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structI2S__Type_a503fa18206adf56c5afae6cf77acc397}{R\+DR} \mbox{[}2\mbox{]}
\item 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+5} \mbox{[}24\mbox{]}\hypertarget{structI2S__Type_a724ad214dc58e6164909dd0e532f45f0}{}\label{structI2S__Type_a724ad214dc58e6164909dd0e532f45f0}

\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structI2S__Type_a16852a97d90329db35b5ff8663c9488c}{R\+FR} \mbox{[}2\mbox{]}
\item 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+6} \mbox{[}24\mbox{]}\hypertarget{structI2S__Type_ad1e6349f919b1aeab63f6421cf2049ee}{}\label{structI2S__Type_ad1e6349f919b1aeab63f6421cf2049ee}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structI2S__Type_ab2b55d0a250082bacc98cb3845769560}{R\+MR}
\item 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+7} \mbox{[}28\mbox{]}\hypertarget{structI2S__Type_ae7d605692953d3b1f66415a203e171a8}{}\label{structI2S__Type_ae7d605692953d3b1f66415a203e171a8}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structI2S__Type_a1120f8317764b1cd8d7b624175c13a15}{M\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structI2S__Type_aec34525af6f820dc003963ede5542ef1}{M\+DR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
I2S -\/ Register Layout Typedef 

\subsection{Member Data Documentation}
\index{I2\+S\+\_\+\+Type@{I2\+S\+\_\+\+Type}!M\+CR@{M\+CR}}
\index{M\+CR@{M\+CR}!I2\+S\+\_\+\+Type@{I2\+S\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{M\+CR}{MCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I2\+S\+\_\+\+Type\+::\+M\+CR}\hypertarget{structI2S__Type_a1120f8317764b1cd8d7b624175c13a15}{}\label{structI2S__Type_a1120f8317764b1cd8d7b624175c13a15}
S\+AI M\+C\+LK Control Register, offset\+: 0x100 \index{I2\+S\+\_\+\+Type@{I2\+S\+\_\+\+Type}!M\+DR@{M\+DR}}
\index{M\+DR@{M\+DR}!I2\+S\+\_\+\+Type@{I2\+S\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{M\+DR}{MDR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I2\+S\+\_\+\+Type\+::\+M\+DR}\hypertarget{structI2S__Type_aec34525af6f820dc003963ede5542ef1}{}\label{structI2S__Type_aec34525af6f820dc003963ede5542ef1}
S\+AI M\+C\+LK Divide Register, offset\+: 0x104 \index{I2\+S\+\_\+\+Type@{I2\+S\+\_\+\+Type}!R\+C\+R1@{R\+C\+R1}}
\index{R\+C\+R1@{R\+C\+R1}!I2\+S\+\_\+\+Type@{I2\+S\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+C\+R1}{RCR1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I2\+S\+\_\+\+Type\+::\+R\+C\+R1}\hypertarget{structI2S__Type_a77ddbd77c8641790f011e95f040dc221}{}\label{structI2S__Type_a77ddbd77c8641790f011e95f040dc221}
S\+AI Receive Configuration 1 Register, offset\+: 0x84 \index{I2\+S\+\_\+\+Type@{I2\+S\+\_\+\+Type}!R\+C\+R2@{R\+C\+R2}}
\index{R\+C\+R2@{R\+C\+R2}!I2\+S\+\_\+\+Type@{I2\+S\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+C\+R2}{RCR2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I2\+S\+\_\+\+Type\+::\+R\+C\+R2}\hypertarget{structI2S__Type_ac0bdbdf0882c75715cd446c6d677ace2}{}\label{structI2S__Type_ac0bdbdf0882c75715cd446c6d677ace2}
S\+AI Receive Configuration 2 Register, offset\+: 0x88 \index{I2\+S\+\_\+\+Type@{I2\+S\+\_\+\+Type}!R\+C\+R3@{R\+C\+R3}}
\index{R\+C\+R3@{R\+C\+R3}!I2\+S\+\_\+\+Type@{I2\+S\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+C\+R3}{RCR3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I2\+S\+\_\+\+Type\+::\+R\+C\+R3}\hypertarget{structI2S__Type_a4d721096f492566c33c2354f7630624f}{}\label{structI2S__Type_a4d721096f492566c33c2354f7630624f}
S\+AI Receive Configuration 3 Register, offset\+: 0x8C \index{I2\+S\+\_\+\+Type@{I2\+S\+\_\+\+Type}!R\+C\+R4@{R\+C\+R4}}
\index{R\+C\+R4@{R\+C\+R4}!I2\+S\+\_\+\+Type@{I2\+S\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+C\+R4}{RCR4}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I2\+S\+\_\+\+Type\+::\+R\+C\+R4}\hypertarget{structI2S__Type_a29f97512ded526be9f3672d7db6793ac}{}\label{structI2S__Type_a29f97512ded526be9f3672d7db6793ac}
S\+AI Receive Configuration 4 Register, offset\+: 0x90 \index{I2\+S\+\_\+\+Type@{I2\+S\+\_\+\+Type}!R\+C\+R5@{R\+C\+R5}}
\index{R\+C\+R5@{R\+C\+R5}!I2\+S\+\_\+\+Type@{I2\+S\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+C\+R5}{RCR5}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I2\+S\+\_\+\+Type\+::\+R\+C\+R5}\hypertarget{structI2S__Type_affd777b7e9dafd3fd7185f034aab4b50}{}\label{structI2S__Type_affd777b7e9dafd3fd7185f034aab4b50}
S\+AI Receive Configuration 5 Register, offset\+: 0x94 \index{I2\+S\+\_\+\+Type@{I2\+S\+\_\+\+Type}!R\+C\+SR@{R\+C\+SR}}
\index{R\+C\+SR@{R\+C\+SR}!I2\+S\+\_\+\+Type@{I2\+S\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+C\+SR}{RCSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I2\+S\+\_\+\+Type\+::\+R\+C\+SR}\hypertarget{structI2S__Type_a3e9f96292f8fdc9b1b74b67e4f9f2b96}{}\label{structI2S__Type_a3e9f96292f8fdc9b1b74b67e4f9f2b96}
S\+AI Receive Control Register, offset\+: 0x80 \index{I2\+S\+\_\+\+Type@{I2\+S\+\_\+\+Type}!R\+DR@{R\+DR}}
\index{R\+DR@{R\+DR}!I2\+S\+\_\+\+Type@{I2\+S\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+DR}{RDR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t I2\+S\+\_\+\+Type\+::\+R\+DR}\hypertarget{structI2S__Type_a503fa18206adf56c5afae6cf77acc397}{}\label{structI2S__Type_a503fa18206adf56c5afae6cf77acc397}
S\+AI Receive Data Register, array offset\+: 0x\+A0, array step\+: 0x4 \index{I2\+S\+\_\+\+Type@{I2\+S\+\_\+\+Type}!R\+FR@{R\+FR}}
\index{R\+FR@{R\+FR}!I2\+S\+\_\+\+Type@{I2\+S\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+FR}{RFR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t I2\+S\+\_\+\+Type\+::\+R\+FR}\hypertarget{structI2S__Type_a16852a97d90329db35b5ff8663c9488c}{}\label{structI2S__Type_a16852a97d90329db35b5ff8663c9488c}
S\+AI Receive F\+I\+FO Register, array offset\+: 0x\+C0, array step\+: 0x4 \index{I2\+S\+\_\+\+Type@{I2\+S\+\_\+\+Type}!R\+MR@{R\+MR}}
\index{R\+MR@{R\+MR}!I2\+S\+\_\+\+Type@{I2\+S\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+MR}{RMR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I2\+S\+\_\+\+Type\+::\+R\+MR}\hypertarget{structI2S__Type_ab2b55d0a250082bacc98cb3845769560}{}\label{structI2S__Type_ab2b55d0a250082bacc98cb3845769560}
S\+AI Receive Mask Register, offset\+: 0x\+E0 \index{I2\+S\+\_\+\+Type@{I2\+S\+\_\+\+Type}!T\+C\+R1@{T\+C\+R1}}
\index{T\+C\+R1@{T\+C\+R1}!I2\+S\+\_\+\+Type@{I2\+S\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{T\+C\+R1}{TCR1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I2\+S\+\_\+\+Type\+::\+T\+C\+R1}\hypertarget{structI2S__Type_a402dc49c093c976d36ae655ab62d0df5}{}\label{structI2S__Type_a402dc49c093c976d36ae655ab62d0df5}
S\+AI Transmit Configuration 1 Register, offset\+: 0x4 \index{I2\+S\+\_\+\+Type@{I2\+S\+\_\+\+Type}!T\+C\+R2@{T\+C\+R2}}
\index{T\+C\+R2@{T\+C\+R2}!I2\+S\+\_\+\+Type@{I2\+S\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{T\+C\+R2}{TCR2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I2\+S\+\_\+\+Type\+::\+T\+C\+R2}\hypertarget{structI2S__Type_a4134a86cc4b66d8d7e59fed43bf833ca}{}\label{structI2S__Type_a4134a86cc4b66d8d7e59fed43bf833ca}
S\+AI Transmit Configuration 2 Register, offset\+: 0x8 \index{I2\+S\+\_\+\+Type@{I2\+S\+\_\+\+Type}!T\+C\+R3@{T\+C\+R3}}
\index{T\+C\+R3@{T\+C\+R3}!I2\+S\+\_\+\+Type@{I2\+S\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{T\+C\+R3}{TCR3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I2\+S\+\_\+\+Type\+::\+T\+C\+R3}\hypertarget{structI2S__Type_a3a79413b288cefdce2291865b42c6a31}{}\label{structI2S__Type_a3a79413b288cefdce2291865b42c6a31}
S\+AI Transmit Configuration 3 Register, offset\+: 0xC \index{I2\+S\+\_\+\+Type@{I2\+S\+\_\+\+Type}!T\+C\+R4@{T\+C\+R4}}
\index{T\+C\+R4@{T\+C\+R4}!I2\+S\+\_\+\+Type@{I2\+S\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{T\+C\+R4}{TCR4}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I2\+S\+\_\+\+Type\+::\+T\+C\+R4}\hypertarget{structI2S__Type_ae01402cc631b47ce8128465aa287e6df}{}\label{structI2S__Type_ae01402cc631b47ce8128465aa287e6df}
S\+AI Transmit Configuration 4 Register, offset\+: 0x10 \index{I2\+S\+\_\+\+Type@{I2\+S\+\_\+\+Type}!T\+C\+R5@{T\+C\+R5}}
\index{T\+C\+R5@{T\+C\+R5}!I2\+S\+\_\+\+Type@{I2\+S\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{T\+C\+R5}{TCR5}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I2\+S\+\_\+\+Type\+::\+T\+C\+R5}\hypertarget{structI2S__Type_a91337041fca47b36ff4f31f29cb273bf}{}\label{structI2S__Type_a91337041fca47b36ff4f31f29cb273bf}
S\+AI Transmit Configuration 5 Register, offset\+: 0x14 \index{I2\+S\+\_\+\+Type@{I2\+S\+\_\+\+Type}!T\+C\+SR@{T\+C\+SR}}
\index{T\+C\+SR@{T\+C\+SR}!I2\+S\+\_\+\+Type@{I2\+S\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{T\+C\+SR}{TCSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I2\+S\+\_\+\+Type\+::\+T\+C\+SR}\hypertarget{structI2S__Type_ac267d105f56a5a51a2f96ca821c3e4a7}{}\label{structI2S__Type_ac267d105f56a5a51a2f96ca821c3e4a7}
S\+AI Transmit Control Register, offset\+: 0x0 \index{I2\+S\+\_\+\+Type@{I2\+S\+\_\+\+Type}!T\+DR@{T\+DR}}
\index{T\+DR@{T\+DR}!I2\+S\+\_\+\+Type@{I2\+S\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{T\+DR}{TDR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t I2\+S\+\_\+\+Type\+::\+T\+DR}\hypertarget{structI2S__Type_aa64a72681c17030d8003eff7fa2b1bd4}{}\label{structI2S__Type_aa64a72681c17030d8003eff7fa2b1bd4}
S\+AI Transmit Data Register, array offset\+: 0x20, array step\+: 0x4 \index{I2\+S\+\_\+\+Type@{I2\+S\+\_\+\+Type}!T\+FR@{T\+FR}}
\index{T\+FR@{T\+FR}!I2\+S\+\_\+\+Type@{I2\+S\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{T\+FR}{TFR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t I2\+S\+\_\+\+Type\+::\+T\+FR}\hypertarget{structI2S__Type_a67ac28f403b29131e232d0071b92a1ac}{}\label{structI2S__Type_a67ac28f403b29131e232d0071b92a1ac}
S\+AI Transmit F\+I\+FO Register, array offset\+: 0x40, array step\+: 0x4 \index{I2\+S\+\_\+\+Type@{I2\+S\+\_\+\+Type}!T\+MR@{T\+MR}}
\index{T\+MR@{T\+MR}!I2\+S\+\_\+\+Type@{I2\+S\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{T\+MR}{TMR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I2\+S\+\_\+\+Type\+::\+T\+MR}\hypertarget{structI2S__Type_a2ddc0ba302f2eeb23c02a94fabab1af1}{}\label{structI2S__Type_a2ddc0ba302f2eeb23c02a94fabab1af1}
S\+AI Transmit Mask Register, offset\+: 0x60 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/M\+K64\+F12.\+h\end{DoxyCompactItemize}
