https://github.com/alexforencich
https://github.com/Vivek-Dave
https://github.com/jiacaiyuan/i2c_slave
https://github.com/embedded-explorer
https://github.com/freecores
https://github.com/arm-university/Digital-Signal-Processing-Education-Kit
👋 Hi, This is Nagarjuna
👀 VLSI Enthusiast
🌱 Working on RTL design for FPGAs
💞️ I’m looking to collaborate projects invloving RTL design using verilog
