TILE: PE
INCLUDE:
PORTS: [{side: None, name: None, inOut: None, wires: None, terminal: None}]
WIRES: [{source_name: None, X-offset: None, Y-offset: None, destination_name: None}]
BELS: [
      {BEL: /home/kelvin/FABulous_fork/new_prjoect/Tile/PE/ALU.v, prefix: ''}, {
      BEL: /home/kelvin/FABulous_fork/new_prjoect/Tile/PE/ALU.v, prefix: ''}
    ]
MATRIX: list.py
CONFIG_MEM:
