Analysis & Synthesis report for LAB3
Tue Nov 05 18:20:58 2013
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Parameter Settings for User Entity Instance: Logiccircuit4bit:inst|logiccircuit1bit:inst|74151:inst
  8. Parameter Settings for User Entity Instance: Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst
  9. Parameter Settings for User Entity Instance: Logiccircuit4bit:inst|logiccircuit1bit:inst2|74151:inst
 10. Parameter Settings for User Entity Instance: Logiccircuit4bit:inst|logiccircuit1bit:inst3|74151:inst
 11. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Tue Nov 05 18:20:58 2013        ;
; Quartus II Version          ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name               ; LAB3                                         ;
; Top-level Entity Name       ; Lab3top                                      ;
; Family                      ; MAX7000S                                     ;
; Total macrocells            ; 57                                           ;
; Total pins                  ; 22                                           ;
+-----------------------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                 ;
+--------------------------------------------------------------+----------------+---------------+
; Option                                                       ; Setting        ; Default Value ;
+--------------------------------------------------------------+----------------+---------------+
; Device                                                       ; EPM7128SLC84-7 ;               ;
; Top-level entity name                                        ; Lab3top        ; LAB3          ;
; Family name                                                  ; MAX7000S       ; Stratix II    ;
; Use Generated Physical Constraints File                      ; Off            ;               ;
; Use smart compilation                                        ; Off            ; Off           ;
; Create Debugging Nodes for IP Cores                          ; Off            ; Off           ;
; Preserve fewer node names                                    ; On             ; On            ;
; Disable OpenCore Plus hardware evaluation                    ; Off            ; Off           ;
; Verilog Version                                              ; Verilog_2001   ; Verilog_2001  ;
; VHDL Version                                                 ; VHDL93         ; VHDL93        ;
; State Machine Processing                                     ; Auto           ; Auto          ;
; Safe State Machine                                           ; Off            ; Off           ;
; Extract Verilog State Machines                               ; On             ; On            ;
; Extract VHDL State Machines                                  ; On             ; On            ;
; Ignore Verilog initial constructs                            ; Off            ; Off           ;
; Iteration limit for constant Verilog loops                   ; 5000           ; 5000          ;
; Iteration limit for non-constant Verilog loops               ; 250            ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                      ; On             ; On            ;
; Parallel Synthesis                                           ; Off            ; Off           ;
; NOT Gate Push-Back                                           ; On             ; On            ;
; Power-Up Don't Care                                          ; On             ; On            ;
; Remove Duplicate Registers                                   ; On             ; On            ;
; Ignore CARRY Buffers                                         ; Off            ; Off           ;
; Ignore CASCADE Buffers                                       ; Off            ; Off           ;
; Ignore GLOBAL Buffers                                        ; Off            ; Off           ;
; Ignore ROW GLOBAL Buffers                                    ; Off            ; Off           ;
; Ignore LCELL Buffers                                         ; Auto           ; Auto          ;
; Ignore SOFT Buffers                                          ; Off            ; Off           ;
; Limit AHDL Integers to 32 Bits                               ; Off            ; Off           ;
; Optimization Technique                                       ; Speed          ; Speed         ;
; Allow XOR Gate Usage                                         ; On             ; On            ;
; Auto Logic Cell Insertion                                    ; On             ; On            ;
; Parallel Expander Chain Length                               ; 4              ; 4             ;
; Auto Parallel Expanders                                      ; On             ; On            ;
; Auto Open-Drain Pins                                         ; On             ; On            ;
; Auto Resource Sharing                                        ; Off            ; Off           ;
; Maximum Fan-in Per Macrocell                                 ; 100            ; 100           ;
; Use LogicLock Constraints during Resource Balancing          ; On             ; On            ;
; Ignore translate_off and synthesis_off directives            ; Off            ; Off           ;
; Show Parameter Settings Tables in Synthesis Report           ; On             ; On            ;
; HDL message level                                            ; Level2         ; Level2        ;
; Suppress Register Optimization Related Messages              ; Off            ; Off           ;
; Number of Removed Registers Reported in Synthesis Report     ; 100            ; 100           ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100            ; 100           ;
; Block Design Naming                                          ; Auto           ; Auto          ;
; Synthesis Effort                                             ; Auto           ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On             ; On            ;
; Analysis & Synthesis Message Level                           ; Medium         ; Medium        ;
+--------------------------------------------------------------+----------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                     ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------+
; ArithcircuitLogic4bits.bdf       ; yes             ; User Block Diagram/Schematic File  ; D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/ArithcircuitLogic4bits.bdf            ;
; logiccircuit1bit.bdf             ; yes             ; User Block Diagram/Schematic File  ; D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/logiccircuit1bit.bdf                  ;
; Register4bit.bdf                 ; yes             ; User Block Diagram/Schematic File  ; D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Register4bit.bdf                      ;
; Logiccircuit4bit.bdf             ; yes             ; User Block Diagram/Schematic File  ; D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Logiccircuit4bit.bdf                  ;
; Lab3top.bdf                      ; yes             ; User Block Diagram/Schematic File  ; D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Lab3top.bdf                           ;
; State4bits.bdf                   ; yes             ; User Block Diagram/Schematic File  ; D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/State4bits.bdf                        ;
; Arithcircuit4bits.bdf            ; yes             ; User Block Diagram/Schematic File  ; D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Arithcircuit4bits.bdf                 ;
; lab42a.bdf                       ; yes             ; User Block Diagram/Schematic File  ; D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/lab42a.bdf                            ;
; FullAdder4bits.bdf               ; yes             ; User Block Diagram/Schematic File  ; D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/FullAdder4bits.bdf                    ;
; 74157.bdf                        ; yes             ; Megafunction                       ; d:/program files (x86)/altera/90sp2/quartus/libraries/others/maxplus2/74157.bdf  ;
; 74257.bdf                        ; yes             ; Megafunction                       ; d:/program files (x86)/altera/90sp2/quartus/libraries/others/maxplus2/74257.bdf  ;
; 74151.tdf                        ; yes             ; Megafunction                       ; d:/program files (x86)/altera/90sp2/quartus/libraries/others/maxplus2/74151.tdf  ;
; aglobal.inc                      ; yes             ; Megafunction                       ; d:/program files (x86)/altera/90sp2/quartus/libraries/megafunctions/aglobal.inc  ;
; p74151.bdf                       ; yes             ; Megafunction                       ; d:/program files (x86)/altera/90sp2/quartus/libraries/others/maxplus2/p74151.bdf ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------+


+-------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary     ;
+----------------------+--------------------------+
; Resource             ; Usage                    ;
+----------------------+--------------------------+
; Logic cells          ; 57                       ;
; Total registers      ; 20                       ;
; I/O pins             ; 22                       ;
; Shareable expanders  ; 27                       ;
; Parallel expanders   ; 18                       ;
; Maximum fan-out node ; Register4bit:inst1|inst2 ;
; Maximum fan-out      ; 58                       ;
; Total fan-out        ; 483                      ;
; Average fan-out      ; 4.56                     ;
+----------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                   ;
+--------------------------------------+------------+------+-----------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node           ; Macrocells ; Pins ; Full Hierarchy Name                                                         ; Library Name ;
+--------------------------------------+------------+------+-----------------------------------------------------------------------------+--------------+
; |Lab3top                             ; 57         ; 22   ; |Lab3top                                                                    ; work         ;
;    |74257:8to4|                      ; 13         ; 0    ; |Lab3top|74257:8to4                                                         ; work         ;
;    |Arithcircuit4bits:inst9|         ; 18         ; 0    ; |Lab3top|Arithcircuit4bits:inst9                                            ; work         ;
;       |ArithcircuitLogic4bits:inst1| ; 0          ; 0    ; |Lab3top|Arithcircuit4bits:inst9|ArithcircuitLogic4bits:inst1               ; work         ;
;          |74157:inst|                ; 0          ; 0    ; |Lab3top|Arithcircuit4bits:inst9|ArithcircuitLogic4bits:inst1|74157:inst    ; work         ;
;       |FullAdder4bits:inst|          ; 18         ; 0    ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst                        ; work         ;
;          |lab42a:inst4|              ; 5          ; 0    ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst4           ; work         ;
;          |lab42a:inst5|              ; 8          ; 0    ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst5           ; work         ;
;          |lab42a:inst6|              ; 1          ; 0    ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst6           ; work         ;
;          |lab42a:inst|               ; 2          ; 0    ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst            ; work         ;
;    |Logiccircuit4bit:inst|           ; 3          ; 0    ; |Lab3top|Logiccircuit4bit:inst                                              ; work         ;
;       |logiccircuit1bit:inst1|       ; 3          ; 0    ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1                       ; work         ;
;          |74151:inst|                ; 3          ; 0    ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst            ; work         ;
;             |p74151:sub|             ; 3          ; 0    ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|p74151:sub ; work         ;
;    |Register4bit:inst1|              ; 4          ; 0    ; |Lab3top|Register4bit:inst1                                                 ; work         ;
;    |Register4bit:inst2|              ; 4          ; 0    ; |Lab3top|Register4bit:inst2                                                 ; work         ;
;    |Register4bit:inst3|              ; 4          ; 0    ; |Lab3top|Register4bit:inst3                                                 ; work         ;
;    |Register4bit:inst4|              ; 4          ; 0    ; |Lab3top|Register4bit:inst4                                                 ; work         ;
;    |Register4bit:inst5|              ; 4          ; 0    ; |Lab3top|Register4bit:inst5                                                 ; work         ;
;    |State4bits:inst26|               ; 3          ; 0    ; |Lab3top|State4bits:inst26                                                  ; work         ;
+--------------------------------------+------------+------+-----------------------------------------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Logiccircuit4bit:inst|logiccircuit1bit:inst|74151:inst ;
+------------------------+----------+-----------------------------------------------------------------+
; Parameter Name         ; Value    ; Type                                                            ;
+------------------------+----------+-----------------------------------------------------------------+
; DEVICE_FAMILY          ; MAX7000S ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON       ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF      ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON       ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF      ; IGNORE_CASCADE                                                  ;
+------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst ;
+------------------------+----------+------------------------------------------------------------------+
; Parameter Name         ; Value    ; Type                                                             ;
+------------------------+----------+------------------------------------------------------------------+
; DEVICE_FAMILY          ; MAX7000S ; Untyped                                                          ;
; AUTO_CARRY_CHAINS      ; ON       ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF      ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON       ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF      ; IGNORE_CASCADE                                                   ;
+------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Logiccircuit4bit:inst|logiccircuit1bit:inst2|74151:inst ;
+------------------------+----------+------------------------------------------------------------------+
; Parameter Name         ; Value    ; Type                                                             ;
+------------------------+----------+------------------------------------------------------------------+
; DEVICE_FAMILY          ; MAX7000S ; Untyped                                                          ;
; AUTO_CARRY_CHAINS      ; ON       ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF      ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON       ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF      ; IGNORE_CASCADE                                                   ;
+------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Logiccircuit4bit:inst|logiccircuit1bit:inst3|74151:inst ;
+------------------------+----------+------------------------------------------------------------------+
; Parameter Name         ; Value    ; Type                                                             ;
+------------------------+----------+------------------------------------------------------------------+
; DEVICE_FAMILY          ; MAX7000S ; Untyped                                                          ;
; AUTO_CARRY_CHAINS      ; ON       ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF      ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON       ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF      ; IGNORE_CASCADE                                                   ;
+------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Nov 05 18:20:56 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LAB3 -c LAB3
Info: Found 1 design units, including 1 entities, in source file ArithcircuitLogic4bits.bdf
    Info: Found entity 1: ArithcircuitLogic4bits
Info: Found 1 design units, including 1 entities, in source file lpm_mux0.tdf
    Info: Found entity 1: lpm_mux0
Info: Found 1 design units, including 1 entities, in source file lpm_mux1.tdf
    Info: Found entity 1: lpm_mux1
Info: Found 1 design units, including 1 entities, in source file lpm_mux2.tdf
    Info: Found entity 1: lpm_mux2
Info: Found 1 design units, including 1 entities, in source file lpm_mux3.tdf
    Info: Found entity 1: lpm_mux3
Info: Found 1 design units, including 1 entities, in source file logiccircuit1bit.bdf
    Info: Found entity 1: logiccircuit1bit
Info: Found 1 design units, including 1 entities, in source file Register4bit.bdf
    Info: Found entity 1: Register4bit
Info: Found 1 design units, including 1 entities, in source file Logiccircuit4bit.bdf
    Info: Found entity 1: Logiccircuit4bit
Info: Found 1 design units, including 1 entities, in source file Stateindicator.bdf
    Info: Found entity 1: Stateindicator
Info: Found 1 design units, including 1 entities, in source file Lab3top.bdf
    Info: Found entity 1: Lab3top
Info: Found 1 design units, including 1 entities, in source file State4bits.bdf
    Info: Found entity 1: State4bits
Info: Found 1 design units, including 1 entities, in source file fulladder1bit.bdf
    Info: Found entity 1: fulladder1bit
Info: Found 1 design units, including 1 entities, in source file arithcircuit1bit.bdf
    Info: Found entity 1: arithcircuit1bit
Info: Found 1 design units, including 1 entities, in source file arithcicuit4bit.bdf
    Info: Found entity 1: arithcicuit4bit
Info: Found 1 design units, including 1 entities, in source file Arithcircuit4bits.bdf
    Info: Found entity 1: Arithcircuit4bits
Info: Found 1 design units, including 1 entities, in source file 4bitBinaryToDual7Seg.bdf
    Info: Found entity 1: 4bitBinaryToDual7Seg
Info: Found 1 design units, including 1 entities, in source file lab42a.bdf
    Info: Found entity 1: lab42a
Info: Found 1 design units, including 1 entities, in source file FullAdder4bits.bdf
    Info: Found entity 1: FullAdder4bits
Info: Elaborating entity "Lab3top" for the top level hierarchy
Info: Elaborating entity "Register4bit" for hierarchy "Register4bit:inst3"
Info: Elaborating entity "State4bits" for hierarchy "State4bits:inst26"
Info: Elaborating entity "Arithcircuit4bits" for hierarchy "Arithcircuit4bits:inst9"
Info: Elaborating entity "FullAdder4bits" for hierarchy "Arithcircuit4bits:inst9|FullAdder4bits:inst"
Info: Elaborating entity "lab42a" for hierarchy "Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst5"
Info: Elaborating entity "ArithcircuitLogic4bits" for hierarchy "Arithcircuit4bits:inst9|ArithcircuitLogic4bits:inst1"
Info: Elaborating entity "74157" for hierarchy "Arithcircuit4bits:inst9|ArithcircuitLogic4bits:inst1|74157:inst"
Info: Elaborated megafunction instantiation "Arithcircuit4bits:inst9|ArithcircuitLogic4bits:inst1|74157:inst"
Info: Elaborating entity "74257" for hierarchy "74257:8to4"
Info: Elaborated megafunction instantiation "74257:8to4"
Info: Elaborating entity "Logiccircuit4bit" for hierarchy "Logiccircuit4bit:inst"
Info: Elaborating entity "logiccircuit1bit" for hierarchy "Logiccircuit4bit:inst|logiccircuit1bit:inst"
Info: Elaborating entity "74151" for hierarchy "Logiccircuit4bit:inst|logiccircuit1bit:inst|74151:inst"
Info: Elaborated megafunction instantiation "Logiccircuit4bit:inst|logiccircuit1bit:inst|74151:inst"
Info: Elaborating entity "p74151" for hierarchy "Logiccircuit4bit:inst|logiccircuit1bit:inst|74151:inst|p74151:sub"
Info: Elaborated megafunction instantiation "Logiccircuit4bit:inst|logiccircuit1bit:inst|74151:inst|p74151:sub", which is child of megafunction instantiation "Logiccircuit4bit:inst|logiccircuit1bit:inst|74151:inst"
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted the fan-out from the tri-state buffer "74257:8to4|29" to the node "Register4bit:inst4|inst" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "74257:8to4|26" to the node "Register4bit:inst4|inst1" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "74257:8to4|22" to the node "Register4bit:inst4|inst2" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "74257:8to4|20" to the node "Register4bit:inst4|inst3" into an OR gate
Info: Promoted pin-driven signal(s) to global signal
    Info: Promoted clock signal driven by pin "Clk" to global clock signal
    Info: Promoted clear signal driven by pin "CLRN" to global clear signal
Info: Implemented 106 device resources after synthesis - the final resource count might be different
    Info: Implemented 14 input pins
    Info: Implemented 8 output pins
    Info: Implemented 57 macrocells
    Info: Implemented 27 shareable expanders
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 207 megabytes
    Info: Processing ended: Tue Nov 05 18:20:58 2013
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


