$date
  Thu Dec 26 10:15:19 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module shifter_tb $end
$var reg 8 ! s_data_in[7:0] $end
$var reg 8 " s_data_out[7:0] $end
$var reg 3 # s_sel[2:0] $end
$scope module uut $end
$var reg 8 $ data_in[7:0] $end
$var reg 3 % sel[2:0] $end
$var reg 8 & data_out[7:0] $end
$var reg 8 ' stage1[7:0] $end
$var reg 8 ( stage2[7:0] $end
$var reg 8 ) stage3[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000001 !
b00000001 "
b000 #
b00000001 $
b000 %
b00000001 &
b00000001 '
b00000001 (
b00000001 )
#25000
b00000010 "
b001 #
b001 %
b00000010 &
b00000010 '
b00000010 (
b00000010 )
#50000
b00000100 "
b010 #
b010 %
b00000100 &
b00000001 '
b00000100 (
b00000100 )
#75000
b00001000 "
b011 #
b011 %
b00001000 &
b00000010 '
b00001000 (
b00001000 )
#100000
b10101010 !
b10100000 "
b100 #
b10101010 $
b100 %
b10100000 &
b10101010 '
b10101010 (
b10100000 )
#125000
b00000000 "
b111 #
b111 %
b00000000 &
b01010100 '
b01010000 (
b00000000 )
#150000
#200000
b11111111 !
b10000000 "
b11111111 $
b10000000 &
b11111110 '
b11111000 (
b10000000 )
#300000
b10110011 !
b10110011 $
b01100110 '
b10011000 (
#400000
