$date
	Sat Oct 22 21:44:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1037104
b100 !
1"
#1037106
b100 &
b100 %
1$
#1037107
0"
#1037110
b10 &
b10 %
#1037114
b1 &
b1 %
1#
#1037118
b0 &
0#
b0 %
0$
#2016411
b1010 !
1"
#2016414
b1010 &
b1010 %
1$
#2016415
0"
#2016418
b101 &
b101 %
#2016422
b10000 &
b10000 %
#2016426
b1000 &
b1000 %
#2016430
b100 &
b100 %
#2016434
b10 &
b10 %
#2016438
b1 &
1#
b1 %
#2016442
b0 &
b0 %
0#
0$
#2993601
1"
#2993602
b1010 &
b1010 %
1$
#2993603
0"
#2993606
b101 &
b101 %
#2993610
b10000 &
b10000 %
#2993614
b1000 &
b1000 %
#2993618
b100 &
b100 %
#2993622
b10 &
b10 %
#2993626
b1 &
b1 %
1#
#2993630
b0 &
0#
b0 %
0$
#4500012
