
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38

Modified Files: 1
FID:  path (prevtimestamp, timestamp)
41       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\Nokia5110_Driver.vhd (2019-11-16 02:21:13, 2019-11-25 01:15:07)

*******************************************************************
Modules that may have changed as a result of file changes: 2
MID:  lib.cell.view
42       work.nokia5110_driver.architecture_nokia5110_driver may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\Nokia5110_Driver.vhd (2019-11-16 02:21:13, 2019-11-25 01:15:07) <-- (architecture and entity definition)
56       work.timer.architecture_timer may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\Nokia5110_Driver.vhd (2019-11-16 02:21:13, 2019-11-25 01:15:07) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 41
FID:  path (timestamp)
0        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd (2018-12-21 01:52:13)
1        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\arith.vhd (2018-12-21 01:52:16)
2        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\location.map (2018-12-21 01:52:16)
3        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\numeric.vhd (2018-12-21 01:52:16)
4        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\std.vhd (2018-12-21 01:52:16)
5        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\std1164.vhd (2018-12-21 01:52:16)
6        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\std_textio.vhd (2018-12-21 01:52:16)
7        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\unsigned.vhd (2018-12-21 01:52:16)
8        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd\hyperents.vhd (2018-12-21 01:52:16)
9        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd\snps_haps_pkg.vhd (2018-12-21 01:52:16)
10       C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd\umr_capim.vhd (2018-12-21 01:52:16)
45       C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhdl_sim\synplify.vhd (2018-12-21 01:52:16)
11       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd (2019-11-05 16:09:25)
12       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd (2019-11-05 16:09:25)
13       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd (2019-11-05 16:09:25)
14       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd (2019-11-05 16:09:25)
15       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd (2019-07-19 23:55:25)
16       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0.vhd (2019-11-25 00:45:48)
17       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\acmtable.vhd (2019-11-25 00:45:48)
18       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\components.vhd (2019-11-25 00:45:48)
19       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd (2019-11-25 00:45:48)
20       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\debugblk.vhd (2019-11-25 00:45:48)
21       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd (2019-11-25 00:45:48)
22       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructnvm_bb.vhd (2019-11-25 00:45:48)
23       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructram.vhd (2019-11-25 00:45:48)
24       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\iram512x9_rtl.vhd (2019-11-25 00:45:48)
25       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ram128x8_smartfusion2.vhd (2019-11-25 00:45:48)
26       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ram256x16_rtl.vhd (2019-11-25 00:45:48)
27       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ram256x8_rtl.vhd (2019-11-25 00:45:48)
28       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd (2019-11-25 00:45:48)
29       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\support.vhd (2019-11-25 00:48:06)
30       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\test\misc.vhd (2019-11-25 00:45:48)
31       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\test\textio.vhd (2019-11-25 00:45:48)
32       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\CoreAPB3_C0\CoreAPB3_C0.vhd (2019-11-07 00:58:12)
33       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\Delta_Sigma_Design\Delta_Sigma_Design.vhd (2019-11-25 01:13:06)
34       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\FCCC_C0\FCCC_C0.vhd (2019-11-15 14:28:26)
35       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.vhd (2019-11-15 14:28:26)
36       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\OSC_C0\OSC_C0.vhd (2019-10-30 16:44:17)
37       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd (2019-10-30 16:44:17)
40       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\Delta_Sigma_Converter.vhd (2019-11-25 01:13:02)
42       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\timer.vhd (2019-11-06 23:49:11)

*******************************************************************
Unchanged modules: 58
MID:  lib.cell.view
0        coreabc_lib.coreabc_c0_coreabc_c0_0_acmtable.rtl
1        coreabc_lib.coreabc_c0_coreabc_c0_0_acmtable.vhdl
2        coreabc_lib.coreabc_c0_coreabc_c0_0_coreabc.rtl
3        coreabc_lib.coreabc_c0_coreabc_c0_0_coreabc.vhdl
4        coreabc_lib.coreabc_c0_coreabc_c0_0_debugblk.rtl
5        coreabc_lib.coreabc_c0_coreabc_c0_0_debugblk.vhdl
6        coreabc_lib.coreabc_c0_coreabc_c0_0_instructions.rtl
7        coreabc_lib.coreabc_c0_coreabc_c0_0_instructions.vhdl
8        coreabc_lib.coreabc_c0_coreabc_c0_0_instructnvm.bb
9        coreabc_lib.coreabc_c0_coreabc_c0_0_instructnvm.vhdl
10       coreabc_lib.coreabc_c0_coreabc_c0_0_instructram.rtl
11       coreabc_lib.coreabc_c0_coreabc_c0_0_instructram.vhdl
12       coreabc_lib.coreabc_c0_coreabc_c0_0_iram512x9.rtl
13       coreabc_lib.coreabc_c0_coreabc_c0_0_iram512x9.vhdl
14       coreabc_lib.coreabc_c0_coreabc_c0_0_ram128x8.rtl
15       coreabc_lib.coreabc_c0_coreabc_c0_0_ram128x8.vhdl
16       coreabc_lib.coreabc_c0_coreabc_c0_0_ram256x16.rtl
17       coreabc_lib.coreabc_c0_coreabc_c0_0_ram256x16.vhdl
18       coreabc_lib.coreabc_c0_coreabc_c0_0_ram256x8.rtl
19       coreabc_lib.coreabc_c0_coreabc_c0_0_ram256x8.vhdl
20       coreabc_lib.coreabc_c0_coreabc_c0_0_ramblocks.rtl
21       coreabc_lib.coreabc_c0_coreabc_c0_0_ramblocks.vhdl
22       coreabc_lib.coreabc_c0_coreabc_c0_0_textio_test.tb
23       coreabc_lib.coreabc_c0_coreabc_c0_0_textio_test.vhdl
24       coreapb3_lib.coreapb3.coreapb3_arch
25       coreapb3_lib.coreapb3.vhdl
26       coreapb3_lib.coreapb3_iaddr_reg.rtl
27       coreapb3_lib.coreapb3_iaddr_reg.vhdl
28       coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch
29       coreapb3_lib.coreapb3_muxptob3.vhdl
30       work.coreabc_c0.rtl
31       work.coreabc_c0.vhdl
32       work.coreapb3_c0.rtl
33       work.coreapb3_c0.vhdl
34       work.delta_sigma_converter.architecture_delta_sigma_converter
35       work.delta_sigma_converter.vhdl
36       work.delta_sigma_design.rtl
37       work.delta_sigma_design.vhdl
38       work.fccc_c0.rtl
39       work.fccc_c0.vhdl
40       work.fccc_c0_fccc_c0_0_fccc.def_arch
41       work.fccc_c0_fccc_c0_0_fccc.vhdl
44       work.osc_c0.rtl
45       work.osc_c0.vhdl
46       work.osc_c0_osc_c0_0_osc.def_arch
47       work.osc_c0_osc_c0_0_osc.vhdl
48       work.rcosc_1mhz.def_arch
49       work.rcosc_1mhz.vhdl
50       work.rcosc_1mhz_fab.def_arch
51       work.rcosc_1mhz_fab.vhdl
52       work.rcosc_25_50mhz.def_arch
53       work.rcosc_25_50mhz.vhdl
54       work.rcosc_25_50mhz_fab.def_arch
55       work.rcosc_25_50mhz_fab.vhdl
62       work.xtlosc.def_arch
63       work.xtlosc.vhdl
64       work.xtlosc_fab.def_arch
65       work.xtlosc_fab.vhdl
