
*** Running vivado
    with args -log bd_bf15_vfb_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_bf15_vfb_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source bd_bf15_vfb_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1496.738 ; gain = 0.000 ; free physical = 10923 ; free virtual = 41756
INFO: [Synth 8-638] synthesizing module 'bd_bf15_vfb_0_0' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_bf15_vfb_0_0.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_bf15_vfb_0_0_core' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_bf15_vfb_0_0_core.v:53]
INFO: [Synth 8-638] synthesizing module 'vfb_v1_0_8_reorder' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/6cf3/hdl/vfb_v1_0_rfs.v:126]
INFO: [Synth 8-256] done synthesizing module 'vfb_v1_0_8_reorder' (1#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/6cf3/hdl/vfb_v1_0_rfs.v:126]
INFO: [Synth 8-638] synthesizing module 'vfb_v1_0_8_arst_ff' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/6cf3/hdl/vfb_v1_0_rfs.v:55]
INFO: [Synth 8-256] done synthesizing module 'vfb_v1_0_8_arst_ff' (2#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/6cf3/hdl/vfb_v1_0_rfs.v:55]
INFO: [Synth 8-638] synthesizing module 'bd_bf15_vfb_0_0_fifo' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/ip_0/synth/bd_bf15_vfb_0_0_fifo.vhd:81]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_sync_rst' [/tools/Xilinx1/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1045]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_sync_rst' (3#1) [/tools/Xilinx1/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1045]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single' [/tools/Xilinx1/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single' (4#1) [/tools/Xilinx1/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray' [/tools/Xilinx1/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray' (16#1) [/tools/Xilinx1/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-256] done synthesizing module 'bd_bf15_vfb_0_0_fifo' (31#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/ip_0/synth/bd_bf15_vfb_0_0_fifo.vhd:81]
INFO: [Synth 8-638] synthesizing module 'bd_bf15_vfb_0_0_axis_dconverter' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_bf15_vfb_0_0/src/verilog/bd_bf15_vfb_0_0_axis_dconverter.v:47]
INFO: [Synth 8-638] synthesizing module 'bd_bf15_vfb_0_0_axis_converter' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/ip_1/synth/bd_bf15_vfb_0_0_axis_converter.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_dwidth_converter_v1_1_13_axis_dwidth_converter' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/72cd/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:809]
INFO: [Synth 8-638] synthesizing module 'axis_dwidth_converter_v1_1_13_axisc_downsizer' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/72cd/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_dwidth_converter_v1_1_13_axisc_downsizer' (32#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/72cd/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_14_axis_register_slice' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/1fe1/hdl/axis_register_slice_v1_1_vl_rfs.v:1325]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (33#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_14_axisc_register_slice' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/1fe1/hdl/axis_register_slice_v1_1_vl_rfs.v:556]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_14_axisc_register_slice' (34#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/1fe1/hdl/axis_register_slice_v1_1_vl_rfs.v:556]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (35#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_14_axis_register_slice' (36#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/1fe1/hdl/axis_register_slice_v1_1_vl_rfs.v:1325]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_14_axis_register_slice__parameterized0' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/1fe1/hdl/axis_register_slice_v1_1_vl_rfs.v:1325]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector__parameterized0' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector__parameterized0' (36#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_14_axisc_register_slice__parameterized0' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/1fe1/hdl/axis_register_slice_v1_1_vl_rfs.v:556]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_14_axisc_register_slice__parameterized0' (36#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/1fe1/hdl/axis_register_slice_v1_1_vl_rfs.v:556]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis__parameterized0' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis__parameterized0' (36#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_14_axis_register_slice__parameterized0' (36#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/1fe1/hdl/axis_register_slice_v1_1_vl_rfs.v:1325]
INFO: [Synth 8-256] done synthesizing module 'axis_dwidth_converter_v1_1_13_axis_dwidth_converter' (37#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/72cd/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:809]
INFO: [Synth 8-256] done synthesizing module 'bd_bf15_vfb_0_0_axis_converter' (38#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/ip_1/synth/bd_bf15_vfb_0_0_axis_converter.v:57]
INFO: [Synth 8-256] done synthesizing module 'bd_bf15_vfb_0_0_axis_dconverter' (39#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_bf15_vfb_0_0/src/verilog/bd_bf15_vfb_0_0_axis_dconverter.v:47]
INFO: [Synth 8-638] synthesizing module 'vfb_v1_0_8_op_inf' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/6cf3/hdl/vfb_v1_0_rfs.v:2283]
INFO: [Synth 8-256] done synthesizing module 'vfb_v1_0_8_op_inf' (40#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/6cf3/hdl/vfb_v1_0_rfs.v:2283]
INFO: [Synth 8-256] done synthesizing module 'bd_bf15_vfb_0_0_core' (41#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_bf15_vfb_0_0_core.v:53]
INFO: [Synth 8-256] done synthesizing module 'bd_bf15_vfb_0_0' (42#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_bf15_vfb_0_0.v:53]
Finished RTL Elaboration : Time (s): cpu = 00:01:17 ; elapsed = 00:01:32 . Memory (MB): peak = 1496.738 ; gain = 0.000 ; free physical = 13611 ; free virtual = 44485
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:17 ; elapsed = 00:01:33 . Memory (MB): peak = 1496.738 ; gain = 0.000 ; free physical = 13695 ; free virtual = 44570
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-i
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2145.387 ; gain = 1.000 ; free physical = 14833 ; free virtual = 46174
Finished Constraint Validation : Time (s): cpu = 00:01:40 ; elapsed = 00:02:07 . Memory (MB): peak = 2145.387 ; gain = 648.648 ; free physical = 13544 ; free virtual = 44916
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:40 ; elapsed = 00:02:07 . Memory (MB): peak = 2145.387 ; gain = 648.648 ; free physical = 13543 ; free virtual = 44916
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:40 ; elapsed = 00:02:07 . Memory (MB): peak = 2145.387 ; gain = 648.648 ; free physical = 13535 ; free virtual = 44907
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:41 ; elapsed = 00:02:08 . Memory (MB): peak = 2145.387 ; gain = 648.648 ; free physical = 13089 ; free virtual = 44466
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:44 ; elapsed = 00:02:12 . Memory (MB): peak = 2145.387 ; gain = 648.648 ; free physical = 12265 ; free virtual = 43655
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:01 ; elapsed = 00:02:51 . Memory (MB): peak = 2763.363 ; gain = 1266.625 ; free physical = 8759 ; free virtual = 40337
Finished Timing Optimization : Time (s): cpu = 00:02:02 ; elapsed = 00:02:52 . Memory (MB): peak = 2815.402 ; gain = 1318.664 ; free physical = 8426 ; free virtual = 40006
Finished Technology Mapping : Time (s): cpu = 00:02:03 ; elapsed = 00:02:53 . Memory (MB): peak = 2823.410 ; gain = 1326.672 ; free physical = 8179 ; free virtual = 39759
Finished IO Insertion : Time (s): cpu = 00:02:04 ; elapsed = 00:02:54 . Memory (MB): peak = 2823.410 ; gain = 1326.672 ; free physical = 8099 ; free virtual = 39680
Finished Renaming Generated Instances : Time (s): cpu = 00:02:04 ; elapsed = 00:02:54 . Memory (MB): peak = 2823.410 ; gain = 1326.672 ; free physical = 8100 ; free virtual = 39681
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:04 ; elapsed = 00:02:54 . Memory (MB): peak = 2823.410 ; gain = 1326.672 ; free physical = 8067 ; free virtual = 39649
Finished Renaming Generated Ports : Time (s): cpu = 00:02:04 ; elapsed = 00:02:54 . Memory (MB): peak = 2823.410 ; gain = 1326.672 ; free physical = 8066 ; free virtual = 39648
Finished Handling Custom Attributes : Time (s): cpu = 00:02:04 ; elapsed = 00:02:54 . Memory (MB): peak = 2823.410 ; gain = 1326.672 ; free physical = 8054 ; free virtual = 39636
Finished Renaming Generated Nets : Time (s): cpu = 00:02:04 ; elapsed = 00:02:54 . Memory (MB): peak = 2823.410 ; gain = 1326.672 ; free physical = 8053 ; free virtual = 39635

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |    11|
|2     |LUT2     |    44|
|3     |LUT3     |   106|
|4     |LUT4     |    24|
|5     |LUT5     |   134|
|6     |LUT6     |   205|
|7     |MUXF7    |    40|
|8     |RAMB18E2 |     1|
|9     |RAMB36E2 |     1|
|10    |SRL16E   |     3|
|11    |FDPE     |     2|
|12    |FDRE     |   882|
|13    |FDSE     |    15|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:04 ; elapsed = 00:02:54 . Memory (MB): peak = 2823.410 ; gain = 1326.672 ; free physical = 8052 ; free virtual = 39634
synth_design: Time (s): cpu = 00:02:07 ; elapsed = 00:02:57 . Memory (MB): peak = 3076.762 ; gain = 1601.398 ; free physical = 7105 ; free virtual = 38690
