// Seed: 2414620094
`define pp_2 0
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2
);
  output id_2;
  output id_1;
  logic id_2 = 1;
  type_0 id_3 (.id_0(1));
  logic id_4 = id_2;
endmodule
