// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module GCM_AE_HW_1x22_GCM_AE_HW_1x22_Pipeline_copy_AAD_to_payload (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        trunc_ln1220_2,
        hash_payload_V_3_address0,
        hash_payload_V_3_ce0,
        hash_payload_V_3_we0,
        hash_payload_V_3_d0,
        hash_payload_V_2_address0,
        hash_payload_V_2_ce0,
        hash_payload_V_2_we0,
        hash_payload_V_2_d0,
        hash_payload_V_1_address0,
        hash_payload_V_1_ce0,
        hash_payload_V_1_we0,
        hash_payload_V_1_d0,
        hash_payload_V_address0,
        hash_payload_V_ce0,
        hash_payload_V_we0,
        hash_payload_V_d0,
        AAD_V_0,
        AAD_V_1,
        AAD_V_2
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [56:0] trunc_ln1220_2;
output  [7:0] hash_payload_V_3_address0;
output   hash_payload_V_3_ce0;
output   hash_payload_V_3_we0;
output  [127:0] hash_payload_V_3_d0;
output  [7:0] hash_payload_V_2_address0;
output   hash_payload_V_2_ce0;
output   hash_payload_V_2_we0;
output  [127:0] hash_payload_V_2_d0;
output  [7:0] hash_payload_V_1_address0;
output   hash_payload_V_1_ce0;
output   hash_payload_V_1_we0;
output  [127:0] hash_payload_V_1_d0;
output  [7:0] hash_payload_V_address0;
output   hash_payload_V_ce0;
output   hash_payload_V_we0;
output  [127:0] hash_payload_V_d0;
input  [127:0] AAD_V_0;
input  [127:0] AAD_V_1;
input  [127:0] AAD_V_2;

reg ap_idle;
reg hash_payload_V_3_ce0;
reg hash_payload_V_3_we0;
reg hash_payload_V_2_ce0;
reg hash_payload_V_2_we0;
reg hash_payload_V_1_ce0;
reg hash_payload_V_1_we0;
reg hash_payload_V_ce0;
reg hash_payload_V_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln1027_fu_150_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln1286_fu_175_p1;
wire    ap_block_pp0_stage0;
reg   [56:0] i_8_fu_62;
wire   [56:0] add_ln1283_fu_155_p2;
wire    ap_loop_init;
wire   [1:0] trunc_ln1286_fu_161_p1;
wire   [127:0] tmp_26_fu_183_p5;
wire   [7:0] lshr_ln4_fu_165_p4;
wire   [1:0] tmp_26_fu_183_p4;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

GCM_AE_HW_1x22_mux_32_128_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 128 ),
    .din1_WIDTH( 128 ),
    .din2_WIDTH( 128 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 128 ))
mux_32_128_1_1_U1867(
    .din0(AAD_V_0),
    .din1(AAD_V_1),
    .din2(AAD_V_2),
    .din3(tmp_26_fu_183_p4),
    .dout(tmp_26_fu_183_p5)
);

GCM_AE_HW_1x22_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_8_fu_62 <= 57'd0;
        end else if (((icmp_ln1027_fu_150_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            i_8_fu_62 <= add_ln1283_fu_155_p2;
        end
    end
end

always @ (*) begin
    if (((icmp_ln1027_fu_150_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hash_payload_V_1_ce0 = 1'b1;
    end else begin
        hash_payload_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1027_fu_150_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln1286_fu_161_p1 == 2'd1))) begin
        hash_payload_V_1_we0 = 1'b1;
    end else begin
        hash_payload_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hash_payload_V_2_ce0 = 1'b1;
    end else begin
        hash_payload_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1027_fu_150_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln1286_fu_161_p1 == 2'd2))) begin
        hash_payload_V_2_we0 = 1'b1;
    end else begin
        hash_payload_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hash_payload_V_3_ce0 = 1'b1;
    end else begin
        hash_payload_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1027_fu_150_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln1286_fu_161_p1 == 2'd3))) begin
        hash_payload_V_3_we0 = 1'b1;
    end else begin
        hash_payload_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hash_payload_V_ce0 = 1'b1;
    end else begin
        hash_payload_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1027_fu_150_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln1286_fu_161_p1 == 2'd0))) begin
        hash_payload_V_we0 = 1'b1;
    end else begin
        hash_payload_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1283_fu_155_p2 = (i_8_fu_62 + 57'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign hash_payload_V_1_address0 = zext_ln1286_fu_175_p1;

assign hash_payload_V_1_d0 = tmp_26_fu_183_p5;

assign hash_payload_V_2_address0 = zext_ln1286_fu_175_p1;

assign hash_payload_V_2_d0 = tmp_26_fu_183_p5;

assign hash_payload_V_3_address0 = zext_ln1286_fu_175_p1;

assign hash_payload_V_3_d0 = tmp_26_fu_183_p5;

assign hash_payload_V_address0 = zext_ln1286_fu_175_p1;

assign hash_payload_V_d0 = tmp_26_fu_183_p5;

assign icmp_ln1027_fu_150_p2 = ((i_8_fu_62 == trunc_ln1220_2) ? 1'b1 : 1'b0);

assign lshr_ln4_fu_165_p4 = {{i_8_fu_62[9:2]}};

assign tmp_26_fu_183_p4 = i_8_fu_62[1:0];

assign trunc_ln1286_fu_161_p1 = i_8_fu_62[1:0];

assign zext_ln1286_fu_175_p1 = lshr_ln4_fu_165_p4;

endmodule //GCM_AE_HW_1x22_GCM_AE_HW_1x22_Pipeline_copy_AAD_to_payload
