// Seed: 60671517
module module_0 (
    input wire id_0,
    input wor id_1,
    output tri1 id_2,
    input supply1 id_3,
    output wor id_4,
    input wor id_5,
    input uwire id_6,
    input wire id_7,
    output uwire id_8,
    output tri id_9,
    input tri id_10,
    input supply1 id_11,
    input supply1 id_12,
    output supply1 id_13,
    output tri0 id_14,
    output wand id_15,
    input wire id_16,
    input tri0 id_17,
    input supply1 id_18
);
endmodule
module module_1 (
    input wand void id_0,
    output supply1 id_1,
    output wor id_2,
    output logic id_3,
    input logic id_4
);
  if (id_0)
    always begin : LABEL_0
      id_3 <= id_4;
    end
  buf primCall (id_2, id_4);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_1,
      id_2,
      id_0,
      id_0,
      id_0,
      id_2,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.type_23 = 0;
  wire id_6, id_7, id_8;
  assign id_2 = 1'b0;
endmodule
