{
  "name": "core_arch::x86_64::avx512f::_mm_cvtss_i64",
  "safe": false,
  "callees": {
    "core_arch::x86_64::sse::_mm_cvtss_si64": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Converts the lowest 32 bit float in the input vector to a 64 bit integer.\n\n The result is rounded according to the current rounding mode. If the result\n cannot be represented as a 64 bit integer the result will be\n `0x8000_0000_0000_0000` (`i64::MIN`) or trigger an invalid operation\n floating point exception if unmasked (see\n [`_mm_setcsr`](fn._mm_setcsr.html)).\n\n This corresponds to the `CVTSS2SI` instruction (with 64 bit output).\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_cvtss_si64)\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m128": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86_64::avx512f::_mm_cvtss_i64"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86_64/avx512f.rs:27:1: 29:2",
  "src": "pub fn _mm_cvtss_i64(a: __m128) -> i64 {\n    _mm_cvtss_si64(a)\n}",
  "mir": "fn core_arch::x86_64::avx512f::_mm_cvtss_i64(_1: core_arch::x86::__m128) -> i64 {\n    let mut _0: i64;\n    debug a => _1;\n    bb0: {\n        _0 = core_arch::x86_64::sse::_mm_cvtss_si64(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        return;\n    }\n}\n",
  "doc": " Convert the lower single-precision (32-bit) floating-point element in a to a 64-bit integer, and store the result in dst.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_cvtss_i64&expand=1894)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}