<profile>

<section name = "Vivado HLS Report for 'madd'" level="0">
<item name = "Date">Tue Feb 12 19:29:25 2019
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">madd</item>
<item name = "Solution">solution</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 7.256, 2.70</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1032, 1032, 1032, 1032, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">1030, 1030, 8, 1, 1, 1024, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 36</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 2, 205, 390</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 75</column>
<column name="Register">0, -, 183, 32</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="madd_fadd_32ns_32bkb_U1">madd_fadd_32ns_32bkb, 0, 2, 205, 390</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="indvar_flatten_next_fu_84_p2">+, 0, 0, 13, 11, 1</column>
<column name="ap_block_state9_pp0_stage0_iter7">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_flatten_fu_78_p2">icmp, 0, 0, 13, 11, 12</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="A_blk_n">9, 2, 1, 2</column>
<column name="B_blk_n">9, 2, 1, 2</column>
<column name="C_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter7">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_63">9, 2, 11, 22</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="A_read_reg_99">32, 0, 32, 0</column>
<column name="B_read_reg_104">32, 0, 32, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="exitcond_flatten_reg_90">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_63">11, 0, 11, 0</column>
<column name="tmp_3_reg_109">32, 0, 32, 0</column>
<column name="exitcond_flatten_reg_90">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, madd, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, madd, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, madd, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, madd, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, madd, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, madd, return value</column>
<column name="A_dout">in, 32, ap_fifo, A, pointer</column>
<column name="A_empty_n">in, 1, ap_fifo, A, pointer</column>
<column name="A_read">out, 1, ap_fifo, A, pointer</column>
<column name="B_dout">in, 32, ap_fifo, B, pointer</column>
<column name="B_empty_n">in, 1, ap_fifo, B, pointer</column>
<column name="B_read">out, 1, ap_fifo, B, pointer</column>
<column name="C_din">out, 32, ap_fifo, C, pointer</column>
<column name="C_full_n">in, 1, ap_fifo, C, pointer</column>
<column name="C_write">out, 1, ap_fifo, C, pointer</column>
</table>
</item>
</section>
</profile>
