{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1550715330438 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550715330447 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 21 02:15:30 2019 " "Processing started: Thu Feb 21 02:15:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550715330447 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550715330447 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off F_ADDER_7SEG_L4_T5 -c F_ADDER_7SEG_L4_T5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off F_ADDER_7SEG_L4_T5 -c F_ADDER_7SEG_L4_T5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550715330447 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1550715331685 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1550715331685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG_4bit " "Found entity 1: SEG_4bit" {  } { { "SEG_4bit.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/F_ADDER_7SEG_L4_T5/SEG_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550715348547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550715348547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUT cout F_ADDER_7SEG_L4_T5.v(11) " "Verilog HDL Declaration information at F_ADDER_7SEG_L4_T5.v(11): object \"COUT\" differs only in case from object \"cout\" in the same scope" {  } { { "F_ADDER_7SEG_L4_T5.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/F_ADDER_7SEG_L4_T5/F_ADDER_7SEG_L4_T5.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1550715348556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_adder_7seg_l4_t5.v 1 1 " "Found 1 design units, including 1 entities, in source file f_adder_7seg_l4_t5.v" { { "Info" "ISGN_ENTITY_NAME" "1 F_ADDER_7SEG_L4_T5 " "Found entity 1: F_ADDER_7SEG_L4_T5" {  } { { "F_ADDER_7SEG_L4_T5.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/F_ADDER_7SEG_L4_T5/F_ADDER_7SEG_L4_T5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550715348558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550715348558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file adder4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder4Bit " "Found entity 1: Adder4Bit" {  } { { "Adder4Bit.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/F_ADDER_7SEG_L4_T5/Adder4Bit.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550715348564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550715348564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file adder1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder1Bit " "Found entity 1: Adder1Bit" {  } { { "Adder1Bit.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/F_ADDER_7SEG_L4_T5/Adder1Bit.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550715348573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550715348573 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "F_ADDER_7SEG_L4_T5 " "Elaborating entity \"F_ADDER_7SEG_L4_T5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1550715348646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG_4bit SEG_4bit:var_a " "Elaborating entity \"SEG_4bit\" for hierarchy \"SEG_4bit:var_a\"" {  } { { "F_ADDER_7SEG_L4_T5.v" "var_a" { Text "C:/Users/Kasem/Documents/Quartus_Projects/F_ADDER_7SEG_L4_T5/F_ADDER_7SEG_L4_T5.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550715348670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder4Bit Adder4Bit:add_a_b " "Elaborating entity \"Adder4Bit\" for hierarchy \"Adder4Bit:add_a_b\"" {  } { { "F_ADDER_7SEG_L4_T5.v" "add_a_b" { Text "C:/Users/Kasem/Documents/Quartus_Projects/F_ADDER_7SEG_L4_T5/F_ADDER_7SEG_L4_T5.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550715348674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder1Bit Adder4Bit:add_a_b\|Adder1Bit:bit0 " "Elaborating entity \"Adder1Bit\" for hierarchy \"Adder4Bit:add_a_b\|Adder1Bit:bit0\"" {  } { { "Adder4Bit.v" "bit0" { Text "C:/Users/Kasem/Documents/Quartus_Projects/F_ADDER_7SEG_L4_T5/Adder4Bit.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550715348677 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1550715349488 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CIN_o\[1\] GND " "Pin \"CIN_o\[1\]\" is stuck at GND" {  } { { "F_ADDER_7SEG_L4_T5.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/F_ADDER_7SEG_L4_T5/F_ADDER_7SEG_L4_T5.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550715349516 "|F_ADDER_7SEG_L4_T5|CIN_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CIN_o\[2\] GND " "Pin \"CIN_o\[2\]\" is stuck at GND" {  } { { "F_ADDER_7SEG_L4_T5.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/F_ADDER_7SEG_L4_T5/F_ADDER_7SEG_L4_T5.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550715349516 "|F_ADDER_7SEG_L4_T5|CIN_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CIN_o\[6\] VCC " "Pin \"CIN_o\[6\]\" is stuck at VCC" {  } { { "F_ADDER_7SEG_L4_T5.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/F_ADDER_7SEG_L4_T5/F_ADDER_7SEG_L4_T5.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550715349516 "|F_ADDER_7SEG_L4_T5|CIN_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "COUT\[1\] GND " "Pin \"COUT\[1\]\" is stuck at GND" {  } { { "F_ADDER_7SEG_L4_T5.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/F_ADDER_7SEG_L4_T5/F_ADDER_7SEG_L4_T5.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550715349516 "|F_ADDER_7SEG_L4_T5|COUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "COUT\[2\] GND " "Pin \"COUT\[2\]\" is stuck at GND" {  } { { "F_ADDER_7SEG_L4_T5.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/F_ADDER_7SEG_L4_T5/F_ADDER_7SEG_L4_T5.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550715349516 "|F_ADDER_7SEG_L4_T5|COUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "COUT\[6\] VCC " "Pin \"COUT\[6\]\" is stuck at VCC" {  } { { "F_ADDER_7SEG_L4_T5.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/F_ADDER_7SEG_L4_T5/F_ADDER_7SEG_L4_T5.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550715349516 "|F_ADDER_7SEG_L4_T5|COUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "equ\[0\] GND " "Pin \"equ\[0\]\" is stuck at GND" {  } { { "F_ADDER_7SEG_L4_T5.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/F_ADDER_7SEG_L4_T5/F_ADDER_7SEG_L4_T5.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550715349516 "|F_ADDER_7SEG_L4_T5|equ[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "equ\[1\] VCC " "Pin \"equ\[1\]\" is stuck at VCC" {  } { { "F_ADDER_7SEG_L4_T5.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/F_ADDER_7SEG_L4_T5/F_ADDER_7SEG_L4_T5.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550715349516 "|F_ADDER_7SEG_L4_T5|equ[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "equ\[2\] VCC " "Pin \"equ\[2\]\" is stuck at VCC" {  } { { "F_ADDER_7SEG_L4_T5.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/F_ADDER_7SEG_L4_T5/F_ADDER_7SEG_L4_T5.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550715349516 "|F_ADDER_7SEG_L4_T5|equ[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "equ\[3\] GND " "Pin \"equ\[3\]\" is stuck at GND" {  } { { "F_ADDER_7SEG_L4_T5.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/F_ADDER_7SEG_L4_T5/F_ADDER_7SEG_L4_T5.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550715349516 "|F_ADDER_7SEG_L4_T5|equ[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "equ\[4\] VCC " "Pin \"equ\[4\]\" is stuck at VCC" {  } { { "F_ADDER_7SEG_L4_T5.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/F_ADDER_7SEG_L4_T5/F_ADDER_7SEG_L4_T5.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550715349516 "|F_ADDER_7SEG_L4_T5|equ[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "equ\[5\] VCC " "Pin \"equ\[5\]\" is stuck at VCC" {  } { { "F_ADDER_7SEG_L4_T5.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/F_ADDER_7SEG_L4_T5/F_ADDER_7SEG_L4_T5.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550715349516 "|F_ADDER_7SEG_L4_T5|equ[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "equ\[6\] GND " "Pin \"equ\[6\]\" is stuck at GND" {  } { { "F_ADDER_7SEG_L4_T5.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/F_ADDER_7SEG_L4_T5/F_ADDER_7SEG_L4_T5.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550715349516 "|F_ADDER_7SEG_L4_T5|equ[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1550715349516 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1550715349667 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Kasem/Documents/Quartus_Projects/F_ADDER_7SEG_L4_T5/output_files/F_ADDER_7SEG_L4_T5.map.smsg " "Generated suppressed messages file C:/Users/Kasem/Documents/Quartus_Projects/F_ADDER_7SEG_L4_T5/output_files/F_ADDER_7SEG_L4_T5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550715350006 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1550715350213 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550715350213 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "78 " "Implemented 78 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1550715350323 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1550715350323 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1550715350323 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1550715350323 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550715350373 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 21 02:15:50 2019 " "Processing ended: Thu Feb 21 02:15:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550715350373 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550715350373 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550715350373 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1550715350373 ""}
