<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p330" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_330{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_330{left:110px;bottom:68px;letter-spacing:0.09px;}
#t3_330{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_330{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t5_330{left:69px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.91px;}
#t6_330{left:232px;bottom:1078px;}
#t7_330{left:247px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.9px;}
#t8_330{left:69px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.57px;}
#t9_330{left:69px;bottom:1037px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#ta_330{left:69px;bottom:979px;letter-spacing:0.13px;}
#tb_330{left:151px;bottom:979px;letter-spacing:0.15px;word-spacing:0.01px;}
#tc_330{left:69px;bottom:955px;letter-spacing:-0.14px;word-spacing:-1.34px;}
#td_330{left:678px;bottom:955px;letter-spacing:-0.17px;word-spacing:-1.29px;}
#te_330{left:770px;bottom:955px;letter-spacing:-0.14px;word-spacing:-1.34px;}
#tf_330{left:69px;bottom:938px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#tg_330{left:69px;bottom:914px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#th_330{left:69px;bottom:897px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#ti_330{left:69px;bottom:880px;letter-spacing:-0.16px;word-spacing:-0.84px;}
#tj_330{left:69px;bottom:863px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tk_330{left:69px;bottom:839px;letter-spacing:-0.16px;word-spacing:-0.54px;}
#tl_330{left:69px;bottom:822px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#tm_330{left:69px;bottom:805px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tn_330{left:69px;bottom:788px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#to_330{left:69px;bottom:771px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tp_330{left:69px;bottom:713px;letter-spacing:0.12px;}
#tq_330{left:151px;bottom:713px;letter-spacing:0.15px;word-spacing:0.02px;}
#tr_330{left:69px;bottom:689px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ts_330{left:69px;bottom:672px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tt_330{left:538px;bottom:672px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tu_330{left:630px;bottom:672px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tv_330{left:69px;bottom:655px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tw_330{left:527px;bottom:655px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tx_330{left:618px;bottom:655px;letter-spacing:-0.26px;word-spacing:-0.35px;}
#ty_330{left:69px;bottom:639px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#tz_330{left:223px;bottom:639px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t10_330{left:294px;bottom:639px;}
#t11_330{left:299px;bottom:645px;}
#t12_330{left:69px;bottom:614px;letter-spacing:-0.15px;word-spacing:-0.66px;}
#t13_330{left:69px;bottom:597px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#t14_330{left:69px;bottom:580px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t15_330{left:69px;bottom:554px;}
#t16_330{left:95px;bottom:558px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t17_330{left:95px;bottom:541px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t18_330{left:95px;bottom:524px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#t19_330{left:95px;bottom:507px;letter-spacing:-0.18px;word-spacing:-0.4px;}
#t1a_330{left:69px;bottom:481px;}
#t1b_330{left:95px;bottom:484px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1c_330{left:95px;bottom:467px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1d_330{left:95px;bottom:451px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t1e_330{left:805px;bottom:451px;}
#t1f_330{left:809px;bottom:451px;letter-spacing:-0.17px;}
#t1g_330{left:844px;bottom:451px;}
#t1h_330{left:95px;bottom:434px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t1i_330{left:255px;bottom:434px;}
#t1j_330{left:258px;bottom:434px;letter-spacing:-0.69px;}
#t1k_330{left:69px;bottom:409px;letter-spacing:-0.16px;word-spacing:-0.67px;}
#t1l_330{left:69px;bottom:393px;letter-spacing:-0.16px;word-spacing:-0.58px;}
#t1m_330{left:69px;bottom:376px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1n_330{left:69px;bottom:359px;letter-spacing:-0.15px;word-spacing:-0.95px;}
#t1o_330{left:69px;bottom:342px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1p_330{left:69px;bottom:284px;letter-spacing:0.14px;}
#t1q_330{left:151px;bottom:284px;letter-spacing:0.16px;word-spacing:0.01px;}
#t1r_330{left:69px;bottom:260px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t1s_330{left:414px;bottom:260px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t1t_330{left:490px;bottom:260px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1u_330{left:69px;bottom:235px;letter-spacing:-0.15px;word-spacing:-0.95px;}
#t1v_330{left:69px;bottom:218px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1w_330{left:69px;bottom:202px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1x_330{left:69px;bottom:185px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1y_330{left:69px;bottom:133px;letter-spacing:-0.13px;}
#t1z_330{left:91px;bottom:133px;letter-spacing:-0.13px;word-spacing:-0.72px;}
#t20_330{left:624px;bottom:133px;letter-spacing:-0.11px;word-spacing:-0.73px;}
#t21_330{left:91px;bottom:116px;letter-spacing:-0.11px;}

.s1_330{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_330{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_330{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_330{font-size:11px;font-family:Verdana_13-;color:#000;}
.s5_330{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s6_330{font-size:14px;font-family:Verdana-Bold_pgt;color:#000;}
.s7_330{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
.s8_330{font-size:14px;font-family:Verdana-Italic_142;color:#000;}
.s9_330{font-size:14px;font-family:NeoSansIntel_pgv;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts330" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_pgt;
	src: url("fonts/Verdana-Bold_pgt.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_142;
	src: url("fonts/Verdana-Italic_142.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg330Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg330" style="-webkit-user-select: none;"><object width="935" height="1210" data="330/330.svg" type="image/svg+xml" id="pdf330" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_330" class="t s1_330">13-14 </span><span id="t2_330" class="t s1_330">Vol. 1 </span>
<span id="t3_330" class="t s2_330">MANAGING STATE USING THE XSAVE FEATURE SET </span>
<span id="t4_330" class="t s3_330">The value of the PKRU register determines the access rights for user-mode linear addresses. (See Section 4.6, </span>
<span id="t5_330" class="t s3_330">“Access Rights,” of Intel </span>
<span id="t6_330" class="t s4_330">® </span>
<span id="t7_330" class="t s3_330">64 and IA-32 Architectures Software Developer’s Manual, Volume 3A.) The access rights </span>
<span id="t8_330" class="t s3_330">that pertain to an execution of the XRSTOR and XRSTORS instructions are determined by the value of the register </span>
<span id="t9_330" class="t s3_330">before the execution and not by any value that the execution might load into the PKRU register. </span>
<span id="ta_330" class="t s5_330">13.5.8 </span><span id="tb_330" class="t s5_330">PASID State </span>
<span id="tc_330" class="t s3_330">The register state used by the ENQCMD instruction and process address space identifiers (</span><span id="td_330" class="t s6_330">PASID state</span><span id="te_330" class="t s3_330">) comprises </span>
<span id="tf_330" class="t s3_330">the IA32_PASID MSR. </span>
<span id="tg_330" class="t s3_330">As noted in Section 13.1, the XSAVE feature set manages PASID state as supervisor state component 10. Thus, </span>
<span id="th_330" class="t s3_330">PASID state is located in the extended region of the XSAVE area (see Section 13.4.3). As noted in Section 13.2, </span>
<span id="ti_330" class="t s3_330">CPUID.(EAX=0DH,ECX=10):EAX enumerates the size (in bytes) required for PASID state. The IA32_PASID MSR is </span>
<span id="tj_330" class="t s3_330">allocated 8 bytes at byte offset 0 in the state component. </span>
<span id="tk_330" class="t s3_330">PASID state is XSAVE-managed but the ENQCMD instruction and process address space identifiers are not XSAVE- </span>
<span id="tl_330" class="t s3_330">enabled. The XSAVE feature set can operate on PASID state only if the feature set is enabled (CR4.OSXSAVE = 1) </span>
<span id="tm_330" class="t s3_330">and has been configured to manage PASID state (IA32_XSS[10] = 1). Software can otherwise use the ENQCMD </span>
<span id="tn_330" class="t s3_330">instruction and process address space identifiers, and access the IA32_PASID MSR (using RDMSR and WRMSR) </span>
<span id="to_330" class="t s3_330">even if the XSAVE feature set is not enabled or has not been configured to manage PASID state. </span>
<span id="tp_330" class="t s5_330">13.5.9 </span><span id="tq_330" class="t s5_330">CET State </span>
<span id="tr_330" class="t s3_330">The register state used by Control-Flow Enforcement Technology (CET) comprises the two 64-bit MSRs </span>
<span id="ts_330" class="t s3_330">(IA32_U_CET and IA32_PL3_SSP) that manage CET when CPL = 3 (</span><span id="tt_330" class="t s6_330">CET_U state</span><span id="tu_330" class="t s3_330">); and the three 64-bit MSRs </span>
<span id="tv_330" class="t s3_330">(IA32_PL0_SSP–IA32_PL2_SSP) that manage CET when CPL &lt; 3 (</span><span id="tw_330" class="t s6_330">CET_S state</span><span id="tx_330" class="t s3_330">). Together, these two user state </span>
<span id="ty_330" class="t s3_330">components compose </span><span id="tz_330" class="t s6_330">CET state</span><span id="t10_330" class="t s3_330">. </span>
<span id="t11_330" class="t s4_330">1 </span>
<span id="t12_330" class="t s3_330">As noted in Section 13.1, the XSAVE feature set manages CET state as supervisor state components 11–23. Thus, </span>
<span id="t13_330" class="t s3_330">CET state is located in the extended region of the XSAVE area (see Section 13.4.3). The following items detail how </span>
<span id="t14_330" class="t s3_330">these state components are organized in this region: </span>
<span id="t15_330" class="t s7_330">• </span><span id="t16_330" class="t s6_330">CET_U state. </span>
<span id="t17_330" class="t s3_330">As noted in Section 13.2, CPUID.(EAX=0DH,ECX=11):EAX enumerates the size (in bytes) required for CET_U </span>
<span id="t18_330" class="t s3_330">state. The CET_U section is used for the 64-bit MSRs IA32_U_CET and IA32_PL3_SSP, with bytes 7:0 being </span>
<span id="t19_330" class="t s3_330">used for IA32_U_CET and bytes 15:8 being used for IA32_PL3_SSP. </span>
<span id="t1a_330" class="t s7_330">• </span><span id="t1b_330" class="t s6_330">CET_S state. </span>
<span id="t1c_330" class="t s3_330">As noted in Section 13.2, CPUID.(EAX=0DH,ECX=12):EAX enumerates the size (in bytes) required for CET_S </span>
<span id="t1d_330" class="t s3_330">state. The CET_S section is used for the three 64-bit MSRs IA32_PL0_SSP–IA32_PL2_SSP, with bytes 8</span><span id="t1e_330" class="t s8_330">i</span><span id="t1f_330" class="t s3_330">+7:8</span><span id="t1g_330" class="t s8_330">i </span>
<span id="t1h_330" class="t s3_330">being used for IA32_PL</span><span id="t1i_330" class="t s8_330">i</span><span id="t1j_330" class="t s3_330">_SSP. </span>
<span id="t1k_330" class="t s3_330">The two components of CET state are XSAVE-managed and CET is not XSAVE-enabled. The XSAVE feature set can </span>
<span id="t1l_330" class="t s3_330">operate on CET_U state (respectively, CET_S state) only if the feature set is enabled (CR4.OSXSAVE = 1) and has </span>
<span id="t1m_330" class="t s3_330">been configured to manage CET_U state (respectively, CET_S state) by setting IA32_XSS[11] (respectively, </span>
<span id="t1n_330" class="t s3_330">IA32_XSS[12]). Software can otherwise use CET and access the CET MSRs (using RDMSR and WRMSR) even if the </span>
<span id="t1o_330" class="t s3_330">XSAVE feature set is not enabled or has not been configured to manage CET state. </span>
<span id="t1p_330" class="t s5_330">13.5.10 </span><span id="t1q_330" class="t s5_330">HDC State </span>
<span id="t1r_330" class="t s3_330">The register state used by hardware duty cycling (</span><span id="t1s_330" class="t s6_330">HDC state</span><span id="t1t_330" class="t s3_330">) comprises the IA32_PM_CTL1 MSR. </span>
<span id="t1u_330" class="t s3_330">As noted in Section 13.1, the XSAVE feature set manages HDC state as supervisor state component 13. Thus, HDC </span>
<span id="t1v_330" class="t s3_330">state is located in the extended region of the XSAVE area (see Section 13.4.3). As noted in Section 13.2, </span>
<span id="t1w_330" class="t s3_330">CPUID.(EAX=0DH,ECX=13):EAX enumerates the size (in bytes) required for HDC state. The IA32_PM_CTL1 MSR </span>
<span id="t1x_330" class="t s3_330">is allocated 8 bytes at byte offset 0 in the state component. </span>
<span id="t1y_330" class="t s9_330">1. </span><span id="t1z_330" class="t s9_330">The IA32_S_CET and IA32_INTERRUPT_SSP_TABLE_ADDR MSRs also control CET when CPL </span><span id="t20_330" class="t s9_330">&lt; 3. However, they are not managed by </span>
<span id="t21_330" class="t s9_330">the XSAVE feature set and are thus not considered in this chapter. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
