// Seed: 3329917893
module module_0 (
    id_1#(
        .id_2(-1'b0),
        .id_3(id_4)
    ),
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd4,
    parameter id_4 = 32'd48
) (
    input supply1 _id_0,
    input tri1 id_1,
    input uwire id_2,
    output supply1 id_3,
    input tri1 _id_4,
    output logic id_5,
    input supply0 id_6,
    input supply1 id_7,
    output supply0 id_8,
    output supply0 id_9,
    output uwire id_10
    , id_13,
    output tri id_11
);
  wire [{  -1  ,  -1  ,  -1  ,  1  } : id_4] id_14;
  wire id_15;
  logic [1 : 1] id_16;
  ;
  module_0 modCall_1 (
      id_16,
      id_14,
      id_14,
      id_14,
      id_15,
      id_13,
      id_15
  );
  wire [id_0 : id_4  -  id_4] id_17;
  always_comb begin : LABEL_0
    while (-1) begin : LABEL_1
      id_5 <= 1'd0;
    end
  end
endmodule
