;redcode
;assert 1
	SPL 0, <-54
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #72, @205
	MOV 12, @12
	MOV -5, <-20
	ADD 10, 1
	SPL 0, -705
	SLT 670, 42
	SPL 0, <-55
	ADD -601, -10
	JMP 300, 90
	SUB @121, 103
	ADD #72, @205
	SLT 300, 90
	JMP 300, 90
	SLT 0, @42
	ADD #72, @205
	SPL 0, <-55
	ADD -601, -10
	SUB -7, <-420
	SUB #961, 104
	SLT #312, @412
	SUB -7, <-420
	SLT #312, @412
	ADD 10, 1
	SUB #0, -5
	JMP 300, 90
	ADD 270, 2
	ADD 210, 60
	SUB #0, -5
	SUB @121, 106
	SUB #0, -5
	JMP 300, 90
	DAT #0, <42
	SPL 400, <-50
	SUB @121, 106
	ADD #72, @205
	ADD #72, @205
	ADD -607, -10
	DAT #0, <42
	ADD -607, -10
	JMP 0, #2
	ADD -607, -10
	SLT 300, 90
	ADD 270, @220
	SUB @127, 100
	SUB @127, 100
	MOV -1, <-20
