Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /media/vaibhavj/vaibhav/CS220Labs/Lab10_1/asgn10/check_top_isim_beh.exe -prj /media/vaibhavj/vaibhav/CS220Labs/Lab10_1/asgn10/check_top_beh.prj work.check_top work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/media/vaibhavj/vaibhav/CS220Labs/Lab10_1/asgn10/top.v" into library work
Analyzing Verilog file "/media/vaibhavj/vaibhav/CS220Labs/Lab10_1/asgn10/check_top.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94720 KB
Fuse CPU Usage: 1020 ms
Compiling module top
Compiling module check_top
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /media/vaibhavj/vaibhav/CS220Labs/Lab10_1/asgn10/check_top_isim_beh.exe
Fuse Memory Usage: 1179464 KB
Fuse CPU Usage: 1050 ms
GCC CPU Usage: 520 ms
