{{r:/WORK/fsm_encode_ref/current_state_reg[0]} {i:/WORK/fsm_encode/current_state_reg[0]}}
{{r:/WORK/fsm_encode_ref/current_state_reg[1]} {i:/WORK/fsm_encode/current_state_reg[1]}}
{{r:/WORK/fsm_encode_ref/current_state_reg[2]} {i:/WORK/fsm_encode/current_state_reg[2]}}
{r:/WORK/fsm_encode_ref/done_reg i:/WORK/fsm_encode/done_reg}
{{r:/WORK/fsm_encode_ref/out_reg_reg[0]} {i:/WORK/fsm_encode/out_reg_reg[0]}}
{{r:/WORK/fsm_encode_ref/out_reg_reg[1]} {i:/WORK/fsm_encode/out_reg_reg[1]}}
{{r:/WORK/fsm_encode_ref/out_reg_reg[2]} {i:/WORK/fsm_encode/out_reg_reg[2]}}
{{r:/WORK/fsm_encode_ref/out_reg_reg[3]} {i:/WORK/fsm_encode/out_reg_reg[3]}}
{{r:/WORK/fsm_encode_ref/out_reg_reg[4]} {i:/WORK/fsm_encode/out_reg_reg[4]}}
{{r:/WORK/fsm_encode_ref/out_reg_reg[5]} {i:/WORK/fsm_encode/out_reg_reg[5]}}
{{r:/WORK/fsm_encode_ref/out_reg_reg[6]} {i:/WORK/fsm_encode/out_reg_reg[6]}}
{{r:/WORK/fsm_encode_ref/out_reg_reg[7]} {i:/WORK/fsm_encode/out_reg_reg[7]}}
{{r:/WORK/fsm_encode_ref/reg1_reg[0]} {i:/WORK/fsm_encode/reg1_reg[0]}}
{{r:/WORK/fsm_encode_ref/reg1_reg[1]} {i:/WORK/fsm_encode/reg1_reg[1]}}
{{r:/WORK/fsm_encode_ref/reg1_reg[2]} {i:/WORK/fsm_encode/reg1_reg[2]}}
{{r:/WORK/fsm_encode_ref/reg1_reg[3]} {i:/WORK/fsm_encode/reg1_reg[3]}}
{{r:/WORK/fsm_encode_ref/reg1_reg[4]} {i:/WORK/fsm_encode/reg1_reg[4]}}
{{r:/WORK/fsm_encode_ref/reg1_reg[5]} {i:/WORK/fsm_encode/reg1_reg[5]}}
{{r:/WORK/fsm_encode_ref/reg1_reg[6]} {i:/WORK/fsm_encode/reg1_reg[6]}}
{{r:/WORK/fsm_encode_ref/reg1_reg[7]} {i:/WORK/fsm_encode/reg1_reg[7]}}
