{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 17 18:05:02 2020 " "Info: Processing started: Thu Dec 17 18:05:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RAM -c RAM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RAM -c RAM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "ck " "Info: Assuming node \"ck\" is an undefined clock" {  } { { "littleProc.bdf" "" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/littleProc.bdf" { { 960 784 952 976 "ck" "" } { 352 1104 1128 368 "ck" "" } { 456 1120 1176 472 "ck" "" } { 640 1120 1176 656 "ck" "" } } } } { "c:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "ck" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ck memory UC:uc\|rom:inst19\|altsyncram:altsyncram_component\|altsyncram_1s71:auto_generated\|ram_block1a0~porta_address_reg0 register UP:inst4\|reg:IR\|state\[11\] 53.86 MHz 18.568 ns Internal " "Info: Clock \"ck\" has Internal fmax of 53.86 MHz between source memory \"UC:uc\|rom:inst19\|altsyncram:altsyncram_component\|altsyncram_1s71:auto_generated\|ram_block1a0~porta_address_reg0\" and destination register \"UP:inst4\|reg:IR\|state\[11\]\" (period= 18.568 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.202 ns + Longest memory register " "Info: + Longest memory to register delay is 9.202 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UC:uc\|rom:inst19\|altsyncram:altsyncram_component\|altsyncram_1s71:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X20_Y17 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y17; Fanout = 18; MEM Node = 'UC:uc\|rom:inst19\|altsyncram:altsyncram_component\|altsyncram_1s71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_1s71.tdf" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/db/altsyncram_1s71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns UC:uc\|rom:inst19\|altsyncram:altsyncram_component\|altsyncram_1s71:auto_generated\|q_a\[21\] 2 MEM M4K_X20_Y17 1 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X20_Y17; Fanout = 1; MEM Node = 'UC:uc\|rom:inst19\|altsyncram:altsyncram_component\|altsyncram_1s71:auto_generated\|q_a\[21\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|q_a[21] } "NODE_NAME" } } { "db/altsyncram_1s71.tdf" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/db/altsyncram_1s71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.053 ns) 2.203 ns UC:uc\|_T\[1\] 3 COMB LCCOMB_X21_Y17_N20 3 " "Info: 3: + IC(0.300 ns) + CELL(0.053 ns) = 2.203 ns; Loc. = LCCOMB_X21_Y17_N20; Fanout = 3; COMB Node = 'UC:uc\|_T\[1\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.353 ns" { UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|q_a[21] UC:uc|_T[1] } "NODE_NAME" } } { "UC.bdf" "" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/UC.bdf" { { 288 400 432 336 "_T" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.228 ns) 2.683 ns UC:uc\|ctrlSeq:inst2\|_W2 4 COMB LCCOMB_X21_Y17_N16 20 " "Info: 4: + IC(0.252 ns) + CELL(0.228 ns) = 2.683 ns; Loc. = LCCOMB_X21_Y17_N16; Fanout = 20; COMB Node = 'UC:uc\|ctrlSeq:inst2\|_W2'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { UC:uc|_T[1] UC:uc|ctrlSeq:inst2|_W2 } "NODE_NAME" } } { "ctrlSeq.bdf" "" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/ctrlSeq.bdf" { { 192 696 728 240 "_W2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.053 ns) 3.011 ns _MDRout 5 COMB LCCOMB_X21_Y17_N12 12 " "Info: 5: + IC(0.275 ns) + CELL(0.053 ns) = 3.011 ns; Loc. = LCCOMB_X21_Y17_N12; Fanout = 12; COMB Node = '_MDRout'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.328 ns" { UC:uc|ctrlSeq:inst2|_W2 _MDRout } "NODE_NAME" } } { "littleProc.bdf" "" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/littleProc.bdf" { { 616 936 984 648 "_MDRout" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.225 ns) 4.032 ns UP:inst4\|Bus1\[6\]~3 6 COMB LCCOMB_X19_Y16_N8 1 " "Info: 6: + IC(0.796 ns) + CELL(0.225 ns) = 4.032 ns; Loc. = LCCOMB_X19_Y16_N8; Fanout = 1; COMB Node = 'UP:inst4\|Bus1\[6\]~3'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.021 ns" { _MDRout UP:inst4|Bus1[6]~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.053 ns) 4.894 ns UP:inst4\|Bus1\[6\]~4 7 COMB LCCOMB_X22_Y15_N20 1 " "Info: 7: + IC(0.809 ns) + CELL(0.053 ns) = 4.894 ns; Loc. = LCCOMB_X22_Y15_N20; Fanout = 1; COMB Node = 'UP:inst4\|Bus1\[6\]~4'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { UP:inst4|Bus1[6]~3 UP:inst4|Bus1[6]~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.198 ns) + CELL(0.053 ns) 5.145 ns UP:inst4\|Bus1\[6\]~5 8 COMB LCCOMB_X22_Y15_N26 5 " "Info: 8: + IC(0.198 ns) + CELL(0.053 ns) = 5.145 ns; Loc. = LCCOMB_X22_Y15_N26; Fanout = 5; COMB Node = 'UP:inst4\|Bus1\[6\]~5'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.251 ns" { UP:inst4|Bus1[6]~4 UP:inst4|Bus1[6]~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.552 ns) + CELL(0.371 ns) 6.068 ns UP:inst4\|ALU:ALU\|Add0~26 9 COMB LCCOMB_X22_Y16_N12 2 " "Info: 9: + IC(0.552 ns) + CELL(0.371 ns) = 6.068 ns; Loc. = LCCOMB_X22_Y16_N12; Fanout = 2; COMB Node = 'UP:inst4\|ALU:ALU\|Add0~26'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { UP:inst4|Bus1[6]~5 UP:inst4|ALU:ALU|Add0~26 } "NODE_NAME" } } { "c:/program files/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/program files/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.350 ns) 6.749 ns UP:inst4\|ALU:ALU\|Add1~27 10 COMB LCCOMB_X23_Y16_N12 2 " "Info: 10: + IC(0.331 ns) + CELL(0.350 ns) = 6.749 ns; Loc. = LCCOMB_X23_Y16_N12; Fanout = 2; COMB Node = 'UP:inst4\|ALU:ALU\|Add1~27'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { UP:inst4|ALU:ALU|Add0~26 UP:inst4|ALU:ALU|Add1~27 } "NODE_NAME" } } { "c:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 6.873 ns UP:inst4\|ALU:ALU\|Add1~31 11 COMB LCCOMB_X23_Y16_N14 2 " "Info: 11: + IC(0.000 ns) + CELL(0.124 ns) = 6.873 ns; Loc. = LCCOMB_X23_Y16_N14; Fanout = 2; COMB Node = 'UP:inst4\|ALU:ALU\|Add1~31'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { UP:inst4|ALU:ALU|Add1~27 UP:inst4|ALU:ALU|Add1~31 } "NODE_NAME" } } { "c:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.908 ns UP:inst4\|ALU:ALU\|Add1~35 12 COMB LCCOMB_X23_Y16_N16 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 6.908 ns; Loc. = LCCOMB_X23_Y16_N16; Fanout = 2; COMB Node = 'UP:inst4\|ALU:ALU\|Add1~35'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { UP:inst4|ALU:ALU|Add1~31 UP:inst4|ALU:ALU|Add1~35 } "NODE_NAME" } } { "c:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.943 ns UP:inst4\|ALU:ALU\|Add1~39 13 COMB LCCOMB_X23_Y16_N18 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 6.943 ns; Loc. = LCCOMB_X23_Y16_N18; Fanout = 2; COMB Node = 'UP:inst4\|ALU:ALU\|Add1~39'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { UP:inst4|ALU:ALU|Add1~35 UP:inst4|ALU:ALU|Add1~39 } "NODE_NAME" } } { "c:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.978 ns UP:inst4\|ALU:ALU\|Add1~43 14 COMB LCCOMB_X23_Y16_N20 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 6.978 ns; Loc. = LCCOMB_X23_Y16_N20; Fanout = 2; COMB Node = 'UP:inst4\|ALU:ALU\|Add1~43'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { UP:inst4|ALU:ALU|Add1~39 UP:inst4|ALU:ALU|Add1~43 } "NODE_NAME" } } { "c:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 7.103 ns UP:inst4\|ALU:ALU\|Add1~46 15 COMB LCCOMB_X23_Y16_N22 1 " "Info: 15: + IC(0.000 ns) + CELL(0.125 ns) = 7.103 ns; Loc. = LCCOMB_X23_Y16_N22; Fanout = 1; COMB Node = 'UP:inst4\|ALU:ALU\|Add1~46'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { UP:inst4|ALU:ALU|Add1~43 UP:inst4|ALU:ALU|Add1~46 } "NODE_NAME" } } { "c:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.330 ns) + CELL(0.053 ns) 7.486 ns UP:inst4\|ALU:ALU\|C\[11\] 16 COMB LCCOMB_X23_Y16_N30 8 " "Info: 16: + IC(0.330 ns) + CELL(0.053 ns) = 7.486 ns; Loc. = LCCOMB_X23_Y16_N30; Fanout = 8; COMB Node = 'UP:inst4\|ALU:ALU\|C\[11\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.383 ns" { UP:inst4|ALU:ALU|Add1~46 UP:inst4|ALU:ALU|C[11] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/ALU.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(0.309 ns) 9.202 ns UP:inst4\|reg:IR\|state\[11\] 17 REG LCFF_X22_Y17_N1 6 " "Info: 17: + IC(1.407 ns) + CELL(0.309 ns) = 9.202 ns; Loc. = LCFF_X22_Y17_N1; Fanout = 6; REG Node = 'UP:inst4\|reg:IR\|state\[11\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { UP:inst4|ALU:ALU|C[11] UP:inst4|reg:IR|state[11] } "NODE_NAME" } } { "reg.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/reg.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.952 ns ( 42.95 % ) " "Info: Total cell delay = 3.952 ns ( 42.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.250 ns ( 57.05 % ) " "Info: Total interconnect delay = 5.250 ns ( 57.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "9.202 ns" { UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|q_a[21] UC:uc|_T[1] UC:uc|ctrlSeq:inst2|_W2 _MDRout UP:inst4|Bus1[6]~3 UP:inst4|Bus1[6]~4 UP:inst4|Bus1[6]~5 UP:inst4|ALU:ALU|Add0~26 UP:inst4|ALU:ALU|Add1~27 UP:inst4|ALU:ALU|Add1~31 UP:inst4|ALU:ALU|Add1~35 UP:inst4|ALU:ALU|Add1~39 UP:inst4|ALU:ALU|Add1~43 UP:inst4|ALU:ALU|Add1~46 UP:inst4|ALU:ALU|C[11] UP:inst4|reg:IR|state[11] } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "9.202 ns" { UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 {} UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|q_a[21] {} UC:uc|_T[1] {} UC:uc|ctrlSeq:inst2|_W2 {} _MDRout {} UP:inst4|Bus1[6]~3 {} UP:inst4|Bus1[6]~4 {} UP:inst4|Bus1[6]~5 {} UP:inst4|ALU:ALU|Add0~26 {} UP:inst4|ALU:ALU|Add1~27 {} UP:inst4|ALU:ALU|Add1~31 {} UP:inst4|ALU:ALU|Add1~35 {} UP:inst4|ALU:ALU|Add1~39 {} UP:inst4|ALU:ALU|Add1~43 {} UP:inst4|ALU:ALU|Add1~46 {} UP:inst4|ALU:ALU|C[11] {} UP:inst4|reg:IR|state[11] {} } { 0.000ns 0.000ns 0.300ns 0.252ns 0.275ns 0.796ns 0.809ns 0.198ns 0.552ns 0.331ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.330ns 1.407ns } { 0.000ns 1.850ns 0.053ns 0.228ns 0.053ns 0.225ns 0.053ns 0.053ns 0.371ns 0.350ns 0.124ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.144 ns - Smallest " "Info: - Smallest clock skew is 0.144 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ck destination 2.471 ns + Shortest register " "Info: + Shortest clock path from clock \"ck\" to destination register is 2.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns ck 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'ck'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ck } "NODE_NAME" } } { "littleProc.bdf" "" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/littleProc.bdf" { { 960 784 952 976 "ck" "" } { 352 1104 1128 368 "ck" "" } { 456 1120 1176 472 "ck" "" } { 640 1120 1176 656 "ck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns ck~clkctrl 2 COMB CLKCTRL_G3 144 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 144; COMB Node = 'ck~clkctrl'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { ck ck~clkctrl } "NODE_NAME" } } { "littleProc.bdf" "" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/littleProc.bdf" { { 960 784 952 976 "ck" "" } { 352 1104 1128 368 "ck" "" } { 456 1120 1176 472 "ck" "" } { 640 1120 1176 656 "ck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.618 ns) 2.471 ns UP:inst4\|reg:IR\|state\[11\] 3 REG LCFF_X22_Y17_N1 6 " "Info: 3: + IC(0.656 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X22_Y17_N1; Fanout = 6; REG Node = 'UP:inst4\|reg:IR\|state\[11\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { ck~clkctrl UP:inst4|reg:IR|state[11] } "NODE_NAME" } } { "reg.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/reg.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.57 % ) " "Info: Total cell delay = 1.472 ns ( 59.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.999 ns ( 40.43 % ) " "Info: Total interconnect delay = 0.999 ns ( 40.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { ck ck~clkctrl UP:inst4|reg:IR|state[11] } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { ck {} ck~combout {} ck~clkctrl {} UP:inst4|reg:IR|state[11] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ck source 2.327 ns - Longest memory " "Info: - Longest clock path from clock \"ck\" to source memory is 2.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns ck 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'ck'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ck } "NODE_NAME" } } { "littleProc.bdf" "" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/littleProc.bdf" { { 960 784 952 976 "ck" "" } { 352 1104 1128 368 "ck" "" } { 456 1120 1176 472 "ck" "" } { 640 1120 1176 656 "ck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns ck~clkctrl 2 COMB CLKCTRL_G3 144 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 144; COMB Node = 'ck~clkctrl'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { ck ck~clkctrl } "NODE_NAME" } } { "littleProc.bdf" "" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/littleProc.bdf" { { 960 784 952 976 "ck" "" } { 352 1104 1128 368 "ck" "" } { 456 1120 1176 472 "ck" "" } { 640 1120 1176 656 "ck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.481 ns) 2.327 ns UC:uc\|rom:inst19\|altsyncram:altsyncram_component\|altsyncram_1s71:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X20_Y17 18 " "Info: 3: + IC(0.649 ns) + CELL(0.481 ns) = 2.327 ns; Loc. = M4K_X20_Y17; Fanout = 18; MEM Node = 'UC:uc\|rom:inst19\|altsyncram:altsyncram_component\|altsyncram_1s71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { ck~clkctrl UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_1s71.tdf" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/db/altsyncram_1s71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 57.37 % ) " "Info: Total cell delay = 1.335 ns ( 57.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.992 ns ( 42.63 % ) " "Info: Total interconnect delay = 0.992 ns ( 42.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { ck ck~clkctrl UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.327 ns" { ck {} ck~combout {} ck~clkctrl {} UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { ck ck~clkctrl UP:inst4|reg:IR|state[11] } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { ck {} ck~combout {} ck~clkctrl {} UP:inst4|reg:IR|state[11] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { ck ck~clkctrl UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.327 ns" { ck {} ck~combout {} ck~clkctrl {} UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_1s71.tdf" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/db/altsyncram_1s71.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "reg.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/reg.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_1s71.tdf" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/db/altsyncram_1s71.tdf" 34 2 0 } } { "reg.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/reg.vhd" 17 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "9.202 ns" { UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|q_a[21] UC:uc|_T[1] UC:uc|ctrlSeq:inst2|_W2 _MDRout UP:inst4|Bus1[6]~3 UP:inst4|Bus1[6]~4 UP:inst4|Bus1[6]~5 UP:inst4|ALU:ALU|Add0~26 UP:inst4|ALU:ALU|Add1~27 UP:inst4|ALU:ALU|Add1~31 UP:inst4|ALU:ALU|Add1~35 UP:inst4|ALU:ALU|Add1~39 UP:inst4|ALU:ALU|Add1~43 UP:inst4|ALU:ALU|Add1~46 UP:inst4|ALU:ALU|C[11] UP:inst4|reg:IR|state[11] } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "9.202 ns" { UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 {} UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|q_a[21] {} UC:uc|_T[1] {} UC:uc|ctrlSeq:inst2|_W2 {} _MDRout {} UP:inst4|Bus1[6]~3 {} UP:inst4|Bus1[6]~4 {} UP:inst4|Bus1[6]~5 {} UP:inst4|ALU:ALU|Add0~26 {} UP:inst4|ALU:ALU|Add1~27 {} UP:inst4|ALU:ALU|Add1~31 {} UP:inst4|ALU:ALU|Add1~35 {} UP:inst4|ALU:ALU|Add1~39 {} UP:inst4|ALU:ALU|Add1~43 {} UP:inst4|ALU:ALU|Add1~46 {} UP:inst4|ALU:ALU|C[11] {} UP:inst4|reg:IR|state[11] {} } { 0.000ns 0.000ns 0.300ns 0.252ns 0.275ns 0.796ns 0.809ns 0.198ns 0.552ns 0.331ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.330ns 1.407ns } { 0.000ns 1.850ns 0.053ns 0.228ns 0.053ns 0.225ns 0.053ns 0.053ns 0.371ns 0.350ns 0.124ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.309ns } "" } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { ck ck~clkctrl UP:inst4|reg:IR|state[11] } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { ck {} ck~combout {} ck~clkctrl {} UP:inst4|reg:IR|state[11] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { ck ck~clkctrl UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.327 ns" { ck {} ck~combout {} ck~clkctrl {} UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "UC:uc\|sequencer:inst\|microPC:inst1\|mPC\[5\] start ck 4.759 ns register " "Info: tsu for register \"UC:uc\|sequencer:inst\|microPC:inst1\|mPC\[5\]\" (data pin = \"start\", clock pin = \"ck\") is 4.759 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.149 ns + Longest pin register " "Info: + Longest pin to register delay is 7.149 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns start 1 PIN PIN_C12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C12; Fanout = 1; PIN Node = 'start'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "littleProc.bdf" "" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/littleProc.bdf" { { 928 784 952 944 "start" "" } { 472 1120 1176 488 "start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.288 ns) + CELL(0.357 ns) 5.454 ns UC:uc\|lpm_mux1:inst3\|lpm_mux:lpm_mux_component\|mux_54e:auto_generated\|l2_w0_n0_mux_dataout~2 2 COMB LCCOMB_X23_Y17_N20 1 " "Info: 2: + IC(4.288 ns) + CELL(0.357 ns) = 5.454 ns; Loc. = LCCOMB_X23_Y17_N20; Fanout = 1; COMB Node = 'UC:uc\|lpm_mux1:inst3\|lpm_mux:lpm_mux_component\|mux_54e:auto_generated\|l2_w0_n0_mux_dataout~2'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.645 ns" { start UC:uc|lpm_mux1:inst3|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_54e.tdf" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/db/mux_54e.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.228 ns) 5.937 ns UC:uc\|ctrlSeq:inst2\|_W1 3 COMB LCCOMB_X23_Y17_N8 8 " "Info: 3: + IC(0.255 ns) + CELL(0.228 ns) = 5.937 ns; Loc. = LCCOMB_X23_Y17_N8; Fanout = 8; COMB Node = 'UC:uc\|ctrlSeq:inst2\|_W1'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.483 ns" { UC:uc|lpm_mux1:inst3|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2 UC:uc|ctrlSeq:inst2|_W1 } "NODE_NAME" } } { "ctrlSeq.bdf" "" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/ctrlSeq.bdf" { { 336 736 784 368 "_W1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.228 ns) 6.994 ns UC:uc\|sequencer:inst\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_c4e:auto_generated\|l2_w5_n0_mux_dataout~2 4 COMB LCCOMB_X26_Y16_N20 1 " "Info: 4: + IC(0.829 ns) + CELL(0.228 ns) = 6.994 ns; Loc. = LCCOMB_X26_Y16_N20; Fanout = 1; COMB Node = 'UC:uc\|sequencer:inst\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_c4e:auto_generated\|l2_w5_n0_mux_dataout~2'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.057 ns" { UC:uc|ctrlSeq:inst2|_W1 UC:uc|sequencer:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_c4e.tdf" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/db/mux_c4e.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 7.149 ns UC:uc\|sequencer:inst\|microPC:inst1\|mPC\[5\] 5 REG LCFF_X26_Y16_N21 4 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 7.149 ns; Loc. = LCFF_X26_Y16_N21; Fanout = 4; REG Node = 'UC:uc\|sequencer:inst\|microPC:inst1\|mPC\[5\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { UC:uc|sequencer:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout~2 UC:uc|sequencer:inst|microPC:inst1|mPC[5] } "NODE_NAME" } } { "microPC.bdf" "" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/microPC.bdf" { { 392 560 624 472 "mPC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.777 ns ( 24.86 % ) " "Info: Total cell delay = 1.777 ns ( 24.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.372 ns ( 75.14 % ) " "Info: Total interconnect delay = 5.372 ns ( 75.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.149 ns" { start UC:uc|lpm_mux1:inst3|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2 UC:uc|ctrlSeq:inst2|_W1 UC:uc|sequencer:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout~2 UC:uc|sequencer:inst|microPC:inst1|mPC[5] } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "7.149 ns" { start {} start~combout {} UC:uc|lpm_mux1:inst3|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2 {} UC:uc|ctrlSeq:inst2|_W1 {} UC:uc|sequencer:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout~2 {} UC:uc|sequencer:inst|microPC:inst1|mPC[5] {} } { 0.000ns 0.000ns 4.288ns 0.255ns 0.829ns 0.000ns } { 0.000ns 0.809ns 0.357ns 0.228ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "microPC.bdf" "" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/microPC.bdf" { { 392 560 624 472 "mPC" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ck destination 2.480 ns - Shortest register " "Info: - Shortest clock path from clock \"ck\" to destination register is 2.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns ck 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'ck'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ck } "NODE_NAME" } } { "littleProc.bdf" "" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/littleProc.bdf" { { 960 784 952 976 "ck" "" } { 352 1104 1128 368 "ck" "" } { 456 1120 1176 472 "ck" "" } { 640 1120 1176 656 "ck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns ck~clkctrl 2 COMB CLKCTRL_G3 144 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 144; COMB Node = 'ck~clkctrl'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { ck ck~clkctrl } "NODE_NAME" } } { "littleProc.bdf" "" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/littleProc.bdf" { { 960 784 952 976 "ck" "" } { 352 1104 1128 368 "ck" "" } { 456 1120 1176 472 "ck" "" } { 640 1120 1176 656 "ck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 2.480 ns UC:uc\|sequencer:inst\|microPC:inst1\|mPC\[5\] 3 REG LCFF_X26_Y16_N21 4 " "Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X26_Y16_N21; Fanout = 4; REG Node = 'UC:uc\|sequencer:inst\|microPC:inst1\|mPC\[5\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { ck~clkctrl UC:uc|sequencer:inst|microPC:inst1|mPC[5] } "NODE_NAME" } } { "microPC.bdf" "" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/microPC.bdf" { { 392 560 624 472 "mPC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.35 % ) " "Info: Total cell delay = 1.472 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 40.65 % ) " "Info: Total interconnect delay = 1.008 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { ck ck~clkctrl UC:uc|sequencer:inst|microPC:inst1|mPC[5] } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { ck {} ck~combout {} ck~clkctrl {} UC:uc|sequencer:inst|microPC:inst1|mPC[5] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.149 ns" { start UC:uc|lpm_mux1:inst3|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2 UC:uc|ctrlSeq:inst2|_W1 UC:uc|sequencer:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout~2 UC:uc|sequencer:inst|microPC:inst1|mPC[5] } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "7.149 ns" { start {} start~combout {} UC:uc|lpm_mux1:inst3|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2 {} UC:uc|ctrlSeq:inst2|_W1 {} UC:uc|sequencer:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout~2 {} UC:uc|sequencer:inst|microPC:inst1|mPC[5] {} } { 0.000ns 0.000ns 4.288ns 0.255ns 0.829ns 0.000ns } { 0.000ns 0.809ns 0.357ns 0.228ns 0.228ns 0.155ns } "" } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { ck ck~clkctrl UC:uc|sequencer:inst|microPC:inst1|mPC[5] } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { ck {} ck~combout {} ck~clkctrl {} UC:uc|sequencer:inst|microPC:inst1|mPC[5] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "ck end UC:uc\|rom:inst19\|altsyncram:altsyncram_component\|altsyncram_1s71:auto_generated\|ram_block1a0~porta_address_reg0 9.407 ns memory " "Info: tco from clock \"ck\" to destination pin \"end\" through memory \"UC:uc\|rom:inst19\|altsyncram:altsyncram_component\|altsyncram_1s71:auto_generated\|ram_block1a0~porta_address_reg0\" is 9.407 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ck source 2.327 ns + Longest memory " "Info: + Longest clock path from clock \"ck\" to source memory is 2.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns ck 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'ck'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ck } "NODE_NAME" } } { "littleProc.bdf" "" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/littleProc.bdf" { { 960 784 952 976 "ck" "" } { 352 1104 1128 368 "ck" "" } { 456 1120 1176 472 "ck" "" } { 640 1120 1176 656 "ck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns ck~clkctrl 2 COMB CLKCTRL_G3 144 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 144; COMB Node = 'ck~clkctrl'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { ck ck~clkctrl } "NODE_NAME" } } { "littleProc.bdf" "" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/littleProc.bdf" { { 960 784 952 976 "ck" "" } { 352 1104 1128 368 "ck" "" } { 456 1120 1176 472 "ck" "" } { 640 1120 1176 656 "ck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.481 ns) 2.327 ns UC:uc\|rom:inst19\|altsyncram:altsyncram_component\|altsyncram_1s71:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X20_Y17 18 " "Info: 3: + IC(0.649 ns) + CELL(0.481 ns) = 2.327 ns; Loc. = M4K_X20_Y17; Fanout = 18; MEM Node = 'UC:uc\|rom:inst19\|altsyncram:altsyncram_component\|altsyncram_1s71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { ck~clkctrl UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_1s71.tdf" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/db/altsyncram_1s71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 57.37 % ) " "Info: Total cell delay = 1.335 ns ( 57.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.992 ns ( 42.63 % ) " "Info: Total interconnect delay = 0.992 ns ( 42.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { ck ck~clkctrl UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.327 ns" { ck {} ck~combout {} ck~clkctrl {} UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_1s71.tdf" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/db/altsyncram_1s71.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.944 ns + Longest memory pin " "Info: + Longest memory to pin delay is 6.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UC:uc\|rom:inst19\|altsyncram:altsyncram_component\|altsyncram_1s71:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X20_Y17 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y17; Fanout = 18; MEM Node = 'UC:uc\|rom:inst19\|altsyncram:altsyncram_component\|altsyncram_1s71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_1s71.tdf" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/db/altsyncram_1s71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns UC:uc\|rom:inst19\|altsyncram:altsyncram_component\|altsyncram_1s71:auto_generated\|q_a\[21\] 2 MEM M4K_X20_Y17 1 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X20_Y17; Fanout = 1; MEM Node = 'UC:uc\|rom:inst19\|altsyncram:altsyncram_component\|altsyncram_1s71:auto_generated\|q_a\[21\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|q_a[21] } "NODE_NAME" } } { "db/altsyncram_1s71.tdf" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/db/altsyncram_1s71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.053 ns) 2.203 ns UC:uc\|_T\[1\] 3 COMB LCCOMB_X21_Y17_N20 3 " "Info: 3: + IC(0.300 ns) + CELL(0.053 ns) = 2.203 ns; Loc. = LCCOMB_X21_Y17_N20; Fanout = 3; COMB Node = 'UC:uc\|_T\[1\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.353 ns" { UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|q_a[21] UC:uc|_T[1] } "NODE_NAME" } } { "UC.bdf" "" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/UC.bdf" { { 288 400 432 336 "_T" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.228 ns) 2.683 ns UC:uc\|ctrlSeq:inst2\|_W2 4 COMB LCCOMB_X21_Y17_N16 20 " "Info: 4: + IC(0.252 ns) + CELL(0.228 ns) = 2.683 ns; Loc. = LCCOMB_X21_Y17_N16; Fanout = 20; COMB Node = 'UC:uc\|ctrlSeq:inst2\|_W2'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { UC:uc|_T[1] UC:uc|ctrlSeq:inst2|_W2 } "NODE_NAME" } } { "ctrlSeq.bdf" "" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/ctrlSeq.bdf" { { 192 696 728 240 "_W2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.346 ns) 3.788 ns _end 5 COMB LCCOMB_X26_Y17_N2 1 " "Info: 5: + IC(0.759 ns) + CELL(0.346 ns) = 3.788 ns; Loc. = LCCOMB_X26_Y17_N2; Fanout = 1; COMB Node = '_end'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { UC:uc|ctrlSeq:inst2|_W2 _end } "NODE_NAME" } } { "littleProc.bdf" "" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/littleProc.bdf" { { 872 936 984 904 "_end" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(2.046 ns) 6.944 ns end 6 PIN PIN_B10 0 " "Info: 6: + IC(1.110 ns) + CELL(2.046 ns) = 6.944 ns; Loc. = PIN_B10; Fanout = 0; PIN Node = 'end'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "3.156 ns" { _end end } "NODE_NAME" } } { "littleProc.bdf" "" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/littleProc.bdf" { { 960 1480 1656 976 "end" "" } { 872 984 1024 888 "end" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.523 ns ( 65.14 % ) " "Info: Total cell delay = 4.523 ns ( 65.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.421 ns ( 34.86 % ) " "Info: Total interconnect delay = 2.421 ns ( 34.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.944 ns" { UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|q_a[21] UC:uc|_T[1] UC:uc|ctrlSeq:inst2|_W2 _end end } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "6.944 ns" { UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 {} UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|q_a[21] {} UC:uc|_T[1] {} UC:uc|ctrlSeq:inst2|_W2 {} _end {} end {} } { 0.000ns 0.000ns 0.300ns 0.252ns 0.759ns 1.110ns } { 0.000ns 1.850ns 0.053ns 0.228ns 0.346ns 2.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { ck ck~clkctrl UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.327 ns" { ck {} ck~combout {} ck~clkctrl {} UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.944 ns" { UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|q_a[21] UC:uc|_T[1] UC:uc|ctrlSeq:inst2|_W2 _end end } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "6.944 ns" { UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 {} UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|q_a[21] {} UC:uc|_T[1] {} UC:uc|ctrlSeq:inst2|_W2 {} _end {} end {} } { 0.000ns 0.000ns 0.300ns 0.252ns 0.759ns 1.110ns } { 0.000ns 1.850ns 0.053ns 0.228ns 0.346ns 2.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "UC:uc\|sequencer:inst\|microPC:inst1\|mPC\[0\] start ck -4.015 ns register " "Info: th for register \"UC:uc\|sequencer:inst\|microPC:inst1\|mPC\[0\]\" (data pin = \"start\", clock pin = \"ck\") is -4.015 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ck destination 2.477 ns + Longest register " "Info: + Longest clock path from clock \"ck\" to destination register is 2.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns ck 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'ck'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ck } "NODE_NAME" } } { "littleProc.bdf" "" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/littleProc.bdf" { { 960 784 952 976 "ck" "" } { 352 1104 1128 368 "ck" "" } { 456 1120 1176 472 "ck" "" } { 640 1120 1176 656 "ck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns ck~clkctrl 2 COMB CLKCTRL_G3 144 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 144; COMB Node = 'ck~clkctrl'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { ck ck~clkctrl } "NODE_NAME" } } { "littleProc.bdf" "" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/littleProc.bdf" { { 960 784 952 976 "ck" "" } { 352 1104 1128 368 "ck" "" } { 456 1120 1176 472 "ck" "" } { 640 1120 1176 656 "ck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.618 ns) 2.477 ns UC:uc\|sequencer:inst\|microPC:inst1\|mPC\[0\] 3 REG LCFF_X26_Y17_N7 4 " "Info: 3: + IC(0.662 ns) + CELL(0.618 ns) = 2.477 ns; Loc. = LCFF_X26_Y17_N7; Fanout = 4; REG Node = 'UC:uc\|sequencer:inst\|microPC:inst1\|mPC\[0\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { ck~clkctrl UC:uc|sequencer:inst|microPC:inst1|mPC[0] } "NODE_NAME" } } { "microPC.bdf" "" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/microPC.bdf" { { 392 560 624 472 "mPC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.43 % ) " "Info: Total cell delay = 1.472 ns ( 59.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.005 ns ( 40.57 % ) " "Info: Total interconnect delay = 1.005 ns ( 40.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { ck ck~clkctrl UC:uc|sequencer:inst|microPC:inst1|mPC[0] } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { ck {} ck~combout {} ck~clkctrl {} UC:uc|sequencer:inst|microPC:inst1|mPC[0] {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "microPC.bdf" "" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/microPC.bdf" { { 392 560 624 472 "mPC" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.641 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns start 1 PIN PIN_C12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C12; Fanout = 1; PIN Node = 'start'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "littleProc.bdf" "" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/littleProc.bdf" { { 928 784 952 944 "start" "" } { 472 1120 1176 488 "start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.288 ns) + CELL(0.357 ns) 5.454 ns UC:uc\|lpm_mux1:inst3\|lpm_mux:lpm_mux_component\|mux_54e:auto_generated\|l2_w0_n0_mux_dataout~2 2 COMB LCCOMB_X23_Y17_N20 1 " "Info: 2: + IC(4.288 ns) + CELL(0.357 ns) = 5.454 ns; Loc. = LCCOMB_X23_Y17_N20; Fanout = 1; COMB Node = 'UC:uc\|lpm_mux1:inst3\|lpm_mux:lpm_mux_component\|mux_54e:auto_generated\|l2_w0_n0_mux_dataout~2'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.645 ns" { start UC:uc|lpm_mux1:inst3|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_54e.tdf" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/db/mux_54e.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.228 ns) 5.937 ns UC:uc\|ctrlSeq:inst2\|_W1 3 COMB LCCOMB_X23_Y17_N8 8 " "Info: 3: + IC(0.255 ns) + CELL(0.228 ns) = 5.937 ns; Loc. = LCCOMB_X23_Y17_N8; Fanout = 8; COMB Node = 'UC:uc\|ctrlSeq:inst2\|_W1'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.483 ns" { UC:uc|lpm_mux1:inst3|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2 UC:uc|ctrlSeq:inst2|_W1 } "NODE_NAME" } } { "ctrlSeq.bdf" "" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/ctrlSeq.bdf" { { 336 736 784 368 "_W1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.053 ns) 6.486 ns UC:uc\|sequencer:inst\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_c4e:auto_generated\|l2_w0_n0_mux_dataout~2 4 COMB LCCOMB_X26_Y17_N6 1 " "Info: 4: + IC(0.496 ns) + CELL(0.053 ns) = 6.486 ns; Loc. = LCCOMB_X26_Y17_N6; Fanout = 1; COMB Node = 'UC:uc\|sequencer:inst\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_c4e:auto_generated\|l2_w0_n0_mux_dataout~2'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { UC:uc|ctrlSeq:inst2|_W1 UC:uc|sequencer:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_c4e.tdf" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/db/mux_c4e.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.641 ns UC:uc\|sequencer:inst\|microPC:inst1\|mPC\[0\] 5 REG LCFF_X26_Y17_N7 4 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 6.641 ns; Loc. = LCFF_X26_Y17_N7; Fanout = 4; REG Node = 'UC:uc\|sequencer:inst\|microPC:inst1\|mPC\[0\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { UC:uc|sequencer:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~2 UC:uc|sequencer:inst|microPC:inst1|mPC[0] } "NODE_NAME" } } { "microPC.bdf" "" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/microPC.bdf" { { 392 560 624 472 "mPC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.602 ns ( 24.12 % ) " "Info: Total cell delay = 1.602 ns ( 24.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.039 ns ( 75.88 % ) " "Info: Total interconnect delay = 5.039 ns ( 75.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.641 ns" { start UC:uc|lpm_mux1:inst3|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2 UC:uc|ctrlSeq:inst2|_W1 UC:uc|sequencer:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~2 UC:uc|sequencer:inst|microPC:inst1|mPC[0] } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "6.641 ns" { start {} start~combout {} UC:uc|lpm_mux1:inst3|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2 {} UC:uc|ctrlSeq:inst2|_W1 {} UC:uc|sequencer:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~2 {} UC:uc|sequencer:inst|microPC:inst1|mPC[0] {} } { 0.000ns 0.000ns 4.288ns 0.255ns 0.496ns 0.000ns } { 0.000ns 0.809ns 0.357ns 0.228ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { ck ck~clkctrl UC:uc|sequencer:inst|microPC:inst1|mPC[0] } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { ck {} ck~combout {} ck~clkctrl {} UC:uc|sequencer:inst|microPC:inst1|mPC[0] {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.641 ns" { start UC:uc|lpm_mux1:inst3|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2 UC:uc|ctrlSeq:inst2|_W1 UC:uc|sequencer:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~2 UC:uc|sequencer:inst|microPC:inst1|mPC[0] } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "6.641 ns" { start {} start~combout {} UC:uc|lpm_mux1:inst3|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2 {} UC:uc|ctrlSeq:inst2|_W1 {} UC:uc|sequencer:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~2 {} UC:uc|sequencer:inst|microPC:inst1|mPC[0] {} } { 0.000ns 0.000ns 4.288ns 0.255ns 0.496ns 0.000ns } { 0.000ns 0.809ns 0.357ns 0.228ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 17 18:05:02 2020 " "Info: Processing ended: Thu Dec 17 18:05:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
