// Seed: 707063584
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    output tri0 id_0,
    input  wor  id_1
);
  assign id_0 = (1);
  not primCall (id_0, id_1);
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri0 id_0,
    output tri1 id_1,
    input tri1 id_2,
    input wor id_3,
    input tri0 id_4,
    output wire id_5,
    output wand id_6,
    output tri0 id_7,
    output supply1 id_8
    , id_22,
    output tri0 id_9,
    output wand id_10,
    input wor id_11,
    output tri0 id_12,
    output wire id_13,
    input supply0 id_14,
    output tri id_15,
    input tri1 id_16,
    input uwire id_17,
    output supply0 id_18,
    output supply1 id_19,
    input tri1 id_20
    , id_23
);
  assign id_6 = 1;
  module_0 modCall_1 ();
endmodule
