// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "11/17/2024 21:21:20"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module CPU5STAGE (
	PC,
	input_clk,
	rst,
	cycles_consumed);
output 	[31:0] PC;
input 	input_clk;
input 	rst;
output 	[31:0] cycles_consumed;

// Design Ports Information
// PC[0]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[1]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[2]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[3]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[4]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[5]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[6]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[7]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[8]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[9]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[10]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[11]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[12]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[13]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[14]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[15]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[16]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[17]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[18]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[19]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[20]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[21]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[22]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[23]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[24]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[25]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[26]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[27]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[28]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[29]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[30]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[31]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[0]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[1]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[2]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[3]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[4]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[5]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[6]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[7]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[8]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[9]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[10]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[11]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[12]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[13]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[14]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[15]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[16]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[17]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[18]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[19]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[20]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[21]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[22]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[23]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[24]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[25]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[26]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[27]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[28]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[29]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[30]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[31]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_clk	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \PC[0]~output_o ;
wire \PC[1]~output_o ;
wire \PC[2]~output_o ;
wire \PC[3]~output_o ;
wire \PC[4]~output_o ;
wire \PC[5]~output_o ;
wire \PC[6]~output_o ;
wire \PC[7]~output_o ;
wire \PC[8]~output_o ;
wire \PC[9]~output_o ;
wire \PC[10]~output_o ;
wire \PC[11]~output_o ;
wire \PC[12]~output_o ;
wire \PC[13]~output_o ;
wire \PC[14]~output_o ;
wire \PC[15]~output_o ;
wire \PC[16]~output_o ;
wire \PC[17]~output_o ;
wire \PC[18]~output_o ;
wire \PC[19]~output_o ;
wire \PC[20]~output_o ;
wire \PC[21]~output_o ;
wire \PC[22]~output_o ;
wire \PC[23]~output_o ;
wire \PC[24]~output_o ;
wire \PC[25]~output_o ;
wire \PC[26]~output_o ;
wire \PC[27]~output_o ;
wire \PC[28]~output_o ;
wire \PC[29]~output_o ;
wire \PC[30]~output_o ;
wire \PC[31]~output_o ;
wire \cycles_consumed[0]~output_o ;
wire \cycles_consumed[1]~output_o ;
wire \cycles_consumed[2]~output_o ;
wire \cycles_consumed[3]~output_o ;
wire \cycles_consumed[4]~output_o ;
wire \cycles_consumed[5]~output_o ;
wire \cycles_consumed[6]~output_o ;
wire \cycles_consumed[7]~output_o ;
wire \cycles_consumed[8]~output_o ;
wire \cycles_consumed[9]~output_o ;
wire \cycles_consumed[10]~output_o ;
wire \cycles_consumed[11]~output_o ;
wire \cycles_consumed[12]~output_o ;
wire \cycles_consumed[13]~output_o ;
wire \cycles_consumed[14]~output_o ;
wire \cycles_consumed[15]~output_o ;
wire \cycles_consumed[16]~output_o ;
wire \cycles_consumed[17]~output_o ;
wire \cycles_consumed[18]~output_o ;
wire \cycles_consumed[19]~output_o ;
wire \cycles_consumed[20]~output_o ;
wire \cycles_consumed[21]~output_o ;
wire \cycles_consumed[22]~output_o ;
wire \cycles_consumed[23]~output_o ;
wire \cycles_consumed[24]~output_o ;
wire \cycles_consumed[25]~output_o ;
wire \cycles_consumed[26]~output_o ;
wire \cycles_consumed[27]~output_o ;
wire \cycles_consumed[28]~output_o ;
wire \cycles_consumed[29]~output_o ;
wire \cycles_consumed[30]~output_o ;
wire \cycles_consumed[31]~output_o ;
wire \rst~input_o ;
wire \if_id_buffer|ID_PC~4_combout ;
wire \rst~inputclkctrl_outclk ;
wire \if_stage|new_PC|Add0~0_combout ;
wire \EDU|excep_flag~6_combout ;
wire \if_stage|new_PC|Add0~3 ;
wire \if_stage|new_PC|Add0~4_combout ;
wire \if_id_buffer|ID_PC~3_combout ;
wire \if_id_buffer|ID_PC~2_combout ;
wire \if_id_buffer|ID_PC~1_combout ;
wire \if_id_buffer|ID_PC~0_combout ;
wire \id_ex_buffer|EX_PFC[0]~33 ;
wire \id_ex_buffer|EX_PFC[1]~35 ;
wire \id_ex_buffer|EX_PFC[2]~37 ;
wire \id_ex_buffer|EX_PFC[3]~38_combout ;
wire \id_stage|flush~combout ;
wire \id_ex_buffer|EX_opcode~6_combout ;
wire \id_ex_buffer|EX_opcode~0_combout ;
wire \id_ex_buffer|EX_opcode~5_combout ;
wire \ex_stage|Equal1~1_combout ;
wire \id_ex_buffer|EX_opcode~4_combout ;
wire \if_stage|inst_mem|InstMem~16_combout ;
wire \if_stage|inst_mem|InstMem~17_combout ;
wire \if_stage|inst_mem|InstMem~14_combout ;
wire \if_stage|inst_mem|InstMem~13_combout ;
wire \if_stage|inst_mem|InstMem~15_combout ;
wire \if_stage|inst_mem|InstMem~18_combout ;
wire \if_stage|inst_mem|InstMem~39_combout ;
wire \if_stage|inst_mem|InstMem~38_combout ;
wire \if_stage|inst_mem|InstMem~40_combout ;
wire \if_stage|inst_mem|InstMem~41_combout ;
wire \if_stage|inst_mem|InstMem~25_combout ;
wire \if_stage|inst_mem|InstMem~26_combout ;
wire \if_id_buffer|ID_opcode~1_combout ;
wire \if_stage|inst_mem|InstMem~19_combout ;
wire \if_stage|inst_mem|InstMem~28_combout ;
wire \if_stage|inst_mem|InstMem~22_combout ;
wire \if_stage|inst_mem|InstMem~27_combout ;
wire \if_stage|inst_mem|InstMem~29_combout ;
wire \if_stage|inst_mem|InstMem~30_combout ;
wire \if_stage|inst_mem|InstMem~31_combout ;
wire \if_stage|inst_mem|InstMem~32_combout ;
wire \if_stage|inst_mem|InstMem~33_combout ;
wire \if_id_buffer|Equal3~0_combout ;
wire \if_id_buffer|ID_opcode~2_combout ;
wire \id_ex_buffer|EX_opcode~2_combout ;
wire \if_stage|inst_mem|InstMem~42_combout ;
wire \if_stage|inst_mem|InstMem~44_combout ;
wire \if_stage|inst_mem|InstMem~43_combout ;
wire \if_stage|inst_mem|InstMem~45_combout ;
wire \if_stage|inst_mem|InstMem~46_combout ;
wire \if_id_buffer|ID_opcode~3_combout ;
wire \id_ex_buffer|EX_opcode~1_combout ;
wire \if_stage|inst_mem|InstMem~61_combout ;
wire \if_stage|inst_mem|InstMem~60_combout ;
wire \if_stage|inst_mem|InstMem~59_combout ;
wire \if_stage|inst_mem|InstMem~62_combout ;
wire \if_id_buffer|ID_opcode~7_combout ;
wire \id_ex_buffer|EX_opcode~3_combout ;
wire \ex_stage|Equal1~0_combout ;
wire \ex_stage|Equal1~2_combout ;
wire \ex_stage|alu_oper|WideOr8~3_combout ;
wire \FA|Equal0~3_combout ;
wire \ex_stage|alu_oper|WideOr8~2_combout ;
wire \ex_stage|alu_oper|WideOr6~0_combout ;
wire \ex_stage|alu_oper|WideOr6~1_combout ;
wire \ex_stage|alu_oper|WideOr6~2_combout ;
wire \ex_stage|alu_oper|WideOr0~0_combout ;
wire \ex_stage|alu_oper|WideOr0~1_combout ;
wire \ex_stage|alu_oper|WideOr0~2_combout ;
wire \ex_stage|alu_oper|WideOr0~3_combout ;
wire \ex_stage|alu_oper|WideOr0~4_combout ;
wire \ex_stage|alu_oper|WideOr0~5_combout ;
wire \ex_stage|alu_oper|WideOr0~6_combout ;
wire \ex_stage|alu_oper|WideOr8~4_combout ;
wire \ex_stage|alu_oper|WideOr8~0_combout ;
wire \ex_stage|alu_oper|WideOr8~1_combout ;
wire \ex_stage|alu_oper|WideOr8~5_combout ;
wire \ex_stage|alu_oper|WideOr4~0_combout ;
wire \ex_stage|alu_oper|WideOr4~1_combout ;
wire \ex_stage|alu_oper|WideOr4~2_combout ;
wire \ex_stage|alu|Mux4~4_combout ;
wire \EDU|excep_flag~0_combout ;
wire \EDU|Equal15~0_combout ;
wire \EDU|Equal15~1_combout ;
wire \id_ex_buffer|EX_memwrite~0_combout ;
wire \id_ex_buffer|EX_memwrite~q ;
wire \ex_mem_buffer|MEM_memwrite~0_combout ;
wire \ex_mem_buffer|MEM_memwrite~q ;
wire \if_stage|inst_mem|InstMem~63_combout ;
wire \if_stage|inst_mem|InstMem~64_combout ;
wire \if_stage|inst_mem|InstMem~57_combout ;
wire \if_stage|inst_mem|InstMem~65_combout ;
wire \if_id_buffer|ID_INST~6_combout ;
wire \if_stage|inst_mem|InstMem~54_combout ;
wire \if_stage|inst_mem|InstMem~53_combout ;
wire \if_stage|inst_mem|InstMem~55_combout ;
wire \if_stage|inst_mem|InstMem~56_combout ;
wire \if_stage|inst_mem|InstMem~58_combout ;
wire \if_id_buffer|ID_INST~5_combout ;
wire \id_stage|immed_gen|always0~6_combout ;
wire \id_stage|immed_gen|always0~14_combout ;
wire \id_stage|immed_gen|Immed[25]~35_combout ;
wire \id_stage|immed_gen|Immed[25]~2_combout ;
wire \id_stage|Equal0~0_combout ;
wire \id_stage|immed_gen|always0~13_combout ;
wire \id_stage|immed_gen|Immed[10]~3_combout ;
wire \id_stage|immed_gen|Immed[10]~4_combout ;
wire \id_stage|immed_gen|Immed[0]~5_combout ;
wire \id_ex_buffer|EX_Immed~36_combout ;
wire \id_stage|cu|is_oper2_immed~combout ;
wire \id_ex_buffer|EX_is_oper2_immed~q ;
wire \FA|Equal0~0_combout ;
wire \ex_stage|alu_oper2|sel0|out~0_combout ;
wire \FA|Equal0~1_combout ;
wire \if_stage|inst_mem|InstMem~90_combout ;
wire \if_stage|inst_mem|InstMem~91_combout ;
wire \if_stage|inst_mem|InstMem~92_combout ;
wire \if_id_buffer|ID_rs2_ind~2_combout ;
wire \id_ex_buffer|EX_rs2_ind~3_combout ;
wire \if_stage|inst_mem|InstMem~118_combout ;
wire \if_stage|inst_mem|InstMem~119_combout ;
wire \if_stage|inst_mem|InstMem~108_combout ;
wire \if_id_buffer|ID_rd_ind~0_combout ;
wire \if_id_buffer|ID_rd_ind~9_combout ;
wire \if_id_buffer|ID_rd_ind~10_combout ;
wire \id_ex_buffer|EX_rd_ind~4_combout ;
wire \ex_mem_buffer|MEM_rd_ind~3_combout ;
wire \mem_wb_buffer|WB_rd_ind~3_combout ;
wire \if_stage|inst_mem|InstMem~106_combout ;
wire \if_stage|inst_mem|InstMem~105_combout ;
wire \if_stage|inst_mem|InstMem~107_combout ;
wire \if_stage|inst_mem|InstMem~85_combout ;
wire \if_stage|inst_mem|InstMem~84_combout ;
wire \if_stage|inst_mem|InstMem~86_combout ;
wire \if_id_buffer|ID_rd_ind~7_combout ;
wire \if_id_buffer|ID_rd_ind~8_combout ;
wire \id_ex_buffer|EX_rd_ind~3_combout ;
wire \ex_mem_buffer|MEM_rd_ind~2_combout ;
wire \mem_wb_buffer|WB_rd_ind~2_combout ;
wire \if_id_buffer|ID_rs2_ind~3_combout ;
wire \id_ex_buffer|EX_rs2_ind~2_combout ;
wire \FB|forwardB~5_combout ;
wire \if_stage|inst_mem|InstMem~71_combout ;
wire \if_stage|inst_mem|InstMem~70_combout ;
wire \if_stage|inst_mem|InstMem~72_combout ;
wire \if_stage|inst_mem|InstMem~73_combout ;
wire \if_stage|inst_mem|InstMem~74_combout ;
wire \if_id_buffer|ID_rs2_ind~1_combout ;
wire \id_ex_buffer|EX_rs2_ind~0_combout ;
wire \if_stage|inst_mem|InstMem~83_combout ;
wire \if_stage|inst_mem|InstMem~80_combout ;
wire \if_stage|inst_mem|InstMem~81_combout ;
wire \if_stage|inst_mem|InstMem~82_combout ;
wire \if_stage|inst_mem|InstMem~115_combout ;
wire \if_id_buffer|ID_rs2_ind~0_combout ;
wire \id_ex_buffer|EX_rs2_ind~1_combout ;
wire \if_stage|inst_mem|InstMem~100_combout ;
wire \if_stage|inst_mem|InstMem~117_combout ;
wire \if_stage|inst_mem|InstMem~101_combout ;
wire \if_id_buffer|ID_rd_ind~1_combout ;
wire \if_id_buffer|ID_rd_ind~2_combout ;
wire \id_ex_buffer|EX_rd_ind~0_combout ;
wire \ex_mem_buffer|MEM_rd_ind~0_combout ;
wire \mem_wb_buffer|WB_rd_ind~0_combout ;
wire \if_stage|inst_mem|InstMem~103_combout ;
wire \if_stage|inst_mem|InstMem~102_combout ;
wire \if_stage|inst_mem|InstMem~104_combout ;
wire \if_id_buffer|ID_rd_ind~3_combout ;
wire \if_id_buffer|ID_rd_ind~4_combout ;
wire \id_ex_buffer|EX_rd_ind~1_combout ;
wire \ex_mem_buffer|MEM_rd_ind~1_combout ;
wire \mem_wb_buffer|WB_rd_ind~1_combout ;
wire \FB|forwardB~4_combout ;
wire \id_stage|BR|Equal4~0_combout ;
wire \EDU|excep_flag~2_combout ;
wire \id_ex_buffer|EX_regwrite~q ;
wire \ex_mem_buffer|MEM_regwrite~0_combout ;
wire \ex_mem_buffer|MEM_regwrite~q ;
wire \mem_wb_buffer|WB_regwrite~0_combout ;
wire \mem_wb_buffer|WB_regwrite~q ;
wire \if_stage|inst_mem|InstMem~110_combout ;
wire \if_stage|inst_mem|InstMem~109_combout ;
wire \if_stage|inst_mem|InstMem~111_combout ;
wire \if_id_buffer|ID_rd_ind~5_combout ;
wire \if_id_buffer|ID_rd_ind~6_combout ;
wire \id_ex_buffer|EX_rd_ind~2_combout ;
wire \id_stage|SDU|Equal0~0_combout ;
wire \ex_mem_buffer|MEM_rd_indzero~0_combout ;
wire \ex_mem_buffer|MEM_rd_indzero~q ;
wire \mem_wb_buffer|WB_rd_indzero~0_combout ;
wire \mem_wb_buffer|WB_rd_indzero~q ;
wire \ex_mem_buffer|MEM_rd_ind~4_combout ;
wire \mem_wb_buffer|WB_rd_ind~4_combout ;
wire \id_ex_buffer|EX_rs2_ind~4_combout ;
wire \FB|forwardB~6_combout ;
wire \FB|forwardB~7_combout ;
wire \FB|forwardB~1_combout ;
wire \FB|forwardB~0_combout ;
wire \FB|forwardB~2_combout ;
wire \FB|forwardB~3_combout ;
wire \ex_stage|alu_oper2|sel2|out~0_combout ;
wire \ex_stage|alu_oper2|out~29_combout ;
wire \ex_stage|alu_oper2|out~28_combout ;
wire \FB|forwardB[0]~8_combout ;
wire \id_stage|reg_file|always2~0_combout ;
wire \id_stage|reg_file|WideOr0~0_combout ;
wire \id_stage|reg_file|WideOr0~combout ;
wire \id_stage|reg_file|Equal1~0_combout ;
wire \id_stage|reg_file|always2~1_combout ;
wire \id_stage|reg_file|always2~2_combout ;
wire \id_stage|reg_file|rd_data2[0]~24_combout ;
wire \id_stage|reg_file|rd_data2[0]~16_combout ;
wire \id_stage|reg_file|rd_data2~25_combout ;
wire \id_stage|reg_file|Decoder0~0_combout ;
wire \id_stage|reg_file|Decoder0~6_combout ;
wire \id_stage|reg_file|reg_file[11][0]~q ;
wire \id_stage|reg_file|Decoder0~1_combout ;
wire \id_stage|reg_file|reg_file[10][0]~q ;
wire \id_stage|reg_file|Decoder0~2_combout ;
wire \id_stage|reg_file|Decoder0~3_combout ;
wire \id_stage|reg_file|reg_file[9][0]~q ;
wire \id_stage|reg_file|Decoder0~4_combout ;
wire \id_stage|reg_file|Decoder0~5_combout ;
wire \id_stage|reg_file|reg_file[8][0]~q ;
wire \id_stage|reg_file|rd_data2~216_combout ;
wire \id_stage|reg_file|rd_data2~217_combout ;
wire \id_stage|reg_file|rd_data2[0]~13_combout ;
wire \id_stage|reg_file|Decoder0~37_combout ;
wire \id_stage|reg_file|reg_file[15][0]~q ;
wire \id_stage|reg_file|Decoder0~36_combout ;
wire \id_stage|reg_file|reg_file[12][0]~q ;
wire \id_stage|reg_file|Decoder0~35_combout ;
wire \id_stage|reg_file|reg_file[14][0]~q ;
wire \id_stage|reg_file|rd_data2~233_combout ;
wire \id_stage|reg_file|Decoder0~34_combout ;
wire \id_stage|reg_file|reg_file[13][0]~q ;
wire \id_stage|reg_file|rd_data2~234_combout ;
wire \id_stage|reg_file|rd_data2[0]~10_combout ;
wire \id_stage|reg_file|Decoder0~22_combout ;
wire \id_stage|reg_file|Decoder0~24_combout ;
wire \id_stage|reg_file|reg_file[23][0]~q ;
wire \id_stage|reg_file|Decoder0~25_combout ;
wire \id_stage|reg_file|reg_file[19][0]~q ;
wire \id_stage|reg_file|rd_data2~225_combout ;
wire \id_stage|reg_file|Decoder0~23_combout ;
wire \id_stage|reg_file|reg_file[27][0]~q ;
wire \id_stage|reg_file|Decoder0~26_combout ;
wire \id_stage|reg_file|reg_file[31][0]~q ;
wire \id_stage|reg_file|rd_data2~226_combout ;
wire \id_stage|reg_file|Decoder0~12_combout ;
wire \id_stage|reg_file|Decoder0~13_combout ;
wire \id_stage|reg_file|reg_file[26][0]~q ;
wire \id_stage|reg_file|Decoder0~16_combout ;
wire \id_stage|reg_file|reg_file[30][0]~q ;
wire \id_stage|reg_file|Decoder0~14_combout ;
wire \id_stage|reg_file|reg_file[22][0]~q ;
wire \id_stage|reg_file|Decoder0~15_combout ;
wire \id_stage|reg_file|reg_file[18][0]~q ;
wire \id_stage|reg_file|rd_data2~220_combout ;
wire \id_stage|reg_file|rd_data2~221_combout ;
wire \id_stage|reg_file|Decoder0~17_combout ;
wire \id_stage|reg_file|Decoder0~18_combout ;
wire \id_stage|reg_file|reg_file[20][0]~q ;
wire \id_stage|reg_file|Decoder0~21_combout ;
wire \id_stage|reg_file|reg_file[28][0]~q ;
wire \id_stage|reg_file|Decoder0~19_combout ;
wire \id_stage|reg_file|reg_file[24][0]~q ;
wire \id_stage|reg_file|Decoder0~20_combout ;
wire \id_stage|reg_file|reg_file[16][0]~q ;
wire \id_stage|reg_file|rd_data2~222_combout ;
wire \id_stage|reg_file|rd_data2~223_combout ;
wire \id_stage|reg_file|rd_data2~224_combout ;
wire \id_stage|reg_file|Decoder0~7_combout ;
wire \id_stage|reg_file|Decoder0~9_combout ;
wire \id_stage|reg_file|reg_file[25][0]~q ;
wire \id_stage|reg_file|Decoder0~10_combout ;
wire \id_stage|reg_file|reg_file[17][0]~q ;
wire \id_stage|reg_file|rd_data2~218_combout ;
wire \id_stage|reg_file|Decoder0~8_combout ;
wire \id_stage|reg_file|reg_file[21][0]~q ;
wire \id_stage|reg_file|Decoder0~11_combout ;
wire \id_stage|reg_file|reg_file[29][0]~q ;
wire \id_stage|reg_file|rd_data2~219_combout ;
wire \id_stage|reg_file|rd_data2~227_combout ;
wire \id_stage|reg_file|rd_data2[0]~17_combout ;
wire \id_stage|reg_file|Decoder0~27_combout ;
wire \id_stage|reg_file|reg_file[2][0]~q ;
wire \id_stage|reg_file|Decoder0~33_combout ;
wire \id_stage|reg_file|reg_file[3][0]~q ;
wire \id_stage|reg_file|reg_file[1][0]~feeder_combout ;
wire \id_stage|reg_file|Decoder0~32_combout ;
wire \id_stage|reg_file|reg_file[1][0]~q ;
wire \id_stage|reg_file|Decoder0~28_combout ;
wire \id_stage|reg_file|reg_file[5][0]~q ;
wire \id_stage|reg_file|Decoder0~31_combout ;
wire \id_stage|reg_file|reg_file[7][0]~q ;
wire \id_stage|reg_file|Decoder0~29_combout ;
wire \id_stage|reg_file|reg_file[6][0]~q ;
wire \id_stage|reg_file|Decoder0~30_combout ;
wire \id_stage|reg_file|reg_file[4][0]~q ;
wire \id_stage|reg_file|rd_data2~228_combout ;
wire \id_stage|reg_file|rd_data2~229_combout ;
wire \id_stage|reg_file|rd_data2~230_combout ;
wire \id_stage|reg_file|rd_data2~231_combout ;
wire \id_stage|reg_file|rd_data2~232_combout ;
wire \id_stage|reg_file|rd_data2~235_combout ;
wire \id_stage|reg_file|rd_data2~236_combout ;
wire \id_ex_buffer|EX_rs2~10_combout ;
wire \ex_stage|alu_oper2|out~30_combout ;
wire \FB|forwardB[2]~9_combout ;
wire \ex_stage|alu_oper2|out~31_combout ;
wire \ex_stage|alu_oper2|out~32_combout ;
wire \ex_stage|alu|Add0~12_combout ;
wire \if_id_buffer|ID_rs1_ind~17_combout ;
wire \if_stage|inst_mem|InstMem~120_combout ;
wire \if_stage|inst_mem|InstMem~121_combout ;
wire \if_stage|inst_mem|InstMem~51_combout ;
wire \if_stage|inst_mem|InstMem~47_combout ;
wire \if_stage|inst_mem|InstMem~52_combout ;
wire \if_id_buffer|ID_rs1_ind~5_combout ;
wire \if_id_buffer|ID_rs1_ind~16_combout ;
wire \if_id_buffer|ID_rs1_ind~4_combout ;
wire \if_id_buffer|ID_rs1_ind~12_combout ;
wire \if_id_buffer|ID_rs1_ind~13_combout ;
wire \if_stage|inst_mem|InstMem~87_combout ;
wire \if_stage|inst_mem|InstMem~88_combout ;
wire \if_stage|inst_mem|InstMem~89_combout ;
wire \if_id_buffer|ID_rs1_ind~10_combout ;
wire \if_id_buffer|ID_rs1_ind~11_combout ;
wire \id_stage|reg_file|always1~1_combout ;
wire \if_stage|inst_mem|InstMem~93_combout ;
wire \if_stage|inst_mem|InstMem~116_combout ;
wire \if_id_buffer|ID_rs1_ind~14_combout ;
wire \if_id_buffer|ID_rs1_ind~15_combout ;
wire \id_stage|reg_file|Equal0~0_combout ;
wire \if_stage|inst_mem|InstMem~69_combout ;
wire \if_stage|inst_mem|InstMem~67_combout ;
wire \if_stage|inst_mem|InstMem~66_combout ;
wire \if_stage|inst_mem|InstMem~68_combout ;
wire \if_stage|inst_mem|InstMem~114_combout ;
wire \if_id_buffer|ID_rs1_ind~6_combout ;
wire \if_id_buffer|ID_rs1_ind~7_combout ;
wire \if_stage|inst_mem|InstMem~78_combout ;
wire \if_stage|inst_mem|InstMem~76_combout ;
wire \if_stage|inst_mem|InstMem~75_combout ;
wire \if_stage|inst_mem|InstMem~77_combout ;
wire \if_stage|inst_mem|InstMem~79_combout ;
wire \if_id_buffer|ID_rs1_ind~8_combout ;
wire \if_id_buffer|ID_rs1_ind~9_combout ;
wire \id_stage|reg_file|always1~0_combout ;
wire \id_stage|reg_file|always1~2_combout ;
wire \id_stage|reg_file|rd_data1[16]~24_combout ;
wire \id_stage|reg_file|rd_data1[16]~17_combout ;
wire \id_stage|reg_file|rd_data1~25_combout ;
wire \id_stage|reg_file|rd_data1~216_combout ;
wire \id_stage|reg_file|rd_data1~217_combout ;
wire \id_stage|reg_file|rd_data1[16]~2_combout ;
wire \id_stage|reg_file|rd_data1[16]~13_combout ;
wire \id_stage|reg_file|rd_data1~218_combout ;
wire \id_stage|reg_file|rd_data1~219_combout ;
wire \id_stage|reg_file|rd_data1~225_combout ;
wire \id_stage|reg_file|rd_data1~226_combout ;
wire \id_stage|reg_file|rd_data1~220_combout ;
wire \id_stage|reg_file|rd_data1~221_combout ;
wire \id_stage|reg_file|rd_data1~222_combout ;
wire \id_stage|reg_file|rd_data1~223_combout ;
wire \id_stage|reg_file|rd_data1~224_combout ;
wire \id_stage|reg_file|rd_data1~227_combout ;
wire \id_stage|reg_file|rd_data1~228_combout ;
wire \id_stage|reg_file|rd_data1~229_combout ;
wire \id_stage|reg_file|rd_data1[16]~14_combout ;
wire \id_stage|reg_file|rd_data1~230_combout ;
wire \id_stage|reg_file|rd_data1~231_combout ;
wire \id_stage|reg_file|rd_data1~232_combout ;
wire \id_stage|reg_file|rd_data1~233_combout ;
wire \id_stage|reg_file|rd_data1~234_combout ;
wire \id_stage|reg_file|rd_data1~235_combout ;
wire \id_stage|reg_file|rd_data1~236_combout ;
wire \id_ex_buffer|EX_rs1~10_combout ;
wire \id_ex_buffer|EX_rs1_ind~4_combout ;
wire \FA|forwardA~2_combout ;
wire \id_ex_buffer|EX_rs1_ind~1_combout ;
wire \id_ex_buffer|EX_rs1_ind~0_combout ;
wire \FA|forwardA~0_combout ;
wire \id_ex_buffer|EX_rs1_ind~2_combout ;
wire \id_ex_buffer|EX_rs1_ind~3_combout ;
wire \FA|forwardA~1_combout ;
wire \ex_stage|alu_oper1|sel1|out[21]~8_combout ;
wire \FA|forwardA~5_combout ;
wire \FA|forwardA~6_combout ;
wire \FA|forwardA~4_combout ;
wire \FA|forwardA~3_combout ;
wire \FA|forwardA~7_combout ;
wire \ex_stage|alu_oper1|out[0]~21_combout ;
wire \id_ex_buffer|EX_PC~10_combout ;
wire \ex_stage|alu_oper1|out[0]~20_combout ;
wire \ex_stage|alu|Add0~14_cout ;
wire \ex_stage|alu|Add0~15_combout ;
wire \ex_stage|alu|Mux2~0_combout ;
wire \ex_stage|alu|Mux2~1_combout ;
wire \ex_stage|alu_oper|WideOr2~0_combout ;
wire \ex_stage|alu_oper|WideOr2~1_combout ;
wire \id_ex_buffer|EX_PC~11_combout ;
wire \ex_stage|alu_oper1|out[1]~22_combout ;
wire \mem_wb_buffer|WB_ALU_OUT~11_combout ;
wire \id_stage|immed_gen|Equal12~0_combout ;
wire \id_ex_buffer|EX_memread~0_combout ;
wire \id_ex_buffer|EX_memread~q ;
wire \ex_mem_buffer|MEM_memread~0_combout ;
wire \ex_mem_buffer|MEM_memread~q ;
wire \mem_wb_buffer|WB_memread~0_combout ;
wire \mem_wb_buffer|WB_memread~q ;
wire \ex_stage|alu_oper1|sel1|out[21]~9_combout ;
wire \id_ex_buffer|EX_PC~12_combout ;
wire \FA|Equal0~2_combout ;
wire \ex_stage|alu_oper1|out~24_combout ;
wire \mem_wb_buffer|WB_ALU_OUT~12_combout ;
wire \id_ex_buffer|EX_PC~14_combout ;
wire \ex_stage|alu_oper1|out~28_combout ;
wire \id_stage|reg_file|reg_file[16][4]~q ;
wire \id_stage|reg_file|reg_file[24][4]~q ;
wire \id_stage|reg_file|rd_data1~306_combout ;
wire \id_stage|reg_file|reg_file[28][4]~q ;
wire \id_stage|reg_file|reg_file[20][4]~q ;
wire \id_stage|reg_file|rd_data1~307_combout ;
wire \id_stage|reg_file|reg_file[30][4]~q ;
wire \id_stage|reg_file|reg_file[26][4]~q ;
wire \id_stage|reg_file|reg_file[18][4]~q ;
wire \id_stage|reg_file|reg_file[22][4]~q ;
wire \id_stage|reg_file|rd_data1~304_combout ;
wire \id_stage|reg_file|rd_data1~305_combout ;
wire \id_stage|reg_file|rd_data1~308_combout ;
wire \id_stage|reg_file|reg_file[31][4]~q ;
wire \id_stage|reg_file|reg_file[27][4]~q ;
wire \id_stage|reg_file|reg_file[19][4]~q ;
wire \id_stage|reg_file|reg_file[23][4]~q ;
wire \id_stage|reg_file|rd_data1~309_combout ;
wire \id_stage|reg_file|rd_data1~310_combout ;
wire \id_stage|reg_file|reg_file[29][4]~q ;
wire \id_stage|reg_file|reg_file[21][4]~q ;
wire \id_stage|reg_file|reg_file[17][4]~q ;
wire \id_stage|reg_file|reg_file[25][4]~q ;
wire \id_stage|reg_file|rd_data1~302_combout ;
wire \id_stage|reg_file|rd_data1~303_combout ;
wire \id_stage|reg_file|rd_data1~311_combout ;
wire \id_stage|reg_file|reg_file[3][4]~q ;
wire \id_stage|reg_file|reg_file[2][4]~q ;
wire \id_stage|reg_file|reg_file[1][4]~q ;
wire \id_stage|reg_file|reg_file[7][4]~q ;
wire \id_stage|reg_file|reg_file[5][4]~q ;
wire \id_stage|reg_file|reg_file[4][4]~q ;
wire \id_stage|reg_file|reg_file[6][4]~q ;
wire \id_stage|reg_file|rd_data1~312_combout ;
wire \id_stage|reg_file|rd_data1~313_combout ;
wire \id_stage|reg_file|rd_data1~314_combout ;
wire \id_stage|reg_file|rd_data1~315_combout ;
wire \id_stage|reg_file|rd_data1~316_combout ;
wire \id_stage|reg_file|reg_file[15][4]~q ;
wire \id_stage|reg_file|reg_file[13][4]~q ;
wire \id_stage|reg_file|reg_file[14][4]~q ;
wire \id_stage|reg_file|reg_file[12][4]~q ;
wire \id_stage|reg_file|rd_data1~317_combout ;
wire \id_stage|reg_file|rd_data1~318_combout ;
wire \id_stage|reg_file|reg_file[10][4]~q ;
wire \id_stage|reg_file|reg_file[11][4]~q ;
wire \id_stage|reg_file|reg_file[9][4]~q ;
wire \id_stage|reg_file|reg_file[8][4]~q ;
wire \id_stage|reg_file|rd_data1~300_combout ;
wire \id_stage|reg_file|rd_data1~301_combout ;
wire \id_stage|reg_file|rd_data1~319_combout ;
wire \id_stage|reg_file|rd_data1~320_combout ;
wire \id_ex_buffer|EX_rs1~14_combout ;
wire \ex_stage|alu_oper1|out[4]~29_combout ;
wire \ex_stage|alu|Add0~8_combout ;
wire \id_stage|reg_file|reg_file[6][3]~q ;
wire \id_stage|reg_file|reg_file[7][3]~q ;
wire \id_stage|reg_file|reg_file[5][3]~q ;
wire \id_stage|reg_file|reg_file[4][3]~q ;
wire \id_stage|reg_file|rd_data2~270_combout ;
wire \id_stage|reg_file|rd_data2~271_combout ;
wire \id_stage|reg_file|reg_file[3][3]~q ;
wire \id_stage|reg_file|reg_file[2][3]~q ;
wire \id_stage|reg_file|reg_file[1][3]~q ;
wire \id_stage|reg_file|rd_data2~272_combout ;
wire \id_stage|reg_file|rd_data2~273_combout ;
wire \id_stage|reg_file|reg_file[9][3]~q ;
wire \id_stage|reg_file|reg_file[11][3]~q ;
wire \id_stage|reg_file|reg_file[10][3]~q ;
wire \id_stage|reg_file|reg_file[8][3]~q ;
wire \id_stage|reg_file|rd_data2~268_combout ;
wire \id_stage|reg_file|rd_data2~269_combout ;
wire \id_stage|reg_file|rd_data2~274_combout ;
wire \id_stage|reg_file|reg_file[15][3]~q ;
wire \id_stage|reg_file|reg_file[14][3]~q ;
wire \id_stage|reg_file|reg_file[12][3]~q ;
wire \id_stage|reg_file|reg_file[13][3]~q ;
wire \id_stage|reg_file|rd_data2~275_combout ;
wire \id_stage|reg_file|rd_data2~276_combout ;
wire \id_stage|reg_file|reg_file[23][3]~q ;
wire \id_stage|reg_file|reg_file[19][3]~q ;
wire \id_stage|reg_file|rd_data2~265_combout ;
wire \id_stage|reg_file|reg_file[27][3]~q ;
wire \id_stage|reg_file|reg_file[31][3]~q ;
wire \id_stage|reg_file|rd_data2~266_combout ;
wire \id_stage|reg_file|reg_file[30][3]~q ;
wire \id_stage|reg_file|reg_file[26][3]~q ;
wire \id_stage|reg_file|reg_file[22][3]~q ;
wire \id_stage|reg_file|reg_file[18][3]~q ;
wire \id_stage|reg_file|rd_data2~258_combout ;
wire \id_stage|reg_file|rd_data2~259_combout ;
wire \id_stage|reg_file|reg_file[21][3]~q ;
wire \id_stage|reg_file|reg_file[29][3]~q ;
wire \id_stage|reg_file|reg_file[25][3]~q ;
wire \id_stage|reg_file|reg_file[17][3]~q ;
wire \id_stage|reg_file|rd_data2~260_combout ;
wire \id_stage|reg_file|rd_data2~261_combout ;
wire \id_stage|reg_file|reg_file[20][3]~q ;
wire \id_stage|reg_file|reg_file[16][3]~q ;
wire \id_stage|reg_file|reg_file[24][3]~q ;
wire \id_stage|reg_file|rd_data2~262_combout ;
wire \id_stage|reg_file|reg_file[28][3]~q ;
wire \id_stage|reg_file|rd_data2~263_combout ;
wire \id_stage|reg_file|rd_data2~264_combout ;
wire \id_stage|reg_file|rd_data2~267_combout ;
wire \id_stage|reg_file|rd_data2~277_combout ;
wire \id_stage|reg_file|rd_data2~278_combout ;
wire \id_ex_buffer|EX_rs2~12_combout ;
wire \if_id_buffer|ID_INST~12_combout ;
wire \if_id_buffer|ID_INST~8_combout ;
wire \if_stage|inst_mem|InstMem~99_combout ;
wire \if_id_buffer|ID_INST~13_combout ;
wire \if_id_buffer|ID_INST~14_combout ;
wire \id_stage|immed_gen|Immed[3]~8_combout ;
wire \id_ex_buffer|EX_Immed~38_combout ;
wire \ex_stage|alu_oper2|out~37_combout ;
wire \ex_stage|alu_oper2|out~36_combout ;
wire \ex_stage|alu_oper2|out~38_combout ;
wire \ex_stage|alu|Add0~9_combout ;
wire \ex_stage|alu_oper2|out~39_combout ;
wire \id_stage|reg_file|reg_file[9][2]~q ;
wire \id_stage|reg_file|reg_file[8][2]~q ;
wire \id_stage|reg_file|rd_data2~279_combout ;
wire \id_stage|reg_file|reg_file[11][2]~q ;
wire \id_stage|reg_file|reg_file[10][2]~q ;
wire \id_stage|reg_file|rd_data2~280_combout ;
wire \id_stage|reg_file|reg_file[15][2]~q ;
wire \id_stage|reg_file|reg_file[13][2]~q ;
wire \id_stage|reg_file|reg_file[14][2]~q ;
wire \id_stage|reg_file|reg_file[12][2]~q ;
wire \id_stage|reg_file|rd_data2~296_combout ;
wire \id_stage|reg_file|rd_data2~297_combout ;
wire \id_stage|reg_file|reg_file[2][2]~q ;
wire \id_stage|reg_file|reg_file[1][2]~q ;
wire \id_stage|reg_file|reg_file[6][2]~q ;
wire \id_stage|reg_file|reg_file[4][2]~q ;
wire \id_stage|reg_file|rd_data2~291_combout ;
wire \id_stage|reg_file|reg_file[7][2]~q ;
wire \id_stage|reg_file|reg_file[5][2]~q ;
wire \id_stage|reg_file|rd_data2~292_combout ;
wire \id_stage|reg_file|rd_data2~293_combout ;
wire \id_stage|reg_file|rd_data2~294_combout ;
wire \id_stage|reg_file|reg_file[21][2]~q ;
wire \id_stage|reg_file|reg_file[29][2]~q ;
wire \id_stage|reg_file|reg_file[25][2]~q ;
wire \id_stage|reg_file|reg_file[17][2]~q ;
wire \id_stage|reg_file|rd_data2~281_combout ;
wire \id_stage|reg_file|rd_data2~282_combout ;
wire \id_stage|reg_file|reg_file[23][2]~q ;
wire \id_stage|reg_file|reg_file[19][2]~q ;
wire \id_stage|reg_file|rd_data2~288_combout ;
wire \id_stage|reg_file|reg_file[27][2]~q ;
wire \id_stage|reg_file|reg_file[31][2]~q ;
wire \id_stage|reg_file|rd_data2~289_combout ;
wire \id_stage|reg_file|reg_file[22][2]~q ;
wire \id_stage|reg_file|reg_file[18][2]~q ;
wire \id_stage|reg_file|rd_data2~283_combout ;
wire \id_stage|reg_file|reg_file[26][2]~q ;
wire \id_stage|reg_file|reg_file[30][2]~q ;
wire \id_stage|reg_file|rd_data2~284_combout ;
wire \id_stage|reg_file|reg_file[28][2]~feeder_combout ;
wire \id_stage|reg_file|reg_file[28][2]~q ;
wire \id_stage|reg_file|reg_file[20][2]~q ;
wire \id_stage|reg_file|reg_file[24][2]~q ;
wire \id_stage|reg_file|reg_file[16][2]~q ;
wire \id_stage|reg_file|rd_data2~285_combout ;
wire \id_stage|reg_file|rd_data2~286_combout ;
wire \id_stage|reg_file|rd_data2~287_combout ;
wire \id_stage|reg_file|rd_data2~290_combout ;
wire \id_stage|reg_file|rd_data2~295_combout ;
wire \id_stage|reg_file|rd_data2~298_combout ;
wire \id_stage|reg_file|rd_data2~299_combout ;
wire \id_ex_buffer|EX_rs2~13_combout ;
wire \if_id_buffer|ID_INST~10_combout ;
wire \if_stage|inst_mem|InstMem~98_combout ;
wire \if_id_buffer|ID_INST~11_combout ;
wire \id_stage|immed_gen|Immed[2]~7_combout ;
wire \id_ex_buffer|EX_Immed~39_combout ;
wire \ex_stage|alu_oper2|out~40_combout ;
wire \ex_stage|alu_oper2|out~41_combout ;
wire \ex_stage|alu|Add0~10_combout ;
wire \id_stage|reg_file|reg_file[30][1]~q ;
wire \id_stage|reg_file|reg_file[26][1]~q ;
wire \id_stage|reg_file|reg_file[22][1]~q ;
wire \id_stage|reg_file|reg_file[18][1]~q ;
wire \id_stage|reg_file|rd_data2~237_combout ;
wire \id_stage|reg_file|rd_data2~238_combout ;
wire \id_stage|reg_file|reg_file[27][1]~q ;
wire \id_stage|reg_file|reg_file[31][1]~q ;
wire \id_stage|reg_file|reg_file[23][1]~q ;
wire \id_stage|reg_file|reg_file[19][1]~q ;
wire \id_stage|reg_file|rd_data2~244_combout ;
wire \id_stage|reg_file|rd_data2~245_combout ;
wire \id_stage|reg_file|reg_file[20][1]~q ;
wire \id_stage|reg_file|reg_file[28][1]~q ;
wire \id_stage|reg_file|reg_file[16][1]~q ;
wire \id_stage|reg_file|reg_file[24][1]~q ;
wire \id_stage|reg_file|rd_data2~241_combout ;
wire \id_stage|reg_file|rd_data2~242_combout ;
wire \id_stage|reg_file|reg_file[17][1]~q ;
wire \id_stage|reg_file|reg_file[25][1]~q ;
wire \id_stage|reg_file|rd_data2~239_combout ;
wire \id_stage|reg_file|reg_file[29][1]~q ;
wire \id_stage|reg_file|reg_file[21][1]~q ;
wire \id_stage|reg_file|rd_data2~240_combout ;
wire \id_stage|reg_file|rd_data2~243_combout ;
wire \id_stage|reg_file|rd_data2~246_combout ;
wire \id_stage|reg_file|reg_file[13][1]~q ;
wire \id_stage|reg_file|reg_file[12][1]~q ;
wire \id_stage|reg_file|rd_data2~254_combout ;
wire \id_stage|reg_file|reg_file[14][1]~q ;
wire \id_stage|reg_file|rd_data2~255_combout ;
wire \id_stage|reg_file|reg_file[2][1]~q ;
wire \id_stage|reg_file|reg_file[1][1]~q ;
wire \id_stage|reg_file|rd_data2~251_combout ;
wire \id_stage|reg_file|reg_file[3][1]~q ;
wire \id_stage|reg_file|reg_file[6][1]~q ;
wire \id_stage|reg_file|reg_file[7][1]~q ;
wire \id_stage|reg_file|reg_file[5][1]~q ;
wire \id_stage|reg_file|reg_file[4][1]~q ;
wire \id_stage|reg_file|rd_data2~249_combout ;
wire \id_stage|reg_file|rd_data2~250_combout ;
wire \id_stage|reg_file|rd_data2~252_combout ;
wire \id_stage|reg_file|reg_file[10][1]~q ;
wire \id_stage|reg_file|reg_file[8][1]~q ;
wire \id_stage|reg_file|rd_data2~247_combout ;
wire \id_stage|reg_file|reg_file[11][1]~q ;
wire \id_stage|reg_file|reg_file[9][1]~q ;
wire \id_stage|reg_file|rd_data2~248_combout ;
wire \id_stage|reg_file|rd_data2~253_combout ;
wire \id_stage|reg_file|rd_data2~256_combout ;
wire \id_stage|reg_file|rd_data2~257_combout ;
wire \id_ex_buffer|EX_rs2~11_combout ;
wire \ex_stage|alu_oper2|out~33_combout ;
wire \if_stage|inst_mem|InstMem~49_combout ;
wire \if_stage|inst_mem|InstMem~48_combout ;
wire \if_stage|inst_mem|InstMem~50_combout ;
wire \if_id_buffer|ID_INST~7_combout ;
wire \if_stage|inst_mem|InstMem~97_combout ;
wire \if_id_buffer|ID_INST~9_combout ;
wire \id_stage|immed_gen|Immed[1]~6_combout ;
wire \id_ex_buffer|EX_Immed~37_combout ;
wire \ex_stage|alu_oper2|out~34_combout ;
wire \ex_stage|alu_oper2|out~35_combout ;
wire \ex_stage|alu|Add0~11_combout ;
wire \ex_stage|alu|Add0~16 ;
wire \ex_stage|alu|Add0~18 ;
wire \ex_stage|alu|Add0~20 ;
wire \ex_stage|alu|Add0~22 ;
wire \ex_stage|alu|Add0~23_combout ;
wire \ex_stage|alu|Mux6~7_combout ;
wire \ex_stage|alu|ShiftLeft0~27_combout ;
wire \ex_stage|alu|ShiftLeft0~29_combout ;
wire \ex_stage|alu|ShiftLeft0~28_combout ;
wire \ex_stage|alu|ShiftLeft0~30_combout ;
wire \if_id_buffer|ID_INST~19_combout ;
wire \id_stage|immed_gen|always0~12_combout ;
wire \id_stage|immed_gen|Immed[16]~25_combout ;
wire \id_ex_buffer|EX_Immed~41_combout ;
wire \ex_stage|alu_oper2|out~72_combout ;
wire \ex_stage|alu|Mux4~2_combout ;
wire \ex_stage|alu|Mux4~0_combout ;
wire \mem_wb_buffer|WB_ALU_OUT~7_combout ;
wire \ex_stage|alu|Mux4~3_combout ;
wire \if_stage|new_PC|Add0~11 ;
wire \if_stage|new_PC|Add0~12_combout ;
wire \if_id_buffer|ID_PC~6_combout ;
wire \if_id_buffer|ID_PC~5_combout ;
wire \id_ex_buffer|EX_PFC[3]~39 ;
wire \id_ex_buffer|EX_PFC[4]~41 ;
wire \id_ex_buffer|EX_PFC[5]~43 ;
wire \id_ex_buffer|EX_PFC[6]~45 ;
wire \id_ex_buffer|EX_PFC[7]~46_combout ;
wire \if_stage|pc_src_mux|out~68_combout ;
wire \if_stage|pc_src_mux|out~172_combout ;
wire \id_stage|immed_gen|Immed[7]~12_combout ;
wire \id_stage|immed_gen|Immed[6]~11_combout ;
wire \if_id_buffer|ID_INST~15_combout ;
wire \id_stage|immed_gen|Immed[5]~10_combout ;
wire \if_id_buffer|ID_INST~25_combout ;
wire \id_stage|immed_gen|Immed[4]~9_combout ;
wire \id_stage|Add0~1 ;
wire \id_stage|Add0~3 ;
wire \id_stage|Add0~5 ;
wire \id_stage|Add0~7 ;
wire \id_stage|Add0~9 ;
wire \id_stage|Add0~11 ;
wire \id_stage|Add0~13 ;
wire \id_stage|Add0~14_combout ;
wire \if_stage|pc_src_mux|out~162_combout ;
wire \id_stage|BR|Equal1~0_combout ;
wire \id_stage|BR|Equal1~1_combout ;
wire \id_stage|BR|PC_src[0]~1_combout ;
wire \if_stage|pc_src_mux|out~69_combout ;
wire \if_stage|pc_src_mux|out~70_combout ;
wire \id_stage|SDU|id_ex_flush~2_combout ;
wire \id_stage|SDU|id_ex_flush~1_combout ;
wire \id_stage|SDU|id_ex_flush~3_combout ;
wire \id_stage|SDU|id_ex_flush~0_combout ;
wire \id_stage|SDU|PC_Write~0_combout ;
wire \if_id_buffer|ID_PC~7_combout ;
wire \id_ex_buffer|EX_PC~9_combout ;
wire \ex_stage|alu_oper1|out~18_combout ;
wire \mem_wb_buffer|WB_ALU_OUT~9_combout ;
wire \id_ex_buffer|EX_Immed~14_combout ;
wire \id_ex_buffer|EX_Immed~21_combout ;
wire \ex_stage|alu_oper2|out~18_combout ;
wire \mem_wb_buffer|WB_ALU_OUT~5_combout ;
wire \id_ex_buffer|EX_Immed~20_combout ;
wire \ex_stage|alu_oper2|out~15_combout ;
wire \mem_wb_buffer|WB_ALU_OUT~6_combout ;
wire \ex_stage|store_rs2_mux|out~10_combout ;
wire \ex_stage|store_rs2_mux|out~11_combout ;
wire \ex_stage|store_rs2_mux|out~12_combout ;
wire \ex_stage|store_rs2_mux|out~13_combout ;
wire \ex_stage|store_rs2_mux|out~14_combout ;
wire \ex_stage|store_rs2_mux|out~15_combout ;
wire \mem_wb_buffer|WB_ALU_OUT~0_combout ;
wire \if_id_buffer|ID_PC~13_combout ;
wire \id_ex_buffer|EX_PC~1_combout ;
wire \ex_stage|alu_oper1|out~2_combout ;
wire \mem_wb_buffer|WB_ALU_OUT~1_combout ;
wire \ex_stage|store_rs2_mux|out~4_combout ;
wire \ex_stage|store_rs2_mux|out~5_combout ;
wire \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a15 ;
wire \mem_wb_buffer|WB_Data_mem_out~4_combout ;
wire \mem_wb_buffer|WB_ALU_OUT~4_combout ;
wire \wb_stage|wdata_to_reg_file[15]~4_combout ;
wire \id_stage|reg_file|reg_file[15][15]~q ;
wire \id_stage|reg_file|reg_file[12][15]~q ;
wire \id_stage|reg_file|reg_file[13][15]~q ;
wire \id_stage|reg_file|rd_data1~107_combout ;
wire \id_stage|reg_file|reg_file[14][15]~q ;
wire \id_stage|reg_file|rd_data1~108_combout ;
wire \id_stage|reg_file|reg_file[11][15]~q ;
wire \id_stage|reg_file|reg_file[9][15]~q ;
wire \id_stage|reg_file|reg_file[8][15]~q ;
wire \id_stage|reg_file|reg_file[10][15]~q ;
wire \id_stage|reg_file|rd_data1~100_combout ;
wire \id_stage|reg_file|rd_data1~101_combout ;
wire \id_stage|reg_file|reg_file[3][15]~q ;
wire \id_stage|reg_file|reg_file[1][15]~q ;
wire \id_stage|reg_file|reg_file[2][15]~q ;
wire \id_stage|reg_file|rd_data1~104_combout ;
wire \id_stage|reg_file|reg_file[4][15]~q ;
wire \id_stage|reg_file|reg_file[5][15]~q ;
wire \id_stage|reg_file|rd_data1~102_combout ;
wire \id_stage|reg_file|reg_file[7][15]~q ;
wire \id_stage|reg_file|reg_file[6][15]~q ;
wire \id_stage|reg_file|rd_data1~103_combout ;
wire \id_stage|reg_file|rd_data1~105_combout ;
wire \id_stage|reg_file|rd_data1~106_combout ;
wire \id_stage|reg_file|reg_file[19][15]~q ;
wire \id_stage|reg_file|reg_file[23][15]~q ;
wire \id_stage|reg_file|rd_data1~97_combout ;
wire \id_stage|reg_file|reg_file[27][15]~q ;
wire \id_stage|reg_file|reg_file[31][15]~q ;
wire \id_stage|reg_file|rd_data1~98_combout ;
wire \id_stage|reg_file|reg_file[18][15]~q ;
wire \id_stage|reg_file|reg_file[22][15]~q ;
wire \id_stage|reg_file|rd_data1~90_combout ;
wire \id_stage|reg_file|reg_file[30][15]~q ;
wire \id_stage|reg_file|reg_file[26][15]~q ;
wire \id_stage|reg_file|rd_data1~91_combout ;
wire \id_stage|reg_file|reg_file[29][15]~q ;
wire \id_stage|reg_file|reg_file[17][15]~q ;
wire \id_stage|reg_file|reg_file[25][15]~q ;
wire \id_stage|reg_file|rd_data1~92_combout ;
wire \id_stage|reg_file|reg_file[21][15]~q ;
wire \id_stage|reg_file|rd_data1~93_combout ;
wire \id_stage|reg_file|reg_file[16][15]~q ;
wire \id_stage|reg_file|reg_file[24][15]~q ;
wire \id_stage|reg_file|rd_data1~94_combout ;
wire \id_stage|reg_file|reg_file[28][15]~q ;
wire \id_stage|reg_file|reg_file[20][15]~q ;
wire \id_stage|reg_file|rd_data1~95_combout ;
wire \id_stage|reg_file|rd_data1~96_combout ;
wire \id_stage|reg_file|rd_data1~99_combout ;
wire \id_stage|reg_file|rd_data1~109_combout ;
wire \id_stage|reg_file|rd_data1~110_combout ;
wire \id_ex_buffer|EX_rs1~4_combout ;
wire \ex_stage|alu_oper1|out[15]~9_combout ;
wire \if_id_buffer|ID_PC~15_combout ;
wire \id_ex_buffer|EX_PC~4_combout ;
wire \id_ex_buffer|EX_PC[15]~feeder_combout ;
wire \ex_stage|alu_oper1|out~8_combout ;
wire \id_ex_buffer|EX_Immed~19_combout ;
wire \ex_stage|alu_oper2|out~13_combout ;
wire \ex_stage|alu_oper2|out~12_combout ;
wire \id_stage|reg_file|rd_data2~107_combout ;
wire \id_stage|reg_file|rd_data2~108_combout ;
wire \id_stage|reg_file|rd_data2~100_combout ;
wire \id_stage|reg_file|rd_data2~101_combout ;
wire \id_stage|reg_file|rd_data2~102_combout ;
wire \id_stage|reg_file|rd_data2~103_combout ;
wire \id_stage|reg_file|rd_data2~104_combout ;
wire \id_stage|reg_file|rd_data2~105_combout ;
wire \id_stage|reg_file|rd_data2~106_combout ;
wire \id_stage|reg_file|rd_data2~97_combout ;
wire \id_stage|reg_file|rd_data2~98_combout ;
wire \id_stage|reg_file|rd_data2~90_combout ;
wire \id_stage|reg_file|rd_data2~91_combout ;
wire \id_stage|reg_file|rd_data2~92_combout ;
wire \id_stage|reg_file|rd_data2~93_combout ;
wire \id_stage|reg_file|rd_data2~94_combout ;
wire \id_stage|reg_file|rd_data2~95_combout ;
wire \id_stage|reg_file|rd_data2~96_combout ;
wire \id_stage|reg_file|rd_data2~99_combout ;
wire \id_stage|reg_file|rd_data2~109_combout ;
wire \id_stage|reg_file|rd_data2~110_combout ;
wire \id_ex_buffer|EX_rs2~4_combout ;
wire \ex_stage|alu_oper2|out~91_combout ;
wire \ex_stage|alu|Mux17~0_combout ;
wire \ex_stage|alu|Mux10~0_combout ;
wire \ex_stage|Equal2~3_combout ;
wire \ex_stage|Equal2~2_combout ;
wire \ex_stage|Equal2~4_combout ;
wire \ex_stage|alu|Add0~47_combout ;
wire \if_id_buffer|ID_INST~18_combout ;
wire \id_ex_buffer|EX_Immed~15_combout ;
wire \ex_stage|alu_oper2|out~1_combout ;
wire \id_stage|reg_file|reg_file[22][13]~q ;
wire \id_stage|reg_file|reg_file[18][13]~q ;
wire \id_stage|reg_file|rd_data2~0_combout ;
wire \id_stage|reg_file|reg_file[30][13]~q ;
wire \id_stage|reg_file|reg_file[26][13]~q ;
wire \id_stage|reg_file|rd_data2~1_combout ;
wire \id_stage|reg_file|reg_file[23][13]~q ;
wire \id_stage|reg_file|reg_file[19][13]~q ;
wire \id_stage|reg_file|rd_data2~7_combout ;
wire \id_stage|reg_file|reg_file[31][13]~q ;
wire \id_stage|reg_file|reg_file[27][13]~q ;
wire \id_stage|reg_file|rd_data2~8_combout ;
wire \id_stage|reg_file|reg_file[25][13]~q ;
wire \id_stage|reg_file|reg_file[17][13]~q ;
wire \id_stage|reg_file|rd_data2~2_combout ;
wire \id_stage|reg_file|reg_file[21][13]~q ;
wire \id_stage|reg_file|reg_file[29][13]~q ;
wire \id_stage|reg_file|rd_data2~3_combout ;
wire \id_stage|reg_file|reg_file[20][13]~q ;
wire \id_stage|reg_file|reg_file[28][13]~q ;
wire \id_stage|reg_file|reg_file[16][13]~q ;
wire \id_stage|reg_file|reg_file[24][13]~q ;
wire \id_stage|reg_file|rd_data2~4_combout ;
wire \id_stage|reg_file|rd_data2~5_combout ;
wire \id_stage|reg_file|rd_data2~6_combout ;
wire \id_stage|reg_file|rd_data2~9_combout ;
wire \id_stage|reg_file|reg_file[15][13]~feeder_combout ;
wire \id_stage|reg_file|reg_file[15][13]~q ;
wire \id_stage|reg_file|reg_file[14][13]~q ;
wire \id_stage|reg_file|reg_file[13][13]~q ;
wire \id_stage|reg_file|reg_file[12][13]~q ;
wire \id_stage|reg_file|rd_data2~21_combout ;
wire \id_stage|reg_file|rd_data2~22_combout ;
wire \id_stage|reg_file|reg_file[6][13]~q ;
wire \id_stage|reg_file|reg_file[7][13]~q ;
wire \id_stage|reg_file|reg_file[5][13]~q ;
wire \id_stage|reg_file|reg_file[4][13]~q ;
wire \id_stage|reg_file|rd_data2~14_combout ;
wire \id_stage|reg_file|rd_data2~15_combout ;
wire \id_stage|reg_file|reg_file[3][13]~q ;
wire \id_stage|reg_file|reg_file[2][13]~q ;
wire \id_stage|reg_file|reg_file[1][13]~q ;
wire \id_stage|reg_file|rd_data2~18_combout ;
wire \id_stage|reg_file|rd_data2~19_combout ;
wire \id_stage|reg_file|reg_file[10][13]~q ;
wire \id_stage|reg_file|reg_file[8][13]~q ;
wire \id_stage|reg_file|rd_data2~11_combout ;
wire \id_stage|reg_file|reg_file[9][13]~q ;
wire \id_stage|reg_file|reg_file[11][13]~q ;
wire \id_stage|reg_file|rd_data2~12_combout ;
wire \id_stage|reg_file|rd_data2~20_combout ;
wire \id_stage|reg_file|rd_data2~23_combout ;
wire \id_stage|reg_file|rd_data2~26_combout ;
wire \id_ex_buffer|EX_rs2~0_combout ;
wire \ex_stage|alu_oper2|out~0_combout ;
wire \ex_stage|alu_oper2|out~2_combout ;
wire \ex_stage|alu|Add0~41_combout ;
wire \if_id_buffer|ID_INST~17_combout ;
wire \id_ex_buffer|EX_Immed~16_combout ;
wire \ex_stage|alu_oper2|out~4_combout ;
wire \ex_stage|alu_oper2|out~3_combout ;
wire \ex_stage|alu_oper2|out~5_combout ;
wire \ex_stage|alu|Add0~0_combout ;
wire \ex_stage|alu|Add0~1_combout ;
wire \id_stage|reg_file|reg_file[13][9]~q ;
wire \id_stage|reg_file|reg_file[12][9]~q ;
wire \id_stage|reg_file|rd_data1~149_combout ;
wire \id_stage|reg_file|reg_file[15][9]~q ;
wire \id_stage|reg_file|reg_file[14][9]~q ;
wire \id_stage|reg_file|rd_data1~150_combout ;
wire \id_stage|reg_file|reg_file[11][9]~q ;
wire \id_stage|reg_file|reg_file[8][9]~q ;
wire \id_stage|reg_file|reg_file[10][9]~q ;
wire \id_stage|reg_file|rd_data1~142_combout ;
wire \id_stage|reg_file|reg_file[9][9]~q ;
wire \id_stage|reg_file|rd_data1~143_combout ;
wire \id_stage|reg_file|reg_file[3][9]~q ;
wire \id_stage|reg_file|reg_file[4][9]~q ;
wire \id_stage|reg_file|reg_file[5][9]~q ;
wire \id_stage|reg_file|rd_data1~144_combout ;
wire \id_stage|reg_file|reg_file[7][9]~q ;
wire \id_stage|reg_file|rd_data1~145_combout ;
wire \id_stage|reg_file|reg_file[1][9]~q ;
wire \id_stage|reg_file|reg_file[2][9]~feeder_combout ;
wire \id_stage|reg_file|reg_file[2][9]~q ;
wire \id_stage|reg_file|rd_data1~146_combout ;
wire \id_stage|reg_file|rd_data1~147_combout ;
wire \id_stage|reg_file|rd_data1~148_combout ;
wire \id_stage|reg_file|reg_file[18][9]~q ;
wire \id_stage|reg_file|reg_file[22][9]~q ;
wire \id_stage|reg_file|rd_data1~132_combout ;
wire \id_stage|reg_file|reg_file[26][9]~q ;
wire \id_stage|reg_file|reg_file[30][9]~q ;
wire \id_stage|reg_file|rd_data1~133_combout ;
wire \id_stage|reg_file|reg_file[31][9]~q ;
wire \id_stage|reg_file|reg_file[27][9]~q ;
wire \id_stage|reg_file|reg_file[19][9]~q ;
wire \id_stage|reg_file|reg_file[23][9]~q ;
wire \id_stage|reg_file|rd_data1~139_combout ;
wire \id_stage|reg_file|rd_data1~140_combout ;
wire \id_stage|reg_file|reg_file[28][9]~q ;
wire \id_stage|reg_file|reg_file[20][9]~q ;
wire \id_stage|reg_file|reg_file[16][9]~q ;
wire \id_stage|reg_file|reg_file[24][9]~q ;
wire \id_stage|reg_file|rd_data1~136_combout ;
wire \id_stage|reg_file|rd_data1~137_combout ;
wire \id_stage|reg_file|reg_file[17][9]~q ;
wire \id_stage|reg_file|reg_file[25][9]~q ;
wire \id_stage|reg_file|rd_data1~134_combout ;
wire \id_stage|reg_file|reg_file[29][9]~q ;
wire \id_stage|reg_file|reg_file[21][9]~q ;
wire \id_stage|reg_file|rd_data1~135_combout ;
wire \id_stage|reg_file|rd_data1~138_combout ;
wire \id_stage|reg_file|rd_data1~141_combout ;
wire \id_stage|reg_file|rd_data1~151_combout ;
wire \id_stage|reg_file|rd_data1~152_combout ;
wire \id_ex_buffer|EX_rs1~6_combout ;
wire \ex_stage|alu_oper1|out[9]~13_combout ;
wire \if_id_buffer|ID_PC~9_combout ;
wire \if_stage|new_PC|Add0~13 ;
wire \if_stage|new_PC|Add0~14_combout ;
wire \id_stage|immed_gen|Immed[8]~13_combout ;
wire \id_stage|Add0~15 ;
wire \id_stage|Add0~16_combout ;
wire \if_stage|pc_src_mux|out~163_combout ;
wire \if_stage|pc_src_mux|out~72_combout ;
wire \id_ex_buffer|EX_PFC[7]~47 ;
wire \id_ex_buffer|EX_PFC[8]~48_combout ;
wire \id_ex_buffer|EX_PC~5_combout ;
wire \ex_stage|alu_oper1|out~10_combout ;
wire \id_stage|reg_file|reg_file[13][8]~q ;
wire \id_stage|reg_file|reg_file[12][8]~q ;
wire \id_stage|reg_file|reg_file[14][8]~q ;
wire \id_stage|reg_file|rd_data1~128_combout ;
wire \id_stage|reg_file|reg_file[15][8]~q ;
wire \id_stage|reg_file|rd_data1~129_combout ;
wire \id_stage|reg_file|reg_file[10][8]~q ;
wire \id_stage|reg_file|reg_file[8][8]~q ;
wire \id_stage|reg_file|reg_file[9][8]~q ;
wire \id_stage|reg_file|rd_data1~111_combout ;
wire \id_stage|reg_file|reg_file[11][8]~q ;
wire \id_stage|reg_file|rd_data1~112_combout ;
wire \id_stage|reg_file|reg_file[30][8]~q ;
wire \id_stage|reg_file|reg_file[26][8]~q ;
wire \id_stage|reg_file|reg_file[18][8]~q ;
wire \id_stage|reg_file|reg_file[22][8]~q ;
wire \id_stage|reg_file|rd_data1~115_combout ;
wire \id_stage|reg_file|rd_data1~116_combout ;
wire \id_stage|reg_file|reg_file[28][8]~q ;
wire \id_stage|reg_file|reg_file[20][8]~q ;
wire \id_stage|reg_file|reg_file[16][8]~q ;
wire \id_stage|reg_file|reg_file[24][8]~q ;
wire \id_stage|reg_file|rd_data1~117_combout ;
wire \id_stage|reg_file|rd_data1~118_combout ;
wire \id_stage|reg_file|rd_data1~119_combout ;
wire \id_stage|reg_file|reg_file[29][8]~q ;
wire \id_stage|reg_file|reg_file[21][8]~q ;
wire \id_stage|reg_file|reg_file[17][8]~q ;
wire \id_stage|reg_file|reg_file[25][8]~q ;
wire \id_stage|reg_file|rd_data1~113_combout ;
wire \id_stage|reg_file|rd_data1~114_combout ;
wire \id_stage|reg_file|reg_file[31][8]~q ;
wire \id_stage|reg_file|reg_file[27][8]~q ;
wire \id_stage|reg_file|reg_file[19][8]~q ;
wire \id_stage|reg_file|reg_file[23][8]~q ;
wire \id_stage|reg_file|rd_data1~120_combout ;
wire \id_stage|reg_file|rd_data1~121_combout ;
wire \id_stage|reg_file|rd_data1~122_combout ;
wire \id_stage|reg_file|reg_file[3][8]~q ;
wire \id_stage|reg_file|reg_file[2][8]~q ;
wire \id_stage|reg_file|reg_file[4][8]~q ;
wire \id_stage|reg_file|reg_file[6][8]~q ;
wire \id_stage|reg_file|rd_data1~123_combout ;
wire \id_stage|reg_file|reg_file[7][8]~q ;
wire \id_stage|reg_file|reg_file[5][8]~q ;
wire \id_stage|reg_file|rd_data1~124_combout ;
wire \id_stage|reg_file|reg_file[1][8]~q ;
wire \id_stage|reg_file|rd_data1~125_combout ;
wire \id_stage|reg_file|rd_data1~126_combout ;
wire \id_stage|reg_file|rd_data1~127_combout ;
wire \id_stage|reg_file|rd_data1~130_combout ;
wire \id_stage|reg_file|rd_data1~131_combout ;
wire \id_ex_buffer|EX_rs1~5_combout ;
wire \ex_stage|alu_oper1|out[8]~11_combout ;
wire \if_stage|pc_src_mux|out~71_combout ;
wire \if_stage|pc_src_mux|out~173_combout ;
wire \if_stage|pc_src_mux|out~73_combout ;
wire \if_id_buffer|ID_PC~8_combout ;
wire \id_ex_buffer|EX_PFC[8]~49 ;
wire \id_ex_buffer|EX_PFC[9]~50_combout ;
wire \id_ex_buffer|EX_PC~6_combout ;
wire \ex_stage|alu_oper1|out[9]~12_combout ;
wire \if_stage|pc_src_mux|out~74_combout ;
wire \if_stage|pc_src_mux|out~174_combout ;
wire \if_stage|new_PC|Add0~15 ;
wire \if_stage|new_PC|Add0~16_combout ;
wire \id_stage|immed_gen|Immed[10]~14_combout ;
wire \id_stage|Add0~17 ;
wire \id_stage|Add0~18_combout ;
wire \if_stage|pc_src_mux|out~164_combout ;
wire \if_stage|pc_src_mux|out~75_combout ;
wire \if_stage|pc_src_mux|out~76_combout ;
wire \if_stage|new_PC|Add0~17 ;
wire \if_stage|new_PC|Add0~18_combout ;
wire \id_stage|Add0~19 ;
wire \id_stage|Add0~20_combout ;
wire \if_stage|pc_src_mux|out~165_combout ;
wire \if_stage|pc_src_mux|out~78_combout ;
wire \id_ex_buffer|EX_PFC[9]~51 ;
wire \id_ex_buffer|EX_PFC[10]~52_combout ;
wire \id_stage|BR|PC_src[2]~3_combout ;
wire \if_stage|pc_src_mux|out~77_combout ;
wire \if_stage|pc_src_mux|out~79_combout ;
wire \if_id_buffer|ID_PC~10_combout ;
wire \id_ex_buffer|EX_PC~8_combout ;
wire \ex_stage|alu_oper1|out~16_combout ;
wire \id_stage|reg_file|reg_file[9][10]~q ;
wire \id_stage|reg_file|reg_file[8][10]~q ;
wire \id_stage|reg_file|rd_data2~174_combout ;
wire \id_stage|reg_file|reg_file[10][10]~q ;
wire \id_stage|reg_file|reg_file[11][10]~q ;
wire \id_stage|reg_file|rd_data2~175_combout ;
wire \id_stage|reg_file|reg_file[15][10]~feeder_combout ;
wire \id_stage|reg_file|reg_file[15][10]~q ;
wire \id_stage|reg_file|reg_file[13][10]~q ;
wire \id_stage|reg_file|reg_file[14][10]~q ;
wire \id_stage|reg_file|reg_file[12][10]~q ;
wire \id_stage|reg_file|rd_data2~191_combout ;
wire \id_stage|reg_file|rd_data2~192_combout ;
wire \id_stage|reg_file|reg_file[23][10]~q ;
wire \id_stage|reg_file|reg_file[19][10]~q ;
wire \id_stage|reg_file|rd_data2~183_combout ;
wire \id_stage|reg_file|reg_file[27][10]~q ;
wire \id_stage|reg_file|reg_file[31][10]~q ;
wire \id_stage|reg_file|rd_data2~184_combout ;
wire \id_stage|reg_file|reg_file[21][10]~q ;
wire \id_stage|reg_file|reg_file[29][10]~q ;
wire \id_stage|reg_file|reg_file[25][10]~q ;
wire \id_stage|reg_file|reg_file[17][10]~q ;
wire \id_stage|reg_file|rd_data2~176_combout ;
wire \id_stage|reg_file|rd_data2~177_combout ;
wire \id_stage|reg_file|reg_file[26][10]~q ;
wire \id_stage|reg_file|reg_file[30][10]~q ;
wire \id_stage|reg_file|reg_file[22][10]~q ;
wire \id_stage|reg_file|reg_file[18][10]~q ;
wire \id_stage|reg_file|rd_data2~178_combout ;
wire \id_stage|reg_file|rd_data2~179_combout ;
wire \id_stage|reg_file|reg_file[24][10]~q ;
wire \id_stage|reg_file|reg_file[16][10]~q ;
wire \id_stage|reg_file|rd_data2~180_combout ;
wire \id_stage|reg_file|reg_file[28][10]~q ;
wire \id_stage|reg_file|reg_file[20][10]~q ;
wire \id_stage|reg_file|rd_data2~181_combout ;
wire \id_stage|reg_file|rd_data2~182_combout ;
wire \id_stage|reg_file|rd_data2~185_combout ;
wire \id_stage|reg_file|reg_file[2][10]~q ;
wire \id_stage|reg_file|reg_file[3][10]~q ;
wire \id_stage|reg_file|reg_file[5][10]~q ;
wire \id_stage|reg_file|reg_file[7][10]~q ;
wire \id_stage|reg_file|reg_file[6][10]~q ;
wire \id_stage|reg_file|reg_file[4][10]~q ;
wire \id_stage|reg_file|rd_data2~186_combout ;
wire \id_stage|reg_file|rd_data2~187_combout ;
wire \id_stage|reg_file|reg_file[1][10]~q ;
wire \id_stage|reg_file|rd_data2~188_combout ;
wire \id_stage|reg_file|rd_data2~189_combout ;
wire \id_stage|reg_file|rd_data2~190_combout ;
wire \id_stage|reg_file|rd_data2~193_combout ;
wire \id_stage|reg_file|rd_data2~194_combout ;
wire \id_ex_buffer|EX_rs2~8_combout ;
wire \ex_stage|alu_oper2|out~23_combout ;
wire \ex_stage|alu_oper2|out~24_combout ;
wire \ex_stage|alu|Mux12~1_combout ;
wire \ex_stage|alu|Mux10~1_combout ;
wire \ex_stage|alu|ShiftRight0~61_combout ;
wire \ex_stage|alu|ShiftRight0~60_combout ;
wire \ex_stage|alu|ShiftRight0~62_combout ;
wire \mem_wb_buffer|WB_ALU_OUT~17_combout ;
wire \ex_stage|store_rs2_mux|out~22_combout ;
wire \ex_stage|store_rs2_mux|out~23_combout ;
wire \ex_stage|store_rs2_mux|out~24_combout ;
wire \ex_stage|store_rs2_mux|out~25_combout ;
wire \ex_stage|store_rs2_mux|out~26_combout ;
wire \ex_stage|store_rs2_mux|out~27_combout ;
wire \ex_stage|store_rs2_mux|out~28_combout ;
wire \ex_stage|store_rs2_mux|out~29_combout ;
wire \mem_wb_buffer|WB_ALU_OUT~15_combout ;
wire \id_stage|reg_file|reg_file[10][7]~q ;
wire \id_stage|reg_file|reg_file[8][7]~q ;
wire \id_stage|reg_file|rd_data2~205_combout ;
wire \id_stage|reg_file|reg_file[9][7]~q ;
wire \id_stage|reg_file|reg_file[11][7]~q ;
wire \id_stage|reg_file|rd_data2~206_combout ;
wire \id_stage|reg_file|reg_file[6][7]~feeder_combout ;
wire \id_stage|reg_file|reg_file[6][7]~q ;
wire \id_stage|reg_file|reg_file[7][7]~feeder_combout ;
wire \id_stage|reg_file|reg_file[7][7]~q ;
wire \id_stage|reg_file|reg_file[5][7]~q ;
wire \id_stage|reg_file|reg_file[4][7]~q ;
wire \id_stage|reg_file|rd_data2~207_combout ;
wire \id_stage|reg_file|rd_data2~208_combout ;
wire \id_stage|reg_file|reg_file[3][7]~q ;
wire \id_stage|reg_file|reg_file[2][7]~q ;
wire \id_stage|reg_file|reg_file[1][7]~q ;
wire \id_stage|reg_file|rd_data2~209_combout ;
wire \id_stage|reg_file|rd_data2~210_combout ;
wire \id_stage|reg_file|rd_data2~211_combout ;
wire \id_stage|reg_file|reg_file[15][7]~q ;
wire \id_stage|reg_file|reg_file[14][7]~q ;
wire \id_stage|reg_file|reg_file[12][7]~q ;
wire \id_stage|reg_file|reg_file[13][7]~q ;
wire \id_stage|reg_file|rd_data2~212_combout ;
wire \id_stage|reg_file|rd_data2~213_combout ;
wire \id_stage|reg_file|reg_file[19][7]~q ;
wire \id_stage|reg_file|reg_file[23][7]~q ;
wire \id_stage|reg_file|rd_data2~202_combout ;
wire \id_stage|reg_file|reg_file[31][7]~q ;
wire \id_stage|reg_file|reg_file[27][7]~q ;
wire \id_stage|reg_file|rd_data2~203_combout ;
wire \id_stage|reg_file|reg_file[18][7]~q ;
wire \id_stage|reg_file|reg_file[22][7]~q ;
wire \id_stage|reg_file|rd_data2~195_combout ;
wire \id_stage|reg_file|reg_file[30][7]~q ;
wire \id_stage|reg_file|reg_file[26][7]~q ;
wire \id_stage|reg_file|rd_data2~196_combout ;
wire \id_stage|reg_file|reg_file[16][7]~q ;
wire \id_stage|reg_file|reg_file[24][7]~q ;
wire \id_stage|reg_file|rd_data2~199_combout ;
wire \id_stage|reg_file|reg_file[28][7]~q ;
wire \id_stage|reg_file|reg_file[20][7]~q ;
wire \id_stage|reg_file|rd_data2~200_combout ;
wire \id_stage|reg_file|reg_file[21][7]~q ;
wire \id_stage|reg_file|reg_file[29][7]~q ;
wire \id_stage|reg_file|reg_file[17][7]~q ;
wire \id_stage|reg_file|reg_file[25][7]~q ;
wire \id_stage|reg_file|rd_data2~197_combout ;
wire \id_stage|reg_file|rd_data2~198_combout ;
wire \id_stage|reg_file|rd_data2~201_combout ;
wire \id_stage|reg_file|rd_data2~204_combout ;
wire \id_stage|reg_file|rd_data2~214_combout ;
wire \id_stage|reg_file|rd_data2~215_combout ;
wire \id_ex_buffer|EX_rs2~9_combout ;
wire \ex_stage|store_rs2_mux|out~18_combout ;
wire \ex_stage|store_rs2_mux|out~19_combout ;
wire \ex_stage|alu|Mux33~0_combout ;
wire \ex_stage|alu|ShiftLeft0~114_combout ;
wire \ex_stage|alu|ShiftLeft0~34_combout ;
wire \ex_stage|alu|ShiftLeft0~35_combout ;
wire \if_id_buffer|ID_PC~16_combout ;
wire \id_ex_buffer|EX_PC~16_combout ;
wire \ex_stage|alu_oper1|out~32_combout ;
wire \mem_wb_buffer|WB_ALU_OUT~16_combout ;
wire \ex_stage|store_rs2_mux|out~34_combout ;
wire \ex_stage|store_rs2_mux|out~35_combout ;
wire \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a16 ;
wire \mem_wb_buffer|WB_Data_mem_out~16_combout ;
wire \wb_stage|wdata_to_reg_file[16]~16_combout ;
wire \id_stage|reg_file|reg_file[1][16]~q ;
wire \id_stage|reg_file|reg_file[7][16]~feeder_combout ;
wire \id_stage|reg_file|reg_file[7][16]~q ;
wire \id_stage|reg_file|reg_file[5][16]~q ;
wire \id_stage|reg_file|reg_file[4][16]~q ;
wire \id_stage|reg_file|reg_file[6][16]~q ;
wire \id_stage|reg_file|rd_data1~354_combout ;
wire \id_stage|reg_file|rd_data1~355_combout ;
wire \id_stage|reg_file|rd_data1~356_combout ;
wire \id_stage|reg_file|reg_file[3][16]~q ;
wire \id_stage|reg_file|reg_file[2][16]~q ;
wire \id_stage|reg_file|rd_data1~357_combout ;
wire \id_stage|reg_file|reg_file[29][16]~q ;
wire \id_stage|reg_file|reg_file[21][16]~q ;
wire \id_stage|reg_file|reg_file[17][16]~q ;
wire \id_stage|reg_file|reg_file[25][16]~q ;
wire \id_stage|reg_file|rd_data1~344_combout ;
wire \id_stage|reg_file|rd_data1~345_combout ;
wire \id_stage|reg_file|reg_file[19][16]~q ;
wire \id_stage|reg_file|reg_file[23][16]~q ;
wire \id_stage|reg_file|rd_data1~351_combout ;
wire \id_stage|reg_file|reg_file[27][16]~q ;
wire \id_stage|reg_file|reg_file[31][16]~q ;
wire \id_stage|reg_file|rd_data1~352_combout ;
wire \id_stage|reg_file|reg_file[28][16]~q ;
wire \id_stage|reg_file|reg_file[20][16]~q ;
wire \id_stage|reg_file|reg_file[24][16]~q ;
wire \id_stage|reg_file|reg_file[16][16]~q ;
wire \id_stage|reg_file|rd_data1~348_combout ;
wire \id_stage|reg_file|rd_data1~349_combout ;
wire \id_stage|reg_file|reg_file[30][16]~q ;
wire \id_stage|reg_file|reg_file[26][16]~q ;
wire \id_stage|reg_file|reg_file[18][16]~q ;
wire \id_stage|reg_file|reg_file[22][16]~q ;
wire \id_stage|reg_file|rd_data1~346_combout ;
wire \id_stage|reg_file|rd_data1~347_combout ;
wire \id_stage|reg_file|rd_data1~350_combout ;
wire \id_stage|reg_file|rd_data1~353_combout ;
wire \id_stage|reg_file|rd_data1~358_combout ;
wire \id_stage|reg_file|reg_file[15][16]~feeder_combout ;
wire \id_stage|reg_file|reg_file[15][16]~q ;
wire \id_stage|reg_file|reg_file[13][16]~q ;
wire \id_stage|reg_file|reg_file[14][16]~q ;
wire \id_stage|reg_file|reg_file[12][16]~q ;
wire \id_stage|reg_file|rd_data1~359_combout ;
wire \id_stage|reg_file|rd_data1~360_combout ;
wire \id_stage|reg_file|reg_file[10][16]~q ;
wire \id_stage|reg_file|reg_file[11][16]~q ;
wire \id_stage|reg_file|reg_file[9][16]~q ;
wire \id_stage|reg_file|reg_file[8][16]~q ;
wire \id_stage|reg_file|rd_data1~342_combout ;
wire \id_stage|reg_file|rd_data1~343_combout ;
wire \id_stage|reg_file|rd_data1~361_combout ;
wire \id_stage|reg_file|rd_data1~362_combout ;
wire \id_ex_buffer|EX_rs1~16_combout ;
wire \ex_stage|alu_oper1|out[16]~33_combout ;
wire \ex_stage|alu|ShiftLeft0~79_combout ;
wire \ex_stage|alu|ShiftLeft0~62_combout ;
wire \ex_stage|alu|ShiftLeft0~80_combout ;
wire \ex_stage|alu|ShiftLeft0~81_combout ;
wire \id_ex_buffer|EX_PC~3_combout ;
wire \ex_stage|alu_oper1|out~6_combout ;
wire \mem_wb_buffer|WB_ALU_OUT~3_combout ;
wire \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \mem_wb_buffer|WB_Data_mem_out~3_combout ;
wire \wb_stage|wdata_to_reg_file[6]~3_combout ;
wire \id_stage|reg_file|reg_file[10][6]~q ;
wire \id_stage|reg_file|reg_file[8][6]~q ;
wire \id_stage|reg_file|reg_file[9][6]~q ;
wire \id_stage|reg_file|rd_data1~69_combout ;
wire \id_stage|reg_file|reg_file[11][6]~q ;
wire \id_stage|reg_file|rd_data1~70_combout ;
wire \id_stage|reg_file|reg_file[28][6]~q ;
wire \id_stage|reg_file|reg_file[16][6]~q ;
wire \id_stage|reg_file|reg_file[24][6]~q ;
wire \id_stage|reg_file|rd_data1~75_combout ;
wire \id_stage|reg_file|reg_file[20][6]~q ;
wire \id_stage|reg_file|rd_data1~76_combout ;
wire \id_stage|reg_file|reg_file[18][6]~q ;
wire \id_stage|reg_file|reg_file[22][6]~q ;
wire \id_stage|reg_file|rd_data1~73_combout ;
wire \id_stage|reg_file|reg_file[26][6]~q ;
wire \id_stage|reg_file|reg_file[30][6]~q ;
wire \id_stage|reg_file|rd_data1~74_combout ;
wire \id_stage|reg_file|rd_data1~77_combout ;
wire \id_stage|reg_file|reg_file[31][6]~q ;
wire \id_stage|reg_file|reg_file[27][6]~q ;
wire \id_stage|reg_file|reg_file[23][6]~q ;
wire \id_stage|reg_file|reg_file[19][6]~q ;
wire \id_stage|reg_file|rd_data1~78_combout ;
wire \id_stage|reg_file|rd_data1~79_combout ;
wire \id_stage|reg_file|reg_file[29][6]~q ;
wire \id_stage|reg_file|reg_file[17][6]~q ;
wire \id_stage|reg_file|reg_file[25][6]~q ;
wire \id_stage|reg_file|rd_data1~71_combout ;
wire \id_stage|reg_file|reg_file[21][6]~q ;
wire \id_stage|reg_file|rd_data1~72_combout ;
wire \id_stage|reg_file|rd_data1~80_combout ;
wire \id_stage|reg_file|reg_file[2][6]~feeder_combout ;
wire \id_stage|reg_file|reg_file[2][6]~q ;
wire \id_stage|reg_file|reg_file[3][6]~q ;
wire \id_stage|reg_file|reg_file[1][6]~q ;
wire \id_stage|reg_file|reg_file[4][6]~q ;
wire \id_stage|reg_file|reg_file[6][6]~q ;
wire \id_stage|reg_file|rd_data1~81_combout ;
wire \id_stage|reg_file|reg_file[5][6]~q ;
wire \id_stage|reg_file|reg_file[7][6]~q ;
wire \id_stage|reg_file|rd_data1~82_combout ;
wire \id_stage|reg_file|rd_data1~83_combout ;
wire \id_stage|reg_file|rd_data1~84_combout ;
wire \id_stage|reg_file|rd_data1~85_combout ;
wire \id_stage|reg_file|reg_file[12][6]~q ;
wire \id_stage|reg_file|reg_file[14][6]~q ;
wire \id_stage|reg_file|rd_data1~86_combout ;
wire \id_stage|reg_file|reg_file[15][6]~feeder_combout ;
wire \id_stage|reg_file|reg_file[15][6]~q ;
wire \id_stage|reg_file|reg_file[13][6]~q ;
wire \id_stage|reg_file|rd_data1~87_combout ;
wire \id_stage|reg_file|rd_data1~88_combout ;
wire \id_stage|reg_file|rd_data1~89_combout ;
wire \id_ex_buffer|EX_rs1~3_combout ;
wire \ex_stage|alu_oper1|out[6]~7_combout ;
wire \ex_stage|alu|ShiftLeft0~32_combout ;
wire \id_ex_buffer|EX_PC~15_combout ;
wire \ex_stage|alu_oper1|out~30_combout ;
wire \id_stage|reg_file|reg_file[14][5]~q ;
wire \id_stage|reg_file|reg_file[15][5]~q ;
wire \id_stage|reg_file|reg_file[12][5]~q ;
wire \id_stage|reg_file|reg_file[13][5]~q ;
wire \id_stage|reg_file|rd_data1~338_combout ;
wire \id_stage|reg_file|rd_data1~339_combout ;
wire \id_stage|reg_file|reg_file[31][5]~q ;
wire \id_stage|reg_file|reg_file[19][5]~q ;
wire \id_stage|reg_file|reg_file[23][5]~q ;
wire \id_stage|reg_file|rd_data1~328_combout ;
wire \id_stage|reg_file|reg_file[27][5]~q ;
wire \id_stage|reg_file|rd_data1~329_combout ;
wire \id_stage|reg_file|reg_file[18][5]~q ;
wire \id_stage|reg_file|reg_file[22][5]~q ;
wire \id_stage|reg_file|rd_data1~321_combout ;
wire \id_stage|reg_file|reg_file[30][5]~q ;
wire \id_stage|reg_file|reg_file[26][5]~q ;
wire \id_stage|reg_file|rd_data1~322_combout ;
wire \id_stage|reg_file|reg_file[29][5]~q ;
wire \id_stage|reg_file|reg_file[17][5]~q ;
wire \id_stage|reg_file|reg_file[25][5]~q ;
wire \id_stage|reg_file|rd_data1~323_combout ;
wire \id_stage|reg_file|reg_file[21][5]~q ;
wire \id_stage|reg_file|rd_data1~324_combout ;
wire \id_stage|reg_file|reg_file[28][5]~q ;
wire \id_stage|reg_file|reg_file[20][5]~q ;
wire \id_stage|reg_file|reg_file[16][5]~q ;
wire \id_stage|reg_file|reg_file[24][5]~q ;
wire \id_stage|reg_file|rd_data1~325_combout ;
wire \id_stage|reg_file|rd_data1~326_combout ;
wire \id_stage|reg_file|rd_data1~327_combout ;
wire \id_stage|reg_file|rd_data1~330_combout ;
wire \id_stage|reg_file|reg_file[8][5]~q ;
wire \id_stage|reg_file|reg_file[10][5]~q ;
wire \id_stage|reg_file|rd_data1~331_combout ;
wire \id_stage|reg_file|reg_file[11][5]~q ;
wire \id_stage|reg_file|reg_file[9][5]~q ;
wire \id_stage|reg_file|rd_data1~332_combout ;
wire \id_stage|reg_file|reg_file[3][5]~q ;
wire \id_stage|reg_file|reg_file[2][5]~q ;
wire \id_stage|reg_file|reg_file[1][5]~q ;
wire \id_stage|reg_file|rd_data1~335_combout ;
wire \id_stage|reg_file|reg_file[7][5]~q ;
wire \id_stage|reg_file|reg_file[6][5]~q ;
wire \id_stage|reg_file|reg_file[4][5]~q ;
wire \id_stage|reg_file|reg_file[5][5]~q ;
wire \id_stage|reg_file|rd_data1~333_combout ;
wire \id_stage|reg_file|rd_data1~334_combout ;
wire \id_stage|reg_file|rd_data1~336_combout ;
wire \id_stage|reg_file|rd_data1~337_combout ;
wire \id_stage|reg_file|rd_data1~340_combout ;
wire \id_stage|reg_file|rd_data1~341_combout ;
wire \id_ex_buffer|EX_rs1~15_combout ;
wire \ex_stage|alu_oper1|out[5]~31_combout ;
wire \ex_stage|alu|ShiftLeft0~31_combout ;
wire \ex_stage|alu|ShiftLeft0~33_combout ;
wire \ex_stage|alu|ShiftLeft0~66_combout ;
wire \ex_stage|alu|Mux33~2_combout ;
wire \id_stage|reg_file|rd_data2~380_combout ;
wire \id_stage|reg_file|rd_data2~381_combout ;
wire \id_stage|reg_file|rd_data2~363_combout ;
wire \id_stage|reg_file|rd_data2~364_combout ;
wire \id_stage|reg_file|rd_data2~372_combout ;
wire \id_stage|reg_file|rd_data2~373_combout ;
wire \id_stage|reg_file|rd_data2~365_combout ;
wire \id_stage|reg_file|rd_data2~366_combout ;
wire \id_stage|reg_file|rd_data2~367_combout ;
wire \id_stage|reg_file|rd_data2~368_combout ;
wire \id_stage|reg_file|rd_data2~369_combout ;
wire \id_stage|reg_file|rd_data2~370_combout ;
wire \id_stage|reg_file|rd_data2~371_combout ;
wire \id_stage|reg_file|rd_data2~374_combout ;
wire \id_stage|reg_file|rd_data2~375_combout ;
wire \id_stage|reg_file|rd_data2~376_combout ;
wire \id_stage|reg_file|rd_data2~377_combout ;
wire \id_stage|reg_file|rd_data2~378_combout ;
wire \id_stage|reg_file|rd_data2~379_combout ;
wire \id_stage|reg_file|rd_data2~382_combout ;
wire \id_stage|reg_file|rd_data2~383_combout ;
wire \id_ex_buffer|EX_rs2~17_combout ;
wire \ex_stage|alu_oper2|out~51_combout ;
wire \id_stage|immed_gen|Immed[25]~20_combout ;
wire \id_ex_buffer|EX_Immed~25_combout ;
wire \id_ex_buffer|EX_Immed~27_combout ;
wire \ex_stage|alu_oper2|out~52_combout ;
wire \ex_stage|alu_oper2|out~53_combout ;
wire \ex_stage|alu|ShiftLeft0~18_combout ;
wire \ex_stage|alu|ShiftLeft0~17_combout ;
wire \id_stage|reg_file|rd_data2~86_combout ;
wire \id_stage|reg_file|rd_data2~87_combout ;
wire \id_stage|reg_file|rd_data2~69_combout ;
wire \id_stage|reg_file|rd_data2~70_combout ;
wire \id_stage|reg_file|rd_data2~81_combout ;
wire \id_stage|reg_file|rd_data2~82_combout ;
wire \id_stage|reg_file|rd_data2~83_combout ;
wire \id_stage|reg_file|rd_data2~84_combout ;
wire \id_stage|reg_file|rd_data2~71_combout ;
wire \id_stage|reg_file|rd_data2~72_combout ;
wire \id_stage|reg_file|rd_data2~78_combout ;
wire \id_stage|reg_file|rd_data2~79_combout ;
wire \id_stage|reg_file|rd_data2~75_combout ;
wire \id_stage|reg_file|rd_data2~76_combout ;
wire \id_stage|reg_file|rd_data2~73_combout ;
wire \id_stage|reg_file|rd_data2~74_combout ;
wire \id_stage|reg_file|rd_data2~77_combout ;
wire \id_stage|reg_file|rd_data2~80_combout ;
wire \id_stage|reg_file|rd_data2~85_combout ;
wire \id_stage|reg_file|rd_data2~88_combout ;
wire \id_stage|reg_file|rd_data2~89_combout ;
wire \id_ex_buffer|EX_rs2~3_combout ;
wire \id_ex_buffer|EX_Immed~18_combout ;
wire \ex_stage|alu_oper2|out~10_combout ;
wire \ex_stage|alu_oper2|out~9_combout ;
wire \ex_stage|alu_oper2|out~11_combout ;
wire \id_ex_buffer|EX_Immed~23_combout ;
wire \ex_stage|alu_oper2|out~26_combout ;
wire \ex_stage|alu_oper2|out~25_combout ;
wire \ex_stage|alu_oper2|out~27_combout ;
wire \id_ex_buffer|EX_Immed~24_combout ;
wire \ex_stage|alu_oper2|out~43_combout ;
wire \id_stage|reg_file|rd_data2~317_combout ;
wire \id_stage|reg_file|rd_data2~318_combout ;
wire \id_stage|reg_file|rd_data2~307_combout ;
wire \id_stage|reg_file|rd_data2~308_combout ;
wire \id_stage|reg_file|rd_data2~302_combout ;
wire \id_stage|reg_file|rd_data2~303_combout ;
wire \id_stage|reg_file|rd_data2~304_combout ;
wire \id_stage|reg_file|rd_data2~305_combout ;
wire \id_stage|reg_file|rd_data2~306_combout ;
wire \id_stage|reg_file|rd_data2~300_combout ;
wire \id_stage|reg_file|rd_data2~301_combout ;
wire \id_stage|reg_file|rd_data2~309_combout ;
wire \id_stage|reg_file|rd_data2~310_combout ;
wire \id_stage|reg_file|rd_data2~311_combout ;
wire \id_stage|reg_file|rd_data2~312_combout ;
wire \id_stage|reg_file|rd_data2~313_combout ;
wire \id_stage|reg_file|rd_data2~314_combout ;
wire \id_stage|reg_file|rd_data2~315_combout ;
wire \id_stage|reg_file|rd_data2~316_combout ;
wire \id_stage|reg_file|rd_data2~319_combout ;
wire \id_stage|reg_file|rd_data2~320_combout ;
wire \id_ex_buffer|EX_rs2~14_combout ;
wire \ex_stage|alu_oper2|out~42_combout ;
wire \ex_stage|alu_oper2|out~44_combout ;
wire \ex_stage|alu|ShiftLeft0~16_combout ;
wire \ex_stage|alu|ShiftLeft0~25_combout ;
wire \ex_stage|alu|ShiftLeft0~37_combout ;
wire \ex_stage|alu|ShiftLeft0~65_combout ;
wire \ex_stage|alu|Mux18~0_combout ;
wire \if_id_buffer|ID_PC~19_combout ;
wire \id_ex_buffer|EX_PC~19_combout ;
wire \ex_stage|alu_oper1|out~38_combout ;
wire \id_stage|reg_file|reg_file[14][19]~q ;
wire \id_stage|reg_file|reg_file[12][19]~q ;
wire \id_stage|reg_file|reg_file[13][19]~q ;
wire \id_stage|reg_file|rd_data1~422_combout ;
wire \id_stage|reg_file|rd_data1~423_combout ;
wire \id_stage|reg_file|reg_file[11][19]~q ;
wire \id_stage|reg_file|reg_file[10][19]~q ;
wire \id_stage|reg_file|reg_file[8][19]~q ;
wire \id_stage|reg_file|rd_data1~415_combout ;
wire \id_stage|reg_file|reg_file[9][19]~q ;
wire \id_stage|reg_file|rd_data1~416_combout ;
wire \id_stage|reg_file|reg_file[3][19]~q ;
wire \id_stage|reg_file|reg_file[7][19]~q ;
wire \id_stage|reg_file|reg_file[6][19]~q ;
wire \id_stage|reg_file|reg_file[4][19]~q ;
wire \id_stage|reg_file|reg_file[5][19]~q ;
wire \id_stage|reg_file|rd_data1~417_combout ;
wire \id_stage|reg_file|rd_data1~418_combout ;
wire \id_stage|reg_file|reg_file[1][19]~q ;
wire \id_stage|reg_file|reg_file[2][19]~q ;
wire \id_stage|reg_file|rd_data1~419_combout ;
wire \id_stage|reg_file|rd_data1~420_combout ;
wire \id_stage|reg_file|rd_data1~421_combout ;
wire \id_stage|reg_file|reg_file[26][19]~q ;
wire \id_stage|reg_file|reg_file[18][19]~q ;
wire \id_stage|reg_file|reg_file[22][19]~q ;
wire \id_stage|reg_file|rd_data1~405_combout ;
wire \id_stage|reg_file|reg_file[30][19]~q ;
wire \id_stage|reg_file|rd_data1~406_combout ;
wire \id_stage|reg_file|reg_file[19][19]~q ;
wire \id_stage|reg_file|reg_file[23][19]~q ;
wire \id_stage|reg_file|rd_data1~412_combout ;
wire \id_stage|reg_file|reg_file[27][19]~q ;
wire \id_stage|reg_file|reg_file[31][19]~q ;
wire \id_stage|reg_file|rd_data1~413_combout ;
wire \id_stage|reg_file|reg_file[28][19]~q ;
wire \id_stage|reg_file|reg_file[16][19]~q ;
wire \id_stage|reg_file|reg_file[24][19]~q ;
wire \id_stage|reg_file|rd_data1~409_combout ;
wire \id_stage|reg_file|reg_file[20][19]~q ;
wire \id_stage|reg_file|rd_data1~410_combout ;
wire \id_stage|reg_file|reg_file[29][19]~q ;
wire \id_stage|reg_file|reg_file[17][19]~q ;
wire \id_stage|reg_file|reg_file[25][19]~q ;
wire \id_stage|reg_file|rd_data1~407_combout ;
wire \id_stage|reg_file|reg_file[21][19]~q ;
wire \id_stage|reg_file|rd_data1~408_combout ;
wire \id_stage|reg_file|rd_data1~411_combout ;
wire \id_stage|reg_file|rd_data1~414_combout ;
wire \id_stage|reg_file|rd_data1~424_combout ;
wire \id_stage|reg_file|rd_data1~425_combout ;
wire \id_ex_buffer|EX_rs1~19_combout ;
wire \ex_stage|alu_oper1|out[19]~39_combout ;
wire \ex_stage|alu|Mux21~0_combout ;
wire \ex_stage|alu|Add0~59_combout ;
wire \if_id_buffer|ID_PC~18_combout ;
wire \id_ex_buffer|EX_PC~18_combout ;
wire \ex_stage|alu_oper1|out~36_combout ;
wire \id_stage|reg_file|reg_file[3][18]~q ;
wire \id_stage|reg_file|reg_file[2][18]~q ;
wire \id_stage|reg_file|reg_file[7][18]~q ;
wire \id_stage|reg_file|reg_file[5][18]~q ;
wire \id_stage|reg_file|reg_file[4][18]~q ;
wire \id_stage|reg_file|reg_file[6][18]~q ;
wire \id_stage|reg_file|rd_data1~396_combout ;
wire \id_stage|reg_file|rd_data1~397_combout ;
wire \id_stage|reg_file|reg_file[1][18]~q ;
wire \id_stage|reg_file|rd_data1~398_combout ;
wire \id_stage|reg_file|rd_data1~399_combout ;
wire \id_stage|reg_file|reg_file[16][18]~q ;
wire \id_stage|reg_file|reg_file[24][18]~q ;
wire \id_stage|reg_file|rd_data1~390_combout ;
wire \id_stage|reg_file|reg_file[20][18]~q ;
wire \id_stage|reg_file|reg_file[28][18]~q ;
wire \id_stage|reg_file|rd_data1~391_combout ;
wire \id_stage|reg_file|reg_file[30][18]~q ;
wire \id_stage|reg_file|reg_file[26][18]~q ;
wire \id_stage|reg_file|reg_file[18][18]~q ;
wire \id_stage|reg_file|reg_file[22][18]~q ;
wire \id_stage|reg_file|rd_data1~388_combout ;
wire \id_stage|reg_file|rd_data1~389_combout ;
wire \id_stage|reg_file|rd_data1~392_combout ;
wire \id_stage|reg_file|reg_file[17][18]~q ;
wire \id_stage|reg_file|reg_file[25][18]~q ;
wire \id_stage|reg_file|rd_data1~386_combout ;
wire \id_stage|reg_file|reg_file[21][18]~q ;
wire \id_stage|reg_file|reg_file[29][18]~q ;
wire \id_stage|reg_file|rd_data1~387_combout ;
wire \id_stage|reg_file|reg_file[31][18]~q ;
wire \id_stage|reg_file|reg_file[27][18]~q ;
wire \id_stage|reg_file|reg_file[19][18]~q ;
wire \id_stage|reg_file|reg_file[23][18]~q ;
wire \id_stage|reg_file|rd_data1~393_combout ;
wire \id_stage|reg_file|rd_data1~394_combout ;
wire \id_stage|reg_file|rd_data1~395_combout ;
wire \id_stage|reg_file|rd_data1~400_combout ;
wire \id_stage|reg_file|reg_file[15][18]~q ;
wire \id_stage|reg_file|reg_file[12][18]~q ;
wire \id_stage|reg_file|reg_file[14][18]~q ;
wire \id_stage|reg_file|rd_data1~401_combout ;
wire \id_stage|reg_file|reg_file[13][18]~q ;
wire \id_stage|reg_file|rd_data1~402_combout ;
wire \id_stage|reg_file|reg_file[8][18]~q ;
wire \id_stage|reg_file|reg_file[9][18]~q ;
wire \id_stage|reg_file|rd_data1~384_combout ;
wire \id_stage|reg_file|reg_file[11][18]~q ;
wire \id_stage|reg_file|reg_file[10][18]~q ;
wire \id_stage|reg_file|rd_data1~385_combout ;
wire \id_stage|reg_file|rd_data1~403_combout ;
wire \id_stage|reg_file|rd_data1~404_combout ;
wire \id_ex_buffer|EX_rs1~18_combout ;
wire \ex_stage|alu_oper1|out[18]~37_combout ;
wire \ex_stage|alu|Add0~56_combout ;
wire \ex_stage|alu|Add0~53_combout ;
wire \ex_stage|alu|Add0~50_combout ;
wire \ex_stage|alu|Add0~49 ;
wire \ex_stage|alu|Add0~52 ;
wire \ex_stage|alu|Add0~55 ;
wire \ex_stage|alu|Add0~58 ;
wire \ex_stage|alu|Add0~60_combout ;
wire \ex_stage|Equal2~15_combout ;
wire \ex_stage|alu|Mux21~4_combout ;
wire \ex_stage|alu|ShiftLeft0~88_combout ;
wire \ex_stage|alu|ShiftLeft0~85_combout ;
wire \ex_stage|alu|ShiftLeft0~89_combout ;
wire \ex_stage|alu|ShiftLeft0~54_combout ;
wire \ex_stage|alu|ShiftLeft0~63_combout ;
wire \ex_stage|alu|ShiftLeft0~90_combout ;
wire \ex_stage|alu|ShiftLeft0~26_combout ;
wire \ex_stage|alu|ShiftLeft0~57_combout ;
wire \ex_stage|alu|ShiftRight0~36_combout ;
wire \ex_stage|alu|ShiftLeft0~115_combout ;
wire \ex_stage|alu|ShiftLeft0~78_combout ;
wire \ex_stage|alu|Mux21~1_combout ;
wire \mem_wb_buffer|WB_ALU_OUT~25_combout ;
wire \if_id_buffer|ID_PC~21_combout ;
wire \id_ex_buffer|EX_PC~21_combout ;
wire \ex_stage|alu_oper1|out~42_combout ;
wire \id_stage|reg_file|reg_file[3][21]~feeder_combout ;
wire \id_stage|reg_file|reg_file[3][21]~q ;
wire \id_stage|reg_file|reg_file[1][21]~q ;
wire \id_stage|reg_file|reg_file[2][21]~q ;
wire \id_stage|reg_file|rd_data1~461_combout ;
wire \id_stage|reg_file|reg_file[7][21]~q ;
wire \id_stage|reg_file|reg_file[6][21]~q ;
wire \id_stage|reg_file|reg_file[4][21]~q ;
wire \id_stage|reg_file|reg_file[5][21]~q ;
wire \id_stage|reg_file|rd_data1~459_combout ;
wire \id_stage|reg_file|rd_data1~460_combout ;
wire \id_stage|reg_file|rd_data1~462_combout ;
wire \id_stage|reg_file|reg_file[11][21]~q ;
wire \id_stage|reg_file|reg_file[9][21]~q ;
wire \id_stage|reg_file|reg_file[8][21]~q ;
wire \id_stage|reg_file|reg_file[10][21]~q ;
wire \id_stage|reg_file|rd_data1~457_combout ;
wire \id_stage|reg_file|rd_data1~458_combout ;
wire \id_stage|reg_file|rd_data1~463_combout ;
wire \id_stage|reg_file|reg_file[14][21]~q ;
wire \id_stage|reg_file|reg_file[15][21]~feeder_combout ;
wire \id_stage|reg_file|reg_file[15][21]~q ;
wire \id_stage|reg_file|reg_file[12][21]~q ;
wire \id_stage|reg_file|reg_file[13][21]~q ;
wire \id_stage|reg_file|rd_data1~464_combout ;
wire \id_stage|reg_file|rd_data1~465_combout ;
wire \id_stage|reg_file|reg_file[31][21]~q ;
wire \id_stage|reg_file|reg_file[27][21]~q ;
wire \id_stage|reg_file|reg_file[19][21]~q ;
wire \id_stage|reg_file|reg_file[23][21]~q ;
wire \id_stage|reg_file|rd_data1~454_combout ;
wire \id_stage|reg_file|rd_data1~455_combout ;
wire \id_stage|reg_file|reg_file[22][21]~q ;
wire \id_stage|reg_file|reg_file[18][21]~q ;
wire \id_stage|reg_file|rd_data1~447_combout ;
wire \id_stage|reg_file|reg_file[30][21]~q ;
wire \id_stage|reg_file|reg_file[26][21]~q ;
wire \id_stage|reg_file|rd_data1~448_combout ;
wire \id_stage|reg_file|reg_file[28][21]~q ;
wire \id_stage|reg_file|reg_file[20][21]~q ;
wire \id_stage|reg_file|reg_file[16][21]~q ;
wire \id_stage|reg_file|reg_file[24][21]~q ;
wire \id_stage|reg_file|rd_data1~451_combout ;
wire \id_stage|reg_file|rd_data1~452_combout ;
wire \id_stage|reg_file|reg_file[25][21]~q ;
wire \id_stage|reg_file|reg_file[17][21]~q ;
wire \id_stage|reg_file|rd_data1~449_combout ;
wire \id_stage|reg_file|reg_file[29][21]~q ;
wire \id_stage|reg_file|reg_file[21][21]~q ;
wire \id_stage|reg_file|rd_data1~450_combout ;
wire \id_stage|reg_file|rd_data1~453_combout ;
wire \id_stage|reg_file|rd_data1~456_combout ;
wire \id_stage|reg_file|rd_data1~466_combout ;
wire \id_stage|reg_file|rd_data1~467_combout ;
wire \id_ex_buffer|EX_rs1~21_combout ;
wire \ex_stage|alu_oper1|out[21]~43_combout ;
wire \if_id_buffer|ID_INST~20_combout ;
wire \id_ex_buffer|EX_Immed~30_combout ;
wire \ex_stage|alu_oper2|out~61_combout ;
wire \id_stage|reg_file|rd_data2~443_combout ;
wire \id_stage|reg_file|rd_data2~444_combout ;
wire \id_stage|reg_file|rd_data2~436_combout ;
wire \id_stage|reg_file|rd_data2~437_combout ;
wire \id_stage|reg_file|rd_data2~440_combout ;
wire \id_stage|reg_file|rd_data2~438_combout ;
wire \id_stage|reg_file|rd_data2~439_combout ;
wire \id_stage|reg_file|rd_data2~441_combout ;
wire \id_stage|reg_file|rd_data2~442_combout ;
wire \id_stage|reg_file|rd_data2~426_combout ;
wire \id_stage|reg_file|rd_data2~427_combout ;
wire \id_stage|reg_file|rd_data2~430_combout ;
wire \id_stage|reg_file|rd_data2~431_combout ;
wire \id_stage|reg_file|rd_data2~428_combout ;
wire \id_stage|reg_file|rd_data2~429_combout ;
wire \id_stage|reg_file|rd_data2~432_combout ;
wire \id_stage|reg_file|rd_data2~433_combout ;
wire \id_stage|reg_file|rd_data2~434_combout ;
wire \id_stage|reg_file|rd_data2~435_combout ;
wire \id_stage|reg_file|rd_data2~445_combout ;
wire \id_stage|reg_file|rd_data2~446_combout ;
wire \id_ex_buffer|EX_rs2~20_combout ;
wire \ex_stage|alu_oper2|out~60_combout ;
wire \ex_stage|alu_oper2|out~62_combout ;
wire \ex_stage|alu|Mux23~0_combout ;
wire \ex_stage|alu|ShiftLeft0~38_combout ;
wire \ex_stage|alu|ShiftLeft0~39_combout ;
wire \ex_stage|alu|ShiftLeft0~40_combout ;
wire \ex_stage|alu|ShiftLeft0~41_combout ;
wire \ex_stage|alu|Mux23~1_combout ;
wire \if_id_buffer|ID_PC~26_combout ;
wire \id_ex_buffer|EX_PC~26_combout ;
wire \ex_stage|alu_oper1|out~52_combout ;
wire \ex_stage|alu|Mux26~0_combout ;
wire \mem_wb_buffer|WB_ALU_OUT~26_combout ;
wire \if_id_buffer|ID_PC~22_combout ;
wire \id_ex_buffer|EX_PC~22_combout ;
wire \ex_stage|alu_oper1|out~44_combout ;
wire \mem_wb_buffer|WB_ALU_OUT~22_combout ;
wire \ex_stage|store_rs2_mux|out~52_combout ;
wire \ex_stage|store_rs2_mux|out~53_combout ;
wire \ex_stage|store_rs2_mux|out~48_combout ;
wire \ex_stage|store_rs2_mux|out~49_combout ;
wire \ex_stage|store_rs2_mux|out~50_combout ;
wire \ex_stage|store_rs2_mux|out~51_combout ;
wire \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a23 ;
wire \mem_wb_buffer|WB_Data_mem_out~23_combout ;
wire \ex_stage|alu|ShiftLeft0~52_combout ;
wire \ex_stage|alu|ShiftLeft0~61_combout ;
wire \ex_stage|alu|ShiftLeft0~64_combout ;
wire \if_id_buffer|ID_PC~20_combout ;
wire \id_ex_buffer|EX_PC~20_combout ;
wire \ex_stage|alu_oper1|out[20]~40_combout ;
wire \id_stage|reg_file|reg_file[9][20]~q ;
wire \id_stage|reg_file|rd_data1~426_combout ;
wire \id_stage|reg_file|reg_file[11][20]~q ;
wire \id_stage|reg_file|reg_file[10][20]~q ;
wire \id_stage|reg_file|rd_data1~427_combout ;
wire \id_stage|reg_file|reg_file[12][20]~q ;
wire \id_stage|reg_file|reg_file[14][20]~q ;
wire \id_stage|reg_file|rd_data1~443_combout ;
wire \id_stage|reg_file|reg_file[13][20]~q ;
wire \id_stage|reg_file|reg_file[15][20]~q ;
wire \id_stage|reg_file|rd_data1~444_combout ;
wire \id_stage|reg_file|reg_file[3][20]~q ;
wire \id_stage|reg_file|reg_file[2][20]~q ;
wire \id_stage|reg_file|reg_file[1][20]~q ;
wire \id_stage|reg_file|reg_file[7][20]~q ;
wire \id_stage|reg_file|reg_file[5][20]~q ;
wire \id_stage|reg_file|reg_file[4][20]~q ;
wire \id_stage|reg_file|reg_file[6][20]~q ;
wire \id_stage|reg_file|rd_data1~438_combout ;
wire \id_stage|reg_file|rd_data1~439_combout ;
wire \id_stage|reg_file|rd_data1~440_combout ;
wire \id_stage|reg_file|rd_data1~441_combout ;
wire \id_stage|reg_file|reg_file[31][20]~q ;
wire \id_stage|reg_file|reg_file[27][20]~q ;
wire \id_stage|reg_file|reg_file[19][20]~q ;
wire \id_stage|reg_file|reg_file[23][20]~q ;
wire \id_stage|reg_file|rd_data1~435_combout ;
wire \id_stage|reg_file|rd_data1~436_combout ;
wire \id_stage|reg_file|reg_file[29][20]~q ;
wire \id_stage|reg_file|reg_file[25][20]~q ;
wire \id_stage|reg_file|reg_file[17][20]~q ;
wire \id_stage|reg_file|rd_data1~428_combout ;
wire \id_stage|reg_file|reg_file[21][20]~q ;
wire \id_stage|reg_file|rd_data1~429_combout ;
wire \id_stage|reg_file|reg_file[16][20]~q ;
wire \id_stage|reg_file|reg_file[24][20]~q ;
wire \id_stage|reg_file|rd_data1~432_combout ;
wire \id_stage|reg_file|reg_file[20][20]~q ;
wire \id_stage|reg_file|reg_file[28][20]~q ;
wire \id_stage|reg_file|rd_data1~433_combout ;
wire \id_stage|reg_file|reg_file[30][20]~q ;
wire \id_stage|reg_file|reg_file[26][20]~q ;
wire \id_stage|reg_file|reg_file[18][20]~q ;
wire \id_stage|reg_file|reg_file[22][20]~q ;
wire \id_stage|reg_file|rd_data1~430_combout ;
wire \id_stage|reg_file|rd_data1~431_combout ;
wire \id_stage|reg_file|rd_data1~434_combout ;
wire \id_stage|reg_file|rd_data1~437_combout ;
wire \id_stage|reg_file|rd_data1~442_combout ;
wire \id_stage|reg_file|rd_data1~445_combout ;
wire \id_stage|reg_file|rd_data1~446_combout ;
wire \id_ex_buffer|EX_rs1~20_combout ;
wire \ex_stage|alu_oper1|out[20]~41_combout ;
wire \ex_stage|alu|ShiftLeft0~119_combout ;
wire \if_id_buffer|ID_PC~23_combout ;
wire \id_ex_buffer|EX_PC~23_combout ;
wire \ex_stage|alu_oper1|out~46_combout ;
wire \id_stage|reg_file|reg_file[14][23]~q ;
wire \id_stage|reg_file|reg_file[12][23]~q ;
wire \id_stage|reg_file|reg_file[13][23]~q ;
wire \id_stage|reg_file|rd_data1~506_combout ;
wire \id_stage|reg_file|reg_file[15][23]~feeder_combout ;
wire \id_stage|reg_file|reg_file[15][23]~q ;
wire \id_stage|reg_file|rd_data1~507_combout ;
wire \id_stage|reg_file|reg_file[18][23]~q ;
wire \id_stage|reg_file|reg_file[22][23]~q ;
wire \id_stage|reg_file|rd_data1~489_combout ;
wire \id_stage|reg_file|reg_file[30][23]~q ;
wire \id_stage|reg_file|reg_file[26][23]~q ;
wire \id_stage|reg_file|rd_data1~490_combout ;
wire \id_stage|reg_file|reg_file[29][23]~q ;
wire \id_stage|reg_file|reg_file[17][23]~q ;
wire \id_stage|reg_file|reg_file[25][23]~q ;
wire \id_stage|reg_file|rd_data1~491_combout ;
wire \id_stage|reg_file|reg_file[21][23]~q ;
wire \id_stage|reg_file|rd_data1~492_combout ;
wire \id_stage|reg_file|reg_file[24][23]~q ;
wire \id_stage|reg_file|reg_file[16][23]~q ;
wire \id_stage|reg_file|rd_data1~493_combout ;
wire \id_stage|reg_file|reg_file[20][23]~q ;
wire \id_stage|reg_file|reg_file[28][23]~q ;
wire \id_stage|reg_file|rd_data1~494_combout ;
wire \id_stage|reg_file|rd_data1~495_combout ;
wire \id_stage|reg_file|reg_file[19][23]~q ;
wire \id_stage|reg_file|reg_file[23][23]~q ;
wire \id_stage|reg_file|rd_data1~496_combout ;
wire \id_stage|reg_file|reg_file[27][23]~q ;
wire \id_stage|reg_file|reg_file[31][23]~q ;
wire \id_stage|reg_file|rd_data1~497_combout ;
wire \id_stage|reg_file|rd_data1~498_combout ;
wire \id_stage|reg_file|reg_file[7][23]~q ;
wire \id_stage|reg_file|reg_file[4][23]~q ;
wire \id_stage|reg_file|reg_file[5][23]~feeder_combout ;
wire \id_stage|reg_file|reg_file[5][23]~q ;
wire \id_stage|reg_file|rd_data1~501_combout ;
wire \id_stage|reg_file|reg_file[6][23]~q ;
wire \id_stage|reg_file|rd_data1~502_combout ;
wire \id_stage|reg_file|reg_file[3][23]~q ;
wire \id_stage|reg_file|reg_file[1][23]~q ;
wire \id_stage|reg_file|reg_file[2][23]~q ;
wire \id_stage|reg_file|rd_data1~503_combout ;
wire \id_stage|reg_file|rd_data1~504_combout ;
wire \id_stage|reg_file|reg_file[11][23]~q ;
wire \id_stage|reg_file|reg_file[9][23]~q ;
wire \id_stage|reg_file|reg_file[8][23]~q ;
wire \id_stage|reg_file|reg_file[10][23]~q ;
wire \id_stage|reg_file|rd_data1~499_combout ;
wire \id_stage|reg_file|rd_data1~500_combout ;
wire \id_stage|reg_file|rd_data1~505_combout ;
wire \id_stage|reg_file|rd_data1~508_combout ;
wire \id_stage|reg_file|rd_data1~509_combout ;
wire \id_ex_buffer|EX_rs1~23_combout ;
wire \ex_stage|alu_oper1|out[23]~47_combout ;
wire \ex_stage|alu|ShiftLeft0~98_combout ;
wire \ex_stage|alu|ShiftLeft0~99_combout ;
wire \ex_stage|alu|ShiftLeft0~100_combout ;
wire \ex_stage|alu|Mux33~1_combout ;
wire \id_stage|reg_file|reg_file[15][31]~q ;
wire \id_stage|reg_file|reg_file[14][31]~q ;
wire \id_stage|reg_file|reg_file[13][31]~q ;
wire \id_stage|reg_file|reg_file[12][31]~q ;
wire \id_stage|reg_file|rd_data1~548_combout ;
wire \id_stage|reg_file|rd_data1~549_combout ;
wire \id_stage|reg_file|reg_file[18][31]~q ;
wire \id_stage|reg_file|reg_file[22][31]~q ;
wire \id_stage|reg_file|rd_data1~531_combout ;
wire \id_stage|reg_file|reg_file[30][31]~q ;
wire \id_stage|reg_file|reg_file[26][31]~q ;
wire \id_stage|reg_file|rd_data1~532_combout ;
wire \id_stage|reg_file|reg_file[28][31]~q ;
wire \id_stage|reg_file|reg_file[24][31]~q ;
wire \id_stage|reg_file|reg_file[20][31]~q ;
wire \id_stage|reg_file|reg_file[16][31]~q ;
wire \id_stage|reg_file|rd_data1~535_combout ;
wire \id_stage|reg_file|rd_data1~536_combout ;
wire \id_stage|reg_file|reg_file[29][31]~q ;
wire \id_stage|reg_file|reg_file[17][31]~q ;
wire \id_stage|reg_file|reg_file[25][31]~q ;
wire \id_stage|reg_file|rd_data1~533_combout ;
wire \id_stage|reg_file|reg_file[21][31]~q ;
wire \id_stage|reg_file|rd_data1~534_combout ;
wire \id_stage|reg_file|rd_data1~537_combout ;
wire \id_stage|reg_file|reg_file[31][31]~q ;
wire \id_stage|reg_file|reg_file[19][31]~q ;
wire \id_stage|reg_file|reg_file[23][31]~q ;
wire \id_stage|reg_file|rd_data1~538_combout ;
wire \id_stage|reg_file|reg_file[27][31]~q ;
wire \id_stage|reg_file|rd_data1~539_combout ;
wire \id_stage|reg_file|rd_data1~540_combout ;
wire \id_stage|reg_file|reg_file[11][31]~q ;
wire \id_stage|reg_file|reg_file[9][31]~q ;
wire \id_stage|reg_file|reg_file[8][31]~q ;
wire \id_stage|reg_file|reg_file[10][31]~q ;
wire \id_stage|reg_file|rd_data1~541_combout ;
wire \id_stage|reg_file|rd_data1~542_combout ;
wire \id_stage|reg_file|reg_file[1][31]~q ;
wire \id_stage|reg_file|reg_file[2][31]~q ;
wire \id_stage|reg_file|rd_data1~545_combout ;
wire \id_stage|reg_file|reg_file[3][31]~q ;
wire \id_stage|reg_file|reg_file[7][31]~q ;
wire \id_stage|reg_file|reg_file[4][31]~q ;
wire \id_stage|reg_file|reg_file[5][31]~q ;
wire \id_stage|reg_file|rd_data1~543_combout ;
wire \id_stage|reg_file|reg_file[6][31]~q ;
wire \id_stage|reg_file|rd_data1~544_combout ;
wire \id_stage|reg_file|rd_data1~546_combout ;
wire \id_stage|reg_file|rd_data1~547_combout ;
wire \id_stage|reg_file|rd_data1~550_combout ;
wire \id_stage|reg_file|rd_data1~551_combout ;
wire \id_ex_buffer|EX_rs1~25_combout ;
wire \ex_stage|alu_oper1|out[31]~51_combout ;
wire \if_id_buffer|ID_PC~25_combout ;
wire \id_ex_buffer|EX_PC~31_combout ;
wire \ex_stage|alu_oper1|out[25]~62_combout ;
wire \if_id_buffer|ID_INST~24_combout ;
wire \id_ex_buffer|EX_Immed~35_combout ;
wire \ex_stage|alu_oper2|out~89_combout ;
wire \id_stage|reg_file|reg_file[27][25]~q ;
wire \id_stage|reg_file|reg_file[31][25]~q ;
wire \id_stage|reg_file|reg_file[23][25]~q ;
wire \id_stage|reg_file|reg_file[19][25]~q ;
wire \id_stage|reg_file|rd_data2~664_combout ;
wire \id_stage|reg_file|rd_data2~665_combout ;
wire \id_stage|reg_file|reg_file[30][25]~q ;
wire \id_stage|reg_file|reg_file[26][25]~q ;
wire \id_stage|reg_file|reg_file[22][25]~q ;
wire \id_stage|reg_file|reg_file[18][25]~q ;
wire \id_stage|reg_file|rd_data2~657_combout ;
wire \id_stage|reg_file|rd_data2~658_combout ;
wire \id_stage|reg_file|reg_file[20][25]~q ;
wire \id_stage|reg_file|reg_file[28][25]~q ;
wire \id_stage|reg_file|reg_file[24][25]~q ;
wire \id_stage|reg_file|reg_file[16][25]~q ;
wire \id_stage|reg_file|rd_data2~661_combout ;
wire \id_stage|reg_file|rd_data2~662_combout ;
wire \id_stage|reg_file|reg_file[21][25]~q ;
wire \id_stage|reg_file|reg_file[29][25]~q ;
wire \id_stage|reg_file|reg_file[25][25]~q ;
wire \id_stage|reg_file|reg_file[17][25]~q ;
wire \id_stage|reg_file|rd_data2~659_combout ;
wire \id_stage|reg_file|rd_data2~660_combout ;
wire \id_stage|reg_file|rd_data2~663_combout ;
wire \id_stage|reg_file|rd_data2~666_combout ;
wire \id_stage|reg_file|reg_file[13][25]~q ;
wire \id_stage|reg_file|reg_file[12][25]~q ;
wire \id_stage|reg_file|rd_data2~674_combout ;
wire \id_stage|reg_file|reg_file[14][25]~q ;
wire \id_stage|reg_file|reg_file[15][25]~feeder_combout ;
wire \id_stage|reg_file|reg_file[15][25]~q ;
wire \id_stage|reg_file|rd_data2~675_combout ;
wire \id_stage|reg_file|reg_file[10][25]~q ;
wire \id_stage|reg_file|reg_file[8][25]~q ;
wire \id_stage|reg_file|rd_data2~667_combout ;
wire \id_stage|reg_file|reg_file[11][25]~q ;
wire \id_stage|reg_file|reg_file[9][25]~q ;
wire \id_stage|reg_file|rd_data2~668_combout ;
wire \id_stage|reg_file|reg_file[1][25]~q ;
wire \id_stage|reg_file|reg_file[2][25]~q ;
wire \id_stage|reg_file|rd_data2~671_combout ;
wire \id_stage|reg_file|reg_file[3][25]~q ;
wire \id_stage|reg_file|reg_file[6][25]~q ;
wire \id_stage|reg_file|reg_file[7][25]~q ;
wire \id_stage|reg_file|reg_file[5][25]~q ;
wire \id_stage|reg_file|reg_file[4][25]~q ;
wire \id_stage|reg_file|rd_data2~669_combout ;
wire \id_stage|reg_file|rd_data2~670_combout ;
wire \id_stage|reg_file|rd_data2~672_combout ;
wire \id_stage|reg_file|rd_data2~673_combout ;
wire \id_stage|reg_file|rd_data2~676_combout ;
wire \id_stage|reg_file|rd_data2~677_combout ;
wire \id_ex_buffer|EX_rs2~31_combout ;
wire \ex_stage|alu_oper2|out~88_combout ;
wire \ex_stage|alu_oper2|out~90_combout ;
wire \ex_stage|alu|Mux27~5_combout ;
wire \ex_stage|alu|Add0~78_combout ;
wire \if_id_buffer|ID_PC~24_combout ;
wire \id_ex_buffer|EX_PC~30_combout ;
wire \ex_stage|alu_oper1|out~60_combout ;
wire \id_stage|reg_file|reg_file[15][24]~q ;
wire \id_stage|reg_file|reg_file[13][24]~q ;
wire \id_stage|reg_file|reg_file[14][24]~q ;
wire \id_stage|reg_file|reg_file[12][24]~q ;
wire \id_stage|reg_file|rd_data1~653_combout ;
wire \id_stage|reg_file|rd_data1~654_combout ;
wire \id_stage|reg_file|reg_file[9][24]~q ;
wire \id_stage|reg_file|reg_file[8][24]~q ;
wire \id_stage|reg_file|rd_data1~636_combout ;
wire \id_stage|reg_file|reg_file[11][24]~q ;
wire \id_stage|reg_file|reg_file[10][24]~q ;
wire \id_stage|reg_file|rd_data1~637_combout ;
wire \id_stage|reg_file|reg_file[3][24]~q ;
wire \id_stage|reg_file|reg_file[2][24]~q ;
wire \id_stage|reg_file|reg_file[1][24]~q ;
wire \id_stage|reg_file|reg_file[5][24]~feeder_combout ;
wire \id_stage|reg_file|reg_file[5][24]~q ;
wire \id_stage|reg_file|reg_file[4][24]~q ;
wire \id_stage|reg_file|reg_file[6][24]~q ;
wire \id_stage|reg_file|rd_data1~648_combout ;
wire \id_stage|reg_file|reg_file[7][24]~q ;
wire \id_stage|reg_file|rd_data1~649_combout ;
wire \id_stage|reg_file|rd_data1~650_combout ;
wire \id_stage|reg_file|rd_data1~651_combout ;
wire \id_stage|reg_file|reg_file[28][24]~q ;
wire \id_stage|reg_file|reg_file[20][24]~q ;
wire \id_stage|reg_file|reg_file[16][24]~q ;
wire \id_stage|reg_file|reg_file[24][24]~q ;
wire \id_stage|reg_file|rd_data1~642_combout ;
wire \id_stage|reg_file|rd_data1~643_combout ;
wire \id_stage|reg_file|reg_file[30][24]~q ;
wire \id_stage|reg_file|reg_file[26][24]~q ;
wire \id_stage|reg_file|reg_file[18][24]~q ;
wire \id_stage|reg_file|reg_file[22][24]~q ;
wire \id_stage|reg_file|rd_data1~640_combout ;
wire \id_stage|reg_file|rd_data1~641_combout ;
wire \id_stage|reg_file|rd_data1~644_combout ;
wire \id_stage|reg_file|reg_file[29][24]~q ;
wire \id_stage|reg_file|reg_file[21][24]~q ;
wire \id_stage|reg_file|reg_file[17][24]~q ;
wire \id_stage|reg_file|reg_file[25][24]~q ;
wire \id_stage|reg_file|rd_data1~638_combout ;
wire \id_stage|reg_file|rd_data1~639_combout ;
wire \id_stage|reg_file|reg_file[31][24]~feeder_combout ;
wire \id_stage|reg_file|reg_file[31][24]~q ;
wire \id_stage|reg_file|reg_file[19][24]~feeder_combout ;
wire \id_stage|reg_file|reg_file[19][24]~q ;
wire \id_stage|reg_file|reg_file[23][24]~q ;
wire \id_stage|reg_file|rd_data1~645_combout ;
wire \id_stage|reg_file|reg_file[27][24]~q ;
wire \id_stage|reg_file|rd_data1~646_combout ;
wire \id_stage|reg_file|rd_data1~647_combout ;
wire \id_stage|reg_file|rd_data1~652_combout ;
wire \id_stage|reg_file|rd_data1~655_combout ;
wire \id_stage|reg_file|rd_data1~656_combout ;
wire \id_ex_buffer|EX_rs1~30_combout ;
wire \ex_stage|alu_oper1|out[24]~61_combout ;
wire \ex_stage|alu_oper2|out~69_combout ;
wire \if_id_buffer|ID_INST~22_combout ;
wire \id_ex_buffer|EX_Immed~33_combout ;
wire \ex_stage|alu_oper2|out~70_combout ;
wire \ex_stage|alu_oper2|out~71_combout ;
wire \ex_stage|alu|Add0~71_combout ;
wire \id_stage|reg_file|reg_file[15][22]~q ;
wire \id_stage|reg_file|reg_file[13][22]~q ;
wire \id_stage|reg_file|reg_file[14][22]~q ;
wire \id_stage|reg_file|reg_file[12][22]~q ;
wire \id_stage|reg_file|rd_data2~485_combout ;
wire \id_stage|reg_file|rd_data2~486_combout ;
wire \id_stage|reg_file|reg_file[23][22]~q ;
wire \id_stage|reg_file|reg_file[19][22]~q ;
wire \id_stage|reg_file|rd_data2~477_combout ;
wire \id_stage|reg_file|reg_file[27][22]~q ;
wire \id_stage|reg_file|reg_file[31][22]~q ;
wire \id_stage|reg_file|rd_data2~478_combout ;
wire \id_stage|reg_file|reg_file[26][22]~q ;
wire \id_stage|reg_file|reg_file[30][22]~q ;
wire \id_stage|reg_file|reg_file[22][22]~q ;
wire \id_stage|reg_file|reg_file[18][22]~q ;
wire \id_stage|reg_file|rd_data2~472_combout ;
wire \id_stage|reg_file|rd_data2~473_combout ;
wire \id_stage|reg_file|reg_file[20][22]~q ;
wire \id_stage|reg_file|reg_file[28][22]~q ;
wire \id_stage|reg_file|reg_file[24][22]~q ;
wire \id_stage|reg_file|reg_file[16][22]~q ;
wire \id_stage|reg_file|rd_data2~474_combout ;
wire \id_stage|reg_file|rd_data2~475_combout ;
wire \id_stage|reg_file|rd_data2~476_combout ;
wire \id_stage|reg_file|reg_file[21][22]~q ;
wire \id_stage|reg_file|reg_file[29][22]~q ;
wire \id_stage|reg_file|reg_file[25][22]~q ;
wire \id_stage|reg_file|reg_file[17][22]~q ;
wire \id_stage|reg_file|rd_data2~470_combout ;
wire \id_stage|reg_file|rd_data2~471_combout ;
wire \id_stage|reg_file|rd_data2~479_combout ;
wire \id_stage|reg_file|reg_file[2][22]~q ;
wire \id_stage|reg_file|reg_file[3][22]~q ;
wire \id_stage|reg_file|reg_file[1][22]~q ;
wire \id_stage|reg_file|reg_file[5][22]~q ;
wire \id_stage|reg_file|reg_file[7][22]~q ;
wire \id_stage|reg_file|reg_file[6][22]~q ;
wire \id_stage|reg_file|reg_file[4][22]~q ;
wire \id_stage|reg_file|rd_data2~480_combout ;
wire \id_stage|reg_file|rd_data2~481_combout ;
wire \id_stage|reg_file|rd_data2~482_combout ;
wire \id_stage|reg_file|rd_data2~483_combout ;
wire \id_stage|reg_file|rd_data2~484_combout ;
wire \id_stage|reg_file|reg_file[11][22]~q ;
wire \id_stage|reg_file|reg_file[10][22]~q ;
wire \id_stage|reg_file|reg_file[8][22]~q ;
wire \id_stage|reg_file|reg_file[9][22]~q ;
wire \id_stage|reg_file|rd_data2~468_combout ;
wire \id_stage|reg_file|rd_data2~469_combout ;
wire \id_stage|reg_file|rd_data2~487_combout ;
wire \id_stage|reg_file|rd_data2~488_combout ;
wire \id_ex_buffer|EX_rs2~22_combout ;
wire \if_id_buffer|ID_INST~21_combout ;
wire \id_ex_buffer|EX_Immed~32_combout ;
wire \ex_stage|alu_oper2|out~67_combout ;
wire \ex_stage|alu_oper2|out~66_combout ;
wire \ex_stage|alu_oper2|out~68_combout ;
wire \ex_stage|alu|Add0~68_combout ;
wire \ex_stage|alu|Add0~65_combout ;
wire \ex_stage|alu|Add0~62_combout ;
wire \ex_stage|alu|Add0~61 ;
wire \ex_stage|alu|Add0~64 ;
wire \ex_stage|alu|Add0~67 ;
wire \ex_stage|alu|Add0~70 ;
wire \ex_stage|alu|Add0~73 ;
wire \ex_stage|alu|Add0~80_combout ;
wire \ex_stage|store_rs2_mux|out~62_combout ;
wire \ex_stage|store_rs2_mux|out~63_combout ;
wire \ex_stage|store_rs2_mux|out~56_combout ;
wire \ex_stage|store_rs2_mux|out~57_combout ;
wire \ex_stage|store_rs2_mux|out~58_combout ;
wire \ex_stage|store_rs2_mux|out~59_combout ;
wire \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a30 ;
wire \mem_wb_buffer|WB_Data_mem_out~27_combout ;
wire \mem_wb_buffer|WB_ALU_OUT~27_combout ;
wire \wb_stage|wdata_to_reg_file[30]~27_combout ;
wire \id_stage|reg_file|reg_file[11][30]~q ;
wire \id_stage|reg_file|reg_file[10][30]~q ;
wire \id_stage|reg_file|reg_file[9][30]~q ;
wire \id_stage|reg_file|reg_file[8][30]~q ;
wire \id_stage|reg_file|rd_data2~573_combout ;
wire \id_stage|reg_file|rd_data2~574_combout ;
wire \id_stage|reg_file|reg_file[15][30]~q ;
wire \id_stage|reg_file|reg_file[12][30]~q ;
wire \id_stage|reg_file|reg_file[14][30]~q ;
wire \id_stage|reg_file|rd_data2~590_combout ;
wire \id_stage|reg_file|reg_file[13][30]~q ;
wire \id_stage|reg_file|rd_data2~591_combout ;
wire \id_stage|reg_file|reg_file[3][30]~feeder_combout ;
wire \id_stage|reg_file|reg_file[3][30]~q ;
wire \id_stage|reg_file|reg_file[2][30]~q ;
wire \id_stage|reg_file|reg_file[1][30]~q ;
wire \id_stage|reg_file|reg_file[4][30]~q ;
wire \id_stage|reg_file|reg_file[6][30]~q ;
wire \id_stage|reg_file|rd_data2~585_combout ;
wire \id_stage|reg_file|reg_file[7][30]~q ;
wire \id_stage|reg_file|reg_file[5][30]~q ;
wire \id_stage|reg_file|rd_data2~586_combout ;
wire \id_stage|reg_file|rd_data2~587_combout ;
wire \id_stage|reg_file|rd_data2~588_combout ;
wire \id_stage|reg_file|reg_file[21][30]~q ;
wire \id_stage|reg_file|reg_file[29][30]~q ;
wire \id_stage|reg_file|reg_file[25][30]~q ;
wire \id_stage|reg_file|reg_file[17][30]~q ;
wire \id_stage|reg_file|rd_data2~575_combout ;
wire \id_stage|reg_file|rd_data2~576_combout ;
wire \id_stage|reg_file|reg_file[23][30]~q ;
wire \id_stage|reg_file|reg_file[19][30]~q ;
wire \id_stage|reg_file|rd_data2~582_combout ;
wire \id_stage|reg_file|reg_file[31][30]~q ;
wire \id_stage|reg_file|reg_file[27][30]~q ;
wire \id_stage|reg_file|rd_data2~583_combout ;
wire \id_stage|reg_file|reg_file[22][30]~q ;
wire \id_stage|reg_file|reg_file[18][30]~q ;
wire \id_stage|reg_file|rd_data2~577_combout ;
wire \id_stage|reg_file|reg_file[26][30]~q ;
wire \id_stage|reg_file|reg_file[30][30]~q ;
wire \id_stage|reg_file|rd_data2~578_combout ;
wire \id_stage|reg_file|reg_file[28][30]~feeder_combout ;
wire \id_stage|reg_file|reg_file[28][30]~q ;
wire \id_stage|reg_file|reg_file[20][30]~q ;
wire \id_stage|reg_file|reg_file[24][30]~q ;
wire \id_stage|reg_file|reg_file[16][30]~q ;
wire \id_stage|reg_file|rd_data2~579_combout ;
wire \id_stage|reg_file|rd_data2~580_combout ;
wire \id_stage|reg_file|rd_data2~581_combout ;
wire \id_stage|reg_file|rd_data2~584_combout ;
wire \id_stage|reg_file|rd_data2~589_combout ;
wire \id_stage|reg_file|rd_data2~592_combout ;
wire \id_stage|reg_file|rd_data2~593_combout ;
wire \id_ex_buffer|EX_rs2~27_combout ;
wire \ex_stage|alu_oper2|out~79_combout ;
wire \ex_stage|alu_oper2|out~80_combout ;
wire \if_stage|new_PC|Add0~53 ;
wire \if_stage|new_PC|Add0~55 ;
wire \if_stage|new_PC|Add0~56_combout ;
wire \if_id_buffer|ID_PC~29_combout ;
wire \id_stage|immed_gen|Immed[31]~34_combout ;
wire \id_stage|immed_gen|Immed[25]~33_combout ;
wire \if_id_buffer|ID_INST~23_combout ;
wire \id_stage|immed_gen|Immed[24]~32_combout ;
wire \id_stage|immed_gen|Immed[23]~31_combout ;
wire \id_stage|immed_gen|Immed[22]~30_combout ;
wire \id_stage|immed_gen|Immed[21]~29_combout ;
wire \id_stage|immed_gen|Immed[20]~28_combout ;
wire \id_stage|immed_gen|Immed[19]~27_combout ;
wire \id_stage|immed_gen|Immed[18]~26_combout ;
wire \id_stage|immed_gen|Immed[17]~23_combout ;
wire \id_stage|immed_gen|Immed[17]~24_combout ;
wire \if_id_buffer|ID_PC~17_combout ;
wire \id_stage|immed_gen|Immed[16]~21_combout ;
wire \id_stage|immed_gen|Immed[16]~22_combout ;
wire \id_stage|immed_gen|Immed[15]~19_combout ;
wire \if_id_buffer|ID_INST~26_combout ;
wire \id_stage|immed_gen|Immed[14]~18_combout ;
wire \if_id_buffer|ID_PC~14_combout ;
wire \id_stage|immed_gen|Immed[13]~17_combout ;
wire \id_stage|immed_gen|Immed[12]~16_combout ;
wire \if_id_buffer|ID_PC~12_combout ;
wire \if_id_buffer|ID_INST~16_combout ;
wire \id_stage|immed_gen|Immed[11]~15_combout ;
wire \if_stage|new_PC|Add0~19 ;
wire \if_stage|new_PC|Add0~20_combout ;
wire \id_ex_buffer|EX_PFC[10]~53 ;
wire \id_ex_buffer|EX_PFC[11]~54_combout ;
wire \if_stage|pc_src_mux|out~80_combout ;
wire \id_stage|Add0~21 ;
wire \id_stage|Add0~22_combout ;
wire \if_stage|pc_src_mux|out~166_combout ;
wire \if_stage|pc_src_mux|out~81_combout ;
wire \if_stage|pc_src_mux|out~82_combout ;
wire \if_id_buffer|ID_PC~11_combout ;
wire \id_stage|Add0~23 ;
wire \id_stage|Add0~25 ;
wire \id_stage|Add0~27 ;
wire \id_stage|Add0~29 ;
wire \id_stage|Add0~31 ;
wire \id_stage|Add0~33 ;
wire \id_stage|Add0~35 ;
wire \id_stage|Add0~37 ;
wire \id_stage|Add0~39 ;
wire \id_stage|Add0~41 ;
wire \id_stage|Add0~43 ;
wire \id_stage|Add0~45 ;
wire \id_stage|Add0~47 ;
wire \id_stage|Add0~49 ;
wire \id_stage|Add0~51 ;
wire \id_stage|Add0~53 ;
wire \id_stage|Add0~55 ;
wire \id_stage|Add0~57 ;
wire \id_stage|Add0~58_combout ;
wire \if_stage|pc_src_mux|out~148_combout ;
wire \if_stage|pc_src_mux|out~149_combout ;
wire \id_ex_buffer|EX_PFC[28]~89 ;
wire \id_ex_buffer|EX_PFC[29]~90_combout ;
wire \if_stage|pc_src_mux|out~147_combout ;
wire \if_stage|pc_src_mux|out~150_combout ;
wire \if_stage|new_PC|Add0~57 ;
wire \if_stage|new_PC|Add0~58_combout ;
wire \id_ex_buffer|EX_PFC[29]~91 ;
wire \id_ex_buffer|EX_PFC[30]~92_combout ;
wire \if_stage|pc_src_mux|out~151_combout ;
wire \id_stage|Add0~59 ;
wire \id_stage|Add0~60_combout ;
wire \if_stage|pc_src_mux|out~152_combout ;
wire \if_stage|pc_src_mux|out~153_combout ;
wire \if_stage|pc_src_mux|out~154_combout ;
wire \if_id_buffer|ID_PC~30_combout ;
wire \id_ex_buffer|EX_PC~27_combout ;
wire \ex_stage|alu_oper1|out~54_combout ;
wire \id_stage|reg_file|rd_data1~590_combout ;
wire \id_stage|reg_file|rd_data1~591_combout ;
wire \id_stage|reg_file|rd_data1~573_combout ;
wire \id_stage|reg_file|rd_data1~574_combout ;
wire \id_stage|reg_file|rd_data1~585_combout ;
wire \id_stage|reg_file|rd_data1~586_combout ;
wire \id_stage|reg_file|rd_data1~587_combout ;
wire \id_stage|reg_file|rd_data1~588_combout ;
wire \id_stage|reg_file|rd_data1~582_combout ;
wire \id_stage|reg_file|rd_data1~583_combout ;
wire \id_stage|reg_file|rd_data1~575_combout ;
wire \id_stage|reg_file|rd_data1~576_combout ;
wire \id_stage|reg_file|rd_data1~577_combout ;
wire \id_stage|reg_file|rd_data1~578_combout ;
wire \id_stage|reg_file|rd_data1~579_combout ;
wire \id_stage|reg_file|rd_data1~580_combout ;
wire \id_stage|reg_file|rd_data1~581_combout ;
wire \id_stage|reg_file|rd_data1~584_combout ;
wire \id_stage|reg_file|rd_data1~589_combout ;
wire \id_stage|reg_file|rd_data1~592_combout ;
wire \id_stage|reg_file|rd_data1~593_combout ;
wire \id_ex_buffer|EX_rs1~27_combout ;
wire \ex_stage|alu_oper1|out[30]~55_combout ;
wire \ex_stage|alu|Mux32~0_combout ;
wire \ex_stage|alu|Add0~93_combout ;
wire \ex_stage|alu|Add0~74_combout ;
wire \ex_stage|alu|Add0~75_combout ;
wire \ex_stage|alu|Add0~76_combout ;
wire \ex_stage|alu|Add0~77_combout ;
wire \ex_stage|alu|Add0~83 ;
wire \ex_stage|alu|Add0~85 ;
wire \ex_stage|alu|Add0~87 ;
wire \ex_stage|alu|Add0~89 ;
wire \ex_stage|alu|Add0~91 ;
wire \ex_stage|alu|Add0~94_combout ;
wire \ex_stage|alu|ShiftLeft0~111_combout ;
wire \ex_stage|alu|ShiftLeft0~46_combout ;
wire \ex_stage|alu|Mux33~5_combout ;
wire \ex_stage|alu|Mux32~2_combout ;
wire \ex_stage|alu|ShiftLeft0~120_combout ;
wire \ex_stage|alu|ShiftLeft0~109_combout ;
wire \ex_stage|alu|ShiftLeft0~110_combout ;
wire \ex_stage|alu|Mux32~3_combout ;
wire \ex_stage|alu|ShiftLeft0~93_combout ;
wire \ex_stage|alu|ShiftLeft0~96_combout ;
wire \ex_stage|alu|ShiftLeft0~82_combout ;
wire \ex_stage|alu|ShiftLeft0~86_combout ;
wire \ex_stage|alu|ShiftLeft0~97_combout ;
wire \ex_stage|alu|ShiftRight0~59_combout ;
wire \ex_stage|alu|ShiftRight0~125_combout ;
wire \ex_stage|alu|ShiftLeft0~49_combout ;
wire \ex_stage|alu|ShiftLeft0~50_combout ;
wire \ex_stage|alu|ShiftLeft0~47_combout ;
wire \ex_stage|alu|ShiftLeft0~48_combout ;
wire \ex_stage|alu|ShiftLeft0~51_combout ;
wire \ex_stage|alu|ShiftLeft0~116_combout ;
wire \ex_stage|alu|ShiftLeft0~53_combout ;
wire \ex_stage|alu|ShiftLeft0~43_combout ;
wire \ex_stage|alu|ShiftLeft0~55_combout ;
wire \ex_stage|alu|ShiftLeft0~56_combout ;
wire \ex_stage|alu|Mux32~4_combout ;
wire \ex_stage|alu|Mux32~5_combout ;
wire \ex_stage|alu|Mux32~6_combout ;
wire \ex_stage|alu|Mux32~1_combout ;
wire \ex_stage|alu|Mux32~7_combout ;
wire \ex_stage|alu|Mux32~8_combout ;
wire \ex_stage|alu|Mux34~0_combout ;
wire \ex_stage|alu|Mux34~0clkctrl_outclk ;
wire \ex_mem_buffer|MEM_ALU_OUT~27_combout ;
wire \ex_stage|store_rs2_mux|out~54_combout ;
wire \ex_stage|store_rs2_mux|out~55_combout ;
wire \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a27 ;
wire \mem_wb_buffer|WB_Data_mem_out~28_combout ;
wire \mem_wb_buffer|WB_ALU_OUT~28_combout ;
wire \wb_stage|wdata_to_reg_file[27]~28_combout ;
wire \id_stage|reg_file|reg_file[6][27]~feeder_combout ;
wire \id_stage|reg_file|reg_file[6][27]~q ;
wire \id_stage|reg_file|reg_file[7][27]~q ;
wire \id_stage|reg_file|reg_file[5][27]~feeder_combout ;
wire \id_stage|reg_file|reg_file[5][27]~q ;
wire \id_stage|reg_file|reg_file[4][27]~q ;
wire \id_stage|reg_file|rd_data2~606_combout ;
wire \id_stage|reg_file|rd_data2~607_combout ;
wire \id_stage|reg_file|reg_file[1][27]~q ;
wire \id_stage|reg_file|reg_file[2][27]~q ;
wire \id_stage|reg_file|rd_data2~608_combout ;
wire \id_stage|reg_file|reg_file[3][27]~q ;
wire \id_stage|reg_file|rd_data2~609_combout ;
wire \id_stage|reg_file|reg_file[9][27]~q ;
wire \id_stage|reg_file|reg_file[11][27]~q ;
wire \id_stage|reg_file|reg_file[10][27]~q ;
wire \id_stage|reg_file|reg_file[8][27]~q ;
wire \id_stage|reg_file|rd_data2~604_combout ;
wire \id_stage|reg_file|rd_data2~605_combout ;
wire \id_stage|reg_file|rd_data2~610_combout ;
wire \id_stage|reg_file|reg_file[30][27]~q ;
wire \id_stage|reg_file|reg_file[26][27]~q ;
wire \id_stage|reg_file|reg_file[22][27]~q ;
wire \id_stage|reg_file|reg_file[18][27]~q ;
wire \id_stage|reg_file|rd_data2~594_combout ;
wire \id_stage|reg_file|rd_data2~595_combout ;
wire \id_stage|reg_file|reg_file[27][27]~q ;
wire \id_stage|reg_file|reg_file[31][27]~q ;
wire \id_stage|reg_file|reg_file[23][27]~q ;
wire \id_stage|reg_file|reg_file[19][27]~q ;
wire \id_stage|reg_file|rd_data2~601_combout ;
wire \id_stage|reg_file|rd_data2~602_combout ;
wire \id_stage|reg_file|reg_file[25][27]~q ;
wire \id_stage|reg_file|reg_file[17][27]~q ;
wire \id_stage|reg_file|rd_data2~596_combout ;
wire \id_stage|reg_file|reg_file[21][27]~q ;
wire \id_stage|reg_file|reg_file[29][27]~q ;
wire \id_stage|reg_file|rd_data2~597_combout ;
wire \id_stage|reg_file|reg_file[20][27]~q ;
wire \id_stage|reg_file|reg_file[28][27]~q ;
wire \id_stage|reg_file|reg_file[24][27]~q ;
wire \id_stage|reg_file|reg_file[16][27]~q ;
wire \id_stage|reg_file|rd_data2~598_combout ;
wire \id_stage|reg_file|rd_data2~599_combout ;
wire \id_stage|reg_file|rd_data2~600_combout ;
wire \id_stage|reg_file|rd_data2~603_combout ;
wire \id_stage|reg_file|reg_file[13][27]~q ;
wire \id_stage|reg_file|reg_file[12][27]~q ;
wire \id_stage|reg_file|rd_data2~611_combout ;
wire \id_stage|reg_file|reg_file[14][27]~q ;
wire \id_stage|reg_file|reg_file[15][27]~q ;
wire \id_stage|reg_file|rd_data2~612_combout ;
wire \id_stage|reg_file|rd_data2~613_combout ;
wire \id_stage|reg_file|rd_data2~614_combout ;
wire \id_ex_buffer|EX_rs2~28_combout ;
wire \ex_stage|alu_oper2|out~81_combout ;
wire \ex_stage|alu_oper2|out~82_combout ;
wire \ex_stage|alu|Mux29~5_combout ;
wire \ex_stage|alu|Add0~86_combout ;
wire \ex_stage|alu|ShiftLeft0~59_combout ;
wire \ex_stage|alu|ShiftLeft0~70_combout ;
wire \ex_stage|alu|ShiftLeft0~58_combout ;
wire \ex_stage|alu|ShiftLeft0~71_combout ;
wire \ex_stage|alu|Mux6~0_combout ;
wire \ex_stage|alu|Mux6~1_combout ;
wire \ex_stage|alu|ShiftLeft0~107_combout ;
wire \ex_stage|alu|ShiftLeft0~102_combout ;
wire \ex_stage|alu|ShiftLeft0~108_combout ;
wire \ex_stage|alu|Mux29~0_combout ;
wire \ex_stage|alu|Mux29~1_combout ;
wire \ex_stage|alu|Mux29~2_combout ;
wire \ex_stage|alu|Mux29~3_combout ;
wire \ex_stage|alu|ShiftRight0~66_combout ;
wire \ex_stage|alu|ShiftRight0~50_combout ;
wire \ex_stage|alu|ShiftRight0~67_combout ;
wire \ex_stage|alu|ShiftRight0~87_combout ;
wire \ex_stage|alu|Mux29~4_combout ;
wire \ex_stage|alu|Mux29~6_combout ;
wire \ex_stage|alu|Mux29~7_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT~28_combout ;
wire \id_ex_buffer|EX_PC~28_combout ;
wire \ex_stage|alu_oper1|out~56_combout ;
wire \id_stage|reg_file|rd_data1~611_combout ;
wire \id_stage|reg_file|rd_data1~612_combout ;
wire \id_stage|reg_file|rd_data1~606_combout ;
wire \id_stage|reg_file|rd_data1~607_combout ;
wire \id_stage|reg_file|rd_data1~608_combout ;
wire \id_stage|reg_file|rd_data1~609_combout ;
wire \id_stage|reg_file|rd_data1~604_combout ;
wire \id_stage|reg_file|rd_data1~605_combout ;
wire \id_stage|reg_file|rd_data1~610_combout ;
wire \id_stage|reg_file|rd_data1~601_combout ;
wire \id_stage|reg_file|rd_data1~602_combout ;
wire \id_stage|reg_file|rd_data1~594_combout ;
wire \id_stage|reg_file|rd_data1~595_combout ;
wire \id_stage|reg_file|rd_data1~598_combout ;
wire \id_stage|reg_file|rd_data1~599_combout ;
wire \id_stage|reg_file|rd_data1~596_combout ;
wire \id_stage|reg_file|rd_data1~597_combout ;
wire \id_stage|reg_file|rd_data1~600_combout ;
wire \id_stage|reg_file|rd_data1~603_combout ;
wire \id_stage|reg_file|rd_data1~613_combout ;
wire \id_stage|reg_file|rd_data1~614_combout ;
wire \id_ex_buffer|EX_rs1~28_combout ;
wire \ex_stage|alu_oper1|out[27]~57_combout ;
wire \ex_stage|alu|ShiftRight0~119_combout ;
wire \ex_stage|alu|ShiftRight0~24_combout ;
wire \ex_stage|alu|ShiftRight0~25_combout ;
wire \ex_stage|alu|ShiftRight0~79_combout ;
wire \ex_stage|alu|Mux26~4_combout ;
wire \ex_stage|alu|ShiftLeft0~118_combout ;
wire \ex_stage|alu|ShiftLeft0~91_combout ;
wire \ex_stage|alu|ShiftLeft0~67_combout ;
wire \ex_stage|alu|ShiftLeft0~104_combout ;
wire \ex_stage|alu|ShiftLeft0~113_combout ;
wire \ex_stage|alu|Mux26~1_combout ;
wire \ex_stage|alu|Mux26~2_combout ;
wire \ex_stage|alu|Mux26~3_combout ;
wire \ex_stage|alu|Mux26~5_combout ;
wire \ex_stage|alu|Mux26~6_combout ;
wire \ex_stage|alu|Mux26~7_combout ;
wire \ex_stage|alu|Mux26~8_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT~30_combout ;
wire \ex_stage|store_rs2_mux|out~60_combout ;
wire \ex_stage|store_rs2_mux|out~61_combout ;
wire \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \mem_wb_buffer|WB_Data_mem_out~30_combout ;
wire \mem_wb_buffer|WB_ALU_OUT~30_combout ;
wire \wb_stage|wdata_to_reg_file[24]~30_combout ;
wire \id_stage|reg_file|rd_data2~653_combout ;
wire \id_stage|reg_file|rd_data2~654_combout ;
wire \id_stage|reg_file|rd_data2~636_combout ;
wire \id_stage|reg_file|rd_data2~637_combout ;
wire \id_stage|reg_file|rd_data2~645_combout ;
wire \id_stage|reg_file|rd_data2~646_combout ;
wire \id_stage|reg_file|rd_data2~642_combout ;
wire \id_stage|reg_file|rd_data2~643_combout ;
wire \id_stage|reg_file|rd_data2~640_combout ;
wire \id_stage|reg_file|rd_data2~641_combout ;
wire \id_stage|reg_file|rd_data2~644_combout ;
wire \id_stage|reg_file|rd_data2~638_combout ;
wire \id_stage|reg_file|rd_data2~639_combout ;
wire \id_stage|reg_file|rd_data2~647_combout ;
wire \id_stage|reg_file|rd_data2~648_combout ;
wire \id_stage|reg_file|rd_data2~649_combout ;
wire \id_stage|reg_file|rd_data2~650_combout ;
wire \id_stage|reg_file|rd_data2~651_combout ;
wire \id_stage|reg_file|rd_data2~652_combout ;
wire \id_stage|reg_file|rd_data2~655_combout ;
wire \id_stage|reg_file|rd_data2~656_combout ;
wire \id_ex_buffer|EX_rs2~30_combout ;
wire \ex_stage|alu_oper2|out~85_combout ;
wire \id_ex_buffer|EX_Immed~34_combout ;
wire \ex_stage|alu_oper2|out~86_combout ;
wire \ex_stage|alu_oper2|out~87_combout ;
wire \ex_stage|alu|Add0~79_combout ;
wire \ex_stage|alu|Add0~81 ;
wire \ex_stage|alu|Add0~82_combout ;
wire \ex_stage|alu|Mux27~3_combout ;
wire \ex_stage|alu|ShiftRight0~48_combout ;
wire \ex_stage|alu|ShiftRight0~49_combout ;
wire \ex_stage|alu|ShiftRight0~83_combout ;
wire \ex_stage|alu|ShiftLeft0~83_combout ;
wire \ex_stage|alu|ShiftLeft0~44_combout ;
wire \ex_stage|alu|ShiftLeft0~84_combout ;
wire \ex_stage|alu|ShiftLeft0~42_combout ;
wire \ex_stage|alu|ShiftLeft0~68_combout ;
wire \ex_stage|alu|ShiftLeft0~69_combout ;
wire \ex_stage|alu|ShiftLeft0~94_combout ;
wire \ex_stage|alu|ShiftLeft0~103_combout ;
wire \ex_stage|alu|ShiftLeft0~105_combout ;
wire \ex_stage|alu|Mux27~0_combout ;
wire \ex_stage|alu|Mux27~1_combout ;
wire \ex_stage|alu|Mux27~2_combout ;
wire \ex_stage|alu|Mux27~4_combout ;
wire \ex_stage|alu|Mux27~6_combout ;
wire \ex_stage|alu|Mux27~7_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT~31_combout ;
wire \mem_wb_buffer|WB_ALU_OUT~31_combout ;
wire \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a25 ;
wire \mem_wb_buffer|WB_Data_mem_out~31_combout ;
wire \wb_stage|wdata_to_reg_file[25]~31_combout ;
wire \id_stage|reg_file|rd_data1~667_combout ;
wire \id_stage|reg_file|rd_data1~668_combout ;
wire \id_stage|reg_file|rd_data1~671_combout ;
wire \id_stage|reg_file|rd_data1~669_combout ;
wire \id_stage|reg_file|rd_data1~670_combout ;
wire \id_stage|reg_file|rd_data1~672_combout ;
wire \id_stage|reg_file|rd_data1~673_combout ;
wire \id_stage|reg_file|rd_data1~657_combout ;
wire \id_stage|reg_file|rd_data1~658_combout ;
wire \id_stage|reg_file|rd_data1~661_combout ;
wire \id_stage|reg_file|rd_data1~662_combout ;
wire \id_stage|reg_file|rd_data1~659_combout ;
wire \id_stage|reg_file|rd_data1~660_combout ;
wire \id_stage|reg_file|rd_data1~663_combout ;
wire \id_stage|reg_file|rd_data1~664_combout ;
wire \id_stage|reg_file|rd_data1~665_combout ;
wire \id_stage|reg_file|rd_data1~666_combout ;
wire \id_stage|reg_file|rd_data1~674_combout ;
wire \id_stage|reg_file|rd_data1~675_combout ;
wire \id_stage|reg_file|rd_data1~676_combout ;
wire \id_stage|reg_file|rd_data1~677_combout ;
wire \id_ex_buffer|EX_rs1~31_combout ;
wire \ex_stage|alu_oper1|out[25]~63_combout ;
wire \ex_stage|alu|ShiftRight0~124_combout ;
wire \ex_stage|alu|ShiftRight0~68_combout ;
wire \ex_stage|alu|ShiftRight0~69_combout ;
wire \ex_stage|alu|ShiftRight0~92_combout ;
wire \ex_stage|alu|ShiftLeft0~60_combout ;
wire \ex_stage|alu|Mux25~2_combout ;
wire \ex_stage|alu|Mux25~3_combout ;
wire \ex_stage|alu|Mux25~4_combout ;
wire \ex_stage|Equal2~18_combout ;
wire \ex_stage|alu|Add0~72_combout ;
wire \ex_stage|alu|Mux25~1_combout ;
wire \ex_stage|alu|Mux25~0_combout ;
wire \ex_stage|alu|Mux25~5_combout ;
wire \ex_stage|alu|Mux25~6_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT~23_combout ;
wire \mem_wb_buffer|WB_ALU_OUT~23_combout ;
wire \wb_stage|wdata_to_reg_file[23]~23_combout ;
wire \id_stage|reg_file|rd_data2~506_combout ;
wire \id_stage|reg_file|rd_data2~507_combout ;
wire \id_stage|reg_file|rd_data2~501_combout ;
wire \id_stage|reg_file|rd_data2~502_combout ;
wire \id_stage|reg_file|rd_data2~503_combout ;
wire \id_stage|reg_file|rd_data2~504_combout ;
wire \id_stage|reg_file|rd_data2~499_combout ;
wire \id_stage|reg_file|rd_data2~500_combout ;
wire \id_stage|reg_file|rd_data2~505_combout ;
wire \id_stage|reg_file|rd_data2~496_combout ;
wire \id_stage|reg_file|rd_data2~497_combout ;
wire \id_stage|reg_file|rd_data2~489_combout ;
wire \id_stage|reg_file|rd_data2~490_combout ;
wire \id_stage|reg_file|rd_data2~493_combout ;
wire \id_stage|reg_file|rd_data2~494_combout ;
wire \id_stage|reg_file|rd_data2~491_combout ;
wire \id_stage|reg_file|rd_data2~492_combout ;
wire \id_stage|reg_file|rd_data2~495_combout ;
wire \id_stage|reg_file|rd_data2~498_combout ;
wire \id_stage|reg_file|rd_data2~508_combout ;
wire \id_stage|reg_file|rd_data2~509_combout ;
wire \id_ex_buffer|EX_rs2~23_combout ;
wire \ex_stage|store_rs2_mux|out~46_combout ;
wire \ex_stage|store_rs2_mux|out~47_combout ;
wire \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a22 ;
wire \mem_wb_buffer|WB_Data_mem_out~22_combout ;
wire \wb_stage|wdata_to_reg_file[22]~22_combout ;
wire \id_stage|reg_file|rd_data1~480_combout ;
wire \id_stage|reg_file|rd_data1~481_combout ;
wire \id_stage|reg_file|rd_data1~482_combout ;
wire \id_stage|reg_file|rd_data1~483_combout ;
wire \id_stage|reg_file|rd_data1~477_combout ;
wire \id_stage|reg_file|rd_data1~478_combout ;
wire \id_stage|reg_file|rd_data1~470_combout ;
wire \id_stage|reg_file|rd_data1~471_combout ;
wire \id_stage|reg_file|rd_data1~472_combout ;
wire \id_stage|reg_file|rd_data1~473_combout ;
wire \id_stage|reg_file|rd_data1~474_combout ;
wire \id_stage|reg_file|rd_data1~475_combout ;
wire \id_stage|reg_file|rd_data1~476_combout ;
wire \id_stage|reg_file|rd_data1~479_combout ;
wire \id_stage|reg_file|rd_data1~484_combout ;
wire \id_stage|reg_file|rd_data1~468_combout ;
wire \id_stage|reg_file|rd_data1~469_combout ;
wire \id_stage|reg_file|rd_data1~485_combout ;
wire \id_stage|reg_file|rd_data1~486_combout ;
wire \id_stage|reg_file|rd_data1~487_combout ;
wire \id_stage|reg_file|rd_data1~488_combout ;
wire \id_ex_buffer|EX_rs1~22_combout ;
wire \ex_stage|alu_oper1|out[22]~45_combout ;
wire \ex_stage|alu|Mux24~1_combout ;
wire \ex_stage|alu|Mux24~2_combout ;
wire \ex_stage|alu|ShiftRight0~121_combout ;
wire \ex_stage|alu|ShiftRight0~41_combout ;
wire \ex_stage|alu|ShiftRight0~52_combout ;
wire \ex_stage|alu|ShiftRight0~51_combout ;
wire \ex_stage|alu|ShiftRight0~53_combout ;
wire \ex_stage|alu|ShiftRight0~65_combout ;
wire \ex_stage|alu|Mux24~3_combout ;
wire \ex_stage|alu|Mux24~4_combout ;
wire \ex_stage|alu|Add0~69_combout ;
wire \ex_stage|alu|Mux24~5_combout ;
wire \ex_stage|alu|Mux24~0_combout ;
wire \ex_stage|alu|Mux24~6_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT~22_combout ;
wire \ex_stage|store_rs2_mux|out~44_combout ;
wire \ex_stage|store_rs2_mux|out~45_combout ;
wire \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a26 ;
wire \mem_wb_buffer|WB_Data_mem_out~26_combout ;
wire \wb_stage|wdata_to_reg_file[26]~26_combout ;
wire \id_stage|reg_file|reg_file[15][26]~q ;
wire \id_stage|reg_file|reg_file[13][26]~q ;
wire \id_stage|reg_file|reg_file[14][26]~q ;
wire \id_stage|reg_file|reg_file[12][26]~q ;
wire \id_stage|reg_file|rd_data2~569_combout ;
wire \id_stage|reg_file|rd_data2~570_combout ;
wire \id_stage|reg_file|reg_file[11][26]~q ;
wire \id_stage|reg_file|reg_file[10][26]~q ;
wire \id_stage|reg_file|reg_file[9][26]~q ;
wire \id_stage|reg_file|reg_file[8][26]~q ;
wire \id_stage|reg_file|rd_data2~552_combout ;
wire \id_stage|reg_file|rd_data2~553_combout ;
wire \id_stage|reg_file|reg_file[2][26]~feeder_combout ;
wire \id_stage|reg_file|reg_file[2][26]~q ;
wire \id_stage|reg_file|reg_file[1][26]~q ;
wire \id_stage|reg_file|reg_file[5][26]~q ;
wire \id_stage|reg_file|reg_file[7][26]~q ;
wire \id_stage|reg_file|reg_file[6][26]~q ;
wire \id_stage|reg_file|reg_file[4][26]~q ;
wire \id_stage|reg_file|rd_data2~564_combout ;
wire \id_stage|reg_file|rd_data2~565_combout ;
wire \id_stage|reg_file|rd_data2~566_combout ;
wire \id_stage|reg_file|reg_file[3][26]~q ;
wire \id_stage|reg_file|rd_data2~567_combout ;
wire \id_stage|reg_file|reg_file[17][26]~q ;
wire \id_stage|reg_file|reg_file[25][26]~q ;
wire \id_stage|reg_file|rd_data2~554_combout ;
wire \id_stage|reg_file|reg_file[21][26]~q ;
wire \id_stage|reg_file|reg_file[29][26]~q ;
wire \id_stage|reg_file|rd_data2~555_combout ;
wire \id_stage|reg_file|reg_file[27][26]~q ;
wire \id_stage|reg_file|reg_file[31][26]~q ;
wire \id_stage|reg_file|reg_file[23][26]~q ;
wire \id_stage|reg_file|reg_file[19][26]~q ;
wire \id_stage|reg_file|rd_data2~561_combout ;
wire \id_stage|reg_file|rd_data2~562_combout ;
wire \id_stage|reg_file|reg_file[26][26]~q ;
wire \id_stage|reg_file|reg_file[30][26]~q ;
wire \id_stage|reg_file|reg_file[22][26]~q ;
wire \id_stage|reg_file|reg_file[18][26]~q ;
wire \id_stage|reg_file|rd_data2~556_combout ;
wire \id_stage|reg_file|rd_data2~557_combout ;
wire \id_stage|reg_file|reg_file[24][26]~q ;
wire \id_stage|reg_file|reg_file[16][26]~q ;
wire \id_stage|reg_file|rd_data2~558_combout ;
wire \id_stage|reg_file|reg_file[28][26]~q ;
wire \id_stage|reg_file|reg_file[20][26]~q ;
wire \id_stage|reg_file|rd_data2~559_combout ;
wire \id_stage|reg_file|rd_data2~560_combout ;
wire \id_stage|reg_file|rd_data2~563_combout ;
wire \id_stage|reg_file|rd_data2~568_combout ;
wire \id_stage|reg_file|rd_data2~571_combout ;
wire \id_stage|reg_file|rd_data2~572_combout ;
wire \id_ex_buffer|EX_rs2~26_combout ;
wire \ex_stage|alu_oper2|out~77_combout ;
wire \ex_stage|alu_oper2|out~78_combout ;
wire \ex_stage|alu|Mux28~3_combout ;
wire \ex_stage|alu|ShiftLeft0~72_combout ;
wire \ex_stage|alu|ShiftRight0~90_combout ;
wire \ex_stage|alu|ShiftLeft0~74_combout ;
wire \ex_stage|alu|ShiftLeft0~73_combout ;
wire \ex_stage|alu|ShiftLeft0~75_combout ;
wire \ex_stage|alu|ShiftLeft0~87_combout ;
wire \ex_stage|alu|Mux28~0_combout ;
wire \ex_stage|alu|Mux28~1_combout ;
wire \ex_stage|alu|Mux28~2_combout ;
wire \ex_stage|alu|Mux28~4_combout ;
wire \ex_stage|alu|Mux28~5_combout ;
wire \ex_stage|alu|Add0~84_combout ;
wire \ex_stage|alu|Mux28~6_combout ;
wire \ex_stage|alu|Mux28~7_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT~26_combout ;
wire \id_stage|reg_file|rd_data1~569_combout ;
wire \id_stage|reg_file|rd_data1~570_combout ;
wire \id_stage|reg_file|rd_data1~552_combout ;
wire \id_stage|reg_file|rd_data1~553_combout ;
wire \id_stage|reg_file|rd_data1~564_combout ;
wire \id_stage|reg_file|rd_data1~565_combout ;
wire \id_stage|reg_file|rd_data1~566_combout ;
wire \id_stage|reg_file|rd_data1~567_combout ;
wire \id_stage|reg_file|rd_data1~556_combout ;
wire \id_stage|reg_file|rd_data1~557_combout ;
wire \id_stage|reg_file|rd_data1~558_combout ;
wire \id_stage|reg_file|rd_data1~559_combout ;
wire \id_stage|reg_file|rd_data1~560_combout ;
wire \id_stage|reg_file|rd_data1~554_combout ;
wire \id_stage|reg_file|rd_data1~555_combout ;
wire \id_stage|reg_file|rd_data1~561_combout ;
wire \id_stage|reg_file|rd_data1~562_combout ;
wire \id_stage|reg_file|rd_data1~563_combout ;
wire \id_stage|reg_file|rd_data1~568_combout ;
wire \id_stage|reg_file|rd_data1~571_combout ;
wire \id_stage|reg_file|rd_data1~572_combout ;
wire \id_ex_buffer|EX_rs1~26_combout ;
wire \ex_stage|alu_oper1|out[26]~53_combout ;
wire \ex_stage|alu|ShiftRight0~39_combout ;
wire \ex_stage|alu|ShiftRight0~40_combout ;
wire \ex_stage|alu|ShiftRight0~26_combout ;
wire \ex_stage|alu|ShiftRight0~42_combout ;
wire \ex_stage|alu|ShiftRight0~43_combout ;
wire \ex_stage|alu|ShiftRight0~118_combout ;
wire \ex_stage|alu|Mux23~2_combout ;
wire \ex_stage|alu|ShiftLeft0~95_combout ;
wire \ex_stage|alu|ShiftLeft0~45_combout ;
wire \ex_stage|alu|Mux23~3_combout ;
wire \ex_stage|alu|Mux23~4_combout ;
wire \ex_stage|alu|Add0~66_combout ;
wire \ex_stage|alu|Mux23~5_combout ;
wire \ex_stage|alu|Mux23~6_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT~21_combout ;
wire \mem_wb_buffer|WB_ALU_OUT~21_combout ;
wire \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a21 ;
wire \mem_wb_buffer|WB_Data_mem_out~21_combout ;
wire \wb_stage|wdata_to_reg_file[21]~21_combout ;
wire \ex_stage|store_rs2_mux|out~42_combout ;
wire \ex_stage|store_rs2_mux|out~43_combout ;
wire \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a20 ;
wire \mem_wb_buffer|WB_Data_mem_out~20_combout ;
wire \mem_wb_buffer|WB_ALU_OUT~20_combout ;
wire \wb_stage|wdata_to_reg_file[20]~20_combout ;
wire \id_stage|reg_file|reg_file[8][20]~q ;
wire \id_stage|reg_file|rd_data2~447_combout ;
wire \id_stage|reg_file|rd_data2~448_combout ;
wire \id_stage|reg_file|rd_data2~464_combout ;
wire \id_stage|reg_file|rd_data2~465_combout ;
wire \id_stage|reg_file|rd_data2~459_combout ;
wire \id_stage|reg_file|rd_data2~460_combout ;
wire \id_stage|reg_file|rd_data2~461_combout ;
wire \id_stage|reg_file|rd_data2~462_combout ;
wire \id_stage|reg_file|rd_data2~449_combout ;
wire \id_stage|reg_file|rd_data2~450_combout ;
wire \id_stage|reg_file|rd_data2~456_combout ;
wire \id_stage|reg_file|rd_data2~457_combout ;
wire \id_stage|reg_file|rd_data2~451_combout ;
wire \id_stage|reg_file|rd_data2~452_combout ;
wire \id_stage|reg_file|rd_data2~453_combout ;
wire \id_stage|reg_file|rd_data2~454_combout ;
wire \id_stage|reg_file|rd_data2~455_combout ;
wire \id_stage|reg_file|rd_data2~458_combout ;
wire \id_stage|reg_file|rd_data2~463_combout ;
wire \id_stage|reg_file|rd_data2~466_combout ;
wire \id_stage|reg_file|rd_data2~467_combout ;
wire \id_ex_buffer|EX_rs2~21_combout ;
wire \id_ex_buffer|EX_Immed~31_combout ;
wire \ex_stage|alu_oper2|out~64_combout ;
wire \ex_stage|alu_oper2|out~63_combout ;
wire \ex_stage|alu_oper2|out~65_combout ;
wire \ex_stage|alu|Mux22~2_combout ;
wire \ex_stage|alu|ShiftLeft0~92_combout ;
wire \ex_stage|alu|Mux22~3_combout ;
wire \ex_stage|alu|ShiftRight0~120_combout ;
wire \ex_stage|alu|ShiftRight0~27_combout ;
wire \ex_stage|alu|ShiftRight0~28_combout ;
wire \ex_stage|alu|ShiftRight0~117_combout ;
wire \ex_stage|alu|Mux22~4_combout ;
wire \ex_stage|alu|ShiftLeft0~36_combout ;
wire \ex_stage|alu|Mux22~5_combout ;
wire \ex_stage|alu|Add0~63_combout ;
wire \ex_stage|alu|Mux22~6_combout ;
wire \ex_stage|alu|Mux22~8_combout ;
wire \ex_stage|alu|Mux22~7_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT~20_combout ;
wire \ex_stage|store_rs2_mux|out~40_combout ;
wire \ex_stage|store_rs2_mux|out~41_combout ;
wire \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a31 ;
wire \mem_wb_buffer|WB_Data_mem_out~25_combout ;
wire \wb_stage|wdata_to_reg_file[31]~25_combout ;
wire \id_stage|reg_file|rd_data2~548_combout ;
wire \id_stage|reg_file|rd_data2~549_combout ;
wire \id_stage|reg_file|rd_data2~543_combout ;
wire \id_stage|reg_file|rd_data2~544_combout ;
wire \id_stage|reg_file|rd_data2~545_combout ;
wire \id_stage|reg_file|rd_data2~546_combout ;
wire \id_stage|reg_file|rd_data2~541_combout ;
wire \id_stage|reg_file|rd_data2~542_combout ;
wire \id_stage|reg_file|rd_data2~547_combout ;
wire \id_stage|reg_file|rd_data2~531_combout ;
wire \id_stage|reg_file|rd_data2~532_combout ;
wire \id_stage|reg_file|rd_data2~533_combout ;
wire \id_stage|reg_file|rd_data2~534_combout ;
wire \id_stage|reg_file|rd_data2~535_combout ;
wire \id_stage|reg_file|rd_data2~536_combout ;
wire \id_stage|reg_file|rd_data2~537_combout ;
wire \id_stage|reg_file|rd_data2~538_combout ;
wire \id_stage|reg_file|rd_data2~539_combout ;
wire \id_stage|reg_file|rd_data2~540_combout ;
wire \id_stage|reg_file|rd_data2~550_combout ;
wire \id_stage|reg_file|rd_data2~551_combout ;
wire \id_ex_buffer|EX_rs2~25_combout ;
wire \ex_stage|alu_oper2|out~75_combout ;
wire \ex_stage|alu_oper2|out~76_combout ;
wire \ex_stage|alu|Mux33~3_combout ;
wire \ex_stage|alu|Mux33~8_combout ;
wire \ex_stage|alu|ShiftRight0~73_combout ;
wire \ex_stage|alu|Mux33~9_combout ;
wire \ex_stage|alu|ShiftLeft0~106_combout ;
wire \ex_stage|alu|Mux33~6_combout ;
wire \ex_stage|alu|Mux33~7_combout ;
wire \ex_stage|alu|Mux33~10_combout ;
wire \ex_stage|Equal2~30_combout ;
wire \ex_stage|alu|Add0~92_combout ;
wire \ex_stage|alu|Add0~95 ;
wire \ex_stage|alu|Add0~96_combout ;
wire \ex_stage|alu|Mux33~4_combout ;
wire \ex_stage|alu|Mux33~11_combout ;
wire \ex_stage|alu|Mux33~12_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT~25_combout ;
wire \if_stage|new_PC|Add0~59 ;
wire \if_stage|new_PC|Add0~60_combout ;
wire \id_ex_buffer|EX_PFC[30]~93 ;
wire \id_ex_buffer|EX_PFC[31]~94_combout ;
wire \if_stage|pc_src_mux|out~155_combout ;
wire \if_stage|pc_src_mux|out~156_combout ;
wire \id_stage|Add0~61 ;
wire \id_stage|Add0~62_combout ;
wire \if_stage|pc_src_mux|out~157_combout ;
wire \if_stage|pc_src_mux|out~158_combout ;
wire \if_stage|pc_src_mux|out~159_combout ;
wire \if_id_buffer|ID_PC~31_combout ;
wire \id_ex_buffer|EX_PC~25_combout ;
wire \ex_stage|alu_oper1|out[31]~50_combout ;
wire \ex_stage|alu|ShiftRight0~128_combout ;
wire \ex_stage|alu|ShiftRight0~115_combout ;
wire \ex_stage|alu|ShiftRight0~54_combout ;
wire \ex_stage|alu|ShiftRight0~70_combout ;
wire \ex_stage|alu|ShiftRight0~84_combout ;
wire \ex_stage|alu|ShiftRight0~116_combout ;
wire \ex_stage|alu|Mux21~2_combout ;
wire \ex_stage|alu|Mux21~3_combout ;
wire \ex_stage|alu|Mux21~5_combout ;
wire \ex_stage|alu|Mux21~6_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT~19_combout ;
wire \ex_stage|store_rs2_mux|out~38_combout ;
wire \ex_stage|store_rs2_mux|out~39_combout ;
wire \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a29 ;
wire \mem_wb_buffer|WB_Data_mem_out~24_combout ;
wire \mem_wb_buffer|WB_ALU_OUT~24_combout ;
wire \wb_stage|wdata_to_reg_file[29]~24_combout ;
wire \id_stage|reg_file|reg_file[13][29]~q ;
wire \id_stage|reg_file|reg_file[12][29]~q ;
wire \id_stage|reg_file|rd_data2~527_combout ;
wire \id_stage|reg_file|reg_file[14][29]~q ;
wire \id_stage|reg_file|reg_file[15][29]~feeder_combout ;
wire \id_stage|reg_file|reg_file[15][29]~q ;
wire \id_stage|reg_file|rd_data2~528_combout ;
wire \id_stage|reg_file|reg_file[17][29]~q ;
wire \id_stage|reg_file|reg_file[25][29]~q ;
wire \id_stage|reg_file|rd_data2~512_combout ;
wire \id_stage|reg_file|reg_file[21][29]~q ;
wire \id_stage|reg_file|reg_file[29][29]~q ;
wire \id_stage|reg_file|rd_data2~513_combout ;
wire \id_stage|reg_file|reg_file[24][29]~q ;
wire \id_stage|reg_file|reg_file[16][29]~q ;
wire \id_stage|reg_file|rd_data2~514_combout ;
wire \id_stage|reg_file|reg_file[28][29]~q ;
wire \id_stage|reg_file|reg_file[20][29]~q ;
wire \id_stage|reg_file|rd_data2~515_combout ;
wire \id_stage|reg_file|rd_data2~516_combout ;
wire \id_stage|reg_file|reg_file[22][29]~q ;
wire \id_stage|reg_file|reg_file[18][29]~q ;
wire \id_stage|reg_file|rd_data2~510_combout ;
wire \id_stage|reg_file|reg_file[26][29]~q ;
wire \id_stage|reg_file|reg_file[30][29]~q ;
wire \id_stage|reg_file|rd_data2~511_combout ;
wire \id_stage|reg_file|reg_file[27][29]~q ;
wire \id_stage|reg_file|reg_file[31][29]~q ;
wire \id_stage|reg_file|reg_file[23][29]~q ;
wire \id_stage|reg_file|reg_file[19][29]~q ;
wire \id_stage|reg_file|rd_data2~517_combout ;
wire \id_stage|reg_file|rd_data2~518_combout ;
wire \id_stage|reg_file|rd_data2~519_combout ;
wire \id_stage|reg_file|reg_file[9][29]~q ;
wire \id_stage|reg_file|reg_file[11][29]~q ;
wire \id_stage|reg_file|reg_file[10][29]~q ;
wire \id_stage|reg_file|reg_file[8][29]~q ;
wire \id_stage|reg_file|rd_data2~520_combout ;
wire \id_stage|reg_file|rd_data2~521_combout ;
wire \id_stage|reg_file|reg_file[2][29]~feeder_combout ;
wire \id_stage|reg_file|reg_file[2][29]~q ;
wire \id_stage|reg_file|reg_file[1][29]~q ;
wire \id_stage|reg_file|rd_data2~524_combout ;
wire \id_stage|reg_file|reg_file[3][29]~q ;
wire \id_stage|reg_file|reg_file[6][29]~feeder_combout ;
wire \id_stage|reg_file|reg_file[6][29]~q ;
wire \id_stage|reg_file|reg_file[7][29]~q ;
wire \id_stage|reg_file|reg_file[5][29]~q ;
wire \id_stage|reg_file|reg_file[4][29]~q ;
wire \id_stage|reg_file|rd_data2~522_combout ;
wire \id_stage|reg_file|rd_data2~523_combout ;
wire \id_stage|reg_file|rd_data2~525_combout ;
wire \id_stage|reg_file|rd_data2~526_combout ;
wire \id_stage|reg_file|rd_data2~529_combout ;
wire \id_stage|reg_file|rd_data2~530_combout ;
wire \id_ex_buffer|EX_rs2~24_combout ;
wire \ex_stage|alu_oper2|out~73_combout ;
wire \ex_stage|alu_oper2|out~74_combout ;
wire \ex_stage|alu|Add0~90_combout ;
wire \ex_stage|alu|Mux31~3_combout ;
wire \ex_stage|alu|Mux4~6_combout ;
wire \ex_stage|alu|Mux31~1_combout ;
wire \ex_stage|alu|Mux31~2_combout ;
wire \ex_stage|alu|Mux31~5_combout ;
wire \ex_stage|alu|Mux31~4_combout ;
wire \ex_stage|alu|ShiftRight0~123_combout ;
wire \ex_stage|Equal2~20_combout ;
wire \ex_stage|alu|Mux31~6_combout ;
wire \ex_stage|alu|ShiftLeft0~101_combout ;
wire \ex_stage|alu|Mux31~7_combout ;
wire \ex_stage|alu|Mux31~8_combout ;
wire \ex_stage|alu|Mux31~9_combout ;
wire \ex_stage|alu|Mux31~10_combout ;
wire \ex_stage|alu|Mux4~18_combout ;
wire \ex_stage|alu|Mux31~0_combout ;
wire \ex_stage|alu|Mux31~11_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT~24_combout ;
wire \id_ex_buffer|EX_PC~24_combout ;
wire \ex_stage|alu_oper1|out~48_combout ;
wire \id_stage|reg_file|rd_data1~524_combout ;
wire \id_stage|reg_file|rd_data1~522_combout ;
wire \id_stage|reg_file|rd_data1~523_combout ;
wire \id_stage|reg_file|rd_data1~525_combout ;
wire \id_stage|reg_file|rd_data1~520_combout ;
wire \id_stage|reg_file|rd_data1~521_combout ;
wire \id_stage|reg_file|rd_data1~526_combout ;
wire \id_stage|reg_file|rd_data1~510_combout ;
wire \id_stage|reg_file|rd_data1~511_combout ;
wire \id_stage|reg_file|rd_data1~512_combout ;
wire \id_stage|reg_file|rd_data1~513_combout ;
wire \id_stage|reg_file|rd_data1~514_combout ;
wire \id_stage|reg_file|rd_data1~515_combout ;
wire \id_stage|reg_file|rd_data1~516_combout ;
wire \id_stage|reg_file|rd_data1~517_combout ;
wire \id_stage|reg_file|rd_data1~518_combout ;
wire \id_stage|reg_file|rd_data1~519_combout ;
wire \id_stage|reg_file|rd_data1~527_combout ;
wire \id_stage|reg_file|rd_data1~528_combout ;
wire \id_stage|reg_file|rd_data1~529_combout ;
wire \id_stage|reg_file|rd_data1~530_combout ;
wire \id_ex_buffer|EX_rs1~24_combout ;
wire \ex_stage|alu_oper1|out[29]~49_combout ;
wire \ex_stage|alu|ShiftRight0~37_combout ;
wire \ex_stage|alu|ShiftRight0~78_combout ;
wire \ex_stage|alu|ShiftRight0~100_combout ;
wire \ex_stage|alu|ShiftRight0~30_combout ;
wire \ex_stage|alu|ShiftRight0~29_combout ;
wire \ex_stage|alu|ShiftRight0~31_combout ;
wire \ex_stage|alu|ShiftRight0~74_combout ;
wire \ex_stage|alu|ShiftRight0~101_combout ;
wire \ex_stage|alu|Mux18~3_combout ;
wire \ex_stage|alu|Mux18~4_combout ;
wire \ex_stage|alu|Add0~51_combout ;
wire \ex_stage|alu|Mux18~2_combout ;
wire \ex_stage|alu|Mux18~5_combout ;
wire \ex_stage|alu|Mux18~1_combout ;
wire \ex_stage|alu|Mux18~6_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT~16_combout ;
wire \ex_stage|store_rs2_mux|out~32_combout ;
wire \ex_stage|store_rs2_mux|out~33_combout ;
wire \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a5 ;
wire \mem_wb_buffer|WB_Data_mem_out~15_combout ;
wire \wb_stage|wdata_to_reg_file[5]~15_combout ;
wire \ex_stage|store_rs2_mux|out~30_combout ;
wire \ex_stage|store_rs2_mux|out~31_combout ;
wire \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a17 ;
wire \mem_wb_buffer|WB_Data_mem_out~17_combout ;
wire \wb_stage|wdata_to_reg_file[17]~17_combout ;
wire \id_stage|reg_file|reg_file[30][17]~q ;
wire \id_stage|reg_file|reg_file[22][17]~q ;
wire \id_stage|reg_file|reg_file[18][17]~q ;
wire \id_stage|reg_file|rd_data2~342_combout ;
wire \id_stage|reg_file|reg_file[26][17]~q ;
wire \id_stage|reg_file|rd_data2~343_combout ;
wire \id_stage|reg_file|reg_file[23][17]~q ;
wire \id_stage|reg_file|reg_file[19][17]~q ;
wire \id_stage|reg_file|rd_data2~349_combout ;
wire \id_stage|reg_file|reg_file[31][17]~q ;
wire \id_stage|reg_file|reg_file[27][17]~q ;
wire \id_stage|reg_file|rd_data2~350_combout ;
wire \id_stage|reg_file|reg_file[20][17]~q ;
wire \id_stage|reg_file|reg_file[28][17]~q ;
wire \id_stage|reg_file|reg_file[24][17]~q ;
wire \id_stage|reg_file|reg_file[16][17]~q ;
wire \id_stage|reg_file|rd_data2~346_combout ;
wire \id_stage|reg_file|rd_data2~347_combout ;
wire \id_stage|reg_file|reg_file[21][17]~q ;
wire \id_stage|reg_file|reg_file[29][17]~q ;
wire \id_stage|reg_file|reg_file[25][17]~q ;
wire \id_stage|reg_file|reg_file[17][17]~q ;
wire \id_stage|reg_file|rd_data2~344_combout ;
wire \id_stage|reg_file|rd_data2~345_combout ;
wire \id_stage|reg_file|rd_data2~348_combout ;
wire \id_stage|reg_file|rd_data2~351_combout ;
wire \id_stage|reg_file|reg_file[15][17]~feeder_combout ;
wire \id_stage|reg_file|reg_file[15][17]~q ;
wire \id_stage|reg_file|reg_file[14][17]~q ;
wire \id_stage|reg_file|reg_file[13][17]~q ;
wire \id_stage|reg_file|reg_file[12][17]~q ;
wire \id_stage|reg_file|rd_data2~359_combout ;
wire \id_stage|reg_file|rd_data2~360_combout ;
wire \id_stage|reg_file|reg_file[1][17]~q ;
wire \id_stage|reg_file|reg_file[2][17]~q ;
wire \id_stage|reg_file|rd_data2~356_combout ;
wire \id_stage|reg_file|reg_file[6][17]~q ;
wire \id_stage|reg_file|reg_file[7][17]~feeder_combout ;
wire \id_stage|reg_file|reg_file[7][17]~q ;
wire \id_stage|reg_file|reg_file[5][17]~q ;
wire \id_stage|reg_file|reg_file[4][17]~q ;
wire \id_stage|reg_file|rd_data2~354_combout ;
wire \id_stage|reg_file|rd_data2~355_combout ;
wire \id_stage|reg_file|reg_file[3][17]~q ;
wire \id_stage|reg_file|rd_data2~357_combout ;
wire \id_stage|reg_file|reg_file[10][17]~q ;
wire \id_stage|reg_file|reg_file[8][17]~q ;
wire \id_stage|reg_file|rd_data2~352_combout ;
wire \id_stage|reg_file|reg_file[9][17]~q ;
wire \id_stage|reg_file|reg_file[11][17]~q ;
wire \id_stage|reg_file|rd_data2~353_combout ;
wire \id_stage|reg_file|rd_data2~358_combout ;
wire \id_stage|reg_file|rd_data2~361_combout ;
wire \id_stage|reg_file|rd_data2~362_combout ;
wire \id_ex_buffer|EX_rs2~16_combout ;
wire \ex_stage|alu_oper2|out~48_combout ;
wire \id_ex_buffer|EX_Immed~26_combout ;
wire \ex_stage|alu_oper2|out~49_combout ;
wire \ex_stage|alu_oper2|out~50_combout ;
wire \ex_stage|alu|Mux19~2_combout ;
wire \ex_stage|alu|ShiftRight0~122_combout ;
wire \ex_stage|alu|ShiftRight0~44_combout ;
wire \ex_stage|alu|ShiftRight0~80_combout ;
wire \ex_stage|alu|ShiftRight0~110_combout ;
wire \ex_stage|alu|ShiftRight0~111_combout ;
wire \ex_stage|alu|Mux19~0_combout ;
wire \ex_stage|alu|Mux19~3_combout ;
wire \ex_stage|alu|Mux19~4_combout ;
wire \ex_stage|alu|Add0~54_combout ;
wire \ex_stage|alu|Mux19~5_combout ;
wire \ex_stage|alu|Mux19~1_combout ;
wire \ex_stage|alu|Mux19~6_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT~17_combout ;
wire \id_ex_buffer|EX_PC~17_combout ;
wire \ex_stage|alu_oper1|out~34_combout ;
wire \id_stage|reg_file|rd_data1~377_combout ;
wire \id_stage|reg_file|rd_data1~375_combout ;
wire \id_stage|reg_file|rd_data1~376_combout ;
wire \id_stage|reg_file|rd_data1~378_combout ;
wire \id_stage|reg_file|rd_data1~373_combout ;
wire \id_stage|reg_file|rd_data1~374_combout ;
wire \id_stage|reg_file|rd_data1~379_combout ;
wire \id_stage|reg_file|rd_data1~380_combout ;
wire \id_stage|reg_file|rd_data1~381_combout ;
wire \id_stage|reg_file|rd_data1~367_combout ;
wire \id_stage|reg_file|rd_data1~368_combout ;
wire \id_stage|reg_file|rd_data1~365_combout ;
wire \id_stage|reg_file|rd_data1~366_combout ;
wire \id_stage|reg_file|rd_data1~369_combout ;
wire \id_stage|reg_file|rd_data1~370_combout ;
wire \id_stage|reg_file|rd_data1~371_combout ;
wire \id_stage|reg_file|rd_data1~363_combout ;
wire \id_stage|reg_file|rd_data1~364_combout ;
wire \id_stage|reg_file|rd_data1~372_combout ;
wire \id_stage|reg_file|rd_data1~382_combout ;
wire \id_stage|reg_file|rd_data1~383_combout ;
wire \id_ex_buffer|EX_rs1~17_combout ;
wire \ex_stage|alu_oper1|out[17]~35_combout ;
wire \ex_stage|alu|ShiftRight0~56_combout ;
wire \ex_stage|alu|ShiftRight0~45_combout ;
wire \ex_stage|alu|ShiftRight0~57_combout ;
wire \ex_stage|alu|ShiftRight0~89_combout ;
wire \ex_stage|alu|ShiftRight0~55_combout ;
wire \ex_stage|alu|ShiftRight0~88_combout ;
wire \ex_stage|alu|Mux10~2_combout ;
wire \ex_stage|alu|Mux10~3_combout ;
wire \ex_stage|alu|Mux12~2_combout ;
wire \ex_stage|alu|Mux12~3_combout ;
wire \ex_stage|alu|Mux12~4_combout ;
wire \ex_stage|alu|Add0~2_combout ;
wire \ex_stage|alu|Add0~3_combout ;
wire \ex_stage|alu|Add0~5_combout ;
wire \ex_stage|alu|Add0~6_combout ;
wire \ex_stage|alu|Add0~7_combout ;
wire \ex_stage|alu|Add0~24 ;
wire \ex_stage|alu|Add0~26 ;
wire \ex_stage|alu|Add0~28 ;
wire \ex_stage|alu|Add0~30 ;
wire \ex_stage|alu|Add0~32 ;
wire \ex_stage|alu|Add0~34 ;
wire \ex_stage|alu|Add0~35_combout ;
wire \ex_stage|alu|Mux12~5_combout ;
wire \ex_stage|alu|Mux12~0_combout ;
wire \ex_stage|alu|Mux12~6_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT~8_combout ;
wire \id_stage|reg_file|rd_data1~191_combout ;
wire \id_stage|reg_file|rd_data1~192_combout ;
wire \id_stage|reg_file|rd_data1~174_combout ;
wire \id_stage|reg_file|rd_data1~175_combout ;
wire \id_stage|reg_file|rd_data1~186_combout ;
wire \id_stage|reg_file|rd_data1~187_combout ;
wire \id_stage|reg_file|rd_data1~188_combout ;
wire \id_stage|reg_file|rd_data1~189_combout ;
wire \id_stage|reg_file|rd_data1~183_combout ;
wire \id_stage|reg_file|rd_data1~184_combout ;
wire \id_stage|reg_file|rd_data1~176_combout ;
wire \id_stage|reg_file|rd_data1~177_combout ;
wire \id_stage|reg_file|rd_data1~178_combout ;
wire \id_stage|reg_file|rd_data1~179_combout ;
wire \id_stage|reg_file|rd_data1~180_combout ;
wire \id_stage|reg_file|rd_data1~181_combout ;
wire \id_stage|reg_file|rd_data1~182_combout ;
wire \id_stage|reg_file|rd_data1~185_combout ;
wire \id_stage|reg_file|rd_data1~190_combout ;
wire \id_stage|reg_file|rd_data1~193_combout ;
wire \id_stage|reg_file|rd_data1~194_combout ;
wire \id_ex_buffer|EX_rs1~8_combout ;
wire \ex_stage|alu_oper1|out[10]~17_combout ;
wire \ex_stage|alu|Add0~36 ;
wire \ex_stage|alu|Add0~38 ;
wire \ex_stage|alu|Add0~40 ;
wire \ex_stage|alu|Add0~43 ;
wire \ex_stage|alu|Add0~46 ;
wire \ex_stage|alu|Add0~48_combout ;
wire \ex_stage|alu|Mux17~4_combout ;
wire \ex_stage|alu|Mux17~1_combout ;
wire \ex_stage|alu|Mux17~2_combout ;
wire \ex_stage|alu|ShiftRight0~71_combout ;
wire \ex_stage|alu|ShiftRight0~72_combout ;
wire \ex_stage|alu|Mux17~3_combout ;
wire \ex_stage|alu|Mux17~5_combout ;
wire \ex_stage|alu|Mux17~6_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT~4_combout ;
wire \ex_stage|store_rs2_mux|out~8_combout ;
wire \ex_stage|store_rs2_mux|out~9_combout ;
wire \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a13 ;
wire \mem_wb_buffer|WB_Data_mem_out~1_combout ;
wire \wb_stage|wdata_to_reg_file[13]~1_combout ;
wire \id_stage|reg_file|rd_data1~34_combout ;
wire \id_stage|reg_file|rd_data1~35_combout ;
wire \id_stage|reg_file|rd_data1~27_combout ;
wire \id_stage|reg_file|rd_data1~28_combout ;
wire \id_stage|reg_file|rd_data1~31_combout ;
wire \id_stage|reg_file|rd_data1~32_combout ;
wire \id_stage|reg_file|rd_data1~29_combout ;
wire \id_stage|reg_file|rd_data1~30_combout ;
wire \id_stage|reg_file|rd_data1~33_combout ;
wire \id_stage|reg_file|rd_data1~36_combout ;
wire \id_stage|reg_file|rd_data1~41_combout ;
wire \id_stage|reg_file|rd_data1~39_combout ;
wire \id_stage|reg_file|rd_data1~40_combout ;
wire \id_stage|reg_file|rd_data1~42_combout ;
wire \id_stage|reg_file|rd_data1~37_combout ;
wire \id_stage|reg_file|rd_data1~38_combout ;
wire \id_stage|reg_file|rd_data1~43_combout ;
wire \id_stage|reg_file|rd_data1~44_combout ;
wire \id_stage|reg_file|rd_data1~45_combout ;
wire \id_stage|reg_file|rd_data1~46_combout ;
wire \id_stage|reg_file|rd_data1~47_combout ;
wire \id_ex_buffer|EX_rs1~1_combout ;
wire \ex_stage|alu_oper1|out[13]~3_combout ;
wire \ex_stage|alu|Mux15~0_combout ;
wire \ex_stage|alu|Mux15~1_combout ;
wire \ex_stage|alu|Mux15~2_combout ;
wire \ex_stage|alu|Mux15~3_combout ;
wire \ex_stage|alu|ShiftRight0~32_combout ;
wire \ex_stage|alu|ShiftRight0~46_combout ;
wire \ex_stage|alu|ShiftRight0~47_combout ;
wire \ex_stage|alu|Mux15~4_combout ;
wire \ex_stage|alu|Add0~42_combout ;
wire \ex_stage|alu|Mux15~5_combout ;
wire \ex_stage|alu|Mux15~6_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT~1_combout ;
wire \ex_stage|store_rs2_mux|out~2_combout ;
wire \ex_stage|store_rs2_mux|out~3_combout ;
wire \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a12 ;
wire \mem_wb_buffer|WB_Data_mem_out~0_combout ;
wire \wb_stage|wdata_to_reg_file[12]~0_combout ;
wire \id_stage|reg_file|reg_file[14][12]~q ;
wire \id_stage|reg_file|reg_file[12][12]~q ;
wire \id_stage|reg_file|rd_data2~44_combout ;
wire \id_stage|reg_file|reg_file[13][12]~q ;
wire \id_stage|reg_file|reg_file[15][12]~q ;
wire \id_stage|reg_file|rd_data2~45_combout ;
wire \id_stage|reg_file|reg_file[27][12]~q ;
wire \id_stage|reg_file|reg_file[31][12]~q ;
wire \id_stage|reg_file|reg_file[19][12]~q ;
wire \id_stage|reg_file|reg_file[23][12]~q ;
wire \id_stage|reg_file|rd_data2~36_combout ;
wire \id_stage|reg_file|rd_data2~37_combout ;
wire \id_stage|reg_file|reg_file[17][12]~q ;
wire \id_stage|reg_file|reg_file[25][12]~q ;
wire \id_stage|reg_file|rd_data2~29_combout ;
wire \id_stage|reg_file|reg_file[29][12]~q ;
wire \id_stage|reg_file|reg_file[21][12]~q ;
wire \id_stage|reg_file|rd_data2~30_combout ;
wire \id_stage|reg_file|reg_file[26][12]~q ;
wire \id_stage|reg_file|reg_file[22][12]~q ;
wire \id_stage|reg_file|reg_file[18][12]~q ;
wire \id_stage|reg_file|rd_data2~31_combout ;
wire \id_stage|reg_file|reg_file[30][12]~q ;
wire \id_stage|reg_file|rd_data2~32_combout ;
wire \id_stage|reg_file|reg_file[16][12]~q ;
wire \id_stage|reg_file|reg_file[24][12]~q ;
wire \id_stage|reg_file|rd_data2~33_combout ;
wire \id_stage|reg_file|reg_file[28][12]~q ;
wire \id_stage|reg_file|reg_file[20][12]~q ;
wire \id_stage|reg_file|rd_data2~34_combout ;
wire \id_stage|reg_file|rd_data2~35_combout ;
wire \id_stage|reg_file|rd_data2~38_combout ;
wire \id_stage|reg_file|reg_file[2][12]~q ;
wire \id_stage|reg_file|reg_file[3][12]~q ;
wire \id_stage|reg_file|reg_file[5][12]~q ;
wire \id_stage|reg_file|reg_file[7][12]~q ;
wire \id_stage|reg_file|reg_file[6][12]~q ;
wire \id_stage|reg_file|reg_file[4][12]~q ;
wire \id_stage|reg_file|rd_data2~39_combout ;
wire \id_stage|reg_file|rd_data2~40_combout ;
wire \id_stage|reg_file|reg_file[1][12]~q ;
wire \id_stage|reg_file|rd_data2~41_combout ;
wire \id_stage|reg_file|rd_data2~42_combout ;
wire \id_stage|reg_file|rd_data2~43_combout ;
wire \id_stage|reg_file|reg_file[11][12]~q ;
wire \id_stage|reg_file|reg_file[10][12]~q ;
wire \id_stage|reg_file|reg_file[9][12]~q ;
wire \id_stage|reg_file|reg_file[8][12]~q ;
wire \id_stage|reg_file|rd_data2~27_combout ;
wire \id_stage|reg_file|rd_data2~28_combout ;
wire \id_stage|reg_file|rd_data2~46_combout ;
wire \id_stage|reg_file|rd_data2~47_combout ;
wire \id_ex_buffer|EX_rs2~1_combout ;
wire \ex_stage|store_rs2_mux|out~0_combout ;
wire \ex_stage|store_rs2_mux|out~1_combout ;
wire \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a10 ;
wire \mem_wb_buffer|WB_Data_mem_out~8_combout ;
wire \mem_wb_buffer|WB_ALU_OUT~8_combout ;
wire \wb_stage|wdata_to_reg_file[10]~8_combout ;
wire \ex_stage|store_rs2_mux|out~16_combout ;
wire \ex_stage|store_rs2_mux|out~17_combout ;
wire \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a9 ;
wire \mem_wb_buffer|WB_Data_mem_out~6_combout ;
wire \wb_stage|wdata_to_reg_file[9]~6_combout ;
wire \id_stage|reg_file|reg_file[6][9]~q ;
wire \id_stage|reg_file|rd_data2~123_combout ;
wire \id_stage|reg_file|rd_data2~124_combout ;
wire \id_stage|reg_file|rd_data2~125_combout ;
wire \id_stage|reg_file|rd_data2~126_combout ;
wire \id_stage|reg_file|rd_data2~121_combout ;
wire \id_stage|reg_file|rd_data2~122_combout ;
wire \id_stage|reg_file|rd_data2~127_combout ;
wire \id_stage|reg_file|rd_data2~128_combout ;
wire \id_stage|reg_file|rd_data2~129_combout ;
wire \id_stage|reg_file|rd_data2~118_combout ;
wire \id_stage|reg_file|rd_data2~119_combout ;
wire \id_stage|reg_file|rd_data2~111_combout ;
wire \id_stage|reg_file|rd_data2~112_combout ;
wire \id_stage|reg_file|rd_data2~115_combout ;
wire \id_stage|reg_file|rd_data2~116_combout ;
wire \id_stage|reg_file|rd_data2~113_combout ;
wire \id_stage|reg_file|rd_data2~114_combout ;
wire \id_stage|reg_file|rd_data2~117_combout ;
wire \id_stage|reg_file|rd_data2~120_combout ;
wire \id_stage|reg_file|rd_data2~130_combout ;
wire \id_stage|reg_file|rd_data2~131_combout ;
wire \id_ex_buffer|EX_rs2~5_combout ;
wire \ex_stage|alu_oper2|out~14_combout ;
wire \ex_stage|alu_oper2|out~16_combout ;
wire \ex_stage|alu|Mux11~8_combout ;
wire \ex_stage|alu|Mux11~2_combout ;
wire \ex_stage|alu|Add0~33_combout ;
wire \ex_stage|alu|Mux11~3_combout ;
wire \ex_stage|alu|Mux11~4_combout ;
wire \ex_stage|alu|ShiftRight0~82_combout ;
wire \ex_stage|alu|Mux11~5_combout ;
wire \ex_stage|alu|Mux11~6_combout ;
wire \ex_stage|alu|Mux11~7_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT~6_combout ;
wire \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a8 ;
wire \mem_wb_buffer|WB_Data_mem_out~5_combout ;
wire \wb_stage|wdata_to_reg_file[8]~5_combout ;
wire \id_stage|reg_file|rd_data2~132_combout ;
wire \id_stage|reg_file|rd_data2~133_combout ;
wire \id_stage|reg_file|rd_data2~149_combout ;
wire \id_stage|reg_file|rd_data2~150_combout ;
wire \id_stage|reg_file|rd_data2~144_combout ;
wire \id_stage|reg_file|rd_data2~145_combout ;
wire \id_stage|reg_file|rd_data2~146_combout ;
wire \id_stage|reg_file|rd_data2~147_combout ;
wire \id_stage|reg_file|rd_data2~141_combout ;
wire \id_stage|reg_file|rd_data2~142_combout ;
wire \id_stage|reg_file|rd_data2~134_combout ;
wire \id_stage|reg_file|rd_data2~135_combout ;
wire \id_stage|reg_file|rd_data2~138_combout ;
wire \id_stage|reg_file|rd_data2~139_combout ;
wire \id_stage|reg_file|rd_data2~136_combout ;
wire \id_stage|reg_file|rd_data2~137_combout ;
wire \id_stage|reg_file|rd_data2~140_combout ;
wire \id_stage|reg_file|rd_data2~143_combout ;
wire \id_stage|reg_file|rd_data2~148_combout ;
wire \id_stage|reg_file|rd_data2~151_combout ;
wire \id_stage|reg_file|rd_data2~152_combout ;
wire \id_ex_buffer|EX_rs2~6_combout ;
wire \ex_stage|alu_oper2|out~17_combout ;
wire \ex_stage|alu_oper2|out~19_combout ;
wire \ex_stage|alu|Add0~4_combout ;
wire \ex_stage|alu|Add0~31_combout ;
wire \ex_stage|alu|Mux10~5_combout ;
wire \ex_stage|alu|Mux10~6_combout ;
wire \ex_stage|alu|ShiftRight0~75_combout ;
wire \ex_stage|alu|ShiftRight0~76_combout ;
wire \ex_stage|alu|ShiftRight0~77_combout ;
wire \ex_stage|alu|Mux10~7_combout ;
wire \ex_stage|alu|Mux10~8_combout ;
wire \ex_stage|alu|Mux10~9_combout ;
wire \ex_stage|alu|Mux10~4_combout ;
wire \ex_stage|alu|Mux10~10_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT~5_combout ;
wire \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a7 ;
wire \mem_wb_buffer|WB_Data_mem_out~9_combout ;
wire \wb_stage|wdata_to_reg_file[7]~9_combout ;
wire \id_stage|reg_file|rd_data1~212_combout ;
wire \id_stage|reg_file|rd_data1~213_combout ;
wire \id_stage|reg_file|rd_data1~207_combout ;
wire \id_stage|reg_file|rd_data1~208_combout ;
wire \id_stage|reg_file|rd_data1~209_combout ;
wire \id_stage|reg_file|rd_data1~210_combout ;
wire \id_stage|reg_file|rd_data1~205_combout ;
wire \id_stage|reg_file|rd_data1~206_combout ;
wire \id_stage|reg_file|rd_data1~211_combout ;
wire \id_stage|reg_file|rd_data1~202_combout ;
wire \id_stage|reg_file|rd_data1~203_combout ;
wire \id_stage|reg_file|rd_data1~195_combout ;
wire \id_stage|reg_file|rd_data1~196_combout ;
wire \id_stage|reg_file|rd_data1~199_combout ;
wire \id_stage|reg_file|rd_data1~200_combout ;
wire \id_stage|reg_file|rd_data1~197_combout ;
wire \id_stage|reg_file|rd_data1~198_combout ;
wire \id_stage|reg_file|rd_data1~201_combout ;
wire \id_stage|reg_file|rd_data1~204_combout ;
wire \id_stage|reg_file|rd_data1~214_combout ;
wire \id_stage|reg_file|rd_data1~215_combout ;
wire \id_ex_buffer|EX_rs1~9_combout ;
wire \ex_stage|alu_oper1|out[7]~19_combout ;
wire \ex_stage|alu|Add0~29_combout ;
wire \ex_stage|alu|ShiftRight0~85_combout ;
wire \ex_stage|alu|ShiftRight0~126_combout ;
wire \ex_stage|alu|ShiftRight0~91_combout ;
wire \ex_stage|alu|Mux9~1_combout ;
wire \ex_stage|alu|Mux9~2_combout ;
wire \ex_stage|alu|Mux9~3_combout ;
wire \ex_stage|alu|Mux9~4_combout ;
wire \ex_stage|alu|Mux9~5_combout ;
wire \ex_stage|alu|Mux9~6_combout ;
wire \ex_stage|alu|Mux9~0_combout ;
wire \ex_stage|alu|Mux9~7_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT~9_combout ;
wire \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a11 ;
wire \mem_wb_buffer|WB_Data_mem_out~7_combout ;
wire \wb_stage|wdata_to_reg_file[11]~7_combout ;
wire \id_stage|reg_file|reg_file[30][11]~q ;
wire \id_stage|reg_file|reg_file[26][11]~q ;
wire \id_stage|reg_file|reg_file[22][11]~q ;
wire \id_stage|reg_file|reg_file[18][11]~q ;
wire \id_stage|reg_file|rd_data2~153_combout ;
wire \id_stage|reg_file|rd_data2~154_combout ;
wire \id_stage|reg_file|reg_file[21][11]~q ;
wire \id_stage|reg_file|reg_file[29][11]~q ;
wire \id_stage|reg_file|reg_file[25][11]~q ;
wire \id_stage|reg_file|reg_file[17][11]~q ;
wire \id_stage|reg_file|rd_data2~155_combout ;
wire \id_stage|reg_file|rd_data2~156_combout ;
wire \id_stage|reg_file|reg_file[20][11]~q ;
wire \id_stage|reg_file|reg_file[28][11]~q ;
wire \id_stage|reg_file|reg_file[24][11]~q ;
wire \id_stage|reg_file|reg_file[16][11]~q ;
wire \id_stage|reg_file|rd_data2~157_combout ;
wire \id_stage|reg_file|rd_data2~158_combout ;
wire \id_stage|reg_file|rd_data2~159_combout ;
wire \id_stage|reg_file|reg_file[27][11]~q ;
wire \id_stage|reg_file|reg_file[31][11]~q ;
wire \id_stage|reg_file|reg_file[19][11]~q ;
wire \id_stage|reg_file|reg_file[23][11]~q ;
wire \id_stage|reg_file|rd_data2~160_combout ;
wire \id_stage|reg_file|rd_data2~161_combout ;
wire \id_stage|reg_file|rd_data2~162_combout ;
wire \id_stage|reg_file|reg_file[15][11]~q ;
wire \id_stage|reg_file|reg_file[14][11]~q ;
wire \id_stage|reg_file|reg_file[12][11]~q ;
wire \id_stage|reg_file|reg_file[13][11]~q ;
wire \id_stage|reg_file|rd_data2~170_combout ;
wire \id_stage|reg_file|rd_data2~171_combout ;
wire \id_stage|reg_file|reg_file[6][11]~q ;
wire \id_stage|reg_file|reg_file[7][11]~q ;
wire \id_stage|reg_file|reg_file[5][11]~q ;
wire \id_stage|reg_file|reg_file[4][11]~q ;
wire \id_stage|reg_file|rd_data2~165_combout ;
wire \id_stage|reg_file|rd_data2~166_combout ;
wire \id_stage|reg_file|reg_file[3][11]~q ;
wire \id_stage|reg_file|reg_file[2][11]~q ;
wire \id_stage|reg_file|reg_file[1][11]~q ;
wire \id_stage|reg_file|rd_data2~167_combout ;
wire \id_stage|reg_file|rd_data2~168_combout ;
wire \id_stage|reg_file|reg_file[9][11]~q ;
wire \id_stage|reg_file|reg_file[11][11]~q ;
wire \id_stage|reg_file|reg_file[10][11]~q ;
wire \id_stage|reg_file|reg_file[8][11]~q ;
wire \id_stage|reg_file|rd_data2~163_combout ;
wire \id_stage|reg_file|rd_data2~164_combout ;
wire \id_stage|reg_file|rd_data2~169_combout ;
wire \id_stage|reg_file|rd_data2~172_combout ;
wire \id_stage|reg_file|rd_data2~173_combout ;
wire \id_ex_buffer|EX_rs2~7_combout ;
wire \ex_stage|alu_oper2|out~20_combout ;
wire \id_ex_buffer|EX_Immed~22_combout ;
wire \ex_stage|alu_oper2|out~21_combout ;
wire \ex_stage|alu_oper2|out~22_combout ;
wire \ex_stage|alu|Mux13~0_combout ;
wire \ex_stage|alu|Add0~37_combout ;
wire \ex_stage|Equal2~6_combout ;
wire \ex_stage|alu|Mux13~1_combout ;
wire \ex_stage|alu|ShiftRight0~86_combout ;
wire \ex_stage|alu|Mux13~2_combout ;
wire \ex_stage|alu|Mux13~3_combout ;
wire \ex_stage|alu|Mux13~4_combout ;
wire \ex_stage|alu|Mux13~5_combout ;
wire \ex_stage|alu|Mux13~6_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT~7_combout ;
wire \id_ex_buffer|EX_PC~7_combout ;
wire \ex_stage|alu_oper1|out~14_combout ;
wire \id_stage|reg_file|rd_data1~170_combout ;
wire \id_stage|reg_file|rd_data1~171_combout ;
wire \id_stage|reg_file|rd_data1~163_combout ;
wire \id_stage|reg_file|rd_data1~164_combout ;
wire \id_stage|reg_file|rd_data1~167_combout ;
wire \id_stage|reg_file|rd_data1~165_combout ;
wire \id_stage|reg_file|rd_data1~166_combout ;
wire \id_stage|reg_file|rd_data1~168_combout ;
wire \id_stage|reg_file|rd_data1~169_combout ;
wire \id_stage|reg_file|rd_data1~153_combout ;
wire \id_stage|reg_file|rd_data1~154_combout ;
wire \id_stage|reg_file|rd_data1~155_combout ;
wire \id_stage|reg_file|rd_data1~156_combout ;
wire \id_stage|reg_file|rd_data1~157_combout ;
wire \id_stage|reg_file|rd_data1~158_combout ;
wire \id_stage|reg_file|rd_data1~159_combout ;
wire \id_stage|reg_file|rd_data1~160_combout ;
wire \id_stage|reg_file|rd_data1~161_combout ;
wire \id_stage|reg_file|rd_data1~162_combout ;
wire \id_stage|reg_file|rd_data1~172_combout ;
wire \id_stage|reg_file|rd_data1~173_combout ;
wire \id_ex_buffer|EX_rs1~7_combout ;
wire \ex_stage|alu_oper1|out[11]~15_combout ;
wire \ex_stage|alu|ShiftRight0~127_combout ;
wire \ex_stage|alu|ShiftRight0~81_combout ;
wire \ex_stage|alu|ShiftRight0~105_combout ;
wire \ex_stage|alu|ShiftRight0~106_combout ;
wire \ex_stage|alu|ShiftRight0~107_combout ;
wire \ex_stage|alu|Mux7~1_combout ;
wire \ex_stage|alu|Mux7~2_combout ;
wire \ex_stage|alu|Mux7~4_combout ;
wire \ex_stage|alu|Mux7~3_combout ;
wire \ex_stage|alu|Mux7~5_combout ;
wire \ex_stage|alu|Add0~25_combout ;
wire \ex_stage|alu|Mux7~6_combout ;
wire \ex_stage|alu|Mux7~0_combout ;
wire \ex_stage|alu|Mux7~7_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT~15_combout ;
wire \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \mem_wb_buffer|WB_Data_mem_out~18_combout ;
wire \mem_wb_buffer|WB_ALU_OUT~18_combout ;
wire \wb_stage|wdata_to_reg_file[18]~18_combout ;
wire \id_stage|reg_file|rd_data2~401_combout ;
wire \id_stage|reg_file|rd_data2~402_combout ;
wire \id_stage|reg_file|rd_data2~384_combout ;
wire \id_stage|reg_file|rd_data2~385_combout ;
wire \id_stage|reg_file|rd_data2~386_combout ;
wire \id_stage|reg_file|rd_data2~387_combout ;
wire \id_stage|reg_file|rd_data2~393_combout ;
wire \id_stage|reg_file|rd_data2~394_combout ;
wire \id_stage|reg_file|rd_data2~390_combout ;
wire \id_stage|reg_file|rd_data2~391_combout ;
wire \id_stage|reg_file|rd_data2~388_combout ;
wire \id_stage|reg_file|rd_data2~389_combout ;
wire \id_stage|reg_file|rd_data2~392_combout ;
wire \id_stage|reg_file|rd_data2~395_combout ;
wire \id_stage|reg_file|rd_data2~396_combout ;
wire \id_stage|reg_file|rd_data2~397_combout ;
wire \id_stage|reg_file|rd_data2~398_combout ;
wire \id_stage|reg_file|rd_data2~399_combout ;
wire \id_stage|reg_file|rd_data2~400_combout ;
wire \id_stage|reg_file|rd_data2~403_combout ;
wire \id_stage|reg_file|rd_data2~404_combout ;
wire \id_ex_buffer|EX_rs2~18_combout ;
wire \id_ex_buffer|EX_Immed~28_combout ;
wire \ex_stage|alu_oper2|out~55_combout ;
wire \ex_stage|alu_oper2|out~54_combout ;
wire \ex_stage|alu_oper2|out~56_combout ;
wire \ex_stage|alu|Mux20~1_combout ;
wire \ex_stage|alu|Add0~57_combout ;
wire \ex_stage|alu|ShiftRight0~113_combout ;
wire \ex_stage|alu|ShiftRight0~114_combout ;
wire \ex_stage|alu|ShiftLeft0~117_combout ;
wire \ex_stage|alu|Mux20~2_combout ;
wire \ex_stage|alu|Mux20~3_combout ;
wire \ex_stage|alu|Mux20~4_combout ;
wire \ex_stage|alu|Mux20~5_combout ;
wire \ex_stage|alu|Mux20~0_combout ;
wire \ex_stage|alu|Mux20~6_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT~18_combout ;
wire \ex_stage|store_rs2_mux|out~36_combout ;
wire \ex_stage|store_rs2_mux|out~37_combout ;
wire \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a19 ;
wire \mem_wb_buffer|WB_Data_mem_out~19_combout ;
wire \mem_wb_buffer|WB_ALU_OUT~19_combout ;
wire \wb_stage|wdata_to_reg_file[19]~19_combout ;
wire \id_stage|reg_file|reg_file[15][19]~q ;
wire \id_stage|reg_file|rd_data2~422_combout ;
wire \id_stage|reg_file|rd_data2~423_combout ;
wire \id_stage|reg_file|rd_data2~415_combout ;
wire \id_stage|reg_file|rd_data2~416_combout ;
wire \id_stage|reg_file|rd_data2~417_combout ;
wire \id_stage|reg_file|rd_data2~418_combout ;
wire \id_stage|reg_file|rd_data2~419_combout ;
wire \id_stage|reg_file|rd_data2~420_combout ;
wire \id_stage|reg_file|rd_data2~421_combout ;
wire \id_stage|reg_file|rd_data2~412_combout ;
wire \id_stage|reg_file|rd_data2~413_combout ;
wire \id_stage|reg_file|rd_data2~405_combout ;
wire \id_stage|reg_file|rd_data2~406_combout ;
wire \id_stage|reg_file|rd_data2~409_combout ;
wire \id_stage|reg_file|rd_data2~410_combout ;
wire \id_stage|reg_file|rd_data2~407_combout ;
wire \id_stage|reg_file|rd_data2~408_combout ;
wire \id_stage|reg_file|rd_data2~411_combout ;
wire \id_stage|reg_file|rd_data2~414_combout ;
wire \id_stage|reg_file|rd_data2~424_combout ;
wire \id_stage|reg_file|rd_data2~425_combout ;
wire \id_ex_buffer|EX_rs2~19_combout ;
wire \ex_stage|alu_oper2|out~57_combout ;
wire \id_ex_buffer|EX_Immed~29_combout ;
wire \ex_stage|alu_oper2|out~58_combout ;
wire \ex_stage|alu_oper2|out~59_combout ;
wire \ex_stage|alu|ShiftLeft0~19_combout ;
wire \ex_stage|alu|ShiftLeft0~20_combout ;
wire \ex_stage|alu|Mux6~2_combout ;
wire \ex_stage|alu|ShiftRight0~63_combout ;
wire \ex_stage|alu|ShiftRight0~64_combout ;
wire \ex_stage|alu|Mux8~1_combout ;
wire \ex_stage|alu|ShiftRight0~58_combout ;
wire \ex_stage|alu|Mux8~2_combout ;
wire \ex_stage|alu|Mux8~4_combout ;
wire \ex_stage|alu|Mux8~3_combout ;
wire \ex_stage|alu|Mux8~5_combout ;
wire \ex_stage|alu|Add0~27_combout ;
wire \ex_stage|alu|Mux8~6_combout ;
wire \ex_stage|alu|Mux8~0_combout ;
wire \ex_stage|alu|Mux8~7_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT~3_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT[6]~feeder_combout ;
wire \ex_stage|store_rs2_mux|out~6_combout ;
wire \ex_stage|store_rs2_mux|out~7_combout ;
wire \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a14 ;
wire \mem_wb_buffer|WB_Data_mem_out~2_combout ;
wire \mem_wb_buffer|WB_ALU_OUT~2_combout ;
wire \wb_stage|wdata_to_reg_file[14]~2_combout ;
wire \id_stage|reg_file|reg_file[11][14]~q ;
wire \id_stage|reg_file|reg_file[10][14]~q ;
wire \id_stage|reg_file|reg_file[9][14]~q ;
wire \id_stage|reg_file|reg_file[8][14]~q ;
wire \id_stage|reg_file|rd_data2~48_combout ;
wire \id_stage|reg_file|rd_data2~49_combout ;
wire \id_stage|reg_file|reg_file[15][14]~feeder_combout ;
wire \id_stage|reg_file|reg_file[15][14]~q ;
wire \id_stage|reg_file|reg_file[13][14]~q ;
wire \id_stage|reg_file|reg_file[14][14]~q ;
wire \id_stage|reg_file|reg_file[12][14]~q ;
wire \id_stage|reg_file|rd_data2~65_combout ;
wire \id_stage|reg_file|rd_data2~66_combout ;
wire \id_stage|reg_file|reg_file[3][14]~feeder_combout ;
wire \id_stage|reg_file|reg_file[3][14]~q ;
wire \id_stage|reg_file|reg_file[2][14]~q ;
wire \id_stage|reg_file|reg_file[1][14]~q ;
wire \id_stage|reg_file|reg_file[5][14]~q ;
wire \id_stage|reg_file|reg_file[7][14]~q ;
wire \id_stage|reg_file|reg_file[6][14]~q ;
wire \id_stage|reg_file|reg_file[4][14]~q ;
wire \id_stage|reg_file|rd_data2~60_combout ;
wire \id_stage|reg_file|rd_data2~61_combout ;
wire \id_stage|reg_file|rd_data2~62_combout ;
wire \id_stage|reg_file|rd_data2~63_combout ;
wire \id_stage|reg_file|reg_file[27][14]~q ;
wire \id_stage|reg_file|reg_file[31][14]~q ;
wire \id_stage|reg_file|reg_file[19][14]~q ;
wire \id_stage|reg_file|reg_file[23][14]~q ;
wire \id_stage|reg_file|rd_data2~57_combout ;
wire \id_stage|reg_file|rd_data2~58_combout ;
wire \id_stage|reg_file|reg_file[26][14]~q ;
wire \id_stage|reg_file|reg_file[30][14]~q ;
wire \id_stage|reg_file|reg_file[22][14]~q ;
wire \id_stage|reg_file|reg_file[18][14]~q ;
wire \id_stage|reg_file|rd_data2~52_combout ;
wire \id_stage|reg_file|rd_data2~53_combout ;
wire \id_stage|reg_file|reg_file[24][14]~q ;
wire \id_stage|reg_file|reg_file[16][14]~q ;
wire \id_stage|reg_file|rd_data2~54_combout ;
wire \id_stage|reg_file|reg_file[20][14]~q ;
wire \id_stage|reg_file|reg_file[28][14]~q ;
wire \id_stage|reg_file|rd_data2~55_combout ;
wire \id_stage|reg_file|rd_data2~56_combout ;
wire \id_stage|reg_file|reg_file[25][14]~q ;
wire \id_stage|reg_file|reg_file[17][14]~q ;
wire \id_stage|reg_file|rd_data2~50_combout ;
wire \id_stage|reg_file|reg_file[29][14]~q ;
wire \id_stage|reg_file|reg_file[21][14]~q ;
wire \id_stage|reg_file|rd_data2~51_combout ;
wire \id_stage|reg_file|rd_data2~59_combout ;
wire \id_stage|reg_file|rd_data2~64_combout ;
wire \id_stage|reg_file|rd_data2~67_combout ;
wire \id_stage|reg_file|rd_data2~68_combout ;
wire \id_ex_buffer|EX_rs2~2_combout ;
wire \ex_stage|alu_oper2|out~6_combout ;
wire \id_ex_buffer|EX_Immed~17_combout ;
wire \ex_stage|alu_oper2|out~7_combout ;
wire \ex_stage|alu_oper2|out~8_combout ;
wire \ex_stage|alu|Add0~44_combout ;
wire \ex_stage|alu|Add0~45_combout ;
wire \ex_stage|alu|Mux16~1_combout ;
wire \ex_stage|alu|Mux16~2_combout ;
wire \ex_stage|alu|Mux16~3_combout ;
wire \ex_stage|alu|Mux16~4_combout ;
wire \ex_stage|alu|Mux16~5_combout ;
wire \ex_stage|alu|Mux16~0_combout ;
wire \ex_stage|alu|Mux16~6_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT~2_combout ;
wire \id_ex_buffer|EX_PC~2_combout ;
wire \ex_stage|alu_oper1|out~4_combout ;
wire \id_stage|reg_file|rd_data1~65_combout ;
wire \id_stage|reg_file|rd_data1~66_combout ;
wire \id_stage|reg_file|rd_data1~48_combout ;
wire \id_stage|reg_file|rd_data1~49_combout ;
wire \id_stage|reg_file|rd_data1~60_combout ;
wire \id_stage|reg_file|rd_data1~61_combout ;
wire \id_stage|reg_file|rd_data1~62_combout ;
wire \id_stage|reg_file|rd_data1~63_combout ;
wire \id_stage|reg_file|rd_data1~57_combout ;
wire \id_stage|reg_file|rd_data1~58_combout ;
wire \id_stage|reg_file|rd_data1~54_combout ;
wire \id_stage|reg_file|rd_data1~55_combout ;
wire \id_stage|reg_file|rd_data1~52_combout ;
wire \id_stage|reg_file|rd_data1~53_combout ;
wire \id_stage|reg_file|rd_data1~56_combout ;
wire \id_stage|reg_file|rd_data1~50_combout ;
wire \id_stage|reg_file|rd_data1~51_combout ;
wire \id_stage|reg_file|rd_data1~59_combout ;
wire \id_stage|reg_file|rd_data1~64_combout ;
wire \id_stage|reg_file|rd_data1~67_combout ;
wire \id_stage|reg_file|rd_data1~68_combout ;
wire \id_ex_buffer|EX_rs1~2_combout ;
wire \ex_stage|alu_oper1|out[14]~5_combout ;
wire \ex_stage|alu|ShiftRight0~33_combout ;
wire \ex_stage|alu|ShiftRight0~34_combout ;
wire \ex_stage|alu|ShiftRight0~35_combout ;
wire \ex_stage|alu|ShiftRight0~38_combout ;
wire \ex_stage|alu|Mux14~2_combout ;
wire \ex_stage|alu|Mux14~3_combout ;
wire \ex_stage|alu|Mux14~4_combout ;
wire \ex_stage|alu|Mux14~1_combout ;
wire \ex_stage|alu|Add0~39_combout ;
wire \ex_stage|alu|Mux14~5_combout ;
wire \ex_stage|alu|Mux14~0_combout ;
wire \ex_stage|alu|Mux14~6_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT~0_combout ;
wire \id_ex_buffer|EX_PC~0_combout ;
wire \ex_stage|alu_oper1|out~0_combout ;
wire \id_stage|reg_file|rd_data1~21_combout ;
wire \id_stage|reg_file|rd_data1~22_combout ;
wire \id_stage|reg_file|rd_data1~0_combout ;
wire \id_stage|reg_file|rd_data1~1_combout ;
wire \id_stage|reg_file|rd_data1~5_combout ;
wire \id_stage|reg_file|rd_data1~6_combout ;
wire \id_stage|reg_file|rd_data1~7_combout ;
wire \id_stage|reg_file|rd_data1~8_combout ;
wire \id_stage|reg_file|rd_data1~9_combout ;
wire \id_stage|reg_file|rd_data1~10_combout ;
wire \id_stage|reg_file|rd_data1~11_combout ;
wire \id_stage|reg_file|rd_data1~3_combout ;
wire \id_stage|reg_file|rd_data1~4_combout ;
wire \id_stage|reg_file|rd_data1~12_combout ;
wire \id_stage|reg_file|rd_data1~15_combout ;
wire \id_stage|reg_file|rd_data1~16_combout ;
wire \id_stage|reg_file|rd_data1~18_combout ;
wire \id_stage|reg_file|rd_data1~19_combout ;
wire \id_stage|reg_file|rd_data1~20_combout ;
wire \id_stage|reg_file|rd_data1~23_combout ;
wire \id_stage|reg_file|rd_data1~26_combout ;
wire \id_ex_buffer|EX_rs1~0_combout ;
wire \ex_stage|alu_oper1|out[12]~1_combout ;
wire \id_ex_buffer|EX_PFC[11]~55 ;
wire \id_ex_buffer|EX_PFC[12]~56_combout ;
wire \if_stage|pc_src_mux|out~83_combout ;
wire \if_stage|new_PC|Add0~21 ;
wire \if_stage|new_PC|Add0~22_combout ;
wire \id_stage|Add0~24_combout ;
wire \if_stage|pc_src_mux|out~167_combout ;
wire \if_stage|pc_src_mux|out~84_combout ;
wire \if_stage|pc_src_mux|out~85_combout ;
wire \if_stage|new_PC|Add0~23 ;
wire \if_stage|new_PC|Add0~24_combout ;
wire \id_stage|Add0~26_combout ;
wire \if_stage|pc_src_mux|out~168_combout ;
wire \if_stage|pc_src_mux|out~87_combout ;
wire \id_ex_buffer|EX_PFC[12]~57 ;
wire \id_ex_buffer|EX_PFC[13]~58_combout ;
wire \if_stage|pc_src_mux|out~86_combout ;
wire \if_stage|pc_src_mux|out~88_combout ;
wire \if_stage|new_PC|Add0~25 ;
wire \if_stage|new_PC|Add0~26_combout ;
wire \id_stage|Add0~28_combout ;
wire \if_stage|pc_src_mux|out~169_combout ;
wire \if_stage|pc_src_mux|out~90_combout ;
wire \id_ex_buffer|EX_PFC[13]~59 ;
wire \id_ex_buffer|EX_PFC[14]~60_combout ;
wire \if_stage|pc_src_mux|out~89_combout ;
wire \if_stage|pc_src_mux|out~91_combout ;
wire \if_stage|new_PC|Add0~27 ;
wire \if_stage|new_PC|Add0~28_combout ;
wire \id_ex_buffer|EX_PFC[14]~61 ;
wire \id_ex_buffer|EX_PFC[15]~62_combout ;
wire \if_stage|pc_src_mux|out~92_combout ;
wire \id_stage|Add0~30_combout ;
wire \if_stage|pc_src_mux|out~170_combout ;
wire \if_stage|pc_src_mux|out~93_combout ;
wire \if_stage|pc_src_mux|out~94_combout ;
wire \if_stage|new_PC|Add0~29 ;
wire \if_stage|new_PC|Add0~30_combout ;
wire \id_ex_buffer|EX_PFC[15]~63 ;
wire \id_ex_buffer|EX_PFC[16]~64_combout ;
wire \if_stage|pc_src_mux|out~95_combout ;
wire \id_stage|Add0~32_combout ;
wire \if_stage|pc_src_mux|out~96_combout ;
wire \if_stage|pc_src_mux|out~97_combout ;
wire \if_stage|pc_src_mux|out~98_combout ;
wire \if_stage|new_PC|Add0~31 ;
wire \if_stage|new_PC|Add0~32_combout ;
wire \id_stage|Add0~34_combout ;
wire \if_stage|pc_src_mux|out~100_combout ;
wire \if_stage|pc_src_mux|out~101_combout ;
wire \id_ex_buffer|EX_PFC[16]~65 ;
wire \id_ex_buffer|EX_PFC[17]~66_combout ;
wire \if_stage|pc_src_mux|out~99_combout ;
wire \if_stage|pc_src_mux|out~102_combout ;
wire \if_stage|new_PC|Add0~33 ;
wire \if_stage|new_PC|Add0~34_combout ;
wire \id_ex_buffer|EX_PFC[17]~67 ;
wire \id_ex_buffer|EX_PFC[18]~68_combout ;
wire \if_stage|pc_src_mux|out~103_combout ;
wire \id_stage|Add0~36_combout ;
wire \if_stage|pc_src_mux|out~104_combout ;
wire \if_stage|pc_src_mux|out~105_combout ;
wire \if_stage|pc_src_mux|out~106_combout ;
wire \if_stage|new_PC|Add0~35 ;
wire \if_stage|new_PC|Add0~36_combout ;
wire \id_ex_buffer|EX_PFC[18]~69 ;
wire \id_ex_buffer|EX_PFC[19]~70_combout ;
wire \if_stage|pc_src_mux|out~107_combout ;
wire \id_stage|Add0~38_combout ;
wire \if_stage|pc_src_mux|out~108_combout ;
wire \if_stage|pc_src_mux|out~109_combout ;
wire \if_stage|pc_src_mux|out~110_combout ;
wire \if_stage|new_PC|Add0~37 ;
wire \if_stage|new_PC|Add0~38_combout ;
wire \id_ex_buffer|EX_PFC[19]~71 ;
wire \id_ex_buffer|EX_PFC[20]~72_combout ;
wire \if_stage|pc_src_mux|out~111_combout ;
wire \id_stage|Add0~40_combout ;
wire \if_stage|pc_src_mux|out~112_combout ;
wire \if_stage|pc_src_mux|out~113_combout ;
wire \if_stage|pc_src_mux|out~114_combout ;
wire \if_stage|new_PC|Add0~39 ;
wire \if_stage|new_PC|Add0~40_combout ;
wire \id_ex_buffer|EX_PFC[20]~73 ;
wire \id_ex_buffer|EX_PFC[21]~74_combout ;
wire \if_stage|pc_src_mux|out~115_combout ;
wire \id_stage|Add0~42_combout ;
wire \if_stage|pc_src_mux|out~116_combout ;
wire \if_stage|pc_src_mux|out~117_combout ;
wire \if_stage|pc_src_mux|out~118_combout ;
wire \if_stage|new_PC|Add0~41 ;
wire \if_stage|new_PC|Add0~42_combout ;
wire \id_ex_buffer|EX_PFC[21]~75 ;
wire \id_ex_buffer|EX_PFC[22]~76_combout ;
wire \if_stage|pc_src_mux|out~119_combout ;
wire \id_stage|Add0~44_combout ;
wire \if_stage|pc_src_mux|out~120_combout ;
wire \if_stage|pc_src_mux|out~121_combout ;
wire \if_stage|pc_src_mux|out~122_combout ;
wire \if_stage|new_PC|Add0~43 ;
wire \if_stage|new_PC|Add0~44_combout ;
wire \id_stage|Add0~46_combout ;
wire \if_stage|pc_src_mux|out~124_combout ;
wire \if_stage|pc_src_mux|out~125_combout ;
wire \id_ex_buffer|EX_PFC[22]~77 ;
wire \id_ex_buffer|EX_PFC[23]~78_combout ;
wire \if_stage|pc_src_mux|out~123_combout ;
wire \if_stage|pc_src_mux|out~126_combout ;
wire \if_stage|new_PC|Add0~45 ;
wire \if_stage|new_PC|Add0~46_combout ;
wire \id_ex_buffer|EX_PFC[23]~79 ;
wire \id_ex_buffer|EX_PFC[24]~80_combout ;
wire \if_stage|pc_src_mux|out~127_combout ;
wire \id_stage|Add0~48_combout ;
wire \if_stage|pc_src_mux|out~128_combout ;
wire \if_stage|pc_src_mux|out~129_combout ;
wire \if_stage|pc_src_mux|out~130_combout ;
wire \if_stage|new_PC|Add0~47 ;
wire \if_stage|new_PC|Add0~48_combout ;
wire \id_stage|Add0~50_combout ;
wire \if_stage|pc_src_mux|out~132_combout ;
wire \if_stage|pc_src_mux|out~133_combout ;
wire \id_ex_buffer|EX_PFC[24]~81 ;
wire \id_ex_buffer|EX_PFC[25]~82_combout ;
wire \if_stage|pc_src_mux|out~131_combout ;
wire \if_stage|pc_src_mux|out~134_combout ;
wire \if_stage|new_PC|Add0~49 ;
wire \if_stage|new_PC|Add0~50_combout ;
wire \id_ex_buffer|EX_PFC[25]~83 ;
wire \id_ex_buffer|EX_PFC[26]~84_combout ;
wire \if_stage|pc_src_mux|out~135_combout ;
wire \id_stage|Add0~52_combout ;
wire \if_stage|pc_src_mux|out~136_combout ;
wire \if_stage|pc_src_mux|out~137_combout ;
wire \if_stage|pc_src_mux|out~138_combout ;
wire \if_stage|new_PC|Add0~51 ;
wire \if_stage|new_PC|Add0~52_combout ;
wire \id_ex_buffer|EX_PFC[26]~85 ;
wire \id_ex_buffer|EX_PFC[27]~86_combout ;
wire \if_stage|pc_src_mux|out~139_combout ;
wire \id_stage|Add0~54_combout ;
wire \if_stage|pc_src_mux|out~140_combout ;
wire \if_stage|pc_src_mux|out~141_combout ;
wire \if_stage|pc_src_mux|out~142_combout ;
wire \if_id_buffer|ID_PC~27_combout ;
wire \id_ex_buffer|EX_PFC[27]~87 ;
wire \id_ex_buffer|EX_PFC[28]~88_combout ;
wire \if_stage|pc_src_mux|out~143_combout ;
wire \if_stage|new_PC|Add0~54_combout ;
wire \id_stage|Add0~56_combout ;
wire \if_stage|pc_src_mux|out~144_combout ;
wire \if_stage|pc_src_mux|out~145_combout ;
wire \if_stage|pc_src_mux|out~146_combout ;
wire \if_id_buffer|ID_PC~28_combout ;
wire \id_ex_buffer|EX_PC~29_combout ;
wire \ex_stage|alu_oper1|out~58_combout ;
wire \id_stage|reg_file|reg_file[15][28]~q ;
wire \id_stage|reg_file|reg_file[12][28]~q ;
wire \id_stage|reg_file|reg_file[14][28]~q ;
wire \id_stage|reg_file|rd_data1~632_combout ;
wire \id_stage|reg_file|reg_file[13][28]~q ;
wire \id_stage|reg_file|rd_data1~633_combout ;
wire \id_stage|reg_file|reg_file[10][28]~q ;
wire \id_stage|reg_file|reg_file[11][28]~q ;
wire \id_stage|reg_file|reg_file[8][28]~q ;
wire \id_stage|reg_file|reg_file[9][28]~q ;
wire \id_stage|reg_file|rd_data1~615_combout ;
wire \id_stage|reg_file|rd_data1~616_combout ;
wire \id_stage|reg_file|reg_file[30][28]~q ;
wire \id_stage|reg_file|reg_file[26][28]~q ;
wire \id_stage|reg_file|reg_file[18][28]~q ;
wire \id_stage|reg_file|reg_file[22][28]~q ;
wire \id_stage|reg_file|rd_data1~619_combout ;
wire \id_stage|reg_file|rd_data1~620_combout ;
wire \id_stage|reg_file|reg_file[16][28]~q ;
wire \id_stage|reg_file|reg_file[24][28]~q ;
wire \id_stage|reg_file|rd_data1~621_combout ;
wire \id_stage|reg_file|reg_file[28][28]~q ;
wire \id_stage|reg_file|reg_file[20][28]~q ;
wire \id_stage|reg_file|rd_data1~622_combout ;
wire \id_stage|reg_file|rd_data1~623_combout ;
wire \id_stage|reg_file|reg_file[31][28]~q ;
wire \id_stage|reg_file|reg_file[19][28]~q ;
wire \id_stage|reg_file|reg_file[23][28]~q ;
wire \id_stage|reg_file|rd_data1~624_combout ;
wire \id_stage|reg_file|reg_file[27][28]~q ;
wire \id_stage|reg_file|rd_data1~625_combout ;
wire \id_stage|reg_file|reg_file[29][28]~q ;
wire \id_stage|reg_file|reg_file[21][28]~q ;
wire \id_stage|reg_file|reg_file[17][28]~q ;
wire \id_stage|reg_file|reg_file[25][28]~q ;
wire \id_stage|reg_file|rd_data1~617_combout ;
wire \id_stage|reg_file|rd_data1~618_combout ;
wire \id_stage|reg_file|rd_data1~626_combout ;
wire \id_stage|reg_file|reg_file[3][28]~feeder_combout ;
wire \id_stage|reg_file|reg_file[3][28]~q ;
wire \id_stage|reg_file|reg_file[2][28]~q ;
wire \id_stage|reg_file|reg_file[7][28]~q ;
wire \id_stage|reg_file|reg_file[5][28]~q ;
wire \id_stage|reg_file|reg_file[4][28]~q ;
wire \id_stage|reg_file|reg_file[6][28]~q ;
wire \id_stage|reg_file|rd_data1~627_combout ;
wire \id_stage|reg_file|rd_data1~628_combout ;
wire \id_stage|reg_file|reg_file[1][28]~q ;
wire \id_stage|reg_file|rd_data1~629_combout ;
wire \id_stage|reg_file|rd_data1~630_combout ;
wire \id_stage|reg_file|rd_data1~631_combout ;
wire \id_stage|reg_file|rd_data1~634_combout ;
wire \id_stage|reg_file|rd_data1~635_combout ;
wire \id_ex_buffer|EX_rs1~29_combout ;
wire \ex_stage|alu_oper1|out[28]~59_combout ;
wire \ex_stage|alu|Add0~88_combout ;
wire \ex_stage|Equal2~23_combout ;
wire \ex_stage|alu|Mux30~3_combout ;
wire \ex_stage|alu|ShiftLeft0~112_combout ;
wire \ex_stage|alu|Mux30~1_combout ;
wire \ex_stage|alu|Mux30~2_combout ;
wire \ex_stage|alu|Mux30~4_combout ;
wire \ex_stage|alu|Mux30~5_combout ;
wire \ex_stage|alu|Mux30~6_combout ;
wire \ex_stage|alu|Mux30~0_combout ;
wire \ex_stage|alu|Mux30~7_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT~29_combout ;
wire \mem_wb_buffer|WB_ALU_OUT~29_combout ;
wire \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a28 ;
wire \mem_wb_buffer|WB_Data_mem_out~29_combout ;
wire \wb_stage|wdata_to_reg_file[28]~29_combout ;
wire \id_stage|reg_file|rd_data2~632_combout ;
wire \id_stage|reg_file|rd_data2~633_combout ;
wire \id_stage|reg_file|rd_data2~615_combout ;
wire \id_stage|reg_file|rd_data2~616_combout ;
wire \id_stage|reg_file|rd_data2~627_combout ;
wire \id_stage|reg_file|rd_data2~628_combout ;
wire \id_stage|reg_file|rd_data2~629_combout ;
wire \id_stage|reg_file|rd_data2~630_combout ;
wire \id_stage|reg_file|rd_data2~617_combout ;
wire \id_stage|reg_file|rd_data2~618_combout ;
wire \id_stage|reg_file|rd_data2~619_combout ;
wire \id_stage|reg_file|rd_data2~620_combout ;
wire \id_stage|reg_file|rd_data2~621_combout ;
wire \id_stage|reg_file|rd_data2~622_combout ;
wire \id_stage|reg_file|rd_data2~623_combout ;
wire \id_stage|reg_file|rd_data2~624_combout ;
wire \id_stage|reg_file|rd_data2~625_combout ;
wire \id_stage|reg_file|rd_data2~626_combout ;
wire \id_stage|reg_file|rd_data2~631_combout ;
wire \id_stage|reg_file|rd_data2~634_combout ;
wire \id_stage|reg_file|rd_data2~635_combout ;
wire \id_ex_buffer|EX_rs2~29_combout ;
wire \ex_stage|alu_oper2|out~83_combout ;
wire \ex_stage|alu_oper2|out~84_combout ;
wire \ex_stage|alu|ShiftLeft0~22_combout ;
wire \ex_stage|alu|ShiftLeft0~23_combout ;
wire \ex_stage|alu|ShiftLeft0~21_combout ;
wire \ex_stage|alu|ShiftLeft0~24_combout ;
wire \ex_stage|alu|Mux4~1_combout ;
wire \ex_stage|alu|Mux6~6_combout ;
wire \ex_stage|alu|ShiftRight0~95_combout ;
wire \ex_stage|alu|ShiftRight0~96_combout ;
wire \ex_stage|alu|ShiftRight0~97_combout ;
wire \ex_stage|alu|Mux6~4_combout ;
wire \ex_stage|alu|Mux6~5_combout ;
wire \ex_stage|alu|Mux6~8_combout ;
wire \ex_stage|alu|Mux6~9_combout ;
wire \ex_stage|alu|Mux6~3_combout ;
wire \ex_stage|alu|Mux6~10_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT~14_combout ;
wire \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a2 ;
wire \mem_wb_buffer|WB_Data_mem_out~12_combout ;
wire \wb_stage|wdata_to_reg_file[2]~12_combout ;
wire \id_stage|reg_file|reg_file[3][2]~q ;
wire \id_stage|reg_file|rd_data1~270_combout ;
wire \id_stage|reg_file|rd_data1~271_combout ;
wire \id_stage|reg_file|rd_data1~272_combout ;
wire \id_stage|reg_file|rd_data1~273_combout ;
wire \id_stage|reg_file|rd_data1~267_combout ;
wire \id_stage|reg_file|rd_data1~268_combout ;
wire \id_stage|reg_file|rd_data1~260_combout ;
wire \id_stage|reg_file|rd_data1~261_combout ;
wire \id_stage|reg_file|rd_data1~262_combout ;
wire \id_stage|reg_file|rd_data1~263_combout ;
wire \id_stage|reg_file|rd_data1~264_combout ;
wire \id_stage|reg_file|rd_data1~265_combout ;
wire \id_stage|reg_file|rd_data1~266_combout ;
wire \id_stage|reg_file|rd_data1~269_combout ;
wire \id_stage|reg_file|rd_data1~274_combout ;
wire \id_stage|reg_file|rd_data1~275_combout ;
wire \id_stage|reg_file|rd_data1~276_combout ;
wire \id_stage|reg_file|rd_data1~258_combout ;
wire \id_stage|reg_file|rd_data1~259_combout ;
wire \id_stage|reg_file|rd_data1~277_combout ;
wire \id_stage|reg_file|rd_data1~278_combout ;
wire \id_ex_buffer|EX_rs1~12_combout ;
wire \ex_stage|alu_oper1|out[2]~25_combout ;
wire \ex_stage|alu|Mux4~5_combout ;
wire \ex_stage|alu|Add0~19_combout ;
wire \ex_stage|alu|Mux4~9_combout ;
wire \ex_stage|alu|ShiftRight0~129_combout ;
wire \ex_stage|alu|Mux4~7_combout ;
wire \ex_stage|alu|Mux4~8_combout ;
wire \ex_stage|Equal2~28_combout ;
wire \ex_stage|alu|Mux4~10_combout ;
wire \ex_stage|alu|Mux4~11_combout ;
wire \ex_stage|alu|Mux4~12_combout ;
wire \ex_stage|alu|Mux4~13_combout ;
wire \ex_stage|alu|Mux4~14_combout ;
wire \ex_stage|alu|Mux4~15_combout ;
wire \ex_stage|alu|Mux4~16_combout ;
wire \ex_stage|alu|Mux4~17_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT~12_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT[2]~feeder_combout ;
wire \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a1 ;
wire \mem_wb_buffer|WB_Data_mem_out~11_combout ;
wire \wb_stage|wdata_to_reg_file[1]~11_combout ;
wire \id_stage|reg_file|reg_file[15][1]~q ;
wire \id_stage|reg_file|rd_data1~254_combout ;
wire \id_stage|reg_file|rd_data1~255_combout ;
wire \id_stage|reg_file|rd_data1~247_combout ;
wire \id_stage|reg_file|rd_data1~248_combout ;
wire \id_stage|reg_file|rd_data1~251_combout ;
wire \id_stage|reg_file|rd_data1~249_combout ;
wire \id_stage|reg_file|rd_data1~250_combout ;
wire \id_stage|reg_file|rd_data1~252_combout ;
wire \id_stage|reg_file|rd_data1~253_combout ;
wire \id_stage|reg_file|rd_data1~244_combout ;
wire \id_stage|reg_file|rd_data1~245_combout ;
wire \id_stage|reg_file|rd_data1~241_combout ;
wire \id_stage|reg_file|rd_data1~242_combout ;
wire \id_stage|reg_file|rd_data1~239_combout ;
wire \id_stage|reg_file|rd_data1~240_combout ;
wire \id_stage|reg_file|rd_data1~243_combout ;
wire \id_stage|reg_file|rd_data1~237_combout ;
wire \id_stage|reg_file|rd_data1~238_combout ;
wire \id_stage|reg_file|rd_data1~246_combout ;
wire \id_stage|reg_file|rd_data1~256_combout ;
wire \id_stage|reg_file|rd_data1~257_combout ;
wire \id_ex_buffer|EX_rs1~11_combout ;
wire \ex_stage|alu_oper1|out[1]~23_combout ;
wire \ex_stage|alu|Mux3~0_combout ;
wire \ex_stage|alu|Add0~17_combout ;
wire \ex_stage|alu|Mux3~1_combout ;
wire \ex_stage|alu|Mux3~2_combout ;
wire \ex_stage|alu|ShiftLeft0~77_combout ;
wire \ex_stage|alu|ShiftRight0~130_combout ;
wire \ex_stage|alu|ShiftRight0~103_combout ;
wire \ex_stage|alu|ShiftRight0~104_combout ;
wire \ex_stage|alu|ShiftRight0~108_combout ;
wire \ex_stage|alu|ShiftRight0~109_combout ;
wire \ex_stage|alu|ShiftRight0~112_combout ;
wire \ex_stage|alu|Mux3~3_combout ;
wire \ex_stage|alu|Mux3~4_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT~11_combout ;
wire \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a4 ;
wire \mem_wb_buffer|WB_Data_mem_out~14_combout ;
wire \mem_wb_buffer|WB_ALU_OUT~14_combout ;
wire \wb_stage|wdata_to_reg_file[4]~14_combout ;
wire \id_stage|reg_file|rd_data2~321_combout ;
wire \id_stage|reg_file|rd_data2~322_combout ;
wire \id_stage|reg_file|rd_data2~338_combout ;
wire \id_stage|reg_file|rd_data2~339_combout ;
wire \id_stage|reg_file|rd_data2~333_combout ;
wire \id_stage|reg_file|rd_data2~334_combout ;
wire \id_stage|reg_file|rd_data2~335_combout ;
wire \id_stage|reg_file|rd_data2~336_combout ;
wire \id_stage|reg_file|rd_data2~330_combout ;
wire \id_stage|reg_file|rd_data2~331_combout ;
wire \id_stage|reg_file|rd_data2~327_combout ;
wire \id_stage|reg_file|rd_data2~328_combout ;
wire \id_stage|reg_file|rd_data2~325_combout ;
wire \id_stage|reg_file|rd_data2~326_combout ;
wire \id_stage|reg_file|rd_data2~329_combout ;
wire \id_stage|reg_file|rd_data2~323_combout ;
wire \id_stage|reg_file|rd_data2~324_combout ;
wire \id_stage|reg_file|rd_data2~332_combout ;
wire \id_stage|reg_file|rd_data2~337_combout ;
wire \id_stage|reg_file|rd_data2~340_combout ;
wire \id_stage|reg_file|rd_data2~341_combout ;
wire \id_ex_buffer|EX_rs2~15_combout ;
wire \id_ex_buffer|EX_Immed~40_combout ;
wire \ex_stage|alu_oper2|out~46_combout ;
wire \ex_stage|alu_oper2|out~45_combout ;
wire \ex_stage|alu_oper2|out~47_combout ;
wire \ex_stage|alu|ShiftLeft0~76_combout ;
wire \ex_stage|alu|ShiftRight0~93_combout ;
wire \ex_stage|alu|ShiftRight0~94_combout ;
wire \ex_stage|alu|ShiftRight0~98_combout ;
wire \ex_stage|alu|ShiftRight0~99_combout ;
wire \ex_stage|alu|ShiftRight0~102_combout ;
wire \ex_stage|alu|Mux2~2_combout ;
wire \ex_stage|alu|Mux2~3_combout ;
wire \ex_stage|alu|Mux2~4_combout ;
wire \ex_stage|alu|LessThan2~1_cout ;
wire \ex_stage|alu|LessThan2~3_cout ;
wire \ex_stage|alu|LessThan2~5_cout ;
wire \ex_stage|alu|LessThan2~7_cout ;
wire \ex_stage|alu|LessThan2~9_cout ;
wire \ex_stage|alu|LessThan2~11_cout ;
wire \ex_stage|alu|LessThan2~13_cout ;
wire \ex_stage|alu|LessThan2~15_cout ;
wire \ex_stage|alu|LessThan2~17_cout ;
wire \ex_stage|alu|LessThan2~19_cout ;
wire \ex_stage|alu|LessThan2~21_cout ;
wire \ex_stage|alu|LessThan2~23_cout ;
wire \ex_stage|alu|LessThan2~25_cout ;
wire \ex_stage|alu|LessThan2~27_cout ;
wire \ex_stage|alu|LessThan2~29_cout ;
wire \ex_stage|alu|LessThan2~31_cout ;
wire \ex_stage|alu|LessThan2~33_cout ;
wire \ex_stage|alu|LessThan2~35_cout ;
wire \ex_stage|alu|LessThan2~37_cout ;
wire \ex_stage|alu|LessThan2~39_cout ;
wire \ex_stage|alu|LessThan2~41_cout ;
wire \ex_stage|alu|LessThan2~43_cout ;
wire \ex_stage|alu|LessThan2~45_cout ;
wire \ex_stage|alu|LessThan2~47_cout ;
wire \ex_stage|alu|LessThan2~49_cout ;
wire \ex_stage|alu|LessThan2~51_cout ;
wire \ex_stage|alu|LessThan2~53_cout ;
wire \ex_stage|alu|LessThan2~55_cout ;
wire \ex_stage|alu|LessThan2~57_cout ;
wire \ex_stage|alu|LessThan2~59_cout ;
wire \ex_stage|alu|LessThan2~61_cout ;
wire \ex_stage|alu|LessThan2~62_combout ;
wire \ex_stage|alu|LessThan1~1_cout ;
wire \ex_stage|alu|LessThan1~3_cout ;
wire \ex_stage|alu|LessThan1~5_cout ;
wire \ex_stage|alu|LessThan1~7_cout ;
wire \ex_stage|alu|LessThan1~9_cout ;
wire \ex_stage|alu|LessThan1~11_cout ;
wire \ex_stage|alu|LessThan1~13_cout ;
wire \ex_stage|alu|LessThan1~15_cout ;
wire \ex_stage|alu|LessThan1~17_cout ;
wire \ex_stage|alu|LessThan1~19_cout ;
wire \ex_stage|alu|LessThan1~21_cout ;
wire \ex_stage|alu|LessThan1~23_cout ;
wire \ex_stage|alu|LessThan1~25_cout ;
wire \ex_stage|alu|LessThan1~27_cout ;
wire \ex_stage|alu|LessThan1~29_cout ;
wire \ex_stage|alu|LessThan1~31_cout ;
wire \ex_stage|alu|LessThan1~33_cout ;
wire \ex_stage|alu|LessThan1~35_cout ;
wire \ex_stage|alu|LessThan1~37_cout ;
wire \ex_stage|alu|LessThan1~39_cout ;
wire \ex_stage|alu|LessThan1~41_cout ;
wire \ex_stage|alu|LessThan1~43_cout ;
wire \ex_stage|alu|LessThan1~45_cout ;
wire \ex_stage|alu|LessThan1~47_cout ;
wire \ex_stage|alu|LessThan1~49_cout ;
wire \ex_stage|alu|LessThan1~51_cout ;
wire \ex_stage|alu|LessThan1~53_cout ;
wire \ex_stage|alu|LessThan1~55_cout ;
wire \ex_stage|alu|LessThan1~57_cout ;
wire \ex_stage|alu|LessThan1~59_cout ;
wire \ex_stage|alu|LessThan1~61_cout ;
wire \ex_stage|alu|LessThan1~62_combout ;
wire \ex_stage|alu|Mux2~5_combout ;
wire \ex_stage|alu|Mux2~6_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT~10_combout ;
wire \mem_wb_buffer|WB_ALU_OUT~10_combout ;
wire \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \mem_wb_buffer|WB_Data_mem_out~10_combout ;
wire \wb_stage|wdata_to_reg_file[0]~10_combout ;
wire \ex_stage|store_rs2_mux|out~20_combout ;
wire \ex_stage|store_rs2_mux|out~21_combout ;
wire \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a3 ;
wire \mem_wb_buffer|WB_Data_mem_out~13_combout ;
wire \mem_wb_buffer|WB_ALU_OUT~13_combout ;
wire \wb_stage|wdata_to_reg_file[3]~13_combout ;
wire \id_stage|reg_file|rd_data1~296_combout ;
wire \id_stage|reg_file|rd_data1~297_combout ;
wire \id_stage|reg_file|rd_data1~279_combout ;
wire \id_stage|reg_file|rd_data1~280_combout ;
wire \id_stage|reg_file|rd_data1~286_combout ;
wire \id_stage|reg_file|rd_data1~287_combout ;
wire \id_stage|reg_file|rd_data1~283_combout ;
wire \id_stage|reg_file|rd_data1~284_combout ;
wire \id_stage|reg_file|rd_data1~281_combout ;
wire \id_stage|reg_file|rd_data1~282_combout ;
wire \id_stage|reg_file|rd_data1~285_combout ;
wire \id_stage|reg_file|rd_data1~288_combout ;
wire \id_stage|reg_file|rd_data1~289_combout ;
wire \id_stage|reg_file|rd_data1~290_combout ;
wire \id_stage|reg_file|rd_data1~291_combout ;
wire \id_stage|reg_file|rd_data1~292_combout ;
wire \id_stage|reg_file|rd_data1~293_combout ;
wire \id_stage|reg_file|rd_data1~294_combout ;
wire \id_stage|reg_file|rd_data1~295_combout ;
wire \id_stage|reg_file|rd_data1~298_combout ;
wire \id_stage|reg_file|rd_data1~299_combout ;
wire \id_ex_buffer|EX_rs1~13_combout ;
wire \ex_stage|alu_oper1|out[3]~27_combout ;
wire \ex_stage|alu|Mux5~1_combout ;
wire \ex_stage|alu|Mux5~2_combout ;
wire \ex_stage|Equal2~29_combout ;
wire \ex_stage|alu|Mux5~3_combout ;
wire \ex_stage|alu|Mux5~4_combout ;
wire \ex_stage|alu|Add0~21_combout ;
wire \ex_stage|alu|Mux5~5_combout ;
wire \ex_stage|alu|Mux5~6_combout ;
wire \ex_stage|alu|Mux5~0_combout ;
wire \ex_stage|alu|Mux5~7_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT~13_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT[3]~feeder_combout ;
wire \id_ex_buffer|EX_PC~13_combout ;
wire \ex_stage|alu_oper1|out[3]~26_combout ;
wire \if_stage|pc_src_mux|out~52_combout ;
wire \if_stage|pc_src_mux|out~53_combout ;
wire \id_stage|Add0~6_combout ;
wire \if_stage|pc_src_mux|out~54_combout ;
wire \if_stage|pc_src_mux|out~55_combout ;
wire \if_stage|pc_src_mux|out~56_combout ;
wire \if_stage|inst_mem|InstMem~35_combout ;
wire \if_stage|inst_mem|InstMem~34_combout ;
wire \if_stage|inst_mem|InstMem~36_combout ;
wire \if_stage|inst_mem|InstMem~37_combout ;
wire \if_id_buffer|ID_opcode~5_combout ;
wire \id_stage|Equal0~1_combout ;
wire \id_stage|BR|predicted~combout ;
wire \id_ex_buffer|EX_predicted~q ;
wire \id_ex_buffer|EX_is_beq~0_combout ;
wire \id_ex_buffer|EX_is_beq~q ;
wire \id_ex_buffer|EX_is_bne~0_combout ;
wire \id_ex_buffer|EX_is_bne~q ;
wire \ex_stage|Equal2~17_combout ;
wire \ex_stage|Equal2~19_combout ;
wire \ex_stage|Equal2~14_combout ;
wire \ex_stage|Equal2~16_combout ;
wire \ex_stage|Equal2~21_combout ;
wire \ex_stage|Equal2~24_combout ;
wire \ex_stage|Equal2~25_combout ;
wire \ex_stage|Equal2~22_combout ;
wire \ex_stage|Equal2~26_combout ;
wire \ex_stage|Equal2~1_combout ;
wire \ex_stage|Equal2~0_combout ;
wire \ex_stage|Equal2~7_combout ;
wire \ex_stage|Equal2~5_combout ;
wire \ex_stage|Equal2~8_combout ;
wire \ex_stage|Equal2~9_combout ;
wire \ex_stage|Equal2~11_combout ;
wire \ex_stage|Equal2~10_combout ;
wire \ex_stage|Equal2~12_combout ;
wire \ex_stage|Equal2~13_combout ;
wire \ex_stage|Equal2~27_combout ;
wire \ex_stage|Wrong_prediction~0_combout ;
wire \if_stage|pc_src_mux|out~46_combout ;
wire \id_ex_buffer|EX_PFC[1]~34_combout ;
wire \if_stage|pc_src_mux|out~45_combout ;
wire \id_stage|Add0~2_combout ;
wire \if_stage|pc_src_mux|out~43_combout ;
wire \if_stage|pc_src_mux|out~44_combout ;
wire \if_stage|pc_src_mux|out~47_combout ;
wire \if_stage|new_PC|Add0~1 ;
wire \if_stage|new_PC|Add0~2_combout ;
wire \id_ex_buffer|EX_PFC[2]~36_combout ;
wire \if_stage|pc_src_mux|out~50_combout ;
wire \id_stage|Add0~4_combout ;
wire \if_stage|pc_src_mux|out~48_combout ;
wire \if_stage|pc_src_mux|out~49_combout ;
wire \if_stage|pc_src_mux|out~51_combout ;
wire \if_stage|inst_mem|InstMem~95_combout ;
wire \if_stage|inst_mem|InstMem~94_combout ;
wire \if_stage|inst_mem|InstMem~96_combout ;
wire \if_id_buffer|ID_rs2_ind~4_combout ;
wire \id_stage|SDU|id_ex_flush~4_combout ;
wire \id_stage|SDU|id_ex_flush~5_combout ;
wire \id_stage|SDU|id_ex_flush~6_combout ;
wire \id_stage|SDU|id_ex_flush~7_combout ;
wire \id_ex_buffer|EX_PFC[4]~40_combout ;
wire \if_stage|pc_src_mux|out~59_combout ;
wire \if_stage|new_PC|Add0~5 ;
wire \if_stage|new_PC|Add0~6_combout ;
wire \id_stage|Add0~8_combout ;
wire \if_stage|pc_src_mux|out~57_combout ;
wire \if_stage|pc_src_mux|out~58_combout ;
wire \if_stage|pc_src_mux|out~60_combout ;
wire \if_stage|new_PC|Add0~7 ;
wire \if_stage|new_PC|Add0~9 ;
wire \if_stage|new_PC|Add0~10_combout ;
wire \id_stage|Add0~12_combout ;
wire \if_stage|pc_src_mux|out~161_combout ;
wire \if_stage|pc_src_mux|out~66_combout ;
wire \id_ex_buffer|EX_PFC[6]~44_combout ;
wire \if_stage|pc_src_mux|out~65_combout ;
wire \if_stage|pc_src_mux|out~171_combout ;
wire \if_stage|pc_src_mux|out~67_combout ;
wire \if_stage|inst_mem|InstMem~12_combout ;
wire \if_stage|inst_mem|InstMem~23_combout ;
wire \if_stage|inst_mem|InstMem~20_combout ;
wire \if_stage|inst_mem|InstMem~21_combout ;
wire \if_stage|inst_mem|InstMem~24_combout ;
wire \if_id_buffer|Equal0~0_combout ;
wire \if_id_buffer|ID_opcode~0_combout ;
wire \id_stage|cu|Equal4~0_combout ;
wire \id_stage|SDU|Equal3~0_combout ;
wire \id_stage|SDU|if_id_flush~0_combout ;
wire \if_id_buffer|ID_INST~4_combout ;
wire \if_stage|inst_mem|InstMem~112_combout ;
wire \if_id_buffer|ID_opcode~4_combout ;
wire \id_stage|BR|PC_src~0_combout ;
wire \if_stage|pc_src_mux|out~39_combout ;
wire \id_stage|BR|PC_src[1]~2_combout ;
wire \id_ex_buffer|EX_PFC[5]~42_combout ;
wire \if_stage|pc_src_mux|out~61_combout ;
wire \if_stage|new_PC|Add0~8_combout ;
wire \if_stage|pc_src_mux|out~62_combout ;
wire \id_stage|Add0~10_combout ;
wire \if_stage|pc_src_mux|out~160_combout ;
wire \if_stage|pc_src_mux|out~63_combout ;
wire \if_stage|pc_src_mux|out~64_combout ;
wire \if_stage|inst_mem|InstMem~113_combout ;
wire \if_id_buffer|ID_opcode~6_combout ;
wire \id_stage|immed_gen|always0~11_combout ;
wire \EDU|excep_flag~1_combout ;
wire \EDU|excep_flag~3_combout ;
wire \EDU|excep_flag~4_combout ;
wire \id_stage|BR|Equal5~0_combout ;
wire \EDU|excep_flag~5_combout ;
wire \ex_mem_buffer|MEM_opcode~3_combout ;
wire \ex_mem_buffer|MEM_opcode~1_combout ;
wire \ex_mem_buffer|MEM_opcode[5]~feeder_combout ;
wire \ex_mem_buffer|MEM_opcode~2_combout ;
wire \ex_mem_buffer|MEM_opcode~0_combout ;
wire \mem_wb_buffer|Equal0~0_combout ;
wire \ex_mem_buffer|MEM_opcode~6_combout ;
wire \ex_mem_buffer|MEM_opcode[0]~feeder_combout ;
wire \ex_mem_buffer|MEM_opcode~4_combout ;
wire \ex_mem_buffer|MEM_opcode[2]~feeder_combout ;
wire \ex_mem_buffer|MEM_opcode~5_combout ;
wire \ex_mem_buffer|MEM_opcode[1]~feeder_combout ;
wire \mem_wb_buffer|Equal0~1_combout ;
wire \mem_wb_buffer|hlt~q ;
wire \input_clk~input_o ;
wire \hlt_logic~combout ;
wire \hlt_logic~clkctrl_outclk ;
wire \id_stage|Add0~0_combout ;
wire \if_stage|pc_src_mux|out~38_combout ;
wire \id_ex_buffer|EX_PFC[0]~32_combout ;
wire \if_stage|pc_src_mux|out~40_combout ;
wire \if_stage|pc_src_mux|out~41_combout ;
wire \if_stage|pc_src_mux|out~42_combout ;
wire \cycles_consumed[0]~93_combout ;
wire \cycles_consumed[0]~reg0_q ;
wire \cycles_consumed[1]~31_combout ;
wire \cycles_consumed[1]~reg0_q ;
wire \cycles_consumed[1]~32 ;
wire \cycles_consumed[2]~33_combout ;
wire \cycles_consumed[2]~reg0_q ;
wire \cycles_consumed[2]~34 ;
wire \cycles_consumed[3]~35_combout ;
wire \cycles_consumed[3]~reg0_q ;
wire \cycles_consumed[3]~36 ;
wire \cycles_consumed[4]~37_combout ;
wire \cycles_consumed[4]~reg0_q ;
wire \cycles_consumed[4]~38 ;
wire \cycles_consumed[5]~39_combout ;
wire \cycles_consumed[5]~reg0_q ;
wire \cycles_consumed[5]~40 ;
wire \cycles_consumed[6]~41_combout ;
wire \cycles_consumed[6]~reg0_q ;
wire \cycles_consumed[6]~42 ;
wire \cycles_consumed[7]~43_combout ;
wire \cycles_consumed[7]~reg0_q ;
wire \cycles_consumed[7]~44 ;
wire \cycles_consumed[8]~45_combout ;
wire \cycles_consumed[8]~reg0_q ;
wire \cycles_consumed[8]~46 ;
wire \cycles_consumed[9]~47_combout ;
wire \cycles_consumed[9]~reg0_q ;
wire \cycles_consumed[9]~48 ;
wire \cycles_consumed[10]~49_combout ;
wire \cycles_consumed[10]~reg0_q ;
wire \cycles_consumed[10]~50 ;
wire \cycles_consumed[11]~51_combout ;
wire \cycles_consumed[11]~reg0_q ;
wire \cycles_consumed[11]~52 ;
wire \cycles_consumed[12]~53_combout ;
wire \cycles_consumed[12]~reg0_q ;
wire \cycles_consumed[12]~54 ;
wire \cycles_consumed[13]~55_combout ;
wire \cycles_consumed[13]~reg0_q ;
wire \cycles_consumed[13]~56 ;
wire \cycles_consumed[14]~57_combout ;
wire \cycles_consumed[14]~reg0_q ;
wire \cycles_consumed[14]~58 ;
wire \cycles_consumed[15]~59_combout ;
wire \cycles_consumed[15]~reg0_q ;
wire \cycles_consumed[15]~60 ;
wire \cycles_consumed[16]~61_combout ;
wire \cycles_consumed[16]~reg0_q ;
wire \cycles_consumed[16]~62 ;
wire \cycles_consumed[17]~63_combout ;
wire \cycles_consumed[17]~reg0_q ;
wire \cycles_consumed[17]~64 ;
wire \cycles_consumed[18]~65_combout ;
wire \cycles_consumed[18]~reg0_q ;
wire \cycles_consumed[18]~66 ;
wire \cycles_consumed[19]~67_combout ;
wire \cycles_consumed[19]~reg0_q ;
wire \cycles_consumed[19]~68 ;
wire \cycles_consumed[20]~69_combout ;
wire \cycles_consumed[20]~reg0_q ;
wire \cycles_consumed[20]~70 ;
wire \cycles_consumed[21]~71_combout ;
wire \cycles_consumed[21]~reg0_q ;
wire \cycles_consumed[21]~72 ;
wire \cycles_consumed[22]~73_combout ;
wire \cycles_consumed[22]~reg0_q ;
wire \cycles_consumed[22]~74 ;
wire \cycles_consumed[23]~75_combout ;
wire \cycles_consumed[23]~reg0_q ;
wire \cycles_consumed[23]~76 ;
wire \cycles_consumed[24]~77_combout ;
wire \cycles_consumed[24]~reg0_q ;
wire \cycles_consumed[24]~78 ;
wire \cycles_consumed[25]~79_combout ;
wire \cycles_consumed[25]~reg0_q ;
wire \cycles_consumed[25]~80 ;
wire \cycles_consumed[26]~81_combout ;
wire \cycles_consumed[26]~reg0_q ;
wire \cycles_consumed[26]~82 ;
wire \cycles_consumed[27]~83_combout ;
wire \cycles_consumed[27]~reg0_q ;
wire \cycles_consumed[27]~84 ;
wire \cycles_consumed[28]~85_combout ;
wire \cycles_consumed[28]~reg0_q ;
wire \cycles_consumed[28]~86 ;
wire \cycles_consumed[29]~87_combout ;
wire \cycles_consumed[29]~reg0_q ;
wire \cycles_consumed[29]~88 ;
wire \cycles_consumed[30]~89_combout ;
wire \cycles_consumed[30]~reg0_q ;
wire \cycles_consumed[30]~90 ;
wire \cycles_consumed[31]~91_combout ;
wire \cycles_consumed[31]~reg0_q ;
wire [4:0] \if_id_buffer|ID_rd_ind ;
wire [31:0] \ex_mem_buffer|MEM_rs2 ;
wire [31:0] \id_ex_buffer|EX_PFC ;
wire [6:0] \id_ex_buffer|EX_opcode ;
wire [3:0] \ex_stage|alu_oper|ALU_OP ;
wire [31:0] \if_stage|pc_reg|addr_out ;
wire [6:0] \if_id_buffer|ID_opcode ;
wire [4:0] \ex_mem_buffer|MEM_rd_ind ;
wire [31:0] \id_ex_buffer|EX_PC ;
wire [4:0] \id_ex_buffer|EX_rs1_ind ;
wire [31:0] \id_ex_buffer|EX_rs1 ;
wire [31:0] \mem_wb_buffer|WB_Data_mem_out ;
wire [31:0] \mem_wb_buffer|WB_ALU_OUT ;
wire [31:0] \id_stage|reg_file|rd_data1 ;
wire [4:0] \mem_wb_buffer|WB_rd_ind ;
wire [31:0] \if_id_buffer|ID_INST ;
wire [31:0] \ex_mem_buffer|MEM_ALU_OUT ;
wire [31:0] \ex_stage|alu_oper1|out ;
wire [4:0] \id_ex_buffer|EX_rs2_ind ;
wire [31:0] \id_ex_buffer|EX_Immed ;
wire [31:0] \id_ex_buffer|EX_rs2 ;
wire [6:0] \ex_mem_buffer|MEM_opcode ;
wire [31:0] \if_id_buffer|ID_PC ;
wire [4:0] \id_ex_buffer|EX_rd_ind ;
wire [4:0] \if_id_buffer|ID_rs1_ind ;
wire [4:0] \if_id_buffer|ID_rs2_ind ;
wire [31:0] \id_stage|reg_file|rd_data2 ;
wire [31:0] \ex_stage|alu|res ;

wire [8:0] \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [8:0] \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [8:0] \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [8:0] \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;

assign \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a6~portadataout  = \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a8  = \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];
assign \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a9  = \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [2];
assign \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a10  = \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [3];
assign \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a11  = \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [4];
assign \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a12  = \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [5];
assign \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a13  = \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [6];
assign \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a14  = \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [7];
assign \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a15  = \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [8];

assign \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a0~portadataout  = \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a1  = \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a2  = \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a3  = \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a4  = \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a5  = \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a7  = \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a16  = \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a17  = \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];

assign \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a18~portadataout  = \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a19  = \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];
assign \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a20  = \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [2];
assign \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a21  = \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [3];
assign \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a22  = \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [4];
assign \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a23  = \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [5];
assign \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a26  = \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [6];
assign \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a29  = \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [7];
assign \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a31  = \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [8];

assign \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a24~portadataout  = \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a25  = \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];
assign \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a27  = \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [2];
assign \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a28  = \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [3];
assign \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a30  = \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [4];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \PC[0]~output (
	.i(!\if_stage|pc_reg|addr_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[0]~output .bus_hold = "false";
defparam \PC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \PC[1]~output (
	.i(!\if_stage|pc_reg|addr_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[1]~output .bus_hold = "false";
defparam \PC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \PC[2]~output (
	.i(!\if_stage|pc_reg|addr_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[2]~output .bus_hold = "false";
defparam \PC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \PC[3]~output (
	.i(!\if_stage|pc_reg|addr_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[3]~output .bus_hold = "false";
defparam \PC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \PC[4]~output (
	.i(!\if_stage|pc_reg|addr_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[4]~output .bus_hold = "false";
defparam \PC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \PC[5]~output (
	.i(!\if_stage|pc_reg|addr_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[5]~output .bus_hold = "false";
defparam \PC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \PC[6]~output (
	.i(!\if_stage|pc_reg|addr_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[6]~output .bus_hold = "false";
defparam \PC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \PC[7]~output (
	.i(!\if_stage|pc_reg|addr_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[7]~output .bus_hold = "false";
defparam \PC[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \PC[8]~output (
	.i(!\if_stage|pc_reg|addr_out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[8]~output .bus_hold = "false";
defparam \PC[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \PC[9]~output (
	.i(!\if_stage|pc_reg|addr_out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[9]~output .bus_hold = "false";
defparam \PC[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \PC[10]~output (
	.i(!\if_stage|pc_reg|addr_out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[10]~output .bus_hold = "false";
defparam \PC[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \PC[11]~output (
	.i(!\if_stage|pc_reg|addr_out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[11]~output .bus_hold = "false";
defparam \PC[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \PC[12]~output (
	.i(!\if_stage|pc_reg|addr_out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[12]~output .bus_hold = "false";
defparam \PC[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \PC[13]~output (
	.i(!\if_stage|pc_reg|addr_out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[13]~output .bus_hold = "false";
defparam \PC[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \PC[14]~output (
	.i(!\if_stage|pc_reg|addr_out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[14]~output .bus_hold = "false";
defparam \PC[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \PC[15]~output (
	.i(!\if_stage|pc_reg|addr_out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[15]~output .bus_hold = "false";
defparam \PC[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \PC[16]~output (
	.i(!\if_stage|pc_reg|addr_out [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[16]~output .bus_hold = "false";
defparam \PC[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \PC[17]~output (
	.i(!\if_stage|pc_reg|addr_out [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[17]~output .bus_hold = "false";
defparam \PC[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \PC[18]~output (
	.i(!\if_stage|pc_reg|addr_out [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[18]~output .bus_hold = "false";
defparam \PC[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \PC[19]~output (
	.i(!\if_stage|pc_reg|addr_out [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[19]~output .bus_hold = "false";
defparam \PC[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \PC[20]~output (
	.i(!\if_stage|pc_reg|addr_out [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[20]~output .bus_hold = "false";
defparam \PC[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \PC[21]~output (
	.i(!\if_stage|pc_reg|addr_out [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[21]~output .bus_hold = "false";
defparam \PC[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \PC[22]~output (
	.i(!\if_stage|pc_reg|addr_out [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[22]~output .bus_hold = "false";
defparam \PC[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \PC[23]~output (
	.i(!\if_stage|pc_reg|addr_out [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[23]~output .bus_hold = "false";
defparam \PC[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \PC[24]~output (
	.i(!\if_stage|pc_reg|addr_out [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[24]~output .bus_hold = "false";
defparam \PC[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \PC[25]~output (
	.i(!\if_stage|pc_reg|addr_out [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[25]~output .bus_hold = "false";
defparam \PC[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \PC[26]~output (
	.i(!\if_stage|pc_reg|addr_out [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[26]~output .bus_hold = "false";
defparam \PC[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \PC[27]~output (
	.i(!\if_stage|pc_reg|addr_out [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[27]~output .bus_hold = "false";
defparam \PC[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \PC[28]~output (
	.i(!\if_stage|pc_reg|addr_out [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[28]~output .bus_hold = "false";
defparam \PC[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \PC[29]~output (
	.i(!\if_stage|pc_reg|addr_out [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[29]~output .bus_hold = "false";
defparam \PC[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \PC[30]~output (
	.i(!\if_stage|pc_reg|addr_out [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[30]~output .bus_hold = "false";
defparam \PC[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \PC[31]~output (
	.i(!\if_stage|pc_reg|addr_out [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[31]~output .bus_hold = "false";
defparam \PC[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \cycles_consumed[0]~output (
	.i(\cycles_consumed[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[0]~output .bus_hold = "false";
defparam \cycles_consumed[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \cycles_consumed[1]~output (
	.i(\cycles_consumed[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[1]~output .bus_hold = "false";
defparam \cycles_consumed[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \cycles_consumed[2]~output (
	.i(\cycles_consumed[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[2]~output .bus_hold = "false";
defparam \cycles_consumed[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \cycles_consumed[3]~output (
	.i(\cycles_consumed[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[3]~output .bus_hold = "false";
defparam \cycles_consumed[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \cycles_consumed[4]~output (
	.i(\cycles_consumed[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[4]~output .bus_hold = "false";
defparam \cycles_consumed[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \cycles_consumed[5]~output (
	.i(\cycles_consumed[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[5]~output .bus_hold = "false";
defparam \cycles_consumed[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \cycles_consumed[6]~output (
	.i(\cycles_consumed[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[6]~output .bus_hold = "false";
defparam \cycles_consumed[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \cycles_consumed[7]~output (
	.i(\cycles_consumed[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[7]~output .bus_hold = "false";
defparam \cycles_consumed[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \cycles_consumed[8]~output (
	.i(\cycles_consumed[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[8]~output .bus_hold = "false";
defparam \cycles_consumed[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \cycles_consumed[9]~output (
	.i(\cycles_consumed[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[9]~output .bus_hold = "false";
defparam \cycles_consumed[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \cycles_consumed[10]~output (
	.i(\cycles_consumed[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[10]~output .bus_hold = "false";
defparam \cycles_consumed[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \cycles_consumed[11]~output (
	.i(\cycles_consumed[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[11]~output .bus_hold = "false";
defparam \cycles_consumed[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \cycles_consumed[12]~output (
	.i(\cycles_consumed[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[12]~output .bus_hold = "false";
defparam \cycles_consumed[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \cycles_consumed[13]~output (
	.i(\cycles_consumed[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[13]~output .bus_hold = "false";
defparam \cycles_consumed[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \cycles_consumed[14]~output (
	.i(\cycles_consumed[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[14]~output .bus_hold = "false";
defparam \cycles_consumed[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \cycles_consumed[15]~output (
	.i(\cycles_consumed[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[15]~output .bus_hold = "false";
defparam \cycles_consumed[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \cycles_consumed[16]~output (
	.i(\cycles_consumed[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[16]~output .bus_hold = "false";
defparam \cycles_consumed[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \cycles_consumed[17]~output (
	.i(\cycles_consumed[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[17]~output .bus_hold = "false";
defparam \cycles_consumed[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \cycles_consumed[18]~output (
	.i(\cycles_consumed[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[18]~output .bus_hold = "false";
defparam \cycles_consumed[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \cycles_consumed[19]~output (
	.i(\cycles_consumed[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[19]~output .bus_hold = "false";
defparam \cycles_consumed[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \cycles_consumed[20]~output (
	.i(\cycles_consumed[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[20]~output .bus_hold = "false";
defparam \cycles_consumed[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \cycles_consumed[21]~output (
	.i(\cycles_consumed[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[21]~output .bus_hold = "false";
defparam \cycles_consumed[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \cycles_consumed[22]~output (
	.i(\cycles_consumed[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[22]~output .bus_hold = "false";
defparam \cycles_consumed[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \cycles_consumed[23]~output (
	.i(\cycles_consumed[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[23]~output .bus_hold = "false";
defparam \cycles_consumed[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \cycles_consumed[24]~output (
	.i(\cycles_consumed[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[24]~output .bus_hold = "false";
defparam \cycles_consumed[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \cycles_consumed[25]~output (
	.i(\cycles_consumed[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[25]~output .bus_hold = "false";
defparam \cycles_consumed[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \cycles_consumed[26]~output (
	.i(\cycles_consumed[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[26]~output .bus_hold = "false";
defparam \cycles_consumed[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \cycles_consumed[27]~output (
	.i(\cycles_consumed[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[27]~output .bus_hold = "false";
defparam \cycles_consumed[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \cycles_consumed[28]~output (
	.i(\cycles_consumed[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[28]~output .bus_hold = "false";
defparam \cycles_consumed[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \cycles_consumed[29]~output (
	.i(\cycles_consumed[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[29]~output .bus_hold = "false";
defparam \cycles_consumed[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \cycles_consumed[30]~output (
	.i(\cycles_consumed[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[30]~output .bus_hold = "false";
defparam \cycles_consumed[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \cycles_consumed[31]~output (
	.i(\cycles_consumed[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[31]~output .bus_hold = "false";
defparam \cycles_consumed[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N20
cycloneive_lcell_comb \if_id_buffer|ID_PC~4 (
// Equation(s):
// \if_id_buffer|ID_PC~4_combout  = (!\id_stage|SDU|if_id_flush~0_combout  & !\if_stage|pc_reg|addr_out [4])

	.dataa(\id_stage|SDU|if_id_flush~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\if_stage|pc_reg|addr_out [4]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~4_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~4 .lut_mask = 16'h0055;
defparam \if_id_buffer|ID_PC~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \rst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst~inputclkctrl .clock_type = "global clock";
defparam \rst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X87_Y3_N2
cycloneive_lcell_comb \if_stage|new_PC|Add0~0 (
// Equation(s):
// \if_stage|new_PC|Add0~0_combout  = (\if_stage|pc_reg|addr_out [1] & (!\if_stage|pc_reg|addr_out [0] & VCC)) # (!\if_stage|pc_reg|addr_out [1] & (\if_stage|pc_reg|addr_out [0] $ (GND)))
// \if_stage|new_PC|Add0~1  = CARRY((!\if_stage|pc_reg|addr_out [1] & !\if_stage|pc_reg|addr_out [0]))

	.dataa(\if_stage|pc_reg|addr_out [1]),
	.datab(\if_stage|pc_reg|addr_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\if_stage|new_PC|Add0~0_combout ),
	.cout(\if_stage|new_PC|Add0~1 ));
// synopsys translate_off
defparam \if_stage|new_PC|Add0~0 .lut_mask = 16'h6611;
defparam \if_stage|new_PC|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y9_N14
cycloneive_lcell_comb \EDU|excep_flag~6 (
// Equation(s):
// \EDU|excep_flag~6_combout  = (!\rst~input_o  & \EDU|excep_flag~5_combout )

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\EDU|excep_flag~6_combout ),
	.cout());
// synopsys translate_off
defparam \EDU|excep_flag~6 .lut_mask = 16'h3300;
defparam \EDU|excep_flag~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y3_N4
cycloneive_lcell_comb \if_stage|new_PC|Add0~2 (
// Equation(s):
// \if_stage|new_PC|Add0~2_combout  = (\if_stage|pc_reg|addr_out [2] & ((\if_stage|new_PC|Add0~1 ) # (GND))) # (!\if_stage|pc_reg|addr_out [2] & (!\if_stage|new_PC|Add0~1 ))
// \if_stage|new_PC|Add0~3  = CARRY((\if_stage|pc_reg|addr_out [2]) # (!\if_stage|new_PC|Add0~1 ))

	.dataa(gnd),
	.datab(\if_stage|pc_reg|addr_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|new_PC|Add0~1 ),
	.combout(\if_stage|new_PC|Add0~2_combout ),
	.cout(\if_stage|new_PC|Add0~3 ));
// synopsys translate_off
defparam \if_stage|new_PC|Add0~2 .lut_mask = 16'hC3CF;
defparam \if_stage|new_PC|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y3_N6
cycloneive_lcell_comb \if_stage|new_PC|Add0~4 (
// Equation(s):
// \if_stage|new_PC|Add0~4_combout  = (\if_stage|pc_reg|addr_out [3] & (!\if_stage|new_PC|Add0~3  & VCC)) # (!\if_stage|pc_reg|addr_out [3] & (\if_stage|new_PC|Add0~3  $ (GND)))
// \if_stage|new_PC|Add0~5  = CARRY((!\if_stage|pc_reg|addr_out [3] & !\if_stage|new_PC|Add0~3 ))

	.dataa(\if_stage|pc_reg|addr_out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|new_PC|Add0~3 ),
	.combout(\if_stage|new_PC|Add0~4_combout ),
	.cout(\if_stage|new_PC|Add0~5 ));
// synopsys translate_off
defparam \if_stage|new_PC|Add0~4 .lut_mask = 16'h5A05;
defparam \if_stage|new_PC|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y2_N6
cycloneive_lcell_comb \if_id_buffer|ID_PC~3 (
// Equation(s):
// \if_id_buffer|ID_PC~3_combout  = (!\if_stage|pc_reg|addr_out [3] & !\id_stage|SDU|if_id_flush~0_combout )

	.dataa(gnd),
	.datab(\if_stage|pc_reg|addr_out [3]),
	.datac(gnd),
	.datad(\id_stage|SDU|if_id_flush~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~3_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~3 .lut_mask = 16'h0033;
defparam \if_id_buffer|ID_PC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y5_N7
dffeas \if_id_buffer|ID_PC[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\if_id_buffer|ID_PC~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[3] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y5_N8
cycloneive_lcell_comb \if_id_buffer|ID_PC~2 (
// Equation(s):
// \if_id_buffer|ID_PC~2_combout  = (!\id_stage|SDU|if_id_flush~0_combout  & !\if_stage|pc_reg|addr_out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|SDU|if_id_flush~0_combout ),
	.datad(\if_stage|pc_reg|addr_out [2]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~2_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~2 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y5_N9
dffeas \if_id_buffer|ID_PC[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[2] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y2_N2
cycloneive_lcell_comb \if_id_buffer|ID_PC~1 (
// Equation(s):
// \if_id_buffer|ID_PC~1_combout  = (!\if_stage|pc_reg|addr_out [1] & !\id_stage|SDU|if_id_flush~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\if_stage|pc_reg|addr_out [1]),
	.datad(\id_stage|SDU|if_id_flush~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~1_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~1 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y5_N27
dffeas \if_id_buffer|ID_PC[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\if_id_buffer|ID_PC~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[1] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y5_N8
cycloneive_lcell_comb \if_id_buffer|ID_PC~0 (
// Equation(s):
// \if_id_buffer|ID_PC~0_combout  = (!\id_stage|SDU|if_id_flush~0_combout  & !\if_stage|pc_reg|addr_out [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|SDU|if_id_flush~0_combout ),
	.datad(\if_stage|pc_reg|addr_out [0]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~0_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~0 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y5_N21
dffeas \if_id_buffer|ID_PC[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\if_id_buffer|ID_PC~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[0] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y5_N0
cycloneive_lcell_comb \id_ex_buffer|EX_PFC[0]~32 (
// Equation(s):
// \id_ex_buffer|EX_PFC[0]~32_combout  = \if_id_buffer|ID_PC [0] $ (VCC)
// \id_ex_buffer|EX_PFC[0]~33  = CARRY(\if_id_buffer|ID_PC [0])

	.dataa(\if_id_buffer|ID_PC [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_PFC[0]~32_combout ),
	.cout(\id_ex_buffer|EX_PFC[0]~33 ));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[0]~32 .lut_mask = 16'h55AA;
defparam \id_ex_buffer|EX_PFC[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y5_N2
cycloneive_lcell_comb \id_ex_buffer|EX_PFC[1]~34 (
// Equation(s):
// \id_ex_buffer|EX_PFC[1]~34_combout  = (\if_id_buffer|ID_PC [1] & (!\id_ex_buffer|EX_PFC[0]~33 )) # (!\if_id_buffer|ID_PC [1] & ((\id_ex_buffer|EX_PFC[0]~33 ) # (GND)))
// \id_ex_buffer|EX_PFC[1]~35  = CARRY((!\id_ex_buffer|EX_PFC[0]~33 ) # (!\if_id_buffer|ID_PC [1]))

	.dataa(\if_id_buffer|ID_PC [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_ex_buffer|EX_PFC[0]~33 ),
	.combout(\id_ex_buffer|EX_PFC[1]~34_combout ),
	.cout(\id_ex_buffer|EX_PFC[1]~35 ));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[1]~34 .lut_mask = 16'h5A5F;
defparam \id_ex_buffer|EX_PFC[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y5_N4
cycloneive_lcell_comb \id_ex_buffer|EX_PFC[2]~36 (
// Equation(s):
// \id_ex_buffer|EX_PFC[2]~36_combout  = (\if_id_buffer|ID_PC [2] & (\id_ex_buffer|EX_PFC[1]~35  $ (GND))) # (!\if_id_buffer|ID_PC [2] & (!\id_ex_buffer|EX_PFC[1]~35  & VCC))
// \id_ex_buffer|EX_PFC[2]~37  = CARRY((\if_id_buffer|ID_PC [2] & !\id_ex_buffer|EX_PFC[1]~35 ))

	.dataa(gnd),
	.datab(\if_id_buffer|ID_PC [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_ex_buffer|EX_PFC[1]~35 ),
	.combout(\id_ex_buffer|EX_PFC[2]~36_combout ),
	.cout(\id_ex_buffer|EX_PFC[2]~37 ));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[2]~36 .lut_mask = 16'hC30C;
defparam \id_ex_buffer|EX_PFC[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y5_N6
cycloneive_lcell_comb \id_ex_buffer|EX_PFC[3]~38 (
// Equation(s):
// \id_ex_buffer|EX_PFC[3]~38_combout  = (\if_id_buffer|ID_PC [3] & (!\id_ex_buffer|EX_PFC[2]~37 )) # (!\if_id_buffer|ID_PC [3] & ((\id_ex_buffer|EX_PFC[2]~37 ) # (GND)))
// \id_ex_buffer|EX_PFC[3]~39  = CARRY((!\id_ex_buffer|EX_PFC[2]~37 ) # (!\if_id_buffer|ID_PC [3]))

	.dataa(gnd),
	.datab(\if_id_buffer|ID_PC [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_ex_buffer|EX_PFC[2]~37 ),
	.combout(\id_ex_buffer|EX_PFC[3]~38_combout ),
	.cout(\id_ex_buffer|EX_PFC[3]~39 ));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[3]~38 .lut_mask = 16'h3C3F;
defparam \id_ex_buffer|EX_PFC[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y7_N24
cycloneive_lcell_comb \id_stage|flush (
// Equation(s):
// \id_stage|flush~combout  = ((!\rst~input_o  & \EDU|excep_flag~5_combout )) # (!\id_stage|SDU|id_ex_flush~7_combout )

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_stage|flush~combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|flush .lut_mask = 16'h30FF;
defparam \id_stage|flush .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y5_N7
dffeas \id_ex_buffer|EX_PFC[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PFC[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\id_stage|flush~combout ),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PFC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[3] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PFC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y2_N10
cycloneive_lcell_comb \id_ex_buffer|EX_opcode~6 (
// Equation(s):
// \id_ex_buffer|EX_opcode~6_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\if_id_buffer|ID_opcode [3] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\rst~input_o ),
	.datac(\id_stage|SDU|id_ex_flush~7_combout ),
	.datad(\if_id_buffer|ID_opcode [3]),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_opcode~6_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_opcode~6 .lut_mask = 16'hD000;
defparam \id_ex_buffer|EX_opcode~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y2_N11
dffeas \id_ex_buffer|EX_opcode[3] (
	.clk(\hlt_logic~combout ),
	.d(\id_ex_buffer|EX_opcode~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_opcode [3]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_opcode[3] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_opcode[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y2_N30
cycloneive_lcell_comb \id_ex_buffer|EX_opcode~0 (
// Equation(s):
// \id_ex_buffer|EX_opcode~0_combout  = (\if_id_buffer|ID_opcode [6] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\if_id_buffer|ID_opcode [6]),
	.datac(\id_stage|SDU|id_ex_flush~7_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_opcode~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_opcode~0 .lut_mask = 16'hC040;
defparam \id_ex_buffer|EX_opcode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y2_N31
dffeas \id_ex_buffer|EX_opcode[6] (
	.clk(\hlt_logic~combout ),
	.d(\id_ex_buffer|EX_opcode~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_opcode [6]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_opcode[6] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_opcode[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y2_N14
cycloneive_lcell_comb \id_ex_buffer|EX_opcode~5 (
// Equation(s):
// \id_ex_buffer|EX_opcode~5_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\if_id_buffer|ID_opcode [1] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\rst~input_o ),
	.datac(\id_stage|SDU|id_ex_flush~7_combout ),
	.datad(\if_id_buffer|ID_opcode [1]),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_opcode~5_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_opcode~5 .lut_mask = 16'hD000;
defparam \id_ex_buffer|EX_opcode~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y2_N15
dffeas \id_ex_buffer|EX_opcode[1] (
	.clk(\hlt_logic~combout ),
	.d(\id_ex_buffer|EX_opcode~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_opcode [1]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_opcode[1] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_opcode[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y2_N20
cycloneive_lcell_comb \ex_stage|Equal1~1 (
// Equation(s):
// \ex_stage|Equal1~1_combout  = (!\id_ex_buffer|EX_opcode [6] & !\id_ex_buffer|EX_opcode [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_ex_buffer|EX_opcode [6]),
	.datad(\id_ex_buffer|EX_opcode [1]),
	.cin(gnd),
	.combout(\ex_stage|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Equal1~1 .lut_mask = 16'h000F;
defparam \ex_stage|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y2_N18
cycloneive_lcell_comb \id_ex_buffer|EX_opcode~4 (
// Equation(s):
// \id_ex_buffer|EX_opcode~4_combout  = (\if_id_buffer|ID_opcode [0] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\if_id_buffer|ID_opcode [0]),
	.datab(\rst~input_o ),
	.datac(\id_stage|SDU|id_ex_flush~7_combout ),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_opcode~4_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_opcode~4 .lut_mask = 16'h80A0;
defparam \id_ex_buffer|EX_opcode~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y2_N19
dffeas \id_ex_buffer|EX_opcode[0] (
	.clk(\hlt_logic~combout ),
	.d(\id_ex_buffer|EX_opcode~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_opcode [0]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_opcode[0] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_opcode[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N10
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~16 (
// Equation(s):
// \if_stage|inst_mem|InstMem~16_combout  = (!\if_stage|pc_reg|addr_out [5] & \if_stage|pc_reg|addr_out [4])

	.dataa(gnd),
	.datab(\if_stage|pc_reg|addr_out [5]),
	.datac(\if_stage|pc_reg|addr_out [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~16_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~16 .lut_mask = 16'h3030;
defparam \if_stage|inst_mem|InstMem~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N4
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~17 (
// Equation(s):
// \if_stage|inst_mem|InstMem~17_combout  = (\if_stage|pc_reg|addr_out [2] & ((\if_stage|pc_reg|addr_out [0] & (\if_stage|pc_reg|addr_out [1] & !\if_stage|pc_reg|addr_out [3])) # (!\if_stage|pc_reg|addr_out [0] & ((\if_stage|pc_reg|addr_out [3])))))

	.dataa(\if_stage|pc_reg|addr_out [1]),
	.datab(\if_stage|pc_reg|addr_out [0]),
	.datac(\if_stage|pc_reg|addr_out [2]),
	.datad(\if_stage|pc_reg|addr_out [3]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~17_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~17 .lut_mask = 16'h3080;
defparam \if_stage|inst_mem|InstMem~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N6
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~14 (
// Equation(s):
// \if_stage|inst_mem|InstMem~14_combout  = (!\if_stage|pc_reg|addr_out [2] & ((\if_stage|pc_reg|addr_out [1] & (\if_stage|pc_reg|addr_out [0] & \if_stage|pc_reg|addr_out [3])) # (!\if_stage|pc_reg|addr_out [1] & (!\if_stage|pc_reg|addr_out [0] & 
// !\if_stage|pc_reg|addr_out [3]))))

	.dataa(\if_stage|pc_reg|addr_out [1]),
	.datab(\if_stage|pc_reg|addr_out [0]),
	.datac(\if_stage|pc_reg|addr_out [2]),
	.datad(\if_stage|pc_reg|addr_out [3]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~14_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~14 .lut_mask = 16'h0801;
defparam \if_stage|inst_mem|InstMem~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N0
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~13 (
// Equation(s):
// \if_stage|inst_mem|InstMem~13_combout  = (\if_stage|pc_reg|addr_out [3] & ((\if_stage|pc_reg|addr_out [0] & ((!\if_stage|pc_reg|addr_out [2]))) # (!\if_stage|pc_reg|addr_out [0] & (\if_stage|pc_reg|addr_out [1] & \if_stage|pc_reg|addr_out [2])))) # 
// (!\if_stage|pc_reg|addr_out [3] & (!\if_stage|pc_reg|addr_out [1] & ((\if_stage|pc_reg|addr_out [0]) # (!\if_stage|pc_reg|addr_out [2]))))

	.dataa(\if_stage|pc_reg|addr_out [1]),
	.datab(\if_stage|pc_reg|addr_out [0]),
	.datac(\if_stage|pc_reg|addr_out [2]),
	.datad(\if_stage|pc_reg|addr_out [3]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~13_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~13 .lut_mask = 16'h2C45;
defparam \if_stage|inst_mem|InstMem~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N16
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~15 (
// Equation(s):
// \if_stage|inst_mem|InstMem~15_combout  = (\if_stage|pc_reg|addr_out [5] & ((\if_stage|pc_reg|addr_out [4] & ((\if_stage|inst_mem|InstMem~13_combout ))) # (!\if_stage|pc_reg|addr_out [4] & (\if_stage|inst_mem|InstMem~14_combout ))))

	.dataa(\if_stage|inst_mem|InstMem~14_combout ),
	.datab(\if_stage|pc_reg|addr_out [4]),
	.datac(\if_stage|pc_reg|addr_out [5]),
	.datad(\if_stage|inst_mem|InstMem~13_combout ),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~15_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~15 .lut_mask = 16'hE020;
defparam \if_stage|inst_mem|InstMem~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N30
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~18 (
// Equation(s):
// \if_stage|inst_mem|InstMem~18_combout  = (\if_stage|inst_mem|InstMem~12_combout  & ((\if_stage|inst_mem|InstMem~15_combout ) # ((\if_stage|inst_mem|InstMem~16_combout  & \if_stage|inst_mem|InstMem~17_combout ))))

	.dataa(\if_stage|inst_mem|InstMem~16_combout ),
	.datab(\if_stage|inst_mem|InstMem~17_combout ),
	.datac(\if_stage|inst_mem|InstMem~12_combout ),
	.datad(\if_stage|inst_mem|InstMem~15_combout ),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~18_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~18 .lut_mask = 16'hF080;
defparam \if_stage|inst_mem|InstMem~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N14
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~39 (
// Equation(s):
// \if_stage|inst_mem|InstMem~39_combout  = (\if_stage|pc_reg|addr_out [3] & ((\if_stage|pc_reg|addr_out [5] & ((!\if_stage|pc_reg|addr_out [2]))) # (!\if_stage|pc_reg|addr_out [5] & (!\if_stage|pc_reg|addr_out [0])))) # (!\if_stage|pc_reg|addr_out [3] & 
// (((\if_stage|pc_reg|addr_out [2]) # (!\if_stage|pc_reg|addr_out [5])) # (!\if_stage|pc_reg|addr_out [0])))

	.dataa(\if_stage|pc_reg|addr_out [3]),
	.datab(\if_stage|pc_reg|addr_out [0]),
	.datac(\if_stage|pc_reg|addr_out [5]),
	.datad(\if_stage|pc_reg|addr_out [2]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~39_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~39 .lut_mask = 16'h57B7;
defparam \if_stage|inst_mem|InstMem~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N28
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~38 (
// Equation(s):
// \if_stage|inst_mem|InstMem~38_combout  = (\if_stage|pc_reg|addr_out [5] & ((\if_stage|pc_reg|addr_out [3] & (!\if_stage|pc_reg|addr_out [0] & \if_stage|pc_reg|addr_out [2])) # (!\if_stage|pc_reg|addr_out [3] & (\if_stage|pc_reg|addr_out [0] & 
// !\if_stage|pc_reg|addr_out [2]))))

	.dataa(\if_stage|pc_reg|addr_out [3]),
	.datab(\if_stage|pc_reg|addr_out [0]),
	.datac(\if_stage|pc_reg|addr_out [5]),
	.datad(\if_stage|pc_reg|addr_out [2]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~38_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~38 .lut_mask = 16'h2040;
defparam \if_stage|inst_mem|InstMem~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N8
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~40 (
// Equation(s):
// \if_stage|inst_mem|InstMem~40_combout  = (!\if_stage|pc_reg|addr_out [1] & ((\if_stage|pc_reg|addr_out [4] & (!\if_stage|inst_mem|InstMem~39_combout )) # (!\if_stage|pc_reg|addr_out [4] & ((\if_stage|inst_mem|InstMem~38_combout )))))

	.dataa(\if_stage|pc_reg|addr_out [1]),
	.datab(\if_stage|pc_reg|addr_out [4]),
	.datac(\if_stage|inst_mem|InstMem~39_combout ),
	.datad(\if_stage|inst_mem|InstMem~38_combout ),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~40_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~40 .lut_mask = 16'h1504;
defparam \if_stage|inst_mem|InstMem~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y3_N22
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~41 (
// Equation(s):
// \if_stage|inst_mem|InstMem~41_combout  = (\if_stage|inst_mem|InstMem~40_combout  & \if_stage|inst_mem|InstMem~12_combout )

	.dataa(\if_stage|inst_mem|InstMem~40_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\if_stage|inst_mem|InstMem~12_combout ),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~41_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~41 .lut_mask = 16'hAA00;
defparam \if_stage|inst_mem|InstMem~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N16
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~25 (
// Equation(s):
// \if_stage|inst_mem|InstMem~25_combout  = (\if_stage|pc_reg|addr_out [2] & (\if_stage|pc_reg|addr_out [0] & (\if_stage|pc_reg|addr_out [1] & \if_stage|pc_reg|addr_out [4])))

	.dataa(\if_stage|pc_reg|addr_out [2]),
	.datab(\if_stage|pc_reg|addr_out [0]),
	.datac(\if_stage|pc_reg|addr_out [1]),
	.datad(\if_stage|pc_reg|addr_out [4]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~25_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~25 .lut_mask = 16'h8000;
defparam \if_stage|inst_mem|InstMem~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N18
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~26 (
// Equation(s):
// \if_stage|inst_mem|InstMem~26_combout  = (!\if_stage|pc_reg|addr_out [5] & (\if_stage|inst_mem|InstMem~12_combout  & (!\if_stage|pc_reg|addr_out [3] & \if_stage|inst_mem|InstMem~25_combout )))

	.dataa(\if_stage|pc_reg|addr_out [5]),
	.datab(\if_stage|inst_mem|InstMem~12_combout ),
	.datac(\if_stage|pc_reg|addr_out [3]),
	.datad(\if_stage|inst_mem|InstMem~25_combout ),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~26_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~26 .lut_mask = 16'h0400;
defparam \if_stage|inst_mem|InstMem~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y3_N20
cycloneive_lcell_comb \if_id_buffer|ID_opcode~1 (
// Equation(s):
// \if_id_buffer|ID_opcode~1_combout  = (!\id_stage|SDU|if_id_flush~0_combout  & ((\if_stage|inst_mem|InstMem~26_combout ) # ((!\if_stage|inst_mem|InstMem~18_combout  & \if_stage|inst_mem|InstMem~41_combout ))))

	.dataa(\if_stage|inst_mem|InstMem~18_combout ),
	.datab(\id_stage|SDU|if_id_flush~0_combout ),
	.datac(\if_stage|inst_mem|InstMem~41_combout ),
	.datad(\if_stage|inst_mem|InstMem~26_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_opcode~1_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_opcode~1 .lut_mask = 16'h3310;
defparam \if_id_buffer|ID_opcode~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N12
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~19 (
// Equation(s):
// \if_stage|inst_mem|InstMem~19_combout  = (\if_stage|pc_reg|addr_out [3] & ((\if_stage|pc_reg|addr_out [0] & ((!\if_stage|pc_reg|addr_out [2]))) # (!\if_stage|pc_reg|addr_out [0] & (\if_stage|pc_reg|addr_out [1] & \if_stage|pc_reg|addr_out [2])))) # 
// (!\if_stage|pc_reg|addr_out [3] & (!\if_stage|pc_reg|addr_out [1] & (\if_stage|pc_reg|addr_out [0] $ (!\if_stage|pc_reg|addr_out [2]))))

	.dataa(\if_stage|pc_reg|addr_out [3]),
	.datab(\if_stage|pc_reg|addr_out [0]),
	.datac(\if_stage|pc_reg|addr_out [1]),
	.datad(\if_stage|pc_reg|addr_out [2]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~19_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~19 .lut_mask = 16'h2489;
defparam \if_stage|inst_mem|InstMem~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N26
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~28 (
// Equation(s):
// \if_stage|inst_mem|InstMem~28_combout  = (\if_stage|pc_reg|addr_out [5] & (\if_stage|pc_reg|addr_out [4] & (\if_stage|inst_mem|InstMem~19_combout ))) # (!\if_stage|pc_reg|addr_out [5] & (((\if_stage|inst_mem|InstMem~25_combout ))))

	.dataa(\if_stage|pc_reg|addr_out [5]),
	.datab(\if_stage|pc_reg|addr_out [4]),
	.datac(\if_stage|inst_mem|InstMem~19_combout ),
	.datad(\if_stage|inst_mem|InstMem~25_combout ),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~28_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~28 .lut_mask = 16'hD580;
defparam \if_stage|inst_mem|InstMem~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N24
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~22 (
// Equation(s):
// \if_stage|inst_mem|InstMem~22_combout  = (!\if_stage|pc_reg|addr_out [4] & \if_stage|pc_reg|addr_out [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\if_stage|pc_reg|addr_out [4]),
	.datad(\if_stage|pc_reg|addr_out [5]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~22_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~22 .lut_mask = 16'h0F00;
defparam \if_stage|inst_mem|InstMem~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N20
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~27 (
// Equation(s):
// \if_stage|inst_mem|InstMem~27_combout  = (!\if_stage|pc_reg|addr_out [2] & (!\if_stage|pc_reg|addr_out [0] & (!\if_stage|pc_reg|addr_out [1] & \if_stage|inst_mem|InstMem~22_combout )))

	.dataa(\if_stage|pc_reg|addr_out [2]),
	.datab(\if_stage|pc_reg|addr_out [0]),
	.datac(\if_stage|pc_reg|addr_out [1]),
	.datad(\if_stage|inst_mem|InstMem~22_combout ),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~27_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~27 .lut_mask = 16'h0100;
defparam \if_stage|inst_mem|InstMem~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N4
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~29 (
// Equation(s):
// \if_stage|inst_mem|InstMem~29_combout  = (\if_stage|pc_reg|addr_out [3] & (\if_stage|pc_reg|addr_out [5] & (\if_stage|inst_mem|InstMem~28_combout ))) # (!\if_stage|pc_reg|addr_out [3] & (((\if_stage|inst_mem|InstMem~28_combout ) # 
// (\if_stage|inst_mem|InstMem~27_combout ))))

	.dataa(\if_stage|pc_reg|addr_out [5]),
	.datab(\if_stage|pc_reg|addr_out [3]),
	.datac(\if_stage|inst_mem|InstMem~28_combout ),
	.datad(\if_stage|inst_mem|InstMem~27_combout ),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~29_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~29 .lut_mask = 16'hB3B0;
defparam \if_stage|inst_mem|InstMem~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y1_N28
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~30 (
// Equation(s):
// \if_stage|inst_mem|InstMem~30_combout  = (!\if_stage|pc_reg|addr_out [1] & (\if_stage|pc_reg|addr_out [0] & (!\if_stage|pc_reg|addr_out [2] & \if_stage|pc_reg|addr_out [4])))

	.dataa(\if_stage|pc_reg|addr_out [1]),
	.datab(\if_stage|pc_reg|addr_out [0]),
	.datac(\if_stage|pc_reg|addr_out [2]),
	.datad(\if_stage|pc_reg|addr_out [4]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~30_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~30 .lut_mask = 16'h0400;
defparam \if_stage|inst_mem|InstMem~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N28
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~31 (
// Equation(s):
// \if_stage|inst_mem|InstMem~31_combout  = (\if_stage|pc_reg|addr_out [2] & (!\if_stage|pc_reg|addr_out [0] & ((\if_stage|pc_reg|addr_out [1]) # (!\if_stage|pc_reg|addr_out [4])))) # (!\if_stage|pc_reg|addr_out [2] & (\if_stage|pc_reg|addr_out [1] & 
// ((!\if_stage|pc_reg|addr_out [4]))))

	.dataa(\if_stage|pc_reg|addr_out [1]),
	.datab(\if_stage|pc_reg|addr_out [2]),
	.datac(\if_stage|pc_reg|addr_out [0]),
	.datad(\if_stage|pc_reg|addr_out [4]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~31_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~31 .lut_mask = 16'h082E;
defparam \if_stage|inst_mem|InstMem~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N2
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~32 (
// Equation(s):
// \if_stage|inst_mem|InstMem~32_combout  = (\if_stage|pc_reg|addr_out [3] & (\if_stage|inst_mem|InstMem~31_combout  & (\if_stage|pc_reg|addr_out [5] $ (\if_stage|pc_reg|addr_out [4])))) # (!\if_stage|pc_reg|addr_out [3] & (\if_stage|pc_reg|addr_out [5]))

	.dataa(\if_stage|pc_reg|addr_out [5]),
	.datab(\if_stage|pc_reg|addr_out [3]),
	.datac(\if_stage|pc_reg|addr_out [4]),
	.datad(\if_stage|inst_mem|InstMem~31_combout ),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~32_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~32 .lut_mask = 16'h6A22;
defparam \if_stage|inst_mem|InstMem~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N12
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~33 (
// Equation(s):
// \if_stage|inst_mem|InstMem~33_combout  = (\if_stage|pc_reg|addr_out [3] & (((\if_stage|inst_mem|InstMem~32_combout )))) # (!\if_stage|pc_reg|addr_out [3] & ((\if_stage|inst_mem|InstMem~32_combout  & ((\if_stage|inst_mem|InstMem~30_combout ))) # 
// (!\if_stage|inst_mem|InstMem~32_combout  & (\if_stage|inst_mem|InstMem~25_combout ))))

	.dataa(\if_stage|pc_reg|addr_out [3]),
	.datab(\if_stage|inst_mem|InstMem~25_combout ),
	.datac(\if_stage|inst_mem|InstMem~30_combout ),
	.datad(\if_stage|inst_mem|InstMem~32_combout ),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~33_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~33 .lut_mask = 16'hFA44;
defparam \if_stage|inst_mem|InstMem~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N6
cycloneive_lcell_comb \if_id_buffer|Equal3~0 (
// Equation(s):
// \if_id_buffer|Equal3~0_combout  = ((!\if_stage|inst_mem|InstMem~37_combout  & (!\if_stage|inst_mem|InstMem~29_combout  & !\if_stage|inst_mem|InstMem~33_combout ))) # (!\if_stage|inst_mem|InstMem~12_combout )

	.dataa(\if_stage|inst_mem|InstMem~37_combout ),
	.datab(\if_stage|inst_mem|InstMem~12_combout ),
	.datac(\if_stage|inst_mem|InstMem~29_combout ),
	.datad(\if_stage|inst_mem|InstMem~33_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|Equal3~0 .lut_mask = 16'h3337;
defparam \if_id_buffer|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y3_N26
cycloneive_lcell_comb \if_id_buffer|ID_opcode~2 (
// Equation(s):
// \if_id_buffer|ID_opcode~2_combout  = (\if_id_buffer|ID_opcode~1_combout  & ((\if_stage|inst_mem|InstMem~26_combout ) # ((!\if_stage|inst_mem|InstMem~24_combout  & \if_id_buffer|Equal3~0_combout ))))

	.dataa(\if_stage|inst_mem|InstMem~24_combout ),
	.datab(\if_id_buffer|ID_opcode~1_combout ),
	.datac(\if_id_buffer|Equal3~0_combout ),
	.datad(\if_stage|inst_mem|InstMem~26_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_opcode~2_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_opcode~2 .lut_mask = 16'hCC40;
defparam \if_id_buffer|ID_opcode~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y3_N27
dffeas \if_id_buffer|ID_opcode[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_opcode~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_opcode [4]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_opcode[4] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_opcode[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y2_N6
cycloneive_lcell_comb \id_ex_buffer|EX_opcode~2 (
// Equation(s):
// \id_ex_buffer|EX_opcode~2_combout  = (\if_id_buffer|ID_opcode [4] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\if_id_buffer|ID_opcode [4]),
	.datac(\id_stage|SDU|id_ex_flush~7_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_opcode~2_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_opcode~2 .lut_mask = 16'hC040;
defparam \id_ex_buffer|EX_opcode~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y2_N7
dffeas \id_ex_buffer|EX_opcode[4] (
	.clk(\hlt_logic~combout ),
	.d(\id_ex_buffer|EX_opcode~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_opcode [4]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_opcode[4] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_opcode[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y1_N2
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~42 (
// Equation(s):
// \if_stage|inst_mem|InstMem~42_combout  = (\if_stage|pc_reg|addr_out [4] & ((\if_stage|pc_reg|addr_out [1] & (!\if_stage|pc_reg|addr_out [0] & \if_stage|pc_reg|addr_out [3])) # (!\if_stage|pc_reg|addr_out [1] & (\if_stage|pc_reg|addr_out [0] & 
// !\if_stage|pc_reg|addr_out [3]))))

	.dataa(\if_stage|pc_reg|addr_out [1]),
	.datab(\if_stage|pc_reg|addr_out [0]),
	.datac(\if_stage|pc_reg|addr_out [3]),
	.datad(\if_stage|pc_reg|addr_out [4]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~42_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~42 .lut_mask = 16'h2400;
defparam \if_stage|inst_mem|InstMem~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y1_N26
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~44 (
// Equation(s):
// \if_stage|inst_mem|InstMem~44_combout  = (\if_stage|pc_reg|addr_out [3] & (\if_stage|pc_reg|addr_out [4] & ((!\if_stage|pc_reg|addr_out [0]) # (!\if_stage|pc_reg|addr_out [1])))) # (!\if_stage|pc_reg|addr_out [3] & (\if_stage|pc_reg|addr_out [1]))

	.dataa(\if_stage|pc_reg|addr_out [1]),
	.datab(\if_stage|pc_reg|addr_out [0]),
	.datac(\if_stage|pc_reg|addr_out [3]),
	.datad(\if_stage|pc_reg|addr_out [4]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~44_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~44 .lut_mask = 16'h7A0A;
defparam \if_stage|inst_mem|InstMem~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y1_N20
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~43 (
// Equation(s):
// \if_stage|inst_mem|InstMem~43_combout  = (!\if_stage|pc_reg|addr_out [1] & (\if_stage|pc_reg|addr_out [3] & \if_stage|pc_reg|addr_out [4]))

	.dataa(\if_stage|pc_reg|addr_out [1]),
	.datab(gnd),
	.datac(\if_stage|pc_reg|addr_out [3]),
	.datad(\if_stage|pc_reg|addr_out [4]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~43_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~43 .lut_mask = 16'h5000;
defparam \if_stage|inst_mem|InstMem~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y1_N16
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~45 (
// Equation(s):
// \if_stage|inst_mem|InstMem~45_combout  = (\if_stage|pc_reg|addr_out [2] & ((\if_stage|inst_mem|InstMem~43_combout ))) # (!\if_stage|pc_reg|addr_out [2] & (\if_stage|inst_mem|InstMem~44_combout ))

	.dataa(\if_stage|pc_reg|addr_out [2]),
	.datab(gnd),
	.datac(\if_stage|inst_mem|InstMem~44_combout ),
	.datad(\if_stage|inst_mem|InstMem~43_combout ),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~45_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~45 .lut_mask = 16'hFA50;
defparam \if_stage|inst_mem|InstMem~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y1_N30
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~46 (
// Equation(s):
// \if_stage|inst_mem|InstMem~46_combout  = (\if_stage|pc_reg|addr_out [5] & ((\if_stage|pc_reg|addr_out [2] & (!\if_stage|inst_mem|InstMem~42_combout )) # (!\if_stage|pc_reg|addr_out [2] & ((\if_stage|inst_mem|InstMem~42_combout ) # 
// (\if_stage|inst_mem|InstMem~45_combout ))))) # (!\if_stage|pc_reg|addr_out [5] & (\if_stage|inst_mem|InstMem~45_combout  & ((\if_stage|pc_reg|addr_out [2]) # (\if_stage|inst_mem|InstMem~42_combout ))))

	.dataa(\if_stage|pc_reg|addr_out [2]),
	.datab(\if_stage|inst_mem|InstMem~42_combout ),
	.datac(\if_stage|pc_reg|addr_out [5]),
	.datad(\if_stage|inst_mem|InstMem~45_combout ),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~46_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~46 .lut_mask = 16'h7E60;
defparam \if_stage|inst_mem|InstMem~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y3_N4
cycloneive_lcell_comb \if_id_buffer|ID_opcode~3 (
// Equation(s):
// \if_id_buffer|ID_opcode~3_combout  = (\if_id_buffer|ID_INST~4_combout  & ((\if_id_buffer|Equal0~0_combout  & (\if_stage|inst_mem|InstMem~29_combout )) # (!\if_id_buffer|Equal0~0_combout  & ((\if_stage|inst_mem|InstMem~46_combout )))))

	.dataa(\if_stage|inst_mem|InstMem~29_combout ),
	.datab(\if_id_buffer|ID_INST~4_combout ),
	.datac(\if_id_buffer|Equal0~0_combout ),
	.datad(\if_stage|inst_mem|InstMem~46_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_opcode~3_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_opcode~3 .lut_mask = 16'h8C80;
defparam \if_id_buffer|ID_opcode~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y3_N5
dffeas \if_id_buffer|ID_opcode[5] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_opcode~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_opcode [5]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_opcode[5] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_opcode[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y2_N24
cycloneive_lcell_comb \id_ex_buffer|EX_opcode~1 (
// Equation(s):
// \id_ex_buffer|EX_opcode~1_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\if_id_buffer|ID_opcode [5] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\rst~input_o ),
	.datac(\id_stage|SDU|id_ex_flush~7_combout ),
	.datad(\if_id_buffer|ID_opcode [5]),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_opcode~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_opcode~1 .lut_mask = 16'hD000;
defparam \id_ex_buffer|EX_opcode~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y2_N25
dffeas \id_ex_buffer|EX_opcode[5] (
	.clk(\hlt_logic~combout ),
	.d(\id_ex_buffer|EX_opcode~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_opcode [5]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_opcode[5] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_opcode[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N16
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~61 (
// Equation(s):
// \if_stage|inst_mem|InstMem~61_combout  = (\if_stage|pc_reg|addr_out [5] & ((\if_stage|pc_reg|addr_out [2] $ (!\if_stage|pc_reg|addr_out [3])))) # (!\if_stage|pc_reg|addr_out [5] & (!\if_stage|pc_reg|addr_out [1]))

	.dataa(\if_stage|pc_reg|addr_out [1]),
	.datab(\if_stage|pc_reg|addr_out [2]),
	.datac(\if_stage|pc_reg|addr_out [3]),
	.datad(\if_stage|pc_reg|addr_out [5]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~61_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~61 .lut_mask = 16'hC355;
defparam \if_stage|inst_mem|InstMem~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N14
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~60 (
// Equation(s):
// \if_stage|inst_mem|InstMem~60_combout  = (\if_stage|pc_reg|addr_out [1] & ((\if_stage|pc_reg|addr_out [2] & (\if_stage|pc_reg|addr_out [0])) # (!\if_stage|pc_reg|addr_out [2] & ((!\if_stage|pc_reg|addr_out [4]))))) # (!\if_stage|pc_reg|addr_out [1] & 
// (((!\if_stage|pc_reg|addr_out [4]) # (!\if_stage|pc_reg|addr_out [2])) # (!\if_stage|pc_reg|addr_out [0])))

	.dataa(\if_stage|pc_reg|addr_out [1]),
	.datab(\if_stage|pc_reg|addr_out [0]),
	.datac(\if_stage|pc_reg|addr_out [2]),
	.datad(\if_stage|pc_reg|addr_out [4]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~60_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~60 .lut_mask = 16'h95DF;
defparam \if_stage|inst_mem|InstMem~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N28
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~59 (
// Equation(s):
// \if_stage|inst_mem|InstMem~59_combout  = (\if_stage|pc_reg|addr_out [3] & (\if_stage|pc_reg|addr_out [2] & \if_stage|pc_reg|addr_out [4]))

	.dataa(\if_stage|pc_reg|addr_out [3]),
	.datab(gnd),
	.datac(\if_stage|pc_reg|addr_out [2]),
	.datad(\if_stage|pc_reg|addr_out [4]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~59_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~59 .lut_mask = 16'hA000;
defparam \if_stage|inst_mem|InstMem~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N26
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~62 (
// Equation(s):
// \if_stage|inst_mem|InstMem~62_combout  = (\if_stage|inst_mem|InstMem~61_combout  & ((\if_stage|pc_reg|addr_out [5] & (\if_stage|inst_mem|InstMem~60_combout )) # (!\if_stage|pc_reg|addr_out [5] & ((\if_stage|inst_mem|InstMem~59_combout )))))

	.dataa(\if_stage|pc_reg|addr_out [5]),
	.datab(\if_stage|inst_mem|InstMem~61_combout ),
	.datac(\if_stage|inst_mem|InstMem~60_combout ),
	.datad(\if_stage|inst_mem|InstMem~59_combout ),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~62_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~62 .lut_mask = 16'hC480;
defparam \if_stage|inst_mem|InstMem~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y3_N22
cycloneive_lcell_comb \if_id_buffer|ID_opcode~7 (
// Equation(s):
// \if_id_buffer|ID_opcode~7_combout  = (\if_id_buffer|ID_INST~4_combout  & ((\if_id_buffer|Equal0~0_combout  & ((\if_stage|inst_mem|InstMem~33_combout ))) # (!\if_id_buffer|Equal0~0_combout  & (\if_stage|inst_mem|InstMem~62_combout ))))

	.dataa(\if_stage|inst_mem|InstMem~62_combout ),
	.datab(\if_stage|inst_mem|InstMem~33_combout ),
	.datac(\if_id_buffer|Equal0~0_combout ),
	.datad(\if_id_buffer|ID_INST~4_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_opcode~7_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_opcode~7 .lut_mask = 16'hCA00;
defparam \if_id_buffer|ID_opcode~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y3_N23
dffeas \if_id_buffer|ID_opcode[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_opcode~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_opcode [2]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_opcode[2] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_opcode[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y2_N8
cycloneive_lcell_comb \id_ex_buffer|EX_opcode~3 (
// Equation(s):
// \id_ex_buffer|EX_opcode~3_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\if_id_buffer|ID_opcode [2] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\rst~input_o ),
	.datac(\id_stage|SDU|id_ex_flush~7_combout ),
	.datad(\if_id_buffer|ID_opcode [2]),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_opcode~3_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_opcode~3 .lut_mask = 16'hD000;
defparam \id_ex_buffer|EX_opcode~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y2_N9
dffeas \id_ex_buffer|EX_opcode[2] (
	.clk(\hlt_logic~combout ),
	.d(\id_ex_buffer|EX_opcode~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_opcode [2]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_opcode[2] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_opcode[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y2_N22
cycloneive_lcell_comb \ex_stage|Equal1~0 (
// Equation(s):
// \ex_stage|Equal1~0_combout  = (!\id_ex_buffer|EX_opcode [4] & (!\id_ex_buffer|EX_opcode [5] & !\id_ex_buffer|EX_opcode [2]))

	.dataa(\id_ex_buffer|EX_opcode [4]),
	.datab(\id_ex_buffer|EX_opcode [5]),
	.datac(gnd),
	.datad(\id_ex_buffer|EX_opcode [2]),
	.cin(gnd),
	.combout(\ex_stage|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Equal1~0 .lut_mask = 16'h0011;
defparam \ex_stage|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y2_N2
cycloneive_lcell_comb \ex_stage|Equal1~2 (
// Equation(s):
// \ex_stage|Equal1~2_combout  = (\id_ex_buffer|EX_opcode [3] & (\ex_stage|Equal1~1_combout  & (!\id_ex_buffer|EX_opcode [0] & \ex_stage|Equal1~0_combout )))

	.dataa(\id_ex_buffer|EX_opcode [3]),
	.datab(\ex_stage|Equal1~1_combout ),
	.datac(\id_ex_buffer|EX_opcode [0]),
	.datad(\ex_stage|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Equal1~2 .lut_mask = 16'h0800;
defparam \ex_stage|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y2_N14
cycloneive_lcell_comb \ex_stage|alu_oper|WideOr8~3 (
// Equation(s):
// \ex_stage|alu_oper|WideOr8~3_combout  = (\id_ex_buffer|EX_opcode [3] & (\id_ex_buffer|EX_opcode [6] & \id_ex_buffer|EX_opcode [2]))

	.dataa(gnd),
	.datab(\id_ex_buffer|EX_opcode [3]),
	.datac(\id_ex_buffer|EX_opcode [6]),
	.datad(\id_ex_buffer|EX_opcode [2]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|WideOr8~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|WideOr8~3 .lut_mask = 16'hC000;
defparam \ex_stage|alu_oper|WideOr8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y2_N4
cycloneive_lcell_comb \FA|Equal0~3 (
// Equation(s):
// \FA|Equal0~3_combout  = (\id_ex_buffer|EX_opcode [1] & !\id_ex_buffer|EX_opcode [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_ex_buffer|EX_opcode [1]),
	.datad(\id_ex_buffer|EX_opcode [3]),
	.cin(gnd),
	.combout(\FA|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \FA|Equal0~3 .lut_mask = 16'h00F0;
defparam \FA|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y2_N28
cycloneive_lcell_comb \ex_stage|alu_oper|WideOr8~2 (
// Equation(s):
// \ex_stage|alu_oper|WideOr8~2_combout  = (\FA|Equal0~3_combout  & (!\id_ex_buffer|EX_opcode [0] & (!\id_ex_buffer|EX_opcode [6] & !\id_ex_buffer|EX_opcode [2])))

	.dataa(\FA|Equal0~3_combout ),
	.datab(\id_ex_buffer|EX_opcode [0]),
	.datac(\id_ex_buffer|EX_opcode [6]),
	.datad(\id_ex_buffer|EX_opcode [2]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|WideOr8~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|WideOr8~2 .lut_mask = 16'h0002;
defparam \ex_stage|alu_oper|WideOr8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y2_N26
cycloneive_lcell_comb \ex_stage|alu_oper|WideOr6~0 (
// Equation(s):
// \ex_stage|alu_oper|WideOr6~0_combout  = (!\id_ex_buffer|EX_opcode [5] & ((\ex_stage|alu_oper|WideOr8~2_combout ) # ((!\id_ex_buffer|EX_opcode [1] & \ex_stage|alu_oper|WideOr8~3_combout ))))

	.dataa(\id_ex_buffer|EX_opcode [1]),
	.datab(\id_ex_buffer|EX_opcode [5]),
	.datac(\ex_stage|alu_oper|WideOr8~3_combout ),
	.datad(\ex_stage|alu_oper|WideOr8~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|WideOr6~0 .lut_mask = 16'h3310;
defparam \ex_stage|alu_oper|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y2_N2
cycloneive_lcell_comb \ex_stage|alu_oper|WideOr6~1 (
// Equation(s):
// \ex_stage|alu_oper|WideOr6~1_combout  = (\id_ex_buffer|EX_opcode [3]) # ((\id_ex_buffer|EX_opcode [2] & (!\id_ex_buffer|EX_opcode [5])) # (!\id_ex_buffer|EX_opcode [2] & ((\id_ex_buffer|EX_opcode [5]) # (\id_ex_buffer|EX_opcode [0]))))

	.dataa(\id_ex_buffer|EX_opcode [2]),
	.datab(\id_ex_buffer|EX_opcode [5]),
	.datac(\id_ex_buffer|EX_opcode [0]),
	.datad(\id_ex_buffer|EX_opcode [3]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|WideOr6~1 .lut_mask = 16'hFF76;
defparam \ex_stage|alu_oper|WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y2_N12
cycloneive_lcell_comb \ex_stage|alu_oper|WideOr6~2 (
// Equation(s):
// \ex_stage|alu_oper|WideOr6~2_combout  = (!\id_ex_buffer|EX_opcode [4] & ((\ex_stage|alu_oper|WideOr6~0_combout ) # ((!\ex_stage|alu_oper|WideOr6~1_combout  & \ex_stage|Equal1~1_combout ))))

	.dataa(\ex_stage|alu_oper|WideOr6~0_combout ),
	.datab(\ex_stage|alu_oper|WideOr6~1_combout ),
	.datac(\id_ex_buffer|EX_opcode [4]),
	.datad(\ex_stage|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|WideOr6~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|WideOr6~2 .lut_mask = 16'h0B0A;
defparam \ex_stage|alu_oper|WideOr6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y2_N24
cycloneive_lcell_comb \ex_stage|alu_oper|WideOr0~0 (
// Equation(s):
// \ex_stage|alu_oper|WideOr0~0_combout  = (\id_ex_buffer|EX_opcode [5] & (\id_ex_buffer|EX_opcode [1] & ((\id_ex_buffer|EX_opcode [3]) # (\id_ex_buffer|EX_opcode [0])))) # (!\id_ex_buffer|EX_opcode [5] & ((\id_ex_buffer|EX_opcode [3] & 
// (!\id_ex_buffer|EX_opcode [1] & !\id_ex_buffer|EX_opcode [0])) # (!\id_ex_buffer|EX_opcode [3] & (\id_ex_buffer|EX_opcode [1]))))

	.dataa(\id_ex_buffer|EX_opcode [5]),
	.datab(\id_ex_buffer|EX_opcode [3]),
	.datac(\id_ex_buffer|EX_opcode [1]),
	.datad(\id_ex_buffer|EX_opcode [0]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|WideOr0~0 .lut_mask = 16'hB094;
defparam \ex_stage|alu_oper|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y2_N22
cycloneive_lcell_comb \ex_stage|alu_oper|WideOr0~1 (
// Equation(s):
// \ex_stage|alu_oper|WideOr0~1_combout  = (!\id_ex_buffer|EX_opcode [3] & \id_ex_buffer|EX_opcode [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_ex_buffer|EX_opcode [3]),
	.datad(\id_ex_buffer|EX_opcode [5]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|WideOr0~1 .lut_mask = 16'h0F00;
defparam \ex_stage|alu_oper|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y2_N16
cycloneive_lcell_comb \ex_stage|alu_oper|WideOr0~2 (
// Equation(s):
// \ex_stage|alu_oper|WideOr0~2_combout  = (\id_ex_buffer|EX_opcode [5] & (\id_ex_buffer|EX_opcode [3] & (!\id_ex_buffer|EX_opcode [1]))) # (!\id_ex_buffer|EX_opcode [5] & ((\id_ex_buffer|EX_opcode [0]) # ((\id_ex_buffer|EX_opcode [3] & 
// \id_ex_buffer|EX_opcode [1]))))

	.dataa(\id_ex_buffer|EX_opcode [5]),
	.datab(\id_ex_buffer|EX_opcode [3]),
	.datac(\id_ex_buffer|EX_opcode [1]),
	.datad(\id_ex_buffer|EX_opcode [0]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|WideOr0~2 .lut_mask = 16'h5D48;
defparam \ex_stage|alu_oper|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y2_N30
cycloneive_lcell_comb \ex_stage|alu_oper|WideOr0~3 (
// Equation(s):
// \ex_stage|alu_oper|WideOr0~3_combout  = (\id_ex_buffer|EX_opcode [6] & (\id_ex_buffer|EX_opcode [2])) # (!\id_ex_buffer|EX_opcode [6] & ((\id_ex_buffer|EX_opcode [2] & (\ex_stage|alu_oper|WideOr0~1_combout )) # (!\id_ex_buffer|EX_opcode [2] & 
// ((!\ex_stage|alu_oper|WideOr0~2_combout )))))

	.dataa(\id_ex_buffer|EX_opcode [6]),
	.datab(\id_ex_buffer|EX_opcode [2]),
	.datac(\ex_stage|alu_oper|WideOr0~1_combout ),
	.datad(\ex_stage|alu_oper|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|WideOr0~3 .lut_mask = 16'hC8D9;
defparam \ex_stage|alu_oper|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y2_N0
cycloneive_lcell_comb \ex_stage|alu_oper|WideOr0~4 (
// Equation(s):
// \ex_stage|alu_oper|WideOr0~4_combout  = (!\id_ex_buffer|EX_opcode [5] & (\id_ex_buffer|EX_opcode [3] & ((!\id_ex_buffer|EX_opcode [0]) # (!\id_ex_buffer|EX_opcode [1]))))

	.dataa(\id_ex_buffer|EX_opcode [5]),
	.datab(\id_ex_buffer|EX_opcode [3]),
	.datac(\id_ex_buffer|EX_opcode [1]),
	.datad(\id_ex_buffer|EX_opcode [0]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|WideOr0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|WideOr0~4 .lut_mask = 16'h0444;
defparam \ex_stage|alu_oper|WideOr0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y2_N18
cycloneive_lcell_comb \ex_stage|alu_oper|WideOr0~5 (
// Equation(s):
// \ex_stage|alu_oper|WideOr0~5_combout  = (\id_ex_buffer|EX_opcode [6] & ((\ex_stage|alu_oper|WideOr0~3_combout  & ((\ex_stage|alu_oper|WideOr0~4_combout ))) # (!\ex_stage|alu_oper|WideOr0~3_combout  & (\ex_stage|alu_oper|WideOr0~0_combout )))) # 
// (!\id_ex_buffer|EX_opcode [6] & (((\ex_stage|alu_oper|WideOr0~3_combout ))))

	.dataa(\id_ex_buffer|EX_opcode [6]),
	.datab(\ex_stage|alu_oper|WideOr0~0_combout ),
	.datac(\ex_stage|alu_oper|WideOr0~3_combout ),
	.datad(\ex_stage|alu_oper|WideOr0~4_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|WideOr0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|WideOr0~5 .lut_mask = 16'hF858;
defparam \ex_stage|alu_oper|WideOr0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y2_N18
cycloneive_lcell_comb \ex_stage|alu_oper|WideOr0~6 (
// Equation(s):
// \ex_stage|alu_oper|WideOr0~6_combout  = (!\id_ex_buffer|EX_opcode [4] & \ex_stage|alu_oper|WideOr0~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_ex_buffer|EX_opcode [4]),
	.datad(\ex_stage|alu_oper|WideOr0~5_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|WideOr0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|WideOr0~6 .lut_mask = 16'h0F00;
defparam \ex_stage|alu_oper|WideOr0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y2_N24
cycloneive_lcell_comb \ex_stage|alu_oper|ALU_OP[1] (
// Equation(s):
// \ex_stage|alu_oper|ALU_OP [1] = (\ex_stage|alu_oper|WideOr0~6_combout  & (\ex_stage|alu_oper|WideOr6~2_combout )) # (!\ex_stage|alu_oper|WideOr0~6_combout  & ((\ex_stage|alu_oper|ALU_OP [1])))

	.dataa(\ex_stage|alu_oper|WideOr6~2_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [1]),
	.datad(\ex_stage|alu_oper|WideOr0~6_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|ALU_OP [1]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|ALU_OP[1] .lut_mask = 16'hAAF0;
defparam \ex_stage|alu_oper|ALU_OP[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y2_N20
cycloneive_lcell_comb \ex_stage|alu_oper|WideOr8~4 (
// Equation(s):
// \ex_stage|alu_oper|WideOr8~4_combout  = (\ex_stage|alu_oper|WideOr8~2_combout ) # ((!\id_ex_buffer|EX_opcode [1] & (\ex_stage|alu_oper|WideOr8~3_combout  & \id_ex_buffer|EX_opcode [0])))

	.dataa(\id_ex_buffer|EX_opcode [1]),
	.datab(\ex_stage|alu_oper|WideOr8~3_combout ),
	.datac(\id_ex_buffer|EX_opcode [0]),
	.datad(\ex_stage|alu_oper|WideOr8~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|WideOr8~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|WideOr8~4 .lut_mask = 16'hFF40;
defparam \ex_stage|alu_oper|WideOr8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y2_N6
cycloneive_lcell_comb \ex_stage|alu_oper|WideOr8~0 (
// Equation(s):
// \ex_stage|alu_oper|WideOr8~0_combout  = (\id_ex_buffer|EX_opcode [2] & (\id_ex_buffer|EX_opcode [0] & (!\id_ex_buffer|EX_opcode [3]))) # (!\id_ex_buffer|EX_opcode [2] & (\id_ex_buffer|EX_opcode [1] & ((\id_ex_buffer|EX_opcode [0]) # 
// (!\id_ex_buffer|EX_opcode [3]))))

	.dataa(\id_ex_buffer|EX_opcode [0]),
	.datab(\id_ex_buffer|EX_opcode [2]),
	.datac(\id_ex_buffer|EX_opcode [3]),
	.datad(\id_ex_buffer|EX_opcode [1]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|WideOr8~0 .lut_mask = 16'h2B08;
defparam \ex_stage|alu_oper|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y2_N10
cycloneive_lcell_comb \ex_stage|alu_oper|WideOr8~1 (
// Equation(s):
// \ex_stage|alu_oper|WideOr8~1_combout  = (\id_ex_buffer|EX_opcode [5] & (!\id_ex_buffer|EX_opcode [6] & \ex_stage|alu_oper|WideOr8~0_combout ))

	.dataa(gnd),
	.datab(\id_ex_buffer|EX_opcode [5]),
	.datac(\id_ex_buffer|EX_opcode [6]),
	.datad(\ex_stage|alu_oper|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|WideOr8~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|WideOr8~1 .lut_mask = 16'h0C00;
defparam \ex_stage|alu_oper|WideOr8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y2_N22
cycloneive_lcell_comb \ex_stage|alu_oper|WideOr8~5 (
// Equation(s):
// \ex_stage|alu_oper|WideOr8~5_combout  = (!\id_ex_buffer|EX_opcode [4] & ((\ex_stage|alu_oper|WideOr8~1_combout ) # ((\ex_stage|alu_oper|WideOr8~4_combout  & !\id_ex_buffer|EX_opcode [5]))))

	.dataa(\ex_stage|alu_oper|WideOr8~4_combout ),
	.datab(\id_ex_buffer|EX_opcode [5]),
	.datac(\ex_stage|alu_oper|WideOr8~1_combout ),
	.datad(\id_ex_buffer|EX_opcode [4]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|WideOr8~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|WideOr8~5 .lut_mask = 16'h00F2;
defparam \ex_stage|alu_oper|WideOr8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y2_N26
cycloneive_lcell_comb \ex_stage|alu_oper|ALU_OP[0] (
// Equation(s):
// \ex_stage|alu_oper|ALU_OP [0] = (\ex_stage|alu_oper|WideOr0~6_combout  & (\ex_stage|alu_oper|WideOr8~5_combout )) # (!\ex_stage|alu_oper|WideOr0~6_combout  & ((\ex_stage|alu_oper|ALU_OP [0])))

	.dataa(\ex_stage|alu_oper|WideOr8~5_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\ex_stage|alu_oper|WideOr0~6_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|ALU_OP [0]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|ALU_OP[0] .lut_mask = 16'hAAF0;
defparam \ex_stage|alu_oper|ALU_OP[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y2_N8
cycloneive_lcell_comb \ex_stage|alu_oper|WideOr4~0 (
// Equation(s):
// \ex_stage|alu_oper|WideOr4~0_combout  = (\id_ex_buffer|EX_opcode [6] & (((!\id_ex_buffer|EX_opcode [5])))) # (!\id_ex_buffer|EX_opcode [6] & ((\id_ex_buffer|EX_opcode [3] & ((!\id_ex_buffer|EX_opcode [5]))) # (!\id_ex_buffer|EX_opcode [3] & 
// (\id_ex_buffer|EX_opcode [2]))))

	.dataa(\id_ex_buffer|EX_opcode [6]),
	.datab(\id_ex_buffer|EX_opcode [2]),
	.datac(\id_ex_buffer|EX_opcode [3]),
	.datad(\id_ex_buffer|EX_opcode [5]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|WideOr4~0 .lut_mask = 16'h04FE;
defparam \ex_stage|alu_oper|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y2_N4
cycloneive_lcell_comb \ex_stage|alu_oper|WideOr4~1 (
// Equation(s):
// \ex_stage|alu_oper|WideOr4~1_combout  = (\id_ex_buffer|EX_opcode [5]) # ((\id_ex_buffer|EX_opcode [0] & (!\ex_stage|alu_oper|WideOr4~0_combout )) # (!\id_ex_buffer|EX_opcode [0] & (\ex_stage|alu_oper|WideOr4~0_combout  & 
// \ex_stage|alu_oper|WideOr8~3_combout )))

	.dataa(\id_ex_buffer|EX_opcode [0]),
	.datab(\ex_stage|alu_oper|WideOr4~0_combout ),
	.datac(\ex_stage|alu_oper|WideOr8~3_combout ),
	.datad(\id_ex_buffer|EX_opcode [5]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|WideOr4~1 .lut_mask = 16'hFF62;
defparam \ex_stage|alu_oper|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y2_N12
cycloneive_lcell_comb \ex_stage|alu_oper|WideOr4~2 (
// Equation(s):
// \ex_stage|alu_oper|WideOr4~2_combout  = (!\id_ex_buffer|EX_opcode [4] & ((\ex_stage|alu_oper|WideOr4~1_combout  & (\ex_stage|alu_oper|WideOr4~0_combout  & \id_ex_buffer|EX_opcode [1])) # (!\ex_stage|alu_oper|WideOr4~1_combout  & 
// (!\ex_stage|alu_oper|WideOr4~0_combout ))))

	.dataa(\id_ex_buffer|EX_opcode [4]),
	.datab(\ex_stage|alu_oper|WideOr4~1_combout ),
	.datac(\ex_stage|alu_oper|WideOr4~0_combout ),
	.datad(\id_ex_buffer|EX_opcode [1]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|WideOr4~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|WideOr4~2 .lut_mask = 16'h4101;
defparam \ex_stage|alu_oper|WideOr4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y2_N16
cycloneive_lcell_comb \ex_stage|alu_oper|ALU_OP[2] (
// Equation(s):
// \ex_stage|alu_oper|ALU_OP [2] = (\ex_stage|alu_oper|WideOr0~6_combout  & ((\ex_stage|alu_oper|WideOr4~2_combout ))) # (!\ex_stage|alu_oper|WideOr0~6_combout  & (\ex_stage|alu_oper|ALU_OP [2]))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper|ALU_OP [2]),
	.datac(\ex_stage|alu_oper|WideOr4~2_combout ),
	.datad(\ex_stage|alu_oper|WideOr0~6_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|ALU_OP [2]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|ALU_OP[2] .lut_mask = 16'hF0CC;
defparam \ex_stage|alu_oper|ALU_OP[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y9_N2
cycloneive_lcell_comb \ex_stage|alu|Mux4~4 (
// Equation(s):
// \ex_stage|alu|Mux4~4_combout  = (!\ex_stage|alu_oper|ALU_OP [1] & (\ex_stage|alu_oper|ALU_OP [0] & \ex_stage|alu_oper|ALU_OP [2]))

	.dataa(\ex_stage|alu_oper|ALU_OP [1]),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\ex_stage|alu_oper|ALU_OP [2]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux4~4 .lut_mask = 16'h5000;
defparam \ex_stage|alu|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y3_N6
cycloneive_lcell_comb \EDU|excep_flag~0 (
// Equation(s):
// \EDU|excep_flag~0_combout  = (!\if_id_buffer|ID_opcode [2] & \if_id_buffer|ID_opcode [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\if_id_buffer|ID_opcode [2]),
	.datad(\if_id_buffer|ID_opcode [1]),
	.cin(gnd),
	.combout(\EDU|excep_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \EDU|excep_flag~0 .lut_mask = 16'h0F00;
defparam \EDU|excep_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y3_N2
cycloneive_lcell_comb \EDU|Equal15~0 (
// Equation(s):
// \EDU|Equal15~0_combout  = (\if_id_buffer|ID_opcode [0] & (\if_id_buffer|ID_opcode [3] & \if_id_buffer|ID_opcode [5]))

	.dataa(gnd),
	.datab(\if_id_buffer|ID_opcode [0]),
	.datac(\if_id_buffer|ID_opcode [3]),
	.datad(\if_id_buffer|ID_opcode [5]),
	.cin(gnd),
	.combout(\EDU|Equal15~0_combout ),
	.cout());
// synopsys translate_off
defparam \EDU|Equal15~0 .lut_mask = 16'hC000;
defparam \EDU|Equal15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y3_N8
cycloneive_lcell_comb \EDU|Equal15~1 (
// Equation(s):
// \EDU|Equal15~1_combout  = (\EDU|excep_flag~0_combout  & (!\if_id_buffer|ID_opcode [4] & (\if_id_buffer|ID_opcode [6] & \EDU|Equal15~0_combout )))

	.dataa(\EDU|excep_flag~0_combout ),
	.datab(\if_id_buffer|ID_opcode [4]),
	.datac(\if_id_buffer|ID_opcode [6]),
	.datad(\EDU|Equal15~0_combout ),
	.cin(gnd),
	.combout(\EDU|Equal15~1_combout ),
	.cout());
// synopsys translate_off
defparam \EDU|Equal15~1 .lut_mask = 16'h2000;
defparam \EDU|Equal15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y2_N22
cycloneive_lcell_comb \id_ex_buffer|EX_memwrite~0 (
// Equation(s):
// \id_ex_buffer|EX_memwrite~0_combout  = (\EDU|Equal15~1_combout  & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\rst~input_o ),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\EDU|Equal15~1_combout ),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_memwrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_memwrite~0 .lut_mask = 16'hB000;
defparam \id_ex_buffer|EX_memwrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y2_N23
dffeas \id_ex_buffer|EX_memwrite (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_memwrite~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_memwrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_memwrite .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_memwrite .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N0
cycloneive_lcell_comb \ex_mem_buffer|MEM_memwrite~0 (
// Equation(s):
// \ex_mem_buffer|MEM_memwrite~0_combout  = (\id_ex_buffer|EX_memwrite~q  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\id_ex_buffer|EX_memwrite~q ),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_memwrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_memwrite~0 .lut_mask = 16'hA2A2;
defparam \ex_mem_buffer|MEM_memwrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y9_N1
dffeas \ex_mem_buffer|MEM_memwrite (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_memwrite~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_memwrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_memwrite .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_memwrite .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y1_N0
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~63 (
// Equation(s):
// \if_stage|inst_mem|InstMem~63_combout  = (\if_stage|pc_reg|addr_out [2] & ((\if_stage|pc_reg|addr_out [0] & ((!\if_stage|pc_reg|addr_out [4]))) # (!\if_stage|pc_reg|addr_out [0] & (\if_stage|pc_reg|addr_out [1])))) # (!\if_stage|pc_reg|addr_out [2] & 
// ((\if_stage|pc_reg|addr_out [4]) # ((!\if_stage|pc_reg|addr_out [0] & !\if_stage|pc_reg|addr_out [1]))))

	.dataa(\if_stage|pc_reg|addr_out [2]),
	.datab(\if_stage|pc_reg|addr_out [0]),
	.datac(\if_stage|pc_reg|addr_out [1]),
	.datad(\if_stage|pc_reg|addr_out [4]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~63_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~63 .lut_mask = 16'h75A9;
defparam \if_stage|inst_mem|InstMem~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y1_N6
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~64 (
// Equation(s):
// \if_stage|inst_mem|InstMem~64_combout  = (\if_stage|pc_reg|addr_out [5] & ((\if_stage|pc_reg|addr_out [3] & ((!\if_stage|inst_mem|InstMem~63_combout ))) # (!\if_stage|pc_reg|addr_out [3] & (\if_stage|inst_mem|InstMem~30_combout ))))

	.dataa(\if_stage|pc_reg|addr_out [5]),
	.datab(\if_stage|inst_mem|InstMem~30_combout ),
	.datac(\if_stage|pc_reg|addr_out [3]),
	.datad(\if_stage|inst_mem|InstMem~63_combout ),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~64_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~64 .lut_mask = 16'h08A8;
defparam \if_stage|inst_mem|InstMem~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N20
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~57 (
// Equation(s):
// \if_stage|inst_mem|InstMem~57_combout  = (!\if_stage|pc_reg|addr_out [5] & (\if_stage|pc_reg|addr_out [3] & \if_stage|pc_reg|addr_out [4]))

	.dataa(gnd),
	.datab(\if_stage|pc_reg|addr_out [5]),
	.datac(\if_stage|pc_reg|addr_out [3]),
	.datad(\if_stage|pc_reg|addr_out [4]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~57_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~57 .lut_mask = 16'h3000;
defparam \if_stage|inst_mem|InstMem~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N6
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~65 (
// Equation(s):
// \if_stage|inst_mem|InstMem~65_combout  = (!\if_stage|pc_reg|addr_out [1] & (\if_stage|pc_reg|addr_out [2] & (\if_stage|pc_reg|addr_out [0] & \if_stage|inst_mem|InstMem~57_combout )))

	.dataa(\if_stage|pc_reg|addr_out [1]),
	.datab(\if_stage|pc_reg|addr_out [2]),
	.datac(\if_stage|pc_reg|addr_out [0]),
	.datad(\if_stage|inst_mem|InstMem~57_combout ),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~65_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~65 .lut_mask = 16'h4000;
defparam \if_stage|inst_mem|InstMem~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y2_N12
cycloneive_lcell_comb \if_id_buffer|ID_INST~6 (
// Equation(s):
// \if_id_buffer|ID_INST~6_combout  = (!\id_stage|SDU|if_id_flush~0_combout  & (\if_stage|inst_mem|InstMem~12_combout  & ((\if_stage|inst_mem|InstMem~64_combout ) # (\if_stage|inst_mem|InstMem~65_combout ))))

	.dataa(\id_stage|SDU|if_id_flush~0_combout ),
	.datab(\if_stage|inst_mem|InstMem~12_combout ),
	.datac(\if_stage|inst_mem|InstMem~64_combout ),
	.datad(\if_stage|inst_mem|InstMem~65_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_INST~6_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_INST~6 .lut_mask = 16'h4440;
defparam \if_id_buffer|ID_INST~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y2_N13
dffeas \if_id_buffer|ID_INST[6] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_INST~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_INST [6]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_INST[6] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_INST[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N28
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~54 (
// Equation(s):
// \if_stage|inst_mem|InstMem~54_combout  = (\if_stage|pc_reg|addr_out [2] & (!\if_stage|pc_reg|addr_out [0] & (\if_stage|pc_reg|addr_out [3] & !\if_stage|pc_reg|addr_out [1]))) # (!\if_stage|pc_reg|addr_out [2] & (((!\if_stage|pc_reg|addr_out [3] & 
// \if_stage|pc_reg|addr_out [1]))))

	.dataa(\if_stage|pc_reg|addr_out [0]),
	.datab(\if_stage|pc_reg|addr_out [2]),
	.datac(\if_stage|pc_reg|addr_out [3]),
	.datad(\if_stage|pc_reg|addr_out [1]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~54_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~54 .lut_mask = 16'h0340;
defparam \if_stage|inst_mem|InstMem~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N18
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~53 (
// Equation(s):
// \if_stage|inst_mem|InstMem~53_combout  = (\if_stage|pc_reg|addr_out [2] & (\if_stage|pc_reg|addr_out [1] $ (((\if_stage|pc_reg|addr_out [0]) # (!\if_stage|pc_reg|addr_out [3]))))) # (!\if_stage|pc_reg|addr_out [2] & (\if_stage|pc_reg|addr_out [0] & 
// (!\if_stage|pc_reg|addr_out [3] & \if_stage|pc_reg|addr_out [1])))

	.dataa(\if_stage|pc_reg|addr_out [0]),
	.datab(\if_stage|pc_reg|addr_out [2]),
	.datac(\if_stage|pc_reg|addr_out [3]),
	.datad(\if_stage|pc_reg|addr_out [1]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~53_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~53 .lut_mask = 16'h428C;
defparam \if_stage|inst_mem|InstMem~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N10
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~55 (
// Equation(s):
// \if_stage|inst_mem|InstMem~55_combout  = (\if_stage|pc_reg|addr_out [5] & ((\if_stage|pc_reg|addr_out [4] & ((\if_stage|inst_mem|InstMem~53_combout ))) # (!\if_stage|pc_reg|addr_out [4] & (\if_stage|inst_mem|InstMem~54_combout ))))

	.dataa(\if_stage|pc_reg|addr_out [4]),
	.datab(\if_stage|inst_mem|InstMem~54_combout ),
	.datac(\if_stage|pc_reg|addr_out [5]),
	.datad(\if_stage|inst_mem|InstMem~53_combout ),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~55_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~55 .lut_mask = 16'hE040;
defparam \if_stage|inst_mem|InstMem~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N2
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~56 (
// Equation(s):
// \if_stage|inst_mem|InstMem~56_combout  = (\if_stage|pc_reg|addr_out [0] & !\if_stage|pc_reg|addr_out [2])

	.dataa(\if_stage|pc_reg|addr_out [0]),
	.datab(gnd),
	.datac(\if_stage|pc_reg|addr_out [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~56_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~56 .lut_mask = 16'h0A0A;
defparam \if_stage|inst_mem|InstMem~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N28
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~58 (
// Equation(s):
// \if_stage|inst_mem|InstMem~58_combout  = (\if_stage|inst_mem|InstMem~55_combout ) # ((\if_stage|inst_mem|InstMem~57_combout  & (\if_stage|pc_reg|addr_out [1] & \if_stage|inst_mem|InstMem~56_combout )))

	.dataa(\if_stage|inst_mem|InstMem~57_combout ),
	.datab(\if_stage|pc_reg|addr_out [1]),
	.datac(\if_stage|inst_mem|InstMem~55_combout ),
	.datad(\if_stage|inst_mem|InstMem~56_combout ),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~58_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~58 .lut_mask = 16'hF8F0;
defparam \if_stage|inst_mem|InstMem~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N16
cycloneive_lcell_comb \if_id_buffer|ID_INST~5 (
// Equation(s):
// \if_id_buffer|ID_INST~5_combout  = (!\id_stage|SDU|if_id_flush~0_combout  & (\if_stage|inst_mem|InstMem~12_combout  & \if_stage|inst_mem|InstMem~58_combout ))

	.dataa(gnd),
	.datab(\id_stage|SDU|if_id_flush~0_combout ),
	.datac(\if_stage|inst_mem|InstMem~12_combout ),
	.datad(\if_stage|inst_mem|InstMem~58_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_INST~5_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_INST~5 .lut_mask = 16'h3000;
defparam \if_id_buffer|ID_INST~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y3_N17
dffeas \if_id_buffer|ID_INST[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_INST~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_INST [0]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_INST[0] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_INST[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y3_N16
cycloneive_lcell_comb \id_stage|immed_gen|always0~6 (
// Equation(s):
// \id_stage|immed_gen|always0~6_combout  = (\if_id_buffer|ID_opcode [3] & ((\if_id_buffer|ID_opcode [0]) # (\if_id_buffer|ID_opcode [5] $ (\if_id_buffer|ID_opcode [1])))) # (!\if_id_buffer|ID_opcode [3] & (((!\if_id_buffer|ID_opcode [1]) # 
// (!\if_id_buffer|ID_opcode [0])) # (!\if_id_buffer|ID_opcode [5])))

	.dataa(\if_id_buffer|ID_opcode [3]),
	.datab(\if_id_buffer|ID_opcode [5]),
	.datac(\if_id_buffer|ID_opcode [0]),
	.datad(\if_id_buffer|ID_opcode [1]),
	.cin(gnd),
	.combout(\id_stage|immed_gen|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|always0~6 .lut_mask = 16'hB7FD;
defparam \id_stage|immed_gen|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y3_N6
cycloneive_lcell_comb \id_stage|immed_gen|always0~14 (
// Equation(s):
// \id_stage|immed_gen|always0~14_combout  = ((\if_id_buffer|ID_opcode [2]) # ((\if_id_buffer|ID_opcode [4]) # (\id_stage|immed_gen|always0~6_combout ))) # (!\if_id_buffer|ID_opcode [6])

	.dataa(\if_id_buffer|ID_opcode [6]),
	.datab(\if_id_buffer|ID_opcode [2]),
	.datac(\if_id_buffer|ID_opcode [4]),
	.datad(\id_stage|immed_gen|always0~6_combout ),
	.cin(gnd),
	.combout(\id_stage|immed_gen|always0~14_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|always0~14 .lut_mask = 16'hFFFD;
defparam \id_stage|immed_gen|always0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y3_N30
cycloneive_lcell_comb \id_stage|immed_gen|Immed[25]~35 (
// Equation(s):
// \id_stage|immed_gen|Immed[25]~35_combout  = ((\if_id_buffer|ID_opcode [5]) # ((\if_id_buffer|ID_opcode [0] & \if_id_buffer|ID_opcode [1]))) # (!\if_id_buffer|ID_opcode [3])

	.dataa(\if_id_buffer|ID_opcode [3]),
	.datab(\if_id_buffer|ID_opcode [5]),
	.datac(\if_id_buffer|ID_opcode [0]),
	.datad(\if_id_buffer|ID_opcode [1]),
	.cin(gnd),
	.combout(\id_stage|immed_gen|Immed[25]~35_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|Immed[25]~35 .lut_mask = 16'hFDDD;
defparam \id_stage|immed_gen|Immed[25]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y3_N8
cycloneive_lcell_comb \id_stage|immed_gen|Immed[25]~2 (
// Equation(s):
// \id_stage|immed_gen|Immed[25]~2_combout  = (\if_id_buffer|ID_opcode [4]) # (((\id_stage|immed_gen|Immed[25]~35_combout ) # (!\if_id_buffer|ID_opcode [2])) # (!\if_id_buffer|ID_opcode [6]))

	.dataa(\if_id_buffer|ID_opcode [4]),
	.datab(\if_id_buffer|ID_opcode [6]),
	.datac(\id_stage|immed_gen|Immed[25]~35_combout ),
	.datad(\if_id_buffer|ID_opcode [2]),
	.cin(gnd),
	.combout(\id_stage|immed_gen|Immed[25]~2_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|Immed[25]~2 .lut_mask = 16'hFBFF;
defparam \id_stage|immed_gen|Immed[25]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y3_N18
cycloneive_lcell_comb \id_stage|Equal0~0 (
// Equation(s):
// \id_stage|Equal0~0_combout  = (!\if_id_buffer|ID_opcode [5] & (!\if_id_buffer|ID_opcode [4] & \if_id_buffer|ID_opcode [6]))

	.dataa(gnd),
	.datab(\if_id_buffer|ID_opcode [5]),
	.datac(\if_id_buffer|ID_opcode [4]),
	.datad(\if_id_buffer|ID_opcode [6]),
	.cin(gnd),
	.combout(\id_stage|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|Equal0~0 .lut_mask = 16'h0300;
defparam \id_stage|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y3_N30
cycloneive_lcell_comb \id_stage|immed_gen|always0~13 (
// Equation(s):
// \id_stage|immed_gen|always0~13_combout  = ((\if_id_buffer|ID_opcode [3]) # ((\if_id_buffer|ID_opcode [2]) # (!\id_stage|Equal0~0_combout ))) # (!\if_id_buffer|ID_opcode [1])

	.dataa(\if_id_buffer|ID_opcode [1]),
	.datab(\if_id_buffer|ID_opcode [3]),
	.datac(\if_id_buffer|ID_opcode [2]),
	.datad(\id_stage|Equal0~0_combout ),
	.cin(gnd),
	.combout(\id_stage|immed_gen|always0~13_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|always0~13 .lut_mask = 16'hFDFF;
defparam \id_stage|immed_gen|always0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y3_N26
cycloneive_lcell_comb \id_stage|immed_gen|Immed[10]~3 (
// Equation(s):
// \id_stage|immed_gen|Immed[10]~3_combout  = (\EDU|Equal15~1_combout ) # ((!\id_stage|BR|PC_src~0_combout ) # (!\id_stage|immed_gen|always0~13_combout ))

	.dataa(gnd),
	.datab(\EDU|Equal15~1_combout ),
	.datac(\id_stage|immed_gen|always0~13_combout ),
	.datad(\id_stage|BR|PC_src~0_combout ),
	.cin(gnd),
	.combout(\id_stage|immed_gen|Immed[10]~3_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|Immed[10]~3 .lut_mask = 16'hCFFF;
defparam \id_stage|immed_gen|Immed[10]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y3_N20
cycloneive_lcell_comb \id_stage|immed_gen|Immed[10]~4 (
// Equation(s):
// \id_stage|immed_gen|Immed[10]~4_combout  = (\id_stage|immed_gen|always0~11_combout  & (((\id_stage|immed_gen|Immed[10]~3_combout ) # (!\id_stage|immed_gen|Immed[25]~2_combout )) # (!\id_stage|immed_gen|always0~14_combout )))

	.dataa(\id_stage|immed_gen|always0~14_combout ),
	.datab(\id_stage|immed_gen|Immed[25]~2_combout ),
	.datac(\id_stage|immed_gen|Immed[10]~3_combout ),
	.datad(\id_stage|immed_gen|always0~11_combout ),
	.cin(gnd),
	.combout(\id_stage|immed_gen|Immed[10]~4_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|Immed[10]~4 .lut_mask = 16'hF700;
defparam \id_stage|immed_gen|Immed[10]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y5_N22
cycloneive_lcell_comb \id_stage|immed_gen|Immed[0]~5 (
// Equation(s):
// \id_stage|immed_gen|Immed[0]~5_combout  = (\if_id_buffer|ID_INST [6] & (((\if_id_buffer|ID_INST [0] & \id_stage|immed_gen|Immed[10]~4_combout )) # (!\id_stage|immed_gen|always0~11_combout ))) # (!\if_id_buffer|ID_INST [6] & (\if_id_buffer|ID_INST [0] & 
// (\id_stage|immed_gen|Immed[10]~4_combout )))

	.dataa(\if_id_buffer|ID_INST [6]),
	.datab(\if_id_buffer|ID_INST [0]),
	.datac(\id_stage|immed_gen|Immed[10]~4_combout ),
	.datad(\id_stage|immed_gen|always0~11_combout ),
	.cin(gnd),
	.combout(\id_stage|immed_gen|Immed[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|Immed[0]~5 .lut_mask = 16'hC0EA;
defparam \id_stage|immed_gen|Immed[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N2
cycloneive_lcell_comb \id_ex_buffer|EX_Immed~36 (
// Equation(s):
// \id_ex_buffer|EX_Immed~36_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\id_stage|immed_gen|Immed[0]~5_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\id_stage|SDU|id_ex_flush~7_combout ),
	.datac(\rst~input_o ),
	.datad(\id_stage|immed_gen|Immed[0]~5_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_Immed~36_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed~36 .lut_mask = 16'hC400;
defparam \id_ex_buffer|EX_Immed~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y7_N19
dffeas \id_ex_buffer|EX_Immed[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer|EX_Immed~36_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_Immed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed[0] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_Immed[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N20
cycloneive_lcell_comb \id_stage|cu|is_oper2_immed (
// Equation(s):
// \id_stage|cu|is_oper2_immed~combout  = (\EDU|Equal15~1_combout ) # (((!\id_stage|immed_gen|Immed[25]~2_combout ) # (!\id_stage|immed_gen|always0~11_combout )) # (!\id_stage|immed_gen|always0~14_combout ))

	.dataa(\EDU|Equal15~1_combout ),
	.datab(\id_stage|immed_gen|always0~14_combout ),
	.datac(\id_stage|immed_gen|always0~11_combout ),
	.datad(\id_stage|immed_gen|Immed[25]~2_combout ),
	.cin(gnd),
	.combout(\id_stage|cu|is_oper2_immed~combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|cu|is_oper2_immed .lut_mask = 16'hBFFF;
defparam \id_stage|cu|is_oper2_immed .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y3_N21
dffeas \id_ex_buffer|EX_is_oper2_immed (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|cu|is_oper2_immed~combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_stage|flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_is_oper2_immed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_is_oper2_immed .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_is_oper2_immed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y2_N12
cycloneive_lcell_comb \FA|Equal0~0 (
// Equation(s):
// \FA|Equal0~0_combout  = (\id_ex_buffer|EX_opcode [0] & (\id_ex_buffer|EX_opcode [1] & !\id_ex_buffer|EX_opcode [3]))

	.dataa(gnd),
	.datab(\id_ex_buffer|EX_opcode [0]),
	.datac(\id_ex_buffer|EX_opcode [1]),
	.datad(\id_ex_buffer|EX_opcode [3]),
	.cin(gnd),
	.combout(\FA|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \FA|Equal0~0 .lut_mask = 16'h00C0;
defparam \FA|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y6_N12
cycloneive_lcell_comb \ex_stage|alu_oper2|sel0|out~0 (
// Equation(s):
// \ex_stage|alu_oper2|sel0|out~0_combout  = (!\id_ex_buffer|EX_is_oper2_immed~q  & (((!\FA|Equal0~0_combout ) # (!\ex_stage|Equal1~0_combout )) # (!\id_ex_buffer|EX_opcode [6])))

	.dataa(\id_ex_buffer|EX_opcode [6]),
	.datab(\id_ex_buffer|EX_is_oper2_immed~q ),
	.datac(\ex_stage|Equal1~0_combout ),
	.datad(\FA|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|sel0|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|sel0|out~0 .lut_mask = 16'h1333;
defparam \ex_stage|alu_oper2|sel0|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y2_N0
cycloneive_lcell_comb \FA|Equal0~1 (
// Equation(s):
// \FA|Equal0~1_combout  = (\id_ex_buffer|EX_opcode [6] & (\ex_stage|Equal1~0_combout  & \FA|Equal0~0_combout ))

	.dataa(\id_ex_buffer|EX_opcode [6]),
	.datab(gnd),
	.datac(\ex_stage|Equal1~0_combout ),
	.datad(\FA|Equal0~0_combout ),
	.cin(gnd),
	.combout(\FA|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \FA|Equal0~1 .lut_mask = 16'hA000;
defparam \FA|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N20
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~90 (
// Equation(s):
// \if_stage|inst_mem|InstMem~90_combout  = \if_stage|pc_reg|addr_out [5] $ (\if_stage|pc_reg|addr_out [4])

	.dataa(gnd),
	.datab(\if_stage|pc_reg|addr_out [5]),
	.datac(gnd),
	.datad(\if_stage|pc_reg|addr_out [4]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~90_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~90 .lut_mask = 16'h33CC;
defparam \if_stage|inst_mem|InstMem~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N30
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~91 (
// Equation(s):
// \if_stage|inst_mem|InstMem~91_combout  = (\if_stage|pc_reg|addr_out [2] & (((\if_stage|pc_reg|addr_out [3] & !\if_stage|pc_reg|addr_out [0])) # (!\if_stage|pc_reg|addr_out [1]))) # (!\if_stage|pc_reg|addr_out [2] & (\if_stage|pc_reg|addr_out [3]))

	.dataa(\if_stage|pc_reg|addr_out [3]),
	.datab(\if_stage|pc_reg|addr_out [0]),
	.datac(\if_stage|pc_reg|addr_out [2]),
	.datad(\if_stage|pc_reg|addr_out [1]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~91_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~91 .lut_mask = 16'h2AFA;
defparam \if_stage|inst_mem|InstMem~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N12
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~92 (
// Equation(s):
// \if_stage|inst_mem|InstMem~92_combout  = (\if_stage|pc_reg|addr_out [5] & (((\if_stage|inst_mem|InstMem~91_combout )))) # (!\if_stage|pc_reg|addr_out [5] & (\if_stage|pc_reg|addr_out [3] & ((\if_stage|inst_mem|InstMem~56_combout ))))

	.dataa(\if_stage|pc_reg|addr_out [3]),
	.datab(\if_stage|pc_reg|addr_out [5]),
	.datac(\if_stage|inst_mem|InstMem~91_combout ),
	.datad(\if_stage|inst_mem|InstMem~56_combout ),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~92_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~92 .lut_mask = 16'hE2C0;
defparam \if_stage|inst_mem|InstMem~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N12
cycloneive_lcell_comb \if_id_buffer|ID_rs2_ind~2 (
// Equation(s):
// \if_id_buffer|ID_rs2_ind~2_combout  = (\if_stage|inst_mem|InstMem~90_combout  & (!\id_stage|SDU|if_id_flush~0_combout  & (\if_stage|inst_mem|InstMem~92_combout  & \if_stage|inst_mem|InstMem~12_combout )))

	.dataa(\if_stage|inst_mem|InstMem~90_combout ),
	.datab(\id_stage|SDU|if_id_flush~0_combout ),
	.datac(\if_stage|inst_mem|InstMem~92_combout ),
	.datad(\if_stage|inst_mem|InstMem~12_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rs2_ind~2_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rs2_ind~2 .lut_mask = 16'h2000;
defparam \if_id_buffer|ID_rs2_ind~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y3_N13
dffeas \if_id_buffer|ID_rs2_ind[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_rs2_ind~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_rs2_ind [3]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_rs2_ind[3] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_rs2_ind[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y7_N22
cycloneive_lcell_comb \id_ex_buffer|EX_rs2_ind~3 (
// Equation(s):
// \id_ex_buffer|EX_rs2_ind~3_combout  = (\if_id_buffer|ID_rs2_ind [3] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\rst~input_o ),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs2_ind~3_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2_ind~3 .lut_mask = 16'h8A00;
defparam \id_ex_buffer|EX_rs2_ind~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y7_N23
dffeas \id_ex_buffer|EX_rs2_ind[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs2_ind~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs2_ind [3]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2_ind[3] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs2_ind[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N24
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~118 (
// Equation(s):
// \if_stage|inst_mem|InstMem~118_combout  = (\if_stage|pc_reg|addr_out [5] & ((\if_stage|pc_reg|addr_out [2] & (\if_stage|pc_reg|addr_out [4] $ (\if_stage|pc_reg|addr_out [0]))) # (!\if_stage|pc_reg|addr_out [2] & (\if_stage|pc_reg|addr_out [4] & 
// \if_stage|pc_reg|addr_out [0])))) # (!\if_stage|pc_reg|addr_out [5] & (\if_stage|pc_reg|addr_out [2] & (\if_stage|pc_reg|addr_out [4] & \if_stage|pc_reg|addr_out [0])))

	.dataa(\if_stage|pc_reg|addr_out [5]),
	.datab(\if_stage|pc_reg|addr_out [2]),
	.datac(\if_stage|pc_reg|addr_out [4]),
	.datad(\if_stage|pc_reg|addr_out [0]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~118_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~118 .lut_mask = 16'h6880;
defparam \if_stage|inst_mem|InstMem~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N18
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~119 (
// Equation(s):
// \if_stage|inst_mem|InstMem~119_combout  = (\if_stage|pc_reg|addr_out [4] & (!\if_stage|pc_reg|addr_out [1] & ((\if_stage|inst_mem|InstMem~118_combout )))) # (!\if_stage|pc_reg|addr_out [4] & (\if_stage|pc_reg|addr_out [5] & 
// ((\if_stage|inst_mem|InstMem~118_combout ) # (!\if_stage|pc_reg|addr_out [1]))))

	.dataa(\if_stage|pc_reg|addr_out [1]),
	.datab(\if_stage|pc_reg|addr_out [4]),
	.datac(\if_stage|pc_reg|addr_out [5]),
	.datad(\if_stage|inst_mem|InstMem~118_combout ),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~119_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~119 .lut_mask = 16'h7410;
defparam \if_stage|inst_mem|InstMem~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y3_N14
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~108 (
// Equation(s):
// \if_stage|inst_mem|InstMem~108_combout  = (\if_stage|pc_reg|addr_out [3] & (\if_stage|inst_mem|InstMem~119_combout  & \if_stage|inst_mem|InstMem~12_combout ))

	.dataa(gnd),
	.datab(\if_stage|pc_reg|addr_out [3]),
	.datac(\if_stage|inst_mem|InstMem~119_combout ),
	.datad(\if_stage|inst_mem|InstMem~12_combout ),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~108_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~108 .lut_mask = 16'hC000;
defparam \if_stage|inst_mem|InstMem~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N28
cycloneive_lcell_comb \if_id_buffer|ID_rd_ind~0 (
// Equation(s):
// \if_id_buffer|ID_rd_ind~0_combout  = (\if_stage|inst_mem|InstMem~24_combout  & (!\if_stage|inst_mem|InstMem~26_combout  & (\if_stage|inst_mem|InstMem~18_combout  & \if_id_buffer|Equal3~0_combout )))

	.dataa(\if_stage|inst_mem|InstMem~24_combout ),
	.datab(\if_stage|inst_mem|InstMem~26_combout ),
	.datac(\if_stage|inst_mem|InstMem~18_combout ),
	.datad(\if_id_buffer|Equal3~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rd_ind~0_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rd_ind~0 .lut_mask = 16'h2000;
defparam \if_id_buffer|ID_rd_ind~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N30
cycloneive_lcell_comb \if_id_buffer|ID_rd_ind~9 (
// Equation(s):
// \if_id_buffer|ID_rd_ind~9_combout  = (\if_id_buffer|ID_rd_ind~0_combout ) # ((\if_stage|inst_mem|InstMem~12_combout  & (\if_stage|inst_mem|InstMem~92_combout  & \if_stage|inst_mem|InstMem~90_combout )))

	.dataa(\if_stage|inst_mem|InstMem~12_combout ),
	.datab(\if_stage|inst_mem|InstMem~92_combout ),
	.datac(\if_stage|inst_mem|InstMem~90_combout ),
	.datad(\if_id_buffer|ID_rd_ind~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rd_ind~9_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rd_ind~9 .lut_mask = 16'hFF80;
defparam \if_id_buffer|ID_rd_ind~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N10
cycloneive_lcell_comb \if_id_buffer|ID_rd_ind~10 (
// Equation(s):
// \if_id_buffer|ID_rd_ind~10_combout  = (!\id_stage|SDU|if_id_flush~0_combout  & ((\if_id_buffer|Equal0~0_combout  & ((\if_id_buffer|ID_rd_ind~9_combout ))) # (!\if_id_buffer|Equal0~0_combout  & (\if_stage|inst_mem|InstMem~108_combout ))))

	.dataa(\id_stage|SDU|if_id_flush~0_combout ),
	.datab(\if_stage|inst_mem|InstMem~108_combout ),
	.datac(\if_id_buffer|ID_rd_ind~9_combout ),
	.datad(\if_id_buffer|Equal0~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rd_ind~10_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rd_ind~10 .lut_mask = 16'h5044;
defparam \if_id_buffer|ID_rd_ind~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y3_N11
dffeas \if_id_buffer|ID_rd_ind[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_rd_ind~10_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_rd_ind [3]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_rd_ind[3] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_rd_ind[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N14
cycloneive_lcell_comb \id_ex_buffer|EX_rd_ind~4 (
// Equation(s):
// \id_ex_buffer|EX_rd_ind~4_combout  = (\if_id_buffer|ID_rd_ind [3] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\if_id_buffer|ID_rd_ind [3]),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\id_stage|SDU|id_ex_flush~7_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rd_ind~4_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rd_ind~4 .lut_mask = 16'hA020;
defparam \id_ex_buffer|EX_rd_ind~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y5_N15
dffeas \id_ex_buffer|EX_rd_ind[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rd_ind~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rd_ind [3]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rd_ind[3] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rd_ind[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N12
cycloneive_lcell_comb \ex_mem_buffer|MEM_rd_ind~3 (
// Equation(s):
// \ex_mem_buffer|MEM_rd_ind~3_combout  = (\id_ex_buffer|EX_rd_ind [3] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\id_ex_buffer|EX_rd_ind [3]),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_rd_ind~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rd_ind~3 .lut_mask = 16'hA0AA;
defparam \ex_mem_buffer|MEM_rd_ind~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y7_N13
dffeas \ex_mem_buffer|MEM_rd_ind[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_rd_ind~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rd_ind [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rd_ind[3] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rd_ind[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y7_N20
cycloneive_lcell_comb \mem_wb_buffer|WB_rd_ind~3 (
// Equation(s):
// \mem_wb_buffer|WB_rd_ind~3_combout  = (\ex_mem_buffer|MEM_rd_ind [3] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\ex_mem_buffer|MEM_rd_ind [3]),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_rd_ind~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_rd_ind~3 .lut_mask = 16'hCF00;
defparam \mem_wb_buffer|WB_rd_ind~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y7_N21
dffeas \mem_wb_buffer|WB_rd_ind[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_rd_ind~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_rd_ind [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_rd_ind[3] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_rd_ind[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N8
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~106 (
// Equation(s):
// \if_stage|inst_mem|InstMem~106_combout  = (\if_stage|pc_reg|addr_out [2] & (!\if_stage|pc_reg|addr_out [0] & (!\if_stage|pc_reg|addr_out [1] & \if_stage|pc_reg|addr_out [3]))) # (!\if_stage|pc_reg|addr_out [2] & ((\if_stage|pc_reg|addr_out [1] $ 
// (\if_stage|pc_reg|addr_out [3]))))

	.dataa(\if_stage|pc_reg|addr_out [0]),
	.datab(\if_stage|pc_reg|addr_out [2]),
	.datac(\if_stage|pc_reg|addr_out [1]),
	.datad(\if_stage|pc_reg|addr_out [3]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~106_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~106 .lut_mask = 16'h0730;
defparam \if_stage|inst_mem|InstMem~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N6
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~105 (
// Equation(s):
// \if_stage|inst_mem|InstMem~105_combout  = (\if_stage|pc_reg|addr_out [1] & (((!\if_stage|pc_reg|addr_out [3])))) # (!\if_stage|pc_reg|addr_out [1] & (\if_stage|pc_reg|addr_out [0] $ ((\if_stage|pc_reg|addr_out [2]))))

	.dataa(\if_stage|pc_reg|addr_out [0]),
	.datab(\if_stage|pc_reg|addr_out [2]),
	.datac(\if_stage|pc_reg|addr_out [1]),
	.datad(\if_stage|pc_reg|addr_out [3]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~105_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~105 .lut_mask = 16'h06F6;
defparam \if_stage|inst_mem|InstMem~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N14
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~107 (
// Equation(s):
// \if_stage|inst_mem|InstMem~107_combout  = (\if_stage|pc_reg|addr_out [5] & ((\if_stage|pc_reg|addr_out [4] & ((\if_stage|inst_mem|InstMem~105_combout ))) # (!\if_stage|pc_reg|addr_out [4] & (\if_stage|inst_mem|InstMem~106_combout ))))

	.dataa(\if_stage|pc_reg|addr_out [4]),
	.datab(\if_stage|pc_reg|addr_out [5]),
	.datac(\if_stage|inst_mem|InstMem~106_combout ),
	.datad(\if_stage|inst_mem|InstMem~105_combout ),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~107_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~107 .lut_mask = 16'hC840;
defparam \if_stage|inst_mem|InstMem~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N8
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~85 (
// Equation(s):
// \if_stage|inst_mem|InstMem~85_combout  = (\if_stage|pc_reg|addr_out [3] & ((\if_stage|pc_reg|addr_out [4]) # ((\if_stage|pc_reg|addr_out [0] & !\if_stage|pc_reg|addr_out [1])))) # (!\if_stage|pc_reg|addr_out [3] & (((\if_stage|pc_reg|addr_out [1]))))

	.dataa(\if_stage|pc_reg|addr_out [3]),
	.datab(\if_stage|pc_reg|addr_out [0]),
	.datac(\if_stage|pc_reg|addr_out [1]),
	.datad(\if_stage|pc_reg|addr_out [4]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~85_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~85 .lut_mask = 16'hFA58;
defparam \if_stage|inst_mem|InstMem~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N6
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~84 (
// Equation(s):
// \if_stage|inst_mem|InstMem~84_combout  = (\if_stage|pc_reg|addr_out [4] & ((\if_stage|pc_reg|addr_out [1] & (\if_stage|pc_reg|addr_out [3])) # (!\if_stage|pc_reg|addr_out [1] & ((\if_stage|pc_reg|addr_out [0])))))

	.dataa(\if_stage|pc_reg|addr_out [3]),
	.datab(\if_stage|pc_reg|addr_out [0]),
	.datac(\if_stage|pc_reg|addr_out [1]),
	.datad(\if_stage|pc_reg|addr_out [4]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~84_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~84 .lut_mask = 16'hAC00;
defparam \if_stage|inst_mem|InstMem~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N18
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~86 (
// Equation(s):
// \if_stage|inst_mem|InstMem~86_combout  = (\if_stage|pc_reg|addr_out [2] & (\if_stage|inst_mem|InstMem~84_combout  & (\if_stage|pc_reg|addr_out [5] $ (\if_stage|inst_mem|InstMem~85_combout )))) # (!\if_stage|pc_reg|addr_out [2] & (\if_stage|pc_reg|addr_out 
// [5] & (!\if_stage|inst_mem|InstMem~85_combout )))

	.dataa(\if_stage|pc_reg|addr_out [5]),
	.datab(\if_stage|pc_reg|addr_out [2]),
	.datac(\if_stage|inst_mem|InstMem~85_combout ),
	.datad(\if_stage|inst_mem|InstMem~84_combout ),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~86_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~86 .lut_mask = 16'h4A02;
defparam \if_stage|inst_mem|InstMem~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N2
cycloneive_lcell_comb \if_id_buffer|ID_rd_ind~7 (
// Equation(s):
// \if_id_buffer|ID_rd_ind~7_combout  = (\if_id_buffer|Equal0~0_combout  & (((\if_stage|inst_mem|InstMem~86_combout )))) # (!\if_id_buffer|Equal0~0_combout  & ((\if_stage|inst_mem|InstMem~107_combout ) # ((\if_stage|inst_mem|InstMem~65_combout ))))

	.dataa(\if_stage|inst_mem|InstMem~107_combout ),
	.datab(\if_stage|inst_mem|InstMem~86_combout ),
	.datac(\if_stage|inst_mem|InstMem~65_combout ),
	.datad(\if_id_buffer|Equal0~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rd_ind~7_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rd_ind~7 .lut_mask = 16'hCCFA;
defparam \if_id_buffer|ID_rd_ind~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N4
cycloneive_lcell_comb \if_id_buffer|ID_rd_ind~8 (
// Equation(s):
// \if_id_buffer|ID_rd_ind~8_combout  = (!\id_stage|SDU|if_id_flush~0_combout  & ((\if_id_buffer|ID_rd_ind~0_combout ) # ((\if_stage|inst_mem|InstMem~12_combout  & \if_id_buffer|ID_rd_ind~7_combout ))))

	.dataa(\id_stage|SDU|if_id_flush~0_combout ),
	.datab(\if_stage|inst_mem|InstMem~12_combout ),
	.datac(\if_id_buffer|ID_rd_ind~0_combout ),
	.datad(\if_id_buffer|ID_rd_ind~7_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rd_ind~8_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rd_ind~8 .lut_mask = 16'h5450;
defparam \if_id_buffer|ID_rd_ind~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y3_N5
dffeas \if_id_buffer|ID_rd_ind[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_rd_ind~8_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_rd_ind [2]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_rd_ind[2] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_rd_ind[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N20
cycloneive_lcell_comb \id_ex_buffer|EX_rd_ind~3 (
// Equation(s):
// \id_ex_buffer|EX_rd_ind~3_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\if_id_buffer|ID_rd_ind [2] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\rst~input_o ),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\id_stage|SDU|id_ex_flush~7_combout ),
	.datad(\if_id_buffer|ID_rd_ind [2]),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rd_ind~3_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rd_ind~3 .lut_mask = 16'hB000;
defparam \id_ex_buffer|EX_rd_ind~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y5_N21
dffeas \id_ex_buffer|EX_rd_ind[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rd_ind~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rd_ind [2]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rd_ind[2] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rd_ind[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N16
cycloneive_lcell_comb \ex_mem_buffer|MEM_rd_ind~2 (
// Equation(s):
// \ex_mem_buffer|MEM_rd_ind~2_combout  = (\id_ex_buffer|EX_rd_ind [2] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(gnd),
	.datab(\id_ex_buffer|EX_rd_ind [2]),
	.datac(\rst~input_o ),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_rd_ind~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rd_ind~2 .lut_mask = 16'hC0CC;
defparam \ex_mem_buffer|MEM_rd_ind~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y7_N17
dffeas \ex_mem_buffer|MEM_rd_ind[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_rd_ind~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rd_ind [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rd_ind[2] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rd_ind[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y7_N18
cycloneive_lcell_comb \mem_wb_buffer|WB_rd_ind~2 (
// Equation(s):
// \mem_wb_buffer|WB_rd_ind~2_combout  = (\ex_mem_buffer|MEM_rd_ind [2] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\rst~input_o ),
	.datab(\ex_mem_buffer|MEM_rd_ind [2]),
	.datac(gnd),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_rd_ind~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_rd_ind~2 .lut_mask = 16'h88CC;
defparam \mem_wb_buffer|WB_rd_ind~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y7_N11
dffeas \mem_wb_buffer|WB_rd_ind[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_wb_buffer|WB_rd_ind~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_rd_ind [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_rd_ind[2] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_rd_ind[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N6
cycloneive_lcell_comb \if_id_buffer|ID_rs2_ind~3 (
// Equation(s):
// \if_id_buffer|ID_rs2_ind~3_combout  = (\if_stage|inst_mem|InstMem~12_combout  & (!\id_stage|SDU|if_id_flush~0_combout  & \if_stage|inst_mem|InstMem~86_combout ))

	.dataa(gnd),
	.datab(\if_stage|inst_mem|InstMem~12_combout ),
	.datac(\id_stage|SDU|if_id_flush~0_combout ),
	.datad(\if_stage|inst_mem|InstMem~86_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rs2_ind~3_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rs2_ind~3 .lut_mask = 16'h0C00;
defparam \if_id_buffer|ID_rs2_ind~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y3_N7
dffeas \if_id_buffer|ID_rs2_ind[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_rs2_ind~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_rs2_ind [2]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_rs2_ind[2] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_rs2_ind[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y7_N28
cycloneive_lcell_comb \id_ex_buffer|EX_rs2_ind~2 (
// Equation(s):
// \id_ex_buffer|EX_rs2_ind~2_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\if_id_buffer|ID_rs2_ind [2] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\id_stage|SDU|id_ex_flush~7_combout ),
	.datab(\rst~input_o ),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs2_ind~2_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2_ind~2 .lut_mask = 16'h8A00;
defparam \id_ex_buffer|EX_rs2_ind~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y7_N29
dffeas \id_ex_buffer|EX_rs2_ind[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs2_ind~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs2_ind [2]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2_ind[2] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs2_ind[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y7_N30
cycloneive_lcell_comb \FB|forwardB~5 (
// Equation(s):
// \FB|forwardB~5_combout  = (\id_ex_buffer|EX_rs2_ind [3] & ((\mem_wb_buffer|WB_rd_ind [2] $ (\id_ex_buffer|EX_rs2_ind [2])) # (!\mem_wb_buffer|WB_rd_ind [3]))) # (!\id_ex_buffer|EX_rs2_ind [3] & ((\mem_wb_buffer|WB_rd_ind [3]) # (\mem_wb_buffer|WB_rd_ind 
// [2] $ (\id_ex_buffer|EX_rs2_ind [2]))))

	.dataa(\id_ex_buffer|EX_rs2_ind [3]),
	.datab(\mem_wb_buffer|WB_rd_ind [3]),
	.datac(\mem_wb_buffer|WB_rd_ind [2]),
	.datad(\id_ex_buffer|EX_rs2_ind [2]),
	.cin(gnd),
	.combout(\FB|forwardB~5_combout ),
	.cout());
// synopsys translate_off
defparam \FB|forwardB~5 .lut_mask = 16'h6FF6;
defparam \FB|forwardB~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N12
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~71 (
// Equation(s):
// \if_stage|inst_mem|InstMem~71_combout  = (\if_stage|pc_reg|addr_out [1] & (!\if_stage|pc_reg|addr_out [2] & ((\if_stage|pc_reg|addr_out [0]) # (\if_stage|pc_reg|addr_out [4])))) # (!\if_stage|pc_reg|addr_out [1] & ((\if_stage|pc_reg|addr_out [4] & 
// ((\if_stage|pc_reg|addr_out [2]) # (!\if_stage|pc_reg|addr_out [0]))) # (!\if_stage|pc_reg|addr_out [4] & ((!\if_stage|pc_reg|addr_out [2])))))

	.dataa(\if_stage|pc_reg|addr_out [0]),
	.datab(\if_stage|pc_reg|addr_out [1]),
	.datac(\if_stage|pc_reg|addr_out [4]),
	.datad(\if_stage|pc_reg|addr_out [2]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~71_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~71 .lut_mask = 16'h30DB;
defparam \if_stage|inst_mem|InstMem~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N2
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~70 (
// Equation(s):
// \if_stage|inst_mem|InstMem~70_combout  = (\if_stage|pc_reg|addr_out [1] & (!\if_stage|pc_reg|addr_out [0] & (!\if_stage|pc_reg|addr_out [4]))) # (!\if_stage|pc_reg|addr_out [1] & ((\if_stage|pc_reg|addr_out [4] & ((!\if_stage|pc_reg|addr_out [2]))) # 
// (!\if_stage|pc_reg|addr_out [4] & (\if_stage|pc_reg|addr_out [0] & \if_stage|pc_reg|addr_out [2]))))

	.dataa(\if_stage|pc_reg|addr_out [0]),
	.datab(\if_stage|pc_reg|addr_out [1]),
	.datac(\if_stage|pc_reg|addr_out [4]),
	.datad(\if_stage|pc_reg|addr_out [2]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~70_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~70 .lut_mask = 16'h0634;
defparam \if_stage|inst_mem|InstMem~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N26
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~72 (
// Equation(s):
// \if_stage|inst_mem|InstMem~72_combout  = (\if_stage|pc_reg|addr_out [5] & ((\if_stage|pc_reg|addr_out [3] & (!\if_stage|inst_mem|InstMem~71_combout )) # (!\if_stage|pc_reg|addr_out [3] & ((\if_stage|inst_mem|InstMem~70_combout )))))

	.dataa(\if_stage|inst_mem|InstMem~71_combout ),
	.datab(\if_stage|pc_reg|addr_out [3]),
	.datac(\if_stage|pc_reg|addr_out [5]),
	.datad(\if_stage|inst_mem|InstMem~70_combout ),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~72_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~72 .lut_mask = 16'h7040;
defparam \if_stage|inst_mem|InstMem~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N14
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~73 (
// Equation(s):
// \if_stage|inst_mem|InstMem~73_combout  = (((!\if_stage|pc_reg|addr_out [2] & !\if_stage|pc_reg|addr_out [1])) # (!\if_stage|pc_reg|addr_out [4])) # (!\if_stage|pc_reg|addr_out [0])

	.dataa(\if_stage|pc_reg|addr_out [2]),
	.datab(\if_stage|pc_reg|addr_out [1]),
	.datac(\if_stage|pc_reg|addr_out [0]),
	.datad(\if_stage|pc_reg|addr_out [4]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~73_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~73 .lut_mask = 16'h1FFF;
defparam \if_stage|inst_mem|InstMem~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N20
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~74 (
// Equation(s):
// \if_stage|inst_mem|InstMem~74_combout  = (\if_stage|inst_mem|InstMem~72_combout ) # ((\if_stage|pc_reg|addr_out [3] & (!\if_stage|pc_reg|addr_out [5] & !\if_stage|inst_mem|InstMem~73_combout )))

	.dataa(\if_stage|inst_mem|InstMem~72_combout ),
	.datab(\if_stage|pc_reg|addr_out [3]),
	.datac(\if_stage|pc_reg|addr_out [5]),
	.datad(\if_stage|inst_mem|InstMem~73_combout ),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~74_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~74 .lut_mask = 16'hAAAE;
defparam \if_stage|inst_mem|InstMem~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N4
cycloneive_lcell_comb \if_id_buffer|ID_rs2_ind~1 (
// Equation(s):
// \if_id_buffer|ID_rs2_ind~1_combout  = (\if_stage|inst_mem|InstMem~12_combout  & (!\id_stage|SDU|if_id_flush~0_combout  & \if_stage|inst_mem|InstMem~74_combout ))

	.dataa(\if_stage|inst_mem|InstMem~12_combout ),
	.datab(gnd),
	.datac(\id_stage|SDU|if_id_flush~0_combout ),
	.datad(\if_stage|inst_mem|InstMem~74_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rs2_ind~1_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rs2_ind~1 .lut_mask = 16'h0A00;
defparam \if_id_buffer|ID_rs2_ind~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y3_N5
dffeas \if_id_buffer|ID_rs2_ind[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_rs2_ind~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_rs2_ind [0]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_rs2_ind[0] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_rs2_ind[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y7_N6
cycloneive_lcell_comb \id_ex_buffer|EX_rs2_ind~0 (
// Equation(s):
// \id_ex_buffer|EX_rs2_ind~0_combout  = (\if_id_buffer|ID_rs2_ind [0] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\rst~input_o ),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs2_ind~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2_ind~0 .lut_mask = 16'h8A00;
defparam \id_ex_buffer|EX_rs2_ind~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y7_N7
dffeas \id_ex_buffer|EX_rs2_ind[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs2_ind~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs2_ind [0]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2_ind[0] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs2_ind[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y1_N18
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~83 (
// Equation(s):
// \if_stage|inst_mem|InstMem~83_combout  = (((!\if_stage|pc_reg|addr_out [1] & !\if_stage|pc_reg|addr_out [0])) # (!\if_stage|pc_reg|addr_out [3])) # (!\if_stage|pc_reg|addr_out [2])

	.dataa(\if_stage|pc_reg|addr_out [2]),
	.datab(\if_stage|pc_reg|addr_out [1]),
	.datac(\if_stage|pc_reg|addr_out [3]),
	.datad(\if_stage|pc_reg|addr_out [0]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~83_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~83 .lut_mask = 16'h5F7F;
defparam \if_stage|inst_mem|InstMem~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y1_N4
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~80 (
// Equation(s):
// \if_stage|inst_mem|InstMem~80_combout  = ((\if_stage|pc_reg|addr_out [1] & (!\if_stage|pc_reg|addr_out [3])) # (!\if_stage|pc_reg|addr_out [1] & ((!\if_stage|pc_reg|addr_out [0])))) # (!\if_stage|pc_reg|addr_out [2])

	.dataa(\if_stage|pc_reg|addr_out [2]),
	.datab(\if_stage|pc_reg|addr_out [1]),
	.datac(\if_stage|pc_reg|addr_out [3]),
	.datad(\if_stage|pc_reg|addr_out [0]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~80_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~80 .lut_mask = 16'h5D7F;
defparam \if_stage|inst_mem|InstMem~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y1_N14
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~81 (
// Equation(s):
// \if_stage|inst_mem|InstMem~81_combout  = (\if_stage|pc_reg|addr_out [2] & ((\if_stage|pc_reg|addr_out [1] & ((!\if_stage|pc_reg|addr_out [0]))) # (!\if_stage|pc_reg|addr_out [1] & ((\if_stage|pc_reg|addr_out [0]) # (!\if_stage|pc_reg|addr_out [3]))))) # 
// (!\if_stage|pc_reg|addr_out [2] & (\if_stage|pc_reg|addr_out [1] & (\if_stage|pc_reg|addr_out [3])))

	.dataa(\if_stage|pc_reg|addr_out [2]),
	.datab(\if_stage|pc_reg|addr_out [1]),
	.datac(\if_stage|pc_reg|addr_out [3]),
	.datad(\if_stage|pc_reg|addr_out [0]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~81_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~81 .lut_mask = 16'h62CA;
defparam \if_stage|inst_mem|InstMem~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y1_N12
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~82 (
// Equation(s):
// \if_stage|inst_mem|InstMem~82_combout  = (\if_stage|pc_reg|addr_out [5] & ((\if_stage|pc_reg|addr_out [4] & (\if_stage|inst_mem|InstMem~80_combout )) # (!\if_stage|pc_reg|addr_out [4] & ((!\if_stage|inst_mem|InstMem~81_combout )))))

	.dataa(\if_stage|pc_reg|addr_out [5]),
	.datab(\if_stage|inst_mem|InstMem~80_combout ),
	.datac(\if_stage|inst_mem|InstMem~81_combout ),
	.datad(\if_stage|pc_reg|addr_out [4]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~82_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~82 .lut_mask = 16'h880A;
defparam \if_stage|inst_mem|InstMem~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y1_N22
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~115 (
// Equation(s):
// \if_stage|inst_mem|InstMem~115_combout  = (\if_stage|inst_mem|InstMem~82_combout ) # ((\if_stage|pc_reg|addr_out [4] & (!\if_stage|inst_mem|InstMem~83_combout  & !\if_stage|pc_reg|addr_out [5])))

	.dataa(\if_stage|pc_reg|addr_out [4]),
	.datab(\if_stage|inst_mem|InstMem~83_combout ),
	.datac(\if_stage|pc_reg|addr_out [5]),
	.datad(\if_stage|inst_mem|InstMem~82_combout ),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~115_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~115 .lut_mask = 16'hFF02;
defparam \if_stage|inst_mem|InstMem~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y5_N24
cycloneive_lcell_comb \if_id_buffer|ID_rs2_ind~0 (
// Equation(s):
// \if_id_buffer|ID_rs2_ind~0_combout  = (!\id_stage|SDU|if_id_flush~0_combout  & (\if_stage|inst_mem|InstMem~115_combout  & \if_stage|inst_mem|InstMem~12_combout ))

	.dataa(gnd),
	.datab(\id_stage|SDU|if_id_flush~0_combout ),
	.datac(\if_stage|inst_mem|InstMem~115_combout ),
	.datad(\if_stage|inst_mem|InstMem~12_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rs2_ind~0_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rs2_ind~0 .lut_mask = 16'h3000;
defparam \if_id_buffer|ID_rs2_ind~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y5_N25
dffeas \if_id_buffer|ID_rs2_ind[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_rs2_ind~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_rs2_ind [1]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_rs2_ind[1] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_rs2_ind[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y7_N16
cycloneive_lcell_comb \id_ex_buffer|EX_rs2_ind~1 (
// Equation(s):
// \id_ex_buffer|EX_rs2_ind~1_combout  = (\if_id_buffer|ID_rs2_ind [1] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\rst~input_o ),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs2_ind~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2_ind~1 .lut_mask = 16'h8A00;
defparam \id_ex_buffer|EX_rs2_ind~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y7_N17
dffeas \id_ex_buffer|EX_rs2_ind[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs2_ind~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs2_ind [1]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2_ind[1] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs2_ind[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N10
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~100 (
// Equation(s):
// \if_stage|inst_mem|InstMem~100_combout  = (\if_stage|pc_reg|addr_out [3] & (\if_stage|pc_reg|addr_out [1] $ (((\if_stage|pc_reg|addr_out [2]) # (!\if_stage|pc_reg|addr_out [4]))))) # (!\if_stage|pc_reg|addr_out [3] & ((\if_stage|pc_reg|addr_out [1] & 
// (!\if_stage|pc_reg|addr_out [4])) # (!\if_stage|pc_reg|addr_out [1] & ((\if_stage|pc_reg|addr_out [2])))))

	.dataa(\if_stage|pc_reg|addr_out [4]),
	.datab(\if_stage|pc_reg|addr_out [1]),
	.datac(\if_stage|pc_reg|addr_out [3]),
	.datad(\if_stage|pc_reg|addr_out [2]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~100_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~100 .lut_mask = 16'h3794;
defparam \if_stage|inst_mem|InstMem~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N16
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~117 (
// Equation(s):
// \if_stage|inst_mem|InstMem~117_combout  = (\if_stage|pc_reg|addr_out [0] & (((!\if_stage|pc_reg|addr_out [2] & \if_stage|inst_mem|InstMem~43_combout )))) # (!\if_stage|pc_reg|addr_out [0] & (\if_stage|inst_mem|InstMem~100_combout ))

	.dataa(\if_stage|inst_mem|InstMem~100_combout ),
	.datab(\if_stage|pc_reg|addr_out [2]),
	.datac(\if_stage|inst_mem|InstMem~43_combout ),
	.datad(\if_stage|pc_reg|addr_out [0]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~117_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~117 .lut_mask = 16'h30AA;
defparam \if_stage|inst_mem|InstMem~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N0
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~101 (
// Equation(s):
// \if_stage|inst_mem|InstMem~101_combout  = (\if_stage|inst_mem|InstMem~65_combout ) # ((\if_stage|pc_reg|addr_out [5] & \if_stage|inst_mem|InstMem~117_combout ))

	.dataa(\if_stage|inst_mem|InstMem~65_combout ),
	.datab(\if_stage|pc_reg|addr_out [5]),
	.datac(gnd),
	.datad(\if_stage|inst_mem|InstMem~117_combout ),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~101_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~101 .lut_mask = 16'hEEAA;
defparam \if_stage|inst_mem|InstMem~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N18
cycloneive_lcell_comb \if_id_buffer|ID_rd_ind~1 (
// Equation(s):
// \if_id_buffer|ID_rd_ind~1_combout  = (\if_stage|inst_mem|InstMem~12_combout  & ((\if_id_buffer|Equal0~0_combout  & (\if_stage|inst_mem|InstMem~74_combout )) # (!\if_id_buffer|Equal0~0_combout  & ((\if_stage|inst_mem|InstMem~101_combout )))))

	.dataa(\if_stage|inst_mem|InstMem~12_combout ),
	.datab(\if_stage|inst_mem|InstMem~74_combout ),
	.datac(\if_id_buffer|Equal0~0_combout ),
	.datad(\if_stage|inst_mem|InstMem~101_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rd_ind~1_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rd_ind~1 .lut_mask = 16'h8A80;
defparam \if_id_buffer|ID_rd_ind~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N28
cycloneive_lcell_comb \if_id_buffer|ID_rd_ind~2 (
// Equation(s):
// \if_id_buffer|ID_rd_ind~2_combout  = (!\id_stage|SDU|if_id_flush~0_combout  & ((\if_id_buffer|ID_rd_ind~0_combout ) # (\if_id_buffer|ID_rd_ind~1_combout )))

	.dataa(gnd),
	.datab(\if_id_buffer|ID_rd_ind~0_combout ),
	.datac(\id_stage|SDU|if_id_flush~0_combout ),
	.datad(\if_id_buffer|ID_rd_ind~1_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rd_ind~2_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rd_ind~2 .lut_mask = 16'h0F0C;
defparam \if_id_buffer|ID_rd_ind~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y3_N29
dffeas \if_id_buffer|ID_rd_ind[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_rd_ind~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_rd_ind [0]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_rd_ind[0] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_rd_ind[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y2_N10
cycloneive_lcell_comb \id_ex_buffer|EX_rd_ind~0 (
// Equation(s):
// \id_ex_buffer|EX_rd_ind~0_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\if_id_buffer|ID_rd_ind [0] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\id_stage|SDU|id_ex_flush~7_combout ),
	.datab(\rst~input_o ),
	.datac(\if_id_buffer|ID_rd_ind [0]),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rd_ind~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rd_ind~0 .lut_mask = 16'h80A0;
defparam \id_ex_buffer|EX_rd_ind~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y2_N11
dffeas \id_ex_buffer|EX_rd_ind[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rd_ind~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rd_ind [0]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rd_ind[0] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rd_ind[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N10
cycloneive_lcell_comb \ex_mem_buffer|MEM_rd_ind~0 (
// Equation(s):
// \ex_mem_buffer|MEM_rd_ind~0_combout  = (\id_ex_buffer|EX_rd_ind [0] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\id_ex_buffer|EX_rd_ind [0]),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_rd_ind~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rd_ind~0 .lut_mask = 16'hA0AA;
defparam \ex_mem_buffer|MEM_rd_ind~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y7_N11
dffeas \ex_mem_buffer|MEM_rd_ind[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_rd_ind~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rd_ind [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rd_ind[0] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rd_ind[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y7_N8
cycloneive_lcell_comb \mem_wb_buffer|WB_rd_ind~0 (
// Equation(s):
// \mem_wb_buffer|WB_rd_ind~0_combout  = (\ex_mem_buffer|MEM_rd_ind [0] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(gnd),
	.datac(\ex_mem_buffer|MEM_rd_ind [0]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_rd_ind~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_rd_ind~0 .lut_mask = 16'hF050;
defparam \mem_wb_buffer|WB_rd_ind~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y7_N9
dffeas \mem_wb_buffer|WB_rd_ind[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_rd_ind~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_rd_ind [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_rd_ind[0] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_rd_ind[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N26
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~103 (
// Equation(s):
// \if_stage|inst_mem|InstMem~103_combout  = (\if_stage|pc_reg|addr_out [2] & (((\if_stage|pc_reg|addr_out [3] & !\if_stage|pc_reg|addr_out [0])) # (!\if_stage|pc_reg|addr_out [4]))) # (!\if_stage|pc_reg|addr_out [2] & ((\if_stage|pc_reg|addr_out [4] & 
// ((\if_stage|pc_reg|addr_out [0]))) # (!\if_stage|pc_reg|addr_out [4] & (\if_stage|pc_reg|addr_out [3]))))

	.dataa(\if_stage|pc_reg|addr_out [3]),
	.datab(\if_stage|pc_reg|addr_out [2]),
	.datac(\if_stage|pc_reg|addr_out [0]),
	.datad(\if_stage|pc_reg|addr_out [4]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~103_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~103 .lut_mask = 16'h38EE;
defparam \if_stage|inst_mem|InstMem~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N28
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~102 (
// Equation(s):
// \if_stage|inst_mem|InstMem~102_combout  = (!\if_stage|pc_reg|addr_out [2] & (\if_stage|pc_reg|addr_out [4] & ((!\if_stage|pc_reg|addr_out [0]) # (!\if_stage|pc_reg|addr_out [3]))))

	.dataa(\if_stage|pc_reg|addr_out [3]),
	.datab(\if_stage|pc_reg|addr_out [2]),
	.datac(\if_stage|pc_reg|addr_out [0]),
	.datad(\if_stage|pc_reg|addr_out [4]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~102_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~102 .lut_mask = 16'h1300;
defparam \if_stage|inst_mem|InstMem~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N12
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~104 (
// Equation(s):
// \if_stage|inst_mem|InstMem~104_combout  = (\if_stage|pc_reg|addr_out [5] & ((\if_stage|pc_reg|addr_out [1] & ((\if_stage|inst_mem|InstMem~102_combout ))) # (!\if_stage|pc_reg|addr_out [1] & (\if_stage|inst_mem|InstMem~103_combout ))))

	.dataa(\if_stage|pc_reg|addr_out [1]),
	.datab(\if_stage|pc_reg|addr_out [5]),
	.datac(\if_stage|inst_mem|InstMem~103_combout ),
	.datad(\if_stage|inst_mem|InstMem~102_combout ),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~104_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~104 .lut_mask = 16'hC840;
defparam \if_stage|inst_mem|InstMem~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N10
cycloneive_lcell_comb \if_id_buffer|ID_rd_ind~3 (
// Equation(s):
// \if_id_buffer|ID_rd_ind~3_combout  = (\if_id_buffer|Equal0~0_combout  & (((\if_stage|inst_mem|InstMem~115_combout )))) # (!\if_id_buffer|Equal0~0_combout  & ((\if_stage|inst_mem|InstMem~104_combout ) # ((\if_stage|inst_mem|InstMem~65_combout ))))

	.dataa(\if_stage|inst_mem|InstMem~104_combout ),
	.datab(\if_stage|inst_mem|InstMem~65_combout ),
	.datac(\if_stage|inst_mem|InstMem~115_combout ),
	.datad(\if_id_buffer|Equal0~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rd_ind~3_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rd_ind~3 .lut_mask = 16'hF0EE;
defparam \if_id_buffer|ID_rd_ind~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N20
cycloneive_lcell_comb \if_id_buffer|ID_rd_ind~4 (
// Equation(s):
// \if_id_buffer|ID_rd_ind~4_combout  = (!\id_stage|SDU|if_id_flush~0_combout  & ((\if_id_buffer|ID_rd_ind~0_combout ) # ((\if_stage|inst_mem|InstMem~12_combout  & \if_id_buffer|ID_rd_ind~3_combout ))))

	.dataa(\id_stage|SDU|if_id_flush~0_combout ),
	.datab(\if_stage|inst_mem|InstMem~12_combout ),
	.datac(\if_id_buffer|ID_rd_ind~0_combout ),
	.datad(\if_id_buffer|ID_rd_ind~3_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rd_ind~4_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rd_ind~4 .lut_mask = 16'h5450;
defparam \if_id_buffer|ID_rd_ind~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y3_N21
dffeas \if_id_buffer|ID_rd_ind[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_rd_ind~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_rd_ind [1]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_rd_ind[1] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_rd_ind[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N12
cycloneive_lcell_comb \id_ex_buffer|EX_rd_ind~1 (
// Equation(s):
// \id_ex_buffer|EX_rd_ind~1_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\if_id_buffer|ID_rd_ind [1] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\rst~input_o ),
	.datab(\id_stage|SDU|id_ex_flush~7_combout ),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\if_id_buffer|ID_rd_ind [1]),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rd_ind~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rd_ind~1 .lut_mask = 16'h8C00;
defparam \id_ex_buffer|EX_rd_ind~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y4_N13
dffeas \id_ex_buffer|EX_rd_ind[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rd_ind~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rd_ind [1]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rd_ind[1] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rd_ind[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N14
cycloneive_lcell_comb \ex_mem_buffer|MEM_rd_ind~1 (
// Equation(s):
// \ex_mem_buffer|MEM_rd_ind~1_combout  = (\id_ex_buffer|EX_rd_ind [1] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(gnd),
	.datab(\id_ex_buffer|EX_rd_ind [1]),
	.datac(\rst~input_o ),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_rd_ind~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rd_ind~1 .lut_mask = 16'hC0CC;
defparam \ex_mem_buffer|MEM_rd_ind~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y7_N15
dffeas \ex_mem_buffer|MEM_rd_ind[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_rd_ind~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rd_ind [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rd_ind[1] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rd_ind[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N30
cycloneive_lcell_comb \mem_wb_buffer|WB_rd_ind~1 (
// Equation(s):
// \mem_wb_buffer|WB_rd_ind~1_combout  = (\ex_mem_buffer|MEM_rd_ind [1] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\ex_mem_buffer|MEM_rd_ind [1]),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_rd_ind~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_rd_ind~1 .lut_mask = 16'hC0F0;
defparam \mem_wb_buffer|WB_rd_ind~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y7_N31
dffeas \mem_wb_buffer|WB_rd_ind[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_rd_ind~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_rd_ind [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_rd_ind[1] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_rd_ind[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y7_N24
cycloneive_lcell_comb \FB|forwardB~4 (
// Equation(s):
// \FB|forwardB~4_combout  = (\id_ex_buffer|EX_rs2_ind [0] & ((\id_ex_buffer|EX_rs2_ind [1] $ (\mem_wb_buffer|WB_rd_ind [1])) # (!\mem_wb_buffer|WB_rd_ind [0]))) # (!\id_ex_buffer|EX_rs2_ind [0] & ((\mem_wb_buffer|WB_rd_ind [0]) # (\id_ex_buffer|EX_rs2_ind 
// [1] $ (\mem_wb_buffer|WB_rd_ind [1]))))

	.dataa(\id_ex_buffer|EX_rs2_ind [0]),
	.datab(\id_ex_buffer|EX_rs2_ind [1]),
	.datac(\mem_wb_buffer|WB_rd_ind [0]),
	.datad(\mem_wb_buffer|WB_rd_ind [1]),
	.cin(gnd),
	.combout(\FB|forwardB~4_combout ),
	.cout());
// synopsys translate_off
defparam \FB|forwardB~4 .lut_mask = 16'h7BDE;
defparam \FB|forwardB~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N4
cycloneive_lcell_comb \id_stage|BR|Equal4~0 (
// Equation(s):
// \id_stage|BR|Equal4~0_combout  = (\id_stage|Equal0~0_combout  & (!\if_id_buffer|ID_opcode [3] & (!\if_id_buffer|ID_opcode [0] & \EDU|excep_flag~0_combout )))

	.dataa(\id_stage|Equal0~0_combout ),
	.datab(\if_id_buffer|ID_opcode [3]),
	.datac(\if_id_buffer|ID_opcode [0]),
	.datad(\EDU|excep_flag~0_combout ),
	.cin(gnd),
	.combout(\id_stage|BR|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|BR|Equal4~0 .lut_mask = 16'h0200;
defparam \id_stage|BR|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N24
cycloneive_lcell_comb \EDU|excep_flag~2 (
// Equation(s):
// \EDU|excep_flag~2_combout  = (\id_stage|BR|PC_src~0_combout  & (!\id_stage|BR|Equal4~0_combout  & (!\id_stage|SDU|Equal3~0_combout  & !\EDU|Equal15~1_combout )))

	.dataa(\id_stage|BR|PC_src~0_combout ),
	.datab(\id_stage|BR|Equal4~0_combout ),
	.datac(\id_stage|SDU|Equal3~0_combout ),
	.datad(\EDU|Equal15~1_combout ),
	.cin(gnd),
	.combout(\EDU|excep_flag~2_combout ),
	.cout());
// synopsys translate_off
defparam \EDU|excep_flag~2 .lut_mask = 16'h0002;
defparam \EDU|excep_flag~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y3_N25
dffeas \id_ex_buffer|EX_regwrite (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\EDU|excep_flag~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_stage|flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_regwrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_regwrite .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_regwrite .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y7_N4
cycloneive_lcell_comb \ex_mem_buffer|MEM_regwrite~0 (
// Equation(s):
// \ex_mem_buffer|MEM_regwrite~0_combout  = (\id_ex_buffer|EX_regwrite~q  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\id_ex_buffer|EX_regwrite~q ),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_regwrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_regwrite~0 .lut_mask = 16'hA0AA;
defparam \ex_mem_buffer|MEM_regwrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y7_N23
dffeas \ex_mem_buffer|MEM_regwrite (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem_buffer|MEM_regwrite~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_regwrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_regwrite .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_regwrite .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N26
cycloneive_lcell_comb \mem_wb_buffer|WB_regwrite~0 (
// Equation(s):
// \mem_wb_buffer|WB_regwrite~0_combout  = (\ex_mem_buffer|MEM_regwrite~q  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\rst~input_o ),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(gnd),
	.datad(\ex_mem_buffer|MEM_regwrite~q ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_regwrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_regwrite~0 .lut_mask = 16'hBB00;
defparam \mem_wb_buffer|WB_regwrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y7_N27
dffeas \mem_wb_buffer|WB_regwrite (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_regwrite~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_regwrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_regwrite .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_regwrite .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N8
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~110 (
// Equation(s):
// \if_stage|inst_mem|InstMem~110_combout  = (\if_stage|pc_reg|addr_out [1] & (!\if_stage|pc_reg|addr_out [3])) # (!\if_stage|pc_reg|addr_out [1] & (\if_stage|pc_reg|addr_out [2] & ((!\if_stage|pc_reg|addr_out [0]) # (!\if_stage|pc_reg|addr_out [3]))))

	.dataa(\if_stage|pc_reg|addr_out [1]),
	.datab(\if_stage|pc_reg|addr_out [3]),
	.datac(\if_stage|pc_reg|addr_out [0]),
	.datad(\if_stage|pc_reg|addr_out [2]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~110_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~110 .lut_mask = 16'h3722;
defparam \if_stage|inst_mem|InstMem~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N4
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~109 (
// Equation(s):
// \if_stage|inst_mem|InstMem~109_combout  = (!\if_stage|pc_reg|addr_out [1] & ((\if_stage|pc_reg|addr_out [2] & (!\if_stage|pc_reg|addr_out [0] & \if_stage|pc_reg|addr_out [3])) # (!\if_stage|pc_reg|addr_out [2] & (\if_stage|pc_reg|addr_out [0]))))

	.dataa(\if_stage|pc_reg|addr_out [2]),
	.datab(\if_stage|pc_reg|addr_out [0]),
	.datac(\if_stage|pc_reg|addr_out [3]),
	.datad(\if_stage|pc_reg|addr_out [1]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~109_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~109 .lut_mask = 16'h0064;
defparam \if_stage|inst_mem|InstMem~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N2
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~111 (
// Equation(s):
// \if_stage|inst_mem|InstMem~111_combout  = (\if_stage|pc_reg|addr_out [5] & ((\if_stage|pc_reg|addr_out [4] & ((\if_stage|inst_mem|InstMem~109_combout ))) # (!\if_stage|pc_reg|addr_out [4] & (\if_stage|inst_mem|InstMem~110_combout ))))

	.dataa(\if_stage|pc_reg|addr_out [5]),
	.datab(\if_stage|inst_mem|InstMem~110_combout ),
	.datac(\if_stage|inst_mem|InstMem~109_combout ),
	.datad(\if_stage|pc_reg|addr_out [4]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~111_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~111 .lut_mask = 16'hA088;
defparam \if_stage|inst_mem|InstMem~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N28
cycloneive_lcell_comb \if_id_buffer|ID_rd_ind~5 (
// Equation(s):
// \if_id_buffer|ID_rd_ind~5_combout  = (\if_id_buffer|Equal0~0_combout  & (\if_stage|inst_mem|InstMem~96_combout )) # (!\if_id_buffer|Equal0~0_combout  & (((\if_stage|inst_mem|InstMem~65_combout ) # (\if_stage|inst_mem|InstMem~111_combout ))))

	.dataa(\if_stage|inst_mem|InstMem~96_combout ),
	.datab(\if_stage|inst_mem|InstMem~65_combout ),
	.datac(\if_stage|inst_mem|InstMem~111_combout ),
	.datad(\if_id_buffer|Equal0~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rd_ind~5_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rd_ind~5 .lut_mask = 16'hAAFC;
defparam \if_id_buffer|ID_rd_ind~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N26
cycloneive_lcell_comb \if_id_buffer|ID_rd_ind~6 (
// Equation(s):
// \if_id_buffer|ID_rd_ind~6_combout  = (!\id_stage|SDU|if_id_flush~0_combout  & ((\if_id_buffer|ID_rd_ind~0_combout ) # ((\if_stage|inst_mem|InstMem~12_combout  & \if_id_buffer|ID_rd_ind~5_combout ))))

	.dataa(\id_stage|SDU|if_id_flush~0_combout ),
	.datab(\if_stage|inst_mem|InstMem~12_combout ),
	.datac(\if_id_buffer|ID_rd_ind~0_combout ),
	.datad(\if_id_buffer|ID_rd_ind~5_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rd_ind~6_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rd_ind~6 .lut_mask = 16'h5450;
defparam \if_id_buffer|ID_rd_ind~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y3_N27
dffeas \if_id_buffer|ID_rd_ind[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_rd_ind~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_rd_ind [4]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_rd_ind[4] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_rd_ind[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N28
cycloneive_lcell_comb \id_ex_buffer|EX_rd_ind~2 (
// Equation(s):
// \id_ex_buffer|EX_rd_ind~2_combout  = (\if_id_buffer|ID_rd_ind [4] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\rst~input_o ),
	.datab(\if_id_buffer|ID_rd_ind [4]),
	.datac(\id_stage|SDU|id_ex_flush~7_combout ),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rd_ind~2_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rd_ind~2 .lut_mask = 16'h80C0;
defparam \id_ex_buffer|EX_rd_ind~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y5_N29
dffeas \id_ex_buffer|EX_rd_ind[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rd_ind~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rd_ind [4]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rd_ind[4] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rd_ind[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N16
cycloneive_lcell_comb \id_stage|SDU|Equal0~0 (
// Equation(s):
// \id_stage|SDU|Equal0~0_combout  = (\id_ex_buffer|EX_rd_ind [2]) # ((\id_ex_buffer|EX_rd_ind [1]) # ((\id_ex_buffer|EX_rd_ind [3]) # (\id_ex_buffer|EX_rd_ind [4])))

	.dataa(\id_ex_buffer|EX_rd_ind [2]),
	.datab(\id_ex_buffer|EX_rd_ind [1]),
	.datac(\id_ex_buffer|EX_rd_ind [3]),
	.datad(\id_ex_buffer|EX_rd_ind [4]),
	.cin(gnd),
	.combout(\id_stage|SDU|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|SDU|Equal0~0 .lut_mask = 16'hFFFE;
defparam \id_stage|SDU|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N14
cycloneive_lcell_comb \ex_mem_buffer|MEM_rd_indzero~0 (
// Equation(s):
// \ex_mem_buffer|MEM_rd_indzero~0_combout  = (\rst~input_o  & (((\id_stage|SDU|Equal0~0_combout ) # (\id_ex_buffer|EX_rd_ind [0])))) # (!\rst~input_o  & (!\EDU|excep_flag~5_combout  & ((\id_stage|SDU|Equal0~0_combout ) # (\id_ex_buffer|EX_rd_ind [0]))))

	.dataa(\rst~input_o ),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\id_stage|SDU|Equal0~0_combout ),
	.datad(\id_ex_buffer|EX_rd_ind [0]),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_rd_indzero~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rd_indzero~0 .lut_mask = 16'hBBB0;
defparam \ex_mem_buffer|MEM_rd_indzero~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y7_N27
dffeas \ex_mem_buffer|MEM_rd_indzero (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem_buffer|MEM_rd_indzero~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rd_indzero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rd_indzero .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rd_indzero .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N28
cycloneive_lcell_comb \mem_wb_buffer|WB_rd_indzero~0 (
// Equation(s):
// \mem_wb_buffer|WB_rd_indzero~0_combout  = (\ex_mem_buffer|MEM_rd_indzero~q  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\ex_mem_buffer|MEM_rd_indzero~q ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_rd_indzero~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_rd_indzero~0 .lut_mask = 16'hAF00;
defparam \mem_wb_buffer|WB_rd_indzero~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y7_N29
dffeas \mem_wb_buffer|WB_rd_indzero (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_rd_indzero~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_rd_indzero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_rd_indzero .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_rd_indzero .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y7_N4
cycloneive_lcell_comb \ex_mem_buffer|MEM_rd_ind~4 (
// Equation(s):
// \ex_mem_buffer|MEM_rd_ind~4_combout  = (\id_ex_buffer|EX_rd_ind [4] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\id_ex_buffer|EX_rd_ind [4]),
	.datab(gnd),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_rd_ind~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rd_ind~4 .lut_mask = 16'hAA0A;
defparam \ex_mem_buffer|MEM_rd_ind~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y7_N5
dffeas \ex_mem_buffer|MEM_rd_ind[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_rd_ind~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rd_ind [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rd_ind[4] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rd_ind[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N8
cycloneive_lcell_comb \mem_wb_buffer|WB_rd_ind~4 (
// Equation(s):
// \mem_wb_buffer|WB_rd_ind~4_combout  = (\ex_mem_buffer|MEM_rd_ind [4] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(gnd),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\rst~input_o ),
	.datad(\ex_mem_buffer|MEM_rd_ind [4]),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_rd_ind~4_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_rd_ind~4 .lut_mask = 16'hF300;
defparam \mem_wb_buffer|WB_rd_ind~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y7_N9
dffeas \mem_wb_buffer|WB_rd_ind[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_rd_ind~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_rd_ind [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_rd_ind[4] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_rd_ind[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N12
cycloneive_lcell_comb \id_ex_buffer|EX_rs2_ind~4 (
// Equation(s):
// \id_ex_buffer|EX_rs2_ind~4_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\if_id_buffer|ID_rs2_ind [4] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\rst~input_o ),
	.datab(\id_stage|SDU|id_ex_flush~7_combout ),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\if_id_buffer|ID_rs2_ind [4]),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs2_ind~4_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2_ind~4 .lut_mask = 16'h8C00;
defparam \id_ex_buffer|EX_rs2_ind~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y7_N13
dffeas \id_ex_buffer|EX_rs2_ind[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs2_ind~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs2_ind [4]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2_ind[4] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs2_ind[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N22
cycloneive_lcell_comb \FB|forwardB~6 (
// Equation(s):
// \FB|forwardB~6_combout  = ((\mem_wb_buffer|WB_rd_ind [4] $ (\id_ex_buffer|EX_rs2_ind [4])) # (!\mem_wb_buffer|WB_rd_indzero~q )) # (!\mem_wb_buffer|WB_regwrite~q )

	.dataa(\mem_wb_buffer|WB_regwrite~q ),
	.datab(\mem_wb_buffer|WB_rd_indzero~q ),
	.datac(\mem_wb_buffer|WB_rd_ind [4]),
	.datad(\id_ex_buffer|EX_rs2_ind [4]),
	.cin(gnd),
	.combout(\FB|forwardB~6_combout ),
	.cout());
// synopsys translate_off
defparam \FB|forwardB~6 .lut_mask = 16'h7FF7;
defparam \FB|forwardB~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y7_N26
cycloneive_lcell_comb \FB|forwardB~7 (
// Equation(s):
// \FB|forwardB~7_combout  = (\FB|forwardB~5_combout ) # ((\FB|forwardB~4_combout ) # (\FB|forwardB~6_combout ))

	.dataa(\FB|forwardB~5_combout ),
	.datab(\FB|forwardB~4_combout ),
	.datac(gnd),
	.datad(\FB|forwardB~6_combout ),
	.cin(gnd),
	.combout(\FB|forwardB~7_combout ),
	.cout());
// synopsys translate_off
defparam \FB|forwardB~7 .lut_mask = 16'hFFEE;
defparam \FB|forwardB~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y7_N12
cycloneive_lcell_comb \FB|forwardB~1 (
// Equation(s):
// \FB|forwardB~1_combout  = (\id_ex_buffer|EX_rs2_ind [3] & ((\id_ex_buffer|EX_rs2_ind [2] $ (\ex_mem_buffer|MEM_rd_ind [2])) # (!\ex_mem_buffer|MEM_rd_ind [3]))) # (!\id_ex_buffer|EX_rs2_ind [3] & ((\ex_mem_buffer|MEM_rd_ind [3]) # 
// (\id_ex_buffer|EX_rs2_ind [2] $ (\ex_mem_buffer|MEM_rd_ind [2]))))

	.dataa(\id_ex_buffer|EX_rs2_ind [3]),
	.datab(\id_ex_buffer|EX_rs2_ind [2]),
	.datac(\ex_mem_buffer|MEM_rd_ind [2]),
	.datad(\ex_mem_buffer|MEM_rd_ind [3]),
	.cin(gnd),
	.combout(\FB|forwardB~1_combout ),
	.cout());
// synopsys translate_off
defparam \FB|forwardB~1 .lut_mask = 16'h7DBE;
defparam \FB|forwardB~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y7_N2
cycloneive_lcell_comb \FB|forwardB~0 (
// Equation(s):
// \FB|forwardB~0_combout  = (\ex_mem_buffer|MEM_rd_ind [1] & ((\id_ex_buffer|EX_rs2_ind [0] $ (\ex_mem_buffer|MEM_rd_ind [0])) # (!\id_ex_buffer|EX_rs2_ind [1]))) # (!\ex_mem_buffer|MEM_rd_ind [1] & ((\id_ex_buffer|EX_rs2_ind [1]) # 
// (\id_ex_buffer|EX_rs2_ind [0] $ (\ex_mem_buffer|MEM_rd_ind [0]))))

	.dataa(\ex_mem_buffer|MEM_rd_ind [1]),
	.datab(\id_ex_buffer|EX_rs2_ind [1]),
	.datac(\id_ex_buffer|EX_rs2_ind [0]),
	.datad(\ex_mem_buffer|MEM_rd_ind [0]),
	.cin(gnd),
	.combout(\FB|forwardB~0_combout ),
	.cout());
// synopsys translate_off
defparam \FB|forwardB~0 .lut_mask = 16'h6FF6;
defparam \FB|forwardB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y7_N18
cycloneive_lcell_comb \FB|forwardB~2 (
// Equation(s):
// \FB|forwardB~2_combout  = ((\ex_mem_buffer|MEM_rd_ind [4] $ (\id_ex_buffer|EX_rs2_ind [4])) # (!\ex_mem_buffer|MEM_rd_indzero~q )) # (!\ex_mem_buffer|MEM_regwrite~q )

	.dataa(\ex_mem_buffer|MEM_rd_ind [4]),
	.datab(\ex_mem_buffer|MEM_regwrite~q ),
	.datac(\id_ex_buffer|EX_rs2_ind [4]),
	.datad(\ex_mem_buffer|MEM_rd_indzero~q ),
	.cin(gnd),
	.combout(\FB|forwardB~2_combout ),
	.cout());
// synopsys translate_off
defparam \FB|forwardB~2 .lut_mask = 16'h7BFF;
defparam \FB|forwardB~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y7_N10
cycloneive_lcell_comb \FB|forwardB~3 (
// Equation(s):
// \FB|forwardB~3_combout  = (\FB|forwardB~1_combout ) # ((\FB|forwardB~0_combout ) # (\FB|forwardB~2_combout ))

	.dataa(\FB|forwardB~1_combout ),
	.datab(\FB|forwardB~0_combout ),
	.datac(gnd),
	.datad(\FB|forwardB~2_combout ),
	.cin(gnd),
	.combout(\FB|forwardB~3_combout ),
	.cout());
// synopsys translate_off
defparam \FB|forwardB~3 .lut_mask = 16'hFFEE;
defparam \FB|forwardB~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y7_N0
cycloneive_lcell_comb \ex_stage|alu_oper2|sel2|out~0 (
// Equation(s):
// \ex_stage|alu_oper2|sel2|out~0_combout  = (!\id_ex_buffer|EX_is_oper2_immed~q  & (!\FA|Equal0~1_combout  & ((!\FB|forwardB~3_combout ) # (!\FB|forwardB~7_combout ))))

	.dataa(\id_ex_buffer|EX_is_oper2_immed~q ),
	.datab(\FA|Equal0~1_combout ),
	.datac(\FB|forwardB~7_combout ),
	.datad(\FB|forwardB~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|sel2|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|sel2|out~0 .lut_mask = 16'h0111;
defparam \ex_stage|alu_oper2|sel2|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y7_N6
cycloneive_lcell_comb \ex_stage|alu_oper2|out~29 (
// Equation(s):
// \ex_stage|alu_oper2|out~29_combout  = (\ex_mem_buffer|MEM_ALU_OUT [0] & ((\ex_stage|alu_oper2|sel2|out~0_combout ) # ((\id_ex_buffer|EX_Immed [0] & !\ex_stage|alu_oper2|sel0|out~0_combout )))) # (!\ex_mem_buffer|MEM_ALU_OUT [0] & (\id_ex_buffer|EX_Immed 
// [0] & (!\ex_stage|alu_oper2|sel0|out~0_combout )))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [0]),
	.datab(\id_ex_buffer|EX_Immed [0]),
	.datac(\ex_stage|alu_oper2|sel0|out~0_combout ),
	.datad(\ex_stage|alu_oper2|sel2|out~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~29_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~29 .lut_mask = 16'hAE0C;
defparam \ex_stage|alu_oper2|out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y7_N8
cycloneive_lcell_comb \ex_stage|alu_oper2|out~28 (
// Equation(s):
// \ex_stage|alu_oper2|out~28_combout  = (\wb_stage|wdata_to_reg_file[0]~10_combout  & ((!\FB|forwardB~3_combout ) # (!\FB|forwardB~7_combout )))

	.dataa(\FB|forwardB~7_combout ),
	.datab(\wb_stage|wdata_to_reg_file[0]~10_combout ),
	.datac(gnd),
	.datad(\FB|forwardB~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~28_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~28 .lut_mask = 16'h44CC;
defparam \ex_stage|alu_oper2|out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y7_N0
cycloneive_lcell_comb \FB|forwardB[0]~8 (
// Equation(s):
// \FB|forwardB[0]~8_combout  = (\FA|Equal0~1_combout ) # ((\FB|forwardB~3_combout  & (!\id_ex_buffer|EX_is_oper2_immed~q  & !\FB|forwardB~7_combout )))

	.dataa(\FB|forwardB~3_combout ),
	.datab(\id_ex_buffer|EX_is_oper2_immed~q ),
	.datac(\FB|forwardB~7_combout ),
	.datad(\FA|Equal0~1_combout ),
	.cin(gnd),
	.combout(\FB|forwardB[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \FB|forwardB[0]~8 .lut_mask = 16'hFF02;
defparam \FB|forwardB[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N12
cycloneive_lcell_comb \id_stage|reg_file|always2~0 (
// Equation(s):
// \id_stage|reg_file|always2~0_combout  = (\if_id_buffer|ID_rs2_ind [1] & (\mem_wb_buffer|WB_rd_ind [1] & (\mem_wb_buffer|WB_rd_ind [0] $ (!\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (!\mem_wb_buffer|WB_rd_ind [1] & 
// (\mem_wb_buffer|WB_rd_ind [0] $ (!\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\mem_wb_buffer|WB_rd_ind [0]),
	.datac(\if_id_buffer|ID_rs2_ind [0]),
	.datad(\mem_wb_buffer|WB_rd_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|always2~0 .lut_mask = 16'h8241;
defparam \id_stage|reg_file|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N10
cycloneive_lcell_comb \id_stage|reg_file|WideOr0~0 (
// Equation(s):
// \id_stage|reg_file|WideOr0~0_combout  = (\mem_wb_buffer|WB_rd_ind [2]) # ((\mem_wb_buffer|WB_rd_ind [3]) # ((\mem_wb_buffer|WB_rd_ind [0]) # (\mem_wb_buffer|WB_rd_ind [1])))

	.dataa(\mem_wb_buffer|WB_rd_ind [2]),
	.datab(\mem_wb_buffer|WB_rd_ind [3]),
	.datac(\mem_wb_buffer|WB_rd_ind [0]),
	.datad(\mem_wb_buffer|WB_rd_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \id_stage|reg_file|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N24
cycloneive_lcell_comb \id_stage|reg_file|WideOr0 (
// Equation(s):
// \id_stage|reg_file|WideOr0~combout  = (\mem_wb_buffer|WB_rd_ind [4]) # (\id_stage|reg_file|WideOr0~0_combout )

	.dataa(gnd),
	.datab(\mem_wb_buffer|WB_rd_ind [4]),
	.datac(gnd),
	.datad(\id_stage|reg_file|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|WideOr0 .lut_mask = 16'hFFCC;
defparam \id_stage|reg_file|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N26
cycloneive_lcell_comb \id_stage|reg_file|Equal1~0 (
// Equation(s):
// \id_stage|reg_file|Equal1~0_combout  = \mem_wb_buffer|WB_rd_ind [4] $ (\if_id_buffer|ID_rs2_ind [4])

	.dataa(gnd),
	.datab(\mem_wb_buffer|WB_rd_ind [4]),
	.datac(gnd),
	.datad(\if_id_buffer|ID_rs2_ind [4]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Equal1~0 .lut_mask = 16'h33CC;
defparam \id_stage|reg_file|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N0
cycloneive_lcell_comb \id_stage|reg_file|always2~1 (
// Equation(s):
// \id_stage|reg_file|always2~1_combout  = (\mem_wb_buffer|WB_rd_ind [3] & (\if_id_buffer|ID_rs2_ind [3] & (\if_id_buffer|ID_rs2_ind [2] $ (!\mem_wb_buffer|WB_rd_ind [2])))) # (!\mem_wb_buffer|WB_rd_ind [3] & (!\if_id_buffer|ID_rs2_ind [3] & 
// (\if_id_buffer|ID_rs2_ind [2] $ (!\mem_wb_buffer|WB_rd_ind [2]))))

	.dataa(\mem_wb_buffer|WB_rd_ind [3]),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\if_id_buffer|ID_rs2_ind [3]),
	.datad(\mem_wb_buffer|WB_rd_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|always2~1 .lut_mask = 16'h8421;
defparam \id_stage|reg_file|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N4
cycloneive_lcell_comb \id_stage|reg_file|always2~2 (
// Equation(s):
// \id_stage|reg_file|always2~2_combout  = (\id_stage|reg_file|always2~0_combout  & (\id_stage|reg_file|WideOr0~combout  & (!\id_stage|reg_file|Equal1~0_combout  & \id_stage|reg_file|always2~1_combout )))

	.dataa(\id_stage|reg_file|always2~0_combout ),
	.datab(\id_stage|reg_file|WideOr0~combout ),
	.datac(\id_stage|reg_file|Equal1~0_combout ),
	.datad(\id_stage|reg_file|always2~1_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|always2~2_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|always2~2 .lut_mask = 16'h0800;
defparam \id_stage|reg_file|always2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data2[0]~24 (
// Equation(s):
// \id_stage|reg_file|rd_data2[0]~24_combout  = (!\if_id_buffer|ID_rs2_ind [3] & (!\if_id_buffer|ID_rs2_ind [4] & ((\if_id_buffer|ID_rs2_ind [2]) # (!\if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\if_id_buffer|ID_rs2_ind [4]),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2[0]~24 .lut_mask = 16'h0203;
defparam \id_stage|reg_file|rd_data2[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y5_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data2[0]~16 (
// Equation(s):
// \id_stage|reg_file|rd_data2[0]~16_combout  = (\if_id_buffer|ID_rs2_ind [2]) # ((\if_id_buffer|ID_rs2_ind [0] & \if_id_buffer|ID_rs2_ind [1]))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(gnd),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2[0]~16 .lut_mask = 16'hEEAA;
defparam \id_stage|reg_file|rd_data2[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y7_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~25 (
// Equation(s):
// \id_stage|reg_file|rd_data2~25_combout  = (\id_stage|reg_file|always2~2_combout ) # ((\id_stage|reg_file|rd_data2[0]~24_combout  & (!\if_id_buffer|ID_rs2_ind [0] & !\id_stage|reg_file|rd_data2[0]~16_combout )))

	.dataa(\id_stage|reg_file|always2~2_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~24_combout ),
	.datac(\if_id_buffer|ID_rs2_ind [0]),
	.datad(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~25_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~25 .lut_mask = 16'hAAAE;
defparam \id_stage|reg_file|rd_data2~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N20
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~0 (
// Equation(s):
// \id_stage|reg_file|Decoder0~0_combout  = (\mem_wb_buffer|WB_regwrite~q  & (\mem_wb_buffer|WB_rd_ind [1] & !\mem_wb_buffer|WB_rd_ind [4]))

	.dataa(gnd),
	.datab(\mem_wb_buffer|WB_regwrite~q ),
	.datac(\mem_wb_buffer|WB_rd_ind [1]),
	.datad(\mem_wb_buffer|WB_rd_ind [4]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~0 .lut_mask = 16'h00C0;
defparam \id_stage|reg_file|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y6_N26
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~6 (
// Equation(s):
// \id_stage|reg_file|Decoder0~6_combout  = (\mem_wb_buffer|WB_rd_ind [0] & (!\mem_wb_buffer|WB_rd_ind [2] & (\mem_wb_buffer|WB_rd_ind [3] & \id_stage|reg_file|Decoder0~0_combout )))

	.dataa(\mem_wb_buffer|WB_rd_ind [0]),
	.datab(\mem_wb_buffer|WB_rd_ind [2]),
	.datac(\mem_wb_buffer|WB_rd_ind [3]),
	.datad(\id_stage|reg_file|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~6 .lut_mask = 16'h2000;
defparam \id_stage|reg_file|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y7_N9
dffeas \id_stage|reg_file|reg_file[11][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[0]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y6_N8
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~1 (
// Equation(s):
// \id_stage|reg_file|Decoder0~1_combout  = (!\mem_wb_buffer|WB_rd_ind [0] & (!\mem_wb_buffer|WB_rd_ind [2] & (\mem_wb_buffer|WB_rd_ind [3] & \id_stage|reg_file|Decoder0~0_combout )))

	.dataa(\mem_wb_buffer|WB_rd_ind [0]),
	.datab(\mem_wb_buffer|WB_rd_ind [2]),
	.datac(\mem_wb_buffer|WB_rd_ind [3]),
	.datad(\id_stage|reg_file|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~1 .lut_mask = 16'h1000;
defparam \id_stage|reg_file|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y7_N7
dffeas \id_stage|reg_file|reg_file[10][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[0]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N10
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~2 (
// Equation(s):
// \id_stage|reg_file|Decoder0~2_combout  = (!\mem_wb_buffer|WB_rd_ind [1] & (\mem_wb_buffer|WB_rd_ind [0] & (\mem_wb_buffer|WB_regwrite~q  & !\mem_wb_buffer|WB_rd_ind [4])))

	.dataa(\mem_wb_buffer|WB_rd_ind [1]),
	.datab(\mem_wb_buffer|WB_rd_ind [0]),
	.datac(\mem_wb_buffer|WB_regwrite~q ),
	.datad(\mem_wb_buffer|WB_rd_ind [4]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~2 .lut_mask = 16'h0040;
defparam \id_stage|reg_file|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N26
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~3 (
// Equation(s):
// \id_stage|reg_file|Decoder0~3_combout  = (\mem_wb_buffer|WB_rd_ind [3] & (!\mem_wb_buffer|WB_rd_ind [2] & \id_stage|reg_file|Decoder0~2_combout ))

	.dataa(\mem_wb_buffer|WB_rd_ind [3]),
	.datab(gnd),
	.datac(\mem_wb_buffer|WB_rd_ind [2]),
	.datad(\id_stage|reg_file|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~3 .lut_mask = 16'h0A00;
defparam \id_stage|reg_file|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y7_N9
dffeas \id_stage|reg_file|reg_file[9][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[0]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N16
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~4 (
// Equation(s):
// \id_stage|reg_file|Decoder0~4_combout  = (!\mem_wb_buffer|WB_rd_ind [1] & (!\mem_wb_buffer|WB_rd_ind [0] & (\mem_wb_buffer|WB_regwrite~q  & !\mem_wb_buffer|WB_rd_ind [4])))

	.dataa(\mem_wb_buffer|WB_rd_ind [1]),
	.datab(\mem_wb_buffer|WB_rd_ind [0]),
	.datac(\mem_wb_buffer|WB_regwrite~q ),
	.datad(\mem_wb_buffer|WB_rd_ind [4]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~4 .lut_mask = 16'h0010;
defparam \id_stage|reg_file|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N18
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~5 (
// Equation(s):
// \id_stage|reg_file|Decoder0~5_combout  = (!\mem_wb_buffer|WB_rd_ind [2] & (\id_stage|reg_file|Decoder0~4_combout  & \mem_wb_buffer|WB_rd_ind [3]))

	.dataa(gnd),
	.datab(\mem_wb_buffer|WB_rd_ind [2]),
	.datac(\id_stage|reg_file|Decoder0~4_combout ),
	.datad(\mem_wb_buffer|WB_rd_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~5 .lut_mask = 16'h3000;
defparam \id_stage|reg_file|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y10_N9
dffeas \id_stage|reg_file|reg_file[8][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[0]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y10_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~216 (
// Equation(s):
// \id_stage|reg_file|rd_data2~216_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[9][0]~q )) # (!\if_id_buffer|ID_rs2_ind [0] & 
// ((\id_stage|reg_file|reg_file[8][0]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[9][0]~q ),
	.datac(\id_stage|reg_file|reg_file[8][0]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~216_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~216 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~217 (
// Equation(s):
// \id_stage|reg_file|rd_data2~217_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~216_combout  & (\id_stage|reg_file|reg_file[11][0]~q )) # (!\id_stage|reg_file|rd_data2~216_combout  & ((\id_stage|reg_file|reg_file[10][0]~q ))))) # 
// (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~216_combout ))))

	.dataa(\id_stage|reg_file|reg_file[11][0]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[10][0]~q ),
	.datad(\id_stage|reg_file|rd_data2~216_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~217_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~217 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data2~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2[0]~13 (
// Equation(s):
// \id_stage|reg_file|rd_data2[0]~13_combout  = (\if_id_buffer|ID_rs2_ind [3] & !\if_id_buffer|ID_rs2_ind [4])

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\if_id_buffer|ID_rs2_ind [4]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2[0]~13 .lut_mask = 16'h00AA;
defparam \id_stage|reg_file|rd_data2[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y6_N30
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~37 (
// Equation(s):
// \id_stage|reg_file|Decoder0~37_combout  = (\mem_wb_buffer|WB_rd_ind [0] & (\mem_wb_buffer|WB_rd_ind [2] & (\mem_wb_buffer|WB_rd_ind [3] & \id_stage|reg_file|Decoder0~0_combout )))

	.dataa(\mem_wb_buffer|WB_rd_ind [0]),
	.datab(\mem_wb_buffer|WB_rd_ind [2]),
	.datac(\mem_wb_buffer|WB_rd_ind [3]),
	.datad(\id_stage|reg_file|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~37_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~37 .lut_mask = 16'h8000;
defparam \id_stage|reg_file|Decoder0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y11_N11
dffeas \id_stage|reg_file|reg_file[15][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\wb_stage|wdata_to_reg_file[0]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N14
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~36 (
// Equation(s):
// \id_stage|reg_file|Decoder0~36_combout  = (\mem_wb_buffer|WB_rd_ind [2] & (\id_stage|reg_file|Decoder0~4_combout  & \mem_wb_buffer|WB_rd_ind [3]))

	.dataa(gnd),
	.datab(\mem_wb_buffer|WB_rd_ind [2]),
	.datac(\id_stage|reg_file|Decoder0~4_combout ),
	.datad(\mem_wb_buffer|WB_rd_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~36_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~36 .lut_mask = 16'hC000;
defparam \id_stage|reg_file|Decoder0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y6_N1
dffeas \id_stage|reg_file|reg_file[12][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[0]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N28
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~35 (
// Equation(s):
// \id_stage|reg_file|Decoder0~35_combout  = (\id_stage|reg_file|Decoder0~0_combout  & (!\mem_wb_buffer|WB_rd_ind [0] & (\mem_wb_buffer|WB_rd_ind [2] & \mem_wb_buffer|WB_rd_ind [3])))

	.dataa(\id_stage|reg_file|Decoder0~0_combout ),
	.datab(\mem_wb_buffer|WB_rd_ind [0]),
	.datac(\mem_wb_buffer|WB_rd_ind [2]),
	.datad(\mem_wb_buffer|WB_rd_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~35_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~35 .lut_mask = 16'h2000;
defparam \id_stage|reg_file|Decoder0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y6_N3
dffeas \id_stage|reg_file|reg_file[14][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[0]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~233 (
// Equation(s):
// \id_stage|reg_file|rd_data2~233_combout  = (\if_id_buffer|ID_rs2_ind [0] & (\if_id_buffer|ID_rs2_ind [1])) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[14][0]~q ))) # (!\if_id_buffer|ID_rs2_ind [1] & 
// (\id_stage|reg_file|reg_file[12][0]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[12][0]~q ),
	.datad(\id_stage|reg_file|reg_file[14][0]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~233_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~233 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data2~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N8
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~34 (
// Equation(s):
// \id_stage|reg_file|Decoder0~34_combout  = (\id_stage|reg_file|Decoder0~2_combout  & (\mem_wb_buffer|WB_rd_ind [2] & \mem_wb_buffer|WB_rd_ind [3]))

	.dataa(gnd),
	.datab(\id_stage|reg_file|Decoder0~2_combout ),
	.datac(\mem_wb_buffer|WB_rd_ind [2]),
	.datad(\mem_wb_buffer|WB_rd_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~34_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~34 .lut_mask = 16'hC000;
defparam \id_stage|reg_file|Decoder0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y8_N17
dffeas \id_stage|reg_file|reg_file[13][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[0]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~234 (
// Equation(s):
// \id_stage|reg_file|rd_data2~234_combout  = (\id_stage|reg_file|rd_data2~233_combout  & ((\id_stage|reg_file|reg_file[15][0]~q ) # ((!\if_id_buffer|ID_rs2_ind [0])))) # (!\id_stage|reg_file|rd_data2~233_combout  & (((\id_stage|reg_file|reg_file[13][0]~q  & 
// \if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[15][0]~q ),
	.datab(\id_stage|reg_file|rd_data2~233_combout ),
	.datac(\id_stage|reg_file|reg_file[13][0]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~234_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~234 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|rd_data2~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data2[0]~10 (
// Equation(s):
// \id_stage|reg_file|rd_data2[0]~10_combout  = (\if_id_buffer|ID_rs2_ind [4]) # ((\if_id_buffer|ID_rs2_ind [2] & \if_id_buffer|ID_rs2_ind [3]))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(gnd),
	.datac(\if_id_buffer|ID_rs2_ind [4]),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2[0]~10 .lut_mask = 16'hFAF0;
defparam \id_stage|reg_file|rd_data2[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N28
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~22 (
// Equation(s):
// \id_stage|reg_file|Decoder0~22_combout  = (\mem_wb_buffer|WB_rd_ind [1] & (\mem_wb_buffer|WB_rd_ind [0] & (\mem_wb_buffer|WB_regwrite~q  & \mem_wb_buffer|WB_rd_ind [4])))

	.dataa(\mem_wb_buffer|WB_rd_ind [1]),
	.datab(\mem_wb_buffer|WB_rd_ind [0]),
	.datac(\mem_wb_buffer|WB_regwrite~q ),
	.datad(\mem_wb_buffer|WB_rd_ind [4]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~22_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~22 .lut_mask = 16'h8000;
defparam \id_stage|reg_file|Decoder0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N22
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~24 (
// Equation(s):
// \id_stage|reg_file|Decoder0~24_combout  = (\id_stage|reg_file|Decoder0~22_combout  & (\mem_wb_buffer|WB_rd_ind [2] & !\mem_wb_buffer|WB_rd_ind [3]))

	.dataa(\id_stage|reg_file|Decoder0~22_combout ),
	.datab(gnd),
	.datac(\mem_wb_buffer|WB_rd_ind [2]),
	.datad(\mem_wb_buffer|WB_rd_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~24_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~24 .lut_mask = 16'h00A0;
defparam \id_stage|reg_file|Decoder0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y5_N13
dffeas \id_stage|reg_file|reg_file[23][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[0]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N24
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~25 (
// Equation(s):
// \id_stage|reg_file|Decoder0~25_combout  = (\id_stage|reg_file|Decoder0~22_combout  & (!\mem_wb_buffer|WB_rd_ind [2] & !\mem_wb_buffer|WB_rd_ind [3]))

	.dataa(\id_stage|reg_file|Decoder0~22_combout ),
	.datab(gnd),
	.datac(\mem_wb_buffer|WB_rd_ind [2]),
	.datad(\mem_wb_buffer|WB_rd_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~25_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~25 .lut_mask = 16'h000A;
defparam \id_stage|reg_file|Decoder0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y5_N27
dffeas \id_stage|reg_file|reg_file[19][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[0]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y5_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~225 (
// Equation(s):
// \id_stage|reg_file|rd_data2~225_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[23][0]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[19][0]~q )))))

	.dataa(\id_stage|reg_file|reg_file[23][0]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[19][0]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~225_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~225 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|rd_data2~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N4
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~23 (
// Equation(s):
// \id_stage|reg_file|Decoder0~23_combout  = (!\mem_wb_buffer|WB_rd_ind [2] & (\id_stage|reg_file|Decoder0~22_combout  & \mem_wb_buffer|WB_rd_ind [3]))

	.dataa(gnd),
	.datab(\mem_wb_buffer|WB_rd_ind [2]),
	.datac(\id_stage|reg_file|Decoder0~22_combout ),
	.datad(\mem_wb_buffer|WB_rd_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~23_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~23 .lut_mask = 16'h3000;
defparam \id_stage|reg_file|Decoder0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y5_N29
dffeas \id_stage|reg_file|reg_file[27][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[0]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N30
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~26 (
// Equation(s):
// \id_stage|reg_file|Decoder0~26_combout  = (\mem_wb_buffer|WB_rd_ind [2] & (\id_stage|reg_file|Decoder0~22_combout  & \mem_wb_buffer|WB_rd_ind [3]))

	.dataa(gnd),
	.datab(\mem_wb_buffer|WB_rd_ind [2]),
	.datac(\id_stage|reg_file|Decoder0~22_combout ),
	.datad(\mem_wb_buffer|WB_rd_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~26_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~26 .lut_mask = 16'hC000;
defparam \id_stage|reg_file|Decoder0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y5_N27
dffeas \id_stage|reg_file|reg_file[31][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[0]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y5_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~226 (
// Equation(s):
// \id_stage|reg_file|rd_data2~226_combout  = (\id_stage|reg_file|rd_data2~225_combout  & (((\id_stage|reg_file|reg_file[31][0]~q ) # (!\if_id_buffer|ID_rs2_ind [3])))) # (!\id_stage|reg_file|rd_data2~225_combout  & (\id_stage|reg_file|reg_file[27][0]~q  & 
// ((\if_id_buffer|ID_rs2_ind [3]))))

	.dataa(\id_stage|reg_file|rd_data2~225_combout ),
	.datab(\id_stage|reg_file|reg_file[27][0]~q ),
	.datac(\id_stage|reg_file|reg_file[31][0]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~226_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~226 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|rd_data2~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N22
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~12 (
// Equation(s):
// \id_stage|reg_file|Decoder0~12_combout  = (\mem_wb_buffer|WB_rd_ind [1] & (\mem_wb_buffer|WB_regwrite~q  & \mem_wb_buffer|WB_rd_ind [4]))

	.dataa(\mem_wb_buffer|WB_rd_ind [1]),
	.datab(\mem_wb_buffer|WB_regwrite~q ),
	.datac(gnd),
	.datad(\mem_wb_buffer|WB_rd_ind [4]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~12 .lut_mask = 16'h8800;
defparam \id_stage|reg_file|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N20
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~13 (
// Equation(s):
// \id_stage|reg_file|Decoder0~13_combout  = (\id_stage|reg_file|Decoder0~12_combout  & (\mem_wb_buffer|WB_rd_ind [3] & (!\mem_wb_buffer|WB_rd_ind [2] & !\mem_wb_buffer|WB_rd_ind [0])))

	.dataa(\id_stage|reg_file|Decoder0~12_combout ),
	.datab(\mem_wb_buffer|WB_rd_ind [3]),
	.datac(\mem_wb_buffer|WB_rd_ind [2]),
	.datad(\mem_wb_buffer|WB_rd_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~13 .lut_mask = 16'h0008;
defparam \id_stage|reg_file|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y8_N29
dffeas \id_stage|reg_file|reg_file[26][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[0]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N6
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~16 (
// Equation(s):
// \id_stage|reg_file|Decoder0~16_combout  = (\id_stage|reg_file|Decoder0~12_combout  & (\mem_wb_buffer|WB_rd_ind [3] & (\mem_wb_buffer|WB_rd_ind [2] & !\mem_wb_buffer|WB_rd_ind [0])))

	.dataa(\id_stage|reg_file|Decoder0~12_combout ),
	.datab(\mem_wb_buffer|WB_rd_ind [3]),
	.datac(\mem_wb_buffer|WB_rd_ind [2]),
	.datad(\mem_wb_buffer|WB_rd_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~16_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~16 .lut_mask = 16'h0080;
defparam \id_stage|reg_file|Decoder0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y8_N23
dffeas \id_stage|reg_file|reg_file[30][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[0]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N10
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~14 (
// Equation(s):
// \id_stage|reg_file|Decoder0~14_combout  = (\id_stage|reg_file|Decoder0~12_combout  & (!\mem_wb_buffer|WB_rd_ind [3] & (\mem_wb_buffer|WB_rd_ind [2] & !\mem_wb_buffer|WB_rd_ind [0])))

	.dataa(\id_stage|reg_file|Decoder0~12_combout ),
	.datab(\mem_wb_buffer|WB_rd_ind [3]),
	.datac(\mem_wb_buffer|WB_rd_ind [2]),
	.datad(\mem_wb_buffer|WB_rd_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~14 .lut_mask = 16'h0020;
defparam \id_stage|reg_file|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y8_N1
dffeas \id_stage|reg_file|reg_file[22][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[0]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N12
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~15 (
// Equation(s):
// \id_stage|reg_file|Decoder0~15_combout  = (\id_stage|reg_file|Decoder0~12_combout  & (!\mem_wb_buffer|WB_rd_ind [3] & (!\mem_wb_buffer|WB_rd_ind [2] & !\mem_wb_buffer|WB_rd_ind [0])))

	.dataa(\id_stage|reg_file|Decoder0~12_combout ),
	.datab(\mem_wb_buffer|WB_rd_ind [3]),
	.datac(\mem_wb_buffer|WB_rd_ind [2]),
	.datad(\mem_wb_buffer|WB_rd_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~15 .lut_mask = 16'h0002;
defparam \id_stage|reg_file|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y8_N23
dffeas \id_stage|reg_file|reg_file[18][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[0]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y8_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~220 (
// Equation(s):
// \id_stage|reg_file|rd_data2~220_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|reg_file[22][0]~q ) # ((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|reg_file[18][0]~q  & 
// !\if_id_buffer|ID_rs2_ind [3]))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[22][0]~q ),
	.datac(\id_stage|reg_file|reg_file[18][0]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~220_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~220 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|rd_data2~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~221 (
// Equation(s):
// \id_stage|reg_file|rd_data2~221_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|rd_data2~220_combout  & ((\id_stage|reg_file|reg_file[30][0]~q ))) # (!\id_stage|reg_file|rd_data2~220_combout  & (\id_stage|reg_file|reg_file[26][0]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|rd_data2~220_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[26][0]~q ),
	.datac(\id_stage|reg_file|reg_file[30][0]~q ),
	.datad(\id_stage|reg_file|rd_data2~220_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~221_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~221 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N18
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~17 (
// Equation(s):
// \id_stage|reg_file|Decoder0~17_combout  = (\mem_wb_buffer|WB_regwrite~q  & (!\mem_wb_buffer|WB_rd_ind [0] & (!\mem_wb_buffer|WB_rd_ind [1] & \mem_wb_buffer|WB_rd_ind [4])))

	.dataa(\mem_wb_buffer|WB_regwrite~q ),
	.datab(\mem_wb_buffer|WB_rd_ind [0]),
	.datac(\mem_wb_buffer|WB_rd_ind [1]),
	.datad(\mem_wb_buffer|WB_rd_ind [4]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~17_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~17 .lut_mask = 16'h0200;
defparam \id_stage|reg_file|Decoder0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y6_N16
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~18 (
// Equation(s):
// \id_stage|reg_file|Decoder0~18_combout  = (\id_stage|reg_file|Decoder0~17_combout  & (!\mem_wb_buffer|WB_rd_ind [3] & \mem_wb_buffer|WB_rd_ind [2]))

	.dataa(gnd),
	.datab(\id_stage|reg_file|Decoder0~17_combout ),
	.datac(\mem_wb_buffer|WB_rd_ind [3]),
	.datad(\mem_wb_buffer|WB_rd_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~18_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~18 .lut_mask = 16'h0C00;
defparam \id_stage|reg_file|Decoder0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y10_N13
dffeas \id_stage|reg_file|reg_file[20][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[0]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y6_N4
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~21 (
// Equation(s):
// \id_stage|reg_file|Decoder0~21_combout  = (\id_stage|reg_file|Decoder0~17_combout  & (\mem_wb_buffer|WB_rd_ind [3] & \mem_wb_buffer|WB_rd_ind [2]))

	.dataa(gnd),
	.datab(\id_stage|reg_file|Decoder0~17_combout ),
	.datac(\mem_wb_buffer|WB_rd_ind [3]),
	.datad(\mem_wb_buffer|WB_rd_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~21_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~21 .lut_mask = 16'hC000;
defparam \id_stage|reg_file|Decoder0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y10_N15
dffeas \id_stage|reg_file|reg_file[28][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[0]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y6_N22
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~19 (
// Equation(s):
// \id_stage|reg_file|Decoder0~19_combout  = (\id_stage|reg_file|Decoder0~17_combout  & (\mem_wb_buffer|WB_rd_ind [3] & !\mem_wb_buffer|WB_rd_ind [2]))

	.dataa(gnd),
	.datab(\id_stage|reg_file|Decoder0~17_combout ),
	.datac(\mem_wb_buffer|WB_rd_ind [3]),
	.datad(\mem_wb_buffer|WB_rd_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~19_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~19 .lut_mask = 16'h00C0;
defparam \id_stage|reg_file|Decoder0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y10_N9
dffeas \id_stage|reg_file|reg_file[24][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[0]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N8
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~20 (
// Equation(s):
// \id_stage|reg_file|Decoder0~20_combout  = (!\mem_wb_buffer|WB_rd_ind [3] & (!\mem_wb_buffer|WB_rd_ind [2] & \id_stage|reg_file|Decoder0~17_combout ))

	.dataa(\mem_wb_buffer|WB_rd_ind [3]),
	.datab(gnd),
	.datac(\mem_wb_buffer|WB_rd_ind [2]),
	.datad(\id_stage|reg_file|Decoder0~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~20_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~20 .lut_mask = 16'h0500;
defparam \id_stage|reg_file|Decoder0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y10_N23
dffeas \id_stage|reg_file|reg_file[16][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[0]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y10_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~222 (
// Equation(s):
// \id_stage|reg_file|rd_data2~222_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[24][0]~q )) # (!\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[16][0]~q )))))

	.dataa(\id_stage|reg_file|reg_file[24][0]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[16][0]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~222_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~222 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|rd_data2~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y10_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~223 (
// Equation(s):
// \id_stage|reg_file|rd_data2~223_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|rd_data2~222_combout  & ((\id_stage|reg_file|reg_file[28][0]~q ))) # (!\id_stage|reg_file|rd_data2~222_combout  & (\id_stage|reg_file|reg_file[20][0]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|rd_data2~222_combout ))))

	.dataa(\id_stage|reg_file|reg_file[20][0]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[28][0]~q ),
	.datad(\id_stage|reg_file|rd_data2~222_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~223_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~223 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y4_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~224 (
// Equation(s):
// \id_stage|reg_file|rd_data2~224_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0]) # ((\id_stage|reg_file|rd_data2~221_combout )))) # (!\if_id_buffer|ID_rs2_ind [1] & (!\if_id_buffer|ID_rs2_ind [0] & 
// ((\id_stage|reg_file|rd_data2~223_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|rd_data2~221_combout ),
	.datad(\id_stage|reg_file|rd_data2~223_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~224_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~224 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|rd_data2~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N22
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~7 (
// Equation(s):
// \id_stage|reg_file|Decoder0~7_combout  = (!\mem_wb_buffer|WB_rd_ind [1] & (\mem_wb_buffer|WB_rd_ind [0] & (\mem_wb_buffer|WB_regwrite~q  & \mem_wb_buffer|WB_rd_ind [4])))

	.dataa(\mem_wb_buffer|WB_rd_ind [1]),
	.datab(\mem_wb_buffer|WB_rd_ind [0]),
	.datac(\mem_wb_buffer|WB_regwrite~q ),
	.datad(\mem_wb_buffer|WB_rd_ind [4]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~7 .lut_mask = 16'h4000;
defparam \id_stage|reg_file|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N2
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~9 (
// Equation(s):
// \id_stage|reg_file|Decoder0~9_combout  = (\mem_wb_buffer|WB_rd_ind [3] & (!\mem_wb_buffer|WB_rd_ind [2] & \id_stage|reg_file|Decoder0~7_combout ))

	.dataa(\mem_wb_buffer|WB_rd_ind [3]),
	.datab(gnd),
	.datac(\mem_wb_buffer|WB_rd_ind [2]),
	.datad(\id_stage|reg_file|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~9 .lut_mask = 16'h0A00;
defparam \id_stage|reg_file|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y11_N9
dffeas \id_stage|reg_file|reg_file[25][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[0]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N0
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~10 (
// Equation(s):
// \id_stage|reg_file|Decoder0~10_combout  = (!\mem_wb_buffer|WB_rd_ind [3] & (!\mem_wb_buffer|WB_rd_ind [2] & \id_stage|reg_file|Decoder0~7_combout ))

	.dataa(\mem_wb_buffer|WB_rd_ind [3]),
	.datab(gnd),
	.datac(\mem_wb_buffer|WB_rd_ind [2]),
	.datad(\id_stage|reg_file|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~10 .lut_mask = 16'h0500;
defparam \id_stage|reg_file|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y11_N11
dffeas \id_stage|reg_file|reg_file[17][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[0]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y11_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~218 (
// Equation(s):
// \id_stage|reg_file|rd_data2~218_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[25][0]~q )) # (!\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[17][0]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[25][0]~q ),
	.datac(\id_stage|reg_file|reg_file[17][0]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~218_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~218 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N12
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~8 (
// Equation(s):
// \id_stage|reg_file|Decoder0~8_combout  = (!\mem_wb_buffer|WB_rd_ind [3] & (\mem_wb_buffer|WB_rd_ind [2] & \id_stage|reg_file|Decoder0~7_combout ))

	.dataa(\mem_wb_buffer|WB_rd_ind [3]),
	.datab(gnd),
	.datac(\mem_wb_buffer|WB_rd_ind [2]),
	.datad(\id_stage|reg_file|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~8 .lut_mask = 16'h5000;
defparam \id_stage|reg_file|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y11_N9
dffeas \id_stage|reg_file|reg_file[21][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[0]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N26
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~11 (
// Equation(s):
// \id_stage|reg_file|Decoder0~11_combout  = (\mem_wb_buffer|WB_rd_ind [3] & (\mem_wb_buffer|WB_rd_ind [2] & \id_stage|reg_file|Decoder0~7_combout ))

	.dataa(\mem_wb_buffer|WB_rd_ind [3]),
	.datab(gnd),
	.datac(\mem_wb_buffer|WB_rd_ind [2]),
	.datad(\id_stage|reg_file|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~11 .lut_mask = 16'hA000;
defparam \id_stage|reg_file|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y11_N23
dffeas \id_stage|reg_file|reg_file[29][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[0]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~219 (
// Equation(s):
// \id_stage|reg_file|rd_data2~219_combout  = (\id_stage|reg_file|rd_data2~218_combout  & (((\id_stage|reg_file|reg_file[29][0]~q ) # (!\if_id_buffer|ID_rs2_ind [2])))) # (!\id_stage|reg_file|rd_data2~218_combout  & (\id_stage|reg_file|reg_file[21][0]~q  & 
// ((\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\id_stage|reg_file|rd_data2~218_combout ),
	.datab(\id_stage|reg_file|reg_file[21][0]~q ),
	.datac(\id_stage|reg_file|reg_file[29][0]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~219_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~219 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|rd_data2~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y4_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~227 (
// Equation(s):
// \id_stage|reg_file|rd_data2~227_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~224_combout  & (\id_stage|reg_file|rd_data2~226_combout )) # (!\id_stage|reg_file|rd_data2~224_combout  & ((\id_stage|reg_file|rd_data2~219_combout 
// ))))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~224_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~226_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|rd_data2~224_combout ),
	.datad(\id_stage|reg_file|rd_data2~219_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~227_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~227 .lut_mask = 16'hBCB0;
defparam \id_stage|reg_file|rd_data2~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y3_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data2[0]~17 (
// Equation(s):
// \id_stage|reg_file|rd_data2[0]~17_combout  = (!\if_id_buffer|ID_rs2_ind [2] & \if_id_buffer|ID_rs2_ind [1])

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2[0]~17 .lut_mask = 16'h5500;
defparam \id_stage|reg_file|rd_data2[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N22
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~27 (
// Equation(s):
// \id_stage|reg_file|Decoder0~27_combout  = (\id_stage|reg_file|Decoder0~0_combout  & (!\mem_wb_buffer|WB_rd_ind [0] & (!\mem_wb_buffer|WB_rd_ind [2] & !\mem_wb_buffer|WB_rd_ind [3])))

	.dataa(\id_stage|reg_file|Decoder0~0_combout ),
	.datab(\mem_wb_buffer|WB_rd_ind [0]),
	.datac(\mem_wb_buffer|WB_rd_ind [2]),
	.datad(\mem_wb_buffer|WB_rd_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~27_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~27 .lut_mask = 16'h0002;
defparam \id_stage|reg_file|Decoder0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y4_N9
dffeas \id_stage|reg_file|reg_file[2][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[0]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N2
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~33 (
// Equation(s):
// \id_stage|reg_file|Decoder0~33_combout  = (\id_stage|reg_file|Decoder0~0_combout  & (\mem_wb_buffer|WB_rd_ind [0] & (!\mem_wb_buffer|WB_rd_ind [2] & !\mem_wb_buffer|WB_rd_ind [3])))

	.dataa(\id_stage|reg_file|Decoder0~0_combout ),
	.datab(\mem_wb_buffer|WB_rd_ind [0]),
	.datac(\mem_wb_buffer|WB_rd_ind [2]),
	.datad(\mem_wb_buffer|WB_rd_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~33_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~33 .lut_mask = 16'h0008;
defparam \id_stage|reg_file|Decoder0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y4_N17
dffeas \id_stage|reg_file|reg_file[3][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[0]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y4_N28
cycloneive_lcell_comb \id_stage|reg_file|reg_file[1][0]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[1][0]~feeder_combout  = \wb_stage|wdata_to_reg_file[0]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|wdata_to_reg_file[0]~10_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][0]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N10
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~32 (
// Equation(s):
// \id_stage|reg_file|Decoder0~32_combout  = (\id_stage|reg_file|Decoder0~2_combout  & (!\mem_wb_buffer|WB_rd_ind [2] & !\mem_wb_buffer|WB_rd_ind [3]))

	.dataa(gnd),
	.datab(\id_stage|reg_file|Decoder0~2_combout ),
	.datac(\mem_wb_buffer|WB_rd_ind [2]),
	.datad(\mem_wb_buffer|WB_rd_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~32_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~32 .lut_mask = 16'h000C;
defparam \id_stage|reg_file|Decoder0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y4_N29
dffeas \id_stage|reg_file|reg_file[1][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N16
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~28 (
// Equation(s):
// \id_stage|reg_file|Decoder0~28_combout  = (!\mem_wb_buffer|WB_rd_ind [3] & (\mem_wb_buffer|WB_rd_ind [2] & \id_stage|reg_file|Decoder0~2_combout ))

	.dataa(\mem_wb_buffer|WB_rd_ind [3]),
	.datab(gnd),
	.datac(\mem_wb_buffer|WB_rd_ind [2]),
	.datad(\id_stage|reg_file|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~28_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~28 .lut_mask = 16'h5000;
defparam \id_stage|reg_file|Decoder0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y4_N19
dffeas \id_stage|reg_file|reg_file[5][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[0]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N4
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~31 (
// Equation(s):
// \id_stage|reg_file|Decoder0~31_combout  = (\id_stage|reg_file|Decoder0~0_combout  & (\mem_wb_buffer|WB_rd_ind [0] & (\mem_wb_buffer|WB_rd_ind [2] & !\mem_wb_buffer|WB_rd_ind [3])))

	.dataa(\id_stage|reg_file|Decoder0~0_combout ),
	.datab(\mem_wb_buffer|WB_rd_ind [0]),
	.datac(\mem_wb_buffer|WB_rd_ind [2]),
	.datad(\mem_wb_buffer|WB_rd_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~31_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~31 .lut_mask = 16'h0080;
defparam \id_stage|reg_file|Decoder0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y4_N21
dffeas \id_stage|reg_file|reg_file[7][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[0]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N18
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~29 (
// Equation(s):
// \id_stage|reg_file|Decoder0~29_combout  = (\id_stage|reg_file|Decoder0~0_combout  & (!\mem_wb_buffer|WB_rd_ind [0] & (\mem_wb_buffer|WB_rd_ind [2] & !\mem_wb_buffer|WB_rd_ind [3])))

	.dataa(\id_stage|reg_file|Decoder0~0_combout ),
	.datab(\mem_wb_buffer|WB_rd_ind [0]),
	.datac(\mem_wb_buffer|WB_rd_ind [2]),
	.datad(\mem_wb_buffer|WB_rd_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~29_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~29 .lut_mask = 16'h0020;
defparam \id_stage|reg_file|Decoder0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y4_N31
dffeas \id_stage|reg_file|reg_file[6][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[0]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N20
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~30 (
// Equation(s):
// \id_stage|reg_file|Decoder0~30_combout  = (\mem_wb_buffer|WB_rd_ind [2] & (\id_stage|reg_file|Decoder0~4_combout  & !\mem_wb_buffer|WB_rd_ind [3]))

	.dataa(gnd),
	.datab(\mem_wb_buffer|WB_rd_ind [2]),
	.datac(\id_stage|reg_file|Decoder0~4_combout ),
	.datad(\mem_wb_buffer|WB_rd_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~30_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~30 .lut_mask = 16'h00C0;
defparam \id_stage|reg_file|Decoder0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y4_N1
dffeas \id_stage|reg_file|reg_file[4][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[0]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~228 (
// Equation(s):
// \id_stage|reg_file|rd_data2~228_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[6][0]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[4][0]~q  & !\if_id_buffer|ID_rs2_ind 
// [0]))))

	.dataa(\id_stage|reg_file|reg_file[6][0]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[4][0]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~228_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~228 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|rd_data2~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~229 (
// Equation(s):
// \id_stage|reg_file|rd_data2~229_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~228_combout  & ((\id_stage|reg_file|reg_file[7][0]~q ))) # (!\id_stage|reg_file|rd_data2~228_combout  & (\id_stage|reg_file|reg_file[5][0]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~228_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[5][0]~q ),
	.datac(\id_stage|reg_file|reg_file[7][0]~q ),
	.datad(\id_stage|reg_file|rd_data2~228_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~229_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~229 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~230 (
// Equation(s):
// \id_stage|reg_file|rd_data2~230_combout  = (\id_stage|reg_file|rd_data2[0]~16_combout  & (((\id_stage|reg_file|rd_data2[0]~17_combout ) # (\id_stage|reg_file|rd_data2~229_combout )))) # (!\id_stage|reg_file|rd_data2[0]~16_combout  & 
// (\id_stage|reg_file|reg_file[1][0]~q  & (!\id_stage|reg_file|rd_data2[0]~17_combout )))

	.dataa(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.datab(\id_stage|reg_file|reg_file[1][0]~q ),
	.datac(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.datad(\id_stage|reg_file|rd_data2~229_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~230_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~230 .lut_mask = 16'hAEA4;
defparam \id_stage|reg_file|rd_data2~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~231 (
// Equation(s):
// \id_stage|reg_file|rd_data2~231_combout  = (\id_stage|reg_file|rd_data2[0]~17_combout  & ((\id_stage|reg_file|rd_data2~230_combout  & ((\id_stage|reg_file|reg_file[3][0]~q ))) # (!\id_stage|reg_file|rd_data2~230_combout  & 
// (\id_stage|reg_file|reg_file[2][0]~q )))) # (!\id_stage|reg_file|rd_data2[0]~17_combout  & (((\id_stage|reg_file|rd_data2~230_combout ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.datab(\id_stage|reg_file|reg_file[2][0]~q ),
	.datac(\id_stage|reg_file|reg_file[3][0]~q ),
	.datad(\id_stage|reg_file|rd_data2~230_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~231_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~231 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y4_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~232 (
// Equation(s):
// \id_stage|reg_file|rd_data2~232_combout  = (\id_stage|reg_file|rd_data2[0]~10_combout  & ((\id_stage|reg_file|rd_data2~227_combout ) # ((\id_stage|reg_file|rd_data2[0]~13_combout )))) # (!\id_stage|reg_file|rd_data2[0]~10_combout  & 
// (((!\id_stage|reg_file|rd_data2[0]~13_combout  & \id_stage|reg_file|rd_data2~231_combout ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.datab(\id_stage|reg_file|rd_data2~227_combout ),
	.datac(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.datad(\id_stage|reg_file|rd_data2~231_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~232_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~232 .lut_mask = 16'hADA8;
defparam \id_stage|reg_file|rd_data2~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y4_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~235 (
// Equation(s):
// \id_stage|reg_file|rd_data2~235_combout  = (\id_stage|reg_file|rd_data2[0]~13_combout  & ((\id_stage|reg_file|rd_data2~232_combout  & ((\id_stage|reg_file|rd_data2~234_combout ))) # (!\id_stage|reg_file|rd_data2~232_combout  & 
// (\id_stage|reg_file|rd_data2~217_combout )))) # (!\id_stage|reg_file|rd_data2[0]~13_combout  & (((\id_stage|reg_file|rd_data2~232_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~217_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.datac(\id_stage|reg_file|rd_data2~234_combout ),
	.datad(\id_stage|reg_file|rd_data2~232_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~235_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~235 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y8_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~236 (
// Equation(s):
// \id_stage|reg_file|rd_data2~236_combout  = (\id_stage|reg_file|always2~2_combout  & ((\wb_stage|wdata_to_reg_file[0]~10_combout ) # ((!\id_stage|reg_file|rd_data2~25_combout  & \id_stage|reg_file|rd_data2~235_combout )))) # 
// (!\id_stage|reg_file|always2~2_combout  & (!\id_stage|reg_file|rd_data2~25_combout  & ((\id_stage|reg_file|rd_data2~235_combout ))))

	.dataa(\id_stage|reg_file|always2~2_combout ),
	.datab(\id_stage|reg_file|rd_data2~25_combout ),
	.datac(\wb_stage|wdata_to_reg_file[0]~10_combout ),
	.datad(\id_stage|reg_file|rd_data2~235_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~236_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~236 .lut_mask = 16'hB3A0;
defparam \id_stage|reg_file|rd_data2~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y8_N17
dffeas \id_stage|reg_file|rd_data2[0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data2~236_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2[0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y11_N6
cycloneive_lcell_comb \id_ex_buffer|EX_rs2~10 (
// Equation(s):
// \id_ex_buffer|EX_rs2~10_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\id_stage|reg_file|rd_data2 [0] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\rst~input_o ),
	.datab(\id_stage|SDU|id_ex_flush~7_combout ),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\id_stage|reg_file|rd_data2 [0]),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs2~10_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2~10 .lut_mask = 16'h8C00;
defparam \id_ex_buffer|EX_rs2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y11_N7
dffeas \id_ex_buffer|EX_rs2[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs2~10_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2[0] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N30
cycloneive_lcell_comb \ex_stage|alu_oper2|out~30 (
// Equation(s):
// \ex_stage|alu_oper2|out~30_combout  = (\id_ex_buffer|EX_is_oper2_immed~q ) # ((\id_ex_buffer|EX_opcode [6] & (\FA|Equal0~0_combout  & \ex_stage|Equal1~0_combout )))

	.dataa(\id_ex_buffer|EX_opcode [6]),
	.datab(\id_ex_buffer|EX_is_oper2_immed~q ),
	.datac(\FA|Equal0~0_combout ),
	.datad(\ex_stage|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~30_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~30 .lut_mask = 16'hECCC;
defparam \ex_stage|alu_oper2|out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y7_N14
cycloneive_lcell_comb \FB|forwardB[2]~9 (
// Equation(s):
// \FB|forwardB[2]~9_combout  = (!\id_ex_buffer|EX_is_oper2_immed~q  & (!\FA|Equal0~1_combout  & (\FB|forwardB~7_combout  & \FB|forwardB~3_combout )))

	.dataa(\id_ex_buffer|EX_is_oper2_immed~q ),
	.datab(\FA|Equal0~1_combout ),
	.datac(\FB|forwardB~7_combout ),
	.datad(\FB|forwardB~3_combout ),
	.cin(gnd),
	.combout(\FB|forwardB[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \FB|forwardB[2]~9 .lut_mask = 16'h1000;
defparam \FB|forwardB[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y7_N24
cycloneive_lcell_comb \ex_stage|alu_oper2|out~31 (
// Equation(s):
// \ex_stage|alu_oper2|out~31_combout  = (\id_ex_buffer|EX_rs2 [0] & ((\FB|forwardB[2]~9_combout ) # ((\ex_stage|alu_oper2|out~30_combout  & \FB|forwardB[0]~8_combout )))) # (!\id_ex_buffer|EX_rs2 [0] & (\ex_stage|alu_oper2|out~30_combout  & 
// (\FB|forwardB[0]~8_combout )))

	.dataa(\id_ex_buffer|EX_rs2 [0]),
	.datab(\ex_stage|alu_oper2|out~30_combout ),
	.datac(\FB|forwardB[0]~8_combout ),
	.datad(\FB|forwardB[2]~9_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~31_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~31 .lut_mask = 16'hEAC0;
defparam \ex_stage|alu_oper2|out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y7_N30
cycloneive_lcell_comb \ex_stage|alu_oper2|out~32 (
// Equation(s):
// \ex_stage|alu_oper2|out~32_combout  = (\ex_stage|alu_oper2|out~31_combout ) # ((\FB|forwardB[0]~8_combout  & ((\ex_stage|alu_oper2|out~28_combout ))) # (!\FB|forwardB[0]~8_combout  & (\ex_stage|alu_oper2|out~29_combout )))

	.dataa(\ex_stage|alu_oper2|out~29_combout ),
	.datab(\ex_stage|alu_oper2|out~28_combout ),
	.datac(\FB|forwardB[0]~8_combout ),
	.datad(\ex_stage|alu_oper2|out~31_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~32_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~32 .lut_mask = 16'hFFCA;
defparam \ex_stage|alu_oper2|out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y9_N12
cycloneive_lcell_comb \ex_stage|alu|Add0~12 (
// Equation(s):
// \ex_stage|alu|Add0~12_combout  = \ex_stage|alu_oper2|out~32_combout  $ (\ex_stage|alu_oper|ALU_OP [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(\ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~12 .lut_mask = 16'h0FF0;
defparam \ex_stage|alu|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N6
cycloneive_lcell_comb \if_id_buffer|ID_rs1_ind~17 (
// Equation(s):
// \if_id_buffer|ID_rs1_ind~17_combout  = (\if_stage|inst_mem|InstMem~12_combout  & (!\id_stage|SDU|if_id_flush~0_combout  & (\if_stage|pc_reg|addr_out [4] $ (\if_stage|pc_reg|addr_out [5]))))

	.dataa(\if_stage|pc_reg|addr_out [4]),
	.datab(\if_stage|pc_reg|addr_out [5]),
	.datac(\if_stage|inst_mem|InstMem~12_combout ),
	.datad(\id_stage|SDU|if_id_flush~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rs1_ind~17_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rs1_ind~17 .lut_mask = 16'h0060;
defparam \if_id_buffer|ID_rs1_ind~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N8
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~120 (
// Equation(s):
// \if_stage|inst_mem|InstMem~120_combout  = (\if_stage|pc_reg|addr_out [2] & (\if_stage|pc_reg|addr_out [5] & ((!\if_stage|pc_reg|addr_out [1]) # (!\if_stage|pc_reg|addr_out [0])))) # (!\if_stage|pc_reg|addr_out [2] & (\if_stage|pc_reg|addr_out [1] $ 
// (((!\if_stage|pc_reg|addr_out [5] & !\if_stage|pc_reg|addr_out [0])))))

	.dataa(\if_stage|pc_reg|addr_out [2]),
	.datab(\if_stage|pc_reg|addr_out [5]),
	.datac(\if_stage|pc_reg|addr_out [0]),
	.datad(\if_stage|pc_reg|addr_out [1]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~120_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~120 .lut_mask = 16'h5C89;
defparam \if_stage|inst_mem|InstMem~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N18
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~121 (
// Equation(s):
// \if_stage|inst_mem|InstMem~121_combout  = (\if_stage|inst_mem|InstMem~120_combout  & ((\if_stage|pc_reg|addr_out [3]) # ((\if_stage|pc_reg|addr_out [2] & !\if_stage|pc_reg|addr_out [1]))))

	.dataa(\if_stage|pc_reg|addr_out [3]),
	.datab(\if_stage|inst_mem|InstMem~120_combout ),
	.datac(\if_stage|pc_reg|addr_out [2]),
	.datad(\if_stage|pc_reg|addr_out [1]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~121_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~121 .lut_mask = 16'h88C8;
defparam \if_stage|inst_mem|InstMem~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N6
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~51 (
// Equation(s):
// \if_stage|inst_mem|InstMem~51_combout  = (\if_stage|pc_reg|addr_out [3] & (!\if_stage|pc_reg|addr_out [1] & ((\if_stage|pc_reg|addr_out [4]) # (!\if_stage|pc_reg|addr_out [0])))) # (!\if_stage|pc_reg|addr_out [3] & (!\if_stage|pc_reg|addr_out [4]))

	.dataa(\if_stage|pc_reg|addr_out [4]),
	.datab(\if_stage|pc_reg|addr_out [3]),
	.datac(\if_stage|pc_reg|addr_out [1]),
	.datad(\if_stage|pc_reg|addr_out [0]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~51_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~51 .lut_mask = 16'h191D;
defparam \if_stage|inst_mem|InstMem~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N8
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~47 (
// Equation(s):
// \if_stage|inst_mem|InstMem~47_combout  = (\if_stage|pc_reg|addr_out [3] & (\if_stage|pc_reg|addr_out [4] & ((!\if_stage|pc_reg|addr_out [1]) # (!\if_stage|pc_reg|addr_out [0]))))

	.dataa(\if_stage|pc_reg|addr_out [0]),
	.datab(\if_stage|pc_reg|addr_out [3]),
	.datac(\if_stage|pc_reg|addr_out [4]),
	.datad(\if_stage|pc_reg|addr_out [1]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~47_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~47 .lut_mask = 16'h40C0;
defparam \if_stage|inst_mem|InstMem~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N4
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~52 (
// Equation(s):
// \if_stage|inst_mem|InstMem~52_combout  = (\if_stage|pc_reg|addr_out [5] & (\if_stage|inst_mem|InstMem~51_combout  & ((\if_stage|pc_reg|addr_out [2])))) # (!\if_stage|pc_reg|addr_out [5] & (((\if_stage|inst_mem|InstMem~47_combout  & 
// !\if_stage|pc_reg|addr_out [2]))))

	.dataa(\if_stage|inst_mem|InstMem~51_combout ),
	.datab(\if_stage|pc_reg|addr_out [5]),
	.datac(\if_stage|inst_mem|InstMem~47_combout ),
	.datad(\if_stage|pc_reg|addr_out [2]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~52_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~52 .lut_mask = 16'h8830;
defparam \if_stage|inst_mem|InstMem~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N2
cycloneive_lcell_comb \if_id_buffer|ID_rs1_ind~5 (
// Equation(s):
// \if_id_buffer|ID_rs1_ind~5_combout  = ((!\if_stage|inst_mem|InstMem~52_combout  & (!\if_stage|inst_mem|InstMem~40_combout  & !\if_stage|inst_mem|InstMem~46_combout ))) # (!\if_stage|inst_mem|InstMem~12_combout )

	.dataa(\if_stage|inst_mem|InstMem~12_combout ),
	.datab(\if_stage|inst_mem|InstMem~52_combout ),
	.datac(\if_stage|inst_mem|InstMem~40_combout ),
	.datad(\if_stage|inst_mem|InstMem~46_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rs1_ind~5_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rs1_ind~5 .lut_mask = 16'h5557;
defparam \if_id_buffer|ID_rs1_ind~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N30
cycloneive_lcell_comb \if_id_buffer|ID_rs1_ind~16 (
// Equation(s):
// \if_id_buffer|ID_rs1_ind~16_combout  = (((\if_stage|pc_reg|addr_out [2]) # (!\if_stage|pc_reg|addr_out [0])) # (!\if_stage|inst_mem|InstMem~57_combout )) # (!\if_stage|pc_reg|addr_out [1])

	.dataa(\if_stage|pc_reg|addr_out [1]),
	.datab(\if_stage|inst_mem|InstMem~57_combout ),
	.datac(\if_stage|pc_reg|addr_out [0]),
	.datad(\if_stage|pc_reg|addr_out [2]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rs1_ind~16_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rs1_ind~16 .lut_mask = 16'hFF7F;
defparam \if_id_buffer|ID_rs1_ind~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N12
cycloneive_lcell_comb \if_id_buffer|ID_rs1_ind~4 (
// Equation(s):
// \if_id_buffer|ID_rs1_ind~4_combout  = ((!\if_stage|inst_mem|InstMem~55_combout  & (\if_id_buffer|ID_rs1_ind~16_combout  & !\if_stage|inst_mem|InstMem~62_combout ))) # (!\if_stage|inst_mem|InstMem~12_combout )

	.dataa(\if_stage|inst_mem|InstMem~55_combout ),
	.datab(\if_stage|inst_mem|InstMem~12_combout ),
	.datac(\if_id_buffer|ID_rs1_ind~16_combout ),
	.datad(\if_stage|inst_mem|InstMem~62_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rs1_ind~4_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rs1_ind~4 .lut_mask = 16'h3373;
defparam \if_id_buffer|ID_rs1_ind~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N10
cycloneive_lcell_comb \if_id_buffer|ID_rs1_ind~12 (
// Equation(s):
// \if_id_buffer|ID_rs1_ind~12_combout  = (\if_id_buffer|ID_rs1_ind~5_combout  & ((\if_id_buffer|ID_rs1_ind~4_combout  & (\if_stage|inst_mem|InstMem~92_combout )) # (!\if_id_buffer|ID_rs1_ind~4_combout  & ((\if_stage|inst_mem|InstMem~121_combout ))))) # 
// (!\if_id_buffer|ID_rs1_ind~5_combout  & (((\if_stage|inst_mem|InstMem~121_combout ))))

	.dataa(\if_stage|inst_mem|InstMem~92_combout ),
	.datab(\if_stage|inst_mem|InstMem~121_combout ),
	.datac(\if_id_buffer|ID_rs1_ind~5_combout ),
	.datad(\if_id_buffer|ID_rs1_ind~4_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rs1_ind~12_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rs1_ind~12 .lut_mask = 16'hACCC;
defparam \if_id_buffer|ID_rs1_ind~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N22
cycloneive_lcell_comb \if_id_buffer|ID_rs1_ind~13 (
// Equation(s):
// \if_id_buffer|ID_rs1_ind~13_combout  = (\if_id_buffer|ID_rs1_ind~17_combout  & ((\if_id_buffer|Equal0~0_combout  & (\if_stage|inst_mem|InstMem~121_combout )) # (!\if_id_buffer|Equal0~0_combout  & ((\if_id_buffer|ID_rs1_ind~12_combout )))))

	.dataa(\if_id_buffer|ID_rs1_ind~17_combout ),
	.datab(\if_stage|inst_mem|InstMem~121_combout ),
	.datac(\if_id_buffer|Equal0~0_combout ),
	.datad(\if_id_buffer|ID_rs1_ind~12_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rs1_ind~13_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rs1_ind~13 .lut_mask = 16'h8A80;
defparam \if_id_buffer|ID_rs1_ind~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y3_N23
dffeas \if_id_buffer|ID_rs1_ind[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_rs1_ind~13_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_rs1_ind [3]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_rs1_ind[3] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_rs1_ind[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y1_N8
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~87 (
// Equation(s):
// \if_stage|inst_mem|InstMem~87_combout  = (\if_stage|pc_reg|addr_out [0] & (((\if_stage|pc_reg|addr_out [5])) # (!\if_stage|pc_reg|addr_out [2]))) # (!\if_stage|pc_reg|addr_out [0] & (\if_stage|pc_reg|addr_out [1] $ (((\if_stage|pc_reg|addr_out [2]) # 
// (\if_stage|pc_reg|addr_out [5])))))

	.dataa(\if_stage|pc_reg|addr_out [2]),
	.datab(\if_stage|pc_reg|addr_out [0]),
	.datac(\if_stage|pc_reg|addr_out [5]),
	.datad(\if_stage|pc_reg|addr_out [1]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~87_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~87 .lut_mask = 16'hC5F6;
defparam \if_stage|inst_mem|InstMem~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y1_N10
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~88 (
// Equation(s):
// \if_stage|inst_mem|InstMem~88_combout  = (\if_stage|pc_reg|addr_out [1] & (\if_stage|pc_reg|addr_out [5] & ((\if_stage|pc_reg|addr_out [2]) # (!\if_stage|pc_reg|addr_out [0]))))

	.dataa(\if_stage|pc_reg|addr_out [2]),
	.datab(\if_stage|pc_reg|addr_out [1]),
	.datac(\if_stage|pc_reg|addr_out [5]),
	.datad(\if_stage|pc_reg|addr_out [0]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~88_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~88 .lut_mask = 16'h80C0;
defparam \if_stage|inst_mem|InstMem~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y1_N24
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~89 (
// Equation(s):
// \if_stage|inst_mem|InstMem~89_combout  = (\if_stage|pc_reg|addr_out [4] & (!\if_stage|inst_mem|InstMem~87_combout  & (\if_stage|pc_reg|addr_out [3] $ (\if_stage|inst_mem|InstMem~88_combout )))) # (!\if_stage|pc_reg|addr_out [4] & 
// (\if_stage|pc_reg|addr_out [3] & (\if_stage|inst_mem|InstMem~87_combout  & \if_stage|inst_mem|InstMem~88_combout )))

	.dataa(\if_stage|pc_reg|addr_out [4]),
	.datab(\if_stage|pc_reg|addr_out [3]),
	.datac(\if_stage|inst_mem|InstMem~87_combout ),
	.datad(\if_stage|inst_mem|InstMem~88_combout ),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~89_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~89 .lut_mask = 16'h4208;
defparam \if_stage|inst_mem|InstMem~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N24
cycloneive_lcell_comb \if_id_buffer|ID_rs1_ind~10 (
// Equation(s):
// \if_id_buffer|ID_rs1_ind~10_combout  = (\if_id_buffer|ID_rs1_ind~4_combout  & (\if_id_buffer|ID_rs1_ind~5_combout  & !\if_id_buffer|Equal0~0_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind~4_combout ),
	.datab(gnd),
	.datac(\if_id_buffer|ID_rs1_ind~5_combout ),
	.datad(\if_id_buffer|Equal0~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rs1_ind~10_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rs1_ind~10 .lut_mask = 16'h00A0;
defparam \if_id_buffer|ID_rs1_ind~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N30
cycloneive_lcell_comb \if_id_buffer|ID_rs1_ind~11 (
// Equation(s):
// \if_id_buffer|ID_rs1_ind~11_combout  = (\if_id_buffer|ID_INST~4_combout  & ((\if_id_buffer|ID_rs1_ind~10_combout  & (\if_stage|inst_mem|InstMem~86_combout )) # (!\if_id_buffer|ID_rs1_ind~10_combout  & ((\if_stage|inst_mem|InstMem~89_combout )))))

	.dataa(\if_id_buffer|ID_INST~4_combout ),
	.datab(\if_stage|inst_mem|InstMem~86_combout ),
	.datac(\if_stage|inst_mem|InstMem~89_combout ),
	.datad(\if_id_buffer|ID_rs1_ind~10_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rs1_ind~11_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rs1_ind~11 .lut_mask = 16'h88A0;
defparam \if_id_buffer|ID_rs1_ind~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y3_N31
dffeas \if_id_buffer|ID_rs1_ind[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_rs1_ind~11_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_rs1_ind [2]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_rs1_ind[2] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_rs1_ind[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N26
cycloneive_lcell_comb \id_stage|reg_file|always1~1 (
// Equation(s):
// \id_stage|reg_file|always1~1_combout  = (\mem_wb_buffer|WB_rd_ind [2] & (\if_id_buffer|ID_rs1_ind [2] & (\if_id_buffer|ID_rs1_ind [3] $ (!\mem_wb_buffer|WB_rd_ind [3])))) # (!\mem_wb_buffer|WB_rd_ind [2] & (!\if_id_buffer|ID_rs1_ind [2] & 
// (\if_id_buffer|ID_rs1_ind [3] $ (!\mem_wb_buffer|WB_rd_ind [3]))))

	.dataa(\mem_wb_buffer|WB_rd_ind [2]),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\mem_wb_buffer|WB_rd_ind [3]),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|always1~1 .lut_mask = 16'h8241;
defparam \id_stage|reg_file|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N30
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~93 (
// Equation(s):
// \if_stage|inst_mem|InstMem~93_combout  = (\if_stage|pc_reg|addr_out [2] & (!\if_stage|pc_reg|addr_out [0] & (!\if_stage|pc_reg|addr_out [1] & \if_stage|pc_reg|addr_out [3]))) # (!\if_stage|pc_reg|addr_out [2] & (\if_stage|pc_reg|addr_out [1] $ 
// (((\if_stage|pc_reg|addr_out [0] & \if_stage|pc_reg|addr_out [3])))))

	.dataa(\if_stage|pc_reg|addr_out [0]),
	.datab(\if_stage|pc_reg|addr_out [2]),
	.datac(\if_stage|pc_reg|addr_out [1]),
	.datad(\if_stage|pc_reg|addr_out [3]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~93_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~93 .lut_mask = 16'h1630;
defparam \if_stage|inst_mem|InstMem~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N10
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~116 (
// Equation(s):
// \if_stage|inst_mem|InstMem~116_combout  = (\if_stage|pc_reg|addr_out [3] & (!\if_stage|pc_reg|addr_out [5] & (!\if_stage|inst_mem|InstMem~93_combout  & \if_stage|pc_reg|addr_out [4]))) # (!\if_stage|pc_reg|addr_out [3] & (\if_stage|pc_reg|addr_out [5] & 
// (\if_stage|inst_mem|InstMem~93_combout  & !\if_stage|pc_reg|addr_out [4])))

	.dataa(\if_stage|pc_reg|addr_out [3]),
	.datab(\if_stage|pc_reg|addr_out [5]),
	.datac(\if_stage|inst_mem|InstMem~93_combout ),
	.datad(\if_stage|pc_reg|addr_out [4]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~116_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~116 .lut_mask = 16'h0240;
defparam \if_stage|inst_mem|InstMem~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N8
cycloneive_lcell_comb \if_id_buffer|ID_rs1_ind~14 (
// Equation(s):
// \if_id_buffer|ID_rs1_ind~14_combout  = (\if_id_buffer|ID_rs1_ind~4_combout  & ((\if_id_buffer|ID_rs1_ind~5_combout  & ((\if_stage|inst_mem|InstMem~96_combout ))) # (!\if_id_buffer|ID_rs1_ind~5_combout  & (\if_stage|inst_mem|InstMem~116_combout )))) # 
// (!\if_id_buffer|ID_rs1_ind~4_combout  & (\if_stage|inst_mem|InstMem~116_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind~4_combout ),
	.datab(\if_stage|inst_mem|InstMem~116_combout ),
	.datac(\if_stage|inst_mem|InstMem~96_combout ),
	.datad(\if_id_buffer|ID_rs1_ind~5_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rs1_ind~14_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rs1_ind~14 .lut_mask = 16'hE4CC;
defparam \if_id_buffer|ID_rs1_ind~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N14
cycloneive_lcell_comb \if_id_buffer|ID_rs1_ind~15 (
// Equation(s):
// \if_id_buffer|ID_rs1_ind~15_combout  = (\if_id_buffer|ID_INST~4_combout  & ((\if_id_buffer|Equal0~0_combout  & (\if_stage|inst_mem|InstMem~116_combout )) # (!\if_id_buffer|Equal0~0_combout  & ((\if_id_buffer|ID_rs1_ind~14_combout )))))

	.dataa(\if_id_buffer|ID_INST~4_combout ),
	.datab(\if_stage|inst_mem|InstMem~116_combout ),
	.datac(\if_id_buffer|ID_rs1_ind~14_combout ),
	.datad(\if_id_buffer|Equal0~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rs1_ind~15_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rs1_ind~15 .lut_mask = 16'h88A0;
defparam \if_id_buffer|ID_rs1_ind~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y3_N15
dffeas \if_id_buffer|ID_rs1_ind[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_rs1_ind~15_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_rs1_ind [4]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_rs1_ind[4] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_rs1_ind[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N4
cycloneive_lcell_comb \id_stage|reg_file|Equal0~0 (
// Equation(s):
// \id_stage|reg_file|Equal0~0_combout  = \if_id_buffer|ID_rs1_ind [4] $ (\mem_wb_buffer|WB_rd_ind [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\if_id_buffer|ID_rs1_ind [4]),
	.datad(\mem_wb_buffer|WB_rd_ind [4]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Equal0~0 .lut_mask = 16'h0FF0;
defparam \id_stage|reg_file|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N0
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~69 (
// Equation(s):
// \if_stage|inst_mem|InstMem~69_combout  = (\if_stage|pc_reg|addr_out [3] & ((\if_stage|pc_reg|addr_out [0] & (\if_stage|pc_reg|addr_out [2] & !\if_stage|pc_reg|addr_out [1])) # (!\if_stage|pc_reg|addr_out [0] & (\if_stage|pc_reg|addr_out [2] $ 
// (!\if_stage|pc_reg|addr_out [1])))))

	.dataa(\if_stage|pc_reg|addr_out [0]),
	.datab(\if_stage|pc_reg|addr_out [2]),
	.datac(\if_stage|pc_reg|addr_out [1]),
	.datad(\if_stage|pc_reg|addr_out [3]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~69_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~69 .lut_mask = 16'h4900;
defparam \if_stage|inst_mem|InstMem~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N20
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~67 (
// Equation(s):
// \if_stage|inst_mem|InstMem~67_combout  = (\if_stage|pc_reg|addr_out [0] & (((!\if_stage|pc_reg|addr_out [2] & !\if_stage|pc_reg|addr_out [3])) # (!\if_stage|pc_reg|addr_out [1]))) # (!\if_stage|pc_reg|addr_out [0] & ((\if_stage|pc_reg|addr_out [2] & 
// ((\if_stage|pc_reg|addr_out [1]) # (\if_stage|pc_reg|addr_out [3]))) # (!\if_stage|pc_reg|addr_out [2] & (!\if_stage|pc_reg|addr_out [1]))))

	.dataa(\if_stage|pc_reg|addr_out [0]),
	.datab(\if_stage|pc_reg|addr_out [2]),
	.datac(\if_stage|pc_reg|addr_out [1]),
	.datad(\if_stage|pc_reg|addr_out [3]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~67_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~67 .lut_mask = 16'h4F6B;
defparam \if_stage|inst_mem|InstMem~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N18
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~66 (
// Equation(s):
// \if_stage|inst_mem|InstMem~66_combout  = (\if_stage|pc_reg|addr_out [0] & ((\if_stage|pc_reg|addr_out [1] $ (\if_stage|pc_reg|addr_out [3])))) # (!\if_stage|pc_reg|addr_out [0] & ((\if_stage|pc_reg|addr_out [2] & (!\if_stage|pc_reg|addr_out [1] & 
// !\if_stage|pc_reg|addr_out [3])) # (!\if_stage|pc_reg|addr_out [2] & ((\if_stage|pc_reg|addr_out [3])))))

	.dataa(\if_stage|pc_reg|addr_out [0]),
	.datab(\if_stage|pc_reg|addr_out [2]),
	.datac(\if_stage|pc_reg|addr_out [1]),
	.datad(\if_stage|pc_reg|addr_out [3]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~66_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~66 .lut_mask = 16'h1BA4;
defparam \if_stage|inst_mem|InstMem~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N2
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~68 (
// Equation(s):
// \if_stage|inst_mem|InstMem~68_combout  = (\if_stage|pc_reg|addr_out [5] & ((\if_stage|pc_reg|addr_out [4] & ((\if_stage|inst_mem|InstMem~66_combout ))) # (!\if_stage|pc_reg|addr_out [4] & (!\if_stage|inst_mem|InstMem~67_combout ))))

	.dataa(\if_stage|pc_reg|addr_out [4]),
	.datab(\if_stage|inst_mem|InstMem~67_combout ),
	.datac(\if_stage|pc_reg|addr_out [5]),
	.datad(\if_stage|inst_mem|InstMem~66_combout ),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~68_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~68 .lut_mask = 16'hB010;
defparam \if_stage|inst_mem|InstMem~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N24
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~114 (
// Equation(s):
// \if_stage|inst_mem|InstMem~114_combout  = (\if_stage|inst_mem|InstMem~68_combout ) # ((\if_stage|pc_reg|addr_out [4] & (\if_stage|inst_mem|InstMem~69_combout  & !\if_stage|pc_reg|addr_out [5])))

	.dataa(\if_stage|pc_reg|addr_out [4]),
	.datab(\if_stage|inst_mem|InstMem~69_combout ),
	.datac(\if_stage|pc_reg|addr_out [5]),
	.datad(\if_stage|inst_mem|InstMem~68_combout ),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~114_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~114 .lut_mask = 16'hFF08;
defparam \if_stage|inst_mem|InstMem~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N24
cycloneive_lcell_comb \if_id_buffer|ID_rs1_ind~6 (
// Equation(s):
// \if_id_buffer|ID_rs1_ind~6_combout  = (\if_id_buffer|ID_rs1_ind~4_combout  & ((\if_id_buffer|ID_rs1_ind~5_combout  & ((\if_stage|inst_mem|InstMem~74_combout ))) # (!\if_id_buffer|ID_rs1_ind~5_combout  & (\if_stage|inst_mem|InstMem~114_combout )))) # 
// (!\if_id_buffer|ID_rs1_ind~4_combout  & (\if_stage|inst_mem|InstMem~114_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind~4_combout ),
	.datab(\if_stage|inst_mem|InstMem~114_combout ),
	.datac(\if_stage|inst_mem|InstMem~74_combout ),
	.datad(\if_id_buffer|ID_rs1_ind~5_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rs1_ind~6_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rs1_ind~6 .lut_mask = 16'hE4CC;
defparam \if_id_buffer|ID_rs1_ind~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N0
cycloneive_lcell_comb \if_id_buffer|ID_rs1_ind~7 (
// Equation(s):
// \if_id_buffer|ID_rs1_ind~7_combout  = (\if_id_buffer|ID_INST~4_combout  & ((\if_id_buffer|Equal0~0_combout  & (\if_stage|inst_mem|InstMem~114_combout )) # (!\if_id_buffer|Equal0~0_combout  & ((\if_id_buffer|ID_rs1_ind~6_combout )))))

	.dataa(\if_id_buffer|ID_INST~4_combout ),
	.datab(\if_stage|inst_mem|InstMem~114_combout ),
	.datac(\if_id_buffer|Equal0~0_combout ),
	.datad(\if_id_buffer|ID_rs1_ind~6_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rs1_ind~7_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rs1_ind~7 .lut_mask = 16'h8A80;
defparam \if_id_buffer|ID_rs1_ind~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y3_N1
dffeas \if_id_buffer|ID_rs1_ind[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_rs1_ind~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_rs1_ind [0]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_rs1_ind[0] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_rs1_ind[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N22
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~78 (
// Equation(s):
// \if_stage|inst_mem|InstMem~78_combout  = ((\if_stage|pc_reg|addr_out [2] $ (\if_stage|pc_reg|addr_out [0])) # (!\if_stage|pc_reg|addr_out [4])) # (!\if_stage|pc_reg|addr_out [3])

	.dataa(\if_stage|pc_reg|addr_out [2]),
	.datab(\if_stage|pc_reg|addr_out [0]),
	.datac(\if_stage|pc_reg|addr_out [3]),
	.datad(\if_stage|pc_reg|addr_out [4]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~78_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~78 .lut_mask = 16'h6FFF;
defparam \if_stage|inst_mem|InstMem~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N30
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~76 (
// Equation(s):
// \if_stage|inst_mem|InstMem~76_combout  = (\if_stage|pc_reg|addr_out [2] & ((\if_stage|pc_reg|addr_out [0] & (\if_stage|pc_reg|addr_out [3] $ (\if_stage|pc_reg|addr_out [4]))) # (!\if_stage|pc_reg|addr_out [0] & (!\if_stage|pc_reg|addr_out [3] & 
// !\if_stage|pc_reg|addr_out [4])))) # (!\if_stage|pc_reg|addr_out [2] & ((\if_stage|pc_reg|addr_out [0] $ (!\if_stage|pc_reg|addr_out [3])) # (!\if_stage|pc_reg|addr_out [4])))

	.dataa(\if_stage|pc_reg|addr_out [0]),
	.datab(\if_stage|pc_reg|addr_out [2]),
	.datac(\if_stage|pc_reg|addr_out [3]),
	.datad(\if_stage|pc_reg|addr_out [4]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~76_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~76 .lut_mask = 16'h29B7;
defparam \if_stage|inst_mem|InstMem~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N24
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~75 (
// Equation(s):
// \if_stage|inst_mem|InstMem~75_combout  = (\if_stage|pc_reg|addr_out [0] & (!\if_stage|pc_reg|addr_out [2] & (\if_stage|pc_reg|addr_out [3] & \if_stage|pc_reg|addr_out [4]))) # (!\if_stage|pc_reg|addr_out [0] & (\if_stage|pc_reg|addr_out [2] & 
// (\if_stage|pc_reg|addr_out [3] $ (\if_stage|pc_reg|addr_out [4]))))

	.dataa(\if_stage|pc_reg|addr_out [0]),
	.datab(\if_stage|pc_reg|addr_out [2]),
	.datac(\if_stage|pc_reg|addr_out [3]),
	.datad(\if_stage|pc_reg|addr_out [4]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~75_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~75 .lut_mask = 16'h2440;
defparam \if_stage|inst_mem|InstMem~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N20
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~77 (
// Equation(s):
// \if_stage|inst_mem|InstMem~77_combout  = (\if_stage|pc_reg|addr_out [5] & ((\if_stage|pc_reg|addr_out [1] & (\if_stage|inst_mem|InstMem~76_combout )) # (!\if_stage|pc_reg|addr_out [1] & ((\if_stage|inst_mem|InstMem~75_combout ))))) # 
// (!\if_stage|pc_reg|addr_out [5] & (!\if_stage|pc_reg|addr_out [1]))

	.dataa(\if_stage|pc_reg|addr_out [5]),
	.datab(\if_stage|pc_reg|addr_out [1]),
	.datac(\if_stage|inst_mem|InstMem~76_combout ),
	.datad(\if_stage|inst_mem|InstMem~75_combout ),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~77_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~77 .lut_mask = 16'hB391;
defparam \if_stage|inst_mem|InstMem~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N12
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~79 (
// Equation(s):
// \if_stage|inst_mem|InstMem~79_combout  = (\if_stage|pc_reg|addr_out [5] & (((\if_stage|inst_mem|InstMem~77_combout )))) # (!\if_stage|pc_reg|addr_out [5] & ((\if_stage|inst_mem|InstMem~77_combout  & ((!\if_stage|inst_mem|InstMem~78_combout ))) # 
// (!\if_stage|inst_mem|InstMem~77_combout  & (\if_stage|inst_mem|InstMem~59_combout ))))

	.dataa(\if_stage|pc_reg|addr_out [5]),
	.datab(\if_stage|inst_mem|InstMem~59_combout ),
	.datac(\if_stage|inst_mem|InstMem~78_combout ),
	.datad(\if_stage|inst_mem|InstMem~77_combout ),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~79_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~79 .lut_mask = 16'hAF44;
defparam \if_stage|inst_mem|InstMem~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N18
cycloneive_lcell_comb \if_id_buffer|ID_rs1_ind~8 (
// Equation(s):
// \if_id_buffer|ID_rs1_ind~8_combout  = (\if_id_buffer|ID_rs1_ind~4_combout  & ((\if_id_buffer|ID_rs1_ind~5_combout  & ((\if_stage|inst_mem|InstMem~115_combout ))) # (!\if_id_buffer|ID_rs1_ind~5_combout  & (\if_stage|inst_mem|InstMem~79_combout )))) # 
// (!\if_id_buffer|ID_rs1_ind~4_combout  & (\if_stage|inst_mem|InstMem~79_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind~4_combout ),
	.datab(\if_stage|inst_mem|InstMem~79_combout ),
	.datac(\if_stage|inst_mem|InstMem~115_combout ),
	.datad(\if_id_buffer|ID_rs1_ind~5_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rs1_ind~8_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rs1_ind~8 .lut_mask = 16'hE4CC;
defparam \if_id_buffer|ID_rs1_ind~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N8
cycloneive_lcell_comb \if_id_buffer|ID_rs1_ind~9 (
// Equation(s):
// \if_id_buffer|ID_rs1_ind~9_combout  = (\if_id_buffer|ID_INST~4_combout  & ((\if_id_buffer|Equal0~0_combout  & (\if_stage|inst_mem|InstMem~79_combout )) # (!\if_id_buffer|Equal0~0_combout  & ((\if_id_buffer|ID_rs1_ind~8_combout )))))

	.dataa(\if_id_buffer|ID_INST~4_combout ),
	.datab(\if_stage|inst_mem|InstMem~79_combout ),
	.datac(\if_id_buffer|Equal0~0_combout ),
	.datad(\if_id_buffer|ID_rs1_ind~8_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rs1_ind~9_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rs1_ind~9 .lut_mask = 16'h8A80;
defparam \if_id_buffer|ID_rs1_ind~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y3_N9
dffeas \if_id_buffer|ID_rs1_ind[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_rs1_ind~9_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_rs1_ind [1]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_rs1_ind[1] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_rs1_ind[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N8
cycloneive_lcell_comb \id_stage|reg_file|always1~0 (
// Equation(s):
// \id_stage|reg_file|always1~0_combout  = (\if_id_buffer|ID_rs1_ind [0] & (\mem_wb_buffer|WB_rd_ind [0] & (\mem_wb_buffer|WB_rd_ind [1] $ (!\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & (!\mem_wb_buffer|WB_rd_ind [0] & 
// (\mem_wb_buffer|WB_rd_ind [1] $ (!\if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\mem_wb_buffer|WB_rd_ind [0]),
	.datac(\mem_wb_buffer|WB_rd_ind [1]),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|always1~0 .lut_mask = 16'h9009;
defparam \id_stage|reg_file|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N30
cycloneive_lcell_comb \id_stage|reg_file|always1~2 (
// Equation(s):
// \id_stage|reg_file|always1~2_combout  = (\id_stage|reg_file|always1~1_combout  & (!\id_stage|reg_file|Equal0~0_combout  & (\id_stage|reg_file|always1~0_combout  & \id_stage|reg_file|WideOr0~combout )))

	.dataa(\id_stage|reg_file|always1~1_combout ),
	.datab(\id_stage|reg_file|Equal0~0_combout ),
	.datac(\id_stage|reg_file|always1~0_combout ),
	.datad(\id_stage|reg_file|WideOr0~combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|always1~2 .lut_mask = 16'h2000;
defparam \id_stage|reg_file|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data1[16]~24 (
// Equation(s):
// \id_stage|reg_file|rd_data1[16]~24_combout  = (!\if_id_buffer|ID_rs1_ind [3] & (!\if_id_buffer|ID_rs1_ind [4] & ((\if_id_buffer|ID_rs1_ind [2]) # (!\if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\if_id_buffer|ID_rs1_ind [1]),
	.datad(\if_id_buffer|ID_rs1_ind [4]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1[16]~24_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1[16]~24 .lut_mask = 16'h0045;
defparam \id_stage|reg_file|rd_data1[16]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y6_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data1[16]~17 (
// Equation(s):
// \id_stage|reg_file|rd_data1[16]~17_combout  = (\if_id_buffer|ID_rs1_ind [2]) # ((\if_id_buffer|ID_rs1_ind [1] & \if_id_buffer|ID_rs1_ind [0]))

	.dataa(gnd),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\if_id_buffer|ID_rs1_ind [0]),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1[16]~17 .lut_mask = 16'hFFC0;
defparam \id_stage|reg_file|rd_data1[16]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y8_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~25 (
// Equation(s):
// \id_stage|reg_file|rd_data1~25_combout  = (\id_stage|reg_file|always1~2_combout ) # ((!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|rd_data1[16]~24_combout  & !\id_stage|reg_file|rd_data1[16]~17_combout )))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|rd_data1[16]~24_combout ),
	.datac(\id_stage|reg_file|always1~2_combout ),
	.datad(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~25_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~25 .lut_mask = 16'hF0F4;
defparam \id_stage|reg_file|rd_data1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~216 (
// Equation(s):
// \id_stage|reg_file|rd_data1~216_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|reg_file[9][0]~q ) # (\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|reg_file[8][0]~q  & ((!\if_id_buffer|ID_rs1_ind 
// [1]))))

	.dataa(\id_stage|reg_file|reg_file[8][0]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[9][0]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~216_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~216 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~217 (
// Equation(s):
// \id_stage|reg_file|rd_data1~217_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~216_combout  & ((\id_stage|reg_file|reg_file[11][0]~q ))) # (!\id_stage|reg_file|rd_data1~216_combout  & (\id_stage|reg_file|reg_file[10][0]~q )))) # 
// (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|rd_data1~216_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[10][0]~q ),
	.datac(\id_stage|reg_file|reg_file[11][0]~q ),
	.datad(\id_stage|reg_file|rd_data1~216_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~217_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~217 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data1~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1[16]~2 (
// Equation(s):
// \id_stage|reg_file|rd_data1[16]~2_combout  = (!\if_id_buffer|ID_rs1_ind [4] & \if_id_buffer|ID_rs1_ind [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\if_id_buffer|ID_rs1_ind [4]),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1[16]~2 .lut_mask = 16'h0F00;
defparam \id_stage|reg_file|rd_data1[16]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y3_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1[16]~13 (
// Equation(s):
// \id_stage|reg_file|rd_data1[16]~13_combout  = (\if_id_buffer|ID_rs1_ind [4]) # ((\if_id_buffer|ID_rs1_ind [2] & \if_id_buffer|ID_rs1_ind [3]))

	.dataa(gnd),
	.datab(\if_id_buffer|ID_rs1_ind [4]),
	.datac(\if_id_buffer|ID_rs1_ind [2]),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1[16]~13 .lut_mask = 16'hFCCC;
defparam \id_stage|reg_file|rd_data1[16]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y11_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~218 (
// Equation(s):
// \id_stage|reg_file|rd_data1~218_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2]) # ((\id_stage|reg_file|reg_file[25][0]~q )))) # (!\if_id_buffer|ID_rs1_ind [3] & (!\if_id_buffer|ID_rs1_ind [2] & 
// ((\id_stage|reg_file|reg_file[17][0]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[25][0]~q ),
	.datad(\id_stage|reg_file|reg_file[17][0]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~218_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~218 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|rd_data1~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~219 (
// Equation(s):
// \id_stage|reg_file|rd_data1~219_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|rd_data1~218_combout  & (\id_stage|reg_file|reg_file[29][0]~q )) # (!\id_stage|reg_file|rd_data1~218_combout  & ((\id_stage|reg_file|reg_file[21][0]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|rd_data1~218_combout ))))

	.dataa(\id_stage|reg_file|reg_file[29][0]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[21][0]~q ),
	.datad(\id_stage|reg_file|rd_data1~218_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~219_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~219 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y5_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~225 (
// Equation(s):
// \id_stage|reg_file|rd_data1~225_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[23][0]~q ))) # (!\if_id_buffer|ID_rs1_ind [2] 
// & (\id_stage|reg_file|reg_file[19][0]~q ))))

	.dataa(\id_stage|reg_file|reg_file[19][0]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[23][0]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~225_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~225 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y5_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~226 (
// Equation(s):
// \id_stage|reg_file|rd_data1~226_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|rd_data1~225_combout  & (\id_stage|reg_file|reg_file[31][0]~q )) # (!\id_stage|reg_file|rd_data1~225_combout  & ((\id_stage|reg_file|reg_file[27][0]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|rd_data1~225_combout ))))

	.dataa(\id_stage|reg_file|reg_file[31][0]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[27][0]~q ),
	.datad(\id_stage|reg_file|rd_data1~225_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~226_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~226 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y8_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~220 (
// Equation(s):
// \id_stage|reg_file|rd_data1~220_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[22][0]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[18][0]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[18][0]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[22][0]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~220_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~220 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~221 (
// Equation(s):
// \id_stage|reg_file|rd_data1~221_combout  = (\id_stage|reg_file|rd_data1~220_combout  & ((\id_stage|reg_file|reg_file[30][0]~q ) # ((!\if_id_buffer|ID_rs1_ind [3])))) # (!\id_stage|reg_file|rd_data1~220_combout  & (((\id_stage|reg_file|reg_file[26][0]~q  & 
// \if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[30][0]~q ),
	.datab(\id_stage|reg_file|rd_data1~220_combout ),
	.datac(\id_stage|reg_file|reg_file[26][0]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~221_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~221 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|rd_data1~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y10_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~222 (
// Equation(s):
// \id_stage|reg_file|rd_data1~222_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[24][0]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[16][0]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[16][0]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[24][0]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~222_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~222 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y10_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~223 (
// Equation(s):
// \id_stage|reg_file|rd_data1~223_combout  = (\id_stage|reg_file|rd_data1~222_combout  & ((\id_stage|reg_file|reg_file[28][0]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|rd_data1~222_combout  & (((\id_stage|reg_file|reg_file[20][0]~q  & 
// \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[28][0]~q ),
	.datab(\id_stage|reg_file|rd_data1~222_combout ),
	.datac(\id_stage|reg_file|reg_file[20][0]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~223_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~223 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|rd_data1~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~224 (
// Equation(s):
// \id_stage|reg_file|rd_data1~224_combout  = (\if_id_buffer|ID_rs1_ind [0] & (\if_id_buffer|ID_rs1_ind [1])) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|rd_data1~221_combout )) # (!\if_id_buffer|ID_rs1_ind [1] & 
// ((\id_stage|reg_file|rd_data1~223_combout )))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|rd_data1~221_combout ),
	.datad(\id_stage|reg_file|rd_data1~223_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~224_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~224 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|rd_data1~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~227 (
// Equation(s):
// \id_stage|reg_file|rd_data1~227_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~224_combout  & ((\id_stage|reg_file|rd_data1~226_combout ))) # (!\id_stage|reg_file|rd_data1~224_combout  & (\id_stage|reg_file|rd_data1~219_combout 
// )))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|rd_data1~224_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~219_combout ),
	.datab(\id_stage|reg_file|rd_data1~226_combout ),
	.datac(\if_id_buffer|ID_rs1_ind [0]),
	.datad(\id_stage|reg_file|rd_data1~224_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~227_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~227 .lut_mask = 16'hCFA0;
defparam \id_stage|reg_file|rd_data1~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~228 (
// Equation(s):
// \id_stage|reg_file|rd_data1~228_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|reg_file[6][0]~q ) # (\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[4][0]~q  & ((!\if_id_buffer|ID_rs1_ind 
// [0]))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[4][0]~q ),
	.datac(\id_stage|reg_file|reg_file[6][0]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~228_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~228 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~229 (
// Equation(s):
// \id_stage|reg_file|rd_data1~229_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~228_combout  & (\id_stage|reg_file|reg_file[7][0]~q )) # (!\id_stage|reg_file|rd_data1~228_combout  & ((\id_stage|reg_file|reg_file[5][0]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|rd_data1~228_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[7][0]~q ),
	.datac(\id_stage|reg_file|reg_file[5][0]~q ),
	.datad(\id_stage|reg_file|rd_data1~228_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~229_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~229 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data1~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1[16]~14 (
// Equation(s):
// \id_stage|reg_file|rd_data1[16]~14_combout  = (\if_id_buffer|ID_rs1_ind [1] & !\if_id_buffer|ID_rs1_ind [2])

	.dataa(gnd),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\if_id_buffer|ID_rs1_ind [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1[16]~14 .lut_mask = 16'h0C0C;
defparam \id_stage|reg_file|rd_data1[16]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~230 (
// Equation(s):
// \id_stage|reg_file|rd_data1~230_combout  = (\id_stage|reg_file|rd_data1[16]~17_combout  & (((\id_stage|reg_file|rd_data1~229_combout ) # (\id_stage|reg_file|rd_data1[16]~14_combout )))) # (!\id_stage|reg_file|rd_data1[16]~17_combout  & 
// (\id_stage|reg_file|reg_file[1][0]~q  & ((!\id_stage|reg_file|rd_data1[16]~14_combout ))))

	.dataa(\id_stage|reg_file|reg_file[1][0]~q ),
	.datab(\id_stage|reg_file|rd_data1~229_combout ),
	.datac(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.datad(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~230_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~230 .lut_mask = 16'hF0CA;
defparam \id_stage|reg_file|rd_data1~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~231 (
// Equation(s):
// \id_stage|reg_file|rd_data1~231_combout  = (\id_stage|reg_file|rd_data1~230_combout  & ((\id_stage|reg_file|reg_file[3][0]~q ) # ((!\id_stage|reg_file|rd_data1[16]~14_combout )))) # (!\id_stage|reg_file|rd_data1~230_combout  & 
// (((\id_stage|reg_file|reg_file[2][0]~q  & \id_stage|reg_file|rd_data1[16]~14_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~230_combout ),
	.datab(\id_stage|reg_file|reg_file[3][0]~q ),
	.datac(\id_stage|reg_file|reg_file[2][0]~q ),
	.datad(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~231_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~231 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|rd_data1~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~232 (
// Equation(s):
// \id_stage|reg_file|rd_data1~232_combout  = (\id_stage|reg_file|rd_data1[16]~13_combout  & ((\id_stage|reg_file|rd_data1[16]~2_combout ) # ((\id_stage|reg_file|rd_data1~227_combout )))) # (!\id_stage|reg_file|rd_data1[16]~13_combout  & 
// (!\id_stage|reg_file|rd_data1[16]~2_combout  & ((\id_stage|reg_file|rd_data1~231_combout ))))

	.dataa(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datac(\id_stage|reg_file|rd_data1~227_combout ),
	.datad(\id_stage|reg_file|rd_data1~231_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~232_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~232 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|rd_data1~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~233 (
// Equation(s):
// \id_stage|reg_file|rd_data1~233_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0]) # ((\id_stage|reg_file|reg_file[14][0]~q )))) # (!\if_id_buffer|ID_rs1_ind [1] & (!\if_id_buffer|ID_rs1_ind [0] & 
// ((\id_stage|reg_file|reg_file[12][0]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[14][0]~q ),
	.datad(\id_stage|reg_file|reg_file[12][0]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~233_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~233 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|rd_data1~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~234 (
// Equation(s):
// \id_stage|reg_file|rd_data1~234_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~233_combout  & ((\id_stage|reg_file|reg_file[15][0]~q ))) # (!\id_stage|reg_file|rd_data1~233_combout  & (\id_stage|reg_file|reg_file[13][0]~q )))) # 
// (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|rd_data1~233_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[13][0]~q ),
	.datac(\id_stage|reg_file|reg_file[15][0]~q ),
	.datad(\id_stage|reg_file|rd_data1~233_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~234_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~234 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data1~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~235 (
// Equation(s):
// \id_stage|reg_file|rd_data1~235_combout  = (\id_stage|reg_file|rd_data1[16]~2_combout  & ((\id_stage|reg_file|rd_data1~232_combout  & ((\id_stage|reg_file|rd_data1~234_combout ))) # (!\id_stage|reg_file|rd_data1~232_combout  & 
// (\id_stage|reg_file|rd_data1~217_combout )))) # (!\id_stage|reg_file|rd_data1[16]~2_combout  & (((\id_stage|reg_file|rd_data1~232_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~217_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datac(\id_stage|reg_file|rd_data1~232_combout ),
	.datad(\id_stage|reg_file|rd_data1~234_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~235_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~235 .lut_mask = 16'hF838;
defparam \id_stage|reg_file|rd_data1~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~236 (
// Equation(s):
// \id_stage|reg_file|rd_data1~236_combout  = (\id_stage|reg_file|always1~2_combout  & ((\wb_stage|wdata_to_reg_file[0]~10_combout ) # ((!\id_stage|reg_file|rd_data1~25_combout  & \id_stage|reg_file|rd_data1~235_combout )))) # 
// (!\id_stage|reg_file|always1~2_combout  & (!\id_stage|reg_file|rd_data1~25_combout  & ((\id_stage|reg_file|rd_data1~235_combout ))))

	.dataa(\id_stage|reg_file|always1~2_combout ),
	.datab(\id_stage|reg_file|rd_data1~25_combout ),
	.datac(\wb_stage|wdata_to_reg_file[0]~10_combout ),
	.datad(\id_stage|reg_file|rd_data1~235_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~236_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~236 .lut_mask = 16'hB3A0;
defparam \id_stage|reg_file|rd_data1~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y7_N7
dffeas \id_stage|reg_file|rd_data1[0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data1~236_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1[0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N16
cycloneive_lcell_comb \id_ex_buffer|EX_rs1~10 (
// Equation(s):
// \id_ex_buffer|EX_rs1~10_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\id_stage|reg_file|rd_data1 [0] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\id_stage|SDU|id_ex_flush~7_combout ),
	.datac(\rst~input_o ),
	.datad(\id_stage|reg_file|rd_data1 [0]),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs1~10_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1~10 .lut_mask = 16'hC400;
defparam \id_ex_buffer|EX_rs1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y3_N17
dffeas \id_ex_buffer|EX_rs1[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs1~10_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1[0] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N16
cycloneive_lcell_comb \id_ex_buffer|EX_rs1_ind~4 (
// Equation(s):
// \id_ex_buffer|EX_rs1_ind~4_combout  = (\if_id_buffer|ID_rs1_ind [4] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [4]),
	.datab(\id_stage|SDU|id_ex_flush~7_combout ),
	.datac(\rst~input_o ),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs1_ind~4_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1_ind~4 .lut_mask = 16'h8088;
defparam \id_ex_buffer|EX_rs1_ind~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y7_N17
dffeas \id_ex_buffer|EX_rs1_ind[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs1_ind~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs1_ind [4]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1_ind[4] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs1_ind[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N22
cycloneive_lcell_comb \FA|forwardA~2 (
// Equation(s):
// \FA|forwardA~2_combout  = ((\id_ex_buffer|EX_rs1_ind [4] $ (\ex_mem_buffer|MEM_rd_ind [4])) # (!\ex_mem_buffer|MEM_regwrite~q )) # (!\ex_mem_buffer|MEM_rd_indzero~q )

	.dataa(\id_ex_buffer|EX_rs1_ind [4]),
	.datab(\ex_mem_buffer|MEM_rd_indzero~q ),
	.datac(\ex_mem_buffer|MEM_regwrite~q ),
	.datad(\ex_mem_buffer|MEM_rd_ind [4]),
	.cin(gnd),
	.combout(\FA|forwardA~2_combout ),
	.cout());
// synopsys translate_off
defparam \FA|forwardA~2 .lut_mask = 16'h7FBF;
defparam \FA|forwardA~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N4
cycloneive_lcell_comb \id_ex_buffer|EX_rs1_ind~1 (
// Equation(s):
// \id_ex_buffer|EX_rs1_ind~1_combout  = (\if_id_buffer|ID_rs1_ind [1] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|SDU|id_ex_flush~7_combout ),
	.datac(\rst~input_o ),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs1_ind~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1_ind~1 .lut_mask = 16'h8088;
defparam \id_ex_buffer|EX_rs1_ind~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y7_N5
dffeas \id_ex_buffer|EX_rs1_ind[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs1_ind~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs1_ind [1]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1_ind[1] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs1_ind[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N28
cycloneive_lcell_comb \id_ex_buffer|EX_rs1_ind~0 (
// Equation(s):
// \id_ex_buffer|EX_rs1_ind~0_combout  = (\if_id_buffer|ID_rs1_ind [0] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|SDU|id_ex_flush~7_combout ),
	.datac(\rst~input_o ),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs1_ind~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1_ind~0 .lut_mask = 16'h8088;
defparam \id_ex_buffer|EX_rs1_ind~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y7_N29
dffeas \id_ex_buffer|EX_rs1_ind[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs1_ind~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs1_ind [0]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1_ind[0] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs1_ind[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N20
cycloneive_lcell_comb \FA|forwardA~0 (
// Equation(s):
// \FA|forwardA~0_combout  = (\ex_mem_buffer|MEM_rd_ind [0] & ((\ex_mem_buffer|MEM_rd_ind [1] $ (\id_ex_buffer|EX_rs1_ind [1])) # (!\id_ex_buffer|EX_rs1_ind [0]))) # (!\ex_mem_buffer|MEM_rd_ind [0] & ((\id_ex_buffer|EX_rs1_ind [0]) # 
// (\ex_mem_buffer|MEM_rd_ind [1] $ (\id_ex_buffer|EX_rs1_ind [1]))))

	.dataa(\ex_mem_buffer|MEM_rd_ind [0]),
	.datab(\ex_mem_buffer|MEM_rd_ind [1]),
	.datac(\id_ex_buffer|EX_rs1_ind [1]),
	.datad(\id_ex_buffer|EX_rs1_ind [0]),
	.cin(gnd),
	.combout(\FA|forwardA~0_combout ),
	.cout());
// synopsys translate_off
defparam \FA|forwardA~0 .lut_mask = 16'h7DBE;
defparam \FA|forwardA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N6
cycloneive_lcell_comb \id_ex_buffer|EX_rs1_ind~2 (
// Equation(s):
// \id_ex_buffer|EX_rs1_ind~2_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\if_id_buffer|ID_rs1_ind [2] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\id_stage|SDU|id_ex_flush~7_combout ),
	.datac(\rst~input_o ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs1_ind~2_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1_ind~2 .lut_mask = 16'hC400;
defparam \id_ex_buffer|EX_rs1_ind~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y7_N19
dffeas \id_ex_buffer|EX_rs1_ind[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer|EX_rs1_ind~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs1_ind [2]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1_ind[2] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs1_ind[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N24
cycloneive_lcell_comb \id_ex_buffer|EX_rs1_ind~3 (
// Equation(s):
// \id_ex_buffer|EX_rs1_ind~3_combout  = (\if_id_buffer|ID_rs1_ind [3] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\rst~input_o ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|SDU|id_ex_flush~7_combout ),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs1_ind~3_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1_ind~3 .lut_mask = 16'h80C0;
defparam \id_ex_buffer|EX_rs1_ind~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y7_N3
dffeas \id_ex_buffer|EX_rs1_ind[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer|EX_rs1_ind~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs1_ind [3]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1_ind[3] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs1_ind[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N18
cycloneive_lcell_comb \FA|forwardA~1 (
// Equation(s):
// \FA|forwardA~1_combout  = (\ex_mem_buffer|MEM_rd_ind [3] & ((\ex_mem_buffer|MEM_rd_ind [2] $ (\id_ex_buffer|EX_rs1_ind [2])) # (!\id_ex_buffer|EX_rs1_ind [3]))) # (!\ex_mem_buffer|MEM_rd_ind [3] & ((\id_ex_buffer|EX_rs1_ind [3]) # 
// (\ex_mem_buffer|MEM_rd_ind [2] $ (\id_ex_buffer|EX_rs1_ind [2]))))

	.dataa(\ex_mem_buffer|MEM_rd_ind [3]),
	.datab(\ex_mem_buffer|MEM_rd_ind [2]),
	.datac(\id_ex_buffer|EX_rs1_ind [2]),
	.datad(\id_ex_buffer|EX_rs1_ind [3]),
	.cin(gnd),
	.combout(\FA|forwardA~1_combout ),
	.cout());
// synopsys translate_off
defparam \FA|forwardA~1 .lut_mask = 16'h7DBE;
defparam \FA|forwardA~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N0
cycloneive_lcell_comb \ex_stage|alu_oper1|sel1|out[21]~8 (
// Equation(s):
// \ex_stage|alu_oper1|sel1|out[21]~8_combout  = (!\FA|Equal0~1_combout  & ((\FA|forwardA~2_combout ) # ((\FA|forwardA~0_combout ) # (\FA|forwardA~1_combout ))))

	.dataa(\FA|forwardA~2_combout ),
	.datab(\FA|forwardA~0_combout ),
	.datac(\FA|forwardA~1_combout ),
	.datad(\FA|Equal0~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|sel1|out[21]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|sel1|out[21]~8 .lut_mask = 16'h00FE;
defparam \ex_stage|alu_oper1|sel1|out[21]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N2
cycloneive_lcell_comb \FA|forwardA~5 (
// Equation(s):
// \FA|forwardA~5_combout  = (\mem_wb_buffer|WB_rd_ind [3] & ((\mem_wb_buffer|WB_rd_ind [2] $ (\id_ex_buffer|EX_rs1_ind [2])) # (!\id_ex_buffer|EX_rs1_ind [3]))) # (!\mem_wb_buffer|WB_rd_ind [3] & ((\id_ex_buffer|EX_rs1_ind [3]) # (\mem_wb_buffer|WB_rd_ind 
// [2] $ (\id_ex_buffer|EX_rs1_ind [2]))))

	.dataa(\mem_wb_buffer|WB_rd_ind [3]),
	.datab(\mem_wb_buffer|WB_rd_ind [2]),
	.datac(\id_ex_buffer|EX_rs1_ind [3]),
	.datad(\id_ex_buffer|EX_rs1_ind [2]),
	.cin(gnd),
	.combout(\FA|forwardA~5_combout ),
	.cout());
// synopsys translate_off
defparam \FA|forwardA~5 .lut_mask = 16'h7BDE;
defparam \FA|forwardA~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N30
cycloneive_lcell_comb \FA|forwardA~6 (
// Equation(s):
// \FA|forwardA~6_combout  = ((\id_ex_buffer|EX_rs1_ind [4] $ (\mem_wb_buffer|WB_rd_ind [4])) # (!\mem_wb_buffer|WB_rd_indzero~q )) # (!\mem_wb_buffer|WB_regwrite~q )

	.dataa(\mem_wb_buffer|WB_regwrite~q ),
	.datab(\id_ex_buffer|EX_rs1_ind [4]),
	.datac(\mem_wb_buffer|WB_rd_ind [4]),
	.datad(\mem_wb_buffer|WB_rd_indzero~q ),
	.cin(gnd),
	.combout(\FA|forwardA~6_combout ),
	.cout());
// synopsys translate_off
defparam \FA|forwardA~6 .lut_mask = 16'h7DFF;
defparam \FA|forwardA~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N8
cycloneive_lcell_comb \FA|forwardA~4 (
// Equation(s):
// \FA|forwardA~4_combout  = (\mem_wb_buffer|WB_rd_ind [1] & ((\id_ex_buffer|EX_rs1_ind [0] $ (\mem_wb_buffer|WB_rd_ind [0])) # (!\id_ex_buffer|EX_rs1_ind [1]))) # (!\mem_wb_buffer|WB_rd_ind [1] & ((\id_ex_buffer|EX_rs1_ind [1]) # (\id_ex_buffer|EX_rs1_ind 
// [0] $ (\mem_wb_buffer|WB_rd_ind [0]))))

	.dataa(\mem_wb_buffer|WB_rd_ind [1]),
	.datab(\id_ex_buffer|EX_rs1_ind [0]),
	.datac(\id_ex_buffer|EX_rs1_ind [1]),
	.datad(\mem_wb_buffer|WB_rd_ind [0]),
	.cin(gnd),
	.combout(\FA|forwardA~4_combout ),
	.cout());
// synopsys translate_off
defparam \FA|forwardA~4 .lut_mask = 16'h7BDE;
defparam \FA|forwardA~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N24
cycloneive_lcell_comb \FA|forwardA~3 (
// Equation(s):
// \FA|forwardA~3_combout  = (\FA|forwardA~2_combout ) # ((\FA|forwardA~0_combout ) # (\FA|forwardA~1_combout ))

	.dataa(\FA|forwardA~2_combout ),
	.datab(\FA|forwardA~0_combout ),
	.datac(gnd),
	.datad(\FA|forwardA~1_combout ),
	.cin(gnd),
	.combout(\FA|forwardA~3_combout ),
	.cout());
// synopsys translate_off
defparam \FA|forwardA~3 .lut_mask = 16'hFFEE;
defparam \FA|forwardA~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N6
cycloneive_lcell_comb \FA|forwardA~7 (
// Equation(s):
// \FA|forwardA~7_combout  = (\FA|forwardA~5_combout ) # ((\FA|forwardA~6_combout ) # ((\FA|forwardA~4_combout ) # (!\FA|forwardA~3_combout )))

	.dataa(\FA|forwardA~5_combout ),
	.datab(\FA|forwardA~6_combout ),
	.datac(\FA|forwardA~4_combout ),
	.datad(\FA|forwardA~3_combout ),
	.cin(gnd),
	.combout(\FA|forwardA~7_combout ),
	.cout());
// synopsys translate_off
defparam \FA|forwardA~7 .lut_mask = 16'hFEFF;
defparam \FA|forwardA~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y7_N4
cycloneive_lcell_comb \ex_stage|alu_oper1|out[0]~21 (
// Equation(s):
// \ex_stage|alu_oper1|out[0]~21_combout  = (\ex_stage|alu_oper1|sel1|out[21]~8_combout  & ((\FA|forwardA~7_combout  & (\id_ex_buffer|EX_rs1 [0])) # (!\FA|forwardA~7_combout  & ((\wb_stage|wdata_to_reg_file[0]~10_combout )))))

	.dataa(\id_ex_buffer|EX_rs1 [0]),
	.datab(\wb_stage|wdata_to_reg_file[0]~10_combout ),
	.datac(\ex_stage|alu_oper1|sel1|out[21]~8_combout ),
	.datad(\FA|forwardA~7_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[0]~21 .lut_mask = 16'hA0C0;
defparam \ex_stage|alu_oper1|out[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N14
cycloneive_lcell_comb \id_ex_buffer|EX_PC~10 (
// Equation(s):
// \id_ex_buffer|EX_PC~10_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\if_id_buffer|ID_PC [0] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\rst~input_o ),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\id_stage|SDU|id_ex_flush~7_combout ),
	.datad(\if_id_buffer|ID_PC [0]),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_PC~10_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_PC~10 .lut_mask = 16'hB000;
defparam \id_ex_buffer|EX_PC~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y5_N15
dffeas \id_ex_buffer|EX_PC[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PC~10_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PC[0] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y7_N2
cycloneive_lcell_comb \ex_stage|alu_oper1|out[0]~20 (
// Equation(s):
// \ex_stage|alu_oper1|out[0]~20_combout  = (\FA|Equal0~1_combout  & (((\id_ex_buffer|EX_PC [0])))) # (!\FA|Equal0~1_combout  & (!\FA|forwardA~3_combout  & (\ex_mem_buffer|MEM_ALU_OUT [0])))

	.dataa(\FA|Equal0~1_combout ),
	.datab(\FA|forwardA~3_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [0]),
	.datad(\id_ex_buffer|EX_PC [0]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[0]~20 .lut_mask = 16'hBA10;
defparam \ex_stage|alu_oper1|out[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y7_N18
cycloneive_lcell_comb \ex_stage|alu_oper1|out[0] (
// Equation(s):
// \ex_stage|alu_oper1|out [0] = (\ex_stage|alu_oper1|out[0]~21_combout ) # (\ex_stage|alu_oper1|out[0]~20_combout )

	.dataa(gnd),
	.datab(\ex_stage|alu_oper1|out[0]~21_combout ),
	.datac(gnd),
	.datad(\ex_stage|alu_oper1|out[0]~20_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out [0]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[0] .lut_mask = 16'hFFCC;
defparam \ex_stage|alu_oper1|out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y9_N16
cycloneive_lcell_comb \ex_stage|alu|Add0~14 (
// Equation(s):
// \ex_stage|alu|Add0~14_cout  = CARRY(\ex_stage|alu_oper|ALU_OP [0])

	.dataa(gnd),
	.datab(\ex_stage|alu_oper|ALU_OP [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ex_stage|alu|Add0~14_cout ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~14 .lut_mask = 16'h00CC;
defparam \ex_stage|alu|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y9_N18
cycloneive_lcell_comb \ex_stage|alu|Add0~15 (
// Equation(s):
// \ex_stage|alu|Add0~15_combout  = (\ex_stage|alu|Add0~12_combout  & ((\ex_stage|alu_oper1|out [0] & (\ex_stage|alu|Add0~14_cout  & VCC)) # (!\ex_stage|alu_oper1|out [0] & (!\ex_stage|alu|Add0~14_cout )))) # (!\ex_stage|alu|Add0~12_combout  & 
// ((\ex_stage|alu_oper1|out [0] & (!\ex_stage|alu|Add0~14_cout )) # (!\ex_stage|alu_oper1|out [0] & ((\ex_stage|alu|Add0~14_cout ) # (GND)))))
// \ex_stage|alu|Add0~16  = CARRY((\ex_stage|alu|Add0~12_combout  & (!\ex_stage|alu_oper1|out [0] & !\ex_stage|alu|Add0~14_cout )) # (!\ex_stage|alu|Add0~12_combout  & ((!\ex_stage|alu|Add0~14_cout ) # (!\ex_stage|alu_oper1|out [0]))))

	.dataa(\ex_stage|alu|Add0~12_combout ),
	.datab(\ex_stage|alu_oper1|out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~14_cout ),
	.combout(\ex_stage|alu|Add0~15_combout ),
	.cout(\ex_stage|alu|Add0~16 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~15 .lut_mask = 16'h9617;
defparam \ex_stage|alu|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y2_N4
cycloneive_lcell_comb \ex_stage|alu|Mux2~0 (
// Equation(s):
// \ex_stage|alu|Mux2~0_combout  = (\ex_stage|alu_oper|ALU_OP [0] & ((\ex_stage|alu_oper1|out[0]~21_combout ) # ((\ex_stage|alu_oper1|out[0]~20_combout ) # (\ex_stage|alu_oper2|out~32_combout )))) # (!\ex_stage|alu_oper|ALU_OP [0] & 
// (\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu_oper1|out[0]~21_combout ) # (\ex_stage|alu_oper1|out[0]~20_combout ))))

	.dataa(\ex_stage|alu_oper|ALU_OP [0]),
	.datab(\ex_stage|alu_oper1|out[0]~21_combout ),
	.datac(\ex_stage|alu_oper1|out[0]~20_combout ),
	.datad(\ex_stage|alu_oper2|out~32_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux2~0 .lut_mask = 16'hFEA8;
defparam \ex_stage|alu|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y2_N10
cycloneive_lcell_comb \ex_stage|alu|Mux2~1 (
// Equation(s):
// \ex_stage|alu|Mux2~1_combout  = (!\ex_stage|alu_oper|ALU_OP [2] & ((\ex_stage|alu_oper|ALU_OP [1] & ((\ex_stage|alu|Mux2~0_combout ))) # (!\ex_stage|alu_oper|ALU_OP [1] & (\ex_stage|alu|Add0~15_combout ))))

	.dataa(\ex_stage|alu|Add0~15_combout ),
	.datab(\ex_stage|alu_oper|ALU_OP [2]),
	.datac(\ex_stage|alu_oper|ALU_OP [1]),
	.datad(\ex_stage|alu|Mux2~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux2~1 .lut_mask = 16'h3202;
defparam \ex_stage|alu|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y2_N2
cycloneive_lcell_comb \ex_stage|alu_oper|WideOr2~0 (
// Equation(s):
// \ex_stage|alu_oper|WideOr2~0_combout  = (!\id_ex_buffer|EX_opcode [2] & (\id_ex_buffer|EX_opcode [1] & ((!\id_ex_buffer|EX_opcode [6]) # (!\id_ex_buffer|EX_opcode [0]))))

	.dataa(\id_ex_buffer|EX_opcode [0]),
	.datab(\id_ex_buffer|EX_opcode [2]),
	.datac(\id_ex_buffer|EX_opcode [6]),
	.datad(\id_ex_buffer|EX_opcode [1]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|WideOr2~0 .lut_mask = 16'h1300;
defparam \ex_stage|alu_oper|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y2_N0
cycloneive_lcell_comb \ex_stage|alu_oper|WideOr2~1 (
// Equation(s):
// \ex_stage|alu_oper|WideOr2~1_combout  = (\ex_stage|alu_oper|WideOr2~0_combout  & (!\id_ex_buffer|EX_opcode [4] & (\id_ex_buffer|EX_opcode [5] & \id_ex_buffer|EX_opcode [3])))

	.dataa(\ex_stage|alu_oper|WideOr2~0_combout ),
	.datab(\id_ex_buffer|EX_opcode [4]),
	.datac(\id_ex_buffer|EX_opcode [5]),
	.datad(\id_ex_buffer|EX_opcode [3]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|WideOr2~1 .lut_mask = 16'h2000;
defparam \ex_stage|alu_oper|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y2_N14
cycloneive_lcell_comb \ex_stage|alu_oper|ALU_OP[3] (
// Equation(s):
// \ex_stage|alu_oper|ALU_OP [3] = (\ex_stage|alu_oper|WideOr0~6_combout  & (\ex_stage|alu_oper|WideOr2~1_combout )) # (!\ex_stage|alu_oper|WideOr0~6_combout  & ((\ex_stage|alu_oper|ALU_OP [3])))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper|WideOr2~1_combout ),
	.datac(\ex_stage|alu_oper|ALU_OP [3]),
	.datad(\ex_stage|alu_oper|WideOr0~6_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|ALU_OP [3]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|ALU_OP[3] .lut_mask = 16'hCCF0;
defparam \ex_stage|alu_oper|ALU_OP[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y7_N8
cycloneive_lcell_comb \id_ex_buffer|EX_PC~11 (
// Equation(s):
// \id_ex_buffer|EX_PC~11_combout  = (\if_id_buffer|ID_PC [1] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\rst~input_o ),
	.datac(\if_id_buffer|ID_PC [1]),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_PC~11_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_PC~11 .lut_mask = 16'hD000;
defparam \id_ex_buffer|EX_PC~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y7_N29
dffeas \id_ex_buffer|EX_PC[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer|EX_PC~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PC[1] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y7_N10
cycloneive_lcell_comb \ex_stage|alu_oper1|out[1]~22 (
// Equation(s):
// \ex_stage|alu_oper1|out[1]~22_combout  = (\FA|Equal0~1_combout  & (\id_ex_buffer|EX_PC [1])) # (!\FA|Equal0~1_combout  & (((!\FA|forwardA~3_combout  & \ex_mem_buffer|MEM_ALU_OUT [1]))))

	.dataa(\id_ex_buffer|EX_PC [1]),
	.datab(\FA|forwardA~3_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [1]),
	.datad(\FA|Equal0~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[1]~22 .lut_mask = 16'hAA30;
defparam \ex_stage|alu_oper1|out[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y11_N6
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT~11 (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT~11_combout  = (\ex_mem_buffer|MEM_ALU_OUT [1] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(gnd),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [1]),
	.datac(\rst~input_o ),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT~11_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT~11 .lut_mask = 16'hC0CC;
defparam \mem_wb_buffer|WB_ALU_OUT~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y11_N7
dffeas \mem_wb_buffer|WB_ALU_OUT[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[1] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y3_N6
cycloneive_lcell_comb \id_stage|immed_gen|Equal12~0 (
// Equation(s):
// \id_stage|immed_gen|Equal12~0_combout  = (\if_id_buffer|ID_opcode [5] & (!\if_id_buffer|ID_opcode [4] & (\if_id_buffer|ID_opcode [6] & \EDU|excep_flag~0_combout )))

	.dataa(\if_id_buffer|ID_opcode [5]),
	.datab(\if_id_buffer|ID_opcode [4]),
	.datac(\if_id_buffer|ID_opcode [6]),
	.datad(\EDU|excep_flag~0_combout ),
	.cin(gnd),
	.combout(\id_stage|immed_gen|Equal12~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|Equal12~0 .lut_mask = 16'h2000;
defparam \id_stage|immed_gen|Equal12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y3_N30
cycloneive_lcell_comb \id_ex_buffer|EX_memread~0 (
// Equation(s):
// \id_ex_buffer|EX_memread~0_combout  = (!\id_stage|flush~combout  & (!\if_id_buffer|ID_opcode [3] & (\if_id_buffer|ID_opcode [0] & \id_stage|immed_gen|Equal12~0_combout )))

	.dataa(\id_stage|flush~combout ),
	.datab(\if_id_buffer|ID_opcode [3]),
	.datac(\if_id_buffer|ID_opcode [0]),
	.datad(\id_stage|immed_gen|Equal12~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_memread~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_memread~0 .lut_mask = 16'h1000;
defparam \id_ex_buffer|EX_memread~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y3_N31
dffeas \id_ex_buffer|EX_memread (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_memread~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_memread~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_memread .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_memread .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N14
cycloneive_lcell_comb \ex_mem_buffer|MEM_memread~0 (
// Equation(s):
// \ex_mem_buffer|MEM_memread~0_combout  = (\id_ex_buffer|EX_memread~q  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\id_ex_buffer|EX_memread~q ),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_memread~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_memread~0 .lut_mask = 16'hA2A2;
defparam \ex_mem_buffer|MEM_memread~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y7_N15
dffeas \ex_mem_buffer|MEM_memread (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_memread~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_memread~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_memread .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_memread .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N2
cycloneive_lcell_comb \mem_wb_buffer|WB_memread~0 (
// Equation(s):
// \mem_wb_buffer|WB_memread~0_combout  = (\ex_mem_buffer|MEM_memread~q  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\rst~input_o ),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\ex_mem_buffer|MEM_memread~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_memread~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_memread~0 .lut_mask = 16'hB0B0;
defparam \mem_wb_buffer|WB_memread~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y7_N3
dffeas \mem_wb_buffer|WB_memread (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_memread~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_memread~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_memread .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_memread .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N26
cycloneive_lcell_comb \ex_stage|alu_oper1|sel1|out[21]~9 (
// Equation(s):
// \ex_stage|alu_oper1|sel1|out[21]~9_combout  = (\FA|forwardA~3_combout ) # ((\id_ex_buffer|EX_opcode [6] & (\ex_stage|Equal1~0_combout  & \FA|Equal0~0_combout )))

	.dataa(\id_ex_buffer|EX_opcode [6]),
	.datab(\FA|forwardA~3_combout ),
	.datac(\ex_stage|Equal1~0_combout ),
	.datad(\FA|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|sel1|out[21]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|sel1|out[21]~9 .lut_mask = 16'hECCC;
defparam \ex_stage|alu_oper1|sel1|out[21]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N18
cycloneive_lcell_comb \id_ex_buffer|EX_PC~12 (
// Equation(s):
// \id_ex_buffer|EX_PC~12_combout  = (\if_id_buffer|ID_PC [2] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\if_id_buffer|ID_PC [2]),
	.datac(\rst~input_o ),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_PC~12_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_PC~12 .lut_mask = 16'hC400;
defparam \id_ex_buffer|EX_PC~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y6_N19
dffeas \id_ex_buffer|EX_PC[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PC~12_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PC[2] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y2_N26
cycloneive_lcell_comb \FA|Equal0~2 (
// Equation(s):
// \FA|Equal0~2_combout  = (!\id_ex_buffer|EX_opcode [4] & (!\id_ex_buffer|EX_opcode [2] & (\id_ex_buffer|EX_opcode [6] & !\id_ex_buffer|EX_opcode [5])))

	.dataa(\id_ex_buffer|EX_opcode [4]),
	.datab(\id_ex_buffer|EX_opcode [2]),
	.datac(\id_ex_buffer|EX_opcode [6]),
	.datad(\id_ex_buffer|EX_opcode [5]),
	.cin(gnd),
	.combout(\FA|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \FA|Equal0~2 .lut_mask = 16'h0010;
defparam \FA|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N28
cycloneive_lcell_comb \ex_stage|alu_oper1|out~24 (
// Equation(s):
// \ex_stage|alu_oper1|out~24_combout  = (\id_ex_buffer|EX_opcode [0] & (\id_ex_buffer|EX_PC [2] & (\FA|Equal0~3_combout  & \FA|Equal0~2_combout )))

	.dataa(\id_ex_buffer|EX_opcode [0]),
	.datab(\id_ex_buffer|EX_PC [2]),
	.datac(\FA|Equal0~3_combout ),
	.datad(\FA|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out~24_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out~24 .lut_mask = 16'h8000;
defparam \ex_stage|alu_oper1|out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y11_N4
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT~12 (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT~12_combout  = (\ex_mem_buffer|MEM_ALU_OUT [2] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\ex_mem_buffer|MEM_ALU_OUT [2]),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT~12_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT~12 .lut_mask = 16'hF500;
defparam \mem_wb_buffer|WB_ALU_OUT~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y11_N5
dffeas \mem_wb_buffer|WB_ALU_OUT[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[2] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N10
cycloneive_lcell_comb \id_ex_buffer|EX_PC~14 (
// Equation(s):
// \id_ex_buffer|EX_PC~14_combout  = (\if_id_buffer|ID_PC [4] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\if_id_buffer|ID_PC [4]),
	.datac(\rst~input_o ),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_PC~14_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_PC~14 .lut_mask = 16'hC400;
defparam \id_ex_buffer|EX_PC~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y6_N11
dffeas \id_ex_buffer|EX_PC[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PC~14_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PC[4] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y6_N14
cycloneive_lcell_comb \ex_stage|alu_oper1|out~28 (
// Equation(s):
// \ex_stage|alu_oper1|out~28_combout  = (\id_ex_buffer|EX_opcode [6] & (\id_ex_buffer|EX_PC [4] & (\ex_stage|Equal1~0_combout  & \FA|Equal0~0_combout )))

	.dataa(\id_ex_buffer|EX_opcode [6]),
	.datab(\id_ex_buffer|EX_PC [4]),
	.datac(\ex_stage|Equal1~0_combout ),
	.datad(\FA|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out~28_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out~28 .lut_mask = 16'h8000;
defparam \ex_stage|alu_oper1|out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y10_N31
dffeas \id_stage|reg_file|reg_file[16][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[4]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y10_N29
dffeas \id_stage|reg_file|reg_file[24][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[4]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y10_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~306 (
// Equation(s):
// \id_stage|reg_file|rd_data1~306_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[24][4]~q ))) # (!\if_id_buffer|ID_rs1_ind [3] 
// & (\id_stage|reg_file|reg_file[16][4]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[16][4]~q ),
	.datac(\id_stage|reg_file|reg_file[24][4]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~306_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~306 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y9_N3
dffeas \id_stage|reg_file|reg_file[28][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[4]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y9_N13
dffeas \id_stage|reg_file|reg_file[20][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[4]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y9_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~307 (
// Equation(s):
// \id_stage|reg_file|rd_data1~307_combout  = (\id_stage|reg_file|rd_data1~306_combout  & ((\id_stage|reg_file|reg_file[28][4]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|rd_data1~306_combout  & (((\id_stage|reg_file|reg_file[20][4]~q  & 
// \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|rd_data1~306_combout ),
	.datab(\id_stage|reg_file|reg_file[28][4]~q ),
	.datac(\id_stage|reg_file|reg_file[20][4]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~307_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~307 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|rd_data1~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y12_N27
dffeas \id_stage|reg_file|reg_file[30][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[4]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y12_N13
dffeas \id_stage|reg_file|reg_file[26][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[4]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y12_N11
dffeas \id_stage|reg_file|reg_file[18][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[4]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y12_N17
dffeas \id_stage|reg_file|reg_file[22][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[4]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~304 (
// Equation(s):
// \id_stage|reg_file|rd_data1~304_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[22][4]~q ))) # (!\if_id_buffer|ID_rs1_ind [2] 
// & (\id_stage|reg_file|reg_file[18][4]~q ))))

	.dataa(\id_stage|reg_file|reg_file[18][4]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[22][4]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~304_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~304 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y12_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~305 (
// Equation(s):
// \id_stage|reg_file|rd_data1~305_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|rd_data1~304_combout  & (\id_stage|reg_file|reg_file[30][4]~q )) # (!\id_stage|reg_file|rd_data1~304_combout  & ((\id_stage|reg_file|reg_file[26][4]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|rd_data1~304_combout ))))

	.dataa(\id_stage|reg_file|reg_file[30][4]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[26][4]~q ),
	.datad(\id_stage|reg_file|rd_data1~304_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~305_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~305 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~308 (
// Equation(s):
// \id_stage|reg_file|rd_data1~308_combout  = (\if_id_buffer|ID_rs1_ind [0] & (\if_id_buffer|ID_rs1_ind [1])) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~305_combout ))) # (!\if_id_buffer|ID_rs1_ind [1] & 
// (\id_stage|reg_file|rd_data1~307_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|rd_data1~307_combout ),
	.datad(\id_stage|reg_file|rd_data1~305_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~308_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~308 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data1~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y5_N15
dffeas \id_stage|reg_file|reg_file[31][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[4]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N17
dffeas \id_stage|reg_file|reg_file[27][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[4]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N7
dffeas \id_stage|reg_file|reg_file[19][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[4]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N21
dffeas \id_stage|reg_file|reg_file[23][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[4]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y5_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~309 (
// Equation(s):
// \id_stage|reg_file|rd_data1~309_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[23][4]~q ))) # (!\if_id_buffer|ID_rs1_ind [2] 
// & (\id_stage|reg_file|reg_file[19][4]~q ))))

	.dataa(\id_stage|reg_file|reg_file[19][4]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[23][4]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~309_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~309 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y5_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~310 (
// Equation(s):
// \id_stage|reg_file|rd_data1~310_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|rd_data1~309_combout  & (\id_stage|reg_file|reg_file[31][4]~q )) # (!\id_stage|reg_file|rd_data1~309_combout  & ((\id_stage|reg_file|reg_file[27][4]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|rd_data1~309_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[31][4]~q ),
	.datac(\id_stage|reg_file|reg_file[27][4]~q ),
	.datad(\id_stage|reg_file|rd_data1~309_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~310_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~310 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data1~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y11_N31
dffeas \id_stage|reg_file|reg_file[29][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[4]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y11_N21
dffeas \id_stage|reg_file|reg_file[21][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[4]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y12_N7
dffeas \id_stage|reg_file|reg_file[17][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[4]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y12_N9
dffeas \id_stage|reg_file|reg_file[25][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[4]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y12_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~302 (
// Equation(s):
// \id_stage|reg_file|rd_data1~302_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[25][4]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[17][4]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[17][4]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[25][4]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~302_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~302 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~303 (
// Equation(s):
// \id_stage|reg_file|rd_data1~303_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|rd_data1~302_combout  & (\id_stage|reg_file|reg_file[29][4]~q )) # (!\id_stage|reg_file|rd_data1~302_combout  & ((\id_stage|reg_file|reg_file[21][4]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|rd_data1~302_combout ))))

	.dataa(\id_stage|reg_file|reg_file[29][4]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[21][4]~q ),
	.datad(\id_stage|reg_file|rd_data1~302_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~303_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~303 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~311 (
// Equation(s):
// \id_stage|reg_file|rd_data1~311_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~308_combout  & (\id_stage|reg_file|rd_data1~310_combout )) # (!\id_stage|reg_file|rd_data1~308_combout  & ((\id_stage|reg_file|rd_data1~303_combout 
// ))))) # (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|rd_data1~308_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|rd_data1~308_combout ),
	.datac(\id_stage|reg_file|rd_data1~310_combout ),
	.datad(\id_stage|reg_file|rd_data1~303_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~311_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~311 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|rd_data1~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y5_N7
dffeas \id_stage|reg_file|reg_file[3][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[4]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N19
dffeas \id_stage|reg_file|reg_file[2][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[4]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y5_N25
dffeas \id_stage|reg_file|reg_file[1][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[4]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y4_N13
dffeas \id_stage|reg_file|reg_file[7][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[4]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y4_N27
dffeas \id_stage|reg_file|reg_file[5][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[4]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N31
dffeas \id_stage|reg_file|reg_file[4][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[4]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N1
dffeas \id_stage|reg_file|reg_file[6][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[4]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y3_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~312 (
// Equation(s):
// \id_stage|reg_file|rd_data1~312_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|reg_file[6][4]~q ) # (\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[4][4]~q  & ((!\if_id_buffer|ID_rs1_ind 
// [0]))))

	.dataa(\id_stage|reg_file|reg_file[4][4]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[6][4]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~312_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~312 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~313 (
// Equation(s):
// \id_stage|reg_file|rd_data1~313_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~312_combout  & (\id_stage|reg_file|reg_file[7][4]~q )) # (!\id_stage|reg_file|rd_data1~312_combout  & ((\id_stage|reg_file|reg_file[5][4]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|rd_data1~312_combout ))))

	.dataa(\id_stage|reg_file|reg_file[7][4]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[5][4]~q ),
	.datad(\id_stage|reg_file|rd_data1~312_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~313_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~313 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~314 (
// Equation(s):
// \id_stage|reg_file|rd_data1~314_combout  = (\id_stage|reg_file|rd_data1[16]~14_combout  & (((\id_stage|reg_file|rd_data1[16]~17_combout )))) # (!\id_stage|reg_file|rd_data1[16]~14_combout  & ((\id_stage|reg_file|rd_data1[16]~17_combout  & 
// ((\id_stage|reg_file|rd_data1~313_combout ))) # (!\id_stage|reg_file|rd_data1[16]~17_combout  & (\id_stage|reg_file|reg_file[1][4]~q ))))

	.dataa(\id_stage|reg_file|reg_file[1][4]~q ),
	.datab(\id_stage|reg_file|rd_data1~313_combout ),
	.datac(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.datad(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~314_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~314 .lut_mask = 16'hFC0A;
defparam \id_stage|reg_file|rd_data1~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~315 (
// Equation(s):
// \id_stage|reg_file|rd_data1~315_combout  = (\id_stage|reg_file|rd_data1[16]~14_combout  & ((\id_stage|reg_file|rd_data1~314_combout  & (\id_stage|reg_file|reg_file[3][4]~q )) # (!\id_stage|reg_file|rd_data1~314_combout  & 
// ((\id_stage|reg_file|reg_file[2][4]~q ))))) # (!\id_stage|reg_file|rd_data1[16]~14_combout  & (((\id_stage|reg_file|rd_data1~314_combout ))))

	.dataa(\id_stage|reg_file|reg_file[3][4]~q ),
	.datab(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.datac(\id_stage|reg_file|reg_file[2][4]~q ),
	.datad(\id_stage|reg_file|rd_data1~314_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~315_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~315 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~316 (
// Equation(s):
// \id_stage|reg_file|rd_data1~316_combout  = (\id_stage|reg_file|rd_data1[16]~13_combout  & ((\id_stage|reg_file|rd_data1[16]~2_combout ) # ((\id_stage|reg_file|rd_data1~311_combout )))) # (!\id_stage|reg_file|rd_data1[16]~13_combout  & 
// (!\id_stage|reg_file|rd_data1[16]~2_combout  & ((\id_stage|reg_file|rd_data1~315_combout ))))

	.dataa(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datac(\id_stage|reg_file|rd_data1~311_combout ),
	.datad(\id_stage|reg_file|rd_data1~315_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~316_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~316 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|rd_data1~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y8_N29
dffeas \id_stage|reg_file|reg_file[15][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\wb_stage|wdata_to_reg_file[4]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y7_N31
dffeas \id_stage|reg_file|reg_file[13][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[4]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y6_N29
dffeas \id_stage|reg_file|reg_file[14][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[4]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y6_N7
dffeas \id_stage|reg_file|reg_file[12][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[4]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~317 (
// Equation(s):
// \id_stage|reg_file|rd_data1~317_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0]) # ((\id_stage|reg_file|reg_file[14][4]~q )))) # (!\if_id_buffer|ID_rs1_ind [1] & (!\if_id_buffer|ID_rs1_ind [0] & 
// ((\id_stage|reg_file|reg_file[12][4]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[14][4]~q ),
	.datad(\id_stage|reg_file|reg_file[12][4]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~317_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~317 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|rd_data1~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y6_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~318 (
// Equation(s):
// \id_stage|reg_file|rd_data1~318_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~317_combout  & (\id_stage|reg_file|reg_file[15][4]~q )) # (!\id_stage|reg_file|rd_data1~317_combout  & ((\id_stage|reg_file|reg_file[13][4]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|rd_data1~317_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[15][4]~q ),
	.datac(\id_stage|reg_file|reg_file[13][4]~q ),
	.datad(\id_stage|reg_file|rd_data1~317_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~318_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~318 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data1~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y7_N23
dffeas \id_stage|reg_file|reg_file[10][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[4]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y7_N19
dffeas \id_stage|reg_file|reg_file[11][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[4]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y7_N1
dffeas \id_stage|reg_file|reg_file[9][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[4]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y10_N1
dffeas \id_stage|reg_file|reg_file[8][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[4]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~300 (
// Equation(s):
// \id_stage|reg_file|rd_data1~300_combout  = (\if_id_buffer|ID_rs1_ind [1] & (\if_id_buffer|ID_rs1_ind [0])) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|reg_file[9][4]~q )) # (!\if_id_buffer|ID_rs1_ind [0] & 
// ((\id_stage|reg_file|reg_file[8][4]~q )))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[9][4]~q ),
	.datad(\id_stage|reg_file|reg_file[8][4]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~300_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~300 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|rd_data1~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~301 (
// Equation(s):
// \id_stage|reg_file|rd_data1~301_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~300_combout  & ((\id_stage|reg_file|reg_file[11][4]~q ))) # (!\id_stage|reg_file|rd_data1~300_combout  & (\id_stage|reg_file|reg_file[10][4]~q )))) # 
// (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|rd_data1~300_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[10][4]~q ),
	.datac(\id_stage|reg_file|reg_file[11][4]~q ),
	.datad(\id_stage|reg_file|rd_data1~300_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~301_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~301 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data1~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~319 (
// Equation(s):
// \id_stage|reg_file|rd_data1~319_combout  = (\id_stage|reg_file|rd_data1~316_combout  & ((\id_stage|reg_file|rd_data1~318_combout ) # ((!\id_stage|reg_file|rd_data1[16]~2_combout )))) # (!\id_stage|reg_file|rd_data1~316_combout  & 
// (((\id_stage|reg_file|rd_data1[16]~2_combout  & \id_stage|reg_file|rd_data1~301_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~316_combout ),
	.datab(\id_stage|reg_file|rd_data1~318_combout ),
	.datac(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datad(\id_stage|reg_file|rd_data1~301_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~319_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~319 .lut_mask = 16'hDA8A;
defparam \id_stage|reg_file|rd_data1~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~320 (
// Equation(s):
// \id_stage|reg_file|rd_data1~320_combout  = (\id_stage|reg_file|always1~2_combout  & ((\wb_stage|wdata_to_reg_file[4]~14_combout ) # ((\id_stage|reg_file|rd_data1~319_combout  & !\id_stage|reg_file|rd_data1~25_combout )))) # 
// (!\id_stage|reg_file|always1~2_combout  & (\id_stage|reg_file|rd_data1~319_combout  & (!\id_stage|reg_file|rd_data1~25_combout )))

	.dataa(\id_stage|reg_file|always1~2_combout ),
	.datab(\id_stage|reg_file|rd_data1~319_combout ),
	.datac(\id_stage|reg_file|rd_data1~25_combout ),
	.datad(\wb_stage|wdata_to_reg_file[4]~14_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~320_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~320 .lut_mask = 16'hAE0C;
defparam \id_stage|reg_file|rd_data1~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y7_N9
dffeas \id_stage|reg_file|rd_data1[4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data1~320_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1[4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N30
cycloneive_lcell_comb \id_ex_buffer|EX_rs1~14 (
// Equation(s):
// \id_ex_buffer|EX_rs1~14_combout  = (\id_stage|reg_file|rd_data1 [4] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\rst~input_o ),
	.datab(\id_stage|reg_file|rd_data1 [4]),
	.datac(\id_stage|SDU|id_ex_flush~7_combout ),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs1~14_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1~14 .lut_mask = 16'h80C0;
defparam \id_ex_buffer|EX_rs1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y6_N17
dffeas \id_ex_buffer|EX_rs1[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer|EX_rs1~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1[4] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y6_N18
cycloneive_lcell_comb \ex_stage|alu_oper1|out[4]~29 (
// Equation(s):
// \ex_stage|alu_oper1|out[4]~29_combout  = (\ex_stage|alu_oper1|sel1|out[21]~8_combout  & ((\FA|forwardA~7_combout  & (\id_ex_buffer|EX_rs1 [4])) # (!\FA|forwardA~7_combout  & ((\wb_stage|wdata_to_reg_file[4]~14_combout )))))

	.dataa(\FA|forwardA~7_combout ),
	.datab(\id_ex_buffer|EX_rs1 [4]),
	.datac(\wb_stage|wdata_to_reg_file[4]~14_combout ),
	.datad(\ex_stage|alu_oper1|sel1|out[21]~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[4]~29 .lut_mask = 16'hD800;
defparam \ex_stage|alu_oper1|out[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y6_N30
cycloneive_lcell_comb \ex_stage|alu_oper1|out[4] (
// Equation(s):
// \ex_stage|alu_oper1|out [4] = (\ex_stage|alu_oper1|out~28_combout ) # ((\ex_stage|alu_oper1|out[4]~29_combout ) # ((!\ex_stage|alu_oper1|sel1|out[21]~9_combout  & \ex_mem_buffer|MEM_ALU_OUT [4])))

	.dataa(\ex_stage|alu_oper1|sel1|out[21]~9_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [4]),
	.datac(\ex_stage|alu_oper1|out~28_combout ),
	.datad(\ex_stage|alu_oper1|out[4]~29_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out [4]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[4] .lut_mask = 16'hFFF4;
defparam \ex_stage|alu_oper1|out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N26
cycloneive_lcell_comb \ex_stage|alu|Add0~8 (
// Equation(s):
// \ex_stage|alu|Add0~8_combout  = \ex_stage|alu_oper2|out~47_combout  $ (\ex_stage|alu_oper|ALU_OP [0])

	.dataa(\ex_stage|alu_oper2|out~47_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~8 .lut_mask = 16'h55AA;
defparam \ex_stage|alu|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y8_N7
dffeas \id_stage|reg_file|reg_file[6][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[3]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y9_N29
dffeas \id_stage|reg_file|reg_file[7][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[3]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y8_N5
dffeas \id_stage|reg_file|reg_file[5][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[3]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y8_N17
dffeas \id_stage|reg_file|reg_file[4][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[3]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y8_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~270 (
// Equation(s):
// \id_stage|reg_file|rd_data2~270_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|reg_file[5][3]~q ) # ((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|reg_file[4][3]~q  & !\if_id_buffer|ID_rs2_ind 
// [1]))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[5][3]~q ),
	.datac(\id_stage|reg_file|reg_file[4][3]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~270_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~270 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|rd_data2~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y9_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~271 (
// Equation(s):
// \id_stage|reg_file|rd_data2~271_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~270_combout  & ((\id_stage|reg_file|reg_file[7][3]~q ))) # (!\id_stage|reg_file|rd_data2~270_combout  & (\id_stage|reg_file|reg_file[6][3]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~270_combout ))))

	.dataa(\id_stage|reg_file|reg_file[6][3]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[7][3]~q ),
	.datad(\id_stage|reg_file|rd_data2~270_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~271_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~271 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y9_N11
dffeas \id_stage|reg_file|reg_file[3][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[3]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y6_N13
dffeas \id_stage|reg_file|reg_file[2][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[3]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y6_N11
dffeas \id_stage|reg_file|reg_file[1][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[3]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~272 (
// Equation(s):
// \id_stage|reg_file|rd_data2~272_combout  = (\id_stage|reg_file|rd_data2[0]~17_combout  & ((\id_stage|reg_file|reg_file[2][3]~q ) # ((\id_stage|reg_file|rd_data2[0]~16_combout )))) # (!\id_stage|reg_file|rd_data2[0]~17_combout  & 
// (((\id_stage|reg_file|reg_file[1][3]~q  & !\id_stage|reg_file|rd_data2[0]~16_combout ))))

	.dataa(\id_stage|reg_file|reg_file[2][3]~q ),
	.datab(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[1][3]~q ),
	.datad(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~272_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~272 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|rd_data2~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y9_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~273 (
// Equation(s):
// \id_stage|reg_file|rd_data2~273_combout  = (\id_stage|reg_file|rd_data2[0]~16_combout  & ((\id_stage|reg_file|rd_data2~272_combout  & ((\id_stage|reg_file|reg_file[3][3]~q ))) # (!\id_stage|reg_file|rd_data2~272_combout  & 
// (\id_stage|reg_file|rd_data2~271_combout )))) # (!\id_stage|reg_file|rd_data2[0]~16_combout  & (((\id_stage|reg_file|rd_data2~272_combout ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.datab(\id_stage|reg_file|rd_data2~271_combout ),
	.datac(\id_stage|reg_file|reg_file[3][3]~q ),
	.datad(\id_stage|reg_file|rd_data2~272_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~273_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~273 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y7_N5
dffeas \id_stage|reg_file|reg_file[9][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[3]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y7_N3
dffeas \id_stage|reg_file|reg_file[11][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[3]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y7_N11
dffeas \id_stage|reg_file|reg_file[10][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[3]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y7_N19
dffeas \id_stage|reg_file|reg_file[8][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[3]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~268 (
// Equation(s):
// \id_stage|reg_file|rd_data2~268_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|reg_file[10][3]~q )) # (!\if_id_buffer|ID_rs2_ind [1] & 
// ((\id_stage|reg_file|reg_file[8][3]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[10][3]~q ),
	.datac(\id_stage|reg_file|reg_file[8][3]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~268_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~268 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~269 (
// Equation(s):
// \id_stage|reg_file|rd_data2~269_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~268_combout  & ((\id_stage|reg_file|reg_file[11][3]~q ))) # (!\id_stage|reg_file|rd_data2~268_combout  & (\id_stage|reg_file|reg_file[9][3]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~268_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[9][3]~q ),
	.datac(\id_stage|reg_file|reg_file[11][3]~q ),
	.datad(\id_stage|reg_file|rd_data2~268_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~269_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~269 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y9_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~274 (
// Equation(s):
// \id_stage|reg_file|rd_data2~274_combout  = (\id_stage|reg_file|rd_data2[0]~10_combout  & (((\id_stage|reg_file|rd_data2[0]~13_combout )))) # (!\id_stage|reg_file|rd_data2[0]~10_combout  & ((\id_stage|reg_file|rd_data2[0]~13_combout  & 
// ((\id_stage|reg_file|rd_data2~269_combout ))) # (!\id_stage|reg_file|rd_data2[0]~13_combout  & (\id_stage|reg_file|rd_data2~273_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~273_combout ),
	.datab(\id_stage|reg_file|rd_data2~269_combout ),
	.datac(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.datad(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~274_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~274 .lut_mask = 16'hFC0A;
defparam \id_stage|reg_file|rd_data2~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y10_N23
dffeas \id_stage|reg_file|reg_file[15][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[3]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y6_N25
dffeas \id_stage|reg_file|reg_file[14][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[3]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y6_N19
dffeas \id_stage|reg_file|reg_file[12][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[3]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N31
dffeas \id_stage|reg_file|reg_file[13][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[3]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~275 (
// Equation(s):
// \id_stage|reg_file|rd_data2~275_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1]) # ((\id_stage|reg_file|reg_file[13][3]~q )))) # (!\if_id_buffer|ID_rs2_ind [0] & (!\if_id_buffer|ID_rs2_ind [1] & 
// (\id_stage|reg_file|reg_file[12][3]~q )))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[12][3]~q ),
	.datad(\id_stage|reg_file|reg_file[13][3]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~275_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~275 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|rd_data2~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~276 (
// Equation(s):
// \id_stage|reg_file|rd_data2~276_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~275_combout  & (\id_stage|reg_file|reg_file[15][3]~q )) # (!\id_stage|reg_file|rd_data2~275_combout  & ((\id_stage|reg_file|reg_file[14][3]~q ))))) # 
// (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~275_combout ))))

	.dataa(\id_stage|reg_file|reg_file[15][3]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[14][3]~q ),
	.datad(\id_stage|reg_file|rd_data2~275_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~276_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~276 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data2~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y5_N5
dffeas \id_stage|reg_file|reg_file[23][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[3]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N11
dffeas \id_stage|reg_file|reg_file[19][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[3]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y5_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~265 (
// Equation(s):
// \id_stage|reg_file|rd_data2~265_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[23][3]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[19][3]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[23][3]~q ),
	.datac(\id_stage|reg_file|reg_file[19][3]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~265_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~265 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y5_N5
dffeas \id_stage|reg_file|reg_file[27][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[3]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N3
dffeas \id_stage|reg_file|reg_file[31][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[3]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y5_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~266 (
// Equation(s):
// \id_stage|reg_file|rd_data2~266_combout  = (\id_stage|reg_file|rd_data2~265_combout  & (((\id_stage|reg_file|reg_file[31][3]~q ) # (!\if_id_buffer|ID_rs2_ind [3])))) # (!\id_stage|reg_file|rd_data2~265_combout  & (\id_stage|reg_file|reg_file[27][3]~q  & 
// ((\if_id_buffer|ID_rs2_ind [3]))))

	.dataa(\id_stage|reg_file|rd_data2~265_combout ),
	.datab(\id_stage|reg_file|reg_file[27][3]~q ),
	.datac(\id_stage|reg_file|reg_file[31][3]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~266_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~266 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|rd_data2~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y8_N7
dffeas \id_stage|reg_file|reg_file[30][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[3]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y8_N21
dffeas \id_stage|reg_file|reg_file[26][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[3]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y8_N13
dffeas \id_stage|reg_file|reg_file[22][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[3]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y8_N15
dffeas \id_stage|reg_file|reg_file[18][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[3]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y8_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~258 (
// Equation(s):
// \id_stage|reg_file|rd_data2~258_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][3]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[18][3]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][3]~q ),
	.datac(\id_stage|reg_file|reg_file[18][3]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~258_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~258 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~259 (
// Equation(s):
// \id_stage|reg_file|rd_data2~259_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|rd_data2~258_combout  & (\id_stage|reg_file|reg_file[30][3]~q )) # (!\id_stage|reg_file|rd_data2~258_combout  & ((\id_stage|reg_file|reg_file[26][3]~q ))))) # 
// (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|rd_data2~258_combout ))))

	.dataa(\id_stage|reg_file|reg_file[30][3]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[26][3]~q ),
	.datad(\id_stage|reg_file|rd_data2~258_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~259_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~259 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data2~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y11_N13
dffeas \id_stage|reg_file|reg_file[21][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[3]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y11_N27
dffeas \id_stage|reg_file|reg_file[29][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[3]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y11_N29
dffeas \id_stage|reg_file|reg_file[25][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[3]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y11_N19
dffeas \id_stage|reg_file|reg_file[17][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[3]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y11_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~260 (
// Equation(s):
// \id_stage|reg_file|rd_data2~260_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[25][3]~q )) # (!\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[17][3]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[25][3]~q ),
	.datac(\id_stage|reg_file|reg_file[17][3]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~260_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~260 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y11_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~261 (
// Equation(s):
// \id_stage|reg_file|rd_data2~261_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|rd_data2~260_combout  & ((\id_stage|reg_file|reg_file[29][3]~q ))) # (!\id_stage|reg_file|rd_data2~260_combout  & (\id_stage|reg_file|reg_file[21][3]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|rd_data2~260_combout ))))

	.dataa(\id_stage|reg_file|reg_file[21][3]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[29][3]~q ),
	.datad(\id_stage|reg_file|rd_data2~260_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~261_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~261 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y11_N9
dffeas \id_stage|reg_file|reg_file[20][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[3]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y10_N27
dffeas \id_stage|reg_file|reg_file[16][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[3]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y10_N17
dffeas \id_stage|reg_file|reg_file[24][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[3]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y10_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~262 (
// Equation(s):
// \id_stage|reg_file|rd_data2~262_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2]) # ((\id_stage|reg_file|reg_file[24][3]~q )))) # (!\if_id_buffer|ID_rs2_ind [3] & (!\if_id_buffer|ID_rs2_ind [2] & 
// (\id_stage|reg_file|reg_file[16][3]~q )))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[16][3]~q ),
	.datad(\id_stage|reg_file|reg_file[24][3]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~262_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~262 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|rd_data2~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y11_N11
dffeas \id_stage|reg_file|reg_file[28][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[3]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y11_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~263 (
// Equation(s):
// \id_stage|reg_file|rd_data2~263_combout  = (\id_stage|reg_file|rd_data2~262_combout  & (((\id_stage|reg_file|reg_file[28][3]~q ) # (!\if_id_buffer|ID_rs2_ind [2])))) # (!\id_stage|reg_file|rd_data2~262_combout  & (\id_stage|reg_file|reg_file[20][3]~q  & 
// ((\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[20][3]~q ),
	.datab(\id_stage|reg_file|rd_data2~262_combout ),
	.datac(\id_stage|reg_file|reg_file[28][3]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~263_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~263 .lut_mask = 16'hE2CC;
defparam \id_stage|reg_file|rd_data2~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y11_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~264 (
// Equation(s):
// \id_stage|reg_file|rd_data2~264_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1]) # ((\id_stage|reg_file|rd_data2~261_combout )))) # (!\if_id_buffer|ID_rs2_ind [0] & (!\if_id_buffer|ID_rs2_ind [1] & 
// ((\id_stage|reg_file|rd_data2~263_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|rd_data2~261_combout ),
	.datad(\id_stage|reg_file|rd_data2~263_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~264_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~264 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|rd_data2~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~267 (
// Equation(s):
// \id_stage|reg_file|rd_data2~267_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~264_combout  & (\id_stage|reg_file|rd_data2~266_combout )) # (!\id_stage|reg_file|rd_data2~264_combout  & ((\id_stage|reg_file|rd_data2~259_combout 
// ))))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~264_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|rd_data2~266_combout ),
	.datac(\id_stage|reg_file|rd_data2~259_combout ),
	.datad(\id_stage|reg_file|rd_data2~264_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~267_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~267 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data2~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~277 (
// Equation(s):
// \id_stage|reg_file|rd_data2~277_combout  = (\id_stage|reg_file|rd_data2~274_combout  & ((\id_stage|reg_file|rd_data2~276_combout ) # ((!\id_stage|reg_file|rd_data2[0]~10_combout )))) # (!\id_stage|reg_file|rd_data2~274_combout  & 
// (((\id_stage|reg_file|rd_data2~267_combout  & \id_stage|reg_file|rd_data2[0]~10_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~274_combout ),
	.datab(\id_stage|reg_file|rd_data2~276_combout ),
	.datac(\id_stage|reg_file|rd_data2~267_combout ),
	.datad(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~277_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~277 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|rd_data2~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~278 (
// Equation(s):
// \id_stage|reg_file|rd_data2~278_combout  = (\id_stage|reg_file|always2~2_combout  & ((\wb_stage|wdata_to_reg_file[3]~13_combout ) # ((!\id_stage|reg_file|rd_data2~25_combout  & \id_stage|reg_file|rd_data2~277_combout )))) # 
// (!\id_stage|reg_file|always2~2_combout  & (((!\id_stage|reg_file|rd_data2~25_combout  & \id_stage|reg_file|rd_data2~277_combout ))))

	.dataa(\id_stage|reg_file|always2~2_combout ),
	.datab(\wb_stage|wdata_to_reg_file[3]~13_combout ),
	.datac(\id_stage|reg_file|rd_data2~25_combout ),
	.datad(\id_stage|reg_file|rd_data2~277_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~278_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~278 .lut_mask = 16'h8F88;
defparam \id_stage|reg_file|rd_data2~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y9_N27
dffeas \id_stage|reg_file|rd_data2[3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data2~278_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2[3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y10_N24
cycloneive_lcell_comb \id_ex_buffer|EX_rs2~12 (
// Equation(s):
// \id_ex_buffer|EX_rs2~12_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\id_stage|reg_file|rd_data2 [3] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\rst~input_o ),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\id_stage|SDU|id_ex_flush~7_combout ),
	.datad(\id_stage|reg_file|rd_data2 [3]),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs2~12_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2~12 .lut_mask = 16'hB000;
defparam \id_ex_buffer|EX_rs2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y10_N25
dffeas \id_ex_buffer|EX_rs2[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs2~12_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2[3] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y5_N26
cycloneive_lcell_comb \if_id_buffer|ID_INST~12 (
// Equation(s):
// \if_id_buffer|ID_INST~12_combout  = (!\id_stage|SDU|if_id_flush~0_combout  & (\if_stage|inst_mem|InstMem~52_combout  & \if_stage|inst_mem|InstMem~12_combout ))

	.dataa(gnd),
	.datab(\id_stage|SDU|if_id_flush~0_combout ),
	.datac(\if_stage|inst_mem|InstMem~52_combout ),
	.datad(\if_stage|inst_mem|InstMem~12_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_INST~12_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_INST~12 .lut_mask = 16'h3000;
defparam \if_id_buffer|ID_INST~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y5_N27
dffeas \if_id_buffer|ID_INST[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_INST~12_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_INST [3]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_INST[3] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_INST[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y5_N0
cycloneive_lcell_comb \if_id_buffer|ID_INST~8 (
// Equation(s):
// \if_id_buffer|ID_INST~8_combout  = (!\id_stage|SDU|if_id_flush~0_combout  & (!\if_stage|pc_reg|addr_out [1] & \if_stage|inst_mem|InstMem~12_combout ))

	.dataa(gnd),
	.datab(\id_stage|SDU|if_id_flush~0_combout ),
	.datac(\if_stage|pc_reg|addr_out [1]),
	.datad(\if_stage|inst_mem|InstMem~12_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_INST~8_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_INST~8 .lut_mask = 16'h0300;
defparam \if_id_buffer|ID_INST~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y4_N18
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~99 (
// Equation(s):
// \if_stage|inst_mem|InstMem~99_combout  = (\if_stage|pc_reg|addr_out [2] & (\if_stage|pc_reg|addr_out [3] & (\if_stage|pc_reg|addr_out [0] $ (\if_stage|pc_reg|addr_out [5])))) # (!\if_stage|pc_reg|addr_out [2] & (\if_stage|pc_reg|addr_out [0] & 
// (\if_stage|pc_reg|addr_out [5])))

	.dataa(\if_stage|pc_reg|addr_out [0]),
	.datab(\if_stage|pc_reg|addr_out [5]),
	.datac(\if_stage|pc_reg|addr_out [3]),
	.datad(\if_stage|pc_reg|addr_out [2]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~99_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~99 .lut_mask = 16'h6088;
defparam \if_stage|inst_mem|InstMem~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y5_N2
cycloneive_lcell_comb \if_id_buffer|ID_INST~13 (
// Equation(s):
// \if_id_buffer|ID_INST~13_combout  = (\if_stage|pc_reg|addr_out [3] & (!\if_stage|pc_reg|addr_out [0] & (\if_stage|pc_reg|addr_out [2] & \if_stage|inst_mem|InstMem~22_combout )))

	.dataa(\if_stage|pc_reg|addr_out [3]),
	.datab(\if_stage|pc_reg|addr_out [0]),
	.datac(\if_stage|pc_reg|addr_out [2]),
	.datad(\if_stage|inst_mem|InstMem~22_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_INST~13_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_INST~13 .lut_mask = 16'h2000;
defparam \if_id_buffer|ID_INST~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y5_N16
cycloneive_lcell_comb \if_id_buffer|ID_INST~14 (
// Equation(s):
// \if_id_buffer|ID_INST~14_combout  = (\if_id_buffer|ID_INST~8_combout  & ((\if_id_buffer|ID_INST~13_combout ) # ((\if_stage|pc_reg|addr_out [4] & \if_stage|inst_mem|InstMem~99_combout ))))

	.dataa(\if_stage|pc_reg|addr_out [4]),
	.datab(\if_id_buffer|ID_INST~8_combout ),
	.datac(\if_stage|inst_mem|InstMem~99_combout ),
	.datad(\if_id_buffer|ID_INST~13_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_INST~14_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_INST~14 .lut_mask = 16'hCC80;
defparam \if_id_buffer|ID_INST~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y5_N17
dffeas \if_id_buffer|ID_INST[10] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_INST~14_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_INST [10]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_INST[10] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_INST[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y5_N22
cycloneive_lcell_comb \id_stage|immed_gen|Immed[3]~8 (
// Equation(s):
// \id_stage|immed_gen|Immed[3]~8_combout  = (\if_id_buffer|ID_INST [3] & ((\id_stage|immed_gen|Immed[10]~4_combout ) # ((\if_id_buffer|ID_INST [10] & !\id_stage|immed_gen|always0~11_combout )))) # (!\if_id_buffer|ID_INST [3] & (\if_id_buffer|ID_INST [10] & 
// (!\id_stage|immed_gen|always0~11_combout )))

	.dataa(\if_id_buffer|ID_INST [3]),
	.datab(\if_id_buffer|ID_INST [10]),
	.datac(\id_stage|immed_gen|always0~11_combout ),
	.datad(\id_stage|immed_gen|Immed[10]~4_combout ),
	.cin(gnd),
	.combout(\id_stage|immed_gen|Immed[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|Immed[3]~8 .lut_mask = 16'hAE0C;
defparam \id_stage|immed_gen|Immed[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y4_N28
cycloneive_lcell_comb \id_ex_buffer|EX_Immed~38 (
// Equation(s):
// \id_ex_buffer|EX_Immed~38_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\id_stage|immed_gen|Immed[3]~8_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\id_stage|SDU|id_ex_flush~7_combout ),
	.datab(\rst~input_o ),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\id_stage|immed_gen|Immed[3]~8_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_Immed~38_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed~38 .lut_mask = 16'h8A00;
defparam \id_ex_buffer|EX_Immed~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y7_N17
dffeas \id_ex_buffer|EX_Immed[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer|EX_Immed~38_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_Immed [3]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed[3] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_Immed[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y7_N16
cycloneive_lcell_comb \ex_stage|alu_oper2|out~37 (
// Equation(s):
// \ex_stage|alu_oper2|out~37_combout  = (\id_ex_buffer|EX_is_oper2_immed~q  & (\id_ex_buffer|EX_Immed [3] & !\FA|Equal0~1_combout ))

	.dataa(\id_ex_buffer|EX_is_oper2_immed~q ),
	.datab(gnd),
	.datac(\id_ex_buffer|EX_Immed [3]),
	.datad(\FA|Equal0~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~37_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~37 .lut_mask = 16'h00A0;
defparam \ex_stage|alu_oper2|out~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y10_N28
cycloneive_lcell_comb \ex_stage|alu_oper2|out~36 (
// Equation(s):
// \ex_stage|alu_oper2|out~36_combout  = (\ex_stage|alu_oper2|sel2|out~0_combout  & ((\FB|forwardB[0]~8_combout  & ((\wb_stage|wdata_to_reg_file[3]~13_combout ))) # (!\FB|forwardB[0]~8_combout  & (\ex_mem_buffer|MEM_ALU_OUT [3]))))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [3]),
	.datab(\wb_stage|wdata_to_reg_file[3]~13_combout ),
	.datac(\FB|forwardB[0]~8_combout ),
	.datad(\ex_stage|alu_oper2|sel2|out~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~36_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~36 .lut_mask = 16'hCA00;
defparam \ex_stage|alu_oper2|out~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y10_N2
cycloneive_lcell_comb \ex_stage|alu_oper2|out~38 (
// Equation(s):
// \ex_stage|alu_oper2|out~38_combout  = (\ex_stage|alu_oper2|out~37_combout ) # ((\ex_stage|alu_oper2|out~36_combout ) # ((\FB|forwardB[2]~9_combout  & \id_ex_buffer|EX_rs2 [3])))

	.dataa(\FB|forwardB[2]~9_combout ),
	.datab(\id_ex_buffer|EX_rs2 [3]),
	.datac(\ex_stage|alu_oper2|out~37_combout ),
	.datad(\ex_stage|alu_oper2|out~36_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~38_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~38 .lut_mask = 16'hFFF8;
defparam \ex_stage|alu_oper2|out~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N28
cycloneive_lcell_comb \ex_stage|alu|Add0~9 (
// Equation(s):
// \ex_stage|alu|Add0~9_combout  = \ex_stage|alu_oper|ALU_OP [0] $ (\ex_stage|alu_oper2|out~38_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\ex_stage|alu_oper2|out~38_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~9 .lut_mask = 16'h0FF0;
defparam \ex_stage|alu|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y10_N20
cycloneive_lcell_comb \ex_stage|alu_oper2|out~39 (
// Equation(s):
// \ex_stage|alu_oper2|out~39_combout  = (\ex_stage|alu_oper2|sel2|out~0_combout  & ((\FB|forwardB[0]~8_combout  & ((\wb_stage|wdata_to_reg_file[2]~12_combout ))) # (!\FB|forwardB[0]~8_combout  & (\ex_mem_buffer|MEM_ALU_OUT [2]))))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [2]),
	.datab(\wb_stage|wdata_to_reg_file[2]~12_combout ),
	.datac(\FB|forwardB[0]~8_combout ),
	.datad(\ex_stage|alu_oper2|sel2|out~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~39_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~39 .lut_mask = 16'hCA00;
defparam \ex_stage|alu_oper2|out~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y8_N5
dffeas \id_stage|reg_file|reg_file[9][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[2]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y7_N1
dffeas \id_stage|reg_file|reg_file[8][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[2]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~279 (
// Equation(s):
// \id_stage|reg_file|rd_data2~279_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|reg_file[9][2]~q ) # ((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|reg_file[8][2]~q  & !\if_id_buffer|ID_rs2_ind 
// [1]))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[9][2]~q ),
	.datac(\id_stage|reg_file|reg_file[8][2]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~279_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~279 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|rd_data2~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y7_N15
dffeas \id_stage|reg_file|reg_file[11][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[2]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y7_N29
dffeas \id_stage|reg_file|reg_file[10][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[2]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~280 (
// Equation(s):
// \id_stage|reg_file|rd_data2~280_combout  = (\id_stage|reg_file|rd_data2~279_combout  & ((\id_stage|reg_file|reg_file[11][2]~q ) # ((!\if_id_buffer|ID_rs2_ind [1])))) # (!\id_stage|reg_file|rd_data2~279_combout  & (((\id_stage|reg_file|reg_file[10][2]~q  & 
// \if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\id_stage|reg_file|rd_data2~279_combout ),
	.datab(\id_stage|reg_file|reg_file[11][2]~q ),
	.datac(\id_stage|reg_file|reg_file[10][2]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~280_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~280 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|rd_data2~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y11_N31
dffeas \id_stage|reg_file|reg_file[15][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\wb_stage|wdata_to_reg_file[2]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y8_N23
dffeas \id_stage|reg_file|reg_file[13][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[2]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N1
dffeas \id_stage|reg_file|reg_file[14][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[2]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y8_N13
dffeas \id_stage|reg_file|reg_file[12][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[2]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~296 (
// Equation(s):
// \id_stage|reg_file|rd_data2~296_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|reg_file[14][2]~q )) # (!\if_id_buffer|ID_rs2_ind [1] & 
// ((\id_stage|reg_file|reg_file[12][2]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[14][2]~q ),
	.datac(\id_stage|reg_file|reg_file[12][2]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~296_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~296 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~297 (
// Equation(s):
// \id_stage|reg_file|rd_data2~297_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~296_combout  & (\id_stage|reg_file|reg_file[15][2]~q )) # (!\id_stage|reg_file|rd_data2~296_combout  & ((\id_stage|reg_file|reg_file[13][2]~q ))))) # 
// (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~296_combout ))))

	.dataa(\id_stage|reg_file|reg_file[15][2]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[13][2]~q ),
	.datad(\id_stage|reg_file|rd_data2~296_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~297_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~297 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data2~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y4_N13
dffeas \id_stage|reg_file|reg_file[2][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[2]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N3
dffeas \id_stage|reg_file|reg_file[1][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[2]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N15
dffeas \id_stage|reg_file|reg_file[6][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[2]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N21
dffeas \id_stage|reg_file|reg_file[4][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[2]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~291 (
// Equation(s):
// \id_stage|reg_file|rd_data2~291_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|reg_file[6][2]~q )) # (!\if_id_buffer|ID_rs2_ind [1] & 
// ((\id_stage|reg_file|reg_file[4][2]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[6][2]~q ),
	.datac(\id_stage|reg_file|reg_file[4][2]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~291_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~291 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y4_N19
dffeas \id_stage|reg_file|reg_file[7][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[2]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y4_N29
dffeas \id_stage|reg_file|reg_file[5][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[2]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~292 (
// Equation(s):
// \id_stage|reg_file|rd_data2~292_combout  = (\id_stage|reg_file|rd_data2~291_combout  & (((\id_stage|reg_file|reg_file[7][2]~q )) # (!\if_id_buffer|ID_rs2_ind [0]))) # (!\id_stage|reg_file|rd_data2~291_combout  & (\if_id_buffer|ID_rs2_ind [0] & 
// ((\id_stage|reg_file|reg_file[5][2]~q ))))

	.dataa(\id_stage|reg_file|rd_data2~291_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[7][2]~q ),
	.datad(\id_stage|reg_file|reg_file[5][2]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~292_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~292 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|rd_data2~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y4_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~293 (
// Equation(s):
// \id_stage|reg_file|rd_data2~293_combout  = (\id_stage|reg_file|rd_data2[0]~17_combout  & (\id_stage|reg_file|rd_data2[0]~16_combout )) # (!\id_stage|reg_file|rd_data2[0]~17_combout  & ((\id_stage|reg_file|rd_data2[0]~16_combout  & 
// ((\id_stage|reg_file|rd_data2~292_combout ))) # (!\id_stage|reg_file|rd_data2[0]~16_combout  & (\id_stage|reg_file|reg_file[1][2]~q ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.datac(\id_stage|reg_file|reg_file[1][2]~q ),
	.datad(\id_stage|reg_file|rd_data2~292_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~293_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~293 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data2~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y4_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~294 (
// Equation(s):
// \id_stage|reg_file|rd_data2~294_combout  = (\id_stage|reg_file|rd_data2[0]~17_combout  & ((\id_stage|reg_file|rd_data2~293_combout  & ((\id_stage|reg_file|reg_file[3][2]~q ))) # (!\id_stage|reg_file|rd_data2~293_combout  & 
// (\id_stage|reg_file|reg_file[2][2]~q )))) # (!\id_stage|reg_file|rd_data2[0]~17_combout  & (((\id_stage|reg_file|rd_data2~293_combout ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.datab(\id_stage|reg_file|reg_file[2][2]~q ),
	.datac(\id_stage|reg_file|reg_file[3][2]~q ),
	.datad(\id_stage|reg_file|rd_data2~293_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~294_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~294 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y7_N29
dffeas \id_stage|reg_file|reg_file[21][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[2]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y7_N7
dffeas \id_stage|reg_file|reg_file[29][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[2]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y11_N13
dffeas \id_stage|reg_file|reg_file[25][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[2]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y11_N27
dffeas \id_stage|reg_file|reg_file[17][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[2]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y11_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~281 (
// Equation(s):
// \id_stage|reg_file|rd_data2~281_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[25][2]~q ) # ((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|reg_file[17][2]~q  & 
// !\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[25][2]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[17][2]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~281_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~281 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|rd_data2~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~282 (
// Equation(s):
// \id_stage|reg_file|rd_data2~282_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|rd_data2~281_combout  & ((\id_stage|reg_file|reg_file[29][2]~q ))) # (!\id_stage|reg_file|rd_data2~281_combout  & (\id_stage|reg_file|reg_file[21][2]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|rd_data2~281_combout ))))

	.dataa(\id_stage|reg_file|reg_file[21][2]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[29][2]~q ),
	.datad(\id_stage|reg_file|rd_data2~281_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~282_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~282 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y5_N9
dffeas \id_stage|reg_file|reg_file[23][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[2]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N15
dffeas \id_stage|reg_file|reg_file[19][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[2]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y5_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~288 (
// Equation(s):
// \id_stage|reg_file|rd_data2~288_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[23][2]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[19][2]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[23][2]~q ),
	.datac(\id_stage|reg_file|reg_file[19][2]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~288_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~288 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y5_N25
dffeas \id_stage|reg_file|reg_file[27][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[2]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N31
dffeas \id_stage|reg_file|reg_file[31][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[2]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y5_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~289 (
// Equation(s):
// \id_stage|reg_file|rd_data2~289_combout  = (\id_stage|reg_file|rd_data2~288_combout  & (((\id_stage|reg_file|reg_file[31][2]~q ) # (!\if_id_buffer|ID_rs2_ind [3])))) # (!\id_stage|reg_file|rd_data2~288_combout  & (\id_stage|reg_file|reg_file[27][2]~q  & 
// ((\if_id_buffer|ID_rs2_ind [3]))))

	.dataa(\id_stage|reg_file|rd_data2~288_combout ),
	.datab(\id_stage|reg_file|reg_file[27][2]~q ),
	.datac(\id_stage|reg_file|reg_file[31][2]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~289_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~289 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|rd_data2~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y8_N17
dffeas \id_stage|reg_file|reg_file[22][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[2]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y8_N3
dffeas \id_stage|reg_file|reg_file[18][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[2]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y8_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~283 (
// Equation(s):
// \id_stage|reg_file|rd_data2~283_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|reg_file[22][2]~q ) # ((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|reg_file[18][2]~q  & 
// !\if_id_buffer|ID_rs2_ind [3]))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[22][2]~q ),
	.datac(\id_stage|reg_file|reg_file[18][2]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~283_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~283 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|rd_data2~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y8_N25
dffeas \id_stage|reg_file|reg_file[26][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[2]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y8_N27
dffeas \id_stage|reg_file|reg_file[30][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[2]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~284 (
// Equation(s):
// \id_stage|reg_file|rd_data2~284_combout  = (\id_stage|reg_file|rd_data2~283_combout  & (((\id_stage|reg_file|reg_file[30][2]~q ) # (!\if_id_buffer|ID_rs2_ind [3])))) # (!\id_stage|reg_file|rd_data2~283_combout  & (\id_stage|reg_file|reg_file[26][2]~q  & 
// ((\if_id_buffer|ID_rs2_ind [3]))))

	.dataa(\id_stage|reg_file|rd_data2~283_combout ),
	.datab(\id_stage|reg_file|reg_file[26][2]~q ),
	.datac(\id_stage|reg_file|reg_file[30][2]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~284_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~284 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|rd_data2~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y11_N6
cycloneive_lcell_comb \id_stage|reg_file|reg_file[28][2]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[28][2]~feeder_combout  = \wb_stage|wdata_to_reg_file[2]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|wdata_to_reg_file[2]~12_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[28][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][2]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[28][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y11_N7
dffeas \id_stage|reg_file|reg_file[28][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[28][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y11_N29
dffeas \id_stage|reg_file|reg_file[20][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[2]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y10_N25
dffeas \id_stage|reg_file|reg_file[24][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[2]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y10_N11
dffeas \id_stage|reg_file|reg_file[16][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[2]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y10_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~285 (
// Equation(s):
// \id_stage|reg_file|rd_data2~285_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[24][2]~q )) # (!\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[16][2]~q )))))

	.dataa(\id_stage|reg_file|reg_file[24][2]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[16][2]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~285_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~285 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|rd_data2~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y11_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~286 (
// Equation(s):
// \id_stage|reg_file|rd_data2~286_combout  = (\id_stage|reg_file|rd_data2~285_combout  & ((\id_stage|reg_file|reg_file[28][2]~q ) # ((!\if_id_buffer|ID_rs2_ind [2])))) # (!\id_stage|reg_file|rd_data2~285_combout  & (((\id_stage|reg_file|reg_file[20][2]~q  & 
// \if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[28][2]~q ),
	.datab(\id_stage|reg_file|reg_file[20][2]~q ),
	.datac(\id_stage|reg_file|rd_data2~285_combout ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~286_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~286 .lut_mask = 16'hACF0;
defparam \id_stage|reg_file|rd_data2~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y11_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~287 (
// Equation(s):
// \id_stage|reg_file|rd_data2~287_combout  = (\if_id_buffer|ID_rs2_ind [0] & (\if_id_buffer|ID_rs2_ind [1])) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|rd_data2~284_combout )) # (!\if_id_buffer|ID_rs2_ind [1] & 
// ((\id_stage|reg_file|rd_data2~286_combout )))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|rd_data2~284_combout ),
	.datad(\id_stage|reg_file|rd_data2~286_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~287_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~287 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|rd_data2~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~290 (
// Equation(s):
// \id_stage|reg_file|rd_data2~290_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~287_combout  & ((\id_stage|reg_file|rd_data2~289_combout ))) # (!\id_stage|reg_file|rd_data2~287_combout  & (\id_stage|reg_file|rd_data2~282_combout 
// )))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~287_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~282_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|rd_data2~289_combout ),
	.datad(\id_stage|reg_file|rd_data2~287_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~290_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~290 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y4_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~295 (
// Equation(s):
// \id_stage|reg_file|rd_data2~295_combout  = (\id_stage|reg_file|rd_data2[0]~10_combout  & (((\id_stage|reg_file|rd_data2[0]~13_combout ) # (\id_stage|reg_file|rd_data2~290_combout )))) # (!\id_stage|reg_file|rd_data2[0]~10_combout  & 
// (\id_stage|reg_file|rd_data2~294_combout  & (!\id_stage|reg_file|rd_data2[0]~13_combout )))

	.dataa(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.datab(\id_stage|reg_file|rd_data2~294_combout ),
	.datac(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.datad(\id_stage|reg_file|rd_data2~290_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~295_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~295 .lut_mask = 16'hAEA4;
defparam \id_stage|reg_file|rd_data2~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~298 (
// Equation(s):
// \id_stage|reg_file|rd_data2~298_combout  = (\id_stage|reg_file|rd_data2[0]~13_combout  & ((\id_stage|reg_file|rd_data2~295_combout  & ((\id_stage|reg_file|rd_data2~297_combout ))) # (!\id_stage|reg_file|rd_data2~295_combout  & 
// (\id_stage|reg_file|rd_data2~280_combout )))) # (!\id_stage|reg_file|rd_data2[0]~13_combout  & (((\id_stage|reg_file|rd_data2~295_combout ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.datab(\id_stage|reg_file|rd_data2~280_combout ),
	.datac(\id_stage|reg_file|rd_data2~297_combout ),
	.datad(\id_stage|reg_file|rd_data2~295_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~298_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~298 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y8_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~299 (
// Equation(s):
// \id_stage|reg_file|rd_data2~299_combout  = (\id_stage|reg_file|always2~2_combout  & ((\wb_stage|wdata_to_reg_file[2]~12_combout ) # ((!\id_stage|reg_file|rd_data2~25_combout  & \id_stage|reg_file|rd_data2~298_combout )))) # 
// (!\id_stage|reg_file|always2~2_combout  & (!\id_stage|reg_file|rd_data2~25_combout  & ((\id_stage|reg_file|rd_data2~298_combout ))))

	.dataa(\id_stage|reg_file|always2~2_combout ),
	.datab(\id_stage|reg_file|rd_data2~25_combout ),
	.datac(\wb_stage|wdata_to_reg_file[2]~12_combout ),
	.datad(\id_stage|reg_file|rd_data2~298_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~299_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~299 .lut_mask = 16'hB3A0;
defparam \id_stage|reg_file|rd_data2~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y8_N9
dffeas \id_stage|reg_file|rd_data2[2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data2~299_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2[2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y11_N8
cycloneive_lcell_comb \id_ex_buffer|EX_rs2~13 (
// Equation(s):
// \id_ex_buffer|EX_rs2~13_combout  = (\id_stage|reg_file|rd_data2 [2] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\id_stage|reg_file|rd_data2 [2]),
	.datab(\rst~input_o ),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs2~13_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2~13 .lut_mask = 16'h8A00;
defparam \id_ex_buffer|EX_rs2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y11_N9
dffeas \id_ex_buffer|EX_rs2[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs2~13_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2[2] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N14
cycloneive_lcell_comb \if_id_buffer|ID_INST~10 (
// Equation(s):
// \if_id_buffer|ID_INST~10_combout  = (!\id_stage|SDU|if_id_flush~0_combout  & (\if_stage|inst_mem|InstMem~62_combout  & \if_stage|inst_mem|InstMem~12_combout ))

	.dataa(\id_stage|SDU|if_id_flush~0_combout ),
	.datab(gnd),
	.datac(\if_stage|inst_mem|InstMem~62_combout ),
	.datad(\if_stage|inst_mem|InstMem~12_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_INST~10_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_INST~10 .lut_mask = 16'h5000;
defparam \if_id_buffer|ID_INST~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y3_N15
dffeas \if_id_buffer|ID_INST[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_INST~10_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_INST [2]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_INST[2] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_INST[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N10
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~98 (
// Equation(s):
// \if_stage|inst_mem|InstMem~98_combout  = (\if_stage|pc_reg|addr_out [0] & (\if_stage|pc_reg|addr_out [4] & (\if_stage|pc_reg|addr_out [5] $ (\if_stage|pc_reg|addr_out [2])))) # (!\if_stage|pc_reg|addr_out [0] & (\if_stage|pc_reg|addr_out [5] & 
// (\if_stage|pc_reg|addr_out [2])))

	.dataa(\if_stage|pc_reg|addr_out [5]),
	.datab(\if_stage|pc_reg|addr_out [2]),
	.datac(\if_stage|pc_reg|addr_out [0]),
	.datad(\if_stage|pc_reg|addr_out [4]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~98_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~98 .lut_mask = 16'h6808;
defparam \if_stage|inst_mem|InstMem~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y5_N28
cycloneive_lcell_comb \if_id_buffer|ID_INST~11 (
// Equation(s):
// \if_id_buffer|ID_INST~11_combout  = (\if_stage|pc_reg|addr_out [3] & (\if_stage|inst_mem|InstMem~98_combout  & \if_id_buffer|ID_INST~8_combout ))

	.dataa(\if_stage|pc_reg|addr_out [3]),
	.datab(gnd),
	.datac(\if_stage|inst_mem|InstMem~98_combout ),
	.datad(\if_id_buffer|ID_INST~8_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_INST~11_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_INST~11 .lut_mask = 16'hA000;
defparam \if_id_buffer|ID_INST~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y5_N29
dffeas \if_id_buffer|ID_INST[8] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_INST~11_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_INST [8]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_INST[8] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_INST[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y3_N16
cycloneive_lcell_comb \id_stage|immed_gen|Immed[2]~7 (
// Equation(s):
// \id_stage|immed_gen|Immed[2]~7_combout  = (\if_id_buffer|ID_INST [2] & ((\id_stage|immed_gen|Immed[10]~4_combout ) # ((!\id_stage|immed_gen|always0~11_combout  & \if_id_buffer|ID_INST [8])))) # (!\if_id_buffer|ID_INST [2] & 
// (!\id_stage|immed_gen|always0~11_combout  & (\if_id_buffer|ID_INST [8])))

	.dataa(\if_id_buffer|ID_INST [2]),
	.datab(\id_stage|immed_gen|always0~11_combout ),
	.datac(\if_id_buffer|ID_INST [8]),
	.datad(\id_stage|immed_gen|Immed[10]~4_combout ),
	.cin(gnd),
	.combout(\id_stage|immed_gen|Immed[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|Immed[2]~7 .lut_mask = 16'hBA30;
defparam \id_stage|immed_gen|Immed[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N18
cycloneive_lcell_comb \id_ex_buffer|EX_Immed~39 (
// Equation(s):
// \id_ex_buffer|EX_Immed~39_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\id_stage|immed_gen|Immed[2]~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\id_stage|SDU|id_ex_flush~7_combout ),
	.datac(\rst~input_o ),
	.datad(\id_stage|immed_gen|Immed[2]~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_Immed~39_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed~39 .lut_mask = 16'hC400;
defparam \id_ex_buffer|EX_Immed~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y7_N19
dffeas \id_ex_buffer|EX_Immed[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_Immed~39_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_Immed [2]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed[2] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_Immed[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y10_N10
cycloneive_lcell_comb \ex_stage|alu_oper2|out~40 (
// Equation(s):
// \ex_stage|alu_oper2|out~40_combout  = (\id_ex_buffer|EX_Immed [2] & (!\FB|forwardB[0]~8_combout  & !\ex_stage|alu_oper2|sel0|out~0_combout ))

	.dataa(gnd),
	.datab(\id_ex_buffer|EX_Immed [2]),
	.datac(\FB|forwardB[0]~8_combout ),
	.datad(\ex_stage|alu_oper2|sel0|out~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~40_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~40 .lut_mask = 16'h000C;
defparam \ex_stage|alu_oper2|out~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y10_N12
cycloneive_lcell_comb \ex_stage|alu_oper2|out~41 (
// Equation(s):
// \ex_stage|alu_oper2|out~41_combout  = (\ex_stage|alu_oper2|out~39_combout ) # ((\ex_stage|alu_oper2|out~40_combout ) # ((\FB|forwardB[2]~9_combout  & \id_ex_buffer|EX_rs2 [2])))

	.dataa(\FB|forwardB[2]~9_combout ),
	.datab(\ex_stage|alu_oper2|out~39_combout ),
	.datac(\id_ex_buffer|EX_rs2 [2]),
	.datad(\ex_stage|alu_oper2|out~40_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~41_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~41 .lut_mask = 16'hFFEC;
defparam \ex_stage|alu_oper2|out~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y8_N0
cycloneive_lcell_comb \ex_stage|alu|Add0~10 (
// Equation(s):
// \ex_stage|alu|Add0~10_combout  = \ex_stage|alu_oper|ALU_OP [0] $ (\ex_stage|alu_oper2|out~41_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\ex_stage|alu_oper2|out~41_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~10 .lut_mask = 16'h0FF0;
defparam \ex_stage|alu|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y8_N19
dffeas \id_stage|reg_file|reg_file[30][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[1]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y8_N1
dffeas \id_stage|reg_file|reg_file[26][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[1]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y8_N5
dffeas \id_stage|reg_file|reg_file[22][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[1]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y8_N27
dffeas \id_stage|reg_file|reg_file[18][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[1]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y8_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~237 (
// Equation(s):
// \id_stage|reg_file|rd_data2~237_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][1]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[18][1]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][1]~q ),
	.datac(\id_stage|reg_file|reg_file[18][1]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~237_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~237 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~238 (
// Equation(s):
// \id_stage|reg_file|rd_data2~238_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|rd_data2~237_combout  & (\id_stage|reg_file|reg_file[30][1]~q )) # (!\id_stage|reg_file|rd_data2~237_combout  & ((\id_stage|reg_file|reg_file[26][1]~q ))))) # 
// (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|rd_data2~237_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[30][1]~q ),
	.datac(\id_stage|reg_file|reg_file[26][1]~q ),
	.datad(\id_stage|reg_file|rd_data2~237_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~238_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~238 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data2~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y5_N1
dffeas \id_stage|reg_file|reg_file[27][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[1]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N7
dffeas \id_stage|reg_file|reg_file[31][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[1]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N25
dffeas \id_stage|reg_file|reg_file[23][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[1]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N23
dffeas \id_stage|reg_file|reg_file[19][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[1]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y5_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~244 (
// Equation(s):
// \id_stage|reg_file|rd_data2~244_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[23][1]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[19][1]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[23][1]~q ),
	.datac(\id_stage|reg_file|reg_file[19][1]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~244_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~244 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y5_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~245 (
// Equation(s):
// \id_stage|reg_file|rd_data2~245_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|rd_data2~244_combout  & ((\id_stage|reg_file|reg_file[31][1]~q ))) # (!\id_stage|reg_file|rd_data2~244_combout  & (\id_stage|reg_file|reg_file[27][1]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|rd_data2~244_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[27][1]~q ),
	.datac(\id_stage|reg_file|reg_file[31][1]~q ),
	.datad(\id_stage|reg_file|rd_data2~244_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~245_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~245 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y10_N29
dffeas \id_stage|reg_file|reg_file[20][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[1]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y10_N31
dffeas \id_stage|reg_file|reg_file[28][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[1]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y10_N19
dffeas \id_stage|reg_file|reg_file[16][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[1]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y10_N21
dffeas \id_stage|reg_file|reg_file[24][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[1]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y10_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~241 (
// Equation(s):
// \id_stage|reg_file|rd_data2~241_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2]) # ((\id_stage|reg_file|reg_file[24][1]~q )))) # (!\if_id_buffer|ID_rs2_ind [3] & (!\if_id_buffer|ID_rs2_ind [2] & 
// (\id_stage|reg_file|reg_file[16][1]~q )))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[16][1]~q ),
	.datad(\id_stage|reg_file|reg_file[24][1]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~241_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~241 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|rd_data2~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y10_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~242 (
// Equation(s):
// \id_stage|reg_file|rd_data2~242_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|rd_data2~241_combout  & ((\id_stage|reg_file|reg_file[28][1]~q ))) # (!\id_stage|reg_file|rd_data2~241_combout  & (\id_stage|reg_file|reg_file[20][1]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|rd_data2~241_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[20][1]~q ),
	.datac(\id_stage|reg_file|reg_file[28][1]~q ),
	.datad(\id_stage|reg_file|rd_data2~241_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~242_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~242 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y11_N7
dffeas \id_stage|reg_file|reg_file[17][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[1]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y11_N21
dffeas \id_stage|reg_file|reg_file[25][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[1]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y11_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~239 (
// Equation(s):
// \id_stage|reg_file|rd_data2~239_combout  = (\if_id_buffer|ID_rs2_ind [2] & (\if_id_buffer|ID_rs2_ind [3])) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[25][1]~q ))) # (!\if_id_buffer|ID_rs2_ind [3] & 
// (\id_stage|reg_file|reg_file[17][1]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[17][1]~q ),
	.datad(\id_stage|reg_file|reg_file[25][1]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~239_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~239 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data2~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y11_N19
dffeas \id_stage|reg_file|reg_file[29][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[1]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y11_N17
dffeas \id_stage|reg_file|reg_file[21][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[1]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y11_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~240 (
// Equation(s):
// \id_stage|reg_file|rd_data2~240_combout  = (\id_stage|reg_file|rd_data2~239_combout  & (((\id_stage|reg_file|reg_file[29][1]~q )) # (!\if_id_buffer|ID_rs2_ind [2]))) # (!\id_stage|reg_file|rd_data2~239_combout  & (\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[21][1]~q ))))

	.dataa(\id_stage|reg_file|rd_data2~239_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[29][1]~q ),
	.datad(\id_stage|reg_file|reg_file[21][1]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~240_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~240 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|rd_data2~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y9_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~243 (
// Equation(s):
// \id_stage|reg_file|rd_data2~243_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1]) # ((\id_stage|reg_file|rd_data2~240_combout )))) # (!\if_id_buffer|ID_rs2_ind [0] & (!\if_id_buffer|ID_rs2_ind [1] & 
// (\id_stage|reg_file|rd_data2~242_combout )))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|rd_data2~242_combout ),
	.datad(\id_stage|reg_file|rd_data2~240_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~243_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~243 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|rd_data2~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y9_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~246 (
// Equation(s):
// \id_stage|reg_file|rd_data2~246_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~243_combout  & ((\id_stage|reg_file|rd_data2~245_combout ))) # (!\id_stage|reg_file|rd_data2~243_combout  & (\id_stage|reg_file|rd_data2~238_combout 
// )))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~243_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~238_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|rd_data2~245_combout ),
	.datad(\id_stage|reg_file|rd_data2~243_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~246_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~246 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y6_N5
dffeas \id_stage|reg_file|reg_file[13][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[1]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y6_N23
dffeas \id_stage|reg_file|reg_file[12][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[1]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~254 (
// Equation(s):
// \id_stage|reg_file|rd_data2~254_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[13][1]~q )) # (!\if_id_buffer|ID_rs2_ind [0] & 
// ((\id_stage|reg_file|reg_file[12][1]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[13][1]~q ),
	.datac(\id_stage|reg_file|reg_file[12][1]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~254_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~254 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y6_N19
dffeas \id_stage|reg_file|reg_file[14][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[1]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y6_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~255 (
// Equation(s):
// \id_stage|reg_file|rd_data2~255_combout  = (\id_stage|reg_file|rd_data2~254_combout  & ((\id_stage|reg_file|reg_file[15][1]~q ) # ((!\if_id_buffer|ID_rs2_ind [1])))) # (!\id_stage|reg_file|rd_data2~254_combout  & (((\id_stage|reg_file|reg_file[14][1]~q  & 
// \if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\id_stage|reg_file|rd_data2~254_combout ),
	.datab(\id_stage|reg_file|reg_file[15][1]~q ),
	.datac(\id_stage|reg_file|reg_file[14][1]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~255_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~255 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|rd_data2~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y6_N27
dffeas \id_stage|reg_file|reg_file[2][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[1]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y6_N5
dffeas \id_stage|reg_file|reg_file[1][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[1]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~251 (
// Equation(s):
// \id_stage|reg_file|rd_data2~251_combout  = (\id_stage|reg_file|rd_data2[0]~17_combout  & ((\id_stage|reg_file|reg_file[2][1]~q ) # ((\id_stage|reg_file|rd_data2[0]~16_combout )))) # (!\id_stage|reg_file|rd_data2[0]~17_combout  & 
// (((\id_stage|reg_file|reg_file[1][1]~q  & !\id_stage|reg_file|rd_data2[0]~16_combout ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.datab(\id_stage|reg_file|reg_file[2][1]~q ),
	.datac(\id_stage|reg_file|reg_file[1][1]~q ),
	.datad(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~251_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~251 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|rd_data2~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y9_N7
dffeas \id_stage|reg_file|reg_file[3][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[1]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y8_N3
dffeas \id_stage|reg_file|reg_file[6][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[1]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y9_N21
dffeas \id_stage|reg_file|reg_file[7][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[1]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y8_N15
dffeas \id_stage|reg_file|reg_file[5][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[1]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y8_N1
dffeas \id_stage|reg_file|reg_file[4][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[1]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y8_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~249 (
// Equation(s):
// \id_stage|reg_file|rd_data2~249_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[5][1]~q )) # (!\if_id_buffer|ID_rs2_ind [0] & 
// ((\id_stage|reg_file|reg_file[4][1]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[5][1]~q ),
	.datac(\id_stage|reg_file|reg_file[4][1]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~249_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~249 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y9_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~250 (
// Equation(s):
// \id_stage|reg_file|rd_data2~250_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~249_combout  & ((\id_stage|reg_file|reg_file[7][1]~q ))) # (!\id_stage|reg_file|rd_data2~249_combout  & (\id_stage|reg_file|reg_file[6][1]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~249_combout ))))

	.dataa(\id_stage|reg_file|reg_file[6][1]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[7][1]~q ),
	.datad(\id_stage|reg_file|rd_data2~249_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~250_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~250 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y9_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~252 (
// Equation(s):
// \id_stage|reg_file|rd_data2~252_combout  = (\id_stage|reg_file|rd_data2[0]~16_combout  & ((\id_stage|reg_file|rd_data2~251_combout  & (\id_stage|reg_file|reg_file[3][1]~q )) # (!\id_stage|reg_file|rd_data2~251_combout  & 
// ((\id_stage|reg_file|rd_data2~250_combout ))))) # (!\id_stage|reg_file|rd_data2[0]~16_combout  & (\id_stage|reg_file|rd_data2~251_combout ))

	.dataa(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.datab(\id_stage|reg_file|rd_data2~251_combout ),
	.datac(\id_stage|reg_file|reg_file[3][1]~q ),
	.datad(\id_stage|reg_file|rd_data2~250_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~252_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~252 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|rd_data2~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y7_N3
dffeas \id_stage|reg_file|reg_file[10][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[1]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y7_N15
dffeas \id_stage|reg_file|reg_file[8][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[1]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~247 (
// Equation(s):
// \id_stage|reg_file|rd_data2~247_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|reg_file[10][1]~q )) # (!\if_id_buffer|ID_rs2_ind [1] & 
// ((\id_stage|reg_file|reg_file[8][1]~q )))))

	.dataa(\id_stage|reg_file|reg_file[10][1]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[8][1]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~247_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~247 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|rd_data2~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y7_N25
dffeas \id_stage|reg_file|reg_file[11][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[1]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y7_N7
dffeas \id_stage|reg_file|reg_file[9][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[1]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~248 (
// Equation(s):
// \id_stage|reg_file|rd_data2~248_combout  = (\id_stage|reg_file|rd_data2~247_combout  & (((\id_stage|reg_file|reg_file[11][1]~q )) # (!\if_id_buffer|ID_rs2_ind [0]))) # (!\id_stage|reg_file|rd_data2~247_combout  & (\if_id_buffer|ID_rs2_ind [0] & 
// ((\id_stage|reg_file|reg_file[9][1]~q ))))

	.dataa(\id_stage|reg_file|rd_data2~247_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[11][1]~q ),
	.datad(\id_stage|reg_file|reg_file[9][1]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~248_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~248 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|rd_data2~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y9_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~253 (
// Equation(s):
// \id_stage|reg_file|rd_data2~253_combout  = (\id_stage|reg_file|rd_data2[0]~13_combout  & ((\id_stage|reg_file|rd_data2[0]~10_combout ) # ((\id_stage|reg_file|rd_data2~248_combout )))) # (!\id_stage|reg_file|rd_data2[0]~13_combout  & 
// (!\id_stage|reg_file|rd_data2[0]~10_combout  & (\id_stage|reg_file|rd_data2~252_combout )))

	.dataa(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.datac(\id_stage|reg_file|rd_data2~252_combout ),
	.datad(\id_stage|reg_file|rd_data2~248_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~253_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~253 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|rd_data2~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y9_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~256 (
// Equation(s):
// \id_stage|reg_file|rd_data2~256_combout  = (\id_stage|reg_file|rd_data2[0]~10_combout  & ((\id_stage|reg_file|rd_data2~253_combout  & ((\id_stage|reg_file|rd_data2~255_combout ))) # (!\id_stage|reg_file|rd_data2~253_combout  & 
// (\id_stage|reg_file|rd_data2~246_combout )))) # (!\id_stage|reg_file|rd_data2[0]~10_combout  & (((\id_stage|reg_file|rd_data2~253_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~246_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.datac(\id_stage|reg_file|rd_data2~255_combout ),
	.datad(\id_stage|reg_file|rd_data2~253_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~256_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~256 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y8_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~257 (
// Equation(s):
// \id_stage|reg_file|rd_data2~257_combout  = (\id_stage|reg_file|always2~2_combout  & ((\wb_stage|wdata_to_reg_file[1]~11_combout ) # ((\id_stage|reg_file|rd_data2~256_combout  & !\id_stage|reg_file|rd_data2~25_combout )))) # 
// (!\id_stage|reg_file|always2~2_combout  & (((\id_stage|reg_file|rd_data2~256_combout  & !\id_stage|reg_file|rd_data2~25_combout ))))

	.dataa(\id_stage|reg_file|always2~2_combout ),
	.datab(\wb_stage|wdata_to_reg_file[1]~11_combout ),
	.datac(\id_stage|reg_file|rd_data2~256_combout ),
	.datad(\id_stage|reg_file|rd_data2~25_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~257_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~257 .lut_mask = 16'h88F8;
defparam \id_stage|reg_file|rd_data2~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y8_N15
dffeas \id_stage|reg_file|rd_data2[1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data2~257_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2[1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y10_N6
cycloneive_lcell_comb \id_ex_buffer|EX_rs2~11 (
// Equation(s):
// \id_ex_buffer|EX_rs2~11_combout  = (\id_stage|reg_file|rd_data2 [1] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\id_stage|reg_file|rd_data2 [1]),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\id_stage|SDU|id_ex_flush~7_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs2~11_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2~11 .lut_mask = 16'hA020;
defparam \id_ex_buffer|EX_rs2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y10_N7
dffeas \id_ex_buffer|EX_rs2[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs2~11_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2[1] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y7_N22
cycloneive_lcell_comb \ex_stage|alu_oper2|out~33 (
// Equation(s):
// \ex_stage|alu_oper2|out~33_combout  = ((\FB|forwardB[0]~8_combout  & ((!\wb_stage|wdata_to_reg_file[1]~11_combout ))) # (!\FB|forwardB[0]~8_combout  & (!\ex_mem_buffer|MEM_ALU_OUT [1]))) # (!\ex_stage|alu_oper2|sel2|out~0_combout )

	.dataa(\FB|forwardB[0]~8_combout ),
	.datab(\ex_stage|alu_oper2|sel2|out~0_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [1]),
	.datad(\wb_stage|wdata_to_reg_file[1]~11_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~33_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~33 .lut_mask = 16'h37BF;
defparam \ex_stage|alu_oper2|out~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y4_N0
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~49 (
// Equation(s):
// \if_stage|inst_mem|InstMem~49_combout  = (\if_stage|pc_reg|addr_out [3] & ((\if_stage|pc_reg|addr_out [0] & ((!\if_stage|pc_reg|addr_out [1]))) # (!\if_stage|pc_reg|addr_out [0] & (\if_stage|pc_reg|addr_out [4])))) # (!\if_stage|pc_reg|addr_out [3] & 
// ((\if_stage|pc_reg|addr_out [0] & (\if_stage|pc_reg|addr_out [4] & \if_stage|pc_reg|addr_out [1])) # (!\if_stage|pc_reg|addr_out [0] & ((!\if_stage|pc_reg|addr_out [1])))))

	.dataa(\if_stage|pc_reg|addr_out [3]),
	.datab(\if_stage|pc_reg|addr_out [4]),
	.datac(\if_stage|pc_reg|addr_out [0]),
	.datad(\if_stage|pc_reg|addr_out [1]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~49_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~49 .lut_mask = 16'h48AD;
defparam \if_stage|inst_mem|InstMem~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y5_N20
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~48 (
// Equation(s):
// \if_stage|inst_mem|InstMem~48_combout  = (\if_stage|pc_reg|addr_out [5] & (((!\if_stage|pc_reg|addr_out [1])) # (!\if_stage|pc_reg|addr_out [3]))) # (!\if_stage|pc_reg|addr_out [5] & (((\if_stage|inst_mem|InstMem~47_combout ))))

	.dataa(\if_stage|pc_reg|addr_out [3]),
	.datab(\if_stage|pc_reg|addr_out [1]),
	.datac(\if_stage|inst_mem|InstMem~47_combout ),
	.datad(\if_stage|pc_reg|addr_out [5]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~48_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~48 .lut_mask = 16'h77F0;
defparam \if_stage|inst_mem|InstMem~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y5_N14
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~50 (
// Equation(s):
// \if_stage|inst_mem|InstMem~50_combout  = (\if_stage|pc_reg|addr_out [2] & (((\if_stage|inst_mem|InstMem~48_combout )))) # (!\if_stage|pc_reg|addr_out [2] & (\if_stage|pc_reg|addr_out [5] & (!\if_stage|inst_mem|InstMem~49_combout )))

	.dataa(\if_stage|pc_reg|addr_out [5]),
	.datab(\if_stage|inst_mem|InstMem~49_combout ),
	.datac(\if_stage|pc_reg|addr_out [2]),
	.datad(\if_stage|inst_mem|InstMem~48_combout ),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~50_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~50 .lut_mask = 16'hF202;
defparam \if_stage|inst_mem|InstMem~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y5_N30
cycloneive_lcell_comb \if_id_buffer|ID_INST~7 (
// Equation(s):
// \if_id_buffer|ID_INST~7_combout  = (!\id_stage|SDU|if_id_flush~0_combout  & (\if_stage|inst_mem|InstMem~50_combout  & \if_stage|inst_mem|InstMem~12_combout ))

	.dataa(gnd),
	.datab(\id_stage|SDU|if_id_flush~0_combout ),
	.datac(\if_stage|inst_mem|InstMem~50_combout ),
	.datad(\if_stage|inst_mem|InstMem~12_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_INST~7_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_INST~7 .lut_mask = 16'h3000;
defparam \if_id_buffer|ID_INST~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y5_N31
dffeas \if_id_buffer|ID_INST[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_INST~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_INST [1]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_INST[1] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_INST[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N0
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~97 (
// Equation(s):
// \if_stage|inst_mem|InstMem~97_combout  = (\if_stage|pc_reg|addr_out [5] & (\if_stage|pc_reg|addr_out [0] $ (((\if_stage|pc_reg|addr_out [2]) # (!\if_stage|pc_reg|addr_out [4]))))) # (!\if_stage|pc_reg|addr_out [5] & (\if_stage|pc_reg|addr_out [2] & 
// (\if_stage|pc_reg|addr_out [0] & \if_stage|pc_reg|addr_out [4])))

	.dataa(\if_stage|pc_reg|addr_out [5]),
	.datab(\if_stage|pc_reg|addr_out [2]),
	.datac(\if_stage|pc_reg|addr_out [0]),
	.datad(\if_stage|pc_reg|addr_out [4]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~97_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~97 .lut_mask = 16'h680A;
defparam \if_stage|inst_mem|InstMem~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y5_N12
cycloneive_lcell_comb \if_id_buffer|ID_INST~9 (
// Equation(s):
// \if_id_buffer|ID_INST~9_combout  = (\if_id_buffer|ID_INST~8_combout  & (\if_stage|pc_reg|addr_out [3] & \if_stage|inst_mem|InstMem~97_combout ))

	.dataa(gnd),
	.datab(\if_id_buffer|ID_INST~8_combout ),
	.datac(\if_stage|pc_reg|addr_out [3]),
	.datad(\if_stage|inst_mem|InstMem~97_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_INST~9_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_INST~9 .lut_mask = 16'hC000;
defparam \if_id_buffer|ID_INST~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y5_N13
dffeas \if_id_buffer|ID_INST[7] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_INST~9_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_INST [7]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_INST[7] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_INST[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y5_N10
cycloneive_lcell_comb \id_stage|immed_gen|Immed[1]~6 (
// Equation(s):
// \id_stage|immed_gen|Immed[1]~6_combout  = (\if_id_buffer|ID_INST [1] & ((\id_stage|immed_gen|Immed[10]~4_combout ) # ((\if_id_buffer|ID_INST [7] & !\id_stage|immed_gen|always0~11_combout )))) # (!\if_id_buffer|ID_INST [1] & (\if_id_buffer|ID_INST [7] & 
// (!\id_stage|immed_gen|always0~11_combout )))

	.dataa(\if_id_buffer|ID_INST [1]),
	.datab(\if_id_buffer|ID_INST [7]),
	.datac(\id_stage|immed_gen|always0~11_combout ),
	.datad(\id_stage|immed_gen|Immed[10]~4_combout ),
	.cin(gnd),
	.combout(\id_stage|immed_gen|Immed[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|Immed[1]~6 .lut_mask = 16'hAE0C;
defparam \id_stage|immed_gen|Immed[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y7_N16
cycloneive_lcell_comb \id_ex_buffer|EX_Immed~37 (
// Equation(s):
// \id_ex_buffer|EX_Immed~37_combout  = (\id_stage|immed_gen|Immed[1]~6_combout  & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\rst~input_o ),
	.datab(\id_stage|immed_gen|Immed[1]~6_combout ),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_Immed~37_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed~37 .lut_mask = 16'h8C00;
defparam \id_ex_buffer|EX_Immed~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y7_N17
dffeas \id_ex_buffer|EX_Immed[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_Immed~37_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_Immed [1]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed[1] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_Immed[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y7_N18
cycloneive_lcell_comb \ex_stage|alu_oper2|out~34 (
// Equation(s):
// \ex_stage|alu_oper2|out~34_combout  = ((\FB|forwardB[0]~8_combout ) # (\ex_stage|alu_oper2|sel0|out~0_combout )) # (!\id_ex_buffer|EX_Immed [1])

	.dataa(gnd),
	.datab(\id_ex_buffer|EX_Immed [1]),
	.datac(\FB|forwardB[0]~8_combout ),
	.datad(\ex_stage|alu_oper2|sel0|out~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~34_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~34 .lut_mask = 16'hFFF3;
defparam \ex_stage|alu_oper2|out~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y7_N16
cycloneive_lcell_comb \ex_stage|alu_oper2|out~35 (
// Equation(s):
// \ex_stage|alu_oper2|out~35_combout  = (\ex_stage|alu_oper2|out~33_combout  & (\ex_stage|alu_oper2|out~34_combout  & ((!\id_ex_buffer|EX_rs2 [1]) # (!\FB|forwardB[2]~9_combout ))))

	.dataa(\FB|forwardB[2]~9_combout ),
	.datab(\id_ex_buffer|EX_rs2 [1]),
	.datac(\ex_stage|alu_oper2|out~33_combout ),
	.datad(\ex_stage|alu_oper2|out~34_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~35_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~35 .lut_mask = 16'h7000;
defparam \ex_stage|alu_oper2|out~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y9_N6
cycloneive_lcell_comb \ex_stage|alu|Add0~11 (
// Equation(s):
// \ex_stage|alu|Add0~11_combout  = \ex_stage|alu_oper2|out~35_combout  $ (\ex_stage|alu_oper|ALU_OP [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper2|out~35_combout ),
	.datad(\ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~11 .lut_mask = 16'h0FF0;
defparam \ex_stage|alu|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y9_N20
cycloneive_lcell_comb \ex_stage|alu|Add0~17 (
// Equation(s):
// \ex_stage|alu|Add0~17_combout  = ((\ex_stage|alu|Add0~11_combout  $ (\ex_stage|alu_oper1|out [1] $ (\ex_stage|alu|Add0~16 )))) # (GND)
// \ex_stage|alu|Add0~18  = CARRY((\ex_stage|alu|Add0~11_combout  & (\ex_stage|alu_oper1|out [1] & !\ex_stage|alu|Add0~16 )) # (!\ex_stage|alu|Add0~11_combout  & ((\ex_stage|alu_oper1|out [1]) # (!\ex_stage|alu|Add0~16 ))))

	.dataa(\ex_stage|alu|Add0~11_combout ),
	.datab(\ex_stage|alu_oper1|out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~16 ),
	.combout(\ex_stage|alu|Add0~17_combout ),
	.cout(\ex_stage|alu|Add0~18 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~17 .lut_mask = 16'h964D;
defparam \ex_stage|alu|Add0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y9_N22
cycloneive_lcell_comb \ex_stage|alu|Add0~19 (
// Equation(s):
// \ex_stage|alu|Add0~19_combout  = (\ex_stage|alu|Add0~10_combout  & ((\ex_stage|alu_oper1|out [2] & (\ex_stage|alu|Add0~18  & VCC)) # (!\ex_stage|alu_oper1|out [2] & (!\ex_stage|alu|Add0~18 )))) # (!\ex_stage|alu|Add0~10_combout  & 
// ((\ex_stage|alu_oper1|out [2] & (!\ex_stage|alu|Add0~18 )) # (!\ex_stage|alu_oper1|out [2] & ((\ex_stage|alu|Add0~18 ) # (GND)))))
// \ex_stage|alu|Add0~20  = CARRY((\ex_stage|alu|Add0~10_combout  & (!\ex_stage|alu_oper1|out [2] & !\ex_stage|alu|Add0~18 )) # (!\ex_stage|alu|Add0~10_combout  & ((!\ex_stage|alu|Add0~18 ) # (!\ex_stage|alu_oper1|out [2]))))

	.dataa(\ex_stage|alu|Add0~10_combout ),
	.datab(\ex_stage|alu_oper1|out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~18 ),
	.combout(\ex_stage|alu|Add0~19_combout ),
	.cout(\ex_stage|alu|Add0~20 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~19 .lut_mask = 16'h9617;
defparam \ex_stage|alu|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y9_N24
cycloneive_lcell_comb \ex_stage|alu|Add0~21 (
// Equation(s):
// \ex_stage|alu|Add0~21_combout  = ((\ex_stage|alu|Add0~9_combout  $ (\ex_stage|alu_oper1|out [3] $ (!\ex_stage|alu|Add0~20 )))) # (GND)
// \ex_stage|alu|Add0~22  = CARRY((\ex_stage|alu|Add0~9_combout  & ((\ex_stage|alu_oper1|out [3]) # (!\ex_stage|alu|Add0~20 ))) # (!\ex_stage|alu|Add0~9_combout  & (\ex_stage|alu_oper1|out [3] & !\ex_stage|alu|Add0~20 )))

	.dataa(\ex_stage|alu|Add0~9_combout ),
	.datab(\ex_stage|alu_oper1|out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~20 ),
	.combout(\ex_stage|alu|Add0~21_combout ),
	.cout(\ex_stage|alu|Add0~22 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~21 .lut_mask = 16'h698E;
defparam \ex_stage|alu|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y9_N26
cycloneive_lcell_comb \ex_stage|alu|Add0~23 (
// Equation(s):
// \ex_stage|alu|Add0~23_combout  = (\ex_stage|alu_oper1|out [4] & ((\ex_stage|alu|Add0~8_combout  & (\ex_stage|alu|Add0~22  & VCC)) # (!\ex_stage|alu|Add0~8_combout  & (!\ex_stage|alu|Add0~22 )))) # (!\ex_stage|alu_oper1|out [4] & 
// ((\ex_stage|alu|Add0~8_combout  & (!\ex_stage|alu|Add0~22 )) # (!\ex_stage|alu|Add0~8_combout  & ((\ex_stage|alu|Add0~22 ) # (GND)))))
// \ex_stage|alu|Add0~24  = CARRY((\ex_stage|alu_oper1|out [4] & (!\ex_stage|alu|Add0~8_combout  & !\ex_stage|alu|Add0~22 )) # (!\ex_stage|alu_oper1|out [4] & ((!\ex_stage|alu|Add0~22 ) # (!\ex_stage|alu|Add0~8_combout ))))

	.dataa(\ex_stage|alu_oper1|out [4]),
	.datab(\ex_stage|alu|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~22 ),
	.combout(\ex_stage|alu|Add0~23_combout ),
	.cout(\ex_stage|alu|Add0~24 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~23 .lut_mask = 16'h9617;
defparam \ex_stage|alu|Add0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N22
cycloneive_lcell_comb \ex_stage|alu|Mux6~7 (
// Equation(s):
// \ex_stage|alu|Mux6~7_combout  = (\ex_stage|alu_oper|ALU_OP [1] & (!\ex_stage|alu_oper|ALU_OP [0])) # (!\ex_stage|alu_oper|ALU_OP [1] & ((\ex_stage|alu_oper|ALU_OP [0] & (!\ex_stage|alu_oper1|out [4] & !\ex_stage|alu_oper2|out~47_combout )) # 
// (!\ex_stage|alu_oper|ALU_OP [0] & (\ex_stage|alu_oper1|out [4] $ (\ex_stage|alu_oper2|out~47_combout )))))

	.dataa(\ex_stage|alu_oper|ALU_OP [1]),
	.datab(\ex_stage|alu_oper|ALU_OP [0]),
	.datac(\ex_stage|alu_oper1|out [4]),
	.datad(\ex_stage|alu_oper2|out~47_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux6~7 .lut_mask = 16'h2336;
defparam \ex_stage|alu|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y10_N28
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~27 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~27_combout  = (\ex_stage|alu_oper2|out~41_combout  & (\ex_stage|alu_oper2|out~35_combout  & (!\ex_stage|alu_oper2|out~32_combout  & \ex_stage|alu_oper1|out [0])))

	.dataa(\ex_stage|alu_oper2|out~41_combout ),
	.datab(\ex_stage|alu_oper2|out~35_combout ),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(\ex_stage|alu_oper1|out [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~27 .lut_mask = 16'h0800;
defparam \ex_stage|alu|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y10_N0
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~29 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~29_combout  = (!\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out [4]))) # (!\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper1|out [2]))))

	.dataa(\ex_stage|alu_oper2|out~35_combout ),
	.datab(\ex_stage|alu_oper1|out [2]),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(\ex_stage|alu_oper1|out [4]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~29 .lut_mask = 16'h0E04;
defparam \ex_stage|alu|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y10_N22
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~28 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~28_combout  = (\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out [3]))) # (!\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper1|out [1]))))

	.dataa(\ex_stage|alu_oper2|out~35_combout ),
	.datab(\ex_stage|alu_oper1|out [1]),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(\ex_stage|alu_oper1|out [3]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~28 .lut_mask = 16'hE040;
defparam \ex_stage|alu|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y10_N30
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~30 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~30_combout  = (\ex_stage|alu|ShiftLeft0~27_combout ) # ((!\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftLeft0~29_combout ) # (\ex_stage|alu|ShiftLeft0~28_combout ))))

	.dataa(\ex_stage|alu|ShiftLeft0~27_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~29_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~28_combout ),
	.datad(\ex_stage|alu_oper2|out~41_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~30 .lut_mask = 16'hAAFE;
defparam \ex_stage|alu|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N26
cycloneive_lcell_comb \if_id_buffer|ID_INST~19 (
// Equation(s):
// \if_id_buffer|ID_INST~19_combout  = (\if_stage|inst_mem|InstMem~12_combout  & (!\id_stage|SDU|if_id_flush~0_combout  & ((\if_stage|inst_mem|InstMem~111_combout ) # (\if_stage|inst_mem|InstMem~65_combout ))))

	.dataa(\if_stage|inst_mem|InstMem~12_combout ),
	.datab(\if_stage|inst_mem|InstMem~111_combout ),
	.datac(\id_stage|SDU|if_id_flush~0_combout ),
	.datad(\if_stage|inst_mem|InstMem~65_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_INST~19_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_INST~19 .lut_mask = 16'h0A08;
defparam \if_id_buffer|ID_INST~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y3_N27
dffeas \if_id_buffer|ID_INST[15] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_INST~19_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_INST [15]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_INST[15] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_INST[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y3_N18
cycloneive_lcell_comb \id_stage|immed_gen|always0~12 (
// Equation(s):
// \id_stage|immed_gen|always0~12_combout  = ((\EDU|Equal15~1_combout ) # (!\id_stage|immed_gen|always0~14_combout )) # (!\id_stage|BR|PC_src~0_combout )

	.dataa(gnd),
	.datab(\id_stage|BR|PC_src~0_combout ),
	.datac(\EDU|Equal15~1_combout ),
	.datad(\id_stage|immed_gen|always0~14_combout ),
	.cin(gnd),
	.combout(\id_stage|immed_gen|always0~12_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|always0~12 .lut_mask = 16'hF3FF;
defparam \id_stage|immed_gen|always0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y3_N16
cycloneive_lcell_comb \id_stage|immed_gen|Immed[16]~25 (
// Equation(s):
// \id_stage|immed_gen|Immed[16]~25_combout  = (\if_id_buffer|ID_INST [15] & (\id_stage|immed_gen|always0~13_combout  & \id_stage|immed_gen|always0~12_combout ))

	.dataa(gnd),
	.datab(\if_id_buffer|ID_INST [15]),
	.datac(\id_stage|immed_gen|always0~13_combout ),
	.datad(\id_stage|immed_gen|always0~12_combout ),
	.cin(gnd),
	.combout(\id_stage|immed_gen|Immed[16]~25_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|Immed[16]~25 .lut_mask = 16'hC000;
defparam \id_stage|immed_gen|Immed[16]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N26
cycloneive_lcell_comb \id_ex_buffer|EX_Immed~41 (
// Equation(s):
// \id_ex_buffer|EX_Immed~41_combout  = (\id_stage|immed_gen|Immed[16]~25_combout  & (!\id_stage|flush~combout  & (\id_stage|immed_gen|always0~11_combout  & \id_stage|immed_gen|Immed[25]~2_combout )))

	.dataa(\id_stage|immed_gen|Immed[16]~25_combout ),
	.datab(\id_stage|flush~combout ),
	.datac(\id_stage|immed_gen|always0~11_combout ),
	.datad(\id_stage|immed_gen|Immed[25]~2_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_Immed~41_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed~41 .lut_mask = 16'h2000;
defparam \id_ex_buffer|EX_Immed~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y3_N27
dffeas \id_ex_buffer|EX_Immed[26] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_Immed~41_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_Immed [26]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed[26] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_Immed[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N0
cycloneive_lcell_comb \ex_stage|alu_oper2|out~72 (
// Equation(s):
// \ex_stage|alu_oper2|out~72_combout  = (!\FB|forwardB[0]~8_combout  & (!\ex_stage|alu_oper2|sel0|out~0_combout  & \id_ex_buffer|EX_Immed [26]))

	.dataa(\FB|forwardB[0]~8_combout ),
	.datab(\ex_stage|alu_oper2|sel0|out~0_combout ),
	.datac(gnd),
	.datad(\id_ex_buffer|EX_Immed [26]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~72_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~72 .lut_mask = 16'h1100;
defparam \ex_stage|alu_oper2|out~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y10_N0
cycloneive_lcell_comb \ex_stage|alu|Mux4~2 (
// Equation(s):
// \ex_stage|alu|Mux4~2_combout  = (\ex_stage|alu_oper|ALU_OP [1] & !\ex_stage|alu_oper|ALU_OP [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [1]),
	.datad(\ex_stage|alu_oper|ALU_OP [2]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux4~2 .lut_mask = 16'h00F0;
defparam \ex_stage|alu|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N20
cycloneive_lcell_comb \ex_stage|alu|Mux4~0 (
// Equation(s):
// \ex_stage|alu|Mux4~0_combout  = (!\ex_stage|alu_oper|ALU_OP [1] & \ex_stage|alu_oper|ALU_OP [2])

	.dataa(gnd),
	.datab(\ex_stage|alu_oper|ALU_OP [1]),
	.datac(gnd),
	.datad(\ex_stage|alu_oper|ALU_OP [2]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux4~0 .lut_mask = 16'h3300;
defparam \ex_stage|alu|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y8_N14
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT~7 (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT~7_combout  = (\ex_mem_buffer|MEM_ALU_OUT [11] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [11]),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT~7_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT~7 .lut_mask = 16'hC0F0;
defparam \mem_wb_buffer|WB_ALU_OUT~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y8_N15
dffeas \mem_wb_buffer|WB_ALU_OUT[11] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[11] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y10_N6
cycloneive_lcell_comb \ex_stage|alu|Mux4~3 (
// Equation(s):
// \ex_stage|alu|Mux4~3_combout  = (\ex_stage|alu_oper|ALU_OP [2]) # ((\ex_stage|alu_oper|ALU_OP [1] & \ex_stage|alu_oper|ALU_OP [0]))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper|ALU_OP [1]),
	.datac(\ex_stage|alu_oper|ALU_OP [2]),
	.datad(\ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux4~3 .lut_mask = 16'hFCF0;
defparam \ex_stage|alu|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y3_N12
cycloneive_lcell_comb \if_stage|new_PC|Add0~10 (
// Equation(s):
// \if_stage|new_PC|Add0~10_combout  = (\if_stage|pc_reg|addr_out [6] & ((\if_stage|new_PC|Add0~9 ) # (GND))) # (!\if_stage|pc_reg|addr_out [6] & (!\if_stage|new_PC|Add0~9 ))
// \if_stage|new_PC|Add0~11  = CARRY((\if_stage|pc_reg|addr_out [6]) # (!\if_stage|new_PC|Add0~9 ))

	.dataa(\if_stage|pc_reg|addr_out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|new_PC|Add0~9 ),
	.combout(\if_stage|new_PC|Add0~10_combout ),
	.cout(\if_stage|new_PC|Add0~11 ));
// synopsys translate_off
defparam \if_stage|new_PC|Add0~10 .lut_mask = 16'hA5AF;
defparam \if_stage|new_PC|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y3_N14
cycloneive_lcell_comb \if_stage|new_PC|Add0~12 (
// Equation(s):
// \if_stage|new_PC|Add0~12_combout  = (\if_stage|pc_reg|addr_out [7] & (!\if_stage|new_PC|Add0~11  & VCC)) # (!\if_stage|pc_reg|addr_out [7] & (\if_stage|new_PC|Add0~11  $ (GND)))
// \if_stage|new_PC|Add0~13  = CARRY((!\if_stage|pc_reg|addr_out [7] & !\if_stage|new_PC|Add0~11 ))

	.dataa(\if_stage|pc_reg|addr_out [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|new_PC|Add0~11 ),
	.combout(\if_stage|new_PC|Add0~12_combout ),
	.cout(\if_stage|new_PC|Add0~13 ));
// synopsys translate_off
defparam \if_stage|new_PC|Add0~12 .lut_mask = 16'h5A05;
defparam \if_stage|new_PC|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y2_N16
cycloneive_lcell_comb \if_id_buffer|ID_PC~6 (
// Equation(s):
// \if_id_buffer|ID_PC~6_combout  = (!\if_stage|pc_reg|addr_out [6] & !\id_stage|SDU|if_id_flush~0_combout )

	.dataa(\if_stage|pc_reg|addr_out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_stage|SDU|if_id_flush~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~6_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~6 .lut_mask = 16'h0055;
defparam \if_id_buffer|ID_PC~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y2_N17
dffeas \if_id_buffer|ID_PC[6] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[6] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y4_N8
cycloneive_lcell_comb \if_id_buffer|ID_PC~5 (
// Equation(s):
// \if_id_buffer|ID_PC~5_combout  = (!\if_stage|pc_reg|addr_out [5] & !\id_stage|SDU|if_id_flush~0_combout )

	.dataa(gnd),
	.datab(\if_stage|pc_reg|addr_out [5]),
	.datac(\id_stage|SDU|if_id_flush~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~5_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~5 .lut_mask = 16'h0303;
defparam \if_id_buffer|ID_PC~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y4_N9
dffeas \if_id_buffer|ID_PC[5] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[5] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y5_N8
cycloneive_lcell_comb \id_ex_buffer|EX_PFC[4]~40 (
// Equation(s):
// \id_ex_buffer|EX_PFC[4]~40_combout  = (\if_id_buffer|ID_PC [4] & (\id_ex_buffer|EX_PFC[3]~39  $ (GND))) # (!\if_id_buffer|ID_PC [4] & (!\id_ex_buffer|EX_PFC[3]~39  & VCC))
// \id_ex_buffer|EX_PFC[4]~41  = CARRY((\if_id_buffer|ID_PC [4] & !\id_ex_buffer|EX_PFC[3]~39 ))

	.dataa(gnd),
	.datab(\if_id_buffer|ID_PC [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_ex_buffer|EX_PFC[3]~39 ),
	.combout(\id_ex_buffer|EX_PFC[4]~40_combout ),
	.cout(\id_ex_buffer|EX_PFC[4]~41 ));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[4]~40 .lut_mask = 16'hC30C;
defparam \id_ex_buffer|EX_PFC[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y5_N10
cycloneive_lcell_comb \id_ex_buffer|EX_PFC[5]~42 (
// Equation(s):
// \id_ex_buffer|EX_PFC[5]~42_combout  = (\if_id_buffer|ID_PC [5] & (!\id_ex_buffer|EX_PFC[4]~41 )) # (!\if_id_buffer|ID_PC [5] & ((\id_ex_buffer|EX_PFC[4]~41 ) # (GND)))
// \id_ex_buffer|EX_PFC[5]~43  = CARRY((!\id_ex_buffer|EX_PFC[4]~41 ) # (!\if_id_buffer|ID_PC [5]))

	.dataa(\if_id_buffer|ID_PC [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_ex_buffer|EX_PFC[4]~41 ),
	.combout(\id_ex_buffer|EX_PFC[5]~42_combout ),
	.cout(\id_ex_buffer|EX_PFC[5]~43 ));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[5]~42 .lut_mask = 16'h5A5F;
defparam \id_ex_buffer|EX_PFC[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y5_N12
cycloneive_lcell_comb \id_ex_buffer|EX_PFC[6]~44 (
// Equation(s):
// \id_ex_buffer|EX_PFC[6]~44_combout  = (\if_id_buffer|ID_PC [6] & (\id_ex_buffer|EX_PFC[5]~43  $ (GND))) # (!\if_id_buffer|ID_PC [6] & (!\id_ex_buffer|EX_PFC[5]~43  & VCC))
// \id_ex_buffer|EX_PFC[6]~45  = CARRY((\if_id_buffer|ID_PC [6] & !\id_ex_buffer|EX_PFC[5]~43 ))

	.dataa(gnd),
	.datab(\if_id_buffer|ID_PC [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_ex_buffer|EX_PFC[5]~43 ),
	.combout(\id_ex_buffer|EX_PFC[6]~44_combout ),
	.cout(\id_ex_buffer|EX_PFC[6]~45 ));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[6]~44 .lut_mask = 16'hC30C;
defparam \id_ex_buffer|EX_PFC[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y5_N14
cycloneive_lcell_comb \id_ex_buffer|EX_PFC[7]~46 (
// Equation(s):
// \id_ex_buffer|EX_PFC[7]~46_combout  = (\if_id_buffer|ID_PC [7] & (!\id_ex_buffer|EX_PFC[6]~45 )) # (!\if_id_buffer|ID_PC [7] & ((\id_ex_buffer|EX_PFC[6]~45 ) # (GND)))
// \id_ex_buffer|EX_PFC[7]~47  = CARRY((!\id_ex_buffer|EX_PFC[6]~45 ) # (!\if_id_buffer|ID_PC [7]))

	.dataa(\if_id_buffer|ID_PC [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_ex_buffer|EX_PFC[6]~45 ),
	.combout(\id_ex_buffer|EX_PFC[7]~46_combout ),
	.cout(\id_ex_buffer|EX_PFC[7]~47 ));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[7]~46 .lut_mask = 16'h5A5F;
defparam \id_ex_buffer|EX_PFC[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y5_N15
dffeas \id_ex_buffer|EX_PFC[7] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PFC[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\id_stage|flush~combout ),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PFC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[7] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PFC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N14
cycloneive_lcell_comb \if_stage|pc_src_mux|out~68 (
// Equation(s):
// \if_stage|pc_src_mux|out~68_combout  = (\ex_stage|Equal1~2_combout  & ((\ex_stage|alu_oper1|out [7]))) # (!\ex_stage|Equal1~2_combout  & (\id_ex_buffer|EX_PFC [7]))

	.dataa(\ex_stage|Equal1~2_combout ),
	.datab(\id_ex_buffer|EX_PFC [7]),
	.datac(\ex_stage|alu_oper1|out [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~68_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~68 .lut_mask = 16'hE4E4;
defparam \if_stage|pc_src_mux|out~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y6_N28
cycloneive_lcell_comb \if_stage|pc_src_mux|out~172 (
// Equation(s):
// \if_stage|pc_src_mux|out~172_combout  = (!\rst~input_o  & ((\EDU|excep_flag~5_combout ) # ((\if_stage|pc_src_mux|out~68_combout  & \ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\rst~input_o ),
	.datac(\if_stage|pc_src_mux|out~68_combout ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~172_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~172 .lut_mask = 16'h3222;
defparam \if_stage|pc_src_mux|out~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y5_N12
cycloneive_lcell_comb \id_stage|immed_gen|Immed[7]~12 (
// Equation(s):
// \id_stage|immed_gen|Immed[7]~12_combout  = (\id_stage|immed_gen|Immed[10]~4_combout  & \if_id_buffer|ID_INST [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|immed_gen|Immed[10]~4_combout ),
	.datad(\if_id_buffer|ID_INST [7]),
	.cin(gnd),
	.combout(\id_stage|immed_gen|Immed[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|Immed[7]~12 .lut_mask = 16'hF000;
defparam \id_stage|immed_gen|Immed[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y5_N6
cycloneive_lcell_comb \id_stage|immed_gen|Immed[6]~11 (
// Equation(s):
// \id_stage|immed_gen|Immed[6]~11_combout  = (\id_stage|immed_gen|Immed[10]~4_combout  & \if_id_buffer|ID_INST [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|immed_gen|Immed[10]~4_combout ),
	.datad(\if_id_buffer|ID_INST [6]),
	.cin(gnd),
	.combout(\id_stage|immed_gen|Immed[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|Immed[6]~11 .lut_mask = 16'hF000;
defparam \id_stage|immed_gen|Immed[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y5_N24
cycloneive_lcell_comb \if_id_buffer|ID_INST~15 (
// Equation(s):
// \if_id_buffer|ID_INST~15_combout  = (!\id_stage|SDU|if_id_flush~0_combout  & (\if_stage|inst_mem|InstMem~46_combout  & \if_stage|inst_mem|InstMem~12_combout ))

	.dataa(\id_stage|SDU|if_id_flush~0_combout ),
	.datab(gnd),
	.datac(\if_stage|inst_mem|InstMem~46_combout ),
	.datad(\if_stage|inst_mem|InstMem~12_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_INST~15_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_INST~15 .lut_mask = 16'h5000;
defparam \if_id_buffer|ID_INST~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y5_N25
dffeas \if_id_buffer|ID_INST[5] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_INST~15_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_INST [5]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_INST[5] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_INST[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y5_N16
cycloneive_lcell_comb \id_stage|immed_gen|Immed[5]~10 (
// Equation(s):
// \id_stage|immed_gen|Immed[5]~10_combout  = (\id_stage|immed_gen|Immed[10]~4_combout  & \if_id_buffer|ID_INST [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|immed_gen|Immed[10]~4_combout ),
	.datad(\if_id_buffer|ID_INST [5]),
	.cin(gnd),
	.combout(\id_stage|immed_gen|Immed[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|Immed[5]~10 .lut_mask = 16'hF000;
defparam \id_stage|immed_gen|Immed[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y5_N8
cycloneive_lcell_comb \if_id_buffer|ID_INST~25 (
// Equation(s):
// \if_id_buffer|ID_INST~25_combout  = (!\id_stage|SDU|if_id_flush~0_combout  & (\if_stage|inst_mem|InstMem~40_combout  & \if_stage|inst_mem|InstMem~12_combout ))

	.dataa(gnd),
	.datab(\id_stage|SDU|if_id_flush~0_combout ),
	.datac(\if_stage|inst_mem|InstMem~40_combout ),
	.datad(\if_stage|inst_mem|InstMem~12_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_INST~25_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_INST~25 .lut_mask = 16'h3000;
defparam \if_id_buffer|ID_INST~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y5_N9
dffeas \if_id_buffer|ID_INST[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_INST~25_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_INST [4]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_INST[4] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_INST[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y5_N6
cycloneive_lcell_comb \id_stage|immed_gen|Immed[4]~9 (
// Equation(s):
// \id_stage|immed_gen|Immed[4]~9_combout  = (\if_id_buffer|ID_INST [4] & ((\id_stage|immed_gen|Immed[10]~4_combout ) # ((\if_id_buffer|ID_INST [10] & !\id_stage|immed_gen|always0~11_combout )))) # (!\if_id_buffer|ID_INST [4] & (\if_id_buffer|ID_INST [10] & 
// (!\id_stage|immed_gen|always0~11_combout )))

	.dataa(\if_id_buffer|ID_INST [4]),
	.datab(\if_id_buffer|ID_INST [10]),
	.datac(\id_stage|immed_gen|always0~11_combout ),
	.datad(\id_stage|immed_gen|Immed[10]~4_combout ),
	.cin(gnd),
	.combout(\id_stage|immed_gen|Immed[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|Immed[4]~9 .lut_mask = 16'hAE0C;
defparam \id_stage|immed_gen|Immed[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y5_N0
cycloneive_lcell_comb \id_stage|Add0~0 (
// Equation(s):
// \id_stage|Add0~0_combout  = (\if_id_buffer|ID_PC [0] & (\id_stage|immed_gen|Immed[0]~5_combout  $ (VCC))) # (!\if_id_buffer|ID_PC [0] & (\id_stage|immed_gen|Immed[0]~5_combout  & VCC))
// \id_stage|Add0~1  = CARRY((\if_id_buffer|ID_PC [0] & \id_stage|immed_gen|Immed[0]~5_combout ))

	.dataa(\if_id_buffer|ID_PC [0]),
	.datab(\id_stage|immed_gen|Immed[0]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\id_stage|Add0~0_combout ),
	.cout(\id_stage|Add0~1 ));
// synopsys translate_off
defparam \id_stage|Add0~0 .lut_mask = 16'h6688;
defparam \id_stage|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y5_N2
cycloneive_lcell_comb \id_stage|Add0~2 (
// Equation(s):
// \id_stage|Add0~2_combout  = (\if_id_buffer|ID_PC [1] & ((\id_stage|immed_gen|Immed[1]~6_combout  & (\id_stage|Add0~1  & VCC)) # (!\id_stage|immed_gen|Immed[1]~6_combout  & (!\id_stage|Add0~1 )))) # (!\if_id_buffer|ID_PC [1] & 
// ((\id_stage|immed_gen|Immed[1]~6_combout  & (!\id_stage|Add0~1 )) # (!\id_stage|immed_gen|Immed[1]~6_combout  & ((\id_stage|Add0~1 ) # (GND)))))
// \id_stage|Add0~3  = CARRY((\if_id_buffer|ID_PC [1] & (!\id_stage|immed_gen|Immed[1]~6_combout  & !\id_stage|Add0~1 )) # (!\if_id_buffer|ID_PC [1] & ((!\id_stage|Add0~1 ) # (!\id_stage|immed_gen|Immed[1]~6_combout ))))

	.dataa(\if_id_buffer|ID_PC [1]),
	.datab(\id_stage|immed_gen|Immed[1]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add0~1 ),
	.combout(\id_stage|Add0~2_combout ),
	.cout(\id_stage|Add0~3 ));
// synopsys translate_off
defparam \id_stage|Add0~2 .lut_mask = 16'h9617;
defparam \id_stage|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y5_N4
cycloneive_lcell_comb \id_stage|Add0~4 (
// Equation(s):
// \id_stage|Add0~4_combout  = ((\if_id_buffer|ID_PC [2] $ (\id_stage|immed_gen|Immed[2]~7_combout  $ (!\id_stage|Add0~3 )))) # (GND)
// \id_stage|Add0~5  = CARRY((\if_id_buffer|ID_PC [2] & ((\id_stage|immed_gen|Immed[2]~7_combout ) # (!\id_stage|Add0~3 ))) # (!\if_id_buffer|ID_PC [2] & (\id_stage|immed_gen|Immed[2]~7_combout  & !\id_stage|Add0~3 )))

	.dataa(\if_id_buffer|ID_PC [2]),
	.datab(\id_stage|immed_gen|Immed[2]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add0~3 ),
	.combout(\id_stage|Add0~4_combout ),
	.cout(\id_stage|Add0~5 ));
// synopsys translate_off
defparam \id_stage|Add0~4 .lut_mask = 16'h698E;
defparam \id_stage|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y5_N6
cycloneive_lcell_comb \id_stage|Add0~6 (
// Equation(s):
// \id_stage|Add0~6_combout  = (\if_id_buffer|ID_PC [3] & ((\id_stage|immed_gen|Immed[3]~8_combout  & (\id_stage|Add0~5  & VCC)) # (!\id_stage|immed_gen|Immed[3]~8_combout  & (!\id_stage|Add0~5 )))) # (!\if_id_buffer|ID_PC [3] & 
// ((\id_stage|immed_gen|Immed[3]~8_combout  & (!\id_stage|Add0~5 )) # (!\id_stage|immed_gen|Immed[3]~8_combout  & ((\id_stage|Add0~5 ) # (GND)))))
// \id_stage|Add0~7  = CARRY((\if_id_buffer|ID_PC [3] & (!\id_stage|immed_gen|Immed[3]~8_combout  & !\id_stage|Add0~5 )) # (!\if_id_buffer|ID_PC [3] & ((!\id_stage|Add0~5 ) # (!\id_stage|immed_gen|Immed[3]~8_combout ))))

	.dataa(\if_id_buffer|ID_PC [3]),
	.datab(\id_stage|immed_gen|Immed[3]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add0~5 ),
	.combout(\id_stage|Add0~6_combout ),
	.cout(\id_stage|Add0~7 ));
// synopsys translate_off
defparam \id_stage|Add0~6 .lut_mask = 16'h9617;
defparam \id_stage|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y5_N8
cycloneive_lcell_comb \id_stage|Add0~8 (
// Equation(s):
// \id_stage|Add0~8_combout  = ((\id_stage|immed_gen|Immed[4]~9_combout  $ (\if_id_buffer|ID_PC [4] $ (!\id_stage|Add0~7 )))) # (GND)
// \id_stage|Add0~9  = CARRY((\id_stage|immed_gen|Immed[4]~9_combout  & ((\if_id_buffer|ID_PC [4]) # (!\id_stage|Add0~7 ))) # (!\id_stage|immed_gen|Immed[4]~9_combout  & (\if_id_buffer|ID_PC [4] & !\id_stage|Add0~7 )))

	.dataa(\id_stage|immed_gen|Immed[4]~9_combout ),
	.datab(\if_id_buffer|ID_PC [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add0~7 ),
	.combout(\id_stage|Add0~8_combout ),
	.cout(\id_stage|Add0~9 ));
// synopsys translate_off
defparam \id_stage|Add0~8 .lut_mask = 16'h698E;
defparam \id_stage|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y5_N10
cycloneive_lcell_comb \id_stage|Add0~10 (
// Equation(s):
// \id_stage|Add0~10_combout  = (\id_stage|immed_gen|Immed[5]~10_combout  & ((\if_id_buffer|ID_PC [5] & (\id_stage|Add0~9  & VCC)) # (!\if_id_buffer|ID_PC [5] & (!\id_stage|Add0~9 )))) # (!\id_stage|immed_gen|Immed[5]~10_combout  & ((\if_id_buffer|ID_PC [5] 
// & (!\id_stage|Add0~9 )) # (!\if_id_buffer|ID_PC [5] & ((\id_stage|Add0~9 ) # (GND)))))
// \id_stage|Add0~11  = CARRY((\id_stage|immed_gen|Immed[5]~10_combout  & (!\if_id_buffer|ID_PC [5] & !\id_stage|Add0~9 )) # (!\id_stage|immed_gen|Immed[5]~10_combout  & ((!\id_stage|Add0~9 ) # (!\if_id_buffer|ID_PC [5]))))

	.dataa(\id_stage|immed_gen|Immed[5]~10_combout ),
	.datab(\if_id_buffer|ID_PC [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add0~9 ),
	.combout(\id_stage|Add0~10_combout ),
	.cout(\id_stage|Add0~11 ));
// synopsys translate_off
defparam \id_stage|Add0~10 .lut_mask = 16'h9617;
defparam \id_stage|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y5_N12
cycloneive_lcell_comb \id_stage|Add0~12 (
// Equation(s):
// \id_stage|Add0~12_combout  = ((\if_id_buffer|ID_PC [6] $ (\id_stage|immed_gen|Immed[6]~11_combout  $ (!\id_stage|Add0~11 )))) # (GND)
// \id_stage|Add0~13  = CARRY((\if_id_buffer|ID_PC [6] & ((\id_stage|immed_gen|Immed[6]~11_combout ) # (!\id_stage|Add0~11 ))) # (!\if_id_buffer|ID_PC [6] & (\id_stage|immed_gen|Immed[6]~11_combout  & !\id_stage|Add0~11 )))

	.dataa(\if_id_buffer|ID_PC [6]),
	.datab(\id_stage|immed_gen|Immed[6]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add0~11 ),
	.combout(\id_stage|Add0~12_combout ),
	.cout(\id_stage|Add0~13 ));
// synopsys translate_off
defparam \id_stage|Add0~12 .lut_mask = 16'h698E;
defparam \id_stage|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y5_N14
cycloneive_lcell_comb \id_stage|Add0~14 (
// Equation(s):
// \id_stage|Add0~14_combout  = (\id_stage|immed_gen|Immed[7]~12_combout  & ((\if_id_buffer|ID_PC [7] & (\id_stage|Add0~13  & VCC)) # (!\if_id_buffer|ID_PC [7] & (!\id_stage|Add0~13 )))) # (!\id_stage|immed_gen|Immed[7]~12_combout  & ((\if_id_buffer|ID_PC 
// [7] & (!\id_stage|Add0~13 )) # (!\if_id_buffer|ID_PC [7] & ((\id_stage|Add0~13 ) # (GND)))))
// \id_stage|Add0~15  = CARRY((\id_stage|immed_gen|Immed[7]~12_combout  & (!\if_id_buffer|ID_PC [7] & !\id_stage|Add0~13 )) # (!\id_stage|immed_gen|Immed[7]~12_combout  & ((!\id_stage|Add0~13 ) # (!\if_id_buffer|ID_PC [7]))))

	.dataa(\id_stage|immed_gen|Immed[7]~12_combout ),
	.datab(\if_id_buffer|ID_PC [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add0~13 ),
	.combout(\id_stage|Add0~14_combout ),
	.cout(\id_stage|Add0~15 ));
// synopsys translate_off
defparam \id_stage|Add0~14 .lut_mask = 16'h9617;
defparam \id_stage|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y6_N6
cycloneive_lcell_comb \if_stage|pc_src_mux|out~162 (
// Equation(s):
// \if_stage|pc_src_mux|out~162_combout  = (\id_stage|BR|PC_src~0_combout  & (\id_stage|immed_gen|Immed[10]~4_combout  & (\if_id_buffer|ID_INST [7]))) # (!\id_stage|BR|PC_src~0_combout  & (((\id_stage|Add0~14_combout ))))

	.dataa(\id_stage|immed_gen|Immed[10]~4_combout ),
	.datab(\if_id_buffer|ID_INST [7]),
	.datac(\id_stage|Add0~14_combout ),
	.datad(\id_stage|BR|PC_src~0_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~162_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~162 .lut_mask = 16'h88F0;
defparam \if_stage|pc_src_mux|out~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y3_N10
cycloneive_lcell_comb \id_stage|BR|Equal1~0 (
// Equation(s):
// \id_stage|BR|Equal1~0_combout  = (\if_id_buffer|ID_opcode [1] & (\if_id_buffer|ID_opcode [2] & (\if_id_buffer|ID_opcode [0] & \if_id_buffer|ID_opcode [3])))

	.dataa(\if_id_buffer|ID_opcode [1]),
	.datab(\if_id_buffer|ID_opcode [2]),
	.datac(\if_id_buffer|ID_opcode [0]),
	.datad(\if_id_buffer|ID_opcode [3]),
	.cin(gnd),
	.combout(\id_stage|BR|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|BR|Equal1~0 .lut_mask = 16'h8000;
defparam \id_stage|BR|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y3_N28
cycloneive_lcell_comb \id_stage|BR|Equal1~1 (
// Equation(s):
// \id_stage|BR|Equal1~1_combout  = (\if_id_buffer|ID_opcode [6] & (\if_id_buffer|ID_opcode [5] & (\if_id_buffer|ID_opcode [4] & \id_stage|BR|Equal1~0_combout )))

	.dataa(\if_id_buffer|ID_opcode [6]),
	.datab(\if_id_buffer|ID_opcode [5]),
	.datac(\if_id_buffer|ID_opcode [4]),
	.datad(\id_stage|BR|Equal1~0_combout ),
	.cin(gnd),
	.combout(\id_stage|BR|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|BR|Equal1~1 .lut_mask = 16'h8000;
defparam \id_stage|BR|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y6_N12
cycloneive_lcell_comb \id_stage|BR|PC_src[0]~1 (
// Equation(s):
// \id_stage|BR|PC_src[0]~1_combout  = (\rst~input_o  & (((\id_stage|BR|Equal1~1_combout )))) # (!\rst~input_o  & ((\EDU|excep_flag~5_combout ) # ((\id_stage|BR|Equal1~1_combout  & !\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\id_stage|BR|Equal1~1_combout ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_stage|BR|PC_src[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|BR|PC_src[0]~1 .lut_mask = 16'hE4F4;
defparam \id_stage|BR|PC_src[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y6_N26
cycloneive_lcell_comb \if_stage|pc_src_mux|out~69 (
// Equation(s):
// \if_stage|pc_src_mux|out~69_combout  = (\id_stage|BR|PC_src[1]~2_combout  & ((\id_stage|BR|PC_src[0]~1_combout  & ((!\if_stage|pc_reg|addr_out [7]))) # (!\id_stage|BR|PC_src[0]~1_combout  & (\if_stage|pc_src_mux|out~162_combout ))))

	.dataa(\if_stage|pc_src_mux|out~162_combout ),
	.datab(\if_stage|pc_reg|addr_out [7]),
	.datac(\id_stage|BR|PC_src[1]~2_combout ),
	.datad(\id_stage|BR|PC_src[0]~1_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~69_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~69 .lut_mask = 16'h30A0;
defparam \if_stage|pc_src_mux|out~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y6_N20
cycloneive_lcell_comb \if_stage|pc_src_mux|out~70 (
// Equation(s):
// \if_stage|pc_src_mux|out~70_combout  = (!\if_stage|pc_src_mux|out~172_combout  & (!\if_stage|pc_src_mux|out~69_combout  & ((\if_stage|pc_src_mux|out~46_combout ) # (!\if_stage|new_PC|Add0~12_combout ))))

	.dataa(\if_stage|new_PC|Add0~12_combout ),
	.datab(\if_stage|pc_src_mux|out~172_combout ),
	.datac(\if_stage|pc_src_mux|out~69_combout ),
	.datad(\if_stage|pc_src_mux|out~46_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~70_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~70 .lut_mask = 16'h0301;
defparam \if_stage|pc_src_mux|out~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N8
cycloneive_lcell_comb \id_stage|SDU|id_ex_flush~2 (
// Equation(s):
// \id_stage|SDU|id_ex_flush~2_combout  = (\if_id_buffer|ID_rs1_ind [3] & (\id_ex_buffer|EX_rd_ind [3] & (\if_id_buffer|ID_rs1_ind [2] $ (!\id_ex_buffer|EX_rd_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (!\id_ex_buffer|EX_rd_ind [3] & 
// (\if_id_buffer|ID_rs1_ind [2] $ (!\id_ex_buffer|EX_rd_ind [2]))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_ex_buffer|EX_rd_ind [3]),
	.datad(\id_ex_buffer|EX_rd_ind [2]),
	.cin(gnd),
	.combout(\id_stage|SDU|id_ex_flush~2_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|SDU|id_ex_flush~2 .lut_mask = 16'h8421;
defparam \id_stage|SDU|id_ex_flush~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N18
cycloneive_lcell_comb \id_stage|SDU|id_ex_flush~1 (
// Equation(s):
// \id_stage|SDU|id_ex_flush~1_combout  = (\id_ex_buffer|EX_rd_ind [0] & (\if_id_buffer|ID_rs1_ind [0] & (\if_id_buffer|ID_rs1_ind [1] $ (!\id_ex_buffer|EX_rd_ind [1])))) # (!\id_ex_buffer|EX_rd_ind [0] & (!\if_id_buffer|ID_rs1_ind [0] & 
// (\if_id_buffer|ID_rs1_ind [1] $ (!\id_ex_buffer|EX_rd_ind [1]))))

	.dataa(\id_ex_buffer|EX_rd_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_ex_buffer|EX_rd_ind [1]),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|SDU|id_ex_flush~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|SDU|id_ex_flush~1 .lut_mask = 16'h8241;
defparam \id_stage|SDU|id_ex_flush~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N2
cycloneive_lcell_comb \id_stage|SDU|id_ex_flush~3 (
// Equation(s):
// \id_stage|SDU|id_ex_flush~3_combout  = (\id_stage|SDU|id_ex_flush~2_combout  & (\id_stage|SDU|id_ex_flush~1_combout  & (\if_id_buffer|ID_rs1_ind [4] $ (!\id_ex_buffer|EX_rd_ind [4]))))

	.dataa(\if_id_buffer|ID_rs1_ind [4]),
	.datab(\id_ex_buffer|EX_rd_ind [4]),
	.datac(\id_stage|SDU|id_ex_flush~2_combout ),
	.datad(\id_stage|SDU|id_ex_flush~1_combout ),
	.cin(gnd),
	.combout(\id_stage|SDU|id_ex_flush~3_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|SDU|id_ex_flush~3 .lut_mask = 16'h9000;
defparam \id_stage|SDU|id_ex_flush~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y2_N28
cycloneive_lcell_comb \id_stage|SDU|id_ex_flush~0 (
// Equation(s):
// \id_stage|SDU|id_ex_flush~0_combout  = (\id_ex_buffer|EX_memread~q  & ((\id_ex_buffer|EX_rd_ind [0]) # (\id_stage|SDU|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\id_ex_buffer|EX_rd_ind [0]),
	.datac(\id_ex_buffer|EX_memread~q ),
	.datad(\id_stage|SDU|Equal0~0_combout ),
	.cin(gnd),
	.combout(\id_stage|SDU|id_ex_flush~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|SDU|id_ex_flush~0 .lut_mask = 16'hF0C0;
defparam \id_stage|SDU|id_ex_flush~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y6_N4
cycloneive_lcell_comb \id_stage|SDU|PC_Write~0 (
// Equation(s):
// \id_stage|SDU|PC_Write~0_combout  = (!\id_stage|SDU|Equal3~0_combout  & (((!\id_stage|SDU|id_ex_flush~6_combout  & !\id_stage|SDU|id_ex_flush~3_combout )) # (!\id_stage|SDU|id_ex_flush~0_combout )))

	.dataa(\id_stage|SDU|Equal3~0_combout ),
	.datab(\id_stage|SDU|id_ex_flush~6_combout ),
	.datac(\id_stage|SDU|id_ex_flush~3_combout ),
	.datad(\id_stage|SDU|id_ex_flush~0_combout ),
	.cin(gnd),
	.combout(\id_stage|SDU|PC_Write~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|SDU|PC_Write~0 .lut_mask = 16'h0155;
defparam \id_stage|SDU|PC_Write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y6_N21
dffeas \if_stage|pc_reg|addr_out[7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out~70_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|addr_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|addr_out[7] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|addr_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y2_N4
cycloneive_lcell_comb \if_id_buffer|ID_PC~7 (
// Equation(s):
// \if_id_buffer|ID_PC~7_combout  = (!\if_stage|pc_reg|addr_out [7] & !\id_stage|SDU|if_id_flush~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\if_stage|pc_reg|addr_out [7]),
	.datad(\id_stage|SDU|if_id_flush~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~7_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~7 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y2_N5
dffeas \if_id_buffer|ID_PC[7] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[7] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y2_N26
cycloneive_lcell_comb \id_ex_buffer|EX_PC~9 (
// Equation(s):
// \id_ex_buffer|EX_PC~9_combout  = (\if_id_buffer|ID_PC [7] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\rst~input_o ),
	.datab(\if_id_buffer|ID_PC [7]),
	.datac(\id_stage|SDU|id_ex_flush~7_combout ),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_PC~9_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_PC~9 .lut_mask = 16'h80C0;
defparam \id_ex_buffer|EX_PC~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y6_N5
dffeas \id_ex_buffer|EX_PC[7] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer|EX_PC~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PC[7] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N4
cycloneive_lcell_comb \ex_stage|alu_oper1|out~18 (
// Equation(s):
// \ex_stage|alu_oper1|out~18_combout  = (\FA|Equal0~3_combout  & (\id_ex_buffer|EX_opcode [0] & (\id_ex_buffer|EX_PC [7] & \FA|Equal0~2_combout )))

	.dataa(\FA|Equal0~3_combout ),
	.datab(\id_ex_buffer|EX_opcode [0]),
	.datac(\id_ex_buffer|EX_PC [7]),
	.datad(\FA|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out~18_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out~18 .lut_mask = 16'h8000;
defparam \ex_stage|alu_oper1|out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y11_N2
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT~9 (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT~9_combout  = (\ex_mem_buffer|MEM_ALU_OUT [7] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [7]),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT~9_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT~9 .lut_mask = 16'hA2A2;
defparam \mem_wb_buffer|WB_ALU_OUT~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y11_N3
dffeas \mem_wb_buffer|WB_ALU_OUT[7] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[7] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y5_N30
cycloneive_lcell_comb \id_ex_buffer|EX_Immed~14 (
// Equation(s):
// \id_ex_buffer|EX_Immed~14_combout  = (\id_stage|immed_gen|Immed[10]~4_combout  & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\id_stage|immed_gen|Immed[10]~4_combout ),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\rst~input_o ),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_Immed~14_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed~14 .lut_mask = 16'hA200;
defparam \id_ex_buffer|EX_Immed~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y6_N18
cycloneive_lcell_comb \id_ex_buffer|EX_Immed~21 (
// Equation(s):
// \id_ex_buffer|EX_Immed~21_combout  = (\if_id_buffer|ID_INST [8] & \id_ex_buffer|EX_Immed~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\if_id_buffer|ID_INST [8]),
	.datad(\id_ex_buffer|EX_Immed~14_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_Immed~21_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed~21 .lut_mask = 16'hF000;
defparam \id_ex_buffer|EX_Immed~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y6_N19
dffeas \id_ex_buffer|EX_Immed[8] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_Immed~21_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_Immed [8]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed[8] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_Immed[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y7_N26
cycloneive_lcell_comb \ex_stage|alu_oper2|out~18 (
// Equation(s):
// \ex_stage|alu_oper2|out~18_combout  = (\id_ex_buffer|EX_Immed [8] & (\id_ex_buffer|EX_is_oper2_immed~q  & !\FA|Equal0~1_combout ))

	.dataa(\id_ex_buffer|EX_Immed [8]),
	.datab(gnd),
	.datac(\id_ex_buffer|EX_is_oper2_immed~q ),
	.datad(\FA|Equal0~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~18_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~18 .lut_mask = 16'h00A0;
defparam \ex_stage|alu_oper2|out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N10
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT~5 (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT~5_combout  = (\ex_mem_buffer|MEM_ALU_OUT [8] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [8]),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT~5_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT~5 .lut_mask = 16'hA2A2;
defparam \mem_wb_buffer|WB_ALU_OUT~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y7_N11
dffeas \mem_wb_buffer|WB_ALU_OUT[8] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[8] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y6_N14
cycloneive_lcell_comb \id_ex_buffer|EX_Immed~20 (
// Equation(s):
// \id_ex_buffer|EX_Immed~20_combout  = (\if_id_buffer|ID_INST [10] & \id_ex_buffer|EX_Immed~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\if_id_buffer|ID_INST [10]),
	.datad(\id_ex_buffer|EX_Immed~14_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_Immed~20_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed~20 .lut_mask = 16'hF000;
defparam \id_ex_buffer|EX_Immed~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y6_N15
dffeas \id_ex_buffer|EX_Immed[10] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_Immed~20_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_Immed [10]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed[10] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_Immed[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y6_N0
cycloneive_lcell_comb \ex_stage|alu_oper2|out~15 (
// Equation(s):
// \ex_stage|alu_oper2|out~15_combout  = (\id_ex_buffer|EX_Immed [10] & (\id_ex_buffer|EX_is_oper2_immed~q  & !\FA|Equal0~1_combout ))

	.dataa(gnd),
	.datab(\id_ex_buffer|EX_Immed [10]),
	.datac(\id_ex_buffer|EX_is_oper2_immed~q ),
	.datad(\FA|Equal0~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~15_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~15 .lut_mask = 16'h00C0;
defparam \ex_stage|alu_oper2|out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y11_N22
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT~6 (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT~6_combout  = (\ex_mem_buffer|MEM_ALU_OUT [9] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(gnd),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [9]),
	.datac(\rst~input_o ),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT~6_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT~6 .lut_mask = 16'hC0CC;
defparam \mem_wb_buffer|WB_ALU_OUT~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y11_N23
dffeas \mem_wb_buffer|WB_ALU_OUT[9] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[9] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y11_N12
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~10 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~10_combout  = (\FB|forwardB~3_combout  & ((\FB|forwardB~7_combout  & (\id_ex_buffer|EX_rs2 [8])) # (!\FB|forwardB~7_combout  & ((\wb_stage|wdata_to_reg_file[8]~5_combout )))))

	.dataa(\id_ex_buffer|EX_rs2 [8]),
	.datab(\FB|forwardB~3_combout ),
	.datac(\wb_stage|wdata_to_reg_file[8]~5_combout ),
	.datad(\FB|forwardB~7_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~10_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~10 .lut_mask = 16'h88C0;
defparam \ex_stage|store_rs2_mux|out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y11_N14
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~11 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~11_combout  = (\ex_stage|store_rs2_mux|out~10_combout ) # ((!\FB|forwardB~3_combout  & \ex_mem_buffer|MEM_ALU_OUT [8]))

	.dataa(gnd),
	.datab(\FB|forwardB~3_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [8]),
	.datad(\ex_stage|store_rs2_mux|out~10_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~11_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~11 .lut_mask = 16'hFF30;
defparam \ex_stage|store_rs2_mux|out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y11_N15
dffeas \ex_mem_buffer|MEM_rs2[8] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|store_rs2_mux|out~11_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\EDU|excep_flag~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[8] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y11_N18
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~12 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~12_combout  = (\FB|forwardB~3_combout  & ((\FB|forwardB~7_combout  & ((\id_ex_buffer|EX_rs2 [9]))) # (!\FB|forwardB~7_combout  & (\wb_stage|wdata_to_reg_file[9]~6_combout ))))

	.dataa(\wb_stage|wdata_to_reg_file[9]~6_combout ),
	.datab(\FB|forwardB~3_combout ),
	.datac(\id_ex_buffer|EX_rs2 [9]),
	.datad(\FB|forwardB~7_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~12_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~12 .lut_mask = 16'hC088;
defparam \ex_stage|store_rs2_mux|out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y11_N20
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~13 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~13_combout  = (\ex_stage|store_rs2_mux|out~12_combout ) # ((!\FB|forwardB~3_combout  & \ex_mem_buffer|MEM_ALU_OUT [9]))

	.dataa(gnd),
	.datab(\FB|forwardB~3_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [9]),
	.datad(\ex_stage|store_rs2_mux|out~12_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~13_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~13 .lut_mask = 16'hFF30;
defparam \ex_stage|store_rs2_mux|out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y11_N21
dffeas \ex_mem_buffer|MEM_rs2[9] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|store_rs2_mux|out~13_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\EDU|excep_flag~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[9] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y8_N22
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~14 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~14_combout  = (\FB|forwardB~3_combout  & ((\FB|forwardB~7_combout  & ((\id_ex_buffer|EX_rs2 [11]))) # (!\FB|forwardB~7_combout  & (\wb_stage|wdata_to_reg_file[11]~7_combout ))))

	.dataa(\FB|forwardB~3_combout ),
	.datab(\wb_stage|wdata_to_reg_file[11]~7_combout ),
	.datac(\FB|forwardB~7_combout ),
	.datad(\id_ex_buffer|EX_rs2 [11]),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~14_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~14 .lut_mask = 16'hA808;
defparam \ex_stage|store_rs2_mux|out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y8_N0
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~15 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~15_combout  = (\ex_stage|store_rs2_mux|out~14_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [11] & !\FB|forwardB~3_combout ))

	.dataa(\ex_stage|store_rs2_mux|out~14_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [11]),
	.datac(gnd),
	.datad(\FB|forwardB~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~15_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~15 .lut_mask = 16'hAAEE;
defparam \ex_stage|store_rs2_mux|out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y8_N1
dffeas \ex_mem_buffer|MEM_rs2[11] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|store_rs2_mux|out~15_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\EDU|excep_flag~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[11] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y9_N14
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT~0 (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT~0_combout  = (\ex_mem_buffer|MEM_ALU_OUT [12] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [12]),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT~0 .lut_mask = 16'hA0F0;
defparam \mem_wb_buffer|WB_ALU_OUT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y9_N15
dffeas \mem_wb_buffer|WB_ALU_OUT[12] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[12] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N0
cycloneive_lcell_comb \if_id_buffer|ID_PC~13 (
// Equation(s):
// \if_id_buffer|ID_PC~13_combout  = (!\if_stage|pc_reg|addr_out [13] & !\id_stage|SDU|if_id_flush~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\if_stage|pc_reg|addr_out [13]),
	.datad(\id_stage|SDU|if_id_flush~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~13_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~13 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y4_N1
dffeas \if_id_buffer|ID_PC[13] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~13_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[13] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N12
cycloneive_lcell_comb \id_ex_buffer|EX_PC~1 (
// Equation(s):
// \id_ex_buffer|EX_PC~1_combout  = (\if_id_buffer|ID_PC [13] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\if_id_buffer|ID_PC [13]),
	.datac(\rst~input_o ),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_PC~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_PC~1 .lut_mask = 16'hC400;
defparam \id_ex_buffer|EX_PC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y4_N13
dffeas \id_ex_buffer|EX_PC[13] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PC~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PC[13] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PC[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N10
cycloneive_lcell_comb \ex_stage|alu_oper1|out~2 (
// Equation(s):
// \ex_stage|alu_oper1|out~2_combout  = (\id_ex_buffer|EX_PC [13] & (\FA|Equal0~0_combout  & \FA|Equal0~2_combout ))

	.dataa(\id_ex_buffer|EX_PC [13]),
	.datab(gnd),
	.datac(\FA|Equal0~0_combout ),
	.datad(\FA|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out~2 .lut_mask = 16'hA000;
defparam \ex_stage|alu_oper1|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N8
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT~1 (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT~1_combout  = (\ex_mem_buffer|MEM_ALU_OUT [13] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\rst~input_o ),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT~1 .lut_mask = 16'hB0B0;
defparam \mem_wb_buffer|WB_ALU_OUT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y5_N9
dffeas \mem_wb_buffer|WB_ALU_OUT[13] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[13] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y12_N2
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~4 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~4_combout  = (\FB|forwardB~3_combout  & ((\FB|forwardB~7_combout  & ((\id_ex_buffer|EX_rs2 [14]))) # (!\FB|forwardB~7_combout  & (\wb_stage|wdata_to_reg_file[14]~2_combout ))))

	.dataa(\wb_stage|wdata_to_reg_file[14]~2_combout ),
	.datab(\FB|forwardB~3_combout ),
	.datac(\FB|forwardB~7_combout ),
	.datad(\id_ex_buffer|EX_rs2 [14]),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~4 .lut_mask = 16'hC808;
defparam \ex_stage|store_rs2_mux|out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y12_N20
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~5 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~5_combout  = (\ex_stage|store_rs2_mux|out~4_combout ) # ((!\FB|forwardB~3_combout  & \ex_mem_buffer|MEM_ALU_OUT [14]))

	.dataa(gnd),
	.datab(\FB|forwardB~3_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [14]),
	.datad(\ex_stage|store_rs2_mux|out~4_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~5 .lut_mask = 16'hFF30;
defparam \ex_stage|store_rs2_mux|out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y12_N21
dffeas \ex_mem_buffer|MEM_rs2[14] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|store_rs2_mux|out~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\EDU|excep_flag~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[14] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[14] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y8_N0
cycloneive_ram_block \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\ex_mem_buffer|MEM_memwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\hlt_logic~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ex_mem_buffer|MEM_rs2 [15],\ex_mem_buffer|MEM_rs2 [14],\ex_mem_buffer|MEM_rs2 [13],\ex_mem_buffer|MEM_rs2 [12],\ex_mem_buffer|MEM_rs2 [11],\ex_mem_buffer|MEM_rs2 [10],\ex_mem_buffer|MEM_rs2 [9],\ex_mem_buffer|MEM_rs2 [8],\ex_mem_buffer|MEM_rs2 [6]}),
	.portaaddr({\ex_mem_buffer|MEM_ALU_OUT [9],\ex_mem_buffer|MEM_ALU_OUT [8],\ex_mem_buffer|MEM_ALU_OUT [7],\ex_mem_buffer|MEM_ALU_OUT [6],\ex_mem_buffer|MEM_ALU_OUT [5],\ex_mem_buffer|MEM_ALU_OUT [4],\ex_mem_buffer|MEM_ALU_OUT [3],\ex_mem_buffer|MEM_ALU_OUT [2],\ex_mem_buffer|MEM_ALU_OUT [1],
\ex_mem_buffer|MEM_ALU_OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "MEM_stage:mem_stage|DM:data_mem|altsyncram:data_mem_rtl_0|altsyncram_eg81:auto_generated|ALTSYNCRAM";
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 10;
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 9;
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 1023;
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 1024;
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "old_data";
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 10;
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 9;
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N4
cycloneive_lcell_comb \mem_wb_buffer|WB_Data_mem_out~4 (
// Equation(s):
// \mem_wb_buffer|WB_Data_mem_out~4_combout  = (\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a15  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_Data_mem_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out~4 .lut_mask = 16'hAF00;
defparam \mem_wb_buffer|WB_Data_mem_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y8_N5
dffeas \mem_wb_buffer|WB_Data_mem_out[15] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_Data_mem_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_Data_mem_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out[15] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_Data_mem_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N2
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT~4 (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT~4_combout  = (\ex_mem_buffer|MEM_ALU_OUT [15] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [15]),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT~4_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT~4 .lut_mask = 16'hA0F0;
defparam \mem_wb_buffer|WB_ALU_OUT~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y5_N3
dffeas \mem_wb_buffer|WB_ALU_OUT[15] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[15] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N20
cycloneive_lcell_comb \wb_stage|wdata_to_reg_file[15]~4 (
// Equation(s):
// \wb_stage|wdata_to_reg_file[15]~4_combout  = (\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_Data_mem_out [15])) # (!\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_ALU_OUT [15])))

	.dataa(gnd),
	.datab(\mem_wb_buffer|WB_Data_mem_out [15]),
	.datac(\mem_wb_buffer|WB_memread~q ),
	.datad(\mem_wb_buffer|WB_ALU_OUT [15]),
	.cin(gnd),
	.combout(\wb_stage|wdata_to_reg_file[15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|wdata_to_reg_file[15]~4 .lut_mask = 16'hCFC0;
defparam \wb_stage|wdata_to_reg_file[15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y5_N21
dffeas \id_stage|reg_file|reg_file[15][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\wb_stage|wdata_to_reg_file[15]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N15
dffeas \id_stage|reg_file|reg_file[12][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[15]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N17
dffeas \id_stage|reg_file|reg_file[13][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[15]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~107 (
// Equation(s):
// \id_stage|reg_file|rd_data1~107_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[13][15]~q ))) # (!\if_id_buffer|ID_rs1_ind [0] 
// & (\id_stage|reg_file|reg_file[12][15]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[12][15]~q ),
	.datac(\id_stage|reg_file|reg_file[13][15]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~107_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~107 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y5_N29
dffeas \id_stage|reg_file|reg_file[14][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[15]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y5_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~108 (
// Equation(s):
// \id_stage|reg_file|rd_data1~108_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~107_combout  & (\id_stage|reg_file|reg_file[15][15]~q )) # (!\id_stage|reg_file|rd_data1~107_combout  & ((\id_stage|reg_file|reg_file[14][15]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|rd_data1~107_combout ))))

	.dataa(\id_stage|reg_file|reg_file[15][15]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|rd_data1~107_combout ),
	.datad(\id_stage|reg_file|reg_file[14][15]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~108_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~108 .lut_mask = 16'hBCB0;
defparam \id_stage|reg_file|rd_data1~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y7_N15
dffeas \id_stage|reg_file|reg_file[11][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[15]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y7_N1
dffeas \id_stage|reg_file|reg_file[9][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[15]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y7_N21
dffeas \id_stage|reg_file|reg_file[8][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[15]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y7_N19
dffeas \id_stage|reg_file|reg_file[10][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[15]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~100 (
// Equation(s):
// \id_stage|reg_file|rd_data1~100_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|reg_file[10][15]~q ))) # (!\if_id_buffer|ID_rs1_ind [1] 
// & (\id_stage|reg_file|reg_file[8][15]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[8][15]~q ),
	.datac(\id_stage|reg_file|reg_file[10][15]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~100_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~100 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~101 (
// Equation(s):
// \id_stage|reg_file|rd_data1~101_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~100_combout  & (\id_stage|reg_file|reg_file[11][15]~q )) # (!\id_stage|reg_file|rd_data1~100_combout  & ((\id_stage|reg_file|reg_file[9][15]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|rd_data1~100_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[11][15]~q ),
	.datac(\id_stage|reg_file|reg_file[9][15]~q ),
	.datad(\id_stage|reg_file|rd_data1~100_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~101_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~101 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data1~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y4_N15
dffeas \id_stage|reg_file|reg_file[3][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[15]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y3_N1
dffeas \id_stage|reg_file|reg_file[1][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[15]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N11
dffeas \id_stage|reg_file|reg_file[2][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[15]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~104 (
// Equation(s):
// \id_stage|reg_file|rd_data1~104_combout  = (\id_stage|reg_file|rd_data1[16]~17_combout  & (((\id_stage|reg_file|rd_data1[16]~14_combout )))) # (!\id_stage|reg_file|rd_data1[16]~17_combout  & ((\id_stage|reg_file|rd_data1[16]~14_combout  & 
// ((\id_stage|reg_file|reg_file[2][15]~q ))) # (!\id_stage|reg_file|rd_data1[16]~14_combout  & (\id_stage|reg_file|reg_file[1][15]~q ))))

	.dataa(\id_stage|reg_file|reg_file[1][15]~q ),
	.datab(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[2][15]~q ),
	.datad(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~104_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~104 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y8_N25
dffeas \id_stage|reg_file|reg_file[4][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[15]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y8_N17
dffeas \id_stage|reg_file|reg_file[5][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[15]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~102 (
// Equation(s):
// \id_stage|reg_file|rd_data1~102_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[5][15]~q ))) # (!\if_id_buffer|ID_rs1_ind [0] 
// & (\id_stage|reg_file|reg_file[4][15]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[4][15]~q ),
	.datac(\id_stage|reg_file|reg_file[5][15]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~102_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~102 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y4_N17
dffeas \id_stage|reg_file|reg_file[7][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[15]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y5_N21
dffeas \id_stage|reg_file|reg_file[6][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[15]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~103 (
// Equation(s):
// \id_stage|reg_file|rd_data1~103_combout  = (\id_stage|reg_file|rd_data1~102_combout  & ((\id_stage|reg_file|reg_file[7][15]~q ) # ((!\if_id_buffer|ID_rs1_ind [1])))) # (!\id_stage|reg_file|rd_data1~102_combout  & (((\id_stage|reg_file|reg_file[6][15]~q  & 
// \if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\id_stage|reg_file|rd_data1~102_combout ),
	.datab(\id_stage|reg_file|reg_file[7][15]~q ),
	.datac(\id_stage|reg_file|reg_file[6][15]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~103_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~103 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|rd_data1~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~105 (
// Equation(s):
// \id_stage|reg_file|rd_data1~105_combout  = (\id_stage|reg_file|rd_data1[16]~17_combout  & ((\id_stage|reg_file|rd_data1~104_combout  & (\id_stage|reg_file|reg_file[3][15]~q )) # (!\id_stage|reg_file|rd_data1~104_combout  & 
// ((\id_stage|reg_file|rd_data1~103_combout ))))) # (!\id_stage|reg_file|rd_data1[16]~17_combout  & (((\id_stage|reg_file|rd_data1~104_combout ))))

	.dataa(\id_stage|reg_file|reg_file[3][15]~q ),
	.datab(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.datac(\id_stage|reg_file|rd_data1~104_combout ),
	.datad(\id_stage|reg_file|rd_data1~103_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~105_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~105 .lut_mask = 16'hBCB0;
defparam \id_stage|reg_file|rd_data1~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~106 (
// Equation(s):
// \id_stage|reg_file|rd_data1~106_combout  = (\id_stage|reg_file|rd_data1[16]~13_combout  & (((\id_stage|reg_file|rd_data1[16]~2_combout )))) # (!\id_stage|reg_file|rd_data1[16]~13_combout  & ((\id_stage|reg_file|rd_data1[16]~2_combout  & 
// (\id_stage|reg_file|rd_data1~101_combout )) # (!\id_stage|reg_file|rd_data1[16]~2_combout  & ((\id_stage|reg_file|rd_data1~105_combout )))))

	.dataa(\id_stage|reg_file|rd_data1~101_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.datac(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datad(\id_stage|reg_file|rd_data1~105_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~106_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~106 .lut_mask = 16'hE3E0;
defparam \id_stage|reg_file|rd_data1~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y6_N23
dffeas \id_stage|reg_file|reg_file[19][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[15]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N13
dffeas \id_stage|reg_file|reg_file[23][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[15]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y6_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~97 (
// Equation(s):
// \id_stage|reg_file|rd_data1~97_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[23][15]~q ))) # (!\if_id_buffer|ID_rs1_ind [2] 
// & (\id_stage|reg_file|reg_file[19][15]~q ))))

	.dataa(\id_stage|reg_file|reg_file[19][15]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[23][15]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~97_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~97 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y6_N29
dffeas \id_stage|reg_file|reg_file[27][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[15]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y6_N3
dffeas \id_stage|reg_file|reg_file[31][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[15]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y6_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~98 (
// Equation(s):
// \id_stage|reg_file|rd_data1~98_combout  = (\id_stage|reg_file|rd_data1~97_combout  & (((\id_stage|reg_file|reg_file[31][15]~q )) # (!\if_id_buffer|ID_rs1_ind [3]))) # (!\id_stage|reg_file|rd_data1~97_combout  & (\if_id_buffer|ID_rs1_ind [3] & 
// (\id_stage|reg_file|reg_file[27][15]~q )))

	.dataa(\id_stage|reg_file|rd_data1~97_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[27][15]~q ),
	.datad(\id_stage|reg_file|reg_file[31][15]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~98_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~98 .lut_mask = 16'hEA62;
defparam \id_stage|reg_file|rd_data1~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y4_N15
dffeas \id_stage|reg_file|reg_file[18][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[15]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N1
dffeas \id_stage|reg_file|reg_file[22][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[15]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~90 (
// Equation(s):
// \id_stage|reg_file|rd_data1~90_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[22][15]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[18][15]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[18][15]~q ),
	.datac(\id_stage|reg_file|reg_file[22][15]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~90_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~90 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y4_N31
dffeas \id_stage|reg_file|reg_file[30][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[15]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N21
dffeas \id_stage|reg_file|reg_file[26][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[15]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~91 (
// Equation(s):
// \id_stage|reg_file|rd_data1~91_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|rd_data1~90_combout  & (\id_stage|reg_file|reg_file[30][15]~q )) # (!\id_stage|reg_file|rd_data1~90_combout  & ((\id_stage|reg_file|reg_file[26][15]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|rd_data1~90_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|rd_data1~90_combout ),
	.datac(\id_stage|reg_file|reg_file[30][15]~q ),
	.datad(\id_stage|reg_file|reg_file[26][15]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~91_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~91 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|rd_data1~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y11_N7
dffeas \id_stage|reg_file|reg_file[29][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[15]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y11_N3
dffeas \id_stage|reg_file|reg_file[17][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[15]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y11_N9
dffeas \id_stage|reg_file|reg_file[25][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[15]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y11_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~92 (
// Equation(s):
// \id_stage|reg_file|rd_data1~92_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[25][15]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[17][15]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[17][15]~q ),
	.datac(\id_stage|reg_file|reg_file[25][15]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~92_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~92 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y11_N9
dffeas \id_stage|reg_file|reg_file[21][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[15]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y11_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~93 (
// Equation(s):
// \id_stage|reg_file|rd_data1~93_combout  = (\id_stage|reg_file|rd_data1~92_combout  & ((\id_stage|reg_file|reg_file[29][15]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|rd_data1~92_combout  & (((\id_stage|reg_file|reg_file[21][15]~q  & 
// \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[29][15]~q ),
	.datab(\id_stage|reg_file|rd_data1~92_combout ),
	.datac(\id_stage|reg_file|reg_file[21][15]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~93_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~93 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|rd_data1~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y5_N15
dffeas \id_stage|reg_file|reg_file[16][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[15]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y5_N13
dffeas \id_stage|reg_file|reg_file[24][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[15]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y5_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~94 (
// Equation(s):
// \id_stage|reg_file|rd_data1~94_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[24][15]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[16][15]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[16][15]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[24][15]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~94_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~94 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y5_N15
dffeas \id_stage|reg_file|reg_file[28][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[15]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N25
dffeas \id_stage|reg_file|reg_file[20][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[15]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y5_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~95 (
// Equation(s):
// \id_stage|reg_file|rd_data1~95_combout  = (\id_stage|reg_file|rd_data1~94_combout  & ((\id_stage|reg_file|reg_file[28][15]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|rd_data1~94_combout  & (((\id_stage|reg_file|reg_file[20][15]~q  & 
// \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|rd_data1~94_combout ),
	.datab(\id_stage|reg_file|reg_file[28][15]~q ),
	.datac(\id_stage|reg_file|reg_file[20][15]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~95_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~95 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|rd_data1~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y3_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~96 (
// Equation(s):
// \id_stage|reg_file|rd_data1~96_combout  = (\if_id_buffer|ID_rs1_ind [1] & (\if_id_buffer|ID_rs1_ind [0])) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|rd_data1~93_combout )) # (!\if_id_buffer|ID_rs1_ind [0] & 
// ((\id_stage|reg_file|rd_data1~95_combout )))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|rd_data1~93_combout ),
	.datad(\id_stage|reg_file|rd_data1~95_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~96_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~96 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|rd_data1~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y3_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~99 (
// Equation(s):
// \id_stage|reg_file|rd_data1~99_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~96_combout  & (\id_stage|reg_file|rd_data1~98_combout )) # (!\id_stage|reg_file|rd_data1~96_combout  & ((\id_stage|reg_file|rd_data1~91_combout ))))) # 
// (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|rd_data1~96_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|rd_data1~98_combout ),
	.datac(\id_stage|reg_file|rd_data1~91_combout ),
	.datad(\id_stage|reg_file|rd_data1~96_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~99_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~99 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data1~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~109 (
// Equation(s):
// \id_stage|reg_file|rd_data1~109_combout  = (\id_stage|reg_file|rd_data1~106_combout  & ((\id_stage|reg_file|rd_data1~108_combout ) # ((!\id_stage|reg_file|rd_data1[16]~13_combout )))) # (!\id_stage|reg_file|rd_data1~106_combout  & 
// (((\id_stage|reg_file|rd_data1~99_combout  & \id_stage|reg_file|rd_data1[16]~13_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~108_combout ),
	.datab(\id_stage|reg_file|rd_data1~106_combout ),
	.datac(\id_stage|reg_file|rd_data1~99_combout ),
	.datad(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~109_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~109 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|rd_data1~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~110 (
// Equation(s):
// \id_stage|reg_file|rd_data1~110_combout  = (\wb_stage|wdata_to_reg_file[15]~4_combout  & ((\id_stage|reg_file|always1~2_combout ) # ((!\id_stage|reg_file|rd_data1~25_combout  & \id_stage|reg_file|rd_data1~109_combout )))) # 
// (!\wb_stage|wdata_to_reg_file[15]~4_combout  & (!\id_stage|reg_file|rd_data1~25_combout  & ((\id_stage|reg_file|rd_data1~109_combout ))))

	.dataa(\wb_stage|wdata_to_reg_file[15]~4_combout ),
	.datab(\id_stage|reg_file|rd_data1~25_combout ),
	.datac(\id_stage|reg_file|always1~2_combout ),
	.datad(\id_stage|reg_file|rd_data1~109_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~110_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~110 .lut_mask = 16'hB3A0;
defparam \id_stage|reg_file|rd_data1~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y5_N3
dffeas \id_stage|reg_file|rd_data1[15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data1~110_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1[15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N12
cycloneive_lcell_comb \id_ex_buffer|EX_rs1~4 (
// Equation(s):
// \id_ex_buffer|EX_rs1~4_combout  = (\id_stage|reg_file|rd_data1 [15] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\rst~input_o ),
	.datab(\id_stage|reg_file|rd_data1 [15]),
	.datac(\id_stage|SDU|id_ex_flush~7_combout ),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs1~4_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1~4 .lut_mask = 16'h80C0;
defparam \id_ex_buffer|EX_rs1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y5_N13
dffeas \id_ex_buffer|EX_rs1[15] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs1~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1[15] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N10
cycloneive_lcell_comb \ex_stage|alu_oper1|out[15]~9 (
// Equation(s):
// \ex_stage|alu_oper1|out[15]~9_combout  = (\ex_stage|alu_oper1|sel1|out[21]~8_combout  & ((\FA|forwardA~7_combout  & (\id_ex_buffer|EX_rs1 [15])) # (!\FA|forwardA~7_combout  & ((\wb_stage|wdata_to_reg_file[15]~4_combout )))))

	.dataa(\id_ex_buffer|EX_rs1 [15]),
	.datab(\wb_stage|wdata_to_reg_file[15]~4_combout ),
	.datac(\ex_stage|alu_oper1|sel1|out[21]~8_combout ),
	.datad(\FA|forwardA~7_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out[15]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[15]~9 .lut_mask = 16'hA0C0;
defparam \ex_stage|alu_oper1|out[15]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N30
cycloneive_lcell_comb \if_id_buffer|ID_PC~15 (
// Equation(s):
// \if_id_buffer|ID_PC~15_combout  = (!\if_stage|pc_reg|addr_out [15] & !\id_stage|SDU|if_id_flush~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\if_stage|pc_reg|addr_out [15]),
	.datad(\id_stage|SDU|if_id_flush~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~15_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~15 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y4_N31
dffeas \if_id_buffer|ID_PC[15] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~15_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[15] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N30
cycloneive_lcell_comb \id_ex_buffer|EX_PC~4 (
// Equation(s):
// \id_ex_buffer|EX_PC~4_combout  = (\if_id_buffer|ID_PC [15] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\rst~input_o ),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\if_id_buffer|ID_PC [15]),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_PC~4_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_PC~4 .lut_mask = 16'hB000;
defparam \id_ex_buffer|EX_PC~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y8_N28
cycloneive_lcell_comb \id_ex_buffer|EX_PC[15]~feeder (
// Equation(s):
// \id_ex_buffer|EX_PC[15]~feeder_combout  = \id_ex_buffer|EX_PC~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_ex_buffer|EX_PC~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_PC[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_PC[15]~feeder .lut_mask = 16'hF0F0;
defparam \id_ex_buffer|EX_PC[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y8_N29
dffeas \id_ex_buffer|EX_PC[15] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PC[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PC[15] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PC[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N26
cycloneive_lcell_comb \ex_stage|alu_oper1|out~8 (
// Equation(s):
// \ex_stage|alu_oper1|out~8_combout  = (\FA|Equal0~2_combout  & (\id_ex_buffer|EX_opcode [0] & (\FA|Equal0~3_combout  & \id_ex_buffer|EX_PC [15])))

	.dataa(\FA|Equal0~2_combout ),
	.datab(\id_ex_buffer|EX_opcode [0]),
	.datac(\FA|Equal0~3_combout ),
	.datad(\id_ex_buffer|EX_PC [15]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out~8_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out~8 .lut_mask = 16'h8000;
defparam \ex_stage|alu_oper1|out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N6
cycloneive_lcell_comb \ex_stage|alu_oper1|out[15] (
// Equation(s):
// \ex_stage|alu_oper1|out [15] = (\ex_stage|alu_oper1|out[15]~9_combout ) # ((\ex_stage|alu_oper1|out~8_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [15] & !\ex_stage|alu_oper1|sel1|out[21]~9_combout )))

	.dataa(\ex_stage|alu_oper1|out[15]~9_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [15]),
	.datac(\ex_stage|alu_oper1|out~8_combout ),
	.datad(\ex_stage|alu_oper1|sel1|out[21]~9_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out [15]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[15] .lut_mask = 16'hFAFE;
defparam \ex_stage|alu_oper1|out[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y4_N20
cycloneive_lcell_comb \id_ex_buffer|EX_Immed~19 (
// Equation(s):
// \id_ex_buffer|EX_Immed~19_combout  = (\if_id_buffer|ID_INST [15] & \id_ex_buffer|EX_Immed~14_combout )

	.dataa(\if_id_buffer|ID_INST [15]),
	.datab(gnd),
	.datac(\id_ex_buffer|EX_Immed~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_Immed~19_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed~19 .lut_mask = 16'hA0A0;
defparam \id_ex_buffer|EX_Immed~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y4_N21
dffeas \id_ex_buffer|EX_Immed[15] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_Immed~19_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_Immed [15]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed[15] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_Immed[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y4_N26
cycloneive_lcell_comb \ex_stage|alu_oper2|out~13 (
// Equation(s):
// \ex_stage|alu_oper2|out~13_combout  = (\id_ex_buffer|EX_Immed [15] & (\id_ex_buffer|EX_is_oper2_immed~q  & !\FA|Equal0~1_combout ))

	.dataa(gnd),
	.datab(\id_ex_buffer|EX_Immed [15]),
	.datac(\id_ex_buffer|EX_is_oper2_immed~q ),
	.datad(\FA|Equal0~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~13_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~13 .lut_mask = 16'h00C0;
defparam \ex_stage|alu_oper2|out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N8
cycloneive_lcell_comb \ex_stage|alu_oper2|out~12 (
// Equation(s):
// \ex_stage|alu_oper2|out~12_combout  = (\ex_stage|alu_oper2|sel2|out~0_combout  & ((\FB|forwardB[0]~8_combout  & ((\wb_stage|wdata_to_reg_file[15]~4_combout ))) # (!\FB|forwardB[0]~8_combout  & (\ex_mem_buffer|MEM_ALU_OUT [15]))))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [15]),
	.datab(\wb_stage|wdata_to_reg_file[15]~4_combout ),
	.datac(\ex_stage|alu_oper2|sel2|out~0_combout ),
	.datad(\FB|forwardB[0]~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~12_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~12 .lut_mask = 16'hC0A0;
defparam \ex_stage|alu_oper2|out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~107 (
// Equation(s):
// \id_stage|reg_file|rd_data2~107_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1]) # ((\id_stage|reg_file|reg_file[13][15]~q )))) # (!\if_id_buffer|ID_rs2_ind [0] & (!\if_id_buffer|ID_rs2_ind [1] & 
// (\id_stage|reg_file|reg_file[12][15]~q )))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[12][15]~q ),
	.datad(\id_stage|reg_file|reg_file[13][15]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~107_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~107 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|rd_data2~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y5_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~108 (
// Equation(s):
// \id_stage|reg_file|rd_data2~108_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~107_combout  & (\id_stage|reg_file|reg_file[15][15]~q )) # (!\id_stage|reg_file|rd_data2~107_combout  & ((\id_stage|reg_file|reg_file[14][15]~q ))))) 
// # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~107_combout ))))

	.dataa(\id_stage|reg_file|reg_file[15][15]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[14][15]~q ),
	.datad(\id_stage|reg_file|rd_data2~107_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~108_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~108 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data2~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~100 (
// Equation(s):
// \id_stage|reg_file|rd_data2~100_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|reg_file[10][15]~q )) # (!\if_id_buffer|ID_rs2_ind [1] & 
// ((\id_stage|reg_file|reg_file[8][15]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[10][15]~q ),
	.datac(\id_stage|reg_file|reg_file[8][15]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~100_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~100 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~101 (
// Equation(s):
// \id_stage|reg_file|rd_data2~101_combout  = (\id_stage|reg_file|rd_data2~100_combout  & (((\id_stage|reg_file|reg_file[11][15]~q ) # (!\if_id_buffer|ID_rs2_ind [0])))) # (!\id_stage|reg_file|rd_data2~100_combout  & (\id_stage|reg_file|reg_file[9][15]~q  & 
// ((\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\id_stage|reg_file|rd_data2~100_combout ),
	.datab(\id_stage|reg_file|reg_file[9][15]~q ),
	.datac(\id_stage|reg_file|reg_file[11][15]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~101_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~101 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|rd_data2~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y8_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~102 (
// Equation(s):
// \id_stage|reg_file|rd_data2~102_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[5][15]~q )) # (!\if_id_buffer|ID_rs2_ind [0] & 
// ((\id_stage|reg_file|reg_file[4][15]~q )))))

	.dataa(\id_stage|reg_file|reg_file[5][15]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[4][15]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~102_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~102 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|rd_data2~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~103 (
// Equation(s):
// \id_stage|reg_file|rd_data2~103_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~102_combout  & ((\id_stage|reg_file|reg_file[7][15]~q ))) # (!\id_stage|reg_file|rd_data2~102_combout  & (\id_stage|reg_file|reg_file[6][15]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~102_combout ))))

	.dataa(\id_stage|reg_file|reg_file[6][15]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[7][15]~q ),
	.datad(\id_stage|reg_file|rd_data2~102_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~103_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~103 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y3_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~104 (
// Equation(s):
// \id_stage|reg_file|rd_data2~104_combout  = (\id_stage|reg_file|rd_data2[0]~16_combout  & (((\id_stage|reg_file|rd_data2[0]~17_combout )))) # (!\id_stage|reg_file|rd_data2[0]~16_combout  & ((\id_stage|reg_file|rd_data2[0]~17_combout  & 
// (\id_stage|reg_file|reg_file[2][15]~q )) # (!\id_stage|reg_file|rd_data2[0]~17_combout  & ((\id_stage|reg_file|reg_file[1][15]~q )))))

	.dataa(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.datab(\id_stage|reg_file|reg_file[2][15]~q ),
	.datac(\id_stage|reg_file|reg_file[1][15]~q ),
	.datad(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~104_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~104 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~105 (
// Equation(s):
// \id_stage|reg_file|rd_data2~105_combout  = (\id_stage|reg_file|rd_data2[0]~16_combout  & ((\id_stage|reg_file|rd_data2~104_combout  & ((\id_stage|reg_file|reg_file[3][15]~q ))) # (!\id_stage|reg_file|rd_data2~104_combout  & 
// (\id_stage|reg_file|rd_data2~103_combout )))) # (!\id_stage|reg_file|rd_data2[0]~16_combout  & (((\id_stage|reg_file|rd_data2~104_combout ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.datab(\id_stage|reg_file|rd_data2~103_combout ),
	.datac(\id_stage|reg_file|reg_file[3][15]~q ),
	.datad(\id_stage|reg_file|rd_data2~104_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~105_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~105 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y5_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~106 (
// Equation(s):
// \id_stage|reg_file|rd_data2~106_combout  = (\id_stage|reg_file|rd_data2[0]~13_combout  & ((\id_stage|reg_file|rd_data2~101_combout ) # ((\id_stage|reg_file|rd_data2[0]~10_combout )))) # (!\id_stage|reg_file|rd_data2[0]~13_combout  & 
// (((!\id_stage|reg_file|rd_data2[0]~10_combout  & \id_stage|reg_file|rd_data2~105_combout ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.datab(\id_stage|reg_file|rd_data2~101_combout ),
	.datac(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.datad(\id_stage|reg_file|rd_data2~105_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~106_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~106 .lut_mask = 16'hADA8;
defparam \id_stage|reg_file|rd_data2~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y6_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~97 (
// Equation(s):
// \id_stage|reg_file|rd_data2~97_combout  = (\if_id_buffer|ID_rs2_ind [3] & (\if_id_buffer|ID_rs2_ind [2])) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|reg_file[23][15]~q ))) # (!\if_id_buffer|ID_rs2_ind [2] & 
// (\id_stage|reg_file|reg_file[19][15]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[19][15]~q ),
	.datad(\id_stage|reg_file|reg_file[23][15]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~97_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~97 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data2~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y6_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~98 (
// Equation(s):
// \id_stage|reg_file|rd_data2~98_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|rd_data2~97_combout  & (\id_stage|reg_file|reg_file[31][15]~q )) # (!\id_stage|reg_file|rd_data2~97_combout  & ((\id_stage|reg_file|reg_file[27][15]~q ))))) # 
// (!\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|rd_data2~97_combout ))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|rd_data2~97_combout ),
	.datac(\id_stage|reg_file|reg_file[31][15]~q ),
	.datad(\id_stage|reg_file|reg_file[27][15]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~98_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~98 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|rd_data2~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~90 (
// Equation(s):
// \id_stage|reg_file|rd_data2~90_combout  = (\if_id_buffer|ID_rs2_ind [3] & (\if_id_buffer|ID_rs2_ind [2])) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|reg_file[22][15]~q ))) # (!\if_id_buffer|ID_rs2_ind [2] & 
// (\id_stage|reg_file|reg_file[18][15]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[18][15]~q ),
	.datad(\id_stage|reg_file|reg_file[22][15]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~90_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~90 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data2~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~91 (
// Equation(s):
// \id_stage|reg_file|rd_data2~91_combout  = (\id_stage|reg_file|rd_data2~90_combout  & ((\id_stage|reg_file|reg_file[30][15]~q ) # ((!\if_id_buffer|ID_rs2_ind [3])))) # (!\id_stage|reg_file|rd_data2~90_combout  & (((\id_stage|reg_file|reg_file[26][15]~q  & 
// \if_id_buffer|ID_rs2_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[30][15]~q ),
	.datab(\id_stage|reg_file|rd_data2~90_combout ),
	.datac(\id_stage|reg_file|reg_file[26][15]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~91_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~91 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|rd_data2~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y11_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~92 (
// Equation(s):
// \id_stage|reg_file|rd_data2~92_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[25][15]~q )) # (!\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[17][15]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[25][15]~q ),
	.datac(\id_stage|reg_file|reg_file[17][15]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~92_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~92 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y11_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~93 (
// Equation(s):
// \id_stage|reg_file|rd_data2~93_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|rd_data2~92_combout  & ((\id_stage|reg_file|reg_file[29][15]~q ))) # (!\id_stage|reg_file|rd_data2~92_combout  & (\id_stage|reg_file|reg_file[21][15]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|rd_data2~92_combout ))))

	.dataa(\id_stage|reg_file|reg_file[21][15]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[29][15]~q ),
	.datad(\id_stage|reg_file|rd_data2~92_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~93_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~93 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y5_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~94 (
// Equation(s):
// \id_stage|reg_file|rd_data2~94_combout  = (\if_id_buffer|ID_rs2_ind [2] & (\if_id_buffer|ID_rs2_ind [3])) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[24][15]~q ))) # (!\if_id_buffer|ID_rs2_ind [3] & 
// (\id_stage|reg_file|reg_file[16][15]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[16][15]~q ),
	.datad(\id_stage|reg_file|reg_file[24][15]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~94_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~94 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data2~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y5_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~95 (
// Equation(s):
// \id_stage|reg_file|rd_data2~95_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|rd_data2~94_combout  & ((\id_stage|reg_file|reg_file[28][15]~q ))) # (!\id_stage|reg_file|rd_data2~94_combout  & (\id_stage|reg_file|reg_file[20][15]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|rd_data2~94_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[20][15]~q ),
	.datac(\id_stage|reg_file|reg_file[28][15]~q ),
	.datad(\id_stage|reg_file|rd_data2~94_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~95_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~95 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y5_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~96 (
// Equation(s):
// \id_stage|reg_file|rd_data2~96_combout  = (\if_id_buffer|ID_rs2_ind [1] & (\if_id_buffer|ID_rs2_ind [0])) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|rd_data2~93_combout )) # (!\if_id_buffer|ID_rs2_ind [0] & 
// ((\id_stage|reg_file|rd_data2~95_combout )))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|rd_data2~93_combout ),
	.datad(\id_stage|reg_file|rd_data2~95_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~96_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~96 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|rd_data2~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y5_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~99 (
// Equation(s):
// \id_stage|reg_file|rd_data2~99_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~96_combout  & (\id_stage|reg_file|rd_data2~98_combout )) # (!\id_stage|reg_file|rd_data2~96_combout  & ((\id_stage|reg_file|rd_data2~91_combout ))))) # 
// (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~96_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|rd_data2~98_combout ),
	.datac(\id_stage|reg_file|rd_data2~91_combout ),
	.datad(\id_stage|reg_file|rd_data2~96_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~99_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~99 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data2~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y5_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~109 (
// Equation(s):
// \id_stage|reg_file|rd_data2~109_combout  = (\id_stage|reg_file|rd_data2[0]~10_combout  & ((\id_stage|reg_file|rd_data2~106_combout  & (\id_stage|reg_file|rd_data2~108_combout )) # (!\id_stage|reg_file|rd_data2~106_combout  & 
// ((\id_stage|reg_file|rd_data2~99_combout ))))) # (!\id_stage|reg_file|rd_data2[0]~10_combout  & (((\id_stage|reg_file|rd_data2~106_combout ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.datab(\id_stage|reg_file|rd_data2~108_combout ),
	.datac(\id_stage|reg_file|rd_data2~106_combout ),
	.datad(\id_stage|reg_file|rd_data2~99_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~109_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~109 .lut_mask = 16'hDAD0;
defparam \id_stage|reg_file|rd_data2~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y5_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~110 (
// Equation(s):
// \id_stage|reg_file|rd_data2~110_combout  = (\id_stage|reg_file|rd_data2~109_combout  & (((\wb_stage|wdata_to_reg_file[15]~4_combout  & \id_stage|reg_file|always2~2_combout )) # (!\id_stage|reg_file|rd_data2~25_combout ))) # 
// (!\id_stage|reg_file|rd_data2~109_combout  & (\wb_stage|wdata_to_reg_file[15]~4_combout  & (\id_stage|reg_file|always2~2_combout )))

	.dataa(\id_stage|reg_file|rd_data2~109_combout ),
	.datab(\wb_stage|wdata_to_reg_file[15]~4_combout ),
	.datac(\id_stage|reg_file|always2~2_combout ),
	.datad(\id_stage|reg_file|rd_data2~25_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~110_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~110 .lut_mask = 16'hC0EA;
defparam \id_stage|reg_file|rd_data2~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y5_N7
dffeas \id_stage|reg_file|rd_data2[15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data2~110_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2[15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N30
cycloneive_lcell_comb \id_ex_buffer|EX_rs2~4 (
// Equation(s):
// \id_ex_buffer|EX_rs2~4_combout  = (\id_stage|reg_file|rd_data2 [15] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\id_stage|reg_file|rd_data2 [15]),
	.datac(\id_stage|SDU|id_ex_flush~7_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs2~4_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2~4 .lut_mask = 16'hC040;
defparam \id_ex_buffer|EX_rs2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y5_N31
dffeas \id_ex_buffer|EX_rs2[15] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs2~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2[15] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N16
cycloneive_lcell_comb \ex_stage|alu_oper2|out~91 (
// Equation(s):
// \ex_stage|alu_oper2|out~91_combout  = (\ex_stage|alu_oper2|out~13_combout ) # ((\ex_stage|alu_oper2|out~12_combout ) # ((\id_ex_buffer|EX_rs2 [15] & \FB|forwardB[2]~9_combout )))

	.dataa(\ex_stage|alu_oper2|out~13_combout ),
	.datab(\ex_stage|alu_oper2|out~12_combout ),
	.datac(\id_ex_buffer|EX_rs2 [15]),
	.datad(\FB|forwardB[2]~9_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~91_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~91 .lut_mask = 16'hFEEE;
defparam \ex_stage|alu_oper2|out~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y12_N6
cycloneive_lcell_comb \ex_stage|alu|Mux17~0 (
// Equation(s):
// \ex_stage|alu|Mux17~0_combout  = (\ex_stage|alu_oper1|out [15] & (((\ex_stage|alu_oper|ALU_OP [0]) # (\ex_stage|alu_oper2|out~91_combout )) # (!\ex_stage|alu|Mux4~2_combout ))) # (!\ex_stage|alu_oper1|out [15] & (\ex_stage|alu_oper2|out~91_combout  & 
// ((\ex_stage|alu_oper|ALU_OP [0]) # (!\ex_stage|alu|Mux4~2_combout ))))

	.dataa(\ex_stage|alu|Mux4~2_combout ),
	.datab(\ex_stage|alu_oper|ALU_OP [0]),
	.datac(\ex_stage|alu_oper1|out [15]),
	.datad(\ex_stage|alu_oper2|out~91_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux17~0 .lut_mask = 16'hFDD0;
defparam \ex_stage|alu|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N30
cycloneive_lcell_comb \ex_stage|alu|Mux10~0 (
// Equation(s):
// \ex_stage|alu|Mux10~0_combout  = (\ex_stage|alu_oper|ALU_OP [2] & ((\ex_stage|alu_oper|ALU_OP [0]) # (\ex_stage|alu_oper|ALU_OP [1])))

	.dataa(\ex_stage|alu_oper|ALU_OP [0]),
	.datab(\ex_stage|alu_oper|ALU_OP [1]),
	.datac(gnd),
	.datad(\ex_stage|alu_oper|ALU_OP [2]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux10~0 .lut_mask = 16'hEE00;
defparam \ex_stage|alu|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N24
cycloneive_lcell_comb \ex_stage|Equal2~3 (
// Equation(s):
// \ex_stage|Equal2~3_combout  = (\id_ex_buffer|EX_rs2 [15] & \FB|forwardB[2]~9_combout )

	.dataa(\id_ex_buffer|EX_rs2 [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\FB|forwardB[2]~9_combout ),
	.cin(gnd),
	.combout(\ex_stage|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Equal2~3 .lut_mask = 16'hAA00;
defparam \ex_stage|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N0
cycloneive_lcell_comb \ex_stage|Equal2~2 (
// Equation(s):
// \ex_stage|Equal2~2_combout  = (!\ex_stage|alu_oper1|out~8_combout  & (!\ex_stage|alu_oper1|out[15]~9_combout  & ((\ex_stage|alu_oper1|sel1|out[21]~9_combout ) # (!\ex_mem_buffer|MEM_ALU_OUT [15]))))

	.dataa(\ex_stage|alu_oper1|out~8_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [15]),
	.datac(\ex_stage|alu_oper1|sel1|out[21]~9_combout ),
	.datad(\ex_stage|alu_oper1|out[15]~9_combout ),
	.cin(gnd),
	.combout(\ex_stage|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Equal2~2 .lut_mask = 16'h0051;
defparam \ex_stage|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N22
cycloneive_lcell_comb \ex_stage|Equal2~4 (
// Equation(s):
// \ex_stage|Equal2~4_combout  = \ex_stage|Equal2~2_combout  $ (((!\ex_stage|alu_oper2|out~13_combout  & (!\ex_stage|Equal2~3_combout  & !\ex_stage|alu_oper2|out~12_combout ))))

	.dataa(\ex_stage|alu_oper2|out~13_combout ),
	.datab(\ex_stage|Equal2~3_combout ),
	.datac(\ex_stage|alu_oper2|out~12_combout ),
	.datad(\ex_stage|Equal2~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Equal2~4 .lut_mask = 16'hFE01;
defparam \ex_stage|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N0
cycloneive_lcell_comb \ex_stage|alu|Add0~47 (
// Equation(s):
// \ex_stage|alu|Add0~47_combout  = \ex_stage|alu_oper|ALU_OP [0] $ (\ex_stage|alu_oper2|out~91_combout )

	.dataa(\ex_stage|alu_oper|ALU_OP [0]),
	.datab(gnd),
	.datac(\ex_stage|alu_oper2|out~91_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~47 .lut_mask = 16'h5A5A;
defparam \ex_stage|alu|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N14
cycloneive_lcell_comb \if_id_buffer|ID_INST~18 (
// Equation(s):
// \if_id_buffer|ID_INST~18_combout  = (!\id_stage|SDU|if_id_flush~0_combout  & (\if_stage|inst_mem|InstMem~12_combout  & ((\if_stage|inst_mem|InstMem~107_combout ) # (\if_stage|inst_mem|InstMem~65_combout ))))

	.dataa(\if_stage|inst_mem|InstMem~107_combout ),
	.datab(\id_stage|SDU|if_id_flush~0_combout ),
	.datac(\if_stage|inst_mem|InstMem~65_combout ),
	.datad(\if_stage|inst_mem|InstMem~12_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_INST~18_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_INST~18 .lut_mask = 16'h3200;
defparam \if_id_buffer|ID_INST~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y3_N15
dffeas \if_id_buffer|ID_INST[13] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_INST~18_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_INST [13]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_INST[13] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_INST[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y5_N8
cycloneive_lcell_comb \id_ex_buffer|EX_Immed~15 (
// Equation(s):
// \id_ex_buffer|EX_Immed~15_combout  = (\id_ex_buffer|EX_Immed~14_combout  & \if_id_buffer|ID_INST [13])

	.dataa(\id_ex_buffer|EX_Immed~14_combout ),
	.datab(gnd),
	.datac(\if_id_buffer|ID_INST [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_Immed~15_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed~15 .lut_mask = 16'hA0A0;
defparam \id_ex_buffer|EX_Immed~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y5_N9
dffeas \id_ex_buffer|EX_Immed[13] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_Immed~15_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_Immed [13]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed[13] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_Immed[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y5_N22
cycloneive_lcell_comb \ex_stage|alu_oper2|out~1 (
// Equation(s):
// \ex_stage|alu_oper2|out~1_combout  = (\id_ex_buffer|EX_is_oper2_immed~q  & (\id_ex_buffer|EX_Immed [13] & !\FA|Equal0~1_combout ))

	.dataa(gnd),
	.datab(\id_ex_buffer|EX_is_oper2_immed~q ),
	.datac(\id_ex_buffer|EX_Immed [13]),
	.datad(\FA|Equal0~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~1 .lut_mask = 16'h00C0;
defparam \ex_stage|alu_oper2|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y4_N5
dffeas \id_stage|reg_file|reg_file[22][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[13]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N3
dffeas \id_stage|reg_file|reg_file[18][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[13]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~0 (
// Equation(s):
// \id_stage|reg_file|rd_data2~0_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][13]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[18][13]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][13]~q ),
	.datac(\id_stage|reg_file|reg_file[18][13]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~0 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y4_N15
dffeas \id_stage|reg_file|reg_file[30][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[13]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N29
dffeas \id_stage|reg_file|reg_file[26][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[13]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~1 (
// Equation(s):
// \id_stage|reg_file|rd_data2~1_combout  = (\id_stage|reg_file|rd_data2~0_combout  & ((\id_stage|reg_file|reg_file[30][13]~q ) # ((!\if_id_buffer|ID_rs2_ind [3])))) # (!\id_stage|reg_file|rd_data2~0_combout  & (((\id_stage|reg_file|reg_file[26][13]~q  & 
// \if_id_buffer|ID_rs2_ind [3]))))

	.dataa(\id_stage|reg_file|rd_data2~0_combout ),
	.datab(\id_stage|reg_file|reg_file[30][13]~q ),
	.datac(\id_stage|reg_file|reg_file[26][13]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~1 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|rd_data2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y6_N5
dffeas \id_stage|reg_file|reg_file[23][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[13]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N11
dffeas \id_stage|reg_file|reg_file[19][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[13]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y6_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~7 (
// Equation(s):
// \id_stage|reg_file|rd_data2~7_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[23][13]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[19][13]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[23][13]~q ),
	.datac(\id_stage|reg_file|reg_file[19][13]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~7_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~7 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y6_N31
dffeas \id_stage|reg_file|reg_file[31][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[13]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y6_N21
dffeas \id_stage|reg_file|reg_file[27][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[13]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y6_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~8 (
// Equation(s):
// \id_stage|reg_file|rd_data2~8_combout  = (\id_stage|reg_file|rd_data2~7_combout  & (((\id_stage|reg_file|reg_file[31][13]~q )) # (!\if_id_buffer|ID_rs2_ind [3]))) # (!\id_stage|reg_file|rd_data2~7_combout  & (\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[27][13]~q ))))

	.dataa(\id_stage|reg_file|rd_data2~7_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[31][13]~q ),
	.datad(\id_stage|reg_file|reg_file[27][13]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~8_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~8 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|rd_data2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y11_N29
dffeas \id_stage|reg_file|reg_file[25][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[13]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y11_N15
dffeas \id_stage|reg_file|reg_file[17][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[13]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y11_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~2 (
// Equation(s):
// \id_stage|reg_file|rd_data2~2_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[25][13]~q )) # (!\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[17][13]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[25][13]~q ),
	.datac(\id_stage|reg_file|reg_file[17][13]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~2_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~2 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y11_N25
dffeas \id_stage|reg_file|reg_file[21][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[13]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y11_N15
dffeas \id_stage|reg_file|reg_file[29][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[13]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y11_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~3 (
// Equation(s):
// \id_stage|reg_file|rd_data2~3_combout  = (\id_stage|reg_file|rd_data2~2_combout  & (((\id_stage|reg_file|reg_file[29][13]~q ) # (!\if_id_buffer|ID_rs2_ind [2])))) # (!\id_stage|reg_file|rd_data2~2_combout  & (\id_stage|reg_file|reg_file[21][13]~q  & 
// ((\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\id_stage|reg_file|rd_data2~2_combout ),
	.datab(\id_stage|reg_file|reg_file[21][13]~q ),
	.datac(\id_stage|reg_file|reg_file[29][13]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~3_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~3 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|rd_data2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y5_N17
dffeas \id_stage|reg_file|reg_file[20][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[13]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N11
dffeas \id_stage|reg_file|reg_file[28][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[13]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N21
dffeas \id_stage|reg_file|reg_file[16][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[13]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N7
dffeas \id_stage|reg_file|reg_file[24][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[13]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y3_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~4 (
// Equation(s):
// \id_stage|reg_file|rd_data2~4_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2]) # ((\id_stage|reg_file|reg_file[24][13]~q )))) # (!\if_id_buffer|ID_rs2_ind [3] & (!\if_id_buffer|ID_rs2_ind [2] & 
// (\id_stage|reg_file|reg_file[16][13]~q )))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[16][13]~q ),
	.datad(\id_stage|reg_file|reg_file[24][13]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~4_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~4 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|rd_data2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y5_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~5 (
// Equation(s):
// \id_stage|reg_file|rd_data2~5_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|rd_data2~4_combout  & ((\id_stage|reg_file|reg_file[28][13]~q ))) # (!\id_stage|reg_file|rd_data2~4_combout  & (\id_stage|reg_file|reg_file[20][13]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|rd_data2~4_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[20][13]~q ),
	.datac(\id_stage|reg_file|reg_file[28][13]~q ),
	.datad(\id_stage|reg_file|rd_data2~4_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~5_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~5 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y5_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~6 (
// Equation(s):
// \id_stage|reg_file|rd_data2~6_combout  = (\if_id_buffer|ID_rs2_ind [1] & (\if_id_buffer|ID_rs2_ind [0])) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|rd_data2~3_combout )) # (!\if_id_buffer|ID_rs2_ind [0] & 
// ((\id_stage|reg_file|rd_data2~5_combout )))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|rd_data2~3_combout ),
	.datad(\id_stage|reg_file|rd_data2~5_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~6_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~6 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|rd_data2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y5_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~9 (
// Equation(s):
// \id_stage|reg_file|rd_data2~9_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~6_combout  & ((\id_stage|reg_file|rd_data2~8_combout ))) # (!\id_stage|reg_file|rd_data2~6_combout  & (\id_stage|reg_file|rd_data2~1_combout )))) # 
// (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~6_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|rd_data2~1_combout ),
	.datac(\id_stage|reg_file|rd_data2~8_combout ),
	.datad(\id_stage|reg_file|rd_data2~6_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~9_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~9 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N20
cycloneive_lcell_comb \id_stage|reg_file|reg_file[15][13]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[15][13]~feeder_combout  = \wb_stage|wdata_to_reg_file[13]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|wdata_to_reg_file[13]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[15][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][13]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[15][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y5_N21
dffeas \id_stage|reg_file|reg_file[15][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[15][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y5_N25
dffeas \id_stage|reg_file|reg_file[14][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[13]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N21
dffeas \id_stage|reg_file|reg_file[13][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[13]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N23
dffeas \id_stage|reg_file|reg_file[12][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[13]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y3_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~21 (
// Equation(s):
// \id_stage|reg_file|rd_data2~21_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|reg_file[13][13]~q ) # ((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & (((!\if_id_buffer|ID_rs2_ind [1] & 
// \id_stage|reg_file|reg_file[12][13]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[13][13]~q ),
	.datac(\if_id_buffer|ID_rs2_ind [1]),
	.datad(\id_stage|reg_file|reg_file[12][13]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~21_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~21 .lut_mask = 16'hADA8;
defparam \id_stage|reg_file|rd_data2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y5_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~22 (
// Equation(s):
// \id_stage|reg_file|rd_data2~22_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~21_combout  & (\id_stage|reg_file|reg_file[15][13]~q )) # (!\id_stage|reg_file|rd_data2~21_combout  & ((\id_stage|reg_file|reg_file[14][13]~q ))))) # 
// (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~21_combout ))))

	.dataa(\id_stage|reg_file|reg_file[15][13]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[14][13]~q ),
	.datad(\id_stage|reg_file|rd_data2~21_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~22_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~22 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y5_N17
dffeas \id_stage|reg_file|reg_file[6][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[13]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y6_N29
dffeas \id_stage|reg_file|reg_file[7][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[13]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y8_N9
dffeas \id_stage|reg_file|reg_file[5][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[13]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y8_N3
dffeas \id_stage|reg_file|reg_file[4][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[13]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~14 (
// Equation(s):
// \id_stage|reg_file|rd_data2~14_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|reg_file[5][13]~q ) # ((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|reg_file[4][13]~q  & !\if_id_buffer|ID_rs2_ind 
// [1]))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[5][13]~q ),
	.datac(\id_stage|reg_file|reg_file[4][13]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~14_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~14 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|rd_data2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y6_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~15 (
// Equation(s):
// \id_stage|reg_file|rd_data2~15_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~14_combout  & ((\id_stage|reg_file|reg_file[7][13]~q ))) # (!\id_stage|reg_file|rd_data2~14_combout  & (\id_stage|reg_file|reg_file[6][13]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~14_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[6][13]~q ),
	.datac(\id_stage|reg_file|reg_file[7][13]~q ),
	.datad(\id_stage|reg_file|rd_data2~14_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~15_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~15 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y3_N7
dffeas \id_stage|reg_file|reg_file[3][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[13]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y5_N21
dffeas \id_stage|reg_file|reg_file[2][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[13]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y3_N29
dffeas \id_stage|reg_file|reg_file[1][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[13]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y3_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~18 (
// Equation(s):
// \id_stage|reg_file|rd_data2~18_combout  = (\id_stage|reg_file|rd_data2[0]~16_combout  & (((\id_stage|reg_file|rd_data2[0]~17_combout )))) # (!\id_stage|reg_file|rd_data2[0]~16_combout  & ((\id_stage|reg_file|rd_data2[0]~17_combout  & 
// (\id_stage|reg_file|reg_file[2][13]~q )) # (!\id_stage|reg_file|rd_data2[0]~17_combout  & ((\id_stage|reg_file|reg_file[1][13]~q )))))

	.dataa(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.datab(\id_stage|reg_file|reg_file[2][13]~q ),
	.datac(\id_stage|reg_file|reg_file[1][13]~q ),
	.datad(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~18_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~18 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y3_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~19 (
// Equation(s):
// \id_stage|reg_file|rd_data2~19_combout  = (\id_stage|reg_file|rd_data2[0]~16_combout  & ((\id_stage|reg_file|rd_data2~18_combout  & ((\id_stage|reg_file|reg_file[3][13]~q ))) # (!\id_stage|reg_file|rd_data2~18_combout  & 
// (\id_stage|reg_file|rd_data2~15_combout )))) # (!\id_stage|reg_file|rd_data2[0]~16_combout  & (((\id_stage|reg_file|rd_data2~18_combout ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.datab(\id_stage|reg_file|rd_data2~15_combout ),
	.datac(\id_stage|reg_file|reg_file[3][13]~q ),
	.datad(\id_stage|reg_file|rd_data2~18_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~19_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~19 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y8_N17
dffeas \id_stage|reg_file|reg_file[10][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[13]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y10_N29
dffeas \id_stage|reg_file|reg_file[8][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[13]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~11 (
// Equation(s):
// \id_stage|reg_file|rd_data2~11_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[10][13]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[8][13]~q  & 
// !\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[10][13]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[8][13]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~11_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~11 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|rd_data2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y8_N17
dffeas \id_stage|reg_file|reg_file[9][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[13]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y8_N27
dffeas \id_stage|reg_file|reg_file[11][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[13]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y8_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~12 (
// Equation(s):
// \id_stage|reg_file|rd_data2~12_combout  = (\id_stage|reg_file|rd_data2~11_combout  & (((\id_stage|reg_file|reg_file[11][13]~q ) # (!\if_id_buffer|ID_rs2_ind [0])))) # (!\id_stage|reg_file|rd_data2~11_combout  & (\id_stage|reg_file|reg_file[9][13]~q  & 
// ((\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\id_stage|reg_file|rd_data2~11_combout ),
	.datab(\id_stage|reg_file|reg_file[9][13]~q ),
	.datac(\id_stage|reg_file|reg_file[11][13]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~12_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~12 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|rd_data2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y5_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~20 (
// Equation(s):
// \id_stage|reg_file|rd_data2~20_combout  = (\id_stage|reg_file|rd_data2[0]~13_combout  & ((\id_stage|reg_file|rd_data2[0]~10_combout ) # ((\id_stage|reg_file|rd_data2~12_combout )))) # (!\id_stage|reg_file|rd_data2[0]~13_combout  & 
// (!\id_stage|reg_file|rd_data2[0]~10_combout  & (\id_stage|reg_file|rd_data2~19_combout )))

	.dataa(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.datac(\id_stage|reg_file|rd_data2~19_combout ),
	.datad(\id_stage|reg_file|rd_data2~12_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~20_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~20 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|rd_data2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y5_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~23 (
// Equation(s):
// \id_stage|reg_file|rd_data2~23_combout  = (\id_stage|reg_file|rd_data2[0]~10_combout  & ((\id_stage|reg_file|rd_data2~20_combout  & ((\id_stage|reg_file|rd_data2~22_combout ))) # (!\id_stage|reg_file|rd_data2~20_combout  & 
// (\id_stage|reg_file|rd_data2~9_combout )))) # (!\id_stage|reg_file|rd_data2[0]~10_combout  & (((\id_stage|reg_file|rd_data2~20_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~9_combout ),
	.datab(\id_stage|reg_file|rd_data2~22_combout ),
	.datac(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.datad(\id_stage|reg_file|rd_data2~20_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~23_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~23 .lut_mask = 16'hCFA0;
defparam \id_stage|reg_file|rd_data2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y5_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~26 (
// Equation(s):
// \id_stage|reg_file|rd_data2~26_combout  = (\wb_stage|wdata_to_reg_file[13]~1_combout  & ((\id_stage|reg_file|always2~2_combout ) # ((\id_stage|reg_file|rd_data2~23_combout  & !\id_stage|reg_file|rd_data2~25_combout )))) # 
// (!\wb_stage|wdata_to_reg_file[13]~1_combout  & (\id_stage|reg_file|rd_data2~23_combout  & ((!\id_stage|reg_file|rd_data2~25_combout ))))

	.dataa(\wb_stage|wdata_to_reg_file[13]~1_combout ),
	.datab(\id_stage|reg_file|rd_data2~23_combout ),
	.datac(\id_stage|reg_file|always2~2_combout ),
	.datad(\id_stage|reg_file|rd_data2~25_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~26_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~26 .lut_mask = 16'hA0EC;
defparam \id_stage|reg_file|rd_data2~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y5_N17
dffeas \id_stage|reg_file|rd_data2[13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data2~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2[13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y5_N16
cycloneive_lcell_comb \id_ex_buffer|EX_rs2~0 (
// Equation(s):
// \id_ex_buffer|EX_rs2~0_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\id_stage|reg_file|rd_data2 [13] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\id_stage|SDU|id_ex_flush~7_combout ),
	.datab(\rst~input_o ),
	.datac(\id_stage|reg_file|rd_data2 [13]),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs2~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2~0 .lut_mask = 16'h80A0;
defparam \id_ex_buffer|EX_rs2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y5_N17
dffeas \id_ex_buffer|EX_rs2[13] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs2~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2[13] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y5_N2
cycloneive_lcell_comb \ex_stage|alu_oper2|out~0 (
// Equation(s):
// \ex_stage|alu_oper2|out~0_combout  = (\ex_stage|alu_oper2|sel2|out~0_combout  & ((\FB|forwardB[0]~8_combout  & (\wb_stage|wdata_to_reg_file[13]~1_combout )) # (!\FB|forwardB[0]~8_combout  & ((\ex_mem_buffer|MEM_ALU_OUT [13])))))

	.dataa(\wb_stage|wdata_to_reg_file[13]~1_combout ),
	.datab(\ex_stage|alu_oper2|sel2|out~0_combout ),
	.datac(\FB|forwardB[0]~8_combout ),
	.datad(\ex_mem_buffer|MEM_ALU_OUT [13]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~0 .lut_mask = 16'h8C80;
defparam \ex_stage|alu_oper2|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y5_N10
cycloneive_lcell_comb \ex_stage|alu_oper2|out~2 (
// Equation(s):
// \ex_stage|alu_oper2|out~2_combout  = (\ex_stage|alu_oper2|out~1_combout ) # ((\ex_stage|alu_oper2|out~0_combout ) # ((\id_ex_buffer|EX_rs2 [13] & \FB|forwardB[2]~9_combout )))

	.dataa(\ex_stage|alu_oper2|out~1_combout ),
	.datab(\id_ex_buffer|EX_rs2 [13]),
	.datac(\FB|forwardB[2]~9_combout ),
	.datad(\ex_stage|alu_oper2|out~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~2 .lut_mask = 16'hFFEA;
defparam \ex_stage|alu_oper2|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N4
cycloneive_lcell_comb \ex_stage|alu|Add0~41 (
// Equation(s):
// \ex_stage|alu|Add0~41_combout  = \ex_stage|alu_oper|ALU_OP [0] $ (\ex_stage|alu_oper2|out~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\ex_stage|alu_oper2|out~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~41 .lut_mask = 16'h0FF0;
defparam \ex_stage|alu|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N0
cycloneive_lcell_comb \if_id_buffer|ID_INST~17 (
// Equation(s):
// \if_id_buffer|ID_INST~17_combout  = (!\id_stage|SDU|if_id_flush~0_combout  & (\if_stage|inst_mem|InstMem~12_combout  & ((\if_stage|inst_mem|InstMem~65_combout ) # (\if_stage|inst_mem|InstMem~104_combout ))))

	.dataa(\if_stage|inst_mem|InstMem~65_combout ),
	.datab(\id_stage|SDU|if_id_flush~0_combout ),
	.datac(\if_stage|inst_mem|InstMem~12_combout ),
	.datad(\if_stage|inst_mem|InstMem~104_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_INST~17_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_INST~17 .lut_mask = 16'h3020;
defparam \if_id_buffer|ID_INST~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y3_N1
dffeas \if_id_buffer|ID_INST[12] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_INST~17_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_INST [12]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_INST[12] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_INST[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y4_N24
cycloneive_lcell_comb \id_ex_buffer|EX_Immed~16 (
// Equation(s):
// \id_ex_buffer|EX_Immed~16_combout  = (\id_ex_buffer|EX_Immed~14_combout  & \if_id_buffer|ID_INST [12])

	.dataa(gnd),
	.datab(\id_ex_buffer|EX_Immed~14_combout ),
	.datac(gnd),
	.datad(\if_id_buffer|ID_INST [12]),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_Immed~16_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed~16 .lut_mask = 16'hCC00;
defparam \id_ex_buffer|EX_Immed~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y4_N25
dffeas \id_ex_buffer|EX_Immed[12] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_Immed~16_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_Immed [12]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed[12] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_Immed[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y4_N6
cycloneive_lcell_comb \ex_stage|alu_oper2|out~4 (
// Equation(s):
// \ex_stage|alu_oper2|out~4_combout  = (\id_ex_buffer|EX_Immed [12] & (\id_ex_buffer|EX_is_oper2_immed~q  & !\FA|Equal0~1_combout ))

	.dataa(gnd),
	.datab(\id_ex_buffer|EX_Immed [12]),
	.datac(\id_ex_buffer|EX_is_oper2_immed~q ),
	.datad(\FA|Equal0~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~4 .lut_mask = 16'h00C0;
defparam \ex_stage|alu_oper2|out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y5_N28
cycloneive_lcell_comb \ex_stage|alu_oper2|out~3 (
// Equation(s):
// \ex_stage|alu_oper2|out~3_combout  = (\ex_stage|alu_oper2|sel2|out~0_combout  & ((\FB|forwardB[0]~8_combout  & (\wb_stage|wdata_to_reg_file[12]~0_combout )) # (!\FB|forwardB[0]~8_combout  & ((\ex_mem_buffer|MEM_ALU_OUT [12])))))

	.dataa(\wb_stage|wdata_to_reg_file[12]~0_combout ),
	.datab(\ex_stage|alu_oper2|sel2|out~0_combout ),
	.datac(\FB|forwardB[0]~8_combout ),
	.datad(\ex_mem_buffer|MEM_ALU_OUT [12]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~3 .lut_mask = 16'h8C80;
defparam \ex_stage|alu_oper2|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y5_N6
cycloneive_lcell_comb \ex_stage|alu_oper2|out~5 (
// Equation(s):
// \ex_stage|alu_oper2|out~5_combout  = (\ex_stage|alu_oper2|out~4_combout ) # ((\ex_stage|alu_oper2|out~3_combout ) # ((\id_ex_buffer|EX_rs2 [12] & \FB|forwardB[2]~9_combout )))

	.dataa(\ex_stage|alu_oper2|out~4_combout ),
	.datab(\id_ex_buffer|EX_rs2 [12]),
	.datac(\FB|forwardB[2]~9_combout ),
	.datad(\ex_stage|alu_oper2|out~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~5 .lut_mask = 16'hFFEA;
defparam \ex_stage|alu_oper2|out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N20
cycloneive_lcell_comb \ex_stage|alu|Add0~0 (
// Equation(s):
// \ex_stage|alu|Add0~0_combout  = \ex_stage|alu_oper2|out~5_combout  $ (\ex_stage|alu_oper|ALU_OP [0])

	.dataa(gnd),
	.datab(\ex_stage|alu_oper2|out~5_combout ),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~0 .lut_mask = 16'h3C3C;
defparam \ex_stage|alu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N18
cycloneive_lcell_comb \ex_stage|alu|Add0~1 (
// Equation(s):
// \ex_stage|alu|Add0~1_combout  = \ex_stage|alu_oper|ALU_OP [0] $ (\ex_stage|alu_oper2|out~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\ex_stage|alu_oper2|out~22_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~1 .lut_mask = 16'h0FF0;
defparam \ex_stage|alu|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y6_N29
dffeas \id_stage|reg_file|reg_file[13][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[9]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N7
dffeas \id_stage|reg_file|reg_file[12][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[9]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~149 (
// Equation(s):
// \id_stage|reg_file|rd_data1~149_combout  = (\if_id_buffer|ID_rs1_ind [1] & (\if_id_buffer|ID_rs1_ind [0])) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|reg_file[13][9]~q )) # (!\if_id_buffer|ID_rs1_ind [0] & 
// ((\id_stage|reg_file|reg_file[12][9]~q )))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[13][9]~q ),
	.datad(\id_stage|reg_file|reg_file[12][9]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~149_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~149 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|rd_data1~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y11_N1
dffeas \id_stage|reg_file|reg_file[15][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\wb_stage|wdata_to_reg_file[9]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y5_N9
dffeas \id_stage|reg_file|reg_file[14][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[9]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y5_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~150 (
// Equation(s):
// \id_stage|reg_file|rd_data1~150_combout  = (\id_stage|reg_file|rd_data1~149_combout  & (((\id_stage|reg_file|reg_file[15][9]~q )) # (!\if_id_buffer|ID_rs1_ind [1]))) # (!\id_stage|reg_file|rd_data1~149_combout  & (\if_id_buffer|ID_rs1_ind [1] & 
// ((\id_stage|reg_file|reg_file[14][9]~q ))))

	.dataa(\id_stage|reg_file|rd_data1~149_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[15][9]~q ),
	.datad(\id_stage|reg_file|reg_file[14][9]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~150_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~150 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|rd_data1~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y7_N7
dffeas \id_stage|reg_file|reg_file[11][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[9]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y7_N9
dffeas \id_stage|reg_file|reg_file[8][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[9]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y7_N31
dffeas \id_stage|reg_file|reg_file[10][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[9]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y7_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~142 (
// Equation(s):
// \id_stage|reg_file|rd_data1~142_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|reg_file[10][9]~q ))) # (!\if_id_buffer|ID_rs1_ind [1] 
// & (\id_stage|reg_file|reg_file[8][9]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[8][9]~q ),
	.datac(\id_stage|reg_file|reg_file[10][9]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~142_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~142 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y7_N5
dffeas \id_stage|reg_file|reg_file[9][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[9]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~143 (
// Equation(s):
// \id_stage|reg_file|rd_data1~143_combout  = (\id_stage|reg_file|rd_data1~142_combout  & ((\id_stage|reg_file|reg_file[11][9]~q ) # ((!\if_id_buffer|ID_rs1_ind [0])))) # (!\id_stage|reg_file|rd_data1~142_combout  & (((\id_stage|reg_file|reg_file[9][9]~q  & 
// \if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[11][9]~q ),
	.datab(\id_stage|reg_file|rd_data1~142_combout ),
	.datac(\id_stage|reg_file|reg_file[9][9]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~143_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~143 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|rd_data1~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y3_N31
dffeas \id_stage|reg_file|reg_file[3][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[9]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y7_N11
dffeas \id_stage|reg_file|reg_file[4][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[9]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y8_N31
dffeas \id_stage|reg_file|reg_file[5][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[9]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~144 (
// Equation(s):
// \id_stage|reg_file|rd_data1~144_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|reg_file[5][9]~q ) # (\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|reg_file[4][9]~q  & ((!\if_id_buffer|ID_rs1_ind 
// [1]))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[4][9]~q ),
	.datac(\id_stage|reg_file|reg_file[5][9]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~144_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~144 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y6_N5
dffeas \id_stage|reg_file|reg_file[7][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[9]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y6_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~145 (
// Equation(s):
// \id_stage|reg_file|rd_data1~145_combout  = (\id_stage|reg_file|rd_data1~144_combout  & ((\id_stage|reg_file|reg_file[7][9]~q ) # ((!\if_id_buffer|ID_rs1_ind [1])))) # (!\id_stage|reg_file|rd_data1~144_combout  & (((\id_stage|reg_file|reg_file[6][9]~q  & 
// \if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\id_stage|reg_file|rd_data1~144_combout ),
	.datab(\id_stage|reg_file|reg_file[7][9]~q ),
	.datac(\id_stage|reg_file|reg_file[6][9]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~145_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~145 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|rd_data1~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y3_N23
dffeas \id_stage|reg_file|reg_file[1][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[9]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N30
cycloneive_lcell_comb \id_stage|reg_file|reg_file[2][9]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[2][9]~feeder_combout  = \wb_stage|wdata_to_reg_file[9]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|wdata_to_reg_file[9]~6_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[2][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][9]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[2][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y4_N31
dffeas \id_stage|reg_file|reg_file[2][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[2][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y3_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~146 (
// Equation(s):
// \id_stage|reg_file|rd_data1~146_combout  = (\id_stage|reg_file|rd_data1[16]~17_combout  & (((\id_stage|reg_file|rd_data1[16]~14_combout )))) # (!\id_stage|reg_file|rd_data1[16]~17_combout  & ((\id_stage|reg_file|rd_data1[16]~14_combout  & 
// ((\id_stage|reg_file|reg_file[2][9]~q ))) # (!\id_stage|reg_file|rd_data1[16]~14_combout  & (\id_stage|reg_file|reg_file[1][9]~q ))))

	.dataa(\id_stage|reg_file|reg_file[1][9]~q ),
	.datab(\id_stage|reg_file|reg_file[2][9]~q ),
	.datac(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.datad(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~146_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~146 .lut_mask = 16'hFC0A;
defparam \id_stage|reg_file|rd_data1~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y3_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~147 (
// Equation(s):
// \id_stage|reg_file|rd_data1~147_combout  = (\id_stage|reg_file|rd_data1[16]~17_combout  & ((\id_stage|reg_file|rd_data1~146_combout  & (\id_stage|reg_file|reg_file[3][9]~q )) # (!\id_stage|reg_file|rd_data1~146_combout  & 
// ((\id_stage|reg_file|rd_data1~145_combout ))))) # (!\id_stage|reg_file|rd_data1[16]~17_combout  & (((\id_stage|reg_file|rd_data1~146_combout ))))

	.dataa(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.datab(\id_stage|reg_file|reg_file[3][9]~q ),
	.datac(\id_stage|reg_file|rd_data1~145_combout ),
	.datad(\id_stage|reg_file|rd_data1~146_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~147_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~147 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data1~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y3_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~148 (
// Equation(s):
// \id_stage|reg_file|rd_data1~148_combout  = (\id_stage|reg_file|rd_data1[16]~13_combout  & (\id_stage|reg_file|rd_data1[16]~2_combout )) # (!\id_stage|reg_file|rd_data1[16]~13_combout  & ((\id_stage|reg_file|rd_data1[16]~2_combout  & 
// (\id_stage|reg_file|rd_data1~143_combout )) # (!\id_stage|reg_file|rd_data1[16]~2_combout  & ((\id_stage|reg_file|rd_data1~147_combout )))))

	.dataa(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datac(\id_stage|reg_file|rd_data1~143_combout ),
	.datad(\id_stage|reg_file|rd_data1~147_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~148_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~148 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|rd_data1~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y4_N11
dffeas \id_stage|reg_file|reg_file[18][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[9]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N21
dffeas \id_stage|reg_file|reg_file[22][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[9]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~132 (
// Equation(s):
// \id_stage|reg_file|rd_data1~132_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[22][9]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[18][9]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[18][9]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[22][9]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~132_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~132 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y4_N1
dffeas \id_stage|reg_file|reg_file[26][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[9]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N7
dffeas \id_stage|reg_file|reg_file[30][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[9]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~133 (
// Equation(s):
// \id_stage|reg_file|rd_data1~133_combout  = (\id_stage|reg_file|rd_data1~132_combout  & (((\id_stage|reg_file|reg_file[30][9]~q ) # (!\if_id_buffer|ID_rs1_ind [3])))) # (!\id_stage|reg_file|rd_data1~132_combout  & (\id_stage|reg_file|reg_file[26][9]~q  & 
// ((\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|rd_data1~132_combout ),
	.datab(\id_stage|reg_file|reg_file[26][9]~q ),
	.datac(\id_stage|reg_file|reg_file[30][9]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~133_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~133 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|rd_data1~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y6_N23
dffeas \id_stage|reg_file|reg_file[31][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[9]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y6_N25
dffeas \id_stage|reg_file|reg_file[27][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[9]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N27
dffeas \id_stage|reg_file|reg_file[19][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[9]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N9
dffeas \id_stage|reg_file|reg_file[23][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[9]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y6_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~139 (
// Equation(s):
// \id_stage|reg_file|rd_data1~139_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[23][9]~q ))) # (!\if_id_buffer|ID_rs1_ind [2] 
// & (\id_stage|reg_file|reg_file[19][9]~q ))))

	.dataa(\id_stage|reg_file|reg_file[19][9]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[23][9]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~139_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~139 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y6_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~140 (
// Equation(s):
// \id_stage|reg_file|rd_data1~140_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|rd_data1~139_combout  & (\id_stage|reg_file|reg_file[31][9]~q )) # (!\id_stage|reg_file|rd_data1~139_combout  & ((\id_stage|reg_file|reg_file[27][9]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|rd_data1~139_combout ))))

	.dataa(\id_stage|reg_file|reg_file[31][9]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[27][9]~q ),
	.datad(\id_stage|reg_file|rd_data1~139_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~140_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~140 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y5_N5
dffeas \id_stage|reg_file|reg_file[28][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[9]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y5_N7
dffeas \id_stage|reg_file|reg_file[20][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[9]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y5_N27
dffeas \id_stage|reg_file|reg_file[16][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[9]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y5_N29
dffeas \id_stage|reg_file|reg_file[24][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[9]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y5_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~136 (
// Equation(s):
// \id_stage|reg_file|rd_data1~136_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[24][9]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[16][9]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[16][9]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[24][9]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~136_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~136 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y5_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~137 (
// Equation(s):
// \id_stage|reg_file|rd_data1~137_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|rd_data1~136_combout  & (\id_stage|reg_file|reg_file[28][9]~q )) # (!\id_stage|reg_file|rd_data1~136_combout  & ((\id_stage|reg_file|reg_file[20][9]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|rd_data1~136_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[28][9]~q ),
	.datac(\id_stage|reg_file|reg_file[20][9]~q ),
	.datad(\id_stage|reg_file|rd_data1~136_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~137_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~137 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data1~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y11_N7
dffeas \id_stage|reg_file|reg_file[17][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[9]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y11_N17
dffeas \id_stage|reg_file|reg_file[25][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[9]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y11_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~134 (
// Equation(s):
// \id_stage|reg_file|rd_data1~134_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[25][9]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[17][9]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[17][9]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[25][9]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~134_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~134 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y11_N19
dffeas \id_stage|reg_file|reg_file[29][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[9]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y11_N25
dffeas \id_stage|reg_file|reg_file[21][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[9]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~135 (
// Equation(s):
// \id_stage|reg_file|rd_data1~135_combout  = (\id_stage|reg_file|rd_data1~134_combout  & ((\id_stage|reg_file|reg_file[29][9]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|rd_data1~134_combout  & (((\id_stage|reg_file|reg_file[21][9]~q  & 
// \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|rd_data1~134_combout ),
	.datab(\id_stage|reg_file|reg_file[29][9]~q ),
	.datac(\id_stage|reg_file|reg_file[21][9]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~135_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~135 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|rd_data1~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y3_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~138 (
// Equation(s):
// \id_stage|reg_file|rd_data1~138_combout  = (\if_id_buffer|ID_rs1_ind [1] & (\if_id_buffer|ID_rs1_ind [0])) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~135_combout ))) # (!\if_id_buffer|ID_rs1_ind [0] & 
// (\id_stage|reg_file|rd_data1~137_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|rd_data1~137_combout ),
	.datad(\id_stage|reg_file|rd_data1~135_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~138_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~138 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data1~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~141 (
// Equation(s):
// \id_stage|reg_file|rd_data1~141_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~138_combout  & ((\id_stage|reg_file|rd_data1~140_combout ))) # (!\id_stage|reg_file|rd_data1~138_combout  & (\id_stage|reg_file|rd_data1~133_combout 
// )))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|rd_data1~138_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|rd_data1~133_combout ),
	.datac(\id_stage|reg_file|rd_data1~140_combout ),
	.datad(\id_stage|reg_file|rd_data1~138_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~141_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~141 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data1~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~151 (
// Equation(s):
// \id_stage|reg_file|rd_data1~151_combout  = (\id_stage|reg_file|rd_data1[16]~13_combout  & ((\id_stage|reg_file|rd_data1~148_combout  & (\id_stage|reg_file|rd_data1~150_combout )) # (!\id_stage|reg_file|rd_data1~148_combout  & 
// ((\id_stage|reg_file|rd_data1~141_combout ))))) # (!\id_stage|reg_file|rd_data1[16]~13_combout  & (((\id_stage|reg_file|rd_data1~148_combout ))))

	.dataa(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.datab(\id_stage|reg_file|rd_data1~150_combout ),
	.datac(\id_stage|reg_file|rd_data1~148_combout ),
	.datad(\id_stage|reg_file|rd_data1~141_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~151_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~151 .lut_mask = 16'hDAD0;
defparam \id_stage|reg_file|rd_data1~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~152 (
// Equation(s):
// \id_stage|reg_file|rd_data1~152_combout  = (\id_stage|reg_file|rd_data1~151_combout  & (((\wb_stage|wdata_to_reg_file[9]~6_combout  & \id_stage|reg_file|always1~2_combout )) # (!\id_stage|reg_file|rd_data1~25_combout ))) # 
// (!\id_stage|reg_file|rd_data1~151_combout  & (\wb_stage|wdata_to_reg_file[9]~6_combout  & (\id_stage|reg_file|always1~2_combout )))

	.dataa(\id_stage|reg_file|rd_data1~151_combout ),
	.datab(\wb_stage|wdata_to_reg_file[9]~6_combout ),
	.datac(\id_stage|reg_file|always1~2_combout ),
	.datad(\id_stage|reg_file|rd_data1~25_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~152_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~152 .lut_mask = 16'hC0EA;
defparam \id_stage|reg_file|rd_data1~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y4_N9
dffeas \id_stage|reg_file|rd_data1[9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data1~152_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1[9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y7_N10
cycloneive_lcell_comb \id_ex_buffer|EX_rs1~6 (
// Equation(s):
// \id_ex_buffer|EX_rs1~6_combout  = (\id_stage|reg_file|rd_data1 [9] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\rst~input_o ),
	.datac(\id_stage|reg_file|rd_data1 [9]),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs1~6_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1~6 .lut_mask = 16'hD000;
defparam \id_ex_buffer|EX_rs1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y7_N11
dffeas \id_ex_buffer|EX_rs1[9] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs1~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1[9] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y7_N4
cycloneive_lcell_comb \ex_stage|alu_oper1|out[9]~13 (
// Equation(s):
// \ex_stage|alu_oper1|out[9]~13_combout  = (\ex_stage|alu_oper1|sel1|out[21]~8_combout  & ((\FA|forwardA~7_combout  & (\id_ex_buffer|EX_rs1 [9])) # (!\FA|forwardA~7_combout  & ((\wb_stage|wdata_to_reg_file[9]~6_combout )))))

	.dataa(\id_ex_buffer|EX_rs1 [9]),
	.datab(\ex_stage|alu_oper1|sel1|out[21]~8_combout ),
	.datac(\wb_stage|wdata_to_reg_file[9]~6_combout ),
	.datad(\FA|forwardA~7_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[9]~13 .lut_mask = 16'h88C0;
defparam \ex_stage|alu_oper1|out[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y4_N10
cycloneive_lcell_comb \if_id_buffer|ID_PC~9 (
// Equation(s):
// \if_id_buffer|ID_PC~9_combout  = (!\id_stage|SDU|if_id_flush~0_combout  & !\if_stage|pc_reg|addr_out [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|SDU|if_id_flush~0_combout ),
	.datad(\if_stage|pc_reg|addr_out [9]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~9_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~9 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y4_N11
dffeas \if_id_buffer|ID_PC[9] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~9_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[9] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y3_N16
cycloneive_lcell_comb \if_stage|new_PC|Add0~14 (
// Equation(s):
// \if_stage|new_PC|Add0~14_combout  = (\if_stage|pc_reg|addr_out [8] & ((\if_stage|new_PC|Add0~13 ) # (GND))) # (!\if_stage|pc_reg|addr_out [8] & (!\if_stage|new_PC|Add0~13 ))
// \if_stage|new_PC|Add0~15  = CARRY((\if_stage|pc_reg|addr_out [8]) # (!\if_stage|new_PC|Add0~13 ))

	.dataa(\if_stage|pc_reg|addr_out [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|new_PC|Add0~13 ),
	.combout(\if_stage|new_PC|Add0~14_combout ),
	.cout(\if_stage|new_PC|Add0~15 ));
// synopsys translate_off
defparam \if_stage|new_PC|Add0~14 .lut_mask = 16'hA5AF;
defparam \if_stage|new_PC|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y5_N4
cycloneive_lcell_comb \id_stage|immed_gen|Immed[8]~13 (
// Equation(s):
// \id_stage|immed_gen|Immed[8]~13_combout  = (\if_id_buffer|ID_INST [8] & \id_stage|immed_gen|Immed[10]~4_combout )

	.dataa(gnd),
	.datab(\if_id_buffer|ID_INST [8]),
	.datac(gnd),
	.datad(\id_stage|immed_gen|Immed[10]~4_combout ),
	.cin(gnd),
	.combout(\id_stage|immed_gen|Immed[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|Immed[8]~13 .lut_mask = 16'hCC00;
defparam \id_stage|immed_gen|Immed[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y5_N16
cycloneive_lcell_comb \id_stage|Add0~16 (
// Equation(s):
// \id_stage|Add0~16_combout  = ((\id_stage|immed_gen|Immed[8]~13_combout  $ (\if_id_buffer|ID_PC [8] $ (!\id_stage|Add0~15 )))) # (GND)
// \id_stage|Add0~17  = CARRY((\id_stage|immed_gen|Immed[8]~13_combout  & ((\if_id_buffer|ID_PC [8]) # (!\id_stage|Add0~15 ))) # (!\id_stage|immed_gen|Immed[8]~13_combout  & (\if_id_buffer|ID_PC [8] & !\id_stage|Add0~15 )))

	.dataa(\id_stage|immed_gen|Immed[8]~13_combout ),
	.datab(\if_id_buffer|ID_PC [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add0~15 ),
	.combout(\id_stage|Add0~16_combout ),
	.cout(\id_stage|Add0~17 ));
// synopsys translate_off
defparam \id_stage|Add0~16 .lut_mask = 16'h698E;
defparam \id_stage|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y6_N22
cycloneive_lcell_comb \if_stage|pc_src_mux|out~163 (
// Equation(s):
// \if_stage|pc_src_mux|out~163_combout  = (\id_stage|BR|PC_src~0_combout  & (\if_id_buffer|ID_INST [8] & (\id_stage|immed_gen|Immed[10]~4_combout ))) # (!\id_stage|BR|PC_src~0_combout  & (((\id_stage|Add0~16_combout ))))

	.dataa(\if_id_buffer|ID_INST [8]),
	.datab(\id_stage|immed_gen|Immed[10]~4_combout ),
	.datac(\id_stage|BR|PC_src~0_combout ),
	.datad(\id_stage|Add0~16_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~163_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~163 .lut_mask = 16'h8F80;
defparam \if_stage|pc_src_mux|out~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y6_N4
cycloneive_lcell_comb \if_stage|pc_src_mux|out~72 (
// Equation(s):
// \if_stage|pc_src_mux|out~72_combout  = (\id_stage|BR|PC_src[1]~2_combout  & ((\id_stage|BR|PC_src[0]~1_combout  & (!\if_stage|pc_reg|addr_out [8])) # (!\id_stage|BR|PC_src[0]~1_combout  & ((\if_stage|pc_src_mux|out~163_combout )))))

	.dataa(\if_stage|pc_reg|addr_out [8]),
	.datab(\if_stage|pc_src_mux|out~163_combout ),
	.datac(\id_stage|BR|PC_src[1]~2_combout ),
	.datad(\id_stage|BR|PC_src[0]~1_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~72_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~72 .lut_mask = 16'h50C0;
defparam \if_stage|pc_src_mux|out~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y5_N16
cycloneive_lcell_comb \id_ex_buffer|EX_PFC[8]~48 (
// Equation(s):
// \id_ex_buffer|EX_PFC[8]~48_combout  = (\if_id_buffer|ID_PC [8] & (\id_ex_buffer|EX_PFC[7]~47  $ (GND))) # (!\if_id_buffer|ID_PC [8] & (!\id_ex_buffer|EX_PFC[7]~47  & VCC))
// \id_ex_buffer|EX_PFC[8]~49  = CARRY((\if_id_buffer|ID_PC [8] & !\id_ex_buffer|EX_PFC[7]~47 ))

	.dataa(gnd),
	.datab(\if_id_buffer|ID_PC [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_ex_buffer|EX_PFC[7]~47 ),
	.combout(\id_ex_buffer|EX_PFC[8]~48_combout ),
	.cout(\id_ex_buffer|EX_PFC[8]~49 ));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[8]~48 .lut_mask = 16'hC30C;
defparam \id_ex_buffer|EX_PFC[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y5_N17
dffeas \id_ex_buffer|EX_PFC[8] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PFC[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\id_stage|flush~combout ),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PFC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[8] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PFC[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y7_N26
cycloneive_lcell_comb \id_ex_buffer|EX_PC~5 (
// Equation(s):
// \id_ex_buffer|EX_PC~5_combout  = (\if_id_buffer|ID_PC [8] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\rst~input_o ),
	.datac(\if_id_buffer|ID_PC [8]),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_PC~5_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_PC~5 .lut_mask = 16'hD000;
defparam \id_ex_buffer|EX_PC~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y7_N17
dffeas \id_ex_buffer|EX_PC[8] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer|EX_PC~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PC[8] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PC[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y7_N16
cycloneive_lcell_comb \ex_stage|alu_oper1|out~10 (
// Equation(s):
// \ex_stage|alu_oper1|out~10_combout  = (\FA|Equal0~3_combout  & (\id_ex_buffer|EX_opcode [0] & (\id_ex_buffer|EX_PC [8] & \FA|Equal0~2_combout )))

	.dataa(\FA|Equal0~3_combout ),
	.datab(\id_ex_buffer|EX_opcode [0]),
	.datac(\id_ex_buffer|EX_PC [8]),
	.datad(\FA|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out~10_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out~10 .lut_mask = 16'h8000;
defparam \ex_stage|alu_oper1|out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y7_N17
dffeas \id_stage|reg_file|reg_file[13][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[8]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N9
dffeas \id_stage|reg_file|reg_file[12][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[8]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N15
dffeas \id_stage|reg_file|reg_file[14][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[8]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~128 (
// Equation(s):
// \id_stage|reg_file|rd_data1~128_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|reg_file[14][8]~q ) # (\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[12][8]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[12][8]~q ),
	.datac(\id_stage|reg_file|reg_file[14][8]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~128_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~128 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y7_N5
dffeas \id_stage|reg_file|reg_file[15][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\wb_stage|wdata_to_reg_file[8]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y7_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~129 (
// Equation(s):
// \id_stage|reg_file|rd_data1~129_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~128_combout  & ((\id_stage|reg_file|reg_file[15][8]~q ))) # (!\id_stage|reg_file|rd_data1~128_combout  & (\id_stage|reg_file|reg_file[13][8]~q )))) # 
// (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|rd_data1~128_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[13][8]~q ),
	.datac(\id_stage|reg_file|rd_data1~128_combout ),
	.datad(\id_stage|reg_file|reg_file[15][8]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~129_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~129 .lut_mask = 16'hF858;
defparam \id_stage|reg_file|rd_data1~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y7_N5
dffeas \id_stage|reg_file|reg_file[10][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[8]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y7_N3
dffeas \id_stage|reg_file|reg_file[8][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[8]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y7_N31
dffeas \id_stage|reg_file|reg_file[9][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[8]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~111 (
// Equation(s):
// \id_stage|reg_file|rd_data1~111_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|reg_file[9][8]~q ) # (\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|reg_file[8][8]~q  & ((!\if_id_buffer|ID_rs1_ind 
// [1]))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[8][8]~q ),
	.datac(\id_stage|reg_file|reg_file[9][8]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~111_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~111 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y8_N5
dffeas \id_stage|reg_file|reg_file[11][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[8]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y8_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~112 (
// Equation(s):
// \id_stage|reg_file|rd_data1~112_combout  = (\id_stage|reg_file|rd_data1~111_combout  & (((\id_stage|reg_file|reg_file[11][8]~q ) # (!\if_id_buffer|ID_rs1_ind [1])))) # (!\id_stage|reg_file|rd_data1~111_combout  & (\id_stage|reg_file|reg_file[10][8]~q  & 
// ((\if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\id_stage|reg_file|reg_file[10][8]~q ),
	.datab(\id_stage|reg_file|rd_data1~111_combout ),
	.datac(\id_stage|reg_file|reg_file[11][8]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~112_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~112 .lut_mask = 16'hE2CC;
defparam \id_stage|reg_file|rd_data1~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y4_N3
dffeas \id_stage|reg_file|reg_file[30][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[8]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N25
dffeas \id_stage|reg_file|reg_file[26][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[8]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N27
dffeas \id_stage|reg_file|reg_file[18][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[8]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N17
dffeas \id_stage|reg_file|reg_file[22][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[8]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~115 (
// Equation(s):
// \id_stage|reg_file|rd_data1~115_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[22][8]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[18][8]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[18][8]~q ),
	.datac(\id_stage|reg_file|reg_file[22][8]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~115_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~115 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~116 (
// Equation(s):
// \id_stage|reg_file|rd_data1~116_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|rd_data1~115_combout  & (\id_stage|reg_file|reg_file[30][8]~q )) # (!\id_stage|reg_file|rd_data1~115_combout  & ((\id_stage|reg_file|reg_file[26][8]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|rd_data1~115_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[30][8]~q ),
	.datac(\id_stage|reg_file|reg_file[26][8]~q ),
	.datad(\id_stage|reg_file|rd_data1~115_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~116_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~116 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data1~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y5_N5
dffeas \id_stage|reg_file|reg_file[28][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[8]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N3
dffeas \id_stage|reg_file|reg_file[20][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[8]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y5_N11
dffeas \id_stage|reg_file|reg_file[16][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[8]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y5_N5
dffeas \id_stage|reg_file|reg_file[24][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[8]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y5_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~117 (
// Equation(s):
// \id_stage|reg_file|rd_data1~117_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[24][8]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[16][8]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[16][8]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[24][8]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~117_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~117 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y5_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~118 (
// Equation(s):
// \id_stage|reg_file|rd_data1~118_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|rd_data1~117_combout  & (\id_stage|reg_file|reg_file[28][8]~q )) # (!\id_stage|reg_file|rd_data1~117_combout  & ((\id_stage|reg_file|reg_file[20][8]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|rd_data1~117_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[28][8]~q ),
	.datac(\id_stage|reg_file|reg_file[20][8]~q ),
	.datad(\id_stage|reg_file|rd_data1~117_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~118_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~118 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data1~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y3_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~119 (
// Equation(s):
// \id_stage|reg_file|rd_data1~119_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0]) # ((\id_stage|reg_file|rd_data1~116_combout )))) # (!\if_id_buffer|ID_rs1_ind [1] & (!\if_id_buffer|ID_rs1_ind [0] & 
// ((\id_stage|reg_file|rd_data1~118_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|rd_data1~116_combout ),
	.datad(\id_stage|reg_file|rd_data1~118_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~119_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~119 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|rd_data1~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y11_N3
dffeas \id_stage|reg_file|reg_file[29][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[8]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y11_N17
dffeas \id_stage|reg_file|reg_file[21][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[8]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y11_N19
dffeas \id_stage|reg_file|reg_file[17][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[8]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y11_N25
dffeas \id_stage|reg_file|reg_file[25][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[8]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y11_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~113 (
// Equation(s):
// \id_stage|reg_file|rd_data1~113_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[25][8]~q ))) # (!\if_id_buffer|ID_rs1_ind [3] 
// & (\id_stage|reg_file|reg_file[17][8]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[17][8]~q ),
	.datac(\id_stage|reg_file|reg_file[25][8]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~113_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~113 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~114 (
// Equation(s):
// \id_stage|reg_file|rd_data1~114_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|rd_data1~113_combout  & (\id_stage|reg_file|reg_file[29][8]~q )) # (!\id_stage|reg_file|rd_data1~113_combout  & ((\id_stage|reg_file|reg_file[21][8]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|rd_data1~113_combout ))))

	.dataa(\id_stage|reg_file|reg_file[29][8]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[21][8]~q ),
	.datad(\id_stage|reg_file|rd_data1~113_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~114_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~114 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y6_N19
dffeas \id_stage|reg_file|reg_file[31][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[8]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y6_N17
dffeas \id_stage|reg_file|reg_file[27][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[8]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N7
dffeas \id_stage|reg_file|reg_file[19][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[8]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N25
dffeas \id_stage|reg_file|reg_file[23][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[8]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y6_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~120 (
// Equation(s):
// \id_stage|reg_file|rd_data1~120_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[23][8]~q ))) # (!\if_id_buffer|ID_rs1_ind [2] 
// & (\id_stage|reg_file|reg_file[19][8]~q ))))

	.dataa(\id_stage|reg_file|reg_file[19][8]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[23][8]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~120_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~120 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y6_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~121 (
// Equation(s):
// \id_stage|reg_file|rd_data1~121_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|rd_data1~120_combout  & (\id_stage|reg_file|reg_file[31][8]~q )) # (!\id_stage|reg_file|rd_data1~120_combout  & ((\id_stage|reg_file|reg_file[27][8]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|rd_data1~120_combout ))))

	.dataa(\id_stage|reg_file|reg_file[31][8]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[27][8]~q ),
	.datad(\id_stage|reg_file|rd_data1~120_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~121_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~121 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y3_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~122 (
// Equation(s):
// \id_stage|reg_file|rd_data1~122_combout  = (\id_stage|reg_file|rd_data1~119_combout  & (((\id_stage|reg_file|rd_data1~121_combout ) # (!\if_id_buffer|ID_rs1_ind [0])))) # (!\id_stage|reg_file|rd_data1~119_combout  & 
// (\id_stage|reg_file|rd_data1~114_combout  & (\if_id_buffer|ID_rs1_ind [0])))

	.dataa(\id_stage|reg_file|rd_data1~119_combout ),
	.datab(\id_stage|reg_file|rd_data1~114_combout ),
	.datac(\if_id_buffer|ID_rs1_ind [0]),
	.datad(\id_stage|reg_file|rd_data1~121_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~122_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~122 .lut_mask = 16'hEA4A;
defparam \id_stage|reg_file|rd_data1~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y4_N31
dffeas \id_stage|reg_file|reg_file[3][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[8]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N21
dffeas \id_stage|reg_file|reg_file[2][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[8]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N19
dffeas \id_stage|reg_file|reg_file[4][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[8]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N21
dffeas \id_stage|reg_file|reg_file[6][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[8]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y3_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~123 (
// Equation(s):
// \id_stage|reg_file|rd_data1~123_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|reg_file[6][8]~q ) # (\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[4][8]~q  & ((!\if_id_buffer|ID_rs1_ind 
// [0]))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[4][8]~q ),
	.datac(\id_stage|reg_file|reg_file[6][8]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~123_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~123 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y3_N1
dffeas \id_stage|reg_file|reg_file[7][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[8]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y3_N23
dffeas \id_stage|reg_file|reg_file[5][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[8]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y3_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~124 (
// Equation(s):
// \id_stage|reg_file|rd_data1~124_combout  = (\id_stage|reg_file|rd_data1~123_combout  & ((\id_stage|reg_file|reg_file[7][8]~q ) # ((!\if_id_buffer|ID_rs1_ind [0])))) # (!\id_stage|reg_file|rd_data1~123_combout  & (((\id_stage|reg_file|reg_file[5][8]~q  & 
// \if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\id_stage|reg_file|rd_data1~123_combout ),
	.datab(\id_stage|reg_file|reg_file[7][8]~q ),
	.datac(\id_stage|reg_file|reg_file[5][8]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~124_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~124 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|rd_data1~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y4_N1
dffeas \id_stage|reg_file|reg_file[1][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[8]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y3_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~125 (
// Equation(s):
// \id_stage|reg_file|rd_data1~125_combout  = (\id_stage|reg_file|rd_data1[16]~17_combout  & ((\id_stage|reg_file|rd_data1~124_combout ) # ((\id_stage|reg_file|rd_data1[16]~14_combout )))) # (!\id_stage|reg_file|rd_data1[16]~17_combout  & 
// (((\id_stage|reg_file|reg_file[1][8]~q  & !\id_stage|reg_file|rd_data1[16]~14_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~124_combout ),
	.datab(\id_stage|reg_file|reg_file[1][8]~q ),
	.datac(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.datad(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~125_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~125 .lut_mask = 16'hF0AC;
defparam \id_stage|reg_file|rd_data1~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~126 (
// Equation(s):
// \id_stage|reg_file|rd_data1~126_combout  = (\id_stage|reg_file|rd_data1[16]~14_combout  & ((\id_stage|reg_file|rd_data1~125_combout  & (\id_stage|reg_file|reg_file[3][8]~q )) # (!\id_stage|reg_file|rd_data1~125_combout  & 
// ((\id_stage|reg_file|reg_file[2][8]~q ))))) # (!\id_stage|reg_file|rd_data1[16]~14_combout  & (((\id_stage|reg_file|rd_data1~125_combout ))))

	.dataa(\id_stage|reg_file|reg_file[3][8]~q ),
	.datab(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.datac(\id_stage|reg_file|reg_file[2][8]~q ),
	.datad(\id_stage|reg_file|rd_data1~125_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~126_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~126 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~127 (
// Equation(s):
// \id_stage|reg_file|rd_data1~127_combout  = (\id_stage|reg_file|rd_data1[16]~2_combout  & (((\id_stage|reg_file|rd_data1[16]~13_combout )))) # (!\id_stage|reg_file|rd_data1[16]~2_combout  & ((\id_stage|reg_file|rd_data1[16]~13_combout  & 
// (\id_stage|reg_file|rd_data1~122_combout )) # (!\id_stage|reg_file|rd_data1[16]~13_combout  & ((\id_stage|reg_file|rd_data1~126_combout )))))

	.dataa(\id_stage|reg_file|rd_data1~122_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datac(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.datad(\id_stage|reg_file|rd_data1~126_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~127_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~127 .lut_mask = 16'hE3E0;
defparam \id_stage|reg_file|rd_data1~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~130 (
// Equation(s):
// \id_stage|reg_file|rd_data1~130_combout  = (\id_stage|reg_file|rd_data1[16]~2_combout  & ((\id_stage|reg_file|rd_data1~127_combout  & (\id_stage|reg_file|rd_data1~129_combout )) # (!\id_stage|reg_file|rd_data1~127_combout  & 
// ((\id_stage|reg_file|rd_data1~112_combout ))))) # (!\id_stage|reg_file|rd_data1[16]~2_combout  & (((\id_stage|reg_file|rd_data1~127_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~129_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datac(\id_stage|reg_file|rd_data1~112_combout ),
	.datad(\id_stage|reg_file|rd_data1~127_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~130_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~130 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~131 (
// Equation(s):
// \id_stage|reg_file|rd_data1~131_combout  = (\id_stage|reg_file|always1~2_combout  & ((\wb_stage|wdata_to_reg_file[8]~5_combout ) # ((\id_stage|reg_file|rd_data1~130_combout  & !\id_stage|reg_file|rd_data1~25_combout )))) # 
// (!\id_stage|reg_file|always1~2_combout  & (((\id_stage|reg_file|rd_data1~130_combout  & !\id_stage|reg_file|rd_data1~25_combout ))))

	.dataa(\id_stage|reg_file|always1~2_combout ),
	.datab(\wb_stage|wdata_to_reg_file[8]~5_combout ),
	.datac(\id_stage|reg_file|rd_data1~130_combout ),
	.datad(\id_stage|reg_file|rd_data1~25_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~131_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~131 .lut_mask = 16'h88F8;
defparam \id_stage|reg_file|rd_data1~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y4_N21
dffeas \id_stage|reg_file|rd_data1[8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data1~131_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1[8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N28
cycloneive_lcell_comb \id_ex_buffer|EX_rs1~5 (
// Equation(s):
// \id_ex_buffer|EX_rs1~5_combout  = (\id_stage|reg_file|rd_data1 [8] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\rst~input_o ),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\id_stage|reg_file|rd_data1 [8]),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs1~5_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1~5 .lut_mask = 16'hB000;
defparam \id_ex_buffer|EX_rs1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y4_N29
dffeas \id_ex_buffer|EX_rs1[8] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs1~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1[8] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y7_N20
cycloneive_lcell_comb \ex_stage|alu_oper1|out[8]~11 (
// Equation(s):
// \ex_stage|alu_oper1|out[8]~11_combout  = (\ex_stage|alu_oper1|sel1|out[21]~8_combout  & ((\FA|forwardA~7_combout  & (\id_ex_buffer|EX_rs1 [8])) # (!\FA|forwardA~7_combout  & ((\wb_stage|wdata_to_reg_file[8]~5_combout )))))

	.dataa(\id_ex_buffer|EX_rs1 [8]),
	.datab(\wb_stage|wdata_to_reg_file[8]~5_combout ),
	.datac(\ex_stage|alu_oper1|sel1|out[21]~8_combout ),
	.datad(\FA|forwardA~7_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[8]~11 .lut_mask = 16'hA0C0;
defparam \ex_stage|alu_oper1|out[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y7_N14
cycloneive_lcell_comb \ex_stage|alu_oper1|out[8] (
// Equation(s):
// \ex_stage|alu_oper1|out [8] = (\ex_stage|alu_oper1|out~10_combout ) # ((\ex_stage|alu_oper1|out[8]~11_combout ) # ((!\ex_stage|alu_oper1|sel1|out[21]~9_combout  & \ex_mem_buffer|MEM_ALU_OUT [8])))

	.dataa(\ex_stage|alu_oper1|sel1|out[21]~9_combout ),
	.datab(\ex_stage|alu_oper1|out~10_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [8]),
	.datad(\ex_stage|alu_oper1|out[8]~11_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out [8]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[8] .lut_mask = 16'hFFDC;
defparam \ex_stage|alu_oper1|out[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y6_N2
cycloneive_lcell_comb \if_stage|pc_src_mux|out~71 (
// Equation(s):
// \if_stage|pc_src_mux|out~71_combout  = (\ex_stage|Equal1~2_combout  & ((\ex_stage|alu_oper1|out [8]))) # (!\ex_stage|Equal1~2_combout  & (\id_ex_buffer|EX_PFC [8]))

	.dataa(gnd),
	.datab(\ex_stage|Equal1~2_combout ),
	.datac(\id_ex_buffer|EX_PFC [8]),
	.datad(\ex_stage|alu_oper1|out [8]),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~71_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~71 .lut_mask = 16'hFC30;
defparam \if_stage|pc_src_mux|out~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y6_N18
cycloneive_lcell_comb \if_stage|pc_src_mux|out~173 (
// Equation(s):
// \if_stage|pc_src_mux|out~173_combout  = (!\rst~input_o  & ((\EDU|excep_flag~5_combout ) # ((\if_stage|pc_src_mux|out~71_combout  & \ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\rst~input_o ),
	.datac(\if_stage|pc_src_mux|out~71_combout ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~173_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~173 .lut_mask = 16'h3222;
defparam \if_stage|pc_src_mux|out~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y6_N22
cycloneive_lcell_comb \if_stage|pc_src_mux|out~73 (
// Equation(s):
// \if_stage|pc_src_mux|out~73_combout  = (!\if_stage|pc_src_mux|out~72_combout  & (!\if_stage|pc_src_mux|out~173_combout  & ((\if_stage|pc_src_mux|out~46_combout ) # (!\if_stage|new_PC|Add0~14_combout ))))

	.dataa(\if_stage|new_PC|Add0~14_combout ),
	.datab(\if_stage|pc_src_mux|out~72_combout ),
	.datac(\if_stage|pc_src_mux|out~46_combout ),
	.datad(\if_stage|pc_src_mux|out~173_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~73_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~73 .lut_mask = 16'h0031;
defparam \if_stage|pc_src_mux|out~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y6_N23
dffeas \if_stage|pc_reg|addr_out[8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out~73_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|addr_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|addr_out[8] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|addr_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y3_N0
cycloneive_lcell_comb \if_id_buffer|ID_PC~8 (
// Equation(s):
// \if_id_buffer|ID_PC~8_combout  = (!\if_stage|pc_reg|addr_out [8] & !\id_stage|SDU|if_id_flush~0_combout )

	.dataa(\if_stage|pc_reg|addr_out [8]),
	.datab(gnd),
	.datac(\id_stage|SDU|if_id_flush~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~8_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~8 .lut_mask = 16'h0505;
defparam \if_id_buffer|ID_PC~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y3_N1
dffeas \if_id_buffer|ID_PC[8] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~8_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[8] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y5_N18
cycloneive_lcell_comb \id_ex_buffer|EX_PFC[9]~50 (
// Equation(s):
// \id_ex_buffer|EX_PFC[9]~50_combout  = (\if_id_buffer|ID_PC [9] & (!\id_ex_buffer|EX_PFC[8]~49 )) # (!\if_id_buffer|ID_PC [9] & ((\id_ex_buffer|EX_PFC[8]~49 ) # (GND)))
// \id_ex_buffer|EX_PFC[9]~51  = CARRY((!\id_ex_buffer|EX_PFC[8]~49 ) # (!\if_id_buffer|ID_PC [9]))

	.dataa(\if_id_buffer|ID_PC [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_ex_buffer|EX_PFC[8]~49 ),
	.combout(\id_ex_buffer|EX_PFC[9]~50_combout ),
	.cout(\id_ex_buffer|EX_PFC[9]~51 ));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[9]~50 .lut_mask = 16'h5A5F;
defparam \id_ex_buffer|EX_PFC[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y5_N19
dffeas \id_ex_buffer|EX_PFC[9] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PFC[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\id_stage|flush~combout ),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PFC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[9] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PFC[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y7_N8
cycloneive_lcell_comb \id_ex_buffer|EX_PC~6 (
// Equation(s):
// \id_ex_buffer|EX_PC~6_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\if_id_buffer|ID_PC [9] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\id_stage|SDU|id_ex_flush~7_combout ),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\if_id_buffer|ID_PC [9]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_PC~6_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_PC~6 .lut_mask = 16'hA020;
defparam \id_ex_buffer|EX_PC~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y7_N9
dffeas \id_ex_buffer|EX_PC[9] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PC~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PC[9] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PC[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y7_N0
cycloneive_lcell_comb \ex_stage|alu_oper1|out[9]~12 (
// Equation(s):
// \ex_stage|alu_oper1|out[9]~12_combout  = (\FA|Equal0~1_combout  & (((\id_ex_buffer|EX_PC [9])))) # (!\FA|Equal0~1_combout  & (\ex_mem_buffer|MEM_ALU_OUT [9] & ((!\FA|forwardA~3_combout ))))

	.dataa(\FA|Equal0~1_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [9]),
	.datac(\id_ex_buffer|EX_PC [9]),
	.datad(\FA|forwardA~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[9]~12 .lut_mask = 16'hA0E4;
defparam \ex_stage|alu_oper1|out[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y6_N16
cycloneive_lcell_comb \if_stage|pc_src_mux|out~74 (
// Equation(s):
// \if_stage|pc_src_mux|out~74_combout  = (\ex_stage|Equal1~2_combout  & ((\ex_stage|alu_oper1|out[9]~13_combout ) # ((\ex_stage|alu_oper1|out[9]~12_combout )))) # (!\ex_stage|Equal1~2_combout  & (((\id_ex_buffer|EX_PFC [9]))))

	.dataa(\ex_stage|alu_oper1|out[9]~13_combout ),
	.datab(\ex_stage|Equal1~2_combout ),
	.datac(\id_ex_buffer|EX_PFC [9]),
	.datad(\ex_stage|alu_oper1|out[9]~12_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~74_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~74 .lut_mask = 16'hFCB8;
defparam \if_stage|pc_src_mux|out~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y6_N10
cycloneive_lcell_comb \if_stage|pc_src_mux|out~174 (
// Equation(s):
// \if_stage|pc_src_mux|out~174_combout  = (!\rst~input_o  & ((\EDU|excep_flag~5_combout ) # ((\if_stage|pc_src_mux|out~74_combout  & \ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\if_stage|pc_src_mux|out~74_combout ),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~174_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~174 .lut_mask = 16'h5450;
defparam \if_stage|pc_src_mux|out~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y3_N18
cycloneive_lcell_comb \if_stage|new_PC|Add0~16 (
// Equation(s):
// \if_stage|new_PC|Add0~16_combout  = (\if_stage|pc_reg|addr_out [9] & (!\if_stage|new_PC|Add0~15  & VCC)) # (!\if_stage|pc_reg|addr_out [9] & (\if_stage|new_PC|Add0~15  $ (GND)))
// \if_stage|new_PC|Add0~17  = CARRY((!\if_stage|pc_reg|addr_out [9] & !\if_stage|new_PC|Add0~15 ))

	.dataa(\if_stage|pc_reg|addr_out [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|new_PC|Add0~15 ),
	.combout(\if_stage|new_PC|Add0~16_combout ),
	.cout(\if_stage|new_PC|Add0~17 ));
// synopsys translate_off
defparam \if_stage|new_PC|Add0~16 .lut_mask = 16'h5A05;
defparam \if_stage|new_PC|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y5_N18
cycloneive_lcell_comb \id_stage|immed_gen|Immed[10]~14 (
// Equation(s):
// \id_stage|immed_gen|Immed[10]~14_combout  = (\if_id_buffer|ID_INST [10] & \id_stage|immed_gen|Immed[10]~4_combout )

	.dataa(gnd),
	.datab(\if_id_buffer|ID_INST [10]),
	.datac(gnd),
	.datad(\id_stage|immed_gen|Immed[10]~4_combout ),
	.cin(gnd),
	.combout(\id_stage|immed_gen|Immed[10]~14_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|Immed[10]~14 .lut_mask = 16'hCC00;
defparam \id_stage|immed_gen|Immed[10]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y5_N18
cycloneive_lcell_comb \id_stage|Add0~18 (
// Equation(s):
// \id_stage|Add0~18_combout  = (\if_id_buffer|ID_PC [9] & ((\id_stage|immed_gen|Immed[10]~14_combout  & (\id_stage|Add0~17  & VCC)) # (!\id_stage|immed_gen|Immed[10]~14_combout  & (!\id_stage|Add0~17 )))) # (!\if_id_buffer|ID_PC [9] & 
// ((\id_stage|immed_gen|Immed[10]~14_combout  & (!\id_stage|Add0~17 )) # (!\id_stage|immed_gen|Immed[10]~14_combout  & ((\id_stage|Add0~17 ) # (GND)))))
// \id_stage|Add0~19  = CARRY((\if_id_buffer|ID_PC [9] & (!\id_stage|immed_gen|Immed[10]~14_combout  & !\id_stage|Add0~17 )) # (!\if_id_buffer|ID_PC [9] & ((!\id_stage|Add0~17 ) # (!\id_stage|immed_gen|Immed[10]~14_combout ))))

	.dataa(\if_id_buffer|ID_PC [9]),
	.datab(\id_stage|immed_gen|Immed[10]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add0~17 ),
	.combout(\id_stage|Add0~18_combout ),
	.cout(\id_stage|Add0~19 ));
// synopsys translate_off
defparam \id_stage|Add0~18 .lut_mask = 16'h9617;
defparam \id_stage|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y6_N8
cycloneive_lcell_comb \if_stage|pc_src_mux|out~164 (
// Equation(s):
// \if_stage|pc_src_mux|out~164_combout  = (\id_stage|BR|PC_src~0_combout  & (\id_stage|immed_gen|Immed[10]~4_combout  & (\if_id_buffer|ID_INST [10]))) # (!\id_stage|BR|PC_src~0_combout  & (((\id_stage|Add0~18_combout ))))

	.dataa(\id_stage|BR|PC_src~0_combout ),
	.datab(\id_stage|immed_gen|Immed[10]~4_combout ),
	.datac(\if_id_buffer|ID_INST [10]),
	.datad(\id_stage|Add0~18_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~164_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~164 .lut_mask = 16'hD580;
defparam \if_stage|pc_src_mux|out~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y6_N6
cycloneive_lcell_comb \if_stage|pc_src_mux|out~75 (
// Equation(s):
// \if_stage|pc_src_mux|out~75_combout  = (\id_stage|BR|PC_src[1]~2_combout  & ((\id_stage|BR|PC_src[0]~1_combout  & (!\if_stage|pc_reg|addr_out [9])) # (!\id_stage|BR|PC_src[0]~1_combout  & ((\if_stage|pc_src_mux|out~164_combout )))))

	.dataa(\if_stage|pc_reg|addr_out [9]),
	.datab(\if_stage|pc_src_mux|out~164_combout ),
	.datac(\id_stage|BR|PC_src[0]~1_combout ),
	.datad(\id_stage|BR|PC_src[1]~2_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~75_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~75 .lut_mask = 16'h5C00;
defparam \if_stage|pc_src_mux|out~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y6_N26
cycloneive_lcell_comb \if_stage|pc_src_mux|out~76 (
// Equation(s):
// \if_stage|pc_src_mux|out~76_combout  = (!\if_stage|pc_src_mux|out~174_combout  & (!\if_stage|pc_src_mux|out~75_combout  & ((\if_stage|pc_src_mux|out~46_combout ) # (!\if_stage|new_PC|Add0~16_combout ))))

	.dataa(\if_stage|pc_src_mux|out~174_combout ),
	.datab(\if_stage|pc_src_mux|out~46_combout ),
	.datac(\if_stage|new_PC|Add0~16_combout ),
	.datad(\if_stage|pc_src_mux|out~75_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~76_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~76 .lut_mask = 16'h0045;
defparam \if_stage|pc_src_mux|out~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y6_N27
dffeas \if_stage|pc_reg|addr_out[9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out~76_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|addr_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|addr_out[9] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|addr_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y3_N20
cycloneive_lcell_comb \if_stage|new_PC|Add0~18 (
// Equation(s):
// \if_stage|new_PC|Add0~18_combout  = (\if_stage|pc_reg|addr_out [10] & ((\if_stage|new_PC|Add0~17 ) # (GND))) # (!\if_stage|pc_reg|addr_out [10] & (!\if_stage|new_PC|Add0~17 ))
// \if_stage|new_PC|Add0~19  = CARRY((\if_stage|pc_reg|addr_out [10]) # (!\if_stage|new_PC|Add0~17 ))

	.dataa(\if_stage|pc_reg|addr_out [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|new_PC|Add0~17 ),
	.combout(\if_stage|new_PC|Add0~18_combout ),
	.cout(\if_stage|new_PC|Add0~19 ));
// synopsys translate_off
defparam \if_stage|new_PC|Add0~18 .lut_mask = 16'hA5AF;
defparam \if_stage|new_PC|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y5_N20
cycloneive_lcell_comb \id_stage|Add0~20 (
// Equation(s):
// \id_stage|Add0~20_combout  = ((\if_id_buffer|ID_PC [10] $ (\id_stage|immed_gen|Immed[10]~14_combout  $ (!\id_stage|Add0~19 )))) # (GND)
// \id_stage|Add0~21  = CARRY((\if_id_buffer|ID_PC [10] & ((\id_stage|immed_gen|Immed[10]~14_combout ) # (!\id_stage|Add0~19 ))) # (!\if_id_buffer|ID_PC [10] & (\id_stage|immed_gen|Immed[10]~14_combout  & !\id_stage|Add0~19 )))

	.dataa(\if_id_buffer|ID_PC [10]),
	.datab(\id_stage|immed_gen|Immed[10]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add0~19 ),
	.combout(\id_stage|Add0~20_combout ),
	.cout(\id_stage|Add0~21 ));
// synopsys translate_off
defparam \id_stage|Add0~20 .lut_mask = 16'h698E;
defparam \id_stage|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y6_N2
cycloneive_lcell_comb \if_stage|pc_src_mux|out~165 (
// Equation(s):
// \if_stage|pc_src_mux|out~165_combout  = (\id_stage|BR|PC_src~0_combout  & (\if_id_buffer|ID_INST [10] & (\id_stage|immed_gen|Immed[10]~4_combout ))) # (!\id_stage|BR|PC_src~0_combout  & (((\id_stage|Add0~20_combout ))))

	.dataa(\if_id_buffer|ID_INST [10]),
	.datab(\id_stage|immed_gen|Immed[10]~4_combout ),
	.datac(\id_stage|BR|PC_src~0_combout ),
	.datad(\id_stage|Add0~20_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~165_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~165 .lut_mask = 16'h8F80;
defparam \if_stage|pc_src_mux|out~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y6_N30
cycloneive_lcell_comb \if_stage|pc_src_mux|out~78 (
// Equation(s):
// \if_stage|pc_src_mux|out~78_combout  = (\id_stage|BR|PC_src[1]~2_combout  & ((\id_stage|BR|PC_src[0]~1_combout  & (!\if_stage|pc_reg|addr_out [10])) # (!\id_stage|BR|PC_src[0]~1_combout  & ((\if_stage|pc_src_mux|out~165_combout )))))

	.dataa(\if_stage|pc_reg|addr_out [10]),
	.datab(\if_stage|pc_src_mux|out~165_combout ),
	.datac(\id_stage|BR|PC_src[0]~1_combout ),
	.datad(\id_stage|BR|PC_src[1]~2_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~78_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~78 .lut_mask = 16'h5C00;
defparam \if_stage|pc_src_mux|out~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y5_N20
cycloneive_lcell_comb \id_ex_buffer|EX_PFC[10]~52 (
// Equation(s):
// \id_ex_buffer|EX_PFC[10]~52_combout  = (\if_id_buffer|ID_PC [10] & (\id_ex_buffer|EX_PFC[9]~51  $ (GND))) # (!\if_id_buffer|ID_PC [10] & (!\id_ex_buffer|EX_PFC[9]~51  & VCC))
// \id_ex_buffer|EX_PFC[10]~53  = CARRY((\if_id_buffer|ID_PC [10] & !\id_ex_buffer|EX_PFC[9]~51 ))

	.dataa(\if_id_buffer|ID_PC [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_ex_buffer|EX_PFC[9]~51 ),
	.combout(\id_ex_buffer|EX_PFC[10]~52_combout ),
	.cout(\id_ex_buffer|EX_PFC[10]~53 ));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[10]~52 .lut_mask = 16'hA50A;
defparam \id_ex_buffer|EX_PFC[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y5_N21
dffeas \id_ex_buffer|EX_PFC[10] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PFC[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\id_stage|flush~combout ),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PFC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[10] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PFC[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y6_N10
cycloneive_lcell_comb \id_stage|BR|PC_src[2]~3 (
// Equation(s):
// \id_stage|BR|PC_src[2]~3_combout  = (\rst~input_o ) # ((\EDU|excep_flag~5_combout ) # (!\ex_stage|Wrong_prediction~0_combout ))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_stage|BR|PC_src[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|BR|PC_src[2]~3 .lut_mask = 16'hFAFF;
defparam \id_stage|BR|PC_src[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y6_N20
cycloneive_lcell_comb \if_stage|pc_src_mux|out~77 (
// Equation(s):
// \if_stage|pc_src_mux|out~77_combout  = (!\id_stage|BR|PC_src[2]~3_combout  & ((\ex_stage|Equal1~2_combout  & (\ex_stage|alu_oper1|out [10])) # (!\ex_stage|Equal1~2_combout  & ((\id_ex_buffer|EX_PFC [10])))))

	.dataa(\ex_stage|alu_oper1|out [10]),
	.datab(\id_ex_buffer|EX_PFC [10]),
	.datac(\id_stage|BR|PC_src[2]~3_combout ),
	.datad(\ex_stage|Equal1~2_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~77_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~77 .lut_mask = 16'h0A0C;
defparam \if_stage|pc_src_mux|out~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y6_N12
cycloneive_lcell_comb \if_stage|pc_src_mux|out~79 (
// Equation(s):
// \if_stage|pc_src_mux|out~79_combout  = (!\if_stage|pc_src_mux|out~78_combout  & (!\if_stage|pc_src_mux|out~77_combout  & ((\if_stage|pc_src_mux|out~46_combout ) # (!\if_stage|new_PC|Add0~18_combout ))))

	.dataa(\if_stage|new_PC|Add0~18_combout ),
	.datab(\if_stage|pc_src_mux|out~46_combout ),
	.datac(\if_stage|pc_src_mux|out~78_combout ),
	.datad(\if_stage|pc_src_mux|out~77_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~79_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~79 .lut_mask = 16'h000D;
defparam \if_stage|pc_src_mux|out~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y6_N13
dffeas \if_stage|pc_reg|addr_out[10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out~79_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|addr_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|addr_out[10] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|addr_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y6_N28
cycloneive_lcell_comb \if_id_buffer|ID_PC~10 (
// Equation(s):
// \if_id_buffer|ID_PC~10_combout  = (!\id_stage|SDU|if_id_flush~0_combout  & !\if_stage|pc_reg|addr_out [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|SDU|if_id_flush~0_combout ),
	.datad(\if_stage|pc_reg|addr_out [10]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~10_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~10 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y6_N29
dffeas \if_id_buffer|ID_PC[10] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~10_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[10] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N0
cycloneive_lcell_comb \id_ex_buffer|EX_PC~8 (
// Equation(s):
// \id_ex_buffer|EX_PC~8_combout  = (\if_id_buffer|ID_PC [10] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\if_id_buffer|ID_PC [10]),
	.datac(\rst~input_o ),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_PC~8_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_PC~8 .lut_mask = 16'hC400;
defparam \id_ex_buffer|EX_PC~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y6_N1
dffeas \id_ex_buffer|EX_PC[10] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PC~8_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PC[10] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PC[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N6
cycloneive_lcell_comb \ex_stage|alu_oper1|out~16 (
// Equation(s):
// \ex_stage|alu_oper1|out~16_combout  = (\FA|Equal0~3_combout  & (\id_ex_buffer|EX_PC [10] & (\id_ex_buffer|EX_opcode [0] & \FA|Equal0~2_combout )))

	.dataa(\FA|Equal0~3_combout ),
	.datab(\id_ex_buffer|EX_PC [10]),
	.datac(\id_ex_buffer|EX_opcode [0]),
	.datad(\FA|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out~16_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out~16 .lut_mask = 16'h8000;
defparam \ex_stage|alu_oper1|out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y7_N23
dffeas \id_stage|reg_file|reg_file[9][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[10]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y7_N13
dffeas \id_stage|reg_file|reg_file[8][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[10]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~174 (
// Equation(s):
// \id_stage|reg_file|rd_data2~174_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|reg_file[9][10]~q ) # ((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|reg_file[8][10]~q  & 
// !\if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[9][10]~q ),
	.datac(\id_stage|reg_file|reg_file[8][10]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~174_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~174 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|rd_data2~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y7_N13
dffeas \id_stage|reg_file|reg_file[10][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[10]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y7_N23
dffeas \id_stage|reg_file|reg_file[11][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[10]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~175 (
// Equation(s):
// \id_stage|reg_file|rd_data2~175_combout  = (\id_stage|reg_file|rd_data2~174_combout  & (((\id_stage|reg_file|reg_file[11][10]~q )) # (!\if_id_buffer|ID_rs2_ind [1]))) # (!\id_stage|reg_file|rd_data2~174_combout  & (\if_id_buffer|ID_rs2_ind [1] & 
// (\id_stage|reg_file|reg_file[10][10]~q )))

	.dataa(\id_stage|reg_file|rd_data2~174_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[10][10]~q ),
	.datad(\id_stage|reg_file|reg_file[11][10]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~175_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~175 .lut_mask = 16'hEA62;
defparam \id_stage|reg_file|rd_data2~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N10
cycloneive_lcell_comb \id_stage|reg_file|reg_file[15][10]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[15][10]~feeder_combout  = \wb_stage|wdata_to_reg_file[10]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|wdata_to_reg_file[10]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[15][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][10]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[15][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y5_N11
dffeas \id_stage|reg_file|reg_file[15][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[15][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y10_N29
dffeas \id_stage|reg_file|reg_file[13][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[10]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y6_N13
dffeas \id_stage|reg_file|reg_file[14][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[10]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y6_N11
dffeas \id_stage|reg_file|reg_file[12][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[10]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~191 (
// Equation(s):
// \id_stage|reg_file|rd_data2~191_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[14][10]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[12][10]~q  & 
// !\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[14][10]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[12][10]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~191_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~191 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|rd_data2~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~192 (
// Equation(s):
// \id_stage|reg_file|rd_data2~192_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~191_combout  & (\id_stage|reg_file|reg_file[15][10]~q )) # (!\id_stage|reg_file|rd_data2~191_combout  & ((\id_stage|reg_file|reg_file[13][10]~q ))))) 
// # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~191_combout ))))

	.dataa(\id_stage|reg_file|reg_file[15][10]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[13][10]~q ),
	.datad(\id_stage|reg_file|rd_data2~191_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~192_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~192 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data2~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y5_N31
dffeas \id_stage|reg_file|reg_file[23][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[10]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N17
dffeas \id_stage|reg_file|reg_file[19][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[10]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y5_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~183 (
// Equation(s):
// \id_stage|reg_file|rd_data2~183_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[23][10]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[19][10]~q )))))

	.dataa(\id_stage|reg_file|reg_file[23][10]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[19][10]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~183_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~183 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|rd_data2~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y5_N21
dffeas \id_stage|reg_file|reg_file[27][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[10]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N11
dffeas \id_stage|reg_file|reg_file[31][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[10]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y5_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~184 (
// Equation(s):
// \id_stage|reg_file|rd_data2~184_combout  = (\id_stage|reg_file|rd_data2~183_combout  & (((\id_stage|reg_file|reg_file[31][10]~q ) # (!\if_id_buffer|ID_rs2_ind [3])))) # (!\id_stage|reg_file|rd_data2~183_combout  & (\id_stage|reg_file|reg_file[27][10]~q  & 
// ((\if_id_buffer|ID_rs2_ind [3]))))

	.dataa(\id_stage|reg_file|rd_data2~183_combout ),
	.datab(\id_stage|reg_file|reg_file[27][10]~q ),
	.datac(\id_stage|reg_file|reg_file[31][10]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~184_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~184 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|rd_data2~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y11_N13
dffeas \id_stage|reg_file|reg_file[21][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[10]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y11_N27
dffeas \id_stage|reg_file|reg_file[29][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[10]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y11_N5
dffeas \id_stage|reg_file|reg_file[25][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[10]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y11_N3
dffeas \id_stage|reg_file|reg_file[17][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[10]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y11_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~176 (
// Equation(s):
// \id_stage|reg_file|rd_data2~176_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[25][10]~q )) # (!\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[17][10]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[25][10]~q ),
	.datac(\id_stage|reg_file|reg_file[17][10]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~176_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~176 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~177 (
// Equation(s):
// \id_stage|reg_file|rd_data2~177_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|rd_data2~176_combout  & ((\id_stage|reg_file|reg_file[29][10]~q ))) # (!\id_stage|reg_file|rd_data2~176_combout  & (\id_stage|reg_file|reg_file[21][10]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|rd_data2~176_combout ))))

	.dataa(\id_stage|reg_file|reg_file[21][10]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[29][10]~q ),
	.datad(\id_stage|reg_file|rd_data2~176_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~177_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~177 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y8_N13
dffeas \id_stage|reg_file|reg_file[26][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[10]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y8_N11
dffeas \id_stage|reg_file|reg_file[30][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[10]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y8_N25
dffeas \id_stage|reg_file|reg_file[22][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[10]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y8_N7
dffeas \id_stage|reg_file|reg_file[18][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[10]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y8_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~178 (
// Equation(s):
// \id_stage|reg_file|rd_data2~178_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][10]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[18][10]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][10]~q ),
	.datac(\id_stage|reg_file|reg_file[18][10]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~178_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~178 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~179 (
// Equation(s):
// \id_stage|reg_file|rd_data2~179_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|rd_data2~178_combout  & ((\id_stage|reg_file|reg_file[30][10]~q ))) # (!\id_stage|reg_file|rd_data2~178_combout  & (\id_stage|reg_file|reg_file[26][10]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|rd_data2~178_combout ))))

	.dataa(\id_stage|reg_file|reg_file[26][10]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[30][10]~q ),
	.datad(\id_stage|reg_file|rd_data2~178_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~179_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~179 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y5_N21
dffeas \id_stage|reg_file|reg_file[24][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[10]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y5_N7
dffeas \id_stage|reg_file|reg_file[16][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[10]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y5_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~180 (
// Equation(s):
// \id_stage|reg_file|rd_data2~180_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[24][10]~q )) # (!\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[16][10]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[24][10]~q ),
	.datac(\id_stage|reg_file|reg_file[16][10]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~180_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~180 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y5_N19
dffeas \id_stage|reg_file|reg_file[28][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[10]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y5_N25
dffeas \id_stage|reg_file|reg_file[20][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[10]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y5_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~181 (
// Equation(s):
// \id_stage|reg_file|rd_data2~181_combout  = (\id_stage|reg_file|rd_data2~180_combout  & (((\id_stage|reg_file|reg_file[28][10]~q )) # (!\if_id_buffer|ID_rs2_ind [2]))) # (!\id_stage|reg_file|rd_data2~180_combout  & (\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[20][10]~q ))))

	.dataa(\id_stage|reg_file|rd_data2~180_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[28][10]~q ),
	.datad(\id_stage|reg_file|reg_file[20][10]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~181_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~181 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|rd_data2~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y5_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~182 (
// Equation(s):
// \id_stage|reg_file|rd_data2~182_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|rd_data2~179_combout )) # (!\if_id_buffer|ID_rs2_ind [1] 
// & ((\id_stage|reg_file|rd_data2~181_combout )))))

	.dataa(\id_stage|reg_file|rd_data2~179_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\if_id_buffer|ID_rs2_ind [1]),
	.datad(\id_stage|reg_file|rd_data2~181_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~182_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~182 .lut_mask = 16'hE3E0;
defparam \id_stage|reg_file|rd_data2~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y5_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~185 (
// Equation(s):
// \id_stage|reg_file|rd_data2~185_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~182_combout  & (\id_stage|reg_file|rd_data2~184_combout )) # (!\id_stage|reg_file|rd_data2~182_combout  & ((\id_stage|reg_file|rd_data2~177_combout 
// ))))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~182_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~184_combout ),
	.datab(\id_stage|reg_file|rd_data2~177_combout ),
	.datac(\if_id_buffer|ID_rs2_ind [0]),
	.datad(\id_stage|reg_file|rd_data2~182_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~185_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~185 .lut_mask = 16'hAFC0;
defparam \id_stage|reg_file|rd_data2~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y4_N25
dffeas \id_stage|reg_file|reg_file[2][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[10]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N7
dffeas \id_stage|reg_file|reg_file[3][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[10]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N15
dffeas \id_stage|reg_file|reg_file[5][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[10]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N13
dffeas \id_stage|reg_file|reg_file[7][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[10]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N5
dffeas \id_stage|reg_file|reg_file[6][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[10]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y7_N31
dffeas \id_stage|reg_file|reg_file[4][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[10]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~186 (
// Equation(s):
// \id_stage|reg_file|rd_data2~186_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|reg_file[6][10]~q )) # (!\if_id_buffer|ID_rs2_ind [1] & 
// ((\id_stage|reg_file|reg_file[4][10]~q )))))

	.dataa(\id_stage|reg_file|reg_file[6][10]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[4][10]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~186_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~186 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|rd_data2~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~187 (
// Equation(s):
// \id_stage|reg_file|rd_data2~187_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~186_combout  & ((\id_stage|reg_file|reg_file[7][10]~q ))) # (!\id_stage|reg_file|rd_data2~186_combout  & (\id_stage|reg_file|reg_file[5][10]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~186_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[5][10]~q ),
	.datac(\id_stage|reg_file|reg_file[7][10]~q ),
	.datad(\id_stage|reg_file|rd_data2~186_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~187_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~187 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y4_N17
dffeas \id_stage|reg_file|reg_file[1][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[10]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y4_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~188 (
// Equation(s):
// \id_stage|reg_file|rd_data2~188_combout  = (\id_stage|reg_file|rd_data2[0]~16_combout  & ((\id_stage|reg_file|rd_data2~187_combout ) # ((\id_stage|reg_file|rd_data2[0]~17_combout )))) # (!\id_stage|reg_file|rd_data2[0]~16_combout  & 
// (((\id_stage|reg_file|reg_file[1][10]~q  & !\id_stage|reg_file|rd_data2[0]~17_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~187_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.datac(\id_stage|reg_file|reg_file[1][10]~q ),
	.datad(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~188_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~188 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|rd_data2~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y4_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~189 (
// Equation(s):
// \id_stage|reg_file|rd_data2~189_combout  = (\id_stage|reg_file|rd_data2[0]~17_combout  & ((\id_stage|reg_file|rd_data2~188_combout  & ((\id_stage|reg_file|reg_file[3][10]~q ))) # (!\id_stage|reg_file|rd_data2~188_combout  & 
// (\id_stage|reg_file|reg_file[2][10]~q )))) # (!\id_stage|reg_file|rd_data2[0]~17_combout  & (((\id_stage|reg_file|rd_data2~188_combout ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.datab(\id_stage|reg_file|reg_file[2][10]~q ),
	.datac(\id_stage|reg_file|reg_file[3][10]~q ),
	.datad(\id_stage|reg_file|rd_data2~188_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~189_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~189 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y4_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~190 (
// Equation(s):
// \id_stage|reg_file|rd_data2~190_combout  = (\id_stage|reg_file|rd_data2[0]~10_combout  & ((\id_stage|reg_file|rd_data2[0]~13_combout ) # ((\id_stage|reg_file|rd_data2~185_combout )))) # (!\id_stage|reg_file|rd_data2[0]~10_combout  & 
// (!\id_stage|reg_file|rd_data2[0]~13_combout  & ((\id_stage|reg_file|rd_data2~189_combout ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.datac(\id_stage|reg_file|rd_data2~185_combout ),
	.datad(\id_stage|reg_file|rd_data2~189_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~190_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~190 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|rd_data2~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y4_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~193 (
// Equation(s):
// \id_stage|reg_file|rd_data2~193_combout  = (\id_stage|reg_file|rd_data2[0]~13_combout  & ((\id_stage|reg_file|rd_data2~190_combout  & ((\id_stage|reg_file|rd_data2~192_combout ))) # (!\id_stage|reg_file|rd_data2~190_combout  & 
// (\id_stage|reg_file|rd_data2~175_combout )))) # (!\id_stage|reg_file|rd_data2[0]~13_combout  & (((\id_stage|reg_file|rd_data2~190_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~175_combout ),
	.datab(\id_stage|reg_file|rd_data2~192_combout ),
	.datac(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.datad(\id_stage|reg_file|rd_data2~190_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~193_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~193 .lut_mask = 16'hCFA0;
defparam \id_stage|reg_file|rd_data2~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y8_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~194 (
// Equation(s):
// \id_stage|reg_file|rd_data2~194_combout  = (\id_stage|reg_file|always2~2_combout  & ((\wb_stage|wdata_to_reg_file[10]~8_combout ) # ((!\id_stage|reg_file|rd_data2~25_combout  & \id_stage|reg_file|rd_data2~193_combout )))) # 
// (!\id_stage|reg_file|always2~2_combout  & (!\id_stage|reg_file|rd_data2~25_combout  & ((\id_stage|reg_file|rd_data2~193_combout ))))

	.dataa(\id_stage|reg_file|always2~2_combout ),
	.datab(\id_stage|reg_file|rd_data2~25_combout ),
	.datac(\wb_stage|wdata_to_reg_file[10]~8_combout ),
	.datad(\id_stage|reg_file|rd_data2~193_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~194_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~194 .lut_mask = 16'hB3A0;
defparam \id_stage|reg_file|rd_data2~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y8_N5
dffeas \id_stage|reg_file|rd_data2[10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data2~194_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2[10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N30
cycloneive_lcell_comb \id_ex_buffer|EX_rs2~8 (
// Equation(s):
// \id_ex_buffer|EX_rs2~8_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\id_stage|reg_file|rd_data2 [10] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\id_stage|SDU|id_ex_flush~7_combout ),
	.datac(\id_stage|reg_file|rd_data2 [10]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs2~8_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2~8 .lut_mask = 16'hC040;
defparam \id_ex_buffer|EX_rs2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y6_N31
dffeas \id_ex_buffer|EX_rs2[10] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs2~8_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2[10] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N12
cycloneive_lcell_comb \ex_stage|alu_oper2|out~23 (
// Equation(s):
// \ex_stage|alu_oper2|out~23_combout  = (\ex_stage|alu_oper2|sel2|out~0_combout  & ((\FB|forwardB[0]~8_combout  & (\wb_stage|wdata_to_reg_file[10]~8_combout )) # (!\FB|forwardB[0]~8_combout  & ((\ex_mem_buffer|MEM_ALU_OUT [10])))))

	.dataa(\wb_stage|wdata_to_reg_file[10]~8_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [10]),
	.datac(\ex_stage|alu_oper2|sel2|out~0_combout ),
	.datad(\FB|forwardB[0]~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~23_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~23 .lut_mask = 16'hA0C0;
defparam \ex_stage|alu_oper2|out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N4
cycloneive_lcell_comb \ex_stage|alu_oper2|out~24 (
// Equation(s):
// \ex_stage|alu_oper2|out~24_combout  = (\ex_stage|alu_oper2|out~15_combout ) # ((\ex_stage|alu_oper2|out~23_combout ) # ((\id_ex_buffer|EX_rs2 [10] & \FB|forwardB[2]~9_combout )))

	.dataa(\id_ex_buffer|EX_rs2 [10]),
	.datab(\FB|forwardB[2]~9_combout ),
	.datac(\ex_stage|alu_oper2|out~15_combout ),
	.datad(\ex_stage|alu_oper2|out~23_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~24_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~24 .lut_mask = 16'hFFF8;
defparam \ex_stage|alu_oper2|out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y8_N16
cycloneive_lcell_comb \ex_stage|alu|Mux12~1 (
// Equation(s):
// \ex_stage|alu|Mux12~1_combout  = (\ex_stage|alu|Mux10~0_combout  & (((!\ex_stage|alu_oper1|out [10] & !\ex_stage|alu_oper2|out~24_combout )) # (!\ex_stage|alu|Mux4~0_combout ))) # (!\ex_stage|alu|Mux10~0_combout  & (\ex_stage|alu|Mux4~0_combout  & 
// (\ex_stage|alu_oper1|out [10] $ (\ex_stage|alu_oper2|out~24_combout ))))

	.dataa(\ex_stage|alu|Mux10~0_combout ),
	.datab(\ex_stage|alu_oper1|out [10]),
	.datac(\ex_stage|alu|Mux4~0_combout ),
	.datad(\ex_stage|alu_oper2|out~24_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux12~1 .lut_mask = 16'h1A6A;
defparam \ex_stage|alu|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y7_N22
cycloneive_lcell_comb \ex_stage|alu|Mux10~1 (
// Equation(s):
// \ex_stage|alu|Mux10~1_combout  = (\ex_stage|alu|ShiftLeft0~20_combout ) # ((\ex_stage|alu|ShiftLeft0~24_combout ) # ((\ex_stage|alu_oper2|out~47_combout ) # (!\ex_stage|alu_oper|ALU_OP [0])))

	.dataa(\ex_stage|alu|ShiftLeft0~20_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~24_combout ),
	.datac(\ex_stage|alu_oper2|out~47_combout ),
	.datad(\ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux10~1 .lut_mask = 16'hFEFF;
defparam \ex_stage|alu|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N22
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~61 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~61_combout  = (\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper1|out [10])) # (!\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out [12])))

	.dataa(\ex_stage|alu_oper1|out [10]),
	.datab(gnd),
	.datac(\ex_stage|alu_oper2|out~35_combout ),
	.datad(\ex_stage|alu_oper1|out [12]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~61_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~61 .lut_mask = 16'hAFA0;
defparam \ex_stage|alu|ShiftRight0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y12_N20
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~60 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~60_combout  = (\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out [11]))) # (!\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper1|out [13]))

	.dataa(\ex_stage|alu_oper1|out [13]),
	.datab(gnd),
	.datac(\ex_stage|alu_oper2|out~35_combout ),
	.datad(\ex_stage|alu_oper1|out [11]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~60_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~60 .lut_mask = 16'hFA0A;
defparam \ex_stage|alu|ShiftRight0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N16
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~62 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~62_combout  = (\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu|ShiftRight0~60_combout ))) # (!\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu|ShiftRight0~61_combout ))

	.dataa(\ex_stage|alu|ShiftRight0~61_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|ShiftRight0~60_combout ),
	.datad(\ex_stage|alu_oper2|out~32_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~62_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~62 .lut_mask = 16'hF0AA;
defparam \ex_stage|alu|ShiftRight0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N28
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT~17 (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT~17_combout  = (\ex_mem_buffer|MEM_ALU_OUT [17] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [17]),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT~17_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT~17 .lut_mask = 16'hC0F0;
defparam \mem_wb_buffer|WB_ALU_OUT~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y8_N29
dffeas \mem_wb_buffer|WB_ALU_OUT[17] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[17] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y10_N26
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~22 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~22_combout  = (\FB|forwardB~3_combout  & ((\FB|forwardB~7_combout  & ((\id_ex_buffer|EX_rs2 [1]))) # (!\FB|forwardB~7_combout  & (\wb_stage|wdata_to_reg_file[1]~11_combout ))))

	.dataa(\FB|forwardB~3_combout ),
	.datab(\wb_stage|wdata_to_reg_file[1]~11_combout ),
	.datac(\FB|forwardB~7_combout ),
	.datad(\id_ex_buffer|EX_rs2 [1]),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~22_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~22 .lut_mask = 16'hA808;
defparam \ex_stage|store_rs2_mux|out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y10_N0
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~23 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~23_combout  = (\ex_stage|store_rs2_mux|out~22_combout ) # ((!\FB|forwardB~3_combout  & \ex_mem_buffer|MEM_ALU_OUT [1]))

	.dataa(gnd),
	.datab(\FB|forwardB~3_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [1]),
	.datad(\ex_stage|store_rs2_mux|out~22_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~23_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~23 .lut_mask = 16'hFF30;
defparam \ex_stage|store_rs2_mux|out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y10_N1
dffeas \ex_mem_buffer|MEM_rs2[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|store_rs2_mux|out~23_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\EDU|excep_flag~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[1] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y11_N16
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~24 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~24_combout  = (\FB|forwardB~3_combout  & ((\FB|forwardB~7_combout  & (\id_ex_buffer|EX_rs2 [2])) # (!\FB|forwardB~7_combout  & ((\wb_stage|wdata_to_reg_file[2]~12_combout )))))

	.dataa(\FB|forwardB~7_combout ),
	.datab(\FB|forwardB~3_combout ),
	.datac(\id_ex_buffer|EX_rs2 [2]),
	.datad(\wb_stage|wdata_to_reg_file[2]~12_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~24_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~24 .lut_mask = 16'hC480;
defparam \ex_stage|store_rs2_mux|out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y11_N0
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~25 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~25_combout  = (\ex_stage|store_rs2_mux|out~24_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [2] & !\FB|forwardB~3_combout ))

	.dataa(gnd),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [2]),
	.datac(\FB|forwardB~3_combout ),
	.datad(\ex_stage|store_rs2_mux|out~24_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~25_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~25 .lut_mask = 16'hFF0C;
defparam \ex_stage|store_rs2_mux|out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y11_N1
dffeas \ex_mem_buffer|MEM_rs2[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|store_rs2_mux|out~25_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\EDU|excep_flag~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[2] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y10_N10
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~26 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~26_combout  = (\FB|forwardB~3_combout  & ((\FB|forwardB~7_combout  & ((\id_ex_buffer|EX_rs2 [3]))) # (!\FB|forwardB~7_combout  & (\wb_stage|wdata_to_reg_file[3]~13_combout ))))

	.dataa(\FB|forwardB~7_combout ),
	.datab(\FB|forwardB~3_combout ),
	.datac(\wb_stage|wdata_to_reg_file[3]~13_combout ),
	.datad(\id_ex_buffer|EX_rs2 [3]),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~26_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~26 .lut_mask = 16'hC840;
defparam \ex_stage|store_rs2_mux|out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y10_N0
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~27 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~27_combout  = (\ex_stage|store_rs2_mux|out~26_combout ) # ((!\FB|forwardB~3_combout  & \ex_mem_buffer|MEM_ALU_OUT [3]))

	.dataa(gnd),
	.datab(\FB|forwardB~3_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [3]),
	.datad(\ex_stage|store_rs2_mux|out~26_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~27_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~27 .lut_mask = 16'hFF30;
defparam \ex_stage|store_rs2_mux|out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y10_N1
dffeas \ex_mem_buffer|MEM_rs2[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|store_rs2_mux|out~27_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\EDU|excep_flag~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[3] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y6_N26
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~28 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~28_combout  = (\FB|forwardB~3_combout  & ((\FB|forwardB~7_combout  & (\id_ex_buffer|EX_rs2 [4])) # (!\FB|forwardB~7_combout  & ((\wb_stage|wdata_to_reg_file[4]~14_combout )))))

	.dataa(\id_ex_buffer|EX_rs2 [4]),
	.datab(\FB|forwardB~3_combout ),
	.datac(\FB|forwardB~7_combout ),
	.datad(\wb_stage|wdata_to_reg_file[4]~14_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~28_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~28 .lut_mask = 16'h8C80;
defparam \ex_stage|store_rs2_mux|out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y8_N0
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~29 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~29_combout  = (\ex_stage|store_rs2_mux|out~28_combout ) # ((!\FB|forwardB~3_combout  & \ex_mem_buffer|MEM_ALU_OUT [4]))

	.dataa(\FB|forwardB~3_combout ),
	.datab(\ex_stage|store_rs2_mux|out~28_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~29_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~29 .lut_mask = 16'hDCDC;
defparam \ex_stage|store_rs2_mux|out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y8_N1
dffeas \ex_mem_buffer|MEM_rs2[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|store_rs2_mux|out~29_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\EDU|excep_flag~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[4] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y8_N20
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT~15 (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT~15_combout  = (\ex_mem_buffer|MEM_ALU_OUT [5] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\ex_mem_buffer|MEM_ALU_OUT [5]),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT~15_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT~15 .lut_mask = 16'hAF00;
defparam \mem_wb_buffer|WB_ALU_OUT~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y8_N21
dffeas \mem_wb_buffer|WB_ALU_OUT[5] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[5] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y7_N21
dffeas \id_stage|reg_file|reg_file[10][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[7]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y7_N25
dffeas \id_stage|reg_file|reg_file[8][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[7]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~205 (
// Equation(s):
// \id_stage|reg_file|rd_data2~205_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|reg_file[10][7]~q )) # (!\if_id_buffer|ID_rs2_ind [1] & 
// ((\id_stage|reg_file|reg_file[8][7]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[10][7]~q ),
	.datac(\id_stage|reg_file|reg_file[8][7]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~205_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~205 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y7_N21
dffeas \id_stage|reg_file|reg_file[9][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[7]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y7_N27
dffeas \id_stage|reg_file|reg_file[11][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[7]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~206 (
// Equation(s):
// \id_stage|reg_file|rd_data2~206_combout  = (\id_stage|reg_file|rd_data2~205_combout  & (((\id_stage|reg_file|reg_file[11][7]~q ) # (!\if_id_buffer|ID_rs2_ind [0])))) # (!\id_stage|reg_file|rd_data2~205_combout  & (\id_stage|reg_file|reg_file[9][7]~q  & 
// ((\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\id_stage|reg_file|rd_data2~205_combout ),
	.datab(\id_stage|reg_file|reg_file[9][7]~q ),
	.datac(\id_stage|reg_file|reg_file[11][7]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~206_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~206 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|rd_data2~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N4
cycloneive_lcell_comb \id_stage|reg_file|reg_file[6][7]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[6][7]~feeder_combout  = \wb_stage|wdata_to_reg_file[7]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|wdata_to_reg_file[7]~9_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[6][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][7]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[6][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y6_N5
dffeas \id_stage|reg_file|reg_file[6][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[6][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y6_N12
cycloneive_lcell_comb \id_stage|reg_file|reg_file[7][7]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[7][7]~feeder_combout  = \wb_stage|wdata_to_reg_file[7]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|wdata_to_reg_file[7]~9_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[7][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][7]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[7][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y6_N13
dffeas \id_stage|reg_file|reg_file[7][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[7][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y9_N27
dffeas \id_stage|reg_file|reg_file[5][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[7]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y9_N29
dffeas \id_stage|reg_file|reg_file[4][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[7]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y9_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~207 (
// Equation(s):
// \id_stage|reg_file|rd_data2~207_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|reg_file[5][7]~q ) # ((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|reg_file[4][7]~q  & !\if_id_buffer|ID_rs2_ind 
// [1]))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[5][7]~q ),
	.datac(\id_stage|reg_file|reg_file[4][7]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~207_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~207 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|rd_data2~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y9_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~208 (
// Equation(s):
// \id_stage|reg_file|rd_data2~208_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~207_combout  & ((\id_stage|reg_file|reg_file[7][7]~q ))) # (!\id_stage|reg_file|rd_data2~207_combout  & (\id_stage|reg_file|reg_file[6][7]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~207_combout ))))

	.dataa(\id_stage|reg_file|reg_file[6][7]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[7][7]~q ),
	.datad(\id_stage|reg_file|rd_data2~207_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~208_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~208 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y5_N17
dffeas \id_stage|reg_file|reg_file[3][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[7]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y6_N23
dffeas \id_stage|reg_file|reg_file[2][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[7]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y6_N17
dffeas \id_stage|reg_file|reg_file[1][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[7]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~209 (
// Equation(s):
// \id_stage|reg_file|rd_data2~209_combout  = (\id_stage|reg_file|rd_data2[0]~17_combout  & ((\id_stage|reg_file|reg_file[2][7]~q ) # ((\id_stage|reg_file|rd_data2[0]~16_combout )))) # (!\id_stage|reg_file|rd_data2[0]~17_combout  & 
// (((\id_stage|reg_file|reg_file[1][7]~q  & !\id_stage|reg_file|rd_data2[0]~16_combout ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.datab(\id_stage|reg_file|reg_file[2][7]~q ),
	.datac(\id_stage|reg_file|reg_file[1][7]~q ),
	.datad(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~209_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~209 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|rd_data2~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y5_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~210 (
// Equation(s):
// \id_stage|reg_file|rd_data2~210_combout  = (\id_stage|reg_file|rd_data2[0]~16_combout  & ((\id_stage|reg_file|rd_data2~209_combout  & ((\id_stage|reg_file|reg_file[3][7]~q ))) # (!\id_stage|reg_file|rd_data2~209_combout  & 
// (\id_stage|reg_file|rd_data2~208_combout )))) # (!\id_stage|reg_file|rd_data2[0]~16_combout  & (((\id_stage|reg_file|rd_data2~209_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~208_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.datac(\id_stage|reg_file|reg_file[3][7]~q ),
	.datad(\id_stage|reg_file|rd_data2~209_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~210_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~210 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y5_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~211 (
// Equation(s):
// \id_stage|reg_file|rd_data2~211_combout  = (\id_stage|reg_file|rd_data2[0]~13_combout  & ((\id_stage|reg_file|rd_data2~206_combout ) # ((\id_stage|reg_file|rd_data2[0]~10_combout )))) # (!\id_stage|reg_file|rd_data2[0]~13_combout  & 
// (((!\id_stage|reg_file|rd_data2[0]~10_combout  & \id_stage|reg_file|rd_data2~210_combout ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.datab(\id_stage|reg_file|rd_data2~206_combout ),
	.datac(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.datad(\id_stage|reg_file|rd_data2~210_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~211_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~211 .lut_mask = 16'hADA8;
defparam \id_stage|reg_file|rd_data2~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y10_N29
dffeas \id_stage|reg_file|reg_file[15][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[7]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y6_N27
dffeas \id_stage|reg_file|reg_file[14][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[7]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y6_N21
dffeas \id_stage|reg_file|reg_file[12][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[7]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y10_N7
dffeas \id_stage|reg_file|reg_file[13][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[7]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~212 (
// Equation(s):
// \id_stage|reg_file|rd_data2~212_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1]) # ((\id_stage|reg_file|reg_file[13][7]~q )))) # (!\if_id_buffer|ID_rs2_ind [0] & (!\if_id_buffer|ID_rs2_ind [1] & 
// (\id_stage|reg_file|reg_file[12][7]~q )))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[12][7]~q ),
	.datad(\id_stage|reg_file|reg_file[13][7]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~212_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~212 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|rd_data2~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~213 (
// Equation(s):
// \id_stage|reg_file|rd_data2~213_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~212_combout  & (\id_stage|reg_file|reg_file[15][7]~q )) # (!\id_stage|reg_file|rd_data2~212_combout  & ((\id_stage|reg_file|reg_file[14][7]~q ))))) # 
// (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~212_combout ))))

	.dataa(\id_stage|reg_file|reg_file[15][7]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[14][7]~q ),
	.datad(\id_stage|reg_file|rd_data2~212_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~213_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~213 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data2~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y5_N29
dffeas \id_stage|reg_file|reg_file[19][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[7]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N19
dffeas \id_stage|reg_file|reg_file[23][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[7]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y5_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~202 (
// Equation(s):
// \id_stage|reg_file|rd_data2~202_combout  = (\if_id_buffer|ID_rs2_ind [3] & (\if_id_buffer|ID_rs2_ind [2])) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|reg_file[23][7]~q ))) # (!\if_id_buffer|ID_rs2_ind [2] & 
// (\id_stage|reg_file|reg_file[19][7]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[19][7]~q ),
	.datad(\id_stage|reg_file|reg_file[23][7]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~202_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~202 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data2~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y5_N19
dffeas \id_stage|reg_file|reg_file[31][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[7]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N13
dffeas \id_stage|reg_file|reg_file[27][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[7]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y5_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~203 (
// Equation(s):
// \id_stage|reg_file|rd_data2~203_combout  = (\id_stage|reg_file|rd_data2~202_combout  & (((\id_stage|reg_file|reg_file[31][7]~q )) # (!\if_id_buffer|ID_rs2_ind [3]))) # (!\id_stage|reg_file|rd_data2~202_combout  & (\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[27][7]~q ))))

	.dataa(\id_stage|reg_file|rd_data2~202_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[31][7]~q ),
	.datad(\id_stage|reg_file|reg_file[27][7]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~203_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~203 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|rd_data2~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y8_N11
dffeas \id_stage|reg_file|reg_file[18][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[7]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y8_N29
dffeas \id_stage|reg_file|reg_file[22][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[7]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y8_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~195 (
// Equation(s):
// \id_stage|reg_file|rd_data2~195_combout  = (\if_id_buffer|ID_rs2_ind [3] & (\if_id_buffer|ID_rs2_ind [2])) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|reg_file[22][7]~q ))) # (!\if_id_buffer|ID_rs2_ind [2] & 
// (\id_stage|reg_file|reg_file[18][7]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[18][7]~q ),
	.datad(\id_stage|reg_file|reg_file[22][7]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~195_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~195 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data2~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y8_N15
dffeas \id_stage|reg_file|reg_file[30][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[7]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y8_N5
dffeas \id_stage|reg_file|reg_file[26][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[7]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~196 (
// Equation(s):
// \id_stage|reg_file|rd_data2~196_combout  = (\id_stage|reg_file|rd_data2~195_combout  & ((\id_stage|reg_file|reg_file[30][7]~q ) # ((!\if_id_buffer|ID_rs2_ind [3])))) # (!\id_stage|reg_file|rd_data2~195_combout  & (((\id_stage|reg_file|reg_file[26][7]~q  & 
// \if_id_buffer|ID_rs2_ind [3]))))

	.dataa(\id_stage|reg_file|rd_data2~195_combout ),
	.datab(\id_stage|reg_file|reg_file[30][7]~q ),
	.datac(\id_stage|reg_file|reg_file[26][7]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~196_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~196 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|rd_data2~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y5_N3
dffeas \id_stage|reg_file|reg_file[16][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[7]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y5_N17
dffeas \id_stage|reg_file|reg_file[24][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[7]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y5_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~199 (
// Equation(s):
// \id_stage|reg_file|rd_data2~199_combout  = (\if_id_buffer|ID_rs2_ind [2] & (\if_id_buffer|ID_rs2_ind [3])) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[24][7]~q ))) # (!\if_id_buffer|ID_rs2_ind [3] & 
// (\id_stage|reg_file|reg_file[16][7]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[16][7]~q ),
	.datad(\id_stage|reg_file|reg_file[24][7]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~199_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~199 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data2~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y5_N3
dffeas \id_stage|reg_file|reg_file[28][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[7]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y5_N21
dffeas \id_stage|reg_file|reg_file[20][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[7]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y5_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~200 (
// Equation(s):
// \id_stage|reg_file|rd_data2~200_combout  = (\id_stage|reg_file|rd_data2~199_combout  & (((\id_stage|reg_file|reg_file[28][7]~q )) # (!\if_id_buffer|ID_rs2_ind [2]))) # (!\id_stage|reg_file|rd_data2~199_combout  & (\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[20][7]~q ))))

	.dataa(\id_stage|reg_file|rd_data2~199_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[28][7]~q ),
	.datad(\id_stage|reg_file|reg_file[20][7]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~200_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~200 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|rd_data2~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y11_N5
dffeas \id_stage|reg_file|reg_file[21][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[7]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y11_N15
dffeas \id_stage|reg_file|reg_file[29][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[7]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y11_N31
dffeas \id_stage|reg_file|reg_file[17][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[7]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y11_N17
dffeas \id_stage|reg_file|reg_file[25][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[7]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y11_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~197 (
// Equation(s):
// \id_stage|reg_file|rd_data2~197_combout  = (\if_id_buffer|ID_rs2_ind [2] & (\if_id_buffer|ID_rs2_ind [3])) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[25][7]~q ))) # (!\if_id_buffer|ID_rs2_ind [3] & 
// (\id_stage|reg_file|reg_file[17][7]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[17][7]~q ),
	.datad(\id_stage|reg_file|reg_file[25][7]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~197_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~197 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data2~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~198 (
// Equation(s):
// \id_stage|reg_file|rd_data2~198_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|rd_data2~197_combout  & ((\id_stage|reg_file|reg_file[29][7]~q ))) # (!\id_stage|reg_file|rd_data2~197_combout  & (\id_stage|reg_file|reg_file[21][7]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|rd_data2~197_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[21][7]~q ),
	.datac(\id_stage|reg_file|reg_file[29][7]~q ),
	.datad(\id_stage|reg_file|rd_data2~197_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~198_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~198 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y5_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~201 (
// Equation(s):
// \id_stage|reg_file|rd_data2~201_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~198_combout ))) # (!\if_id_buffer|ID_rs2_ind 
// [0] & (\id_stage|reg_file|rd_data2~200_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|rd_data2~200_combout ),
	.datac(\if_id_buffer|ID_rs2_ind [0]),
	.datad(\id_stage|reg_file|rd_data2~198_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~201_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~201 .lut_mask = 16'hF4A4;
defparam \id_stage|reg_file|rd_data2~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y5_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~204 (
// Equation(s):
// \id_stage|reg_file|rd_data2~204_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~201_combout  & (\id_stage|reg_file|rd_data2~203_combout )) # (!\id_stage|reg_file|rd_data2~201_combout  & ((\id_stage|reg_file|rd_data2~196_combout 
// ))))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~201_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|rd_data2~203_combout ),
	.datac(\id_stage|reg_file|rd_data2~196_combout ),
	.datad(\id_stage|reg_file|rd_data2~201_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~204_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~204 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data2~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y5_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~214 (
// Equation(s):
// \id_stage|reg_file|rd_data2~214_combout  = (\id_stage|reg_file|rd_data2~211_combout  & (((\id_stage|reg_file|rd_data2~213_combout )) # (!\id_stage|reg_file|rd_data2[0]~10_combout ))) # (!\id_stage|reg_file|rd_data2~211_combout  & 
// (\id_stage|reg_file|rd_data2[0]~10_combout  & ((\id_stage|reg_file|rd_data2~204_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~211_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.datac(\id_stage|reg_file|rd_data2~213_combout ),
	.datad(\id_stage|reg_file|rd_data2~204_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~214_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~214 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|rd_data2~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y8_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~215 (
// Equation(s):
// \id_stage|reg_file|rd_data2~215_combout  = (\id_stage|reg_file|always2~2_combout  & ((\wb_stage|wdata_to_reg_file[7]~9_combout ) # ((!\id_stage|reg_file|rd_data2~25_combout  & \id_stage|reg_file|rd_data2~214_combout )))) # 
// (!\id_stage|reg_file|always2~2_combout  & (!\id_stage|reg_file|rd_data2~25_combout  & ((\id_stage|reg_file|rd_data2~214_combout ))))

	.dataa(\id_stage|reg_file|always2~2_combout ),
	.datab(\id_stage|reg_file|rd_data2~25_combout ),
	.datac(\wb_stage|wdata_to_reg_file[7]~9_combout ),
	.datad(\id_stage|reg_file|rd_data2~214_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~215_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~215 .lut_mask = 16'hB3A0;
defparam \id_stage|reg_file|rd_data2~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y8_N23
dffeas \id_stage|reg_file|rd_data2[7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data2~215_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2[7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N8
cycloneive_lcell_comb \id_ex_buffer|EX_rs2~9 (
// Equation(s):
// \id_ex_buffer|EX_rs2~9_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\id_stage|reg_file|rd_data2 [7] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\id_stage|SDU|id_ex_flush~7_combout ),
	.datac(\id_stage|reg_file|rd_data2 [7]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs2~9_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2~9 .lut_mask = 16'hC040;
defparam \id_ex_buffer|EX_rs2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y6_N9
dffeas \id_ex_buffer|EX_rs2[7] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs2~9_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2[7] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N26
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~18 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~18_combout  = (\FB|forwardB~3_combout  & ((\FB|forwardB~7_combout  & (\id_ex_buffer|EX_rs2 [7])) # (!\FB|forwardB~7_combout  & ((\wb_stage|wdata_to_reg_file[7]~9_combout )))))

	.dataa(\FB|forwardB~7_combout ),
	.datab(\id_ex_buffer|EX_rs2 [7]),
	.datac(\wb_stage|wdata_to_reg_file[7]~9_combout ),
	.datad(\FB|forwardB~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~18_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~18 .lut_mask = 16'hD800;
defparam \ex_stage|store_rs2_mux|out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N20
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~19 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~19_combout  = (\ex_stage|store_rs2_mux|out~18_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [7] & !\FB|forwardB~3_combout ))

	.dataa(\ex_stage|store_rs2_mux|out~18_combout ),
	.datab(gnd),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [7]),
	.datad(\FB|forwardB~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~19_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~19 .lut_mask = 16'hAAFA;
defparam \ex_stage|store_rs2_mux|out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y6_N21
dffeas \ex_mem_buffer|MEM_rs2[7] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|store_rs2_mux|out~19_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\EDU|excep_flag~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[7] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y7_N4
cycloneive_lcell_comb \ex_stage|alu|Mux33~0 (
// Equation(s):
// \ex_stage|alu|Mux33~0_combout  = (\ex_stage|alu|ShiftLeft0~20_combout ) # ((\ex_stage|alu|ShiftLeft0~24_combout ) # ((\ex_stage|alu_oper2|out~47_combout ) # (\ex_stage|alu_oper|ALU_OP [0])))

	.dataa(\ex_stage|alu|ShiftLeft0~20_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~24_combout ),
	.datac(\ex_stage|alu_oper2|out~47_combout ),
	.datad(\ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux33~0 .lut_mask = 16'hFFFE;
defparam \ex_stage|alu|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N24
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~114 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~114_combout  = (\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper1|out [11])) # (!\ex_stage|alu_oper2|out~35_combout  & (((\ex_stage|alu_oper1|out[9]~13_combout ) # (\ex_stage|alu_oper1|out[9]~12_combout ))))

	.dataa(\ex_stage|alu_oper2|out~35_combout ),
	.datab(\ex_stage|alu_oper1|out [11]),
	.datac(\ex_stage|alu_oper1|out[9]~13_combout ),
	.datad(\ex_stage|alu_oper1|out[9]~12_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~114_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~114 .lut_mask = 16'hDDD8;
defparam \ex_stage|alu|ShiftLeft0~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N26
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~34 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~34_combout  = (\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out [12]))) # (!\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper1|out [10]))

	.dataa(\ex_stage|alu_oper1|out [10]),
	.datab(gnd),
	.datac(\ex_stage|alu_oper2|out~35_combout ),
	.datad(\ex_stage|alu_oper1|out [12]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~34 .lut_mask = 16'hFA0A;
defparam \ex_stage|alu|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y11_N22
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~35 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~35_combout  = (\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu|ShiftLeft0~114_combout )) # (!\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu|ShiftLeft0~34_combout )))

	.dataa(\ex_stage|alu_oper2|out~32_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~114_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~35 .lut_mask = 16'hD8D8;
defparam \ex_stage|alu|ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y6_N10
cycloneive_lcell_comb \if_id_buffer|ID_PC~16 (
// Equation(s):
// \if_id_buffer|ID_PC~16_combout  = (!\if_stage|pc_reg|addr_out [16] & !\id_stage|SDU|if_id_flush~0_combout )

	.dataa(gnd),
	.datab(\if_stage|pc_reg|addr_out [16]),
	.datac(\id_stage|SDU|if_id_flush~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~16_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~16 .lut_mask = 16'h0303;
defparam \if_id_buffer|ID_PC~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y6_N11
dffeas \if_id_buffer|ID_PC[16] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~16_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [16]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[16] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N2
cycloneive_lcell_comb \id_ex_buffer|EX_PC~16 (
// Equation(s):
// \id_ex_buffer|EX_PC~16_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\if_id_buffer|ID_PC [16] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\id_stage|SDU|id_ex_flush~7_combout ),
	.datab(\rst~input_o ),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\if_id_buffer|ID_PC [16]),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_PC~16_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_PC~16 .lut_mask = 16'h8A00;
defparam \id_ex_buffer|EX_PC~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y8_N3
dffeas \id_ex_buffer|EX_PC[16] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PC~16_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PC [16]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PC[16] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PC[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N8
cycloneive_lcell_comb \ex_stage|alu_oper1|out~32 (
// Equation(s):
// \ex_stage|alu_oper1|out~32_combout  = (\FA|Equal0~0_combout  & (\FA|Equal0~2_combout  & \id_ex_buffer|EX_PC [16]))

	.dataa(\FA|Equal0~0_combout ),
	.datab(gnd),
	.datac(\FA|Equal0~2_combout ),
	.datad(\id_ex_buffer|EX_PC [16]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out~32_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out~32 .lut_mask = 16'hA000;
defparam \ex_stage|alu_oper1|out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N10
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT~16 (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT~16_combout  = (\ex_mem_buffer|MEM_ALU_OUT [16] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [16]),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT~16_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT~16 .lut_mask = 16'hA0F0;
defparam \mem_wb_buffer|WB_ALU_OUT~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y11_N11
dffeas \mem_wb_buffer|WB_ALU_OUT[16] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[16] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N24
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~34 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~34_combout  = (\FB|forwardB~3_combout  & ((\FB|forwardB~7_combout  & ((\id_ex_buffer|EX_rs2 [17]))) # (!\FB|forwardB~7_combout  & (\wb_stage|wdata_to_reg_file[17]~17_combout ))))

	.dataa(\wb_stage|wdata_to_reg_file[17]~17_combout ),
	.datab(\FB|forwardB~7_combout ),
	.datac(\FB|forwardB~3_combout ),
	.datad(\id_ex_buffer|EX_rs2 [17]),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~34_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~34 .lut_mask = 16'hE020;
defparam \ex_stage|store_rs2_mux|out~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N0
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~35 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~35_combout  = (\ex_stage|store_rs2_mux|out~34_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [17] & !\FB|forwardB~3_combout ))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [17]),
	.datab(gnd),
	.datac(\FB|forwardB~3_combout ),
	.datad(\ex_stage|store_rs2_mux|out~34_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~35_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~35 .lut_mask = 16'hFF0A;
defparam \ex_stage|store_rs2_mux|out~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y8_N1
dffeas \ex_mem_buffer|MEM_rs2[17] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|store_rs2_mux|out~35_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\EDU|excep_flag~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[17] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[17] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y11_N0
cycloneive_ram_block \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\ex_mem_buffer|MEM_memwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\hlt_logic~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ex_mem_buffer|MEM_rs2 [17],\ex_mem_buffer|MEM_rs2 [16],\ex_mem_buffer|MEM_rs2 [7],\ex_mem_buffer|MEM_rs2 [5],\ex_mem_buffer|MEM_rs2 [4],\ex_mem_buffer|MEM_rs2 [3],\ex_mem_buffer|MEM_rs2 [2],\ex_mem_buffer|MEM_rs2 [1],\ex_mem_buffer|MEM_rs2 [0]}),
	.portaaddr({\ex_mem_buffer|MEM_ALU_OUT [9],\ex_mem_buffer|MEM_ALU_OUT [8],\ex_mem_buffer|MEM_ALU_OUT [7],\ex_mem_buffer|MEM_ALU_OUT [6],\ex_mem_buffer|MEM_ALU_OUT [5],\ex_mem_buffer|MEM_ALU_OUT [4],\ex_mem_buffer|MEM_ALU_OUT [3],\ex_mem_buffer|MEM_ALU_OUT [2],\ex_mem_buffer|MEM_ALU_OUT [1],
\ex_mem_buffer|MEM_ALU_OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "MEM_stage:mem_stage|DM:data_mem|altsyncram:data_mem_rtl_0|altsyncram_eg81:auto_generated|ALTSYNCRAM";
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "old_data";
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N16
cycloneive_lcell_comb \mem_wb_buffer|WB_Data_mem_out~16 (
// Equation(s):
// \mem_wb_buffer|WB_Data_mem_out~16_combout  = (\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a16  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_Data_mem_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out~16 .lut_mask = 16'hA0F0;
defparam \mem_wb_buffer|WB_Data_mem_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y11_N17
dffeas \mem_wb_buffer|WB_Data_mem_out[16] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_Data_mem_out~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_Data_mem_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out[16] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_Data_mem_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N4
cycloneive_lcell_comb \wb_stage|wdata_to_reg_file[16]~16 (
// Equation(s):
// \wb_stage|wdata_to_reg_file[16]~16_combout  = (\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_Data_mem_out [16]))) # (!\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_ALU_OUT [16]))

	.dataa(\mem_wb_buffer|WB_ALU_OUT [16]),
	.datab(gnd),
	.datac(\mem_wb_buffer|WB_memread~q ),
	.datad(\mem_wb_buffer|WB_Data_mem_out [16]),
	.cin(gnd),
	.combout(\wb_stage|wdata_to_reg_file[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|wdata_to_reg_file[16]~16 .lut_mask = 16'hFA0A;
defparam \wb_stage|wdata_to_reg_file[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y5_N17
dffeas \id_stage|reg_file|reg_file[1][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N14
cycloneive_lcell_comb \id_stage|reg_file|reg_file[7][16]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[7][16]~feeder_combout  = \wb_stage|wdata_to_reg_file[16]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|wdata_to_reg_file[16]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[7][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][16]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[7][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y4_N15
dffeas \id_stage|reg_file|reg_file[7][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[7][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y4_N1
dffeas \id_stage|reg_file|reg_file[5][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N15
dffeas \id_stage|reg_file|reg_file[4][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N25
dffeas \id_stage|reg_file|reg_file[6][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y3_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~354 (
// Equation(s):
// \id_stage|reg_file|rd_data1~354_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|reg_file[6][16]~q ) # (\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[4][16]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[4][16]~q ),
	.datac(\id_stage|reg_file|reg_file[6][16]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~354_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~354 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~355 (
// Equation(s):
// \id_stage|reg_file|rd_data1~355_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~354_combout  & (\id_stage|reg_file|reg_file[7][16]~q )) # (!\id_stage|reg_file|rd_data1~354_combout  & ((\id_stage|reg_file|reg_file[5][16]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|rd_data1~354_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[7][16]~q ),
	.datac(\id_stage|reg_file|reg_file[5][16]~q ),
	.datad(\id_stage|reg_file|rd_data1~354_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~355_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~355 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data1~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~356 (
// Equation(s):
// \id_stage|reg_file|rd_data1~356_combout  = (\id_stage|reg_file|rd_data1[16]~14_combout  & (\id_stage|reg_file|rd_data1[16]~17_combout )) # (!\id_stage|reg_file|rd_data1[16]~14_combout  & ((\id_stage|reg_file|rd_data1[16]~17_combout  & 
// ((\id_stage|reg_file|rd_data1~355_combout ))) # (!\id_stage|reg_file|rd_data1[16]~17_combout  & (\id_stage|reg_file|reg_file[1][16]~q ))))

	.dataa(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[1][16]~q ),
	.datad(\id_stage|reg_file|rd_data1~355_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~356_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~356 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data1~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y4_N23
dffeas \id_stage|reg_file|reg_file[3][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N5
dffeas \id_stage|reg_file|reg_file[2][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~357 (
// Equation(s):
// \id_stage|reg_file|rd_data1~357_combout  = (\id_stage|reg_file|rd_data1~356_combout  & ((\id_stage|reg_file|reg_file[3][16]~q ) # ((!\id_stage|reg_file|rd_data1[16]~14_combout )))) # (!\id_stage|reg_file|rd_data1~356_combout  & 
// (((\id_stage|reg_file|reg_file[2][16]~q  & \id_stage|reg_file|rd_data1[16]~14_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~356_combout ),
	.datab(\id_stage|reg_file|reg_file[3][16]~q ),
	.datac(\id_stage|reg_file|reg_file[2][16]~q ),
	.datad(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~357_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~357 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|rd_data1~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y11_N15
dffeas \id_stage|reg_file|reg_file[29][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y11_N13
dffeas \id_stage|reg_file|reg_file[21][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y12_N31
dffeas \id_stage|reg_file|reg_file[17][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y12_N13
dffeas \id_stage|reg_file|reg_file[25][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y12_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~344 (
// Equation(s):
// \id_stage|reg_file|rd_data1~344_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[25][16]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[17][16]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[17][16]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[25][16]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~344_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~344 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y11_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~345 (
// Equation(s):
// \id_stage|reg_file|rd_data1~345_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|rd_data1~344_combout  & (\id_stage|reg_file|reg_file[29][16]~q )) # (!\id_stage|reg_file|rd_data1~344_combout  & ((\id_stage|reg_file|reg_file[21][16]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|rd_data1~344_combout ))))

	.dataa(\id_stage|reg_file|reg_file[29][16]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[21][16]~q ),
	.datad(\id_stage|reg_file|rd_data1~344_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~345_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~345 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y9_N19
dffeas \id_stage|reg_file|reg_file[19][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y9_N17
dffeas \id_stage|reg_file|reg_file[23][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y9_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~351 (
// Equation(s):
// \id_stage|reg_file|rd_data1~351_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[23][16]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[19][16]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[19][16]~q ),
	.datac(\id_stage|reg_file|reg_file[23][16]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~351_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~351 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y9_N9
dffeas \id_stage|reg_file|reg_file[27][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y9_N11
dffeas \id_stage|reg_file|reg_file[31][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y9_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~352 (
// Equation(s):
// \id_stage|reg_file|rd_data1~352_combout  = (\id_stage|reg_file|rd_data1~351_combout  & (((\id_stage|reg_file|reg_file[31][16]~q )) # (!\if_id_buffer|ID_rs1_ind [3]))) # (!\id_stage|reg_file|rd_data1~351_combout  & (\if_id_buffer|ID_rs1_ind [3] & 
// (\id_stage|reg_file|reg_file[27][16]~q )))

	.dataa(\id_stage|reg_file|rd_data1~351_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[27][16]~q ),
	.datad(\id_stage|reg_file|reg_file[31][16]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~352_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~352 .lut_mask = 16'hEA62;
defparam \id_stage|reg_file|rd_data1~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y9_N9
dffeas \id_stage|reg_file|reg_file[28][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y9_N7
dffeas \id_stage|reg_file|reg_file[20][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y10_N1
dffeas \id_stage|reg_file|reg_file[24][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y10_N7
dffeas \id_stage|reg_file|reg_file[16][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y10_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~348 (
// Equation(s):
// \id_stage|reg_file|rd_data1~348_combout  = (\if_id_buffer|ID_rs1_ind [2] & (\if_id_buffer|ID_rs1_ind [3])) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[24][16]~q )) # (!\if_id_buffer|ID_rs1_ind [3] & 
// ((\id_stage|reg_file|reg_file[16][16]~q )))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[24][16]~q ),
	.datad(\id_stage|reg_file|reg_file[16][16]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~348_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~348 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|rd_data1~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y9_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~349 (
// Equation(s):
// \id_stage|reg_file|rd_data1~349_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|rd_data1~348_combout  & (\id_stage|reg_file|reg_file[28][16]~q )) # (!\id_stage|reg_file|rd_data1~348_combout  & ((\id_stage|reg_file|reg_file[20][16]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|rd_data1~348_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[28][16]~q ),
	.datac(\id_stage|reg_file|reg_file[20][16]~q ),
	.datad(\id_stage|reg_file|rd_data1~348_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~349_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~349 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data1~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y12_N11
dffeas \id_stage|reg_file|reg_file[30][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y12_N21
dffeas \id_stage|reg_file|reg_file[26][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y12_N3
dffeas \id_stage|reg_file|reg_file[18][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y12_N21
dffeas \id_stage|reg_file|reg_file[22][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~346 (
// Equation(s):
// \id_stage|reg_file|rd_data1~346_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[22][16]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[18][16]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[18][16]~q ),
	.datac(\id_stage|reg_file|reg_file[22][16]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~346_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~346 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y12_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~347 (
// Equation(s):
// \id_stage|reg_file|rd_data1~347_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|rd_data1~346_combout  & (\id_stage|reg_file|reg_file[30][16]~q )) # (!\id_stage|reg_file|rd_data1~346_combout  & ((\id_stage|reg_file|reg_file[26][16]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|rd_data1~346_combout ))))

	.dataa(\id_stage|reg_file|reg_file[30][16]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[26][16]~q ),
	.datad(\id_stage|reg_file|rd_data1~346_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~347_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~347 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y11_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~350 (
// Equation(s):
// \id_stage|reg_file|rd_data1~350_combout  = (\if_id_buffer|ID_rs1_ind [0] & (\if_id_buffer|ID_rs1_ind [1])) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~347_combout ))) # (!\if_id_buffer|ID_rs1_ind [1] & 
// (\id_stage|reg_file|rd_data1~349_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|rd_data1~349_combout ),
	.datad(\id_stage|reg_file|rd_data1~347_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~350_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~350 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data1~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~353 (
// Equation(s):
// \id_stage|reg_file|rd_data1~353_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~350_combout  & ((\id_stage|reg_file|rd_data1~352_combout ))) # (!\id_stage|reg_file|rd_data1~350_combout  & (\id_stage|reg_file|rd_data1~345_combout 
// )))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|rd_data1~350_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~345_combout ),
	.datab(\id_stage|reg_file|rd_data1~352_combout ),
	.datac(\if_id_buffer|ID_rs1_ind [0]),
	.datad(\id_stage|reg_file|rd_data1~350_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~353_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~353 .lut_mask = 16'hCFA0;
defparam \id_stage|reg_file|rd_data1~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~358 (
// Equation(s):
// \id_stage|reg_file|rd_data1~358_combout  = (\id_stage|reg_file|rd_data1[16]~13_combout  & ((\id_stage|reg_file|rd_data1[16]~2_combout ) # ((\id_stage|reg_file|rd_data1~353_combout )))) # (!\id_stage|reg_file|rd_data1[16]~13_combout  & 
// (!\id_stage|reg_file|rd_data1[16]~2_combout  & (\id_stage|reg_file|rd_data1~357_combout )))

	.dataa(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datac(\id_stage|reg_file|rd_data1~357_combout ),
	.datad(\id_stage|reg_file|rd_data1~353_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~358_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~358 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|rd_data1~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y7_N10
cycloneive_lcell_comb \id_stage|reg_file|reg_file[15][16]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[15][16]~feeder_combout  = \wb_stage|wdata_to_reg_file[16]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|wdata_to_reg_file[16]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[15][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][16]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[15][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y7_N11
dffeas \id_stage|reg_file|reg_file[15][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[15][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y8_N5
dffeas \id_stage|reg_file|reg_file[13][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N23
dffeas \id_stage|reg_file|reg_file[14][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y8_N7
dffeas \id_stage|reg_file|reg_file[12][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~359 (
// Equation(s):
// \id_stage|reg_file|rd_data1~359_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0]) # ((\id_stage|reg_file|reg_file[14][16]~q )))) # (!\if_id_buffer|ID_rs1_ind [1] & (!\if_id_buffer|ID_rs1_ind [0] & 
// ((\id_stage|reg_file|reg_file[12][16]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[14][16]~q ),
	.datad(\id_stage|reg_file|reg_file[12][16]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~359_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~359 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|rd_data1~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~360 (
// Equation(s):
// \id_stage|reg_file|rd_data1~360_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~359_combout  & (\id_stage|reg_file|reg_file[15][16]~q )) # (!\id_stage|reg_file|rd_data1~359_combout  & ((\id_stage|reg_file|reg_file[13][16]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|rd_data1~359_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[15][16]~q ),
	.datac(\id_stage|reg_file|reg_file[13][16]~q ),
	.datad(\id_stage|reg_file|rd_data1~359_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~360_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~360 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data1~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y8_N15
dffeas \id_stage|reg_file|reg_file[10][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y8_N29
dffeas \id_stage|reg_file|reg_file[11][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y10_N9
dffeas \id_stage|reg_file|reg_file[9][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y10_N7
dffeas \id_stage|reg_file|reg_file[8][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y10_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~342 (
// Equation(s):
// \id_stage|reg_file|rd_data1~342_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1]) # ((\id_stage|reg_file|reg_file[9][16]~q )))) # (!\if_id_buffer|ID_rs1_ind [0] & (!\if_id_buffer|ID_rs1_ind [1] & 
// ((\id_stage|reg_file|reg_file[8][16]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[9][16]~q ),
	.datad(\id_stage|reg_file|reg_file[8][16]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~342_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~342 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|rd_data1~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y8_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~343 (
// Equation(s):
// \id_stage|reg_file|rd_data1~343_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~342_combout  & ((\id_stage|reg_file|reg_file[11][16]~q ))) # (!\id_stage|reg_file|rd_data1~342_combout  & (\id_stage|reg_file|reg_file[10][16]~q )))) 
// # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|rd_data1~342_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[10][16]~q ),
	.datac(\id_stage|reg_file|reg_file[11][16]~q ),
	.datad(\id_stage|reg_file|rd_data1~342_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~343_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~343 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data1~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~361 (
// Equation(s):
// \id_stage|reg_file|rd_data1~361_combout  = (\id_stage|reg_file|rd_data1~358_combout  & ((\id_stage|reg_file|rd_data1~360_combout ) # ((!\id_stage|reg_file|rd_data1[16]~2_combout )))) # (!\id_stage|reg_file|rd_data1~358_combout  & 
// (((\id_stage|reg_file|rd_data1~343_combout  & \id_stage|reg_file|rd_data1[16]~2_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~358_combout ),
	.datab(\id_stage|reg_file|rd_data1~360_combout ),
	.datac(\id_stage|reg_file|rd_data1~343_combout ),
	.datad(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~361_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~361 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|rd_data1~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~362 (
// Equation(s):
// \id_stage|reg_file|rd_data1~362_combout  = (\wb_stage|wdata_to_reg_file[16]~16_combout  & ((\id_stage|reg_file|always1~2_combout ) # ((!\id_stage|reg_file|rd_data1~25_combout  & \id_stage|reg_file|rd_data1~361_combout )))) # 
// (!\wb_stage|wdata_to_reg_file[16]~16_combout  & (!\id_stage|reg_file|rd_data1~25_combout  & ((\id_stage|reg_file|rd_data1~361_combout ))))

	.dataa(\wb_stage|wdata_to_reg_file[16]~16_combout ),
	.datab(\id_stage|reg_file|rd_data1~25_combout ),
	.datac(\id_stage|reg_file|always1~2_combout ),
	.datad(\id_stage|reg_file|rd_data1~361_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~362_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~362 .lut_mask = 16'hB3A0;
defparam \id_stage|reg_file|rd_data1~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y8_N19
dffeas \id_stage|reg_file|rd_data1[16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data1~362_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1[16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N14
cycloneive_lcell_comb \id_ex_buffer|EX_rs1~16 (
// Equation(s):
// \id_ex_buffer|EX_rs1~16_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\id_stage|reg_file|rd_data1 [16] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\id_stage|SDU|id_ex_flush~7_combout ),
	.datab(\rst~input_o ),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\id_stage|reg_file|rd_data1 [16]),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs1~16_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1~16 .lut_mask = 16'h8A00;
defparam \id_ex_buffer|EX_rs1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y8_N15
dffeas \id_ex_buffer|EX_rs1[16] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs1~16_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1[16] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N20
cycloneive_lcell_comb \ex_stage|alu_oper1|out[16]~33 (
// Equation(s):
// \ex_stage|alu_oper1|out[16]~33_combout  = (\ex_stage|alu_oper1|sel1|out[21]~8_combout  & ((\FA|forwardA~7_combout  & ((\id_ex_buffer|EX_rs1 [16]))) # (!\FA|forwardA~7_combout  & (\wb_stage|wdata_to_reg_file[16]~16_combout ))))

	.dataa(\wb_stage|wdata_to_reg_file[16]~16_combout ),
	.datab(\id_ex_buffer|EX_rs1 [16]),
	.datac(\ex_stage|alu_oper1|sel1|out[21]~8_combout ),
	.datad(\FA|forwardA~7_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out[16]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[16]~33 .lut_mask = 16'hC0A0;
defparam \ex_stage|alu_oper1|out[16]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N30
cycloneive_lcell_comb \ex_stage|alu_oper1|out[16] (
// Equation(s):
// \ex_stage|alu_oper1|out [16] = (\ex_stage|alu_oper1|out~32_combout ) # ((\ex_stage|alu_oper1|out[16]~33_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [16] & !\ex_stage|alu_oper1|sel1|out[21]~9_combout )))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [16]),
	.datab(\ex_stage|alu_oper1|out~32_combout ),
	.datac(\ex_stage|alu_oper1|sel1|out[21]~9_combout ),
	.datad(\ex_stage|alu_oper1|out[16]~33_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out [16]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[16] .lut_mask = 16'hFFCE;
defparam \ex_stage|alu_oper1|out[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y12_N26
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~79 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~79_combout  = (\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper1|out [16])) # (!\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out [14])))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper1|out [16]),
	.datac(\ex_stage|alu_oper2|out~35_combout ),
	.datad(\ex_stage|alu_oper1|out [14]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~79_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~79 .lut_mask = 16'hCFC0;
defparam \ex_stage|alu|ShiftLeft0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y12_N2
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~62 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~62_combout  = (\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out [15]))) # (!\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper1|out [13]))

	.dataa(\ex_stage|alu_oper2|out~35_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu_oper1|out [13]),
	.datad(\ex_stage|alu_oper1|out [15]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~62_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~62 .lut_mask = 16'hFA50;
defparam \ex_stage|alu|ShiftLeft0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y12_N8
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~80 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~80_combout  = (\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu|ShiftLeft0~62_combout ))) # (!\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu|ShiftLeft0~79_combout ))

	.dataa(\ex_stage|alu|ShiftLeft0~79_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~62_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~80_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~80 .lut_mask = 16'hFA0A;
defparam \ex_stage|alu|ShiftLeft0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y11_N10
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~81 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~81_combout  = (\ex_stage|alu_oper2|out~41_combout  & (\ex_stage|alu|ShiftLeft0~35_combout )) # (!\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftLeft0~80_combout )))

	.dataa(\ex_stage|alu|ShiftLeft0~35_combout ),
	.datab(\ex_stage|alu_oper2|out~41_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~80_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~81_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~81 .lut_mask = 16'hB8B8;
defparam \ex_stage|alu|ShiftLeft0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N0
cycloneive_lcell_comb \id_ex_buffer|EX_PC~3 (
// Equation(s):
// \id_ex_buffer|EX_PC~3_combout  = (\if_id_buffer|ID_PC [6] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\rst~input_o ),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\if_id_buffer|ID_PC [6]),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_PC~3_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_PC~3 .lut_mask = 16'hB000;
defparam \id_ex_buffer|EX_PC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y4_N1
dffeas \id_ex_buffer|EX_PC[6] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PC~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PC[6] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N10
cycloneive_lcell_comb \ex_stage|alu_oper1|out~6 (
// Equation(s):
// \ex_stage|alu_oper1|out~6_combout  = (\id_ex_buffer|EX_PC [6] & (\ex_stage|Equal1~0_combout  & (\FA|Equal0~0_combout  & \id_ex_buffer|EX_opcode [6])))

	.dataa(\id_ex_buffer|EX_PC [6]),
	.datab(\ex_stage|Equal1~0_combout ),
	.datac(\FA|Equal0~0_combout ),
	.datad(\id_ex_buffer|EX_opcode [6]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out~6 .lut_mask = 16'h8000;
defparam \ex_stage|alu_oper1|out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y11_N0
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT~3 (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT~3_combout  = (\ex_mem_buffer|MEM_ALU_OUT [6] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(gnd),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\rst~input_o ),
	.datad(\ex_mem_buffer|MEM_ALU_OUT [6]),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT~3 .lut_mask = 16'hF300;
defparam \mem_wb_buffer|WB_ALU_OUT~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y11_N1
dffeas \mem_wb_buffer|WB_ALU_OUT[6] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[6] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y11_N14
cycloneive_lcell_comb \mem_wb_buffer|WB_Data_mem_out~3 (
// Equation(s):
// \mem_wb_buffer|WB_Data_mem_out~3_combout  = (\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a6~portadataout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(gnd),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\rst~input_o ),
	.datad(\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_Data_mem_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out~3 .lut_mask = 16'hF300;
defparam \mem_wb_buffer|WB_Data_mem_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y11_N15
dffeas \mem_wb_buffer|WB_Data_mem_out[6] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_Data_mem_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_Data_mem_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out[6] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_Data_mem_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y11_N10
cycloneive_lcell_comb \wb_stage|wdata_to_reg_file[6]~3 (
// Equation(s):
// \wb_stage|wdata_to_reg_file[6]~3_combout  = (\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_Data_mem_out [6]))) # (!\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_ALU_OUT [6]))

	.dataa(gnd),
	.datab(\mem_wb_buffer|WB_ALU_OUT [6]),
	.datac(\mem_wb_buffer|WB_Data_mem_out [6]),
	.datad(\mem_wb_buffer|WB_memread~q ),
	.cin(gnd),
	.combout(\wb_stage|wdata_to_reg_file[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|wdata_to_reg_file[6]~3 .lut_mask = 16'hF0CC;
defparam \wb_stage|wdata_to_reg_file[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y8_N13
dffeas \id_stage|reg_file|reg_file[10][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[6]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y10_N23
dffeas \id_stage|reg_file|reg_file[8][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[6]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y7_N25
dffeas \id_stage|reg_file|reg_file[9][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[6]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~69 (
// Equation(s):
// \id_stage|reg_file|rd_data1~69_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|reg_file[9][6]~q ) # (\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|reg_file[8][6]~q  & ((!\if_id_buffer|ID_rs1_ind 
// [1]))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[8][6]~q ),
	.datac(\id_stage|reg_file|reg_file[9][6]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~69_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~69 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y8_N3
dffeas \id_stage|reg_file|reg_file[11][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[6]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y8_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~70 (
// Equation(s):
// \id_stage|reg_file|rd_data1~70_combout  = (\id_stage|reg_file|rd_data1~69_combout  & (((\id_stage|reg_file|reg_file[11][6]~q ) # (!\if_id_buffer|ID_rs1_ind [1])))) # (!\id_stage|reg_file|rd_data1~69_combout  & (\id_stage|reg_file|reg_file[10][6]~q  & 
// ((\if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\id_stage|reg_file|reg_file[10][6]~q ),
	.datab(\id_stage|reg_file|rd_data1~69_combout ),
	.datac(\id_stage|reg_file|reg_file[11][6]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~70_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~70 .lut_mask = 16'hE2CC;
defparam \id_stage|reg_file|rd_data1~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y5_N31
dffeas \id_stage|reg_file|reg_file[28][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[6]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N25
dffeas \id_stage|reg_file|reg_file[16][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[6]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N27
dffeas \id_stage|reg_file|reg_file[24][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[6]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y3_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~75 (
// Equation(s):
// \id_stage|reg_file|rd_data1~75_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[24][6]~q ))) # (!\if_id_buffer|ID_rs1_ind [3] & 
// (\id_stage|reg_file|reg_file[16][6]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[16][6]~q ),
	.datac(\id_stage|reg_file|reg_file[24][6]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~75_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~75 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y5_N13
dffeas \id_stage|reg_file|reg_file[20][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[6]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y5_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~76 (
// Equation(s):
// \id_stage|reg_file|rd_data1~76_combout  = (\id_stage|reg_file|rd_data1~75_combout  & ((\id_stage|reg_file|reg_file[28][6]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|rd_data1~75_combout  & (((\id_stage|reg_file|reg_file[20][6]~q  & 
// \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[28][6]~q ),
	.datab(\id_stage|reg_file|rd_data1~75_combout ),
	.datac(\id_stage|reg_file|reg_file[20][6]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~76_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~76 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|rd_data1~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y4_N23
dffeas \id_stage|reg_file|reg_file[18][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[6]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N9
dffeas \id_stage|reg_file|reg_file[22][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[6]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~73 (
// Equation(s):
// \id_stage|reg_file|rd_data1~73_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[22][6]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[18][6]~q  & ((!\if_id_buffer|ID_rs1_ind 
// [3]))))

	.dataa(\id_stage|reg_file|reg_file[18][6]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[22][6]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~73_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~73 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y4_N9
dffeas \id_stage|reg_file|reg_file[26][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[6]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N19
dffeas \id_stage|reg_file|reg_file[30][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[6]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~74 (
// Equation(s):
// \id_stage|reg_file|rd_data1~74_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|rd_data1~73_combout  & ((\id_stage|reg_file|reg_file[30][6]~q ))) # (!\id_stage|reg_file|rd_data1~73_combout  & (\id_stage|reg_file|reg_file[26][6]~q )))) # 
// (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|rd_data1~73_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|rd_data1~73_combout ),
	.datac(\id_stage|reg_file|reg_file[26][6]~q ),
	.datad(\id_stage|reg_file|reg_file[30][6]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~74_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~74 .lut_mask = 16'hEC64;
defparam \id_stage|reg_file|rd_data1~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y8_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~77 (
// Equation(s):
// \id_stage|reg_file|rd_data1~77_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~74_combout ))) # (!\if_id_buffer|ID_rs1_ind [1] 
// & (\id_stage|reg_file|rd_data1~76_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~76_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|rd_data1~74_combout ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~77_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~77 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y6_N27
dffeas \id_stage|reg_file|reg_file[31][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[6]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y6_N13
dffeas \id_stage|reg_file|reg_file[27][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[6]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N21
dffeas \id_stage|reg_file|reg_file[23][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[6]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N3
dffeas \id_stage|reg_file|reg_file[19][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[6]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y6_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~78 (
// Equation(s):
// \id_stage|reg_file|rd_data1~78_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3]) # ((\id_stage|reg_file|reg_file[23][6]~q )))) # (!\if_id_buffer|ID_rs1_ind [2] & (!\if_id_buffer|ID_rs1_ind [3] & 
// ((\id_stage|reg_file|reg_file[19][6]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[23][6]~q ),
	.datad(\id_stage|reg_file|reg_file[19][6]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~78_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~78 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|rd_data1~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y6_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~79 (
// Equation(s):
// \id_stage|reg_file|rd_data1~79_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|rd_data1~78_combout  & (\id_stage|reg_file|reg_file[31][6]~q )) # (!\id_stage|reg_file|rd_data1~78_combout  & ((\id_stage|reg_file|reg_file[27][6]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|rd_data1~78_combout ))))

	.dataa(\id_stage|reg_file|reg_file[31][6]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[27][6]~q ),
	.datad(\id_stage|reg_file|rd_data1~78_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~79_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~79 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y11_N31
dffeas \id_stage|reg_file|reg_file[29][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[6]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y11_N23
dffeas \id_stage|reg_file|reg_file[17][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[6]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y11_N5
dffeas \id_stage|reg_file|reg_file[25][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[6]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y11_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~71 (
// Equation(s):
// \id_stage|reg_file|rd_data1~71_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[25][6]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[17][6]~q  & ((!\if_id_buffer|ID_rs1_ind 
// [2]))))

	.dataa(\id_stage|reg_file|reg_file[17][6]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[25][6]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~71_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~71 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y11_N5
dffeas \id_stage|reg_file|reg_file[21][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[6]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y11_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~72 (
// Equation(s):
// \id_stage|reg_file|rd_data1~72_combout  = (\id_stage|reg_file|rd_data1~71_combout  & ((\id_stage|reg_file|reg_file[29][6]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|rd_data1~71_combout  & (((\id_stage|reg_file|reg_file[21][6]~q  & 
// \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[29][6]~q ),
	.datab(\id_stage|reg_file|rd_data1~71_combout ),
	.datac(\id_stage|reg_file|reg_file[21][6]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~72_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~72 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|rd_data1~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y8_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~80 (
// Equation(s):
// \id_stage|reg_file|rd_data1~80_combout  = (\id_stage|reg_file|rd_data1~77_combout  & (((\id_stage|reg_file|rd_data1~79_combout )) # (!\if_id_buffer|ID_rs1_ind [0]))) # (!\id_stage|reg_file|rd_data1~77_combout  & (\if_id_buffer|ID_rs1_ind [0] & 
// ((\id_stage|reg_file|rd_data1~72_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~77_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|rd_data1~79_combout ),
	.datad(\id_stage|reg_file|rd_data1~72_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~80_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~80 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|rd_data1~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y3_N24
cycloneive_lcell_comb \id_stage|reg_file|reg_file[2][6]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[2][6]~feeder_combout  = \wb_stage|wdata_to_reg_file[6]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|wdata_to_reg_file[6]~3_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][6]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y3_N25
dffeas \id_stage|reg_file|reg_file[2][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y3_N19
dffeas \id_stage|reg_file|reg_file[3][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[6]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y3_N13
dffeas \id_stage|reg_file|reg_file[1][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[6]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N5
dffeas \id_stage|reg_file|reg_file[4][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[6]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N11
dffeas \id_stage|reg_file|reg_file[6][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[6]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y3_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~81 (
// Equation(s):
// \id_stage|reg_file|rd_data1~81_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|reg_file[6][6]~q ) # (\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[4][6]~q  & ((!\if_id_buffer|ID_rs1_ind 
// [0]))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[4][6]~q ),
	.datac(\id_stage|reg_file|reg_file[6][6]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~81_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~81 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y3_N17
dffeas \id_stage|reg_file|reg_file[5][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[6]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y3_N19
dffeas \id_stage|reg_file|reg_file[7][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[6]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y3_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~82 (
// Equation(s):
// \id_stage|reg_file|rd_data1~82_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~81_combout  & ((\id_stage|reg_file|reg_file[7][6]~q ))) # (!\id_stage|reg_file|rd_data1~81_combout  & (\id_stage|reg_file|reg_file[5][6]~q )))) # 
// (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|rd_data1~81_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|rd_data1~81_combout ),
	.datac(\id_stage|reg_file|reg_file[5][6]~q ),
	.datad(\id_stage|reg_file|reg_file[7][6]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~82_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~82 .lut_mask = 16'hEC64;
defparam \id_stage|reg_file|rd_data1~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y3_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~83 (
// Equation(s):
// \id_stage|reg_file|rd_data1~83_combout  = (\id_stage|reg_file|rd_data1[16]~14_combout  & (((\id_stage|reg_file|rd_data1[16]~17_combout )))) # (!\id_stage|reg_file|rd_data1[16]~14_combout  & ((\id_stage|reg_file|rd_data1[16]~17_combout  & 
// ((\id_stage|reg_file|rd_data1~82_combout ))) # (!\id_stage|reg_file|rd_data1[16]~17_combout  & (\id_stage|reg_file|reg_file[1][6]~q ))))

	.dataa(\id_stage|reg_file|reg_file[1][6]~q ),
	.datab(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.datac(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.datad(\id_stage|reg_file|rd_data1~82_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~83_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~83 .lut_mask = 16'hF2C2;
defparam \id_stage|reg_file|rd_data1~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y3_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~84 (
// Equation(s):
// \id_stage|reg_file|rd_data1~84_combout  = (\id_stage|reg_file|rd_data1[16]~14_combout  & ((\id_stage|reg_file|rd_data1~83_combout  & ((\id_stage|reg_file|reg_file[3][6]~q ))) # (!\id_stage|reg_file|rd_data1~83_combout  & 
// (\id_stage|reg_file|reg_file[2][6]~q )))) # (!\id_stage|reg_file|rd_data1[16]~14_combout  & (((\id_stage|reg_file|rd_data1~83_combout ))))

	.dataa(\id_stage|reg_file|reg_file[2][6]~q ),
	.datab(\id_stage|reg_file|reg_file[3][6]~q ),
	.datac(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.datad(\id_stage|reg_file|rd_data1~83_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~84_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~84 .lut_mask = 16'hCFA0;
defparam \id_stage|reg_file|rd_data1~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y8_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~85 (
// Equation(s):
// \id_stage|reg_file|rd_data1~85_combout  = (\id_stage|reg_file|rd_data1[16]~2_combout  & (((\id_stage|reg_file|rd_data1[16]~13_combout )))) # (!\id_stage|reg_file|rd_data1[16]~2_combout  & ((\id_stage|reg_file|rd_data1[16]~13_combout  & 
// (\id_stage|reg_file|rd_data1~80_combout )) # (!\id_stage|reg_file|rd_data1[16]~13_combout  & ((\id_stage|reg_file|rd_data1~84_combout )))))

	.dataa(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datab(\id_stage|reg_file|rd_data1~80_combout ),
	.datac(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.datad(\id_stage|reg_file|rd_data1~84_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~85_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~85 .lut_mask = 16'hE5E0;
defparam \id_stage|reg_file|rd_data1~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y6_N11
dffeas \id_stage|reg_file|reg_file[12][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[6]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N13
dffeas \id_stage|reg_file|reg_file[14][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[6]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~86 (
// Equation(s):
// \id_stage|reg_file|rd_data1~86_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|reg_file[14][6]~q ) # (\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[12][6]~q  & ((!\if_id_buffer|ID_rs1_ind 
// [0]))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[12][6]~q ),
	.datac(\id_stage|reg_file|reg_file[14][6]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~86_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~86 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y10_N20
cycloneive_lcell_comb \id_stage|reg_file|reg_file[15][6]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[15][6]~feeder_combout  = \wb_stage|wdata_to_reg_file[6]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|wdata_to_reg_file[6]~3_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[15][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][6]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[15][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y10_N21
dffeas \id_stage|reg_file|reg_file[15][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[15][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N25
dffeas \id_stage|reg_file|reg_file[13][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[6]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y8_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~87 (
// Equation(s):
// \id_stage|reg_file|rd_data1~87_combout  = (\id_stage|reg_file|rd_data1~86_combout  & ((\id_stage|reg_file|reg_file[15][6]~q ) # ((!\if_id_buffer|ID_rs1_ind [0])))) # (!\id_stage|reg_file|rd_data1~86_combout  & (((\id_stage|reg_file|reg_file[13][6]~q  & 
// \if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\id_stage|reg_file|rd_data1~86_combout ),
	.datab(\id_stage|reg_file|reg_file[15][6]~q ),
	.datac(\id_stage|reg_file|reg_file[13][6]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~87_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~87 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|rd_data1~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y8_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~88 (
// Equation(s):
// \id_stage|reg_file|rd_data1~88_combout  = (\id_stage|reg_file|rd_data1~85_combout  & (((\id_stage|reg_file|rd_data1~87_combout ) # (!\id_stage|reg_file|rd_data1[16]~2_combout )))) # (!\id_stage|reg_file|rd_data1~85_combout  & 
// (\id_stage|reg_file|rd_data1~70_combout  & (\id_stage|reg_file|rd_data1[16]~2_combout )))

	.dataa(\id_stage|reg_file|rd_data1~70_combout ),
	.datab(\id_stage|reg_file|rd_data1~85_combout ),
	.datac(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datad(\id_stage|reg_file|rd_data1~87_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~88_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~88 .lut_mask = 16'hEC2C;
defparam \id_stage|reg_file|rd_data1~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y8_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~89 (
// Equation(s):
// \id_stage|reg_file|rd_data1~89_combout  = (\id_stage|reg_file|rd_data1~88_combout  & (((\wb_stage|wdata_to_reg_file[6]~3_combout  & \id_stage|reg_file|always1~2_combout )) # (!\id_stage|reg_file|rd_data1~25_combout ))) # 
// (!\id_stage|reg_file|rd_data1~88_combout  & (\wb_stage|wdata_to_reg_file[6]~3_combout  & (\id_stage|reg_file|always1~2_combout )))

	.dataa(\id_stage|reg_file|rd_data1~88_combout ),
	.datab(\wb_stage|wdata_to_reg_file[6]~3_combout ),
	.datac(\id_stage|reg_file|always1~2_combout ),
	.datad(\id_stage|reg_file|rd_data1~25_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~89_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~89 .lut_mask = 16'hC0EA;
defparam \id_stage|reg_file|rd_data1~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y8_N27
dffeas \id_stage|reg_file|rd_data1[6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data1~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1[6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y8_N14
cycloneive_lcell_comb \id_ex_buffer|EX_rs1~3 (
// Equation(s):
// \id_ex_buffer|EX_rs1~3_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\id_stage|reg_file|rd_data1 [6] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\id_stage|SDU|id_ex_flush~7_combout ),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\id_stage|reg_file|rd_data1 [6]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs1~3_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1~3 .lut_mask = 16'hA020;
defparam \id_ex_buffer|EX_rs1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y8_N15
dffeas \id_ex_buffer|EX_rs1[6] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs1~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1[6] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y5_N0
cycloneive_lcell_comb \ex_stage|alu_oper1|out[6]~7 (
// Equation(s):
// \ex_stage|alu_oper1|out[6]~7_combout  = (\ex_stage|alu_oper1|sel1|out[21]~8_combout  & ((\FA|forwardA~7_combout  & (\id_ex_buffer|EX_rs1 [6])) # (!\FA|forwardA~7_combout  & ((\wb_stage|wdata_to_reg_file[6]~3_combout )))))

	.dataa(\id_ex_buffer|EX_rs1 [6]),
	.datab(\FA|forwardA~7_combout ),
	.datac(\wb_stage|wdata_to_reg_file[6]~3_combout ),
	.datad(\ex_stage|alu_oper1|sel1|out[21]~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[6]~7 .lut_mask = 16'hB800;
defparam \ex_stage|alu_oper1|out[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y5_N18
cycloneive_lcell_comb \ex_stage|alu_oper1|out[6] (
// Equation(s):
// \ex_stage|alu_oper1|out [6] = (\ex_stage|alu_oper1|out~6_combout ) # ((\ex_stage|alu_oper1|out[6]~7_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [6] & !\ex_stage|alu_oper1|sel1|out[21]~9_combout )))

	.dataa(\ex_stage|alu_oper1|out~6_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [6]),
	.datac(\ex_stage|alu_oper1|sel1|out[21]~9_combout ),
	.datad(\ex_stage|alu_oper1|out[6]~7_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out [6]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[6] .lut_mask = 16'hFFAE;
defparam \ex_stage|alu_oper1|out[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N12
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~32 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~32_combout  = (\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out [8]))) # (!\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper1|out [6]))

	.dataa(\ex_stage|alu_oper2|out~35_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu_oper1|out [6]),
	.datad(\ex_stage|alu_oper1|out [8]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~32 .lut_mask = 16'hFA50;
defparam \ex_stage|alu|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y4_N12
cycloneive_lcell_comb \id_ex_buffer|EX_PC~15 (
// Equation(s):
// \id_ex_buffer|EX_PC~15_combout  = (\if_id_buffer|ID_PC [5] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\rst~input_o ),
	.datac(\if_id_buffer|ID_PC [5]),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_PC~15_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_PC~15 .lut_mask = 16'hD000;
defparam \id_ex_buffer|EX_PC~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y4_N17
dffeas \id_ex_buffer|EX_PC[5] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer|EX_PC~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PC[5] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y6_N24
cycloneive_lcell_comb \ex_stage|alu_oper1|out~30 (
// Equation(s):
// \ex_stage|alu_oper1|out~30_combout  = (\id_ex_buffer|EX_opcode [6] & (\FA|Equal0~0_combout  & (\ex_stage|Equal1~0_combout  & \id_ex_buffer|EX_PC [5])))

	.dataa(\id_ex_buffer|EX_opcode [6]),
	.datab(\FA|Equal0~0_combout ),
	.datac(\ex_stage|Equal1~0_combout ),
	.datad(\id_ex_buffer|EX_PC [5]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out~30_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out~30 .lut_mask = 16'h8000;
defparam \ex_stage|alu_oper1|out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y6_N17
dffeas \id_stage|reg_file|reg_file[14][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[5]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y8_N31
dffeas \id_stage|reg_file|reg_file[15][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\wb_stage|wdata_to_reg_file[5]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y6_N31
dffeas \id_stage|reg_file|reg_file[12][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[5]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N1
dffeas \id_stage|reg_file|reg_file[13][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[5]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~338 (
// Equation(s):
// \id_stage|reg_file|rd_data1~338_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[13][5]~q ))) # (!\if_id_buffer|ID_rs1_ind [0] 
// & (\id_stage|reg_file|reg_file[12][5]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[12][5]~q ),
	.datac(\id_stage|reg_file|reg_file[13][5]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~338_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~338 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~339 (
// Equation(s):
// \id_stage|reg_file|rd_data1~339_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~338_combout  & ((\id_stage|reg_file|reg_file[15][5]~q ))) # (!\id_stage|reg_file|rd_data1~338_combout  & (\id_stage|reg_file|reg_file[14][5]~q )))) # 
// (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|rd_data1~338_combout ))))

	.dataa(\id_stage|reg_file|reg_file[14][5]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[15][5]~q ),
	.datad(\id_stage|reg_file|rd_data1~338_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~339_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~339 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data1~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y9_N7
dffeas \id_stage|reg_file|reg_file[31][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[5]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y9_N7
dffeas \id_stage|reg_file|reg_file[19][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[5]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y9_N5
dffeas \id_stage|reg_file|reg_file[23][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[5]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y9_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~328 (
// Equation(s):
// \id_stage|reg_file|rd_data1~328_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[23][5]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[19][5]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[19][5]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[23][5]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~328_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~328 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y9_N13
dffeas \id_stage|reg_file|reg_file[27][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[5]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y9_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~329 (
// Equation(s):
// \id_stage|reg_file|rd_data1~329_combout  = (\id_stage|reg_file|rd_data1~328_combout  & ((\id_stage|reg_file|reg_file[31][5]~q ) # ((!\if_id_buffer|ID_rs1_ind [3])))) # (!\id_stage|reg_file|rd_data1~328_combout  & (((\id_stage|reg_file|reg_file[27][5]~q  & 
// \if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[31][5]~q ),
	.datab(\id_stage|reg_file|rd_data1~328_combout ),
	.datac(\id_stage|reg_file|reg_file[27][5]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~329_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~329 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|rd_data1~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y12_N27
dffeas \id_stage|reg_file|reg_file[18][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[5]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y12_N1
dffeas \id_stage|reg_file|reg_file[22][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[5]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~321 (
// Equation(s):
// \id_stage|reg_file|rd_data1~321_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[22][5]~q ))) # (!\if_id_buffer|ID_rs1_ind [2] 
// & (\id_stage|reg_file|reg_file[18][5]~q ))))

	.dataa(\id_stage|reg_file|reg_file[18][5]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[22][5]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~321_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~321 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y12_N7
dffeas \id_stage|reg_file|reg_file[30][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[5]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y12_N1
dffeas \id_stage|reg_file|reg_file[26][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[5]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y12_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~322 (
// Equation(s):
// \id_stage|reg_file|rd_data1~322_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|rd_data1~321_combout  & (\id_stage|reg_file|reg_file[30][5]~q )) # (!\id_stage|reg_file|rd_data1~321_combout  & ((\id_stage|reg_file|reg_file[26][5]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|rd_data1~321_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|rd_data1~321_combout ),
	.datac(\id_stage|reg_file|reg_file[30][5]~q ),
	.datad(\id_stage|reg_file|reg_file[26][5]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~322_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~322 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|rd_data1~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y11_N11
dffeas \id_stage|reg_file|reg_file[29][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[5]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y12_N27
dffeas \id_stage|reg_file|reg_file[17][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[5]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y12_N5
dffeas \id_stage|reg_file|reg_file[25][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[5]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y12_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~323 (
// Equation(s):
// \id_stage|reg_file|rd_data1~323_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[25][5]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[17][5]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[17][5]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[25][5]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~323_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~323 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y11_N29
dffeas \id_stage|reg_file|reg_file[21][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[5]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y11_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~324 (
// Equation(s):
// \id_stage|reg_file|rd_data1~324_combout  = (\id_stage|reg_file|rd_data1~323_combout  & ((\id_stage|reg_file|reg_file[29][5]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|rd_data1~323_combout  & (((\id_stage|reg_file|reg_file[21][5]~q  & 
// \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[29][5]~q ),
	.datab(\id_stage|reg_file|rd_data1~323_combout ),
	.datac(\id_stage|reg_file|reg_file[21][5]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~324_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~324 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|rd_data1~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y9_N15
dffeas \id_stage|reg_file|reg_file[28][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[5]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y9_N29
dffeas \id_stage|reg_file|reg_file[20][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[5]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y10_N15
dffeas \id_stage|reg_file|reg_file[16][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[5]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y10_N13
dffeas \id_stage|reg_file|reg_file[24][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[5]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y10_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~325 (
// Equation(s):
// \id_stage|reg_file|rd_data1~325_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[24][5]~q ))) # (!\if_id_buffer|ID_rs1_ind [3] 
// & (\id_stage|reg_file|reg_file[16][5]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[16][5]~q ),
	.datac(\id_stage|reg_file|reg_file[24][5]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~325_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~325 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y9_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~326 (
// Equation(s):
// \id_stage|reg_file|rd_data1~326_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|rd_data1~325_combout  & (\id_stage|reg_file|reg_file[28][5]~q )) # (!\id_stage|reg_file|rd_data1~325_combout  & ((\id_stage|reg_file|reg_file[20][5]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|rd_data1~325_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[28][5]~q ),
	.datac(\id_stage|reg_file|reg_file[20][5]~q ),
	.datad(\id_stage|reg_file|rd_data1~325_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~326_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~326 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data1~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~327 (
// Equation(s):
// \id_stage|reg_file|rd_data1~327_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~324_combout ) # ((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & (((!\if_id_buffer|ID_rs1_ind [1] & 
// \id_stage|reg_file|rd_data1~326_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|rd_data1~324_combout ),
	.datac(\if_id_buffer|ID_rs1_ind [1]),
	.datad(\id_stage|reg_file|rd_data1~326_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~327_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~327 .lut_mask = 16'hADA8;
defparam \id_stage|reg_file|rd_data1~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~330 (
// Equation(s):
// \id_stage|reg_file|rd_data1~330_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~327_combout  & (\id_stage|reg_file|rd_data1~329_combout )) # (!\id_stage|reg_file|rd_data1~327_combout  & ((\id_stage|reg_file|rd_data1~322_combout 
// ))))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|rd_data1~327_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~329_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|rd_data1~322_combout ),
	.datad(\id_stage|reg_file|rd_data1~327_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~330_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~330 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y7_N7
dffeas \id_stage|reg_file|reg_file[8][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[5]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y7_N21
dffeas \id_stage|reg_file|reg_file[10][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[5]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y7_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~331 (
// Equation(s):
// \id_stage|reg_file|rd_data1~331_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|reg_file[10][5]~q ) # (\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[8][5]~q  & ((!\if_id_buffer|ID_rs1_ind 
// [0]))))

	.dataa(\id_stage|reg_file|reg_file[8][5]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[10][5]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~331_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~331 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y7_N31
dffeas \id_stage|reg_file|reg_file[11][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[5]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y7_N25
dffeas \id_stage|reg_file|reg_file[9][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[5]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~332 (
// Equation(s):
// \id_stage|reg_file|rd_data1~332_combout  = (\id_stage|reg_file|rd_data1~331_combout  & ((\id_stage|reg_file|reg_file[11][5]~q ) # ((!\if_id_buffer|ID_rs1_ind [0])))) # (!\id_stage|reg_file|rd_data1~331_combout  & (((\id_stage|reg_file|reg_file[9][5]~q  & 
// \if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\id_stage|reg_file|rd_data1~331_combout ),
	.datab(\id_stage|reg_file|reg_file[11][5]~q ),
	.datac(\id_stage|reg_file|reg_file[9][5]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~332_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~332 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|rd_data1~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y9_N25
dffeas \id_stage|reg_file|reg_file[3][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[5]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y6_N21
dffeas \id_stage|reg_file|reg_file[2][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[5]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y6_N3
dffeas \id_stage|reg_file|reg_file[1][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[5]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~335 (
// Equation(s):
// \id_stage|reg_file|rd_data1~335_combout  = (\id_stage|reg_file|rd_data1[16]~17_combout  & (\id_stage|reg_file|rd_data1[16]~14_combout )) # (!\id_stage|reg_file|rd_data1[16]~17_combout  & ((\id_stage|reg_file|rd_data1[16]~14_combout  & 
// (\id_stage|reg_file|reg_file[2][5]~q )) # (!\id_stage|reg_file|rd_data1[16]~14_combout  & ((\id_stage|reg_file|reg_file[1][5]~q )))))

	.dataa(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.datac(\id_stage|reg_file|reg_file[2][5]~q ),
	.datad(\id_stage|reg_file|reg_file[1][5]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~335_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~335 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|rd_data1~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y9_N23
dffeas \id_stage|reg_file|reg_file[7][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[5]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y8_N19
dffeas \id_stage|reg_file|reg_file[6][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[5]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y8_N9
dffeas \id_stage|reg_file|reg_file[4][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[5]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y8_N11
dffeas \id_stage|reg_file|reg_file[5][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[5]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~333 (
// Equation(s):
// \id_stage|reg_file|rd_data1~333_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|reg_file[5][5]~q ) # (\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|reg_file[4][5]~q  & ((!\if_id_buffer|ID_rs1_ind 
// [1]))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[4][5]~q ),
	.datac(\id_stage|reg_file|reg_file[5][5]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~333_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~333 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y8_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~334 (
// Equation(s):
// \id_stage|reg_file|rd_data1~334_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~333_combout  & (\id_stage|reg_file|reg_file[7][5]~q )) # (!\id_stage|reg_file|rd_data1~333_combout  & ((\id_stage|reg_file|reg_file[6][5]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|rd_data1~333_combout ))))

	.dataa(\id_stage|reg_file|reg_file[7][5]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[6][5]~q ),
	.datad(\id_stage|reg_file|rd_data1~333_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~334_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~334 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~336 (
// Equation(s):
// \id_stage|reg_file|rd_data1~336_combout  = (\id_stage|reg_file|rd_data1[16]~17_combout  & ((\id_stage|reg_file|rd_data1~335_combout  & (\id_stage|reg_file|reg_file[3][5]~q )) # (!\id_stage|reg_file|rd_data1~335_combout  & 
// ((\id_stage|reg_file|rd_data1~334_combout ))))) # (!\id_stage|reg_file|rd_data1[16]~17_combout  & (((\id_stage|reg_file|rd_data1~335_combout ))))

	.dataa(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.datab(\id_stage|reg_file|reg_file[3][5]~q ),
	.datac(\id_stage|reg_file|rd_data1~335_combout ),
	.datad(\id_stage|reg_file|rd_data1~334_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~336_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~336 .lut_mask = 16'hDAD0;
defparam \id_stage|reg_file|rd_data1~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~337 (
// Equation(s):
// \id_stage|reg_file|rd_data1~337_combout  = (\id_stage|reg_file|rd_data1[16]~2_combout  & ((\id_stage|reg_file|rd_data1[16]~13_combout ) # ((\id_stage|reg_file|rd_data1~332_combout )))) # (!\id_stage|reg_file|rd_data1[16]~2_combout  & 
// (!\id_stage|reg_file|rd_data1[16]~13_combout  & ((\id_stage|reg_file|rd_data1~336_combout ))))

	.dataa(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.datac(\id_stage|reg_file|rd_data1~332_combout ),
	.datad(\id_stage|reg_file|rd_data1~336_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~337_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~337 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|rd_data1~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~340 (
// Equation(s):
// \id_stage|reg_file|rd_data1~340_combout  = (\id_stage|reg_file|rd_data1[16]~13_combout  & ((\id_stage|reg_file|rd_data1~337_combout  & (\id_stage|reg_file|rd_data1~339_combout )) # (!\id_stage|reg_file|rd_data1~337_combout  & 
// ((\id_stage|reg_file|rd_data1~330_combout ))))) # (!\id_stage|reg_file|rd_data1[16]~13_combout  & (((\id_stage|reg_file|rd_data1~337_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~339_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.datac(\id_stage|reg_file|rd_data1~330_combout ),
	.datad(\id_stage|reg_file|rd_data1~337_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~340_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~340 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~341 (
// Equation(s):
// \id_stage|reg_file|rd_data1~341_combout  = (\id_stage|reg_file|always1~2_combout  & ((\wb_stage|wdata_to_reg_file[5]~15_combout ) # ((!\id_stage|reg_file|rd_data1~25_combout  & \id_stage|reg_file|rd_data1~340_combout )))) # 
// (!\id_stage|reg_file|always1~2_combout  & (((!\id_stage|reg_file|rd_data1~25_combout  & \id_stage|reg_file|rd_data1~340_combout ))))

	.dataa(\id_stage|reg_file|always1~2_combout ),
	.datab(\wb_stage|wdata_to_reg_file[5]~15_combout ),
	.datac(\id_stage|reg_file|rd_data1~25_combout ),
	.datad(\id_stage|reg_file|rd_data1~340_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~341_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~341 .lut_mask = 16'h8F88;
defparam \id_stage|reg_file|rd_data1~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y7_N15
dffeas \id_stage|reg_file|rd_data1[5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data1~341_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1[5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N18
cycloneive_lcell_comb \id_ex_buffer|EX_rs1~15 (
// Equation(s):
// \id_ex_buffer|EX_rs1~15_combout  = (\id_stage|reg_file|rd_data1 [5] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\rst~input_o ),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\id_stage|reg_file|rd_data1 [5]),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs1~15_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1~15 .lut_mask = 16'hB000;
defparam \id_ex_buffer|EX_rs1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y4_N19
dffeas \id_ex_buffer|EX_rs1[5] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs1~15_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1[5] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y6_N6
cycloneive_lcell_comb \ex_stage|alu_oper1|out[5]~31 (
// Equation(s):
// \ex_stage|alu_oper1|out[5]~31_combout  = (\ex_stage|alu_oper1|sel1|out[21]~8_combout  & ((\FA|forwardA~7_combout  & (\id_ex_buffer|EX_rs1 [5])) # (!\FA|forwardA~7_combout  & ((\wb_stage|wdata_to_reg_file[5]~15_combout )))))

	.dataa(\FA|forwardA~7_combout ),
	.datab(\id_ex_buffer|EX_rs1 [5]),
	.datac(\wb_stage|wdata_to_reg_file[5]~15_combout ),
	.datad(\ex_stage|alu_oper1|sel1|out[21]~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[5]~31 .lut_mask = 16'hD800;
defparam \ex_stage|alu_oper1|out[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y6_N0
cycloneive_lcell_comb \ex_stage|alu_oper1|out[5] (
// Equation(s):
// \ex_stage|alu_oper1|out [5] = (\ex_stage|alu_oper1|out~30_combout ) # ((\ex_stage|alu_oper1|out[5]~31_combout ) # ((!\ex_stage|alu_oper1|sel1|out[21]~9_combout  & \ex_mem_buffer|MEM_ALU_OUT [5])))

	.dataa(\ex_stage|alu_oper1|sel1|out[21]~9_combout ),
	.datab(\ex_stage|alu_oper1|out~30_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [5]),
	.datad(\ex_stage|alu_oper1|out[5]~31_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out [5]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[5] .lut_mask = 16'hFFDC;
defparam \ex_stage|alu_oper1|out[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y10_N14
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~31 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~31_combout  = (\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out [7]))) # (!\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper1|out [5]))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper1|out [5]),
	.datac(\ex_stage|alu_oper1|out [7]),
	.datad(\ex_stage|alu_oper2|out~35_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~31 .lut_mask = 16'hF0CC;
defparam \ex_stage|alu|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y11_N4
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~33 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~33_combout  = (\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu|ShiftLeft0~31_combout ))) # (!\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu|ShiftLeft0~32_combout ))

	.dataa(\ex_stage|alu_oper2|out~32_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|ShiftLeft0~32_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~31_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~33 .lut_mask = 16'hFA50;
defparam \ex_stage|alu|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N28
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~66 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~66_combout  = (\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftLeft0~28_combout ) # ((\ex_stage|alu|ShiftLeft0~29_combout )))) # (!\ex_stage|alu_oper2|out~41_combout  & (((\ex_stage|alu|ShiftLeft0~33_combout ))))

	.dataa(\ex_stage|alu|ShiftLeft0~28_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~29_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~33_combout ),
	.datad(\ex_stage|alu_oper2|out~41_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~66_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~66 .lut_mask = 16'hEEF0;
defparam \ex_stage|alu|ShiftLeft0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N2
cycloneive_lcell_comb \ex_stage|alu|Mux33~2 (
// Equation(s):
// \ex_stage|alu|Mux33~2_combout  = (\ex_stage|alu_oper|ALU_OP [0]) # ((\ex_stage|alu_oper2|out~38_combout  & \ex_stage|alu|Mux4~1_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper2|out~38_combout ),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\ex_stage|alu|Mux4~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux33~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux33~2 .lut_mask = 16'hFCF0;
defparam \ex_stage|alu|Mux33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~380 (
// Equation(s):
// \id_stage|reg_file|rd_data2~380_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|reg_file[14][16]~q )) # (!\if_id_buffer|ID_rs2_ind [1] & 
// ((\id_stage|reg_file|reg_file[12][16]~q )))))

	.dataa(\id_stage|reg_file|reg_file[14][16]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[12][16]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~380_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~380 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|rd_data2~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~381 (
// Equation(s):
// \id_stage|reg_file|rd_data2~381_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~380_combout  & (\id_stage|reg_file|reg_file[15][16]~q )) # (!\id_stage|reg_file|rd_data2~380_combout  & ((\id_stage|reg_file|reg_file[13][16]~q ))))) 
// # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~380_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[15][16]~q ),
	.datac(\id_stage|reg_file|reg_file[13][16]~q ),
	.datad(\id_stage|reg_file|rd_data2~380_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~381_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~381 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data2~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~363 (
// Equation(s):
// \id_stage|reg_file|rd_data2~363_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[9][16]~q )) # (!\if_id_buffer|ID_rs2_ind [0] & 
// ((\id_stage|reg_file|reg_file[8][16]~q )))))

	.dataa(\id_stage|reg_file|reg_file[9][16]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[8][16]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~363_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~363 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|rd_data2~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y8_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~364 (
// Equation(s):
// \id_stage|reg_file|rd_data2~364_combout  = (\id_stage|reg_file|rd_data2~363_combout  & (((\id_stage|reg_file|reg_file[11][16]~q )) # (!\if_id_buffer|ID_rs2_ind [1]))) # (!\id_stage|reg_file|rd_data2~363_combout  & (\if_id_buffer|ID_rs2_ind [1] & 
// (\id_stage|reg_file|reg_file[10][16]~q )))

	.dataa(\id_stage|reg_file|rd_data2~363_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[10][16]~q ),
	.datad(\id_stage|reg_file|reg_file[11][16]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~364_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~364 .lut_mask = 16'hEA62;
defparam \id_stage|reg_file|rd_data2~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y9_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~372 (
// Equation(s):
// \id_stage|reg_file|rd_data2~372_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[23][16]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[19][16]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[23][16]~q ),
	.datac(\id_stage|reg_file|reg_file[19][16]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~372_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~372 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y9_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~373 (
// Equation(s):
// \id_stage|reg_file|rd_data2~373_combout  = (\id_stage|reg_file|rd_data2~372_combout  & (((\id_stage|reg_file|reg_file[31][16]~q ) # (!\if_id_buffer|ID_rs2_ind [3])))) # (!\id_stage|reg_file|rd_data2~372_combout  & (\id_stage|reg_file|reg_file[27][16]~q  & 
// ((\if_id_buffer|ID_rs2_ind [3]))))

	.dataa(\id_stage|reg_file|rd_data2~372_combout ),
	.datab(\id_stage|reg_file|reg_file[27][16]~q ),
	.datac(\id_stage|reg_file|reg_file[31][16]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~373_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~373 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|rd_data2~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y12_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~365 (
// Equation(s):
// \id_stage|reg_file|rd_data2~365_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[25][16]~q )) # (!\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[17][16]~q )))))

	.dataa(\id_stage|reg_file|reg_file[25][16]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[17][16]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~365_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~365 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|rd_data2~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y11_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~366 (
// Equation(s):
// \id_stage|reg_file|rd_data2~366_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|rd_data2~365_combout  & (\id_stage|reg_file|reg_file[29][16]~q )) # (!\id_stage|reg_file|rd_data2~365_combout  & ((\id_stage|reg_file|reg_file[21][16]~q ))))) 
// # (!\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|rd_data2~365_combout ))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|rd_data2~365_combout ),
	.datac(\id_stage|reg_file|reg_file[29][16]~q ),
	.datad(\id_stage|reg_file|reg_file[21][16]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~366_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~366 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|rd_data2~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~367 (
// Equation(s):
// \id_stage|reg_file|rd_data2~367_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][16]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[18][16]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][16]~q ),
	.datac(\id_stage|reg_file|reg_file[18][16]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~367_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~367 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y12_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~368 (
// Equation(s):
// \id_stage|reg_file|rd_data2~368_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|rd_data2~367_combout  & ((\id_stage|reg_file|reg_file[30][16]~q ))) # (!\id_stage|reg_file|rd_data2~367_combout  & (\id_stage|reg_file|reg_file[26][16]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|rd_data2~367_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[26][16]~q ),
	.datac(\id_stage|reg_file|reg_file[30][16]~q ),
	.datad(\id_stage|reg_file|rd_data2~367_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~368_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~368 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y10_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~369 (
// Equation(s):
// \id_stage|reg_file|rd_data2~369_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2]) # ((\id_stage|reg_file|reg_file[24][16]~q )))) # (!\if_id_buffer|ID_rs2_ind [3] & (!\if_id_buffer|ID_rs2_ind [2] & 
// (\id_stage|reg_file|reg_file[16][16]~q )))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[16][16]~q ),
	.datad(\id_stage|reg_file|reg_file[24][16]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~369_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~369 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|rd_data2~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y9_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~370 (
// Equation(s):
// \id_stage|reg_file|rd_data2~370_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|rd_data2~369_combout  & ((\id_stage|reg_file|reg_file[28][16]~q ))) # (!\id_stage|reg_file|rd_data2~369_combout  & (\id_stage|reg_file|reg_file[20][16]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|rd_data2~369_combout ))))

	.dataa(\id_stage|reg_file|reg_file[20][16]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[28][16]~q ),
	.datad(\id_stage|reg_file|rd_data2~369_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~370_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~370 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y9_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~371 (
// Equation(s):
// \id_stage|reg_file|rd_data2~371_combout  = (\if_id_buffer|ID_rs2_ind [0] & (\if_id_buffer|ID_rs2_ind [1])) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|rd_data2~368_combout )) # (!\if_id_buffer|ID_rs2_ind [1] & 
// ((\id_stage|reg_file|rd_data2~370_combout )))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|rd_data2~368_combout ),
	.datad(\id_stage|reg_file|rd_data2~370_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~371_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~371 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|rd_data2~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y9_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~374 (
// Equation(s):
// \id_stage|reg_file|rd_data2~374_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~371_combout  & (\id_stage|reg_file|rd_data2~373_combout )) # (!\id_stage|reg_file|rd_data2~371_combout  & ((\id_stage|reg_file|rd_data2~366_combout 
// ))))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~371_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~373_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|rd_data2~366_combout ),
	.datad(\id_stage|reg_file|rd_data2~371_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~374_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~374 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data2~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y3_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~375 (
// Equation(s):
// \id_stage|reg_file|rd_data2~375_combout  = (\if_id_buffer|ID_rs2_ind [0] & (\if_id_buffer|ID_rs2_ind [1])) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[6][16]~q ))) # (!\if_id_buffer|ID_rs2_ind [1] & 
// (\id_stage|reg_file|reg_file[4][16]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[4][16]~q ),
	.datad(\id_stage|reg_file|reg_file[6][16]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~375_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~375 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data2~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y5_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~376 (
// Equation(s):
// \id_stage|reg_file|rd_data2~376_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~375_combout  & (\id_stage|reg_file|reg_file[7][16]~q )) # (!\id_stage|reg_file|rd_data2~375_combout  & ((\id_stage|reg_file|reg_file[5][16]~q ))))) # 
// (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~375_combout ))))

	.dataa(\id_stage|reg_file|reg_file[7][16]~q ),
	.datab(\id_stage|reg_file|reg_file[5][16]~q ),
	.datac(\if_id_buffer|ID_rs2_ind [0]),
	.datad(\id_stage|reg_file|rd_data2~375_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~376_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~376 .lut_mask = 16'hAFC0;
defparam \id_stage|reg_file|rd_data2~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y5_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~377 (
// Equation(s):
// \id_stage|reg_file|rd_data2~377_combout  = (\id_stage|reg_file|rd_data2[0]~16_combout  & ((\id_stage|reg_file|rd_data2[0]~17_combout ) # ((\id_stage|reg_file|rd_data2~376_combout )))) # (!\id_stage|reg_file|rd_data2[0]~16_combout  & 
// (!\id_stage|reg_file|rd_data2[0]~17_combout  & (\id_stage|reg_file|reg_file[1][16]~q )))

	.dataa(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[1][16]~q ),
	.datad(\id_stage|reg_file|rd_data2~376_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~377_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~377 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|rd_data2~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~378 (
// Equation(s):
// \id_stage|reg_file|rd_data2~378_combout  = (\id_stage|reg_file|rd_data2[0]~17_combout  & ((\id_stage|reg_file|rd_data2~377_combout  & ((\id_stage|reg_file|reg_file[3][16]~q ))) # (!\id_stage|reg_file|rd_data2~377_combout  & 
// (\id_stage|reg_file|reg_file[2][16]~q )))) # (!\id_stage|reg_file|rd_data2[0]~17_combout  & (((\id_stage|reg_file|rd_data2~377_combout ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.datab(\id_stage|reg_file|reg_file[2][16]~q ),
	.datac(\id_stage|reg_file|reg_file[3][16]~q ),
	.datad(\id_stage|reg_file|rd_data2~377_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~378_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~378 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y8_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~379 (
// Equation(s):
// \id_stage|reg_file|rd_data2~379_combout  = (\id_stage|reg_file|rd_data2[0]~13_combout  & (((\id_stage|reg_file|rd_data2[0]~10_combout )))) # (!\id_stage|reg_file|rd_data2[0]~13_combout  & ((\id_stage|reg_file|rd_data2[0]~10_combout  & 
// (\id_stage|reg_file|rd_data2~374_combout )) # (!\id_stage|reg_file|rd_data2[0]~10_combout  & ((\id_stage|reg_file|rd_data2~378_combout )))))

	.dataa(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.datab(\id_stage|reg_file|rd_data2~374_combout ),
	.datac(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.datad(\id_stage|reg_file|rd_data2~378_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~379_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~379 .lut_mask = 16'hE5E0;
defparam \id_stage|reg_file|rd_data2~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y8_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~382 (
// Equation(s):
// \id_stage|reg_file|rd_data2~382_combout  = (\id_stage|reg_file|rd_data2[0]~13_combout  & ((\id_stage|reg_file|rd_data2~379_combout  & (\id_stage|reg_file|rd_data2~381_combout )) # (!\id_stage|reg_file|rd_data2~379_combout  & 
// ((\id_stage|reg_file|rd_data2~364_combout ))))) # (!\id_stage|reg_file|rd_data2[0]~13_combout  & (((\id_stage|reg_file|rd_data2~379_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~381_combout ),
	.datab(\id_stage|reg_file|rd_data2~364_combout ),
	.datac(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.datad(\id_stage|reg_file|rd_data2~379_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~382_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~382 .lut_mask = 16'hAFC0;
defparam \id_stage|reg_file|rd_data2~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y8_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~383 (
// Equation(s):
// \id_stage|reg_file|rd_data2~383_combout  = (\id_stage|reg_file|always2~2_combout  & ((\wb_stage|wdata_to_reg_file[16]~16_combout ) # ((!\id_stage|reg_file|rd_data2~25_combout  & \id_stage|reg_file|rd_data2~382_combout )))) # 
// (!\id_stage|reg_file|always2~2_combout  & (!\id_stage|reg_file|rd_data2~25_combout  & (\id_stage|reg_file|rd_data2~382_combout )))

	.dataa(\id_stage|reg_file|always2~2_combout ),
	.datab(\id_stage|reg_file|rd_data2~25_combout ),
	.datac(\id_stage|reg_file|rd_data2~382_combout ),
	.datad(\wb_stage|wdata_to_reg_file[16]~16_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~383_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~383 .lut_mask = 16'hBA30;
defparam \id_stage|reg_file|rd_data2~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y8_N3
dffeas \id_stage|reg_file|rd_data2[16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data2~383_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2[16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y8_N20
cycloneive_lcell_comb \id_ex_buffer|EX_rs2~17 (
// Equation(s):
// \id_ex_buffer|EX_rs2~17_combout  = (\id_stage|reg_file|rd_data2 [16] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\id_stage|reg_file|rd_data2 [16]),
	.datac(\id_stage|SDU|id_ex_flush~7_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs2~17_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2~17 .lut_mask = 16'hC040;
defparam \id_ex_buffer|EX_rs2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y8_N21
dffeas \id_ex_buffer|EX_rs2[16] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs2~17_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2[16] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N4
cycloneive_lcell_comb \ex_stage|alu_oper2|out~51 (
// Equation(s):
// \ex_stage|alu_oper2|out~51_combout  = (\ex_stage|alu_oper2|sel2|out~0_combout  & ((\FB|forwardB[0]~8_combout  & ((\wb_stage|wdata_to_reg_file[16]~16_combout ))) # (!\FB|forwardB[0]~8_combout  & (\ex_mem_buffer|MEM_ALU_OUT [16]))))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [16]),
	.datab(\ex_stage|alu_oper2|sel2|out~0_combout ),
	.datac(\wb_stage|wdata_to_reg_file[16]~16_combout ),
	.datad(\FB|forwardB[0]~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~51_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~51 .lut_mask = 16'hC088;
defparam \ex_stage|alu_oper2|out~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y3_N30
cycloneive_lcell_comb \id_stage|immed_gen|Immed[25]~20 (
// Equation(s):
// \id_stage|immed_gen|Immed[25]~20_combout  = (\if_id_buffer|ID_opcode [6] & (\id_stage|immed_gen|Immed[25]~2_combout  & \id_stage|immed_gen|always0~11_combout ))

	.dataa(gnd),
	.datab(\if_id_buffer|ID_opcode [6]),
	.datac(\id_stage|immed_gen|Immed[25]~2_combout ),
	.datad(\id_stage|immed_gen|always0~11_combout ),
	.cin(gnd),
	.combout(\id_stage|immed_gen|Immed[25]~20_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|Immed[25]~20 .lut_mask = 16'hC000;
defparam \id_stage|immed_gen|Immed[25]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y7_N30
cycloneive_lcell_comb \id_ex_buffer|EX_Immed~25 (
// Equation(s):
// \id_ex_buffer|EX_Immed~25_combout  = (\id_stage|immed_gen|Immed[25]~20_combout  & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\rst~input_o ),
	.datac(\id_stage|immed_gen|Immed[25]~20_combout ),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_Immed~25_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed~25 .lut_mask = 16'hD000;
defparam \id_ex_buffer|EX_Immed~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y5_N26
cycloneive_lcell_comb \id_ex_buffer|EX_Immed~27 (
// Equation(s):
// \id_ex_buffer|EX_Immed~27_combout  = (\id_ex_buffer|EX_Immed~25_combout  & ((\id_stage|immed_gen|Immed[16]~25_combout ) # ((\if_id_buffer|ID_rs2_ind [0] & !\id_stage|immed_gen|always0~13_combout ))))

	.dataa(\id_ex_buffer|EX_Immed~25_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|immed_gen|always0~13_combout ),
	.datad(\id_stage|immed_gen|Immed[16]~25_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_Immed~27_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed~27 .lut_mask = 16'hAA08;
defparam \id_ex_buffer|EX_Immed~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y5_N27
dffeas \id_ex_buffer|EX_Immed[16] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_Immed~27_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_Immed [16]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed[16] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_Immed[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y5_N4
cycloneive_lcell_comb \ex_stage|alu_oper2|out~52 (
// Equation(s):
// \ex_stage|alu_oper2|out~52_combout  = (\id_ex_buffer|EX_Immed [16] & (!\FB|forwardB[0]~8_combout  & !\ex_stage|alu_oper2|sel0|out~0_combout ))

	.dataa(\id_ex_buffer|EX_Immed [16]),
	.datab(gnd),
	.datac(\FB|forwardB[0]~8_combout ),
	.datad(\ex_stage|alu_oper2|sel0|out~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~52_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~52 .lut_mask = 16'h000A;
defparam \ex_stage|alu_oper2|out~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N30
cycloneive_lcell_comb \ex_stage|alu_oper2|out~53 (
// Equation(s):
// \ex_stage|alu_oper2|out~53_combout  = (\ex_stage|alu_oper2|out~51_combout ) # ((\ex_stage|alu_oper2|out~52_combout ) # ((\FB|forwardB[2]~9_combout  & \id_ex_buffer|EX_rs2 [16])))

	.dataa(\FB|forwardB[2]~9_combout ),
	.datab(\id_ex_buffer|EX_rs2 [16]),
	.datac(\ex_stage|alu_oper2|out~51_combout ),
	.datad(\ex_stage|alu_oper2|out~52_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~53_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~53 .lut_mask = 16'hFFF8;
defparam \ex_stage|alu_oper2|out~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y7_N20
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~18 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~18_combout  = (\ex_stage|alu_oper2|out~8_combout ) # ((\ex_stage|alu_oper2|out~2_combout ) # ((\ex_stage|alu_oper2|out~91_combout ) # (\ex_stage|alu_oper2|out~53_combout )))

	.dataa(\ex_stage|alu_oper2|out~8_combout ),
	.datab(\ex_stage|alu_oper2|out~2_combout ),
	.datac(\ex_stage|alu_oper2|out~91_combout ),
	.datad(\ex_stage|alu_oper2|out~53_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~18 .lut_mask = 16'hFFFE;
defparam \ex_stage|alu|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N10
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~17 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~17_combout  = (\ex_stage|alu_oper2|out~22_combout ) # ((\ex_stage|alu_oper2|out~5_combout ) # ((\ex_stage|alu_oper2|out~24_combout ) # (\ex_stage|alu_oper2|out~16_combout )))

	.dataa(\ex_stage|alu_oper2|out~22_combout ),
	.datab(\ex_stage|alu_oper2|out~5_combout ),
	.datac(\ex_stage|alu_oper2|out~24_combout ),
	.datad(\ex_stage|alu_oper2|out~16_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~17 .lut_mask = 16'hFFFE;
defparam \ex_stage|alu|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~86 (
// Equation(s):
// \id_stage|reg_file|rd_data2~86_combout  = (\if_id_buffer|ID_rs2_ind [0] & (\if_id_buffer|ID_rs2_ind [1])) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[14][6]~q ))) # (!\if_id_buffer|ID_rs2_ind [1] & 
// (\id_stage|reg_file|reg_file[12][6]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[12][6]~q ),
	.datad(\id_stage|reg_file|reg_file[14][6]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~86_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~86 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data2~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~87 (
// Equation(s):
// \id_stage|reg_file|rd_data2~87_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~86_combout  & (\id_stage|reg_file|reg_file[15][6]~q )) # (!\id_stage|reg_file|rd_data2~86_combout  & ((\id_stage|reg_file|reg_file[13][6]~q ))))) # 
// (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~86_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[15][6]~q ),
	.datac(\id_stage|reg_file|reg_file[13][6]~q ),
	.datad(\id_stage|reg_file|rd_data2~86_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~87_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~87 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data2~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~69 (
// Equation(s):
// \id_stage|reg_file|rd_data2~69_combout  = (\if_id_buffer|ID_rs2_ind [1] & (\if_id_buffer|ID_rs2_ind [0])) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|reg_file[9][6]~q ))) # (!\if_id_buffer|ID_rs2_ind [0] & 
// (\id_stage|reg_file|reg_file[8][6]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[8][6]~q ),
	.datad(\id_stage|reg_file|reg_file[9][6]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~69_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~69 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data2~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y8_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~70 (
// Equation(s):
// \id_stage|reg_file|rd_data2~70_combout  = (\id_stage|reg_file|rd_data2~69_combout  & (((\id_stage|reg_file|reg_file[11][6]~q )) # (!\if_id_buffer|ID_rs2_ind [1]))) # (!\id_stage|reg_file|rd_data2~69_combout  & (\if_id_buffer|ID_rs2_ind [1] & 
// (\id_stage|reg_file|reg_file[10][6]~q )))

	.dataa(\id_stage|reg_file|rd_data2~69_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[10][6]~q ),
	.datad(\id_stage|reg_file|reg_file[11][6]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~70_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~70 .lut_mask = 16'hEA62;
defparam \id_stage|reg_file|rd_data2~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y3_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~81 (
// Equation(s):
// \id_stage|reg_file|rd_data2~81_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[6][6]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[4][6]~q  & !\if_id_buffer|ID_rs2_ind 
// [0]))))

	.dataa(\id_stage|reg_file|reg_file[6][6]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[4][6]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~81_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~81 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|rd_data2~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y3_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~82 (
// Equation(s):
// \id_stage|reg_file|rd_data2~82_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~81_combout  & ((\id_stage|reg_file|reg_file[7][6]~q ))) # (!\id_stage|reg_file|rd_data2~81_combout  & (\id_stage|reg_file|reg_file[5][6]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~81_combout ))))

	.dataa(\id_stage|reg_file|reg_file[5][6]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[7][6]~q ),
	.datad(\id_stage|reg_file|rd_data2~81_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~82_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~82 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y3_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~83 (
// Equation(s):
// \id_stage|reg_file|rd_data2~83_combout  = (\id_stage|reg_file|rd_data2[0]~16_combout  & ((\id_stage|reg_file|rd_data2~82_combout ) # ((\id_stage|reg_file|rd_data2[0]~17_combout )))) # (!\id_stage|reg_file|rd_data2[0]~16_combout  & 
// (((\id_stage|reg_file|reg_file[1][6]~q  & !\id_stage|reg_file|rd_data2[0]~17_combout ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.datab(\id_stage|reg_file|rd_data2~82_combout ),
	.datac(\id_stage|reg_file|reg_file[1][6]~q ),
	.datad(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~83_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~83 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|rd_data2~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y3_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~84 (
// Equation(s):
// \id_stage|reg_file|rd_data2~84_combout  = (\id_stage|reg_file|rd_data2~83_combout  & (((\id_stage|reg_file|reg_file[3][6]~q )) # (!\id_stage|reg_file|rd_data2[0]~17_combout ))) # (!\id_stage|reg_file|rd_data2~83_combout  & 
// (\id_stage|reg_file|rd_data2[0]~17_combout  & ((\id_stage|reg_file|reg_file[2][6]~q ))))

	.dataa(\id_stage|reg_file|rd_data2~83_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[3][6]~q ),
	.datad(\id_stage|reg_file|reg_file[2][6]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~84_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~84 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|rd_data2~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y11_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~71 (
// Equation(s):
// \id_stage|reg_file|rd_data2~71_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[25][6]~q )) # (!\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[17][6]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[25][6]~q ),
	.datac(\id_stage|reg_file|reg_file[17][6]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~71_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~71 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y11_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~72 (
// Equation(s):
// \id_stage|reg_file|rd_data2~72_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|rd_data2~71_combout  & ((\id_stage|reg_file|reg_file[29][6]~q ))) # (!\id_stage|reg_file|rd_data2~71_combout  & (\id_stage|reg_file|reg_file[21][6]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|rd_data2~71_combout ))))

	.dataa(\id_stage|reg_file|reg_file[21][6]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[29][6]~q ),
	.datad(\id_stage|reg_file|rd_data2~71_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~72_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~72 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y6_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~78 (
// Equation(s):
// \id_stage|reg_file|rd_data2~78_combout  = (\if_id_buffer|ID_rs2_ind [3] & (\if_id_buffer|ID_rs2_ind [2])) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|reg_file[23][6]~q ))) # (!\if_id_buffer|ID_rs2_ind [2] & 
// (\id_stage|reg_file|reg_file[19][6]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[19][6]~q ),
	.datad(\id_stage|reg_file|reg_file[23][6]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~78_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~78 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data2~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y6_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~79 (
// Equation(s):
// \id_stage|reg_file|rd_data2~79_combout  = (\id_stage|reg_file|rd_data2~78_combout  & (((\id_stage|reg_file|reg_file[31][6]~q )) # (!\if_id_buffer|ID_rs2_ind [3]))) # (!\id_stage|reg_file|rd_data2~78_combout  & (\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[27][6]~q ))))

	.dataa(\id_stage|reg_file|rd_data2~78_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[31][6]~q ),
	.datad(\id_stage|reg_file|reg_file[27][6]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~79_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~79 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|rd_data2~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y3_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~75 (
// Equation(s):
// \id_stage|reg_file|rd_data2~75_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[24][6]~q )) # (!\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[16][6]~q )))))

	.dataa(\id_stage|reg_file|reg_file[24][6]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[16][6]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~75_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~75 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|rd_data2~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y5_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~76 (
// Equation(s):
// \id_stage|reg_file|rd_data2~76_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|rd_data2~75_combout  & ((\id_stage|reg_file|reg_file[28][6]~q ))) # (!\id_stage|reg_file|rd_data2~75_combout  & (\id_stage|reg_file|reg_file[20][6]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|rd_data2~75_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[20][6]~q ),
	.datac(\id_stage|reg_file|reg_file[28][6]~q ),
	.datad(\id_stage|reg_file|rd_data2~75_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~76_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~76 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~73 (
// Equation(s):
// \id_stage|reg_file|rd_data2~73_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][6]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[18][6]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][6]~q ),
	.datac(\id_stage|reg_file|reg_file[18][6]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~73_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~73 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~74 (
// Equation(s):
// \id_stage|reg_file|rd_data2~74_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|rd_data2~73_combout  & ((\id_stage|reg_file|reg_file[30][6]~q ))) # (!\id_stage|reg_file|rd_data2~73_combout  & (\id_stage|reg_file|reg_file[26][6]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|rd_data2~73_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[26][6]~q ),
	.datac(\id_stage|reg_file|reg_file[30][6]~q ),
	.datad(\id_stage|reg_file|rd_data2~73_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~74_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~74 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y6_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~77 (
// Equation(s):
// \id_stage|reg_file|rd_data2~77_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~74_combout ) # (\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|rd_data2~76_combout  & 
// ((!\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\id_stage|reg_file|rd_data2~76_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|rd_data2~74_combout ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~77_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~77 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data2~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y6_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~80 (
// Equation(s):
// \id_stage|reg_file|rd_data2~80_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~77_combout  & ((\id_stage|reg_file|rd_data2~79_combout ))) # (!\id_stage|reg_file|rd_data2~77_combout  & (\id_stage|reg_file|rd_data2~72_combout )))) # 
// (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~77_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~72_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|rd_data2~79_combout ),
	.datad(\id_stage|reg_file|rd_data2~77_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~80_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~80 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y7_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~85 (
// Equation(s):
// \id_stage|reg_file|rd_data2~85_combout  = (\id_stage|reg_file|rd_data2[0]~13_combout  & (((\id_stage|reg_file|rd_data2[0]~10_combout )))) # (!\id_stage|reg_file|rd_data2[0]~13_combout  & ((\id_stage|reg_file|rd_data2[0]~10_combout  & 
// ((\id_stage|reg_file|rd_data2~80_combout ))) # (!\id_stage|reg_file|rd_data2[0]~10_combout  & (\id_stage|reg_file|rd_data2~84_combout ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.datab(\id_stage|reg_file|rd_data2~84_combout ),
	.datac(\id_stage|reg_file|rd_data2~80_combout ),
	.datad(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~85_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~85 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data2~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y7_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~88 (
// Equation(s):
// \id_stage|reg_file|rd_data2~88_combout  = (\id_stage|reg_file|rd_data2[0]~13_combout  & ((\id_stage|reg_file|rd_data2~85_combout  & (\id_stage|reg_file|rd_data2~87_combout )) # (!\id_stage|reg_file|rd_data2~85_combout  & 
// ((\id_stage|reg_file|rd_data2~70_combout ))))) # (!\id_stage|reg_file|rd_data2[0]~13_combout  & (((\id_stage|reg_file|rd_data2~85_combout ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.datab(\id_stage|reg_file|rd_data2~87_combout ),
	.datac(\id_stage|reg_file|rd_data2~70_combout ),
	.datad(\id_stage|reg_file|rd_data2~85_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~88_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~88 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data2~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y7_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~89 (
// Equation(s):
// \id_stage|reg_file|rd_data2~89_combout  = (\id_stage|reg_file|rd_data2~25_combout  & (\wb_stage|wdata_to_reg_file[6]~3_combout  & ((\id_stage|reg_file|always2~2_combout )))) # (!\id_stage|reg_file|rd_data2~25_combout  & 
// ((\id_stage|reg_file|rd_data2~88_combout ) # ((\wb_stage|wdata_to_reg_file[6]~3_combout  & \id_stage|reg_file|always2~2_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~25_combout ),
	.datab(\wb_stage|wdata_to_reg_file[6]~3_combout ),
	.datac(\id_stage|reg_file|rd_data2~88_combout ),
	.datad(\id_stage|reg_file|always2~2_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~89_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~89 .lut_mask = 16'hDC50;
defparam \id_stage|reg_file|rd_data2~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y7_N31
dffeas \id_stage|reg_file|rd_data2[6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data2~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2[6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y11_N26
cycloneive_lcell_comb \id_ex_buffer|EX_rs2~3 (
// Equation(s):
// \id_ex_buffer|EX_rs2~3_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\id_stage|reg_file|rd_data2 [6] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\id_stage|SDU|id_ex_flush~7_combout ),
	.datab(\rst~input_o ),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\id_stage|reg_file|rd_data2 [6]),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs2~3_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2~3 .lut_mask = 16'h8A00;
defparam \id_ex_buffer|EX_rs2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y11_N27
dffeas \id_ex_buffer|EX_rs2[6] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs2~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2[6] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y4_N2
cycloneive_lcell_comb \id_ex_buffer|EX_Immed~18 (
// Equation(s):
// \id_ex_buffer|EX_Immed~18_combout  = (\id_ex_buffer|EX_Immed~14_combout  & \if_id_buffer|ID_INST [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_ex_buffer|EX_Immed~14_combout ),
	.datad(\if_id_buffer|ID_INST [6]),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_Immed~18_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed~18 .lut_mask = 16'hF000;
defparam \id_ex_buffer|EX_Immed~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y5_N27
dffeas \id_ex_buffer|EX_Immed[6] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer|EX_Immed~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_Immed [6]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed[6] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_Immed[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y5_N26
cycloneive_lcell_comb \ex_stage|alu_oper2|out~10 (
// Equation(s):
// \ex_stage|alu_oper2|out~10_combout  = (\id_ex_buffer|EX_is_oper2_immed~q  & (\id_ex_buffer|EX_Immed [6] & !\FA|Equal0~1_combout ))

	.dataa(gnd),
	.datab(\id_ex_buffer|EX_is_oper2_immed~q ),
	.datac(\id_ex_buffer|EX_Immed [6]),
	.datad(\FA|Equal0~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~10_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~10 .lut_mask = 16'h00C0;
defparam \ex_stage|alu_oper2|out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y5_N24
cycloneive_lcell_comb \ex_stage|alu_oper2|out~9 (
// Equation(s):
// \ex_stage|alu_oper2|out~9_combout  = (\ex_stage|alu_oper2|sel2|out~0_combout  & ((\FB|forwardB[0]~8_combout  & ((\wb_stage|wdata_to_reg_file[6]~3_combout ))) # (!\FB|forwardB[0]~8_combout  & (\ex_mem_buffer|MEM_ALU_OUT [6]))))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [6]),
	.datab(\wb_stage|wdata_to_reg_file[6]~3_combout ),
	.datac(\ex_stage|alu_oper2|sel2|out~0_combout ),
	.datad(\FB|forwardB[0]~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~9_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~9 .lut_mask = 16'hC0A0;
defparam \ex_stage|alu_oper2|out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y5_N30
cycloneive_lcell_comb \ex_stage|alu_oper2|out~11 (
// Equation(s):
// \ex_stage|alu_oper2|out~11_combout  = (\ex_stage|alu_oper2|out~10_combout ) # ((\ex_stage|alu_oper2|out~9_combout ) # ((\FB|forwardB[2]~9_combout  & \id_ex_buffer|EX_rs2 [6])))

	.dataa(\FB|forwardB[2]~9_combout ),
	.datab(\id_ex_buffer|EX_rs2 [6]),
	.datac(\ex_stage|alu_oper2|out~10_combout ),
	.datad(\ex_stage|alu_oper2|out~9_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~11_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~11 .lut_mask = 16'hFFF8;
defparam \ex_stage|alu_oper2|out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y5_N12
cycloneive_lcell_comb \id_ex_buffer|EX_Immed~23 (
// Equation(s):
// \id_ex_buffer|EX_Immed~23_combout  = (\if_id_buffer|ID_INST [7] & \id_ex_buffer|EX_Immed~14_combout )

	.dataa(\if_id_buffer|ID_INST [7]),
	.datab(gnd),
	.datac(\id_ex_buffer|EX_Immed~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_Immed~23_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed~23 .lut_mask = 16'hA0A0;
defparam \id_ex_buffer|EX_Immed~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y5_N13
dffeas \id_ex_buffer|EX_Immed[7] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_Immed~23_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_Immed [7]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed[7] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_Immed[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N10
cycloneive_lcell_comb \ex_stage|alu_oper2|out~26 (
// Equation(s):
// \ex_stage|alu_oper2|out~26_combout  = (\id_ex_buffer|EX_is_oper2_immed~q  & (\id_ex_buffer|EX_Immed [7] & !\FA|Equal0~1_combout ))

	.dataa(gnd),
	.datab(\id_ex_buffer|EX_is_oper2_immed~q ),
	.datac(\id_ex_buffer|EX_Immed [7]),
	.datad(\FA|Equal0~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~26_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~26 .lut_mask = 16'h00C0;
defparam \ex_stage|alu_oper2|out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N24
cycloneive_lcell_comb \ex_stage|alu_oper2|out~25 (
// Equation(s):
// \ex_stage|alu_oper2|out~25_combout  = (\ex_stage|alu_oper2|sel2|out~0_combout  & ((\FB|forwardB[0]~8_combout  & (\wb_stage|wdata_to_reg_file[7]~9_combout )) # (!\FB|forwardB[0]~8_combout  & ((\ex_mem_buffer|MEM_ALU_OUT [7])))))

	.dataa(\wb_stage|wdata_to_reg_file[7]~9_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [7]),
	.datac(\ex_stage|alu_oper2|sel2|out~0_combout ),
	.datad(\FB|forwardB[0]~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~25_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~25 .lut_mask = 16'hA0C0;
defparam \ex_stage|alu_oper2|out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N2
cycloneive_lcell_comb \ex_stage|alu_oper2|out~27 (
// Equation(s):
// \ex_stage|alu_oper2|out~27_combout  = (\ex_stage|alu_oper2|out~26_combout ) # ((\ex_stage|alu_oper2|out~25_combout ) # ((\id_ex_buffer|EX_rs2 [7] & \FB|forwardB[2]~9_combout )))

	.dataa(\ex_stage|alu_oper2|out~26_combout ),
	.datab(\id_ex_buffer|EX_rs2 [7]),
	.datac(\FB|forwardB[2]~9_combout ),
	.datad(\ex_stage|alu_oper2|out~25_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~27_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~27 .lut_mask = 16'hFFEA;
defparam \ex_stage|alu_oper2|out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y5_N18
cycloneive_lcell_comb \id_ex_buffer|EX_Immed~24 (
// Equation(s):
// \id_ex_buffer|EX_Immed~24_combout  = (\if_id_buffer|ID_INST [5] & \id_ex_buffer|EX_Immed~14_combout )

	.dataa(gnd),
	.datab(\if_id_buffer|ID_INST [5]),
	.datac(\id_ex_buffer|EX_Immed~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_Immed~24_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed~24 .lut_mask = 16'hC0C0;
defparam \id_ex_buffer|EX_Immed~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y5_N19
dffeas \id_ex_buffer|EX_Immed[5] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_Immed~24_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_Immed [5]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed[5] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_Immed[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N4
cycloneive_lcell_comb \ex_stage|alu_oper2|out~43 (
// Equation(s):
// \ex_stage|alu_oper2|out~43_combout  = (\id_ex_buffer|EX_is_oper2_immed~q  & (!\FA|Equal0~1_combout  & \id_ex_buffer|EX_Immed [5]))

	.dataa(\id_ex_buffer|EX_is_oper2_immed~q ),
	.datab(\FA|Equal0~1_combout ),
	.datac(gnd),
	.datad(\id_ex_buffer|EX_Immed [5]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~43_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~43 .lut_mask = 16'h2200;
defparam \ex_stage|alu_oper2|out~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~317 (
// Equation(s):
// \id_stage|reg_file|rd_data2~317_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1]) # ((\id_stage|reg_file|reg_file[13][5]~q )))) # (!\if_id_buffer|ID_rs2_ind [0] & (!\if_id_buffer|ID_rs2_ind [1] & 
// (\id_stage|reg_file|reg_file[12][5]~q )))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[12][5]~q ),
	.datad(\id_stage|reg_file|reg_file[13][5]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~317_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~317 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|rd_data2~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~318 (
// Equation(s):
// \id_stage|reg_file|rd_data2~318_combout  = (\id_stage|reg_file|rd_data2~317_combout  & (((\id_stage|reg_file|reg_file[15][5]~q )) # (!\if_id_buffer|ID_rs2_ind [1]))) # (!\id_stage|reg_file|rd_data2~317_combout  & (\if_id_buffer|ID_rs2_ind [1] & 
// (\id_stage|reg_file|reg_file[14][5]~q )))

	.dataa(\id_stage|reg_file|rd_data2~317_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[14][5]~q ),
	.datad(\id_stage|reg_file|reg_file[15][5]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~318_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~318 .lut_mask = 16'hEA62;
defparam \id_stage|reg_file|rd_data2~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y9_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~307 (
// Equation(s):
// \id_stage|reg_file|rd_data2~307_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[23][5]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[19][5]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[23][5]~q ),
	.datac(\id_stage|reg_file|reg_file[19][5]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~307_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~307 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y9_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~308 (
// Equation(s):
// \id_stage|reg_file|rd_data2~308_combout  = (\id_stage|reg_file|rd_data2~307_combout  & (((\id_stage|reg_file|reg_file[31][5]~q ) # (!\if_id_buffer|ID_rs2_ind [3])))) # (!\id_stage|reg_file|rd_data2~307_combout  & (\id_stage|reg_file|reg_file[27][5]~q  & 
// ((\if_id_buffer|ID_rs2_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[27][5]~q ),
	.datab(\id_stage|reg_file|rd_data2~307_combout ),
	.datac(\id_stage|reg_file|reg_file[31][5]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~308_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~308 .lut_mask = 16'hE2CC;
defparam \id_stage|reg_file|rd_data2~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y12_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~302 (
// Equation(s):
// \id_stage|reg_file|rd_data2~302_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[25][5]~q )) # (!\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[17][5]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[25][5]~q ),
	.datac(\id_stage|reg_file|reg_file[17][5]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~302_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~302 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y11_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~303 (
// Equation(s):
// \id_stage|reg_file|rd_data2~303_combout  = (\id_stage|reg_file|rd_data2~302_combout  & (((\id_stage|reg_file|reg_file[29][5]~q )) # (!\if_id_buffer|ID_rs2_ind [2]))) # (!\id_stage|reg_file|rd_data2~302_combout  & (\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[21][5]~q ))))

	.dataa(\id_stage|reg_file|rd_data2~302_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[29][5]~q ),
	.datad(\id_stage|reg_file|reg_file[21][5]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~303_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~303 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|rd_data2~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y10_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~304 (
// Equation(s):
// \id_stage|reg_file|rd_data2~304_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[24][5]~q )) # (!\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[16][5]~q )))))

	.dataa(\id_stage|reg_file|reg_file[24][5]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[16][5]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~304_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~304 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|rd_data2~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y9_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~305 (
// Equation(s):
// \id_stage|reg_file|rd_data2~305_combout  = (\id_stage|reg_file|rd_data2~304_combout  & (((\id_stage|reg_file|reg_file[28][5]~q )) # (!\if_id_buffer|ID_rs2_ind [2]))) # (!\id_stage|reg_file|rd_data2~304_combout  & (\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[20][5]~q ))))

	.dataa(\id_stage|reg_file|rd_data2~304_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[28][5]~q ),
	.datad(\id_stage|reg_file|reg_file[20][5]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~305_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~305 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|rd_data2~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y9_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~306 (
// Equation(s):
// \id_stage|reg_file|rd_data2~306_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~303_combout ) # ((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~305_combout  & 
// !\if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|rd_data2~303_combout ),
	.datac(\id_stage|reg_file|rd_data2~305_combout ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~306_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~306 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|rd_data2~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~300 (
// Equation(s):
// \id_stage|reg_file|rd_data2~300_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][5]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[18][5]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][5]~q ),
	.datac(\id_stage|reg_file|reg_file[18][5]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~300_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~300 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y12_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~301 (
// Equation(s):
// \id_stage|reg_file|rd_data2~301_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|rd_data2~300_combout  & (\id_stage|reg_file|reg_file[30][5]~q )) # (!\id_stage|reg_file|rd_data2~300_combout  & ((\id_stage|reg_file|reg_file[26][5]~q ))))) # 
// (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|rd_data2~300_combout ))))

	.dataa(\id_stage|reg_file|reg_file[30][5]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[26][5]~q ),
	.datad(\id_stage|reg_file|rd_data2~300_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~301_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~301 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data2~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y9_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~309 (
// Equation(s):
// \id_stage|reg_file|rd_data2~309_combout  = (\id_stage|reg_file|rd_data2~306_combout  & ((\id_stage|reg_file|rd_data2~308_combout ) # ((!\if_id_buffer|ID_rs2_ind [1])))) # (!\id_stage|reg_file|rd_data2~306_combout  & 
// (((\id_stage|reg_file|rd_data2~301_combout  & \if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\id_stage|reg_file|rd_data2~308_combout ),
	.datab(\id_stage|reg_file|rd_data2~306_combout ),
	.datac(\id_stage|reg_file|rd_data2~301_combout ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~309_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~309 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|rd_data2~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y7_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~310 (
// Equation(s):
// \id_stage|reg_file|rd_data2~310_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0]) # ((\id_stage|reg_file|reg_file[10][5]~q )))) # (!\if_id_buffer|ID_rs2_ind [1] & (!\if_id_buffer|ID_rs2_ind [0] & 
// (\id_stage|reg_file|reg_file[8][5]~q )))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[8][5]~q ),
	.datad(\id_stage|reg_file|reg_file[10][5]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~310_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~310 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|rd_data2~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~311 (
// Equation(s):
// \id_stage|reg_file|rd_data2~311_combout  = (\id_stage|reg_file|rd_data2~310_combout  & (((\id_stage|reg_file|reg_file[11][5]~q ) # (!\if_id_buffer|ID_rs2_ind [0])))) # (!\id_stage|reg_file|rd_data2~310_combout  & (\id_stage|reg_file|reg_file[9][5]~q  & 
// ((\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\id_stage|reg_file|rd_data2~310_combout ),
	.datab(\id_stage|reg_file|reg_file[9][5]~q ),
	.datac(\id_stage|reg_file|reg_file[11][5]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~311_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~311 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|rd_data2~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y8_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~312 (
// Equation(s):
// \id_stage|reg_file|rd_data2~312_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[5][5]~q )) # (!\if_id_buffer|ID_rs2_ind [0] & 
// ((\id_stage|reg_file|reg_file[4][5]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[5][5]~q ),
	.datac(\id_stage|reg_file|reg_file[4][5]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~312_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~312 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y9_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~313 (
// Equation(s):
// \id_stage|reg_file|rd_data2~313_combout  = (\id_stage|reg_file|rd_data2~312_combout  & (((\id_stage|reg_file|reg_file[7][5]~q )) # (!\if_id_buffer|ID_rs2_ind [1]))) # (!\id_stage|reg_file|rd_data2~312_combout  & (\if_id_buffer|ID_rs2_ind [1] & 
// ((\id_stage|reg_file|reg_file[6][5]~q ))))

	.dataa(\id_stage|reg_file|rd_data2~312_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[7][5]~q ),
	.datad(\id_stage|reg_file|reg_file[6][5]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~313_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~313 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|rd_data2~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~314 (
// Equation(s):
// \id_stage|reg_file|rd_data2~314_combout  = (\id_stage|reg_file|rd_data2[0]~17_combout  & ((\id_stage|reg_file|reg_file[2][5]~q ) # ((\id_stage|reg_file|rd_data2[0]~16_combout )))) # (!\id_stage|reg_file|rd_data2[0]~17_combout  & 
// (((\id_stage|reg_file|reg_file[1][5]~q  & !\id_stage|reg_file|rd_data2[0]~16_combout ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.datab(\id_stage|reg_file|reg_file[2][5]~q ),
	.datac(\id_stage|reg_file|reg_file[1][5]~q ),
	.datad(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~314_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~314 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|rd_data2~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y9_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~315 (
// Equation(s):
// \id_stage|reg_file|rd_data2~315_combout  = (\id_stage|reg_file|rd_data2[0]~16_combout  & ((\id_stage|reg_file|rd_data2~314_combout  & ((\id_stage|reg_file|reg_file[3][5]~q ))) # (!\id_stage|reg_file|rd_data2~314_combout  & 
// (\id_stage|reg_file|rd_data2~313_combout )))) # (!\id_stage|reg_file|rd_data2[0]~16_combout  & (((\id_stage|reg_file|rd_data2~314_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~313_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.datac(\id_stage|reg_file|reg_file[3][5]~q ),
	.datad(\id_stage|reg_file|rd_data2~314_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~315_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~315 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y9_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~316 (
// Equation(s):
// \id_stage|reg_file|rd_data2~316_combout  = (\id_stage|reg_file|rd_data2[0]~13_combout  & ((\id_stage|reg_file|rd_data2~311_combout ) # ((\id_stage|reg_file|rd_data2[0]~10_combout )))) # (!\id_stage|reg_file|rd_data2[0]~13_combout  & 
// (((!\id_stage|reg_file|rd_data2[0]~10_combout  & \id_stage|reg_file|rd_data2~315_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~311_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.datac(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.datad(\id_stage|reg_file|rd_data2~315_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~316_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~316 .lut_mask = 16'hCBC8;
defparam \id_stage|reg_file|rd_data2~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y9_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~319 (
// Equation(s):
// \id_stage|reg_file|rd_data2~319_combout  = (\id_stage|reg_file|rd_data2[0]~10_combout  & ((\id_stage|reg_file|rd_data2~316_combout  & (\id_stage|reg_file|rd_data2~318_combout )) # (!\id_stage|reg_file|rd_data2~316_combout  & 
// ((\id_stage|reg_file|rd_data2~309_combout ))))) # (!\id_stage|reg_file|rd_data2[0]~10_combout  & (((\id_stage|reg_file|rd_data2~316_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~318_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.datac(\id_stage|reg_file|rd_data2~309_combout ),
	.datad(\id_stage|reg_file|rd_data2~316_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~319_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~319 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data2~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~320 (
// Equation(s):
// \id_stage|reg_file|rd_data2~320_combout  = (\id_stage|reg_file|always2~2_combout  & ((\wb_stage|wdata_to_reg_file[5]~15_combout ) # ((!\id_stage|reg_file|rd_data2~25_combout  & \id_stage|reg_file|rd_data2~319_combout )))) # 
// (!\id_stage|reg_file|always2~2_combout  & (((!\id_stage|reg_file|rd_data2~25_combout  & \id_stage|reg_file|rd_data2~319_combout ))))

	.dataa(\id_stage|reg_file|always2~2_combout ),
	.datab(\wb_stage|wdata_to_reg_file[5]~15_combout ),
	.datac(\id_stage|reg_file|rd_data2~25_combout ),
	.datad(\id_stage|reg_file|rd_data2~319_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~320_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~320 .lut_mask = 16'h8F88;
defparam \id_stage|reg_file|rd_data2~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y9_N29
dffeas \id_stage|reg_file|rd_data2[5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data2~320_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2[5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y8_N4
cycloneive_lcell_comb \id_ex_buffer|EX_rs2~14 (
// Equation(s):
// \id_ex_buffer|EX_rs2~14_combout  = (\id_stage|reg_file|rd_data2 [5] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\rst~input_o ),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\id_stage|reg_file|rd_data2 [5]),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs2~14_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2~14 .lut_mask = 16'hB000;
defparam \id_ex_buffer|EX_rs2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y8_N5
dffeas \id_ex_buffer|EX_rs2[5] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs2~14_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2[5] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y6_N10
cycloneive_lcell_comb \ex_stage|alu_oper2|out~42 (
// Equation(s):
// \ex_stage|alu_oper2|out~42_combout  = (\ex_stage|alu_oper2|sel2|out~0_combout  & ((\FB|forwardB[0]~8_combout  & (\wb_stage|wdata_to_reg_file[5]~15_combout )) # (!\FB|forwardB[0]~8_combout  & ((\ex_mem_buffer|MEM_ALU_OUT [5])))))

	.dataa(\wb_stage|wdata_to_reg_file[5]~15_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [5]),
	.datac(\ex_stage|alu_oper2|sel2|out~0_combout ),
	.datad(\FB|forwardB[0]~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~42_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~42 .lut_mask = 16'hA0C0;
defparam \ex_stage|alu_oper2|out~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y6_N8
cycloneive_lcell_comb \ex_stage|alu_oper2|out~44 (
// Equation(s):
// \ex_stage|alu_oper2|out~44_combout  = (\ex_stage|alu_oper2|out~43_combout ) # ((\ex_stage|alu_oper2|out~42_combout ) # ((\id_ex_buffer|EX_rs2 [5] & \FB|forwardB[2]~9_combout )))

	.dataa(\ex_stage|alu_oper2|out~43_combout ),
	.datab(\id_ex_buffer|EX_rs2 [5]),
	.datac(\FB|forwardB[2]~9_combout ),
	.datad(\ex_stage|alu_oper2|out~42_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~44_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~44 .lut_mask = 16'hFFEA;
defparam \ex_stage|alu_oper2|out~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y7_N2
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~16 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~16_combout  = (\ex_stage|alu_oper2|out~11_combout ) # ((\ex_stage|alu_oper2|out~27_combout ) # ((\ex_stage|alu_oper2|out~19_combout ) # (\ex_stage|alu_oper2|out~44_combout )))

	.dataa(\ex_stage|alu_oper2|out~11_combout ),
	.datab(\ex_stage|alu_oper2|out~27_combout ),
	.datac(\ex_stage|alu_oper2|out~19_combout ),
	.datad(\ex_stage|alu_oper2|out~44_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~16 .lut_mask = 16'hFFFE;
defparam \ex_stage|alu|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y7_N8
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~25 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~25_combout  = (\ex_stage|alu|ShiftLeft0~17_combout ) # (\ex_stage|alu|ShiftLeft0~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu|ShiftLeft0~17_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~16_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~25 .lut_mask = 16'hFFF0;
defparam \ex_stage|alu|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y7_N0
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~37 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~37_combout  = (\ex_stage|alu|ShiftLeft0~19_combout ) # ((\ex_stage|alu|ShiftLeft0~18_combout ) # ((\ex_stage|alu|ShiftLeft0~25_combout ) # (\ex_stage|alu|ShiftLeft0~24_combout )))

	.dataa(\ex_stage|alu|ShiftLeft0~19_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~18_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~25_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~24_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~37 .lut_mask = 16'hFFFE;
defparam \ex_stage|alu|ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y10_N8
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~65 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~65_combout  = (!\ex_stage|alu_oper2|out~41_combout  & (!\ex_stage|alu_oper2|out~32_combout  & \ex_stage|alu_oper2|out~35_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper2|out~41_combout ),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(\ex_stage|alu_oper2|out~35_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~65_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~65 .lut_mask = 16'h0300;
defparam \ex_stage|alu|ShiftLeft0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y11_N20
cycloneive_lcell_comb \ex_stage|alu|Mux18~0 (
// Equation(s):
// \ex_stage|alu|Mux18~0_combout  = (!\ex_stage|alu|ShiftLeft0~37_combout  & (\ex_stage|alu|ShiftLeft0~65_combout  & (!\ex_stage|alu_oper2|out~38_combout  & \ex_stage|alu_oper1|out [0])))

	.dataa(\ex_stage|alu|ShiftLeft0~37_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~65_combout ),
	.datac(\ex_stage|alu_oper2|out~38_combout ),
	.datad(\ex_stage|alu_oper1|out [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux18~0 .lut_mask = 16'h0400;
defparam \ex_stage|alu|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y4_N30
cycloneive_lcell_comb \if_id_buffer|ID_PC~19 (
// Equation(s):
// \if_id_buffer|ID_PC~19_combout  = (!\id_stage|SDU|if_id_flush~0_combout  & !\if_stage|pc_reg|addr_out [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|SDU|if_id_flush~0_combout ),
	.datad(\if_stage|pc_reg|addr_out [19]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~19_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~19 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y4_N31
dffeas \if_id_buffer|ID_PC[19] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~19_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [19]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[19] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N26
cycloneive_lcell_comb \id_ex_buffer|EX_PC~19 (
// Equation(s):
// \id_ex_buffer|EX_PC~19_combout  = (\if_id_buffer|ID_PC [19] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\rst~input_o ),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\if_id_buffer|ID_PC [19]),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_PC~19_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_PC~19 .lut_mask = 16'hB000;
defparam \id_ex_buffer|EX_PC~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y4_N27
dffeas \id_ex_buffer|EX_PC[19] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PC~19_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PC [19]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PC[19] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PC[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N12
cycloneive_lcell_comb \ex_stage|alu_oper1|out~38 (
// Equation(s):
// \ex_stage|alu_oper1|out~38_combout  = (\id_ex_buffer|EX_PC [19] & (\ex_stage|Equal1~0_combout  & (\FA|Equal0~0_combout  & \id_ex_buffer|EX_opcode [6])))

	.dataa(\id_ex_buffer|EX_PC [19]),
	.datab(\ex_stage|Equal1~0_combout ),
	.datac(\FA|Equal0~0_combout ),
	.datad(\id_ex_buffer|EX_opcode [6]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out~38_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out~38 .lut_mask = 16'h8000;
defparam \ex_stage|alu_oper1|out~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y10_N15
dffeas \id_stage|reg_file|reg_file[14][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y10_N11
dffeas \id_stage|reg_file|reg_file[12][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y10_N25
dffeas \id_stage|reg_file|reg_file[13][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~422 (
// Equation(s):
// \id_stage|reg_file|rd_data1~422_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|reg_file[13][19]~q ) # (\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|reg_file[12][19]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\id_stage|reg_file|reg_file[12][19]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[13][19]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~422_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~422 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y10_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~423 (
// Equation(s):
// \id_stage|reg_file|rd_data1~423_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~422_combout  & (\id_stage|reg_file|reg_file[15][19]~q )) # (!\id_stage|reg_file|rd_data1~422_combout  & ((\id_stage|reg_file|reg_file[14][19]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|rd_data1~422_combout ))))

	.dataa(\id_stage|reg_file|reg_file[15][19]~q ),
	.datab(\id_stage|reg_file|reg_file[14][19]~q ),
	.datac(\if_id_buffer|ID_rs1_ind [1]),
	.datad(\id_stage|reg_file|rd_data1~422_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~423_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~423 .lut_mask = 16'hAFC0;
defparam \id_stage|reg_file|rd_data1~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y7_N27
dffeas \id_stage|reg_file|reg_file[11][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y7_N27
dffeas \id_stage|reg_file|reg_file[10][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y7_N1
dffeas \id_stage|reg_file|reg_file[8][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y7_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~415 (
// Equation(s):
// \id_stage|reg_file|rd_data1~415_combout  = (\if_id_buffer|ID_rs1_ind [0] & (\if_id_buffer|ID_rs1_ind [1])) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[10][19]~q )) # (!\if_id_buffer|ID_rs1_ind [1] & 
// ((\id_stage|reg_file|reg_file[8][19]~q )))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[10][19]~q ),
	.datad(\id_stage|reg_file|reg_file[8][19]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~415_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~415 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|rd_data1~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y7_N13
dffeas \id_stage|reg_file|reg_file[9][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~416 (
// Equation(s):
// \id_stage|reg_file|rd_data1~416_combout  = (\id_stage|reg_file|rd_data1~415_combout  & ((\id_stage|reg_file|reg_file[11][19]~q ) # ((!\if_id_buffer|ID_rs1_ind [0])))) # (!\id_stage|reg_file|rd_data1~415_combout  & (((\id_stage|reg_file|reg_file[9][19]~q  
// & \if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[11][19]~q ),
	.datab(\id_stage|reg_file|rd_data1~415_combout ),
	.datac(\id_stage|reg_file|reg_file[9][19]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~416_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~416 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|rd_data1~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y9_N17
dffeas \id_stage|reg_file|reg_file[3][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y9_N31
dffeas \id_stage|reg_file|reg_file[7][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y8_N11
dffeas \id_stage|reg_file|reg_file[6][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y8_N29
dffeas \id_stage|reg_file|reg_file[4][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y8_N13
dffeas \id_stage|reg_file|reg_file[5][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~417 (
// Equation(s):
// \id_stage|reg_file|rd_data1~417_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[5][19]~q ))) # (!\if_id_buffer|ID_rs1_ind [0] 
// & (\id_stage|reg_file|reg_file[4][19]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[4][19]~q ),
	.datac(\id_stage|reg_file|reg_file[5][19]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~417_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~417 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y8_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~418 (
// Equation(s):
// \id_stage|reg_file|rd_data1~418_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~417_combout  & (\id_stage|reg_file|reg_file[7][19]~q )) # (!\id_stage|reg_file|rd_data1~417_combout  & ((\id_stage|reg_file|reg_file[6][19]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|rd_data1~417_combout ))))

	.dataa(\id_stage|reg_file|reg_file[7][19]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[6][19]~q ),
	.datad(\id_stage|reg_file|rd_data1~417_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~418_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~418 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y5_N11
dffeas \id_stage|reg_file|reg_file[1][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y5_N27
dffeas \id_stage|reg_file|reg_file[2][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y5_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~419 (
// Equation(s):
// \id_stage|reg_file|rd_data1~419_combout  = (\id_stage|reg_file|rd_data1[16]~17_combout  & (((\id_stage|reg_file|rd_data1[16]~14_combout )))) # (!\id_stage|reg_file|rd_data1[16]~17_combout  & ((\id_stage|reg_file|rd_data1[16]~14_combout  & 
// ((\id_stage|reg_file|reg_file[2][19]~q ))) # (!\id_stage|reg_file|rd_data1[16]~14_combout  & (\id_stage|reg_file|reg_file[1][19]~q ))))

	.dataa(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.datab(\id_stage|reg_file|reg_file[1][19]~q ),
	.datac(\id_stage|reg_file|reg_file[2][19]~q ),
	.datad(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~419_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~419 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y6_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~420 (
// Equation(s):
// \id_stage|reg_file|rd_data1~420_combout  = (\id_stage|reg_file|rd_data1[16]~17_combout  & ((\id_stage|reg_file|rd_data1~419_combout  & (\id_stage|reg_file|reg_file[3][19]~q )) # (!\id_stage|reg_file|rd_data1~419_combout  & 
// ((\id_stage|reg_file|rd_data1~418_combout ))))) # (!\id_stage|reg_file|rd_data1[16]~17_combout  & (((\id_stage|reg_file|rd_data1~419_combout ))))

	.dataa(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.datab(\id_stage|reg_file|reg_file[3][19]~q ),
	.datac(\id_stage|reg_file|rd_data1~418_combout ),
	.datad(\id_stage|reg_file|rd_data1~419_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~420_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~420 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data1~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y6_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~421 (
// Equation(s):
// \id_stage|reg_file|rd_data1~421_combout  = (\id_stage|reg_file|rd_data1[16]~13_combout  & (((\id_stage|reg_file|rd_data1[16]~2_combout )))) # (!\id_stage|reg_file|rd_data1[16]~13_combout  & ((\id_stage|reg_file|rd_data1[16]~2_combout  & 
// (\id_stage|reg_file|rd_data1~416_combout )) # (!\id_stage|reg_file|rd_data1[16]~2_combout  & ((\id_stage|reg_file|rd_data1~420_combout )))))

	.dataa(\id_stage|reg_file|rd_data1~416_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.datac(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datad(\id_stage|reg_file|rd_data1~420_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~421_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~421 .lut_mask = 16'hE3E0;
defparam \id_stage|reg_file|rd_data1~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y12_N9
dffeas \id_stage|reg_file|reg_file[26][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y12_N19
dffeas \id_stage|reg_file|reg_file[18][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y12_N13
dffeas \id_stage|reg_file|reg_file[22][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~405 (
// Equation(s):
// \id_stage|reg_file|rd_data1~405_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[22][19]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[18][19]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[18][19]~q ),
	.datac(\id_stage|reg_file|reg_file[22][19]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~405_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~405 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y12_N19
dffeas \id_stage|reg_file|reg_file[30][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y12_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~406 (
// Equation(s):
// \id_stage|reg_file|rd_data1~406_combout  = (\id_stage|reg_file|rd_data1~405_combout  & (((\id_stage|reg_file|reg_file[30][19]~q ) # (!\if_id_buffer|ID_rs1_ind [3])))) # (!\id_stage|reg_file|rd_data1~405_combout  & (\id_stage|reg_file|reg_file[26][19]~q  & 
// ((\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[26][19]~q ),
	.datab(\id_stage|reg_file|rd_data1~405_combout ),
	.datac(\id_stage|reg_file|reg_file[30][19]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~406_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~406 .lut_mask = 16'hE2CC;
defparam \id_stage|reg_file|rd_data1~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y9_N31
dffeas \id_stage|reg_file|reg_file[19][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y9_N9
dffeas \id_stage|reg_file|reg_file[23][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y9_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~412 (
// Equation(s):
// \id_stage|reg_file|rd_data1~412_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[23][19]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[19][19]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[19][19]~q ),
	.datac(\id_stage|reg_file|reg_file[23][19]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~412_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~412 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y9_N5
dffeas \id_stage|reg_file|reg_file[27][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y9_N19
dffeas \id_stage|reg_file|reg_file[31][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y9_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~413 (
// Equation(s):
// \id_stage|reg_file|rd_data1~413_combout  = (\id_stage|reg_file|rd_data1~412_combout  & (((\id_stage|reg_file|reg_file[31][19]~q )) # (!\if_id_buffer|ID_rs1_ind [3]))) # (!\id_stage|reg_file|rd_data1~412_combout  & (\if_id_buffer|ID_rs1_ind [3] & 
// (\id_stage|reg_file|reg_file[27][19]~q )))

	.dataa(\id_stage|reg_file|rd_data1~412_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[27][19]~q ),
	.datad(\id_stage|reg_file|reg_file[31][19]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~413_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~413 .lut_mask = 16'hEA62;
defparam \id_stage|reg_file|rd_data1~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y9_N7
dffeas \id_stage|reg_file|reg_file[28][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y9_N15
dffeas \id_stage|reg_file|reg_file[16][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y9_N1
dffeas \id_stage|reg_file|reg_file[24][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y9_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~409 (
// Equation(s):
// \id_stage|reg_file|rd_data1~409_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[24][19]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[16][19]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[16][19]~q ),
	.datac(\id_stage|reg_file|reg_file[24][19]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~409_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~409 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y9_N13
dffeas \id_stage|reg_file|reg_file[20][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y9_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~410 (
// Equation(s):
// \id_stage|reg_file|rd_data1~410_combout  = (\id_stage|reg_file|rd_data1~409_combout  & ((\id_stage|reg_file|reg_file[28][19]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|rd_data1~409_combout  & (((\id_stage|reg_file|reg_file[20][19]~q  
// & \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[28][19]~q ),
	.datab(\id_stage|reg_file|rd_data1~409_combout ),
	.datac(\id_stage|reg_file|reg_file[20][19]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~410_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~410 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|rd_data1~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y12_N7
dffeas \id_stage|reg_file|reg_file[29][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y12_N11
dffeas \id_stage|reg_file|reg_file[17][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y12_N29
dffeas \id_stage|reg_file|reg_file[25][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y12_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~407 (
// Equation(s):
// \id_stage|reg_file|rd_data1~407_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[25][19]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[17][19]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[17][19]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[25][19]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~407_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~407 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y12_N29
dffeas \id_stage|reg_file|reg_file[21][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y12_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~408 (
// Equation(s):
// \id_stage|reg_file|rd_data1~408_combout  = (\id_stage|reg_file|rd_data1~407_combout  & ((\id_stage|reg_file|reg_file[29][19]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|rd_data1~407_combout  & (((\id_stage|reg_file|reg_file[21][19]~q  
// & \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[29][19]~q ),
	.datab(\id_stage|reg_file|rd_data1~407_combout ),
	.datac(\id_stage|reg_file|reg_file[21][19]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~408_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~408 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|rd_data1~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y6_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~411 (
// Equation(s):
// \id_stage|reg_file|rd_data1~411_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1]) # ((\id_stage|reg_file|rd_data1~408_combout )))) # (!\if_id_buffer|ID_rs1_ind [0] & (!\if_id_buffer|ID_rs1_ind [1] & 
// (\id_stage|reg_file|rd_data1~410_combout )))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|rd_data1~410_combout ),
	.datad(\id_stage|reg_file|rd_data1~408_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~411_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~411 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|rd_data1~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y6_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~414 (
// Equation(s):
// \id_stage|reg_file|rd_data1~414_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~411_combout  & ((\id_stage|reg_file|rd_data1~413_combout ))) # (!\id_stage|reg_file|rd_data1~411_combout  & (\id_stage|reg_file|rd_data1~406_combout 
// )))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|rd_data1~411_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~406_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|rd_data1~413_combout ),
	.datad(\id_stage|reg_file|rd_data1~411_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~414_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~414 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data1~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y6_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~424 (
// Equation(s):
// \id_stage|reg_file|rd_data1~424_combout  = (\id_stage|reg_file|rd_data1[16]~13_combout  & ((\id_stage|reg_file|rd_data1~421_combout  & (\id_stage|reg_file|rd_data1~423_combout )) # (!\id_stage|reg_file|rd_data1~421_combout  & 
// ((\id_stage|reg_file|rd_data1~414_combout ))))) # (!\id_stage|reg_file|rd_data1[16]~13_combout  & (((\id_stage|reg_file|rd_data1~421_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~423_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.datac(\id_stage|reg_file|rd_data1~421_combout ),
	.datad(\id_stage|reg_file|rd_data1~414_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~424_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~424 .lut_mask = 16'hBCB0;
defparam \id_stage|reg_file|rd_data1~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~425 (
// Equation(s):
// \id_stage|reg_file|rd_data1~425_combout  = (\id_stage|reg_file|always1~2_combout  & ((\wb_stage|wdata_to_reg_file[19]~19_combout ) # ((!\id_stage|reg_file|rd_data1~25_combout  & \id_stage|reg_file|rd_data1~424_combout )))) # 
// (!\id_stage|reg_file|always1~2_combout  & (((!\id_stage|reg_file|rd_data1~25_combout  & \id_stage|reg_file|rd_data1~424_combout ))))

	.dataa(\id_stage|reg_file|always1~2_combout ),
	.datab(\wb_stage|wdata_to_reg_file[19]~19_combout ),
	.datac(\id_stage|reg_file|rd_data1~25_combout ),
	.datad(\id_stage|reg_file|rd_data1~424_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~425_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~425 .lut_mask = 16'h8F88;
defparam \id_stage|reg_file|rd_data1~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y10_N19
dffeas \id_stage|reg_file|rd_data1[19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data1~425_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1[19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N0
cycloneive_lcell_comb \id_ex_buffer|EX_rs1~19 (
// Equation(s):
// \id_ex_buffer|EX_rs1~19_combout  = (\id_stage|reg_file|rd_data1 [19] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\id_stage|reg_file|rd_data1 [19]),
	.datab(\rst~input_o ),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs1~19_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1~19 .lut_mask = 16'h8A00;
defparam \id_ex_buffer|EX_rs1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y10_N1
dffeas \id_ex_buffer|EX_rs1[19] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs1~19_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1[19] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N20
cycloneive_lcell_comb \ex_stage|alu_oper1|out[19]~39 (
// Equation(s):
// \ex_stage|alu_oper1|out[19]~39_combout  = (\ex_stage|alu_oper1|sel1|out[21]~8_combout  & ((\FA|forwardA~7_combout  & (\id_ex_buffer|EX_rs1 [19])) # (!\FA|forwardA~7_combout  & ((\wb_stage|wdata_to_reg_file[19]~19_combout )))))

	.dataa(\ex_stage|alu_oper1|sel1|out[21]~8_combout ),
	.datab(\id_ex_buffer|EX_rs1 [19]),
	.datac(\FA|forwardA~7_combout ),
	.datad(\wb_stage|wdata_to_reg_file[19]~19_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out[19]~39_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[19]~39 .lut_mask = 16'h8A80;
defparam \ex_stage|alu_oper1|out[19]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N16
cycloneive_lcell_comb \ex_stage|alu_oper1|out[19] (
// Equation(s):
// \ex_stage|alu_oper1|out [19] = (\ex_stage|alu_oper1|out~38_combout ) # ((\ex_stage|alu_oper1|out[19]~39_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [19] & !\ex_stage|alu_oper1|sel1|out[21]~9_combout )))

	.dataa(\ex_stage|alu_oper1|out~38_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [19]),
	.datac(\ex_stage|alu_oper1|sel1|out[21]~9_combout ),
	.datad(\ex_stage|alu_oper1|out[19]~39_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out [19]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[19] .lut_mask = 16'hFFAE;
defparam \ex_stage|alu_oper1|out[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y10_N18
cycloneive_lcell_comb \ex_stage|alu|Mux21~0 (
// Equation(s):
// \ex_stage|alu|Mux21~0_combout  = (\ex_stage|alu_oper1|out [19] & ((\ex_stage|alu_oper|ALU_OP [0]) # ((\ex_stage|alu_oper2|out~59_combout ) # (!\ex_stage|alu|Mux4~2_combout )))) # (!\ex_stage|alu_oper1|out [19] & (\ex_stage|alu_oper2|out~59_combout  & 
// ((\ex_stage|alu_oper|ALU_OP [0]) # (!\ex_stage|alu|Mux4~2_combout ))))

	.dataa(\ex_stage|alu_oper|ALU_OP [0]),
	.datab(\ex_stage|alu_oper1|out [19]),
	.datac(\ex_stage|alu|Mux4~2_combout ),
	.datad(\ex_stage|alu_oper2|out~59_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux21~0 .lut_mask = 16'hEF8C;
defparam \ex_stage|alu|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y7_N26
cycloneive_lcell_comb \ex_stage|alu|Add0~59 (
// Equation(s):
// \ex_stage|alu|Add0~59_combout  = \ex_stage|alu_oper2|out~59_combout  $ (\ex_stage|alu_oper|ALU_OP [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper2|out~59_combout ),
	.datad(\ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~59_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~59 .lut_mask = 16'h0FF0;
defparam \ex_stage|alu|Add0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y3_N24
cycloneive_lcell_comb \if_id_buffer|ID_PC~18 (
// Equation(s):
// \if_id_buffer|ID_PC~18_combout  = (!\if_stage|pc_reg|addr_out [18] & !\id_stage|SDU|if_id_flush~0_combout )

	.dataa(\if_stage|pc_reg|addr_out [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_stage|SDU|if_id_flush~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~18_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~18 .lut_mask = 16'h0055;
defparam \if_id_buffer|ID_PC~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y3_N25
dffeas \if_id_buffer|ID_PC[18] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~18_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [18]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[18] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N12
cycloneive_lcell_comb \id_ex_buffer|EX_PC~18 (
// Equation(s):
// \id_ex_buffer|EX_PC~18_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\if_id_buffer|ID_PC [18] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\id_stage|SDU|id_ex_flush~7_combout ),
	.datab(\rst~input_o ),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\if_id_buffer|ID_PC [18]),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_PC~18_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_PC~18 .lut_mask = 16'h8A00;
defparam \id_ex_buffer|EX_PC~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y8_N13
dffeas \id_ex_buffer|EX_PC[18] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PC~18_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PC [18]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PC[18] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PC[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N26
cycloneive_lcell_comb \ex_stage|alu_oper1|out~36 (
// Equation(s):
// \ex_stage|alu_oper1|out~36_combout  = (\FA|Equal0~0_combout  & (\FA|Equal0~2_combout  & \id_ex_buffer|EX_PC [18]))

	.dataa(\FA|Equal0~0_combout ),
	.datab(gnd),
	.datac(\FA|Equal0~2_combout ),
	.datad(\id_ex_buffer|EX_PC [18]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out~36_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out~36 .lut_mask = 16'hA000;
defparam \ex_stage|alu_oper1|out~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y8_N7
dffeas \id_stage|reg_file|reg_file[3][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y6_N9
dffeas \id_stage|reg_file|reg_file[2][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y4_N17
dffeas \id_stage|reg_file|reg_file[7][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y4_N31
dffeas \id_stage|reg_file|reg_file[5][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N11
dffeas \id_stage|reg_file|reg_file[4][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N29
dffeas \id_stage|reg_file|reg_file[6][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~396 (
// Equation(s):
// \id_stage|reg_file|rd_data1~396_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|reg_file[6][18]~q ))) # (!\if_id_buffer|ID_rs1_ind [1] 
// & (\id_stage|reg_file|reg_file[4][18]~q ))))

	.dataa(\id_stage|reg_file|reg_file[4][18]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[6][18]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~396_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~396 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~397 (
// Equation(s):
// \id_stage|reg_file|rd_data1~397_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~396_combout  & (\id_stage|reg_file|reg_file[7][18]~q )) # (!\id_stage|reg_file|rd_data1~396_combout  & ((\id_stage|reg_file|reg_file[5][18]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|rd_data1~396_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[7][18]~q ),
	.datac(\id_stage|reg_file|reg_file[5][18]~q ),
	.datad(\id_stage|reg_file|rd_data1~396_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~397_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~397 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data1~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y8_N17
dffeas \id_stage|reg_file|reg_file[1][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~398 (
// Equation(s):
// \id_stage|reg_file|rd_data1~398_combout  = (\id_stage|reg_file|rd_data1[16]~14_combout  & (\id_stage|reg_file|rd_data1[16]~17_combout )) # (!\id_stage|reg_file|rd_data1[16]~14_combout  & ((\id_stage|reg_file|rd_data1[16]~17_combout  & 
// (\id_stage|reg_file|rd_data1~397_combout )) # (!\id_stage|reg_file|rd_data1[16]~17_combout  & ((\id_stage|reg_file|reg_file[1][18]~q )))))

	.dataa(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.datac(\id_stage|reg_file|rd_data1~397_combout ),
	.datad(\id_stage|reg_file|reg_file[1][18]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~398_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~398 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|rd_data1~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~399 (
// Equation(s):
// \id_stage|reg_file|rd_data1~399_combout  = (\id_stage|reg_file|rd_data1[16]~14_combout  & ((\id_stage|reg_file|rd_data1~398_combout  & (\id_stage|reg_file|reg_file[3][18]~q )) # (!\id_stage|reg_file|rd_data1~398_combout  & 
// ((\id_stage|reg_file|reg_file[2][18]~q ))))) # (!\id_stage|reg_file|rd_data1[16]~14_combout  & (((\id_stage|reg_file|rd_data1~398_combout ))))

	.dataa(\id_stage|reg_file|reg_file[3][18]~q ),
	.datab(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.datac(\id_stage|reg_file|reg_file[2][18]~q ),
	.datad(\id_stage|reg_file|rd_data1~398_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~399_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~399 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y9_N23
dffeas \id_stage|reg_file|reg_file[16][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y9_N29
dffeas \id_stage|reg_file|reg_file[24][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y9_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~390 (
// Equation(s):
// \id_stage|reg_file|rd_data1~390_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[24][18]~q ))) # (!\if_id_buffer|ID_rs1_ind [3] 
// & (\id_stage|reg_file|reg_file[16][18]~q ))))

	.dataa(\id_stage|reg_file|reg_file[16][18]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[24][18]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~390_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~390 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y9_N1
dffeas \id_stage|reg_file|reg_file[20][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y9_N19
dffeas \id_stage|reg_file|reg_file[28][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y9_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~391 (
// Equation(s):
// \id_stage|reg_file|rd_data1~391_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|rd_data1~390_combout  & ((\id_stage|reg_file|reg_file[28][18]~q ))) # (!\id_stage|reg_file|rd_data1~390_combout  & (\id_stage|reg_file|reg_file[20][18]~q )))) 
// # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|rd_data1~390_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|rd_data1~390_combout ),
	.datac(\id_stage|reg_file|reg_file[20][18]~q ),
	.datad(\id_stage|reg_file|reg_file[28][18]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~391_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~391 .lut_mask = 16'hEC64;
defparam \id_stage|reg_file|rd_data1~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y12_N15
dffeas \id_stage|reg_file|reg_file[30][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y12_N29
dffeas \id_stage|reg_file|reg_file[26][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y12_N7
dffeas \id_stage|reg_file|reg_file[18][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y12_N5
dffeas \id_stage|reg_file|reg_file[22][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~388 (
// Equation(s):
// \id_stage|reg_file|rd_data1~388_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[22][18]~q ))) # (!\if_id_buffer|ID_rs1_ind [2] 
// & (\id_stage|reg_file|reg_file[18][18]~q ))))

	.dataa(\id_stage|reg_file|reg_file[18][18]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[22][18]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~388_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~388 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y12_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~389 (
// Equation(s):
// \id_stage|reg_file|rd_data1~389_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|rd_data1~388_combout  & (\id_stage|reg_file|reg_file[30][18]~q )) # (!\id_stage|reg_file|rd_data1~388_combout  & ((\id_stage|reg_file|reg_file[26][18]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|rd_data1~388_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[30][18]~q ),
	.datac(\id_stage|reg_file|reg_file[26][18]~q ),
	.datad(\id_stage|reg_file|rd_data1~388_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~389_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~389 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data1~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~392 (
// Equation(s):
// \id_stage|reg_file|rd_data1~392_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0]) # ((\id_stage|reg_file|rd_data1~389_combout )))) # (!\if_id_buffer|ID_rs1_ind [1] & (!\if_id_buffer|ID_rs1_ind [0] & 
// (\id_stage|reg_file|rd_data1~391_combout )))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|rd_data1~391_combout ),
	.datad(\id_stage|reg_file|rd_data1~389_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~392_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~392 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|rd_data1~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y12_N23
dffeas \id_stage|reg_file|reg_file[17][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y12_N21
dffeas \id_stage|reg_file|reg_file[25][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y12_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~386 (
// Equation(s):
// \id_stage|reg_file|rd_data1~386_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[25][18]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[17][18]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[17][18]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[25][18]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~386_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~386 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y12_N21
dffeas \id_stage|reg_file|reg_file[21][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y12_N19
dffeas \id_stage|reg_file|reg_file[29][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y12_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~387 (
// Equation(s):
// \id_stage|reg_file|rd_data1~387_combout  = (\id_stage|reg_file|rd_data1~386_combout  & (((\id_stage|reg_file|reg_file[29][18]~q )) # (!\if_id_buffer|ID_rs1_ind [2]))) # (!\id_stage|reg_file|rd_data1~386_combout  & (\if_id_buffer|ID_rs1_ind [2] & 
// (\id_stage|reg_file|reg_file[21][18]~q )))

	.dataa(\id_stage|reg_file|rd_data1~386_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[21][18]~q ),
	.datad(\id_stage|reg_file|reg_file[29][18]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~387_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~387 .lut_mask = 16'hEA62;
defparam \id_stage|reg_file|rd_data1~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y9_N31
dffeas \id_stage|reg_file|reg_file[31][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y9_N1
dffeas \id_stage|reg_file|reg_file[27][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y9_N3
dffeas \id_stage|reg_file|reg_file[19][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y9_N21
dffeas \id_stage|reg_file|reg_file[23][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y9_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~393 (
// Equation(s):
// \id_stage|reg_file|rd_data1~393_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[23][18]~q ))) # (!\if_id_buffer|ID_rs1_ind [2] 
// & (\id_stage|reg_file|reg_file[19][18]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[19][18]~q ),
	.datac(\id_stage|reg_file|reg_file[23][18]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~393_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~393 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y9_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~394 (
// Equation(s):
// \id_stage|reg_file|rd_data1~394_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|rd_data1~393_combout  & (\id_stage|reg_file|reg_file[31][18]~q )) # (!\id_stage|reg_file|rd_data1~393_combout  & ((\id_stage|reg_file|reg_file[27][18]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|rd_data1~393_combout ))))

	.dataa(\id_stage|reg_file|reg_file[31][18]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[27][18]~q ),
	.datad(\id_stage|reg_file|rd_data1~393_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~394_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~394 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~395 (
// Equation(s):
// \id_stage|reg_file|rd_data1~395_combout  = (\id_stage|reg_file|rd_data1~392_combout  & (((\id_stage|reg_file|rd_data1~394_combout )) # (!\if_id_buffer|ID_rs1_ind [0]))) # (!\id_stage|reg_file|rd_data1~392_combout  & (\if_id_buffer|ID_rs1_ind [0] & 
// (\id_stage|reg_file|rd_data1~387_combout )))

	.dataa(\id_stage|reg_file|rd_data1~392_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|rd_data1~387_combout ),
	.datad(\id_stage|reg_file|rd_data1~394_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~395_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~395 .lut_mask = 16'hEA62;
defparam \id_stage|reg_file|rd_data1~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~400 (
// Equation(s):
// \id_stage|reg_file|rd_data1~400_combout  = (\id_stage|reg_file|rd_data1[16]~2_combout  & (((\id_stage|reg_file|rd_data1[16]~13_combout )))) # (!\id_stage|reg_file|rd_data1[16]~2_combout  & ((\id_stage|reg_file|rd_data1[16]~13_combout  & 
// ((\id_stage|reg_file|rd_data1~395_combout ))) # (!\id_stage|reg_file|rd_data1[16]~13_combout  & (\id_stage|reg_file|rd_data1~399_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~399_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datac(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.datad(\id_stage|reg_file|rd_data1~395_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~400_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~400 .lut_mask = 16'hF2C2;
defparam \id_stage|reg_file|rd_data1~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y11_N27
dffeas \id_stage|reg_file|reg_file[15][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y8_N31
dffeas \id_stage|reg_file|reg_file[12][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N5
dffeas \id_stage|reg_file|reg_file[14][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~401 (
// Equation(s):
// \id_stage|reg_file|rd_data1~401_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|reg_file[14][18]~q ) # (\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[12][18]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[12][18]~q ),
	.datac(\id_stage|reg_file|reg_file[14][18]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~401_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~401 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y8_N1
dffeas \id_stage|reg_file|reg_file[13][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~402 (
// Equation(s):
// \id_stage|reg_file|rd_data1~402_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~401_combout  & (\id_stage|reg_file|reg_file[15][18]~q )) # (!\id_stage|reg_file|rd_data1~401_combout  & ((\id_stage|reg_file|reg_file[13][18]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|rd_data1~401_combout ))))

	.dataa(\id_stage|reg_file|reg_file[15][18]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|rd_data1~401_combout ),
	.datad(\id_stage|reg_file|reg_file[13][18]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~402_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~402 .lut_mask = 16'hBCB0;
defparam \id_stage|reg_file|rd_data1~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y10_N21
dffeas \id_stage|reg_file|reg_file[8][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y10_N11
dffeas \id_stage|reg_file|reg_file[9][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y10_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~384 (
// Equation(s):
// \id_stage|reg_file|rd_data1~384_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[9][18]~q ))) # (!\if_id_buffer|ID_rs1_ind [0] 
// & (\id_stage|reg_file|reg_file[8][18]~q ))))

	.dataa(\id_stage|reg_file|reg_file[8][18]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[9][18]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~384_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~384 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y10_N17
dffeas \id_stage|reg_file|reg_file[11][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y10_N27
dffeas \id_stage|reg_file|reg_file[10][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y10_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~385 (
// Equation(s):
// \id_stage|reg_file|rd_data1~385_combout  = (\id_stage|reg_file|rd_data1~384_combout  & (((\id_stage|reg_file|reg_file[11][18]~q )) # (!\if_id_buffer|ID_rs1_ind [1]))) # (!\id_stage|reg_file|rd_data1~384_combout  & (\if_id_buffer|ID_rs1_ind [1] & 
// ((\id_stage|reg_file|reg_file[10][18]~q ))))

	.dataa(\id_stage|reg_file|rd_data1~384_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[11][18]~q ),
	.datad(\id_stage|reg_file|reg_file[10][18]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~385_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~385 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|rd_data1~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~403 (
// Equation(s):
// \id_stage|reg_file|rd_data1~403_combout  = (\id_stage|reg_file|rd_data1~400_combout  & ((\id_stage|reg_file|rd_data1~402_combout ) # ((!\id_stage|reg_file|rd_data1[16]~2_combout )))) # (!\id_stage|reg_file|rd_data1~400_combout  & 
// (((\id_stage|reg_file|rd_data1~385_combout  & \id_stage|reg_file|rd_data1[16]~2_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~400_combout ),
	.datab(\id_stage|reg_file|rd_data1~402_combout ),
	.datac(\id_stage|reg_file|rd_data1~385_combout ),
	.datad(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~403_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~403 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|rd_data1~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~404 (
// Equation(s):
// \id_stage|reg_file|rd_data1~404_combout  = (\id_stage|reg_file|always1~2_combout  & ((\wb_stage|wdata_to_reg_file[18]~18_combout ) # ((!\id_stage|reg_file|rd_data1~25_combout  & \id_stage|reg_file|rd_data1~403_combout )))) # 
// (!\id_stage|reg_file|always1~2_combout  & (!\id_stage|reg_file|rd_data1~25_combout  & (\id_stage|reg_file|rd_data1~403_combout )))

	.dataa(\id_stage|reg_file|always1~2_combout ),
	.datab(\id_stage|reg_file|rd_data1~25_combout ),
	.datac(\id_stage|reg_file|rd_data1~403_combout ),
	.datad(\wb_stage|wdata_to_reg_file[18]~18_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~404_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~404 .lut_mask = 16'hBA30;
defparam \id_stage|reg_file|rd_data1~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y10_N29
dffeas \id_stage|reg_file|rd_data1[18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data1~404_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1[18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y10_N16
cycloneive_lcell_comb \id_ex_buffer|EX_rs1~18 (
// Equation(s):
// \id_ex_buffer|EX_rs1~18_combout  = (\id_stage|reg_file|rd_data1 [18] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\rst~input_o ),
	.datab(\id_stage|reg_file|rd_data1 [18]),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs1~18_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1~18 .lut_mask = 16'h8C00;
defparam \id_ex_buffer|EX_rs1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y10_N17
dffeas \id_ex_buffer|EX_rs1[18] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs1~18_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1[18] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N6
cycloneive_lcell_comb \ex_stage|alu_oper1|out[18]~37 (
// Equation(s):
// \ex_stage|alu_oper1|out[18]~37_combout  = (\ex_stage|alu_oper1|sel1|out[21]~8_combout  & ((\FA|forwardA~7_combout  & ((\id_ex_buffer|EX_rs1 [18]))) # (!\FA|forwardA~7_combout  & (\wb_stage|wdata_to_reg_file[18]~18_combout ))))

	.dataa(\ex_stage|alu_oper1|sel1|out[21]~8_combout ),
	.datab(\wb_stage|wdata_to_reg_file[18]~18_combout ),
	.datac(\FA|forwardA~7_combout ),
	.datad(\id_ex_buffer|EX_rs1 [18]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[18]~37 .lut_mask = 16'hA808;
defparam \ex_stage|alu_oper1|out[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N12
cycloneive_lcell_comb \ex_stage|alu_oper1|out[18] (
// Equation(s):
// \ex_stage|alu_oper1|out [18] = (\ex_stage|alu_oper1|out~36_combout ) # ((\ex_stage|alu_oper1|out[18]~37_combout ) # ((!\ex_stage|alu_oper1|sel1|out[21]~9_combout  & \ex_mem_buffer|MEM_ALU_OUT [18])))

	.dataa(\ex_stage|alu_oper1|out~36_combout ),
	.datab(\ex_stage|alu_oper1|sel1|out[21]~9_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [18]),
	.datad(\ex_stage|alu_oper1|out[18]~37_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out [18]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[18] .lut_mask = 16'hFFBA;
defparam \ex_stage|alu_oper1|out[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N30
cycloneive_lcell_comb \ex_stage|alu|Add0~56 (
// Equation(s):
// \ex_stage|alu|Add0~56_combout  = \ex_stage|alu_oper|ALU_OP [0] $ (\ex_stage|alu_oper2|out~56_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\ex_stage|alu_oper2|out~56_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~56_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~56 .lut_mask = 16'h0FF0;
defparam \ex_stage|alu|Add0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N8
cycloneive_lcell_comb \ex_stage|alu|Add0~53 (
// Equation(s):
// \ex_stage|alu|Add0~53_combout  = \ex_stage|alu_oper|ALU_OP [0] $ (\ex_stage|alu_oper2|out~50_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\ex_stage|alu_oper2|out~50_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~53 .lut_mask = 16'h0FF0;
defparam \ex_stage|alu|Add0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N14
cycloneive_lcell_comb \ex_stage|alu|Add0~50 (
// Equation(s):
// \ex_stage|alu|Add0~50_combout  = \ex_stage|alu_oper|ALU_OP [0] $ (\ex_stage|alu_oper2|out~53_combout )

	.dataa(\ex_stage|alu_oper|ALU_OP [0]),
	.datab(gnd),
	.datac(\ex_stage|alu_oper2|out~53_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~50 .lut_mask = 16'h5A5A;
defparam \ex_stage|alu|Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y8_N16
cycloneive_lcell_comb \ex_stage|alu|Add0~48 (
// Equation(s):
// \ex_stage|alu|Add0~48_combout  = ((\ex_stage|alu|Add0~47_combout  $ (\ex_stage|alu_oper1|out [15] $ (!\ex_stage|alu|Add0~46 )))) # (GND)
// \ex_stage|alu|Add0~49  = CARRY((\ex_stage|alu|Add0~47_combout  & ((\ex_stage|alu_oper1|out [15]) # (!\ex_stage|alu|Add0~46 ))) # (!\ex_stage|alu|Add0~47_combout  & (\ex_stage|alu_oper1|out [15] & !\ex_stage|alu|Add0~46 )))

	.dataa(\ex_stage|alu|Add0~47_combout ),
	.datab(\ex_stage|alu_oper1|out [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~46 ),
	.combout(\ex_stage|alu|Add0~48_combout ),
	.cout(\ex_stage|alu|Add0~49 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~48 .lut_mask = 16'h698E;
defparam \ex_stage|alu|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y8_N18
cycloneive_lcell_comb \ex_stage|alu|Add0~51 (
// Equation(s):
// \ex_stage|alu|Add0~51_combout  = (\ex_stage|alu|Add0~50_combout  & ((\ex_stage|alu_oper1|out [16] & (\ex_stage|alu|Add0~49  & VCC)) # (!\ex_stage|alu_oper1|out [16] & (!\ex_stage|alu|Add0~49 )))) # (!\ex_stage|alu|Add0~50_combout  & 
// ((\ex_stage|alu_oper1|out [16] & (!\ex_stage|alu|Add0~49 )) # (!\ex_stage|alu_oper1|out [16] & ((\ex_stage|alu|Add0~49 ) # (GND)))))
// \ex_stage|alu|Add0~52  = CARRY((\ex_stage|alu|Add0~50_combout  & (!\ex_stage|alu_oper1|out [16] & !\ex_stage|alu|Add0~49 )) # (!\ex_stage|alu|Add0~50_combout  & ((!\ex_stage|alu|Add0~49 ) # (!\ex_stage|alu_oper1|out [16]))))

	.dataa(\ex_stage|alu|Add0~50_combout ),
	.datab(\ex_stage|alu_oper1|out [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~49 ),
	.combout(\ex_stage|alu|Add0~51_combout ),
	.cout(\ex_stage|alu|Add0~52 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~51 .lut_mask = 16'h9617;
defparam \ex_stage|alu|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y8_N20
cycloneive_lcell_comb \ex_stage|alu|Add0~54 (
// Equation(s):
// \ex_stage|alu|Add0~54_combout  = ((\ex_stage|alu|Add0~53_combout  $ (\ex_stage|alu_oper1|out [17] $ (!\ex_stage|alu|Add0~52 )))) # (GND)
// \ex_stage|alu|Add0~55  = CARRY((\ex_stage|alu|Add0~53_combout  & ((\ex_stage|alu_oper1|out [17]) # (!\ex_stage|alu|Add0~52 ))) # (!\ex_stage|alu|Add0~53_combout  & (\ex_stage|alu_oper1|out [17] & !\ex_stage|alu|Add0~52 )))

	.dataa(\ex_stage|alu|Add0~53_combout ),
	.datab(\ex_stage|alu_oper1|out [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~52 ),
	.combout(\ex_stage|alu|Add0~54_combout ),
	.cout(\ex_stage|alu|Add0~55 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~54 .lut_mask = 16'h698E;
defparam \ex_stage|alu|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y8_N22
cycloneive_lcell_comb \ex_stage|alu|Add0~57 (
// Equation(s):
// \ex_stage|alu|Add0~57_combout  = (\ex_stage|alu_oper1|out [18] & ((\ex_stage|alu|Add0~56_combout  & (\ex_stage|alu|Add0~55  & VCC)) # (!\ex_stage|alu|Add0~56_combout  & (!\ex_stage|alu|Add0~55 )))) # (!\ex_stage|alu_oper1|out [18] & 
// ((\ex_stage|alu|Add0~56_combout  & (!\ex_stage|alu|Add0~55 )) # (!\ex_stage|alu|Add0~56_combout  & ((\ex_stage|alu|Add0~55 ) # (GND)))))
// \ex_stage|alu|Add0~58  = CARRY((\ex_stage|alu_oper1|out [18] & (!\ex_stage|alu|Add0~56_combout  & !\ex_stage|alu|Add0~55 )) # (!\ex_stage|alu_oper1|out [18] & ((!\ex_stage|alu|Add0~55 ) # (!\ex_stage|alu|Add0~56_combout ))))

	.dataa(\ex_stage|alu_oper1|out [18]),
	.datab(\ex_stage|alu|Add0~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~55 ),
	.combout(\ex_stage|alu|Add0~57_combout ),
	.cout(\ex_stage|alu|Add0~58 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~57 .lut_mask = 16'h9617;
defparam \ex_stage|alu|Add0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y8_N24
cycloneive_lcell_comb \ex_stage|alu|Add0~60 (
// Equation(s):
// \ex_stage|alu|Add0~60_combout  = ((\ex_stage|alu_oper1|out [19] $ (\ex_stage|alu|Add0~59_combout  $ (!\ex_stage|alu|Add0~58 )))) # (GND)
// \ex_stage|alu|Add0~61  = CARRY((\ex_stage|alu_oper1|out [19] & ((\ex_stage|alu|Add0~59_combout ) # (!\ex_stage|alu|Add0~58 ))) # (!\ex_stage|alu_oper1|out [19] & (\ex_stage|alu|Add0~59_combout  & !\ex_stage|alu|Add0~58 )))

	.dataa(\ex_stage|alu_oper1|out [19]),
	.datab(\ex_stage|alu|Add0~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~58 ),
	.combout(\ex_stage|alu|Add0~60_combout ),
	.cout(\ex_stage|alu|Add0~61 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~60 .lut_mask = 16'h698E;
defparam \ex_stage|alu|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N0
cycloneive_lcell_comb \ex_stage|Equal2~15 (
// Equation(s):
// \ex_stage|Equal2~15_combout  = \ex_stage|alu_oper2|out~59_combout  $ (\ex_stage|alu_oper1|out [19])

	.dataa(gnd),
	.datab(\ex_stage|alu_oper2|out~59_combout ),
	.datac(gnd),
	.datad(\ex_stage|alu_oper1|out [19]),
	.cin(gnd),
	.combout(\ex_stage|Equal2~15_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Equal2~15 .lut_mask = 16'h33CC;
defparam \ex_stage|Equal2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y10_N10
cycloneive_lcell_comb \ex_stage|alu|Mux21~4 (
// Equation(s):
// \ex_stage|alu|Mux21~4_combout  = (\ex_stage|alu|Mux10~0_combout  & (\ex_stage|alu|Mux4~0_combout )) # (!\ex_stage|alu|Mux10~0_combout  & ((\ex_stage|alu|Mux4~0_combout  & ((\ex_stage|Equal2~15_combout ))) # (!\ex_stage|alu|Mux4~0_combout  & 
// (\ex_stage|alu|Add0~60_combout ))))

	.dataa(\ex_stage|alu|Mux10~0_combout ),
	.datab(\ex_stage|alu|Mux4~0_combout ),
	.datac(\ex_stage|alu|Add0~60_combout ),
	.datad(\ex_stage|Equal2~15_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux21~4 .lut_mask = 16'hDC98;
defparam \ex_stage|alu|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y11_N30
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~88 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~88_combout  = (\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out [19]))) # (!\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper1|out [17]))

	.dataa(\ex_stage|alu_oper1|out [17]),
	.datab(\ex_stage|alu_oper1|out [19]),
	.datac(\ex_stage|alu_oper2|out~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~88_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~88 .lut_mask = 16'hCACA;
defparam \ex_stage|alu|ShiftLeft0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y12_N30
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~85 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~85_combout  = (\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper1|out [18])) # (!\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out [16])))

	.dataa(\ex_stage|alu_oper1|out [18]),
	.datab(\ex_stage|alu_oper1|out [16]),
	.datac(\ex_stage|alu_oper2|out~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~85_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~85 .lut_mask = 16'hACAC;
defparam \ex_stage|alu|ShiftLeft0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y11_N20
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~89 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~89_combout  = (\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu|ShiftLeft0~85_combout ))) # (!\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu|ShiftLeft0~88_combout ))

	.dataa(\ex_stage|alu|ShiftLeft0~88_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~85_combout ),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~89_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~89 .lut_mask = 16'hCACA;
defparam \ex_stage|alu|ShiftLeft0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y12_N28
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~54 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~54_combout  = (\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out [14]))) # (!\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper1|out [12]))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper1|out [12]),
	.datac(\ex_stage|alu_oper2|out~35_combout ),
	.datad(\ex_stage|alu_oper1|out [14]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~54_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~54 .lut_mask = 16'hFC0C;
defparam \ex_stage|alu|ShiftLeft0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y12_N12
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~63 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~63_combout  = (\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu|ShiftLeft0~54_combout )) # (!\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu|ShiftLeft0~62_combout )))

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftLeft0~54_combout ),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~62_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~63_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~63 .lut_mask = 16'hCFC0;
defparam \ex_stage|alu|ShiftLeft0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y10_N30
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~90 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~90_combout  = (\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftLeft0~63_combout ))) # (!\ex_stage|alu_oper2|out~41_combout  & (\ex_stage|alu|ShiftLeft0~89_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper2|out~41_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~89_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~63_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~90_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~90 .lut_mask = 16'hFC30;
defparam \ex_stage|alu|ShiftLeft0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y7_N30
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~26 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~26_combout  = (\ex_stage|alu|ShiftLeft0~19_combout ) # (\ex_stage|alu|ShiftLeft0~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu|ShiftLeft0~19_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~26 .lut_mask = 16'hFFF0;
defparam \ex_stage|alu|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y10_N20
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~57 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~57_combout  = (\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu_oper1|out [2])) # (!\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu_oper1|out [3])))))

	.dataa(\ex_stage|alu_oper2|out~35_combout ),
	.datab(\ex_stage|alu_oper1|out [2]),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(\ex_stage|alu_oper1|out [3]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~57_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~57 .lut_mask = 16'h8A80;
defparam \ex_stage|alu|ShiftLeft0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y10_N16
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~36 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~36_combout  = (!\ex_stage|alu_oper2|out~38_combout  & !\ex_stage|alu_oper2|out~41_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper2|out~38_combout ),
	.datad(\ex_stage|alu_oper2|out~41_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~36_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~36 .lut_mask = 16'h000F;
defparam \ex_stage|alu|ShiftRight0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y10_N14
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~115 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~115_combout  = (\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu_oper1|out[0]~20_combout ) # ((\ex_stage|alu_oper1|out[0]~21_combout )))) # (!\ex_stage|alu_oper2|out~32_combout  & (((\ex_stage|alu_oper1|out [1]))))

	.dataa(\ex_stage|alu_oper1|out[0]~20_combout ),
	.datab(\ex_stage|alu_oper1|out [1]),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(\ex_stage|alu_oper1|out[0]~21_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~115_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~115 .lut_mask = 16'hFCAC;
defparam \ex_stage|alu|ShiftLeft0~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y10_N30
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~78 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~78_combout  = (\ex_stage|alu|ShiftRight0~36_combout  & ((\ex_stage|alu|ShiftLeft0~57_combout ) # ((!\ex_stage|alu_oper2|out~35_combout  & \ex_stage|alu|ShiftLeft0~115_combout ))))

	.dataa(\ex_stage|alu_oper2|out~35_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~57_combout ),
	.datac(\ex_stage|alu|ShiftRight0~36_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~115_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~78_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~78 .lut_mask = 16'hD0C0;
defparam \ex_stage|alu|ShiftLeft0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y7_N24
cycloneive_lcell_comb \ex_stage|alu|Mux21~1 (
// Equation(s):
// \ex_stage|alu|Mux21~1_combout  = (!\ex_stage|alu|ShiftLeft0~26_combout  & (!\ex_stage|alu|ShiftLeft0~24_combout  & (!\ex_stage|alu|ShiftLeft0~25_combout  & \ex_stage|alu|ShiftLeft0~78_combout )))

	.dataa(\ex_stage|alu|ShiftLeft0~26_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~24_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~25_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~78_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux21~1 .lut_mask = 16'h0100;
defparam \ex_stage|alu|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y10_N2
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT~25 (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT~25_combout  = (\ex_mem_buffer|MEM_ALU_OUT [31] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(gnd),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [31]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT~25_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT~25 .lut_mask = 16'hF030;
defparam \mem_wb_buffer|WB_ALU_OUT~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y10_N3
dffeas \mem_wb_buffer|WB_ALU_OUT[31] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[31] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y4_N14
cycloneive_lcell_comb \if_id_buffer|ID_PC~21 (
// Equation(s):
// \if_id_buffer|ID_PC~21_combout  = (!\id_stage|SDU|if_id_flush~0_combout  & !\if_stage|pc_reg|addr_out [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|SDU|if_id_flush~0_combout ),
	.datad(\if_stage|pc_reg|addr_out [21]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~21_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~21 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y4_N15
dffeas \if_id_buffer|ID_PC[21] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~21_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [21]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[21] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N24
cycloneive_lcell_comb \id_ex_buffer|EX_PC~21 (
// Equation(s):
// \id_ex_buffer|EX_PC~21_combout  = (\if_id_buffer|ID_PC [21] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\if_id_buffer|ID_PC [21]),
	.datac(\rst~input_o ),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_PC~21_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_PC~21 .lut_mask = 16'hC400;
defparam \id_ex_buffer|EX_PC~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y6_N25
dffeas \id_ex_buffer|EX_PC[21] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PC~21_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PC [21]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PC[21] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PC[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N14
cycloneive_lcell_comb \ex_stage|alu_oper1|out~42 (
// Equation(s):
// \ex_stage|alu_oper1|out~42_combout  = (\FA|Equal0~3_combout  & (\id_ex_buffer|EX_PC [21] & (\id_ex_buffer|EX_opcode [0] & \FA|Equal0~2_combout )))

	.dataa(\FA|Equal0~3_combout ),
	.datab(\id_ex_buffer|EX_PC [21]),
	.datac(\id_ex_buffer|EX_opcode [0]),
	.datad(\FA|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out~42_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out~42 .lut_mask = 16'h8000;
defparam \ex_stage|alu_oper1|out~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y5_N12
cycloneive_lcell_comb \id_stage|reg_file|reg_file[3][21]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[3][21]~feeder_combout  = \wb_stage|wdata_to_reg_file[21]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|wdata_to_reg_file[21]~21_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[3][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][21]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[3][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y5_N13
dffeas \id_stage|reg_file|reg_file[3][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[3][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y5_N23
dffeas \id_stage|reg_file|reg_file[1][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N23
dffeas \id_stage|reg_file|reg_file[2][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~461 (
// Equation(s):
// \id_stage|reg_file|rd_data1~461_combout  = (\id_stage|reg_file|rd_data1[16]~17_combout  & (((\id_stage|reg_file|rd_data1[16]~14_combout )))) # (!\id_stage|reg_file|rd_data1[16]~17_combout  & ((\id_stage|reg_file|rd_data1[16]~14_combout  & 
// ((\id_stage|reg_file|reg_file[2][21]~q ))) # (!\id_stage|reg_file|rd_data1[16]~14_combout  & (\id_stage|reg_file|reg_file[1][21]~q ))))

	.dataa(\id_stage|reg_file|reg_file[1][21]~q ),
	.datab(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[2][21]~q ),
	.datad(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~461_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~461 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y9_N21
dffeas \id_stage|reg_file|reg_file[7][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y8_N27
dffeas \id_stage|reg_file|reg_file[6][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y8_N1
dffeas \id_stage|reg_file|reg_file[4][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y8_N19
dffeas \id_stage|reg_file|reg_file[5][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~459 (
// Equation(s):
// \id_stage|reg_file|rd_data1~459_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[5][21]~q ))) # (!\if_id_buffer|ID_rs1_ind [0] 
// & (\id_stage|reg_file|reg_file[4][21]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[4][21]~q ),
	.datac(\id_stage|reg_file|reg_file[5][21]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~459_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~459 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y8_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~460 (
// Equation(s):
// \id_stage|reg_file|rd_data1~460_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~459_combout  & (\id_stage|reg_file|reg_file[7][21]~q )) # (!\id_stage|reg_file|rd_data1~459_combout  & ((\id_stage|reg_file|reg_file[6][21]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|rd_data1~459_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[7][21]~q ),
	.datac(\id_stage|reg_file|reg_file[6][21]~q ),
	.datad(\id_stage|reg_file|rd_data1~459_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~460_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~460 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data1~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~462 (
// Equation(s):
// \id_stage|reg_file|rd_data1~462_combout  = (\id_stage|reg_file|rd_data1[16]~17_combout  & ((\id_stage|reg_file|rd_data1~461_combout  & (\id_stage|reg_file|reg_file[3][21]~q )) # (!\id_stage|reg_file|rd_data1~461_combout  & 
// ((\id_stage|reg_file|rd_data1~460_combout ))))) # (!\id_stage|reg_file|rd_data1[16]~17_combout  & (((\id_stage|reg_file|rd_data1~461_combout ))))

	.dataa(\id_stage|reg_file|reg_file[3][21]~q ),
	.datab(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.datac(\id_stage|reg_file|rd_data1~461_combout ),
	.datad(\id_stage|reg_file|rd_data1~460_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~462_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~462 .lut_mask = 16'hBCB0;
defparam \id_stage|reg_file|rd_data1~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y7_N19
dffeas \id_stage|reg_file|reg_file[11][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y7_N21
dffeas \id_stage|reg_file|reg_file[9][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y9_N23
dffeas \id_stage|reg_file|reg_file[8][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y7_N15
dffeas \id_stage|reg_file|reg_file[10][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y7_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~457 (
// Equation(s):
// \id_stage|reg_file|rd_data1~457_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|reg_file[10][21]~q ) # (\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[8][21]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[8][21]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[10][21]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~457_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~457 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~458 (
// Equation(s):
// \id_stage|reg_file|rd_data1~458_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~457_combout  & (\id_stage|reg_file|reg_file[11][21]~q )) # (!\id_stage|reg_file|rd_data1~457_combout  & ((\id_stage|reg_file|reg_file[9][21]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|rd_data1~457_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[11][21]~q ),
	.datac(\id_stage|reg_file|reg_file[9][21]~q ),
	.datad(\id_stage|reg_file|rd_data1~457_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~458_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~458 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data1~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~463 (
// Equation(s):
// \id_stage|reg_file|rd_data1~463_combout  = (\id_stage|reg_file|rd_data1[16]~13_combout  & (\id_stage|reg_file|rd_data1[16]~2_combout )) # (!\id_stage|reg_file|rd_data1[16]~13_combout  & ((\id_stage|reg_file|rd_data1[16]~2_combout  & 
// ((\id_stage|reg_file|rd_data1~458_combout ))) # (!\id_stage|reg_file|rd_data1[16]~2_combout  & (\id_stage|reg_file|rd_data1~462_combout ))))

	.dataa(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datac(\id_stage|reg_file|rd_data1~462_combout ),
	.datad(\id_stage|reg_file|rd_data1~458_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~463_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~463 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data1~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y12_N7
dffeas \id_stage|reg_file|reg_file[14][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y11_N18
cycloneive_lcell_comb \id_stage|reg_file|reg_file[15][21]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[15][21]~feeder_combout  = \wb_stage|wdata_to_reg_file[21]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|wdata_to_reg_file[21]~21_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[15][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][21]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[15][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y11_N19
dffeas \id_stage|reg_file|reg_file[15][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[15][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y10_N17
dffeas \id_stage|reg_file|reg_file[12][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y10_N19
dffeas \id_stage|reg_file|reg_file[13][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~464 (
// Equation(s):
// \id_stage|reg_file|rd_data1~464_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[13][21]~q ))) # (!\if_id_buffer|ID_rs1_ind [0] 
// & (\id_stage|reg_file|reg_file[12][21]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[12][21]~q ),
	.datac(\id_stage|reg_file|reg_file[13][21]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~464_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~464 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y12_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~465 (
// Equation(s):
// \id_stage|reg_file|rd_data1~465_combout  = (\id_stage|reg_file|rd_data1~464_combout  & (((\id_stage|reg_file|reg_file[15][21]~q ) # (!\if_id_buffer|ID_rs1_ind [1])))) # (!\id_stage|reg_file|rd_data1~464_combout  & (\id_stage|reg_file|reg_file[14][21]~q  & 
// ((\if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\id_stage|reg_file|reg_file[14][21]~q ),
	.datab(\id_stage|reg_file|reg_file[15][21]~q ),
	.datac(\id_stage|reg_file|rd_data1~464_combout ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~465_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~465 .lut_mask = 16'hCAF0;
defparam \id_stage|reg_file|rd_data1~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y9_N23
dffeas \id_stage|reg_file|reg_file[31][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y9_N29
dffeas \id_stage|reg_file|reg_file[27][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y9_N11
dffeas \id_stage|reg_file|reg_file[19][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y9_N29
dffeas \id_stage|reg_file|reg_file[23][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y9_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~454 (
// Equation(s):
// \id_stage|reg_file|rd_data1~454_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[23][21]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[19][21]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[19][21]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[23][21]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~454_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~454 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y9_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~455 (
// Equation(s):
// \id_stage|reg_file|rd_data1~455_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|rd_data1~454_combout  & (\id_stage|reg_file|reg_file[31][21]~q )) # (!\id_stage|reg_file|rd_data1~454_combout  & ((\id_stage|reg_file|reg_file[27][21]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|rd_data1~454_combout ))))

	.dataa(\id_stage|reg_file|reg_file[31][21]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[27][21]~q ),
	.datad(\id_stage|reg_file|rd_data1~454_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~455_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~455 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y12_N25
dffeas \id_stage|reg_file|reg_file[22][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y12_N19
dffeas \id_stage|reg_file|reg_file[18][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y12_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~447 (
// Equation(s):
// \id_stage|reg_file|rd_data1~447_combout  = (\if_id_buffer|ID_rs1_ind [3] & (\if_id_buffer|ID_rs1_ind [2])) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[22][21]~q )) # (!\if_id_buffer|ID_rs1_ind [2] & 
// ((\id_stage|reg_file|reg_file[18][21]~q )))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[22][21]~q ),
	.datad(\id_stage|reg_file|reg_file[18][21]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~447_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~447 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|rd_data1~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y12_N19
dffeas \id_stage|reg_file|reg_file[30][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y12_N13
dffeas \id_stage|reg_file|reg_file[26][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y12_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~448 (
// Equation(s):
// \id_stage|reg_file|rd_data1~448_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|rd_data1~447_combout  & (\id_stage|reg_file|reg_file[30][21]~q )) # (!\id_stage|reg_file|rd_data1~447_combout  & ((\id_stage|reg_file|reg_file[26][21]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|rd_data1~447_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|rd_data1~447_combout ),
	.datac(\id_stage|reg_file|reg_file[30][21]~q ),
	.datad(\id_stage|reg_file|reg_file[26][21]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~448_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~448 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|rd_data1~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y9_N25
dffeas \id_stage|reg_file|reg_file[28][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y9_N23
dffeas \id_stage|reg_file|reg_file[20][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y9_N19
dffeas \id_stage|reg_file|reg_file[16][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y9_N17
dffeas \id_stage|reg_file|reg_file[24][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y9_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~451 (
// Equation(s):
// \id_stage|reg_file|rd_data1~451_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[24][21]~q ))) # (!\if_id_buffer|ID_rs1_ind [3] 
// & (\id_stage|reg_file|reg_file[16][21]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[16][21]~q ),
	.datac(\id_stage|reg_file|reg_file[24][21]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~451_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~451 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y9_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~452 (
// Equation(s):
// \id_stage|reg_file|rd_data1~452_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|rd_data1~451_combout  & (\id_stage|reg_file|reg_file[28][21]~q )) # (!\id_stage|reg_file|rd_data1~451_combout  & ((\id_stage|reg_file|reg_file[20][21]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|rd_data1~451_combout ))))

	.dataa(\id_stage|reg_file|reg_file[28][21]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[20][21]~q ),
	.datad(\id_stage|reg_file|rd_data1~451_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~452_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~452 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y12_N1
dffeas \id_stage|reg_file|reg_file[25][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y12_N3
dffeas \id_stage|reg_file|reg_file[17][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y12_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~449 (
// Equation(s):
// \id_stage|reg_file|rd_data1~449_combout  = (\if_id_buffer|ID_rs1_ind [2] & (\if_id_buffer|ID_rs1_ind [3])) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[25][21]~q )) # (!\if_id_buffer|ID_rs1_ind [3] & 
// ((\id_stage|reg_file|reg_file[17][21]~q )))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[25][21]~q ),
	.datad(\id_stage|reg_file|reg_file[17][21]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~449_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~449 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|rd_data1~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y12_N15
dffeas \id_stage|reg_file|reg_file[29][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y12_N1
dffeas \id_stage|reg_file|reg_file[21][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y12_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~450 (
// Equation(s):
// \id_stage|reg_file|rd_data1~450_combout  = (\id_stage|reg_file|rd_data1~449_combout  & ((\id_stage|reg_file|reg_file[29][21]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|rd_data1~449_combout  & (((\id_stage|reg_file|reg_file[21][21]~q  
// & \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|rd_data1~449_combout ),
	.datab(\id_stage|reg_file|reg_file[29][21]~q ),
	.datac(\id_stage|reg_file|reg_file[21][21]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~450_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~450 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|rd_data1~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y12_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~453 (
// Equation(s):
// \id_stage|reg_file|rd_data1~453_combout  = (\if_id_buffer|ID_rs1_ind [1] & (\if_id_buffer|ID_rs1_ind [0])) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~450_combout ))) # (!\if_id_buffer|ID_rs1_ind [0] & 
// (\id_stage|reg_file|rd_data1~452_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|rd_data1~452_combout ),
	.datad(\id_stage|reg_file|rd_data1~450_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~453_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~453 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data1~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y12_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~456 (
// Equation(s):
// \id_stage|reg_file|rd_data1~456_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~453_combout  & (\id_stage|reg_file|rd_data1~455_combout )) # (!\id_stage|reg_file|rd_data1~453_combout  & ((\id_stage|reg_file|rd_data1~448_combout 
// ))))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|rd_data1~453_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|rd_data1~455_combout ),
	.datac(\id_stage|reg_file|rd_data1~448_combout ),
	.datad(\id_stage|reg_file|rd_data1~453_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~456_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~456 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data1~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y12_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~466 (
// Equation(s):
// \id_stage|reg_file|rd_data1~466_combout  = (\id_stage|reg_file|rd_data1~463_combout  & (((\id_stage|reg_file|rd_data1~465_combout )) # (!\id_stage|reg_file|rd_data1[16]~13_combout ))) # (!\id_stage|reg_file|rd_data1~463_combout  & 
// (\id_stage|reg_file|rd_data1[16]~13_combout  & ((\id_stage|reg_file|rd_data1~456_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~463_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.datac(\id_stage|reg_file|rd_data1~465_combout ),
	.datad(\id_stage|reg_file|rd_data1~456_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~466_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~466 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|rd_data1~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y12_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~467 (
// Equation(s):
// \id_stage|reg_file|rd_data1~467_combout  = (\id_stage|reg_file|always1~2_combout  & ((\wb_stage|wdata_to_reg_file[21]~21_combout ) # ((\id_stage|reg_file|rd_data1~466_combout  & !\id_stage|reg_file|rd_data1~25_combout )))) # 
// (!\id_stage|reg_file|always1~2_combout  & (((\id_stage|reg_file|rd_data1~466_combout  & !\id_stage|reg_file|rd_data1~25_combout ))))

	.dataa(\id_stage|reg_file|always1~2_combout ),
	.datab(\wb_stage|wdata_to_reg_file[21]~21_combout ),
	.datac(\id_stage|reg_file|rd_data1~466_combout ),
	.datad(\id_stage|reg_file|rd_data1~25_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~467_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~467 .lut_mask = 16'h88F8;
defparam \id_stage|reg_file|rd_data1~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y12_N5
dffeas \id_stage|reg_file|rd_data1[21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data1~467_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1[21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N22
cycloneive_lcell_comb \id_ex_buffer|EX_rs1~21 (
// Equation(s):
// \id_ex_buffer|EX_rs1~21_combout  = (\id_stage|reg_file|rd_data1 [21] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\rst~input_o ),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\id_stage|reg_file|rd_data1 [21]),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs1~21_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1~21 .lut_mask = 16'hB000;
defparam \id_ex_buffer|EX_rs1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y11_N23
dffeas \id_ex_buffer|EX_rs1[21] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs1~21_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1[21] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y9_N4
cycloneive_lcell_comb \ex_stage|alu_oper1|out[21]~43 (
// Equation(s):
// \ex_stage|alu_oper1|out[21]~43_combout  = (\ex_stage|alu_oper1|sel1|out[21]~8_combout  & ((\FA|forwardA~7_combout  & (\id_ex_buffer|EX_rs1 [21])) # (!\FA|forwardA~7_combout  & ((\wb_stage|wdata_to_reg_file[21]~21_combout )))))

	.dataa(\id_ex_buffer|EX_rs1 [21]),
	.datab(\wb_stage|wdata_to_reg_file[21]~21_combout ),
	.datac(\ex_stage|alu_oper1|sel1|out[21]~8_combout ),
	.datad(\FA|forwardA~7_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out[21]~43_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[21]~43 .lut_mask = 16'hA0C0;
defparam \ex_stage|alu_oper1|out[21]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y9_N10
cycloneive_lcell_comb \ex_stage|alu_oper1|out[21] (
// Equation(s):
// \ex_stage|alu_oper1|out [21] = (\ex_stage|alu_oper1|out~42_combout ) # ((\ex_stage|alu_oper1|out[21]~43_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [21] & !\ex_stage|alu_oper1|sel1|out[21]~9_combout )))

	.dataa(\ex_stage|alu_oper1|out~42_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [21]),
	.datac(\ex_stage|alu_oper1|out[21]~43_combout ),
	.datad(\ex_stage|alu_oper1|sel1|out[21]~9_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out [21]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[21] .lut_mask = 16'hFAFE;
defparam \ex_stage|alu_oper1|out[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y5_N14
cycloneive_lcell_comb \if_id_buffer|ID_INST~20 (
// Equation(s):
// \if_id_buffer|ID_INST~20_combout  = (\if_stage|inst_mem|InstMem~114_combout  & (\if_stage|inst_mem|InstMem~12_combout  & !\id_stage|SDU|if_id_flush~0_combout ))

	.dataa(\if_stage|inst_mem|InstMem~114_combout ),
	.datab(\if_stage|inst_mem|InstMem~12_combout ),
	.datac(\id_stage|SDU|if_id_flush~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\if_id_buffer|ID_INST~20_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_INST~20 .lut_mask = 16'h0808;
defparam \if_id_buffer|ID_INST~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y5_N15
dffeas \if_id_buffer|ID_INST[21] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_INST~20_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_INST [21]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_INST[21] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_INST[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y5_N2
cycloneive_lcell_comb \id_ex_buffer|EX_Immed~30 (
// Equation(s):
// \id_ex_buffer|EX_Immed~30_combout  = (\id_ex_buffer|EX_Immed~25_combout  & ((\id_stage|immed_gen|Immed[16]~25_combout ) # ((\if_id_buffer|ID_INST [21] & !\id_stage|immed_gen|always0~13_combout ))))

	.dataa(\if_id_buffer|ID_INST [21]),
	.datab(\id_stage|immed_gen|Immed[16]~25_combout ),
	.datac(\id_ex_buffer|EX_Immed~25_combout ),
	.datad(\id_stage|immed_gen|always0~13_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_Immed~30_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed~30 .lut_mask = 16'hC0E0;
defparam \id_ex_buffer|EX_Immed~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y5_N3
dffeas \id_ex_buffer|EX_Immed[21] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_Immed~30_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_Immed [21]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed[21] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_Immed[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y5_N16
cycloneive_lcell_comb \ex_stage|alu_oper2|out~61 (
// Equation(s):
// \ex_stage|alu_oper2|out~61_combout  = (!\FA|Equal0~1_combout  & (\id_ex_buffer|EX_is_oper2_immed~q  & \id_ex_buffer|EX_Immed [21]))

	.dataa(gnd),
	.datab(\FA|Equal0~1_combout ),
	.datac(\id_ex_buffer|EX_is_oper2_immed~q ),
	.datad(\id_ex_buffer|EX_Immed [21]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~61_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~61 .lut_mask = 16'h3000;
defparam \ex_stage|alu_oper2|out~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~443 (
// Equation(s):
// \id_stage|reg_file|rd_data2~443_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|reg_file[13][21]~q ) # ((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|reg_file[12][21]~q  & 
// !\if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[13][21]~q ),
	.datac(\id_stage|reg_file|reg_file[12][21]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~443_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~443 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|rd_data2~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y12_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~444 (
// Equation(s):
// \id_stage|reg_file|rd_data2~444_combout  = (\id_stage|reg_file|rd_data2~443_combout  & ((\id_stage|reg_file|reg_file[15][21]~q ) # ((!\if_id_buffer|ID_rs2_ind [1])))) # (!\id_stage|reg_file|rd_data2~443_combout  & (((\id_stage|reg_file|reg_file[14][21]~q  
// & \if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\id_stage|reg_file|rd_data2~443_combout ),
	.datab(\id_stage|reg_file|reg_file[15][21]~q ),
	.datac(\id_stage|reg_file|reg_file[14][21]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~444_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~444 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|rd_data2~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y9_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~436 (
// Equation(s):
// \id_stage|reg_file|rd_data2~436_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|reg_file[10][21]~q )) # (!\if_id_buffer|ID_rs2_ind [1] & 
// ((\id_stage|reg_file|reg_file[8][21]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[10][21]~q ),
	.datac(\id_stage|reg_file|reg_file[8][21]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~436_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~436 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~437 (
// Equation(s):
// \id_stage|reg_file|rd_data2~437_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~436_combout  & ((\id_stage|reg_file|reg_file[11][21]~q ))) # (!\id_stage|reg_file|rd_data2~436_combout  & (\id_stage|reg_file|reg_file[9][21]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~436_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[9][21]~q ),
	.datac(\id_stage|reg_file|reg_file[11][21]~q ),
	.datad(\id_stage|reg_file|rd_data2~436_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~437_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~437 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y5_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~440 (
// Equation(s):
// \id_stage|reg_file|rd_data2~440_combout  = (\id_stage|reg_file|rd_data2[0]~16_combout  & (((\id_stage|reg_file|rd_data2[0]~17_combout )))) # (!\id_stage|reg_file|rd_data2[0]~16_combout  & ((\id_stage|reg_file|rd_data2[0]~17_combout  & 
// (\id_stage|reg_file|reg_file[2][21]~q )) # (!\id_stage|reg_file|rd_data2[0]~17_combout  & ((\id_stage|reg_file|reg_file[1][21]~q )))))

	.dataa(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.datab(\id_stage|reg_file|reg_file[2][21]~q ),
	.datac(\id_stage|reg_file|reg_file[1][21]~q ),
	.datad(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~440_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~440 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~438 (
// Equation(s):
// \id_stage|reg_file|rd_data2~438_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|reg_file[5][21]~q ) # ((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|reg_file[4][21]~q  & 
// !\if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[5][21]~q ),
	.datac(\id_stage|reg_file|reg_file[4][21]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~438_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~438 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|rd_data2~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y9_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~439 (
// Equation(s):
// \id_stage|reg_file|rd_data2~439_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~438_combout  & ((\id_stage|reg_file|reg_file[7][21]~q ))) # (!\id_stage|reg_file|rd_data2~438_combout  & (\id_stage|reg_file|reg_file[6][21]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~438_combout ))))

	.dataa(\id_stage|reg_file|reg_file[6][21]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[7][21]~q ),
	.datad(\id_stage|reg_file|rd_data2~438_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~439_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~439 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y9_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~441 (
// Equation(s):
// \id_stage|reg_file|rd_data2~441_combout  = (\id_stage|reg_file|rd_data2[0]~16_combout  & ((\id_stage|reg_file|rd_data2~440_combout  & (\id_stage|reg_file|reg_file[3][21]~q )) # (!\id_stage|reg_file|rd_data2~440_combout  & 
// ((\id_stage|reg_file|rd_data2~439_combout ))))) # (!\id_stage|reg_file|rd_data2[0]~16_combout  & (((\id_stage|reg_file|rd_data2~440_combout ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.datab(\id_stage|reg_file|reg_file[3][21]~q ),
	.datac(\id_stage|reg_file|rd_data2~440_combout ),
	.datad(\id_stage|reg_file|rd_data2~439_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~441_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~441 .lut_mask = 16'hDAD0;
defparam \id_stage|reg_file|rd_data2~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y9_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~442 (
// Equation(s):
// \id_stage|reg_file|rd_data2~442_combout  = (\id_stage|reg_file|rd_data2[0]~10_combout  & (((\id_stage|reg_file|rd_data2[0]~13_combout )))) # (!\id_stage|reg_file|rd_data2[0]~10_combout  & ((\id_stage|reg_file|rd_data2[0]~13_combout  & 
// (\id_stage|reg_file|rd_data2~437_combout )) # (!\id_stage|reg_file|rd_data2[0]~13_combout  & ((\id_stage|reg_file|rd_data2~441_combout )))))

	.dataa(\id_stage|reg_file|rd_data2~437_combout ),
	.datab(\id_stage|reg_file|rd_data2~441_combout ),
	.datac(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.datad(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~442_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~442 .lut_mask = 16'hFA0C;
defparam \id_stage|reg_file|rd_data2~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y12_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~426 (
// Equation(s):
// \id_stage|reg_file|rd_data2~426_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][21]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[18][21]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][21]~q ),
	.datac(\id_stage|reg_file|reg_file[18][21]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~426_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~426 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y12_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~427 (
// Equation(s):
// \id_stage|reg_file|rd_data2~427_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|rd_data2~426_combout  & ((\id_stage|reg_file|reg_file[30][21]~q ))) # (!\id_stage|reg_file|rd_data2~426_combout  & (\id_stage|reg_file|reg_file[26][21]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|rd_data2~426_combout ))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|rd_data2~426_combout ),
	.datac(\id_stage|reg_file|reg_file[26][21]~q ),
	.datad(\id_stage|reg_file|reg_file[30][21]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~427_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~427 .lut_mask = 16'hEC64;
defparam \id_stage|reg_file|rd_data2~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y9_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~430 (
// Equation(s):
// \id_stage|reg_file|rd_data2~430_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[24][21]~q ) # ((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|reg_file[16][21]~q  & 
// !\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[24][21]~q ),
	.datac(\id_stage|reg_file|reg_file[16][21]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~430_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~430 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|rd_data2~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y9_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~431 (
// Equation(s):
// \id_stage|reg_file|rd_data2~431_combout  = (\id_stage|reg_file|rd_data2~430_combout  & (((\id_stage|reg_file|reg_file[28][21]~q ) # (!\if_id_buffer|ID_rs2_ind [2])))) # (!\id_stage|reg_file|rd_data2~430_combout  & (\id_stage|reg_file|reg_file[20][21]~q  & 
// ((\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[20][21]~q ),
	.datab(\id_stage|reg_file|rd_data2~430_combout ),
	.datac(\id_stage|reg_file|reg_file[28][21]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~431_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~431 .lut_mask = 16'hE2CC;
defparam \id_stage|reg_file|rd_data2~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y12_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~428 (
// Equation(s):
// \id_stage|reg_file|rd_data2~428_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[25][21]~q ) # ((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|reg_file[17][21]~q  & 
// !\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[25][21]~q ),
	.datac(\id_stage|reg_file|reg_file[17][21]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~428_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~428 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|rd_data2~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y12_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~429 (
// Equation(s):
// \id_stage|reg_file|rd_data2~429_combout  = (\id_stage|reg_file|rd_data2~428_combout  & (((\id_stage|reg_file|reg_file[29][21]~q ) # (!\if_id_buffer|ID_rs2_ind [2])))) # (!\id_stage|reg_file|rd_data2~428_combout  & (\id_stage|reg_file|reg_file[21][21]~q  & 
// ((\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\id_stage|reg_file|rd_data2~428_combout ),
	.datab(\id_stage|reg_file|reg_file[21][21]~q ),
	.datac(\id_stage|reg_file|reg_file[29][21]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~429_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~429 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|rd_data2~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y9_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~432 (
// Equation(s):
// \id_stage|reg_file|rd_data2~432_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~429_combout ))) # (!\if_id_buffer|ID_rs2_ind 
// [0] & (\id_stage|reg_file|rd_data2~431_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|rd_data2~431_combout ),
	.datac(\if_id_buffer|ID_rs2_ind [0]),
	.datad(\id_stage|reg_file|rd_data2~429_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~432_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~432 .lut_mask = 16'hF4A4;
defparam \id_stage|reg_file|rd_data2~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y9_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~433 (
// Equation(s):
// \id_stage|reg_file|rd_data2~433_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[23][21]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[19][21]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[23][21]~q ),
	.datac(\id_stage|reg_file|reg_file[19][21]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~433_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~433 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y9_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~434 (
// Equation(s):
// \id_stage|reg_file|rd_data2~434_combout  = (\id_stage|reg_file|rd_data2~433_combout  & (((\id_stage|reg_file|reg_file[31][21]~q )) # (!\if_id_buffer|ID_rs2_ind [3]))) # (!\id_stage|reg_file|rd_data2~433_combout  & (\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[27][21]~q ))))

	.dataa(\id_stage|reg_file|rd_data2~433_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[31][21]~q ),
	.datad(\id_stage|reg_file|reg_file[27][21]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~434_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~434 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|rd_data2~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y9_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~435 (
// Equation(s):
// \id_stage|reg_file|rd_data2~435_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~432_combout  & ((\id_stage|reg_file|rd_data2~434_combout ))) # (!\id_stage|reg_file|rd_data2~432_combout  & (\id_stage|reg_file|rd_data2~427_combout 
// )))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~432_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~427_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|rd_data2~432_combout ),
	.datad(\id_stage|reg_file|rd_data2~434_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~435_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~435 .lut_mask = 16'hF838;
defparam \id_stage|reg_file|rd_data2~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y9_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~445 (
// Equation(s):
// \id_stage|reg_file|rd_data2~445_combout  = (\id_stage|reg_file|rd_data2[0]~10_combout  & ((\id_stage|reg_file|rd_data2~442_combout  & (\id_stage|reg_file|rd_data2~444_combout )) # (!\id_stage|reg_file|rd_data2~442_combout  & 
// ((\id_stage|reg_file|rd_data2~435_combout ))))) # (!\id_stage|reg_file|rd_data2[0]~10_combout  & (((\id_stage|reg_file|rd_data2~442_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~444_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.datac(\id_stage|reg_file|rd_data2~442_combout ),
	.datad(\id_stage|reg_file|rd_data2~435_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~445_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~445 .lut_mask = 16'hBCB0;
defparam \id_stage|reg_file|rd_data2~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y8_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~446 (
// Equation(s):
// \id_stage|reg_file|rd_data2~446_combout  = (\wb_stage|wdata_to_reg_file[21]~21_combout  & ((\id_stage|reg_file|always2~2_combout ) # ((!\id_stage|reg_file|rd_data2~25_combout  & \id_stage|reg_file|rd_data2~445_combout )))) # 
// (!\wb_stage|wdata_to_reg_file[21]~21_combout  & (!\id_stage|reg_file|rd_data2~25_combout  & (\id_stage|reg_file|rd_data2~445_combout )))

	.dataa(\wb_stage|wdata_to_reg_file[21]~21_combout ),
	.datab(\id_stage|reg_file|rd_data2~25_combout ),
	.datac(\id_stage|reg_file|rd_data2~445_combout ),
	.datad(\id_stage|reg_file|always2~2_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~446_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~446 .lut_mask = 16'hBA30;
defparam \id_stage|reg_file|rd_data2~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y8_N7
dffeas \id_stage|reg_file|rd_data2[21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data2~446_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2[21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N22
cycloneive_lcell_comb \id_ex_buffer|EX_rs2~20 (
// Equation(s):
// \id_ex_buffer|EX_rs2~20_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\id_stage|reg_file|rd_data2 [21] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\id_stage|SDU|id_ex_flush~7_combout ),
	.datab(\id_stage|reg_file|rd_data2 [21]),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs2~20_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2~20 .lut_mask = 16'h8808;
defparam \id_ex_buffer|EX_rs2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y8_N23
dffeas \id_ex_buffer|EX_rs2[21] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs2~20_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2[21] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y9_N20
cycloneive_lcell_comb \ex_stage|alu_oper2|out~60 (
// Equation(s):
// \ex_stage|alu_oper2|out~60_combout  = (\ex_stage|alu_oper2|sel2|out~0_combout  & ((\FB|forwardB[0]~8_combout  & (\wb_stage|wdata_to_reg_file[21]~21_combout )) # (!\FB|forwardB[0]~8_combout  & ((\ex_mem_buffer|MEM_ALU_OUT [21])))))

	.dataa(\ex_stage|alu_oper2|sel2|out~0_combout ),
	.datab(\wb_stage|wdata_to_reg_file[21]~21_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [21]),
	.datad(\FB|forwardB[0]~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~60_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~60 .lut_mask = 16'h88A0;
defparam \ex_stage|alu_oper2|out~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y9_N22
cycloneive_lcell_comb \ex_stage|alu_oper2|out~62 (
// Equation(s):
// \ex_stage|alu_oper2|out~62_combout  = (\ex_stage|alu_oper2|out~61_combout ) # ((\ex_stage|alu_oper2|out~60_combout ) # ((\id_ex_buffer|EX_rs2 [21] & \FB|forwardB[2]~9_combout )))

	.dataa(\ex_stage|alu_oper2|out~61_combout ),
	.datab(\id_ex_buffer|EX_rs2 [21]),
	.datac(\FB|forwardB[2]~9_combout ),
	.datad(\ex_stage|alu_oper2|out~60_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~62_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~62 .lut_mask = 16'hFFEA;
defparam \ex_stage|alu_oper2|out~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y12_N30
cycloneive_lcell_comb \ex_stage|alu|Mux23~0 (
// Equation(s):
// \ex_stage|alu|Mux23~0_combout  = (\ex_stage|alu_oper1|out [21] & ((\ex_stage|alu_oper|ALU_OP [0]) # (\ex_stage|alu_oper2|out~62_combout ))) # (!\ex_stage|alu_oper1|out [21] & (\ex_stage|alu_oper|ALU_OP [0] & \ex_stage|alu_oper2|out~62_combout ))

	.dataa(\ex_stage|alu_oper1|out [21]),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\ex_stage|alu_oper2|out~62_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux23~0 .lut_mask = 16'hFAA0;
defparam \ex_stage|alu|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y10_N18
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~38 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~38_combout  = (\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out [4]))) # (!\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper1|out [2]))))

	.dataa(\ex_stage|alu_oper1|out [2]),
	.datab(\ex_stage|alu_oper1|out [4]),
	.datac(\ex_stage|alu_oper2|out~35_combout ),
	.datad(\ex_stage|alu_oper2|out~32_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~38 .lut_mask = 16'hCA00;
defparam \ex_stage|alu|ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y10_N24
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~39 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~39_combout  = (\ex_stage|alu_oper2|out~35_combout  & (((\ex_stage|alu_oper1|out [5])))) # (!\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out[3]~26_combout ) # ((\ex_stage|alu_oper1|out[3]~27_combout ))))

	.dataa(\ex_stage|alu_oper1|out[3]~26_combout ),
	.datab(\ex_stage|alu_oper1|out [5]),
	.datac(\ex_stage|alu_oper2|out~35_combout ),
	.datad(\ex_stage|alu_oper1|out[3]~27_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~39 .lut_mask = 16'hCFCA;
defparam \ex_stage|alu|ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y10_N26
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~40 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~40_combout  = (\ex_stage|alu|ShiftLeft0~38_combout ) # ((!\ex_stage|alu_oper2|out~32_combout  & \ex_stage|alu|ShiftLeft0~39_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftLeft0~38_combout ),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~39_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~40_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~40 .lut_mask = 16'hCFCC;
defparam \ex_stage|alu|ShiftLeft0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N10
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~41 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~41_combout  = (\ex_stage|alu_oper2|out~41_combout  & (\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu|ShiftLeft0~115_combout )))) # (!\ex_stage|alu_oper2|out~41_combout  & (((\ex_stage|alu|ShiftLeft0~40_combout ))))

	.dataa(\ex_stage|alu_oper2|out~41_combout ),
	.datab(\ex_stage|alu_oper2|out~35_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~40_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~115_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~41_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~41 .lut_mask = 16'hD850;
defparam \ex_stage|alu|ShiftLeft0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N22
cycloneive_lcell_comb \ex_stage|alu|Mux23~1 (
// Equation(s):
// \ex_stage|alu|Mux23~1_combout  = (!\ex_stage|alu|ShiftLeft0~37_combout  & (!\ex_stage|alu_oper2|out~38_combout  & \ex_stage|alu|ShiftLeft0~41_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftLeft0~37_combout ),
	.datac(\ex_stage|alu_oper2|out~38_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~41_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux23~1 .lut_mask = 16'h0300;
defparam \ex_stage|alu|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N16
cycloneive_lcell_comb \if_id_buffer|ID_PC~26 (
// Equation(s):
// \if_id_buffer|ID_PC~26_combout  = (!\if_stage|pc_reg|addr_out [26] & !\id_stage|SDU|if_id_flush~0_combout )

	.dataa(\if_stage|pc_reg|addr_out [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_stage|SDU|if_id_flush~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~26_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~26 .lut_mask = 16'h0055;
defparam \if_id_buffer|ID_PC~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y4_N17
dffeas \if_id_buffer|ID_PC[26] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~26_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [26]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[26] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N20
cycloneive_lcell_comb \id_ex_buffer|EX_PC~26 (
// Equation(s):
// \id_ex_buffer|EX_PC~26_combout  = (\if_id_buffer|ID_PC [26] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\if_id_buffer|ID_PC [26]),
	.datac(\rst~input_o ),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_PC~26_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_PC~26 .lut_mask = 16'hC400;
defparam \id_ex_buffer|EX_PC~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y4_N21
dffeas \id_ex_buffer|EX_PC[26] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PC~26_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PC [26]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PC[26] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PC[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N26
cycloneive_lcell_comb \ex_stage|alu_oper1|out~52 (
// Equation(s):
// \ex_stage|alu_oper1|out~52_combout  = (\id_ex_buffer|EX_PC [26] & (\FA|Equal0~0_combout  & \FA|Equal0~2_combout ))

	.dataa(gnd),
	.datab(\id_ex_buffer|EX_PC [26]),
	.datac(\FA|Equal0~0_combout ),
	.datad(\FA|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out~52_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out~52 .lut_mask = 16'hC000;
defparam \ex_stage|alu_oper1|out~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y7_N28
cycloneive_lcell_comb \ex_stage|alu|Mux26~0 (
// Equation(s):
// \ex_stage|alu|Mux26~0_combout  = (\ex_stage|alu_oper|ALU_OP [1] & ((\ex_stage|alu|Mux4~1_combout ) # (!\ex_stage|alu_oper|ALU_OP [0])))

	.dataa(\ex_stage|alu_oper|ALU_OP [1]),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\ex_stage|alu|Mux4~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux26~0 .lut_mask = 16'hAA0A;
defparam \ex_stage|alu|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y10_N16
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT~26 (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT~26_combout  = (\ex_mem_buffer|MEM_ALU_OUT [26] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(gnd),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\rst~input_o ),
	.datad(\ex_mem_buffer|MEM_ALU_OUT [26]),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT~26_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT~26 .lut_mask = 16'hF300;
defparam \mem_wb_buffer|WB_ALU_OUT~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y10_N17
dffeas \mem_wb_buffer|WB_ALU_OUT[26] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[26] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N22
cycloneive_lcell_comb \if_id_buffer|ID_PC~22 (
// Equation(s):
// \if_id_buffer|ID_PC~22_combout  = (!\if_stage|pc_reg|addr_out [22] & !\id_stage|SDU|if_id_flush~0_combout )

	.dataa(gnd),
	.datab(\if_stage|pc_reg|addr_out [22]),
	.datac(gnd),
	.datad(\id_stage|SDU|if_id_flush~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~22_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~22 .lut_mask = 16'h0033;
defparam \if_id_buffer|ID_PC~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y4_N23
dffeas \if_id_buffer|ID_PC[22] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~22_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [22]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[22] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N24
cycloneive_lcell_comb \id_ex_buffer|EX_PC~22 (
// Equation(s):
// \id_ex_buffer|EX_PC~22_combout  = (\if_id_buffer|ID_PC [22] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\rst~input_o ),
	.datab(\if_id_buffer|ID_PC [22]),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_PC~22_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_PC~22 .lut_mask = 16'h8C00;
defparam \id_ex_buffer|EX_PC~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y9_N25
dffeas \id_ex_buffer|EX_PC[22] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PC~22_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PC [22]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PC[22] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PC[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N24
cycloneive_lcell_comb \ex_stage|alu_oper1|out~44 (
// Equation(s):
// \ex_stage|alu_oper1|out~44_combout  = (\id_ex_buffer|EX_opcode [6] & (\ex_stage|Equal1~0_combout  & (\FA|Equal0~0_combout  & \id_ex_buffer|EX_PC [22])))

	.dataa(\id_ex_buffer|EX_opcode [6]),
	.datab(\ex_stage|Equal1~0_combout ),
	.datac(\FA|Equal0~0_combout ),
	.datad(\id_ex_buffer|EX_PC [22]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out~44_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out~44 .lut_mask = 16'h8000;
defparam \ex_stage|alu_oper1|out~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N30
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT~22 (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT~22_combout  = (\ex_mem_buffer|MEM_ALU_OUT [22] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [22]),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT~22_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT~22 .lut_mask = 16'hC0F0;
defparam \mem_wb_buffer|WB_ALU_OUT~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y9_N31
dffeas \mem_wb_buffer|WB_ALU_OUT[22] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[22] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y10_N12
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~52 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~52_combout  = (\FB|forwardB~3_combout  & ((\FB|forwardB~7_combout  & ((\id_ex_buffer|EX_rs2 [26]))) # (!\FB|forwardB~7_combout  & (\wb_stage|wdata_to_reg_file[26]~26_combout ))))

	.dataa(\FB|forwardB~7_combout ),
	.datab(\FB|forwardB~3_combout ),
	.datac(\wb_stage|wdata_to_reg_file[26]~26_combout ),
	.datad(\id_ex_buffer|EX_rs2 [26]),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~52_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~52 .lut_mask = 16'hC840;
defparam \ex_stage|store_rs2_mux|out~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y10_N26
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~53 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~53_combout  = (\ex_stage|store_rs2_mux|out~52_combout ) # ((!\FB|forwardB~3_combout  & \ex_mem_buffer|MEM_ALU_OUT [26]))

	.dataa(\ex_stage|store_rs2_mux|out~52_combout ),
	.datab(gnd),
	.datac(\FB|forwardB~3_combout ),
	.datad(\ex_mem_buffer|MEM_ALU_OUT [26]),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~53_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~53 .lut_mask = 16'hAFAA;
defparam \ex_stage|store_rs2_mux|out~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y10_N27
dffeas \ex_mem_buffer|MEM_rs2[26] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|store_rs2_mux|out~53_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\EDU|excep_flag~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[26] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y10_N28
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~48 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~48_combout  = (\FB|forwardB~3_combout  & ((\FB|forwardB~7_combout  & (\id_ex_buffer|EX_rs2 [29])) # (!\FB|forwardB~7_combout  & ((\wb_stage|wdata_to_reg_file[29]~24_combout )))))

	.dataa(\id_ex_buffer|EX_rs2 [29]),
	.datab(\FB|forwardB~7_combout ),
	.datac(\wb_stage|wdata_to_reg_file[29]~24_combout ),
	.datad(\FB|forwardB~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~48_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~48 .lut_mask = 16'hB800;
defparam \ex_stage|store_rs2_mux|out~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y10_N24
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~49 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~49_combout  = (\ex_stage|store_rs2_mux|out~48_combout ) # ((!\FB|forwardB~3_combout  & \ex_mem_buffer|MEM_ALU_OUT [29]))

	.dataa(\FB|forwardB~3_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [29]),
	.datac(\ex_stage|store_rs2_mux|out~48_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~49_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~49 .lut_mask = 16'hF4F4;
defparam \ex_stage|store_rs2_mux|out~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y10_N25
dffeas \ex_mem_buffer|MEM_rs2[29] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|store_rs2_mux|out~49_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\EDU|excep_flag~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[29] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y10_N28
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~50 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~50_combout  = (\FB|forwardB~3_combout  & ((\FB|forwardB~7_combout  & ((\id_ex_buffer|EX_rs2 [31]))) # (!\FB|forwardB~7_combout  & (\wb_stage|wdata_to_reg_file[31]~25_combout ))))

	.dataa(\wb_stage|wdata_to_reg_file[31]~25_combout ),
	.datab(\id_ex_buffer|EX_rs2 [31]),
	.datac(\FB|forwardB~3_combout ),
	.datad(\FB|forwardB~7_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~50_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~50 .lut_mask = 16'hC0A0;
defparam \ex_stage|store_rs2_mux|out~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y10_N26
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~51 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~51_combout  = (\ex_stage|store_rs2_mux|out~50_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [31] & !\FB|forwardB~3_combout ))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [31]),
	.datab(gnd),
	.datac(\FB|forwardB~3_combout ),
	.datad(\ex_stage|store_rs2_mux|out~50_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~51_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~51 .lut_mask = 16'hFF0A;
defparam \ex_stage|store_rs2_mux|out~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y10_N27
dffeas \ex_mem_buffer|MEM_rs2[31] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|store_rs2_mux|out~51_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\EDU|excep_flag~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[31] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[31] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y10_N0
cycloneive_ram_block \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\ex_mem_buffer|MEM_memwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\hlt_logic~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ex_mem_buffer|MEM_rs2 [31],\ex_mem_buffer|MEM_rs2 [29],\ex_mem_buffer|MEM_rs2 [26],\ex_mem_buffer|MEM_rs2 [23],\ex_mem_buffer|MEM_rs2 [22],\ex_mem_buffer|MEM_rs2 [21],\ex_mem_buffer|MEM_rs2 [20],\ex_mem_buffer|MEM_rs2 [19],\ex_mem_buffer|MEM_rs2 [18]}),
	.portaaddr({\ex_mem_buffer|MEM_ALU_OUT [9],\ex_mem_buffer|MEM_ALU_OUT [8],\ex_mem_buffer|MEM_ALU_OUT [7],\ex_mem_buffer|MEM_ALU_OUT [6],\ex_mem_buffer|MEM_ALU_OUT [5],\ex_mem_buffer|MEM_ALU_OUT [4],\ex_mem_buffer|MEM_ALU_OUT [3],\ex_mem_buffer|MEM_ALU_OUT [2],\ex_mem_buffer|MEM_ALU_OUT [1],
\ex_mem_buffer|MEM_ALU_OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "MEM_stage:mem_stage|DM:data_mem|altsyncram:data_mem_rtl_0|altsyncram_eg81:auto_generated|ALTSYNCRAM";
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 10;
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 9;
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 1023;
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 1024;
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "old_data";
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 10;
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 9;
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X81_Y10_N28
cycloneive_lcell_comb \mem_wb_buffer|WB_Data_mem_out~23 (
// Equation(s):
// \mem_wb_buffer|WB_Data_mem_out~23_combout  = (\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a23  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_Data_mem_out~23_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out~23 .lut_mask = 16'hCF00;
defparam \mem_wb_buffer|WB_Data_mem_out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y10_N29
dffeas \mem_wb_buffer|WB_Data_mem_out[23] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_Data_mem_out~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_Data_mem_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out[23] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_Data_mem_out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N8
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~52 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~52_combout  = (\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper1|out [10])) # (!\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out [8])))

	.dataa(\ex_stage|alu_oper2|out~35_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu_oper1|out [10]),
	.datad(\ex_stage|alu_oper1|out [8]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~52_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~52 .lut_mask = 16'hF5A0;
defparam \ex_stage|alu|ShiftLeft0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y10_N6
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~61 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~61_combout  = (\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu|ShiftLeft0~52_combout ))) # (!\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu|ShiftLeft0~114_combout ))

	.dataa(\ex_stage|alu|ShiftLeft0~114_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~52_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~61_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~61 .lut_mask = 16'hFA0A;
defparam \ex_stage|alu|ShiftLeft0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y10_N4
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~64 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~64_combout  = (\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftLeft0~61_combout ))) # (!\ex_stage|alu_oper2|out~41_combout  & (\ex_stage|alu|ShiftLeft0~63_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftLeft0~63_combout ),
	.datac(\ex_stage|alu_oper2|out~41_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~61_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~64_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~64 .lut_mask = 16'hFC0C;
defparam \ex_stage|alu|ShiftLeft0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N28
cycloneive_lcell_comb \if_id_buffer|ID_PC~20 (
// Equation(s):
// \if_id_buffer|ID_PC~20_combout  = (!\id_stage|SDU|if_id_flush~0_combout  & !\if_stage|pc_reg|addr_out [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|SDU|if_id_flush~0_combout ),
	.datad(\if_stage|pc_reg|addr_out [20]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~20_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~20 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y4_N29
dffeas \if_id_buffer|ID_PC[20] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~20_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [20]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[20] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y10_N10
cycloneive_lcell_comb \id_ex_buffer|EX_PC~20 (
// Equation(s):
// \id_ex_buffer|EX_PC~20_combout  = (\if_id_buffer|ID_PC [20] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\rst~input_o ),
	.datac(\if_id_buffer|ID_PC [20]),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_PC~20_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_PC~20 .lut_mask = 16'hD000;
defparam \id_ex_buffer|EX_PC~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y10_N11
dffeas \id_ex_buffer|EX_PC[20] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PC~20_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PC [20]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PC[20] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PC[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y10_N12
cycloneive_lcell_comb \ex_stage|alu_oper1|out[20]~40 (
// Equation(s):
// \ex_stage|alu_oper1|out[20]~40_combout  = (\FA|Equal0~1_combout  & (\id_ex_buffer|EX_PC [20])) # (!\FA|Equal0~1_combout  & (((\ex_mem_buffer|MEM_ALU_OUT [20] & !\FA|forwardA~3_combout ))))

	.dataa(\id_ex_buffer|EX_PC [20]),
	.datab(\FA|Equal0~1_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [20]),
	.datad(\FA|forwardA~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out[20]~40_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[20]~40 .lut_mask = 16'h88B8;
defparam \ex_stage|alu_oper1|out[20]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y10_N15
dffeas \id_stage|reg_file|reg_file[9][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y10_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~426 (
// Equation(s):
// \id_stage|reg_file|rd_data1~426_combout  = (\if_id_buffer|ID_rs1_ind [1] & (\if_id_buffer|ID_rs1_ind [0])) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|reg_file[9][20]~q )) # (!\if_id_buffer|ID_rs1_ind [0] & 
// ((\id_stage|reg_file|reg_file[8][20]~q )))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[9][20]~q ),
	.datad(\id_stage|reg_file|reg_file[8][20]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~426_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~426 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|rd_data1~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y10_N5
dffeas \id_stage|reg_file|reg_file[11][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y10_N29
dffeas \id_stage|reg_file|reg_file[10][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y10_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~427 (
// Equation(s):
// \id_stage|reg_file|rd_data1~427_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~426_combout  & (\id_stage|reg_file|reg_file[11][20]~q )) # (!\id_stage|reg_file|rd_data1~426_combout  & ((\id_stage|reg_file|reg_file[10][20]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|rd_data1~426_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|rd_data1~426_combout ),
	.datac(\id_stage|reg_file|reg_file[11][20]~q ),
	.datad(\id_stage|reg_file|reg_file[10][20]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~427_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~427 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|rd_data1~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y8_N9
dffeas \id_stage|reg_file|reg_file[12][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N31
dffeas \id_stage|reg_file|reg_file[14][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~443 (
// Equation(s):
// \id_stage|reg_file|rd_data1~443_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|reg_file[14][20]~q ))) # (!\if_id_buffer|ID_rs1_ind [1] 
// & (\id_stage|reg_file|reg_file[12][20]~q ))))

	.dataa(\id_stage|reg_file|reg_file[12][20]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[14][20]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~443_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~443 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y10_N21
dffeas \id_stage|reg_file|reg_file[13][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y9_N3
dffeas \id_stage|reg_file|reg_file[15][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\wb_stage|wdata_to_reg_file[20]~20_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~444 (
// Equation(s):
// \id_stage|reg_file|rd_data1~444_combout  = (\id_stage|reg_file|rd_data1~443_combout  & (((\id_stage|reg_file|reg_file[15][20]~q ) # (!\if_id_buffer|ID_rs1_ind [0])))) # (!\id_stage|reg_file|rd_data1~443_combout  & (\id_stage|reg_file|reg_file[13][20]~q  & 
// ((\if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\id_stage|reg_file|rd_data1~443_combout ),
	.datab(\id_stage|reg_file|reg_file[13][20]~q ),
	.datac(\id_stage|reg_file|reg_file[15][20]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~444_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~444 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|rd_data1~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y5_N15
dffeas \id_stage|reg_file|reg_file[3][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y5_N29
dffeas \id_stage|reg_file|reg_file[2][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y5_N29
dffeas \id_stage|reg_file|reg_file[1][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N25
dffeas \id_stage|reg_file|reg_file[7][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N31
dffeas \id_stage|reg_file|reg_file[5][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y8_N5
dffeas \id_stage|reg_file|reg_file[4][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y8_N31
dffeas \id_stage|reg_file|reg_file[6][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y8_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~438 (
// Equation(s):
// \id_stage|reg_file|rd_data1~438_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|reg_file[6][20]~q ))) # (!\if_id_buffer|ID_rs1_ind [1] 
// & (\id_stage|reg_file|reg_file[4][20]~q ))))

	.dataa(\id_stage|reg_file|reg_file[4][20]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[6][20]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~438_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~438 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~439 (
// Equation(s):
// \id_stage|reg_file|rd_data1~439_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~438_combout  & (\id_stage|reg_file|reg_file[7][20]~q )) # (!\id_stage|reg_file|rd_data1~438_combout  & ((\id_stage|reg_file|reg_file[5][20]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|rd_data1~438_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[7][20]~q ),
	.datac(\id_stage|reg_file|reg_file[5][20]~q ),
	.datad(\id_stage|reg_file|rd_data1~438_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~439_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~439 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data1~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~440 (
// Equation(s):
// \id_stage|reg_file|rd_data1~440_combout  = (\id_stage|reg_file|rd_data1[16]~14_combout  & (((\id_stage|reg_file|rd_data1[16]~17_combout )))) # (!\id_stage|reg_file|rd_data1[16]~14_combout  & ((\id_stage|reg_file|rd_data1[16]~17_combout  & 
// ((\id_stage|reg_file|rd_data1~439_combout ))) # (!\id_stage|reg_file|rd_data1[16]~17_combout  & (\id_stage|reg_file|reg_file[1][20]~q ))))

	.dataa(\id_stage|reg_file|reg_file[1][20]~q ),
	.datab(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.datac(\id_stage|reg_file|rd_data1~439_combout ),
	.datad(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~440_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~440 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y5_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~441 (
// Equation(s):
// \id_stage|reg_file|rd_data1~441_combout  = (\id_stage|reg_file|rd_data1[16]~14_combout  & ((\id_stage|reg_file|rd_data1~440_combout  & (\id_stage|reg_file|reg_file[3][20]~q )) # (!\id_stage|reg_file|rd_data1~440_combout  & 
// ((\id_stage|reg_file|reg_file[2][20]~q ))))) # (!\id_stage|reg_file|rd_data1[16]~14_combout  & (((\id_stage|reg_file|rd_data1~440_combout ))))

	.dataa(\id_stage|reg_file|reg_file[3][20]~q ),
	.datab(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.datac(\id_stage|reg_file|reg_file[2][20]~q ),
	.datad(\id_stage|reg_file|rd_data1~440_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~441_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~441 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y9_N27
dffeas \id_stage|reg_file|reg_file[31][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y9_N17
dffeas \id_stage|reg_file|reg_file[27][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y9_N15
dffeas \id_stage|reg_file|reg_file[19][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y9_N25
dffeas \id_stage|reg_file|reg_file[23][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y9_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~435 (
// Equation(s):
// \id_stage|reg_file|rd_data1~435_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[23][20]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[19][20]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[19][20]~q ),
	.datac(\id_stage|reg_file|reg_file[23][20]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~435_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~435 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y9_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~436 (
// Equation(s):
// \id_stage|reg_file|rd_data1~436_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|rd_data1~435_combout  & (\id_stage|reg_file|reg_file[31][20]~q )) # (!\id_stage|reg_file|rd_data1~435_combout  & ((\id_stage|reg_file|reg_file[27][20]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|rd_data1~435_combout ))))

	.dataa(\id_stage|reg_file|reg_file[31][20]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[27][20]~q ),
	.datad(\id_stage|reg_file|rd_data1~435_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~436_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~436 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y12_N27
dffeas \id_stage|reg_file|reg_file[29][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y12_N17
dffeas \id_stage|reg_file|reg_file[25][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y12_N19
dffeas \id_stage|reg_file|reg_file[17][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y12_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~428 (
// Equation(s):
// \id_stage|reg_file|rd_data1~428_combout  = (\if_id_buffer|ID_rs1_ind [2] & (\if_id_buffer|ID_rs1_ind [3])) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[25][20]~q )) # (!\if_id_buffer|ID_rs1_ind [3] & 
// ((\id_stage|reg_file|reg_file[17][20]~q )))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[25][20]~q ),
	.datad(\id_stage|reg_file|reg_file[17][20]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~428_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~428 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|rd_data1~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y12_N13
dffeas \id_stage|reg_file|reg_file[21][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y12_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~429 (
// Equation(s):
// \id_stage|reg_file|rd_data1~429_combout  = (\id_stage|reg_file|rd_data1~428_combout  & ((\id_stage|reg_file|reg_file[29][20]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|rd_data1~428_combout  & (((\id_stage|reg_file|reg_file[21][20]~q  
// & \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[29][20]~q ),
	.datab(\id_stage|reg_file|rd_data1~428_combout ),
	.datac(\id_stage|reg_file|reg_file[21][20]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~429_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~429 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|rd_data1~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y9_N27
dffeas \id_stage|reg_file|reg_file[16][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y9_N9
dffeas \id_stage|reg_file|reg_file[24][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y9_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~432 (
// Equation(s):
// \id_stage|reg_file|rd_data1~432_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[24][20]~q ))) # (!\if_id_buffer|ID_rs1_ind [3] 
// & (\id_stage|reg_file|reg_file[16][20]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[16][20]~q ),
	.datac(\id_stage|reg_file|reg_file[24][20]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~432_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~432 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y9_N3
dffeas \id_stage|reg_file|reg_file[20][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y9_N21
dffeas \id_stage|reg_file|reg_file[28][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y9_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~433 (
// Equation(s):
// \id_stage|reg_file|rd_data1~433_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|rd_data1~432_combout  & ((\id_stage|reg_file|reg_file[28][20]~q ))) # (!\id_stage|reg_file|rd_data1~432_combout  & (\id_stage|reg_file|reg_file[20][20]~q )))) 
// # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|rd_data1~432_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|rd_data1~432_combout ),
	.datac(\id_stage|reg_file|reg_file[20][20]~q ),
	.datad(\id_stage|reg_file|reg_file[28][20]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~433_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~433 .lut_mask = 16'hEC64;
defparam \id_stage|reg_file|rd_data1~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y12_N3
dffeas \id_stage|reg_file|reg_file[30][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y12_N29
dffeas \id_stage|reg_file|reg_file[26][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y12_N31
dffeas \id_stage|reg_file|reg_file[18][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y12_N25
dffeas \id_stage|reg_file|reg_file[22][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~430 (
// Equation(s):
// \id_stage|reg_file|rd_data1~430_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[22][20]~q ))) # (!\if_id_buffer|ID_rs1_ind [2] 
// & (\id_stage|reg_file|reg_file[18][20]~q ))))

	.dataa(\id_stage|reg_file|reg_file[18][20]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[22][20]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~430_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~430 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y12_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~431 (
// Equation(s):
// \id_stage|reg_file|rd_data1~431_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|rd_data1~430_combout  & (\id_stage|reg_file|reg_file[30][20]~q )) # (!\id_stage|reg_file|rd_data1~430_combout  & ((\id_stage|reg_file|reg_file[26][20]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|rd_data1~430_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[30][20]~q ),
	.datac(\id_stage|reg_file|reg_file[26][20]~q ),
	.datad(\id_stage|reg_file|rd_data1~430_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~431_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~431 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data1~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y11_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~434 (
// Equation(s):
// \id_stage|reg_file|rd_data1~434_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~431_combout ))) # (!\if_id_buffer|ID_rs1_ind 
// [1] & (\id_stage|reg_file|rd_data1~433_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|rd_data1~433_combout ),
	.datac(\if_id_buffer|ID_rs1_ind [1]),
	.datad(\id_stage|reg_file|rd_data1~431_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~434_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~434 .lut_mask = 16'hF4A4;
defparam \id_stage|reg_file|rd_data1~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y11_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~437 (
// Equation(s):
// \id_stage|reg_file|rd_data1~437_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~434_combout  & (\id_stage|reg_file|rd_data1~436_combout )) # (!\id_stage|reg_file|rd_data1~434_combout  & ((\id_stage|reg_file|rd_data1~429_combout 
// ))))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|rd_data1~434_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~436_combout ),
	.datab(\id_stage|reg_file|rd_data1~429_combout ),
	.datac(\if_id_buffer|ID_rs1_ind [0]),
	.datad(\id_stage|reg_file|rd_data1~434_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~437_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~437 .lut_mask = 16'hAFC0;
defparam \id_stage|reg_file|rd_data1~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y11_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~442 (
// Equation(s):
// \id_stage|reg_file|rd_data1~442_combout  = (\id_stage|reg_file|rd_data1[16]~13_combout  & ((\id_stage|reg_file|rd_data1[16]~2_combout ) # ((\id_stage|reg_file|rd_data1~437_combout )))) # (!\id_stage|reg_file|rd_data1[16]~13_combout  & 
// (!\id_stage|reg_file|rd_data1[16]~2_combout  & (\id_stage|reg_file|rd_data1~441_combout )))

	.dataa(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datac(\id_stage|reg_file|rd_data1~441_combout ),
	.datad(\id_stage|reg_file|rd_data1~437_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~442_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~442 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|rd_data1~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~445 (
// Equation(s):
// \id_stage|reg_file|rd_data1~445_combout  = (\id_stage|reg_file|rd_data1[16]~2_combout  & ((\id_stage|reg_file|rd_data1~442_combout  & ((\id_stage|reg_file|rd_data1~444_combout ))) # (!\id_stage|reg_file|rd_data1~442_combout  & 
// (\id_stage|reg_file|rd_data1~427_combout )))) # (!\id_stage|reg_file|rd_data1[16]~2_combout  & (((\id_stage|reg_file|rd_data1~442_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~427_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datac(\id_stage|reg_file|rd_data1~444_combout ),
	.datad(\id_stage|reg_file|rd_data1~442_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~445_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~445 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data1~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~446 (
// Equation(s):
// \id_stage|reg_file|rd_data1~446_combout  = (\id_stage|reg_file|always1~2_combout  & ((\wb_stage|wdata_to_reg_file[20]~20_combout ) # ((!\id_stage|reg_file|rd_data1~25_combout  & \id_stage|reg_file|rd_data1~445_combout )))) # 
// (!\id_stage|reg_file|always1~2_combout  & (((!\id_stage|reg_file|rd_data1~25_combout  & \id_stage|reg_file|rd_data1~445_combout ))))

	.dataa(\id_stage|reg_file|always1~2_combout ),
	.datab(\wb_stage|wdata_to_reg_file[20]~20_combout ),
	.datac(\id_stage|reg_file|rd_data1~25_combout ),
	.datad(\id_stage|reg_file|rd_data1~445_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~446_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~446 .lut_mask = 16'h8F88;
defparam \id_stage|reg_file|rd_data1~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y10_N13
dffeas \id_stage|reg_file|rd_data1[20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data1~446_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1[20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N30
cycloneive_lcell_comb \id_ex_buffer|EX_rs1~20 (
// Equation(s):
// \id_ex_buffer|EX_rs1~20_combout  = (\id_stage|reg_file|rd_data1 [20] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\id_stage|reg_file|rd_data1 [20]),
	.datab(\rst~input_o ),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs1~20_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1~20 .lut_mask = 16'h8A00;
defparam \id_ex_buffer|EX_rs1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y10_N31
dffeas \id_ex_buffer|EX_rs1[20] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs1~20_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1[20] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y9_N12
cycloneive_lcell_comb \ex_stage|alu_oper1|out[20]~41 (
// Equation(s):
// \ex_stage|alu_oper1|out[20]~41_combout  = (\ex_stage|alu_oper1|sel1|out[21]~8_combout  & ((\FA|forwardA~7_combout  & (\id_ex_buffer|EX_rs1 [20])) # (!\FA|forwardA~7_combout  & ((\wb_stage|wdata_to_reg_file[20]~20_combout )))))

	.dataa(\id_ex_buffer|EX_rs1 [20]),
	.datab(\wb_stage|wdata_to_reg_file[20]~20_combout ),
	.datac(\ex_stage|alu_oper1|sel1|out[21]~8_combout ),
	.datad(\FA|forwardA~7_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out[20]~41_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[20]~41 .lut_mask = 16'hA0C0;
defparam \ex_stage|alu_oper1|out[20]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y11_N26
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~119 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~119_combout  = (\ex_stage|alu_oper2|out~35_combout  & (((\ex_stage|alu_oper1|out [22])))) # (!\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out[20]~40_combout ) # ((\ex_stage|alu_oper1|out[20]~41_combout ))))

	.dataa(\ex_stage|alu_oper2|out~35_combout ),
	.datab(\ex_stage|alu_oper1|out[20]~40_combout ),
	.datac(\ex_stage|alu_oper1|out [22]),
	.datad(\ex_stage|alu_oper1|out[20]~41_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~119_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~119 .lut_mask = 16'hF5E4;
defparam \ex_stage|alu|ShiftLeft0~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y4_N24
cycloneive_lcell_comb \if_id_buffer|ID_PC~23 (
// Equation(s):
// \if_id_buffer|ID_PC~23_combout  = (!\id_stage|SDU|if_id_flush~0_combout  & !\if_stage|pc_reg|addr_out [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|SDU|if_id_flush~0_combout ),
	.datad(\if_stage|pc_reg|addr_out [23]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~23_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~23 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y4_N25
dffeas \if_id_buffer|ID_PC[23] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~23_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [23]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[23] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N22
cycloneive_lcell_comb \id_ex_buffer|EX_PC~23 (
// Equation(s):
// \id_ex_buffer|EX_PC~23_combout  = (\if_id_buffer|ID_PC [23] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\rst~input_o ),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\if_id_buffer|ID_PC [23]),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_PC~23_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_PC~23 .lut_mask = 16'hB000;
defparam \id_ex_buffer|EX_PC~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y4_N23
dffeas \id_ex_buffer|EX_PC[23] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PC~23_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PC [23]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PC[23] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PC[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N8
cycloneive_lcell_comb \ex_stage|alu_oper1|out~46 (
// Equation(s):
// \ex_stage|alu_oper1|out~46_combout  = (\id_ex_buffer|EX_PC [23] & (\ex_stage|Equal1~0_combout  & (\FA|Equal0~0_combout  & \id_ex_buffer|EX_opcode [6])))

	.dataa(\id_ex_buffer|EX_PC [23]),
	.datab(\ex_stage|Equal1~0_combout ),
	.datac(\FA|Equal0~0_combout ),
	.datad(\id_ex_buffer|EX_opcode [6]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out~46_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out~46 .lut_mask = 16'h8000;
defparam \ex_stage|alu_oper1|out~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y10_N15
dffeas \id_stage|reg_file|reg_file[14][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y10_N5
dffeas \id_stage|reg_file|reg_file[12][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y10_N27
dffeas \id_stage|reg_file|reg_file[13][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~506 (
// Equation(s):
// \id_stage|reg_file|rd_data1~506_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[13][23]~q ))) # (!\if_id_buffer|ID_rs1_ind [0] 
// & (\id_stage|reg_file|reg_file[12][23]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[12][23]~q ),
	.datac(\id_stage|reg_file|reg_file[13][23]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~506_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~506 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y10_N12
cycloneive_lcell_comb \id_stage|reg_file|reg_file[15][23]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[15][23]~feeder_combout  = \wb_stage|wdata_to_reg_file[23]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|wdata_to_reg_file[23]~23_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[15][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][23]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[15][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y10_N13
dffeas \id_stage|reg_file|reg_file[15][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[15][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y10_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~507 (
// Equation(s):
// \id_stage|reg_file|rd_data1~507_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~506_combout  & ((\id_stage|reg_file|reg_file[15][23]~q ))) # (!\id_stage|reg_file|rd_data1~506_combout  & (\id_stage|reg_file|reg_file[14][23]~q )))) 
// # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|rd_data1~506_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[14][23]~q ),
	.datac(\id_stage|reg_file|rd_data1~506_combout ),
	.datad(\id_stage|reg_file|reg_file[15][23]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~507_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~507 .lut_mask = 16'hF858;
defparam \id_stage|reg_file|rd_data1~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y12_N27
dffeas \id_stage|reg_file|reg_file[18][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y12_N21
dffeas \id_stage|reg_file|reg_file[22][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y12_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~489 (
// Equation(s):
// \id_stage|reg_file|rd_data1~489_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[22][23]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[18][23]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[18][23]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[22][23]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~489_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~489 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y12_N15
dffeas \id_stage|reg_file|reg_file[30][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y12_N1
dffeas \id_stage|reg_file|reg_file[26][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y12_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~490 (
// Equation(s):
// \id_stage|reg_file|rd_data1~490_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|rd_data1~489_combout  & (\id_stage|reg_file|reg_file[30][23]~q )) # (!\id_stage|reg_file|rd_data1~489_combout  & ((\id_stage|reg_file|reg_file[26][23]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|rd_data1~489_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|rd_data1~489_combout ),
	.datac(\id_stage|reg_file|reg_file[30][23]~q ),
	.datad(\id_stage|reg_file|reg_file[26][23]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~490_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~490 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|rd_data1~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y12_N11
dffeas \id_stage|reg_file|reg_file[29][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y12_N7
dffeas \id_stage|reg_file|reg_file[17][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y12_N17
dffeas \id_stage|reg_file|reg_file[25][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y12_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~491 (
// Equation(s):
// \id_stage|reg_file|rd_data1~491_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[25][23]~q ))) # (!\if_id_buffer|ID_rs1_ind [3] 
// & (\id_stage|reg_file|reg_file[17][23]~q ))))

	.dataa(\id_stage|reg_file|reg_file[17][23]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[25][23]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~491_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~491 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y12_N5
dffeas \id_stage|reg_file|reg_file[21][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y12_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~492 (
// Equation(s):
// \id_stage|reg_file|rd_data1~492_combout  = (\id_stage|reg_file|rd_data1~491_combout  & ((\id_stage|reg_file|reg_file[29][23]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|rd_data1~491_combout  & (((\id_stage|reg_file|reg_file[21][23]~q  
// & \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[29][23]~q ),
	.datab(\id_stage|reg_file|rd_data1~491_combout ),
	.datac(\id_stage|reg_file|reg_file[21][23]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~492_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~492 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|rd_data1~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y9_N13
dffeas \id_stage|reg_file|reg_file[24][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y9_N3
dffeas \id_stage|reg_file|reg_file[16][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y9_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~493 (
// Equation(s):
// \id_stage|reg_file|rd_data1~493_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2]) # ((\id_stage|reg_file|reg_file[24][23]~q )))) # (!\if_id_buffer|ID_rs1_ind [3] & (!\if_id_buffer|ID_rs1_ind [2] & 
// ((\id_stage|reg_file|reg_file[16][23]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[24][23]~q ),
	.datad(\id_stage|reg_file|reg_file[16][23]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~493_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~493 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|rd_data1~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y10_N9
dffeas \id_stage|reg_file|reg_file[20][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y10_N19
dffeas \id_stage|reg_file|reg_file[28][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y10_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~494 (
// Equation(s):
// \id_stage|reg_file|rd_data1~494_combout  = (\id_stage|reg_file|rd_data1~493_combout  & (((\id_stage|reg_file|reg_file[28][23]~q )) # (!\if_id_buffer|ID_rs1_ind [2]))) # (!\id_stage|reg_file|rd_data1~493_combout  & (\if_id_buffer|ID_rs1_ind [2] & 
// (\id_stage|reg_file|reg_file[20][23]~q )))

	.dataa(\id_stage|reg_file|rd_data1~493_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[20][23]~q ),
	.datad(\id_stage|reg_file|reg_file[28][23]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~494_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~494 .lut_mask = 16'hEA62;
defparam \id_stage|reg_file|rd_data1~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y12_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~495 (
// Equation(s):
// \id_stage|reg_file|rd_data1~495_combout  = (\if_id_buffer|ID_rs1_ind [1] & (\if_id_buffer|ID_rs1_ind [0])) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|rd_data1~492_combout )) # (!\if_id_buffer|ID_rs1_ind [0] & 
// ((\id_stage|reg_file|rd_data1~494_combout )))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|rd_data1~492_combout ),
	.datad(\id_stage|reg_file|rd_data1~494_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~495_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~495 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|rd_data1~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y9_N7
dffeas \id_stage|reg_file|reg_file[19][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y9_N9
dffeas \id_stage|reg_file|reg_file[23][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y9_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~496 (
// Equation(s):
// \id_stage|reg_file|rd_data1~496_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[23][23]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[19][23]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[19][23]~q ),
	.datac(\id_stage|reg_file|reg_file[23][23]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~496_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~496 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y13_N29
dffeas \id_stage|reg_file|reg_file[27][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y13_N7
dffeas \id_stage|reg_file|reg_file[31][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~497 (
// Equation(s):
// \id_stage|reg_file|rd_data1~497_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|rd_data1~496_combout  & ((\id_stage|reg_file|reg_file[31][23]~q ))) # (!\id_stage|reg_file|rd_data1~496_combout  & (\id_stage|reg_file|reg_file[27][23]~q )))) 
// # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|rd_data1~496_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|rd_data1~496_combout ),
	.datac(\id_stage|reg_file|reg_file[27][23]~q ),
	.datad(\id_stage|reg_file|reg_file[31][23]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~497_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~497 .lut_mask = 16'hEC64;
defparam \id_stage|reg_file|rd_data1~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y12_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~498 (
// Equation(s):
// \id_stage|reg_file|rd_data1~498_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~495_combout  & ((\id_stage|reg_file|rd_data1~497_combout ))) # (!\id_stage|reg_file|rd_data1~495_combout  & (\id_stage|reg_file|rd_data1~490_combout 
// )))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|rd_data1~495_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|rd_data1~490_combout ),
	.datac(\id_stage|reg_file|rd_data1~495_combout ),
	.datad(\id_stage|reg_file|rd_data1~497_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~498_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~498 .lut_mask = 16'hF858;
defparam \id_stage|reg_file|rd_data1~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y6_N27
dffeas \id_stage|reg_file|reg_file[7][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y10_N15
dffeas \id_stage|reg_file|reg_file[4][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N6
cycloneive_lcell_comb \id_stage|reg_file|reg_file[5][23]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[5][23]~feeder_combout  = \wb_stage|wdata_to_reg_file[23]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|wdata_to_reg_file[23]~23_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[5][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][23]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[5][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y8_N7
dffeas \id_stage|reg_file|reg_file[5][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[5][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y6_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~501 (
// Equation(s):
// \id_stage|reg_file|rd_data1~501_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[5][23]~q ))) # (!\if_id_buffer|ID_rs1_ind [0] 
// & (\id_stage|reg_file|reg_file[4][23]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[4][23]~q ),
	.datac(\if_id_buffer|ID_rs1_ind [0]),
	.datad(\id_stage|reg_file|reg_file[5][23]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~501_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~501 .lut_mask = 16'hF4A4;
defparam \id_stage|reg_file|rd_data1~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y6_N23
dffeas \id_stage|reg_file|reg_file[6][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y6_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~502 (
// Equation(s):
// \id_stage|reg_file|rd_data1~502_combout  = (\id_stage|reg_file|rd_data1~501_combout  & ((\id_stage|reg_file|reg_file[7][23]~q ) # ((!\if_id_buffer|ID_rs1_ind [1])))) # (!\id_stage|reg_file|rd_data1~501_combout  & (((\id_stage|reg_file|reg_file[6][23]~q  & 
// \if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\id_stage|reg_file|reg_file[7][23]~q ),
	.datab(\id_stage|reg_file|rd_data1~501_combout ),
	.datac(\id_stage|reg_file|reg_file[6][23]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~502_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~502 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|rd_data1~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y5_N27
dffeas \id_stage|reg_file|reg_file[3][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y5_N13
dffeas \id_stage|reg_file|reg_file[1][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y5_N27
dffeas \id_stage|reg_file|reg_file[2][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y5_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~503 (
// Equation(s):
// \id_stage|reg_file|rd_data1~503_combout  = (\id_stage|reg_file|rd_data1[16]~14_combout  & (((\id_stage|reg_file|reg_file[2][23]~q ) # (\id_stage|reg_file|rd_data1[16]~17_combout )))) # (!\id_stage|reg_file|rd_data1[16]~14_combout  & 
// (\id_stage|reg_file|reg_file[1][23]~q  & ((!\id_stage|reg_file|rd_data1[16]~17_combout ))))

	.dataa(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.datab(\id_stage|reg_file|reg_file[1][23]~q ),
	.datac(\id_stage|reg_file|reg_file[2][23]~q ),
	.datad(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~503_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~503 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y5_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~504 (
// Equation(s):
// \id_stage|reg_file|rd_data1~504_combout  = (\id_stage|reg_file|rd_data1~503_combout  & (((\id_stage|reg_file|reg_file[3][23]~q ) # (!\id_stage|reg_file|rd_data1[16]~17_combout )))) # (!\id_stage|reg_file|rd_data1~503_combout  & 
// (\id_stage|reg_file|rd_data1~502_combout  & ((\id_stage|reg_file|rd_data1[16]~17_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~502_combout ),
	.datab(\id_stage|reg_file|reg_file[3][23]~q ),
	.datac(\id_stage|reg_file|rd_data1~503_combout ),
	.datad(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~504_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~504 .lut_mask = 16'hCAF0;
defparam \id_stage|reg_file|rd_data1~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y8_N23
dffeas \id_stage|reg_file|reg_file[11][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y8_N19
dffeas \id_stage|reg_file|reg_file[9][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y9_N11
dffeas \id_stage|reg_file|reg_file[8][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y9_N21
dffeas \id_stage|reg_file|reg_file[10][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y9_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~499 (
// Equation(s):
// \id_stage|reg_file|rd_data1~499_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|reg_file[10][23]~q ) # (\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[8][23]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[8][23]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[10][23]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~499_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~499 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y8_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~500 (
// Equation(s):
// \id_stage|reg_file|rd_data1~500_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~499_combout  & (\id_stage|reg_file|reg_file[11][23]~q )) # (!\id_stage|reg_file|rd_data1~499_combout  & ((\id_stage|reg_file|reg_file[9][23]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|rd_data1~499_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[11][23]~q ),
	.datac(\id_stage|reg_file|reg_file[9][23]~q ),
	.datad(\id_stage|reg_file|rd_data1~499_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~500_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~500 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data1~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y12_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~505 (
// Equation(s):
// \id_stage|reg_file|rd_data1~505_combout  = (\id_stage|reg_file|rd_data1[16]~13_combout  & (\id_stage|reg_file|rd_data1[16]~2_combout )) # (!\id_stage|reg_file|rd_data1[16]~13_combout  & ((\id_stage|reg_file|rd_data1[16]~2_combout  & 
// ((\id_stage|reg_file|rd_data1~500_combout ))) # (!\id_stage|reg_file|rd_data1[16]~2_combout  & (\id_stage|reg_file|rd_data1~504_combout ))))

	.dataa(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datac(\id_stage|reg_file|rd_data1~504_combout ),
	.datad(\id_stage|reg_file|rd_data1~500_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~505_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~505 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data1~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y12_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~508 (
// Equation(s):
// \id_stage|reg_file|rd_data1~508_combout  = (\id_stage|reg_file|rd_data1[16]~13_combout  & ((\id_stage|reg_file|rd_data1~505_combout  & (\id_stage|reg_file|rd_data1~507_combout )) # (!\id_stage|reg_file|rd_data1~505_combout  & 
// ((\id_stage|reg_file|rd_data1~498_combout ))))) # (!\id_stage|reg_file|rd_data1[16]~13_combout  & (((\id_stage|reg_file|rd_data1~505_combout ))))

	.dataa(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.datab(\id_stage|reg_file|rd_data1~507_combout ),
	.datac(\id_stage|reg_file|rd_data1~498_combout ),
	.datad(\id_stage|reg_file|rd_data1~505_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~508_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~508 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data1~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y12_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~509 (
// Equation(s):
// \id_stage|reg_file|rd_data1~509_combout  = (\id_stage|reg_file|rd_data1~25_combout  & (\wb_stage|wdata_to_reg_file[23]~23_combout  & (\id_stage|reg_file|always1~2_combout ))) # (!\id_stage|reg_file|rd_data1~25_combout  & 
// ((\id_stage|reg_file|rd_data1~508_combout ) # ((\wb_stage|wdata_to_reg_file[23]~23_combout  & \id_stage|reg_file|always1~2_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~25_combout ),
	.datab(\wb_stage|wdata_to_reg_file[23]~23_combout ),
	.datac(\id_stage|reg_file|always1~2_combout ),
	.datad(\id_stage|reg_file|rd_data1~508_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~509_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~509 .lut_mask = 16'hD5C0;
defparam \id_stage|reg_file|rd_data1~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y12_N1
dffeas \id_stage|reg_file|rd_data1[23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data1~509_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1[23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y10_N14
cycloneive_lcell_comb \id_ex_buffer|EX_rs1~23 (
// Equation(s):
// \id_ex_buffer|EX_rs1~23_combout  = (\id_stage|reg_file|rd_data1 [23] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\id_stage|reg_file|rd_data1 [23]),
	.datab(\id_stage|SDU|id_ex_flush~7_combout ),
	.datac(\rst~input_o ),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs1~23_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1~23 .lut_mask = 16'h8088;
defparam \id_ex_buffer|EX_rs1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y10_N15
dffeas \id_ex_buffer|EX_rs1[23] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs1~23_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1[23] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N18
cycloneive_lcell_comb \ex_stage|alu_oper1|out[23]~47 (
// Equation(s):
// \ex_stage|alu_oper1|out[23]~47_combout  = (\ex_stage|alu_oper1|sel1|out[21]~8_combout  & ((\FA|forwardA~7_combout  & (\id_ex_buffer|EX_rs1 [23])) # (!\FA|forwardA~7_combout  & ((\wb_stage|wdata_to_reg_file[23]~23_combout )))))

	.dataa(\id_ex_buffer|EX_rs1 [23]),
	.datab(\wb_stage|wdata_to_reg_file[23]~23_combout ),
	.datac(\FA|forwardA~7_combout ),
	.datad(\ex_stage|alu_oper1|sel1|out[21]~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out[23]~47_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[23]~47 .lut_mask = 16'hAC00;
defparam \ex_stage|alu_oper1|out[23]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N4
cycloneive_lcell_comb \ex_stage|alu_oper1|out[23] (
// Equation(s):
// \ex_stage|alu_oper1|out [23] = (\ex_stage|alu_oper1|out~46_combout ) # ((\ex_stage|alu_oper1|out[23]~47_combout ) # ((!\ex_stage|alu_oper1|sel1|out[21]~9_combout  & \ex_mem_buffer|MEM_ALU_OUT [23])))

	.dataa(\ex_stage|alu_oper1|out~46_combout ),
	.datab(\ex_stage|alu_oper1|sel1|out[21]~9_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [23]),
	.datad(\ex_stage|alu_oper1|out[23]~47_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out [23]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[23] .lut_mask = 16'hFFBA;
defparam \ex_stage|alu_oper1|out[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N4
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~98 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~98_combout  = (\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper1|out [23])) # (!\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out [21])))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper1|out [23]),
	.datac(\ex_stage|alu_oper1|out [21]),
	.datad(\ex_stage|alu_oper2|out~35_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~98_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~98 .lut_mask = 16'hCCF0;
defparam \ex_stage|alu|ShiftLeft0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y11_N18
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~99 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~99_combout  = (\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu|ShiftLeft0~119_combout )) # (!\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu|ShiftLeft0~98_combout )))

	.dataa(\ex_stage|alu|ShiftLeft0~119_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~98_combout ),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~99_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~99 .lut_mask = 16'hACAC;
defparam \ex_stage|alu|ShiftLeft0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y10_N0
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~100 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~100_combout  = (\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftLeft0~89_combout ))) # (!\ex_stage|alu_oper2|out~41_combout  & (\ex_stage|alu|ShiftLeft0~99_combout ))

	.dataa(\ex_stage|alu|ShiftLeft0~99_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~89_combout ),
	.datac(\ex_stage|alu_oper2|out~41_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~100_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~100 .lut_mask = 16'hCACA;
defparam \ex_stage|alu|ShiftLeft0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N12
cycloneive_lcell_comb \ex_stage|alu|Mux33~1 (
// Equation(s):
// \ex_stage|alu|Mux33~1_combout  = \ex_stage|alu_oper|ALU_OP [0] $ (!\ex_stage|alu|Mux4~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\ex_stage|alu|Mux4~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux33~1 .lut_mask = 16'hF00F;
defparam \ex_stage|alu|Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y10_N9
dffeas \id_stage|reg_file|reg_file[15][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\wb_stage|wdata_to_reg_file[31]~25_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y10_N3
dffeas \id_stage|reg_file|reg_file[14][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[31]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y7_N11
dffeas \id_stage|reg_file|reg_file[13][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[31]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y7_N29
dffeas \id_stage|reg_file|reg_file[12][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[31]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~548 (
// Equation(s):
// \id_stage|reg_file|rd_data1~548_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1]) # ((\id_stage|reg_file|reg_file[13][31]~q )))) # (!\if_id_buffer|ID_rs1_ind [0] & (!\if_id_buffer|ID_rs1_ind [1] & 
// ((\id_stage|reg_file|reg_file[12][31]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[13][31]~q ),
	.datad(\id_stage|reg_file|reg_file[12][31]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~548_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~548 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|rd_data1~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y9_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~549 (
// Equation(s):
// \id_stage|reg_file|rd_data1~549_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~548_combout  & (\id_stage|reg_file|reg_file[15][31]~q )) # (!\id_stage|reg_file|rd_data1~548_combout  & ((\id_stage|reg_file|reg_file[14][31]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|rd_data1~548_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[15][31]~q ),
	.datac(\id_stage|reg_file|reg_file[14][31]~q ),
	.datad(\id_stage|reg_file|rd_data1~548_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~549_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~549 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data1~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y12_N11
dffeas \id_stage|reg_file|reg_file[18][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[31]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y12_N13
dffeas \id_stage|reg_file|reg_file[22][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[31]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y12_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~531 (
// Equation(s):
// \id_stage|reg_file|rd_data1~531_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[22][31]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[18][31]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[18][31]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[22][31]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~531_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~531 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y12_N31
dffeas \id_stage|reg_file|reg_file[30][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[31]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y12_N17
dffeas \id_stage|reg_file|reg_file[26][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[31]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y12_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~532 (
// Equation(s):
// \id_stage|reg_file|rd_data1~532_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|rd_data1~531_combout  & (\id_stage|reg_file|reg_file[30][31]~q )) # (!\id_stage|reg_file|rd_data1~531_combout  & ((\id_stage|reg_file|reg_file[26][31]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|rd_data1~531_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|rd_data1~531_combout ),
	.datac(\id_stage|reg_file|reg_file[30][31]~q ),
	.datad(\id_stage|reg_file|reg_file[26][31]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~532_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~532 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|rd_data1~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y11_N13
dffeas \id_stage|reg_file|reg_file[28][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[31]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y11_N19
dffeas \id_stage|reg_file|reg_file[24][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[31]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y11_N23
dffeas \id_stage|reg_file|reg_file[20][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[31]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y11_N25
dffeas \id_stage|reg_file|reg_file[16][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[31]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y11_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~535 (
// Equation(s):
// \id_stage|reg_file|rd_data1~535_combout  = (\if_id_buffer|ID_rs1_ind [3] & (\if_id_buffer|ID_rs1_ind [2])) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[20][31]~q )) # (!\if_id_buffer|ID_rs1_ind [2] & 
// ((\id_stage|reg_file|reg_file[16][31]~q )))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[20][31]~q ),
	.datad(\id_stage|reg_file|reg_file[16][31]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~535_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~535 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|rd_data1~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y11_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~536 (
// Equation(s):
// \id_stage|reg_file|rd_data1~536_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|rd_data1~535_combout  & (\id_stage|reg_file|reg_file[28][31]~q )) # (!\id_stage|reg_file|rd_data1~535_combout  & ((\id_stage|reg_file|reg_file[24][31]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|rd_data1~535_combout ))))

	.dataa(\id_stage|reg_file|reg_file[28][31]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[24][31]~q ),
	.datad(\id_stage|reg_file|rd_data1~535_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~536_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~536 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y11_N7
dffeas \id_stage|reg_file|reg_file[29][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[31]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y12_N11
dffeas \id_stage|reg_file|reg_file[17][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[31]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y12_N21
dffeas \id_stage|reg_file|reg_file[25][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[31]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y12_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~533 (
// Equation(s):
// \id_stage|reg_file|rd_data1~533_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[25][31]~q ))) # (!\if_id_buffer|ID_rs1_ind [3] 
// & (\id_stage|reg_file|reg_file[17][31]~q ))))

	.dataa(\id_stage|reg_file|reg_file[17][31]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[25][31]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~533_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~533 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y11_N9
dffeas \id_stage|reg_file|reg_file[21][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[31]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y11_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~534 (
// Equation(s):
// \id_stage|reg_file|rd_data1~534_combout  = (\id_stage|reg_file|rd_data1~533_combout  & ((\id_stage|reg_file|reg_file[29][31]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|rd_data1~533_combout  & (((\id_stage|reg_file|reg_file[21][31]~q  
// & \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[29][31]~q ),
	.datab(\id_stage|reg_file|rd_data1~533_combout ),
	.datac(\id_stage|reg_file|reg_file[21][31]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~534_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~534 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|rd_data1~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y12_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~537 (
// Equation(s):
// \id_stage|reg_file|rd_data1~537_combout  = (\if_id_buffer|ID_rs1_ind [1] & (\if_id_buffer|ID_rs1_ind [0])) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~534_combout ))) # (!\if_id_buffer|ID_rs1_ind [0] & 
// (\id_stage|reg_file|rd_data1~536_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|rd_data1~536_combout ),
	.datad(\id_stage|reg_file|rd_data1~534_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~537_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~537 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data1~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y13_N11
dffeas \id_stage|reg_file|reg_file[31][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[31]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y9_N23
dffeas \id_stage|reg_file|reg_file[19][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[31]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y9_N1
dffeas \id_stage|reg_file|reg_file[23][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[31]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y9_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~538 (
// Equation(s):
// \id_stage|reg_file|rd_data1~538_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[23][31]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[19][31]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[19][31]~q ),
	.datac(\id_stage|reg_file|reg_file[23][31]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~538_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~538 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y13_N13
dffeas \id_stage|reg_file|reg_file[27][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[31]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~539 (
// Equation(s):
// \id_stage|reg_file|rd_data1~539_combout  = (\id_stage|reg_file|rd_data1~538_combout  & ((\id_stage|reg_file|reg_file[31][31]~q ) # ((!\if_id_buffer|ID_rs1_ind [3])))) # (!\id_stage|reg_file|rd_data1~538_combout  & (((\id_stage|reg_file|reg_file[27][31]~q  
// & \if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[31][31]~q ),
	.datab(\id_stage|reg_file|rd_data1~538_combout ),
	.datac(\id_stage|reg_file|reg_file[27][31]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~539_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~539 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|rd_data1~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y12_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~540 (
// Equation(s):
// \id_stage|reg_file|rd_data1~540_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~537_combout  & ((\id_stage|reg_file|rd_data1~539_combout ))) # (!\id_stage|reg_file|rd_data1~537_combout  & (\id_stage|reg_file|rd_data1~532_combout 
// )))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|rd_data1~537_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|rd_data1~532_combout ),
	.datac(\id_stage|reg_file|rd_data1~537_combout ),
	.datad(\id_stage|reg_file|rd_data1~539_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~540_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~540 .lut_mask = 16'hF858;
defparam \id_stage|reg_file|rd_data1~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y7_N11
dffeas \id_stage|reg_file|reg_file[11][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[31]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y7_N29
dffeas \id_stage|reg_file|reg_file[9][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[31]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y7_N9
dffeas \id_stage|reg_file|reg_file[8][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[31]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y7_N31
dffeas \id_stage|reg_file|reg_file[10][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[31]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y7_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~541 (
// Equation(s):
// \id_stage|reg_file|rd_data1~541_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|reg_file[10][31]~q ))) # (!\if_id_buffer|ID_rs1_ind [1] 
// & (\id_stage|reg_file|reg_file[8][31]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[8][31]~q ),
	.datac(\id_stage|reg_file|reg_file[10][31]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~541_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~541 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~542 (
// Equation(s):
// \id_stage|reg_file|rd_data1~542_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~541_combout  & (\id_stage|reg_file|reg_file[11][31]~q )) # (!\id_stage|reg_file|rd_data1~541_combout  & ((\id_stage|reg_file|reg_file[9][31]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|rd_data1~541_combout ))))

	.dataa(\id_stage|reg_file|reg_file[11][31]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[9][31]~q ),
	.datad(\id_stage|reg_file|rd_data1~541_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~542_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~542 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y5_N5
dffeas \id_stage|reg_file|reg_file[1][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[31]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y5_N13
dffeas \id_stage|reg_file|reg_file[2][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[31]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y5_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~545 (
// Equation(s):
// \id_stage|reg_file|rd_data1~545_combout  = (\id_stage|reg_file|rd_data1[16]~14_combout  & (((\id_stage|reg_file|reg_file[2][31]~q ) # (\id_stage|reg_file|rd_data1[16]~17_combout )))) # (!\id_stage|reg_file|rd_data1[16]~14_combout  & 
// (\id_stage|reg_file|reg_file[1][31]~q  & ((!\id_stage|reg_file|rd_data1[16]~17_combout ))))

	.dataa(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.datab(\id_stage|reg_file|reg_file[1][31]~q ),
	.datac(\id_stage|reg_file|reg_file[2][31]~q ),
	.datad(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~545_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~545 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y5_N15
dffeas \id_stage|reg_file|reg_file[3][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[31]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y6_N7
dffeas \id_stage|reg_file|reg_file[7][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[31]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y6_N15
dffeas \id_stage|reg_file|reg_file[4][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[31]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y8_N21
dffeas \id_stage|reg_file|reg_file[5][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[31]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~543 (
// Equation(s):
// \id_stage|reg_file|rd_data1~543_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[5][31]~q ))) # (!\if_id_buffer|ID_rs1_ind [0] 
// & (\id_stage|reg_file|reg_file[4][31]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[4][31]~q ),
	.datac(\id_stage|reg_file|reg_file[5][31]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~543_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~543 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y6_N9
dffeas \id_stage|reg_file|reg_file[6][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[31]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y6_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~544 (
// Equation(s):
// \id_stage|reg_file|rd_data1~544_combout  = (\id_stage|reg_file|rd_data1~543_combout  & ((\id_stage|reg_file|reg_file[7][31]~q ) # ((!\if_id_buffer|ID_rs1_ind [1])))) # (!\id_stage|reg_file|rd_data1~543_combout  & (((\id_stage|reg_file|reg_file[6][31]~q  & 
// \if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\id_stage|reg_file|reg_file[7][31]~q ),
	.datab(\id_stage|reg_file|rd_data1~543_combout ),
	.datac(\id_stage|reg_file|reg_file[6][31]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~544_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~544 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|rd_data1~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y5_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~546 (
// Equation(s):
// \id_stage|reg_file|rd_data1~546_combout  = (\id_stage|reg_file|rd_data1~545_combout  & ((\id_stage|reg_file|reg_file[3][31]~q ) # ((!\id_stage|reg_file|rd_data1[16]~17_combout )))) # (!\id_stage|reg_file|rd_data1~545_combout  & 
// (((\id_stage|reg_file|rd_data1~544_combout  & \id_stage|reg_file|rd_data1[16]~17_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~545_combout ),
	.datab(\id_stage|reg_file|reg_file[3][31]~q ),
	.datac(\id_stage|reg_file|rd_data1~544_combout ),
	.datad(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~546_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~546 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|rd_data1~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y12_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~547 (
// Equation(s):
// \id_stage|reg_file|rd_data1~547_combout  = (\id_stage|reg_file|rd_data1[16]~13_combout  & (\id_stage|reg_file|rd_data1[16]~2_combout )) # (!\id_stage|reg_file|rd_data1[16]~13_combout  & ((\id_stage|reg_file|rd_data1[16]~2_combout  & 
// (\id_stage|reg_file|rd_data1~542_combout )) # (!\id_stage|reg_file|rd_data1[16]~2_combout  & ((\id_stage|reg_file|rd_data1~546_combout )))))

	.dataa(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datac(\id_stage|reg_file|rd_data1~542_combout ),
	.datad(\id_stage|reg_file|rd_data1~546_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~547_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~547 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|rd_data1~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y12_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~550 (
// Equation(s):
// \id_stage|reg_file|rd_data1~550_combout  = (\id_stage|reg_file|rd_data1[16]~13_combout  & ((\id_stage|reg_file|rd_data1~547_combout  & (\id_stage|reg_file|rd_data1~549_combout )) # (!\id_stage|reg_file|rd_data1~547_combout  & 
// ((\id_stage|reg_file|rd_data1~540_combout ))))) # (!\id_stage|reg_file|rd_data1[16]~13_combout  & (((\id_stage|reg_file|rd_data1~547_combout ))))

	.dataa(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.datab(\id_stage|reg_file|rd_data1~549_combout ),
	.datac(\id_stage|reg_file|rd_data1~540_combout ),
	.datad(\id_stage|reg_file|rd_data1~547_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~550_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~550 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data1~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y12_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~551 (
// Equation(s):
// \id_stage|reg_file|rd_data1~551_combout  = (\id_stage|reg_file|rd_data1~25_combout  & (\wb_stage|wdata_to_reg_file[31]~25_combout  & (\id_stage|reg_file|always1~2_combout ))) # (!\id_stage|reg_file|rd_data1~25_combout  & 
// ((\id_stage|reg_file|rd_data1~550_combout ) # ((\wb_stage|wdata_to_reg_file[31]~25_combout  & \id_stage|reg_file|always1~2_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~25_combout ),
	.datab(\wb_stage|wdata_to_reg_file[31]~25_combout ),
	.datac(\id_stage|reg_file|always1~2_combout ),
	.datad(\id_stage|reg_file|rd_data1~550_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~551_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~551 .lut_mask = 16'hD5C0;
defparam \id_stage|reg_file|rd_data1~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y12_N15
dffeas \id_stage|reg_file|rd_data1[31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data1~551_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1[31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y10_N30
cycloneive_lcell_comb \id_ex_buffer|EX_rs1~25 (
// Equation(s):
// \id_ex_buffer|EX_rs1~25_combout  = (\id_stage|reg_file|rd_data1 [31] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\rst~input_o ),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\id_stage|reg_file|rd_data1 [31]),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs1~25_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1~25 .lut_mask = 16'hB000;
defparam \id_ex_buffer|EX_rs1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y10_N31
dffeas \id_ex_buffer|EX_rs1[31] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs1~25_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1[31] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y10_N14
cycloneive_lcell_comb \ex_stage|alu_oper1|out[31]~51 (
// Equation(s):
// \ex_stage|alu_oper1|out[31]~51_combout  = (\ex_stage|alu_oper1|sel1|out[21]~8_combout  & ((\FA|forwardA~7_combout  & (\id_ex_buffer|EX_rs1 [31])) # (!\FA|forwardA~7_combout  & ((\wb_stage|wdata_to_reg_file[31]~25_combout )))))

	.dataa(\id_ex_buffer|EX_rs1 [31]),
	.datab(\wb_stage|wdata_to_reg_file[31]~25_combout ),
	.datac(\ex_stage|alu_oper1|sel1|out[21]~8_combout ),
	.datad(\FA|forwardA~7_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out[31]~51_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[31]~51 .lut_mask = 16'hA0C0;
defparam \ex_stage|alu_oper1|out[31]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N22
cycloneive_lcell_comb \ex_stage|alu_oper1|out[31] (
// Equation(s):
// \ex_stage|alu_oper1|out [31] = (\ex_stage|alu_oper1|out[31]~50_combout ) # (\ex_stage|alu_oper1|out[31]~51_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper1|out[31]~50_combout ),
	.datad(\ex_stage|alu_oper1|out[31]~51_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out [31]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[31] .lut_mask = 16'hFFF0;
defparam \ex_stage|alu_oper1|out[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y5_N30
cycloneive_lcell_comb \if_id_buffer|ID_PC~25 (
// Equation(s):
// \if_id_buffer|ID_PC~25_combout  = (!\id_stage|SDU|if_id_flush~0_combout  & !\if_stage|pc_reg|addr_out [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|SDU|if_id_flush~0_combout ),
	.datad(\if_stage|pc_reg|addr_out [25]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~25_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~25 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y5_N31
dffeas \if_id_buffer|ID_PC[25] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~25_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [25]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[25] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N28
cycloneive_lcell_comb \id_ex_buffer|EX_PC~31 (
// Equation(s):
// \id_ex_buffer|EX_PC~31_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\if_id_buffer|ID_PC [25] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\rst~input_o ),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\id_stage|SDU|id_ex_flush~7_combout ),
	.datad(\if_id_buffer|ID_PC [25]),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_PC~31_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_PC~31 .lut_mask = 16'hB000;
defparam \id_ex_buffer|EX_PC~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y5_N29
dffeas \id_ex_buffer|EX_PC[25] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PC~31_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PC [25]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PC[25] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PC[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N4
cycloneive_lcell_comb \ex_stage|alu_oper1|out[25]~62 (
// Equation(s):
// \ex_stage|alu_oper1|out[25]~62_combout  = (\FA|Equal0~1_combout  & (((\id_ex_buffer|EX_PC [25])))) # (!\FA|Equal0~1_combout  & (\ex_mem_buffer|MEM_ALU_OUT [25] & (!\FA|forwardA~3_combout )))

	.dataa(\FA|Equal0~1_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [25]),
	.datac(\FA|forwardA~3_combout ),
	.datad(\id_ex_buffer|EX_PC [25]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out[25]~62_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[25]~62 .lut_mask = 16'hAE04;
defparam \ex_stage|alu_oper1|out[25]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N24
cycloneive_lcell_comb \ex_stage|alu_oper1|out[25] (
// Equation(s):
// \ex_stage|alu_oper1|out [25] = (\ex_stage|alu_oper1|out[25]~63_combout ) # (\ex_stage|alu_oper1|out[25]~62_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper1|out[25]~63_combout ),
	.datad(\ex_stage|alu_oper1|out[25]~62_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out [25]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[25] .lut_mask = 16'hFFF0;
defparam \ex_stage|alu_oper1|out[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N30
cycloneive_lcell_comb \if_id_buffer|ID_INST~24 (
// Equation(s):
// \if_id_buffer|ID_INST~24_combout  = (!\id_stage|SDU|if_id_flush~0_combout  & (\if_stage|inst_mem|InstMem~12_combout  & \if_stage|inst_mem|InstMem~116_combout ))

	.dataa(\id_stage|SDU|if_id_flush~0_combout ),
	.datab(gnd),
	.datac(\if_stage|inst_mem|InstMem~12_combout ),
	.datad(\if_stage|inst_mem|InstMem~116_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_INST~24_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_INST~24 .lut_mask = 16'h5000;
defparam \if_id_buffer|ID_INST~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y3_N31
dffeas \if_id_buffer|ID_INST[25] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_INST~24_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_INST [25]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_INST[25] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_INST[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y5_N6
cycloneive_lcell_comb \id_ex_buffer|EX_Immed~35 (
// Equation(s):
// \id_ex_buffer|EX_Immed~35_combout  = (\id_ex_buffer|EX_Immed~25_combout  & ((\id_stage|immed_gen|Immed[16]~25_combout ) # ((\if_id_buffer|ID_INST [25] & !\id_stage|immed_gen|always0~13_combout ))))

	.dataa(\if_id_buffer|ID_INST [25]),
	.datab(\id_stage|immed_gen|always0~13_combout ),
	.datac(\id_ex_buffer|EX_Immed~25_combout ),
	.datad(\id_stage|immed_gen|Immed[16]~25_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_Immed~35_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed~35 .lut_mask = 16'hF020;
defparam \id_ex_buffer|EX_Immed~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y5_N7
dffeas \id_ex_buffer|EX_Immed[25] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_Immed~35_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_Immed [25]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed[25] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_Immed[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N10
cycloneive_lcell_comb \ex_stage|alu_oper2|out~89 (
// Equation(s):
// \ex_stage|alu_oper2|out~89_combout  = (!\FA|Equal0~1_combout  & (\id_ex_buffer|EX_Immed [25] & \id_ex_buffer|EX_is_oper2_immed~q ))

	.dataa(gnd),
	.datab(\FA|Equal0~1_combout ),
	.datac(\id_ex_buffer|EX_Immed [25]),
	.datad(\id_ex_buffer|EX_is_oper2_immed~q ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~89_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~89 .lut_mask = 16'h3000;
defparam \ex_stage|alu_oper2|out~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y13_N21
dffeas \id_stage|reg_file|reg_file[27][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[25]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y13_N23
dffeas \id_stage|reg_file|reg_file[31][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[25]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y9_N25
dffeas \id_stage|reg_file|reg_file[23][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[25]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y9_N27
dffeas \id_stage|reg_file|reg_file[19][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[25]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y9_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~664 (
// Equation(s):
// \id_stage|reg_file|rd_data2~664_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[23][25]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[19][25]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[23][25]~q ),
	.datac(\id_stage|reg_file|reg_file[19][25]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~664_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~664 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~665 (
// Equation(s):
// \id_stage|reg_file|rd_data2~665_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|rd_data2~664_combout  & ((\id_stage|reg_file|reg_file[31][25]~q ))) # (!\id_stage|reg_file|rd_data2~664_combout  & (\id_stage|reg_file|reg_file[27][25]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|rd_data2~664_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[27][25]~q ),
	.datac(\id_stage|reg_file|reg_file[31][25]~q ),
	.datad(\id_stage|reg_file|rd_data2~664_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~665_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~665 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y12_N23
dffeas \id_stage|reg_file|reg_file[30][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[25]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y12_N25
dffeas \id_stage|reg_file|reg_file[26][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[25]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y12_N1
dffeas \id_stage|reg_file|reg_file[22][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[25]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y12_N7
dffeas \id_stage|reg_file|reg_file[18][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[25]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y12_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~657 (
// Equation(s):
// \id_stage|reg_file|rd_data2~657_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][25]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[18][25]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][25]~q ),
	.datac(\id_stage|reg_file|reg_file[18][25]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~657_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~657 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y12_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~658 (
// Equation(s):
// \id_stage|reg_file|rd_data2~658_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|rd_data2~657_combout  & (\id_stage|reg_file|reg_file[30][25]~q )) # (!\id_stage|reg_file|rd_data2~657_combout  & ((\id_stage|reg_file|reg_file[26][25]~q ))))) 
// # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|rd_data2~657_combout ))))

	.dataa(\id_stage|reg_file|reg_file[30][25]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[26][25]~q ),
	.datad(\id_stage|reg_file|rd_data2~657_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~658_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~658 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data2~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y11_N17
dffeas \id_stage|reg_file|reg_file[20][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[25]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y11_N3
dffeas \id_stage|reg_file|reg_file[28][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[25]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y11_N3
dffeas \id_stage|reg_file|reg_file[24][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[25]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y11_N17
dffeas \id_stage|reg_file|reg_file[16][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[25]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y11_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~661 (
// Equation(s):
// \id_stage|reg_file|rd_data2~661_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[24][25]~q )) # (!\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[16][25]~q )))))

	.dataa(\id_stage|reg_file|reg_file[24][25]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[16][25]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~661_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~661 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|rd_data2~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y11_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~662 (
// Equation(s):
// \id_stage|reg_file|rd_data2~662_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|rd_data2~661_combout  & ((\id_stage|reg_file|reg_file[28][25]~q ))) # (!\id_stage|reg_file|rd_data2~661_combout  & (\id_stage|reg_file|reg_file[20][25]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|rd_data2~661_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[20][25]~q ),
	.datac(\id_stage|reg_file|reg_file[28][25]~q ),
	.datad(\id_stage|reg_file|rd_data2~661_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~662_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~662 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y12_N17
dffeas \id_stage|reg_file|reg_file[21][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[25]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y12_N3
dffeas \id_stage|reg_file|reg_file[29][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[25]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y11_N1
dffeas \id_stage|reg_file|reg_file[25][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[25]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y11_N15
dffeas \id_stage|reg_file|reg_file[17][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[25]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y11_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~659 (
// Equation(s):
// \id_stage|reg_file|rd_data2~659_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[25][25]~q )) # (!\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[17][25]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[25][25]~q ),
	.datac(\id_stage|reg_file|reg_file[17][25]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~659_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~659 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y12_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~660 (
// Equation(s):
// \id_stage|reg_file|rd_data2~660_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|rd_data2~659_combout  & ((\id_stage|reg_file|reg_file[29][25]~q ))) # (!\id_stage|reg_file|rd_data2~659_combout  & (\id_stage|reg_file|reg_file[21][25]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|rd_data2~659_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[21][25]~q ),
	.datac(\id_stage|reg_file|reg_file[29][25]~q ),
	.datad(\id_stage|reg_file|rd_data2~659_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~660_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~660 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y10_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~663 (
// Equation(s):
// \id_stage|reg_file|rd_data2~663_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1]) # (\id_stage|reg_file|rd_data2~660_combout )))) # (!\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|rd_data2~662_combout  & 
// (!\if_id_buffer|ID_rs2_ind [1])))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|rd_data2~662_combout ),
	.datac(\if_id_buffer|ID_rs2_ind [1]),
	.datad(\id_stage|reg_file|rd_data2~660_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~663_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~663 .lut_mask = 16'hAEA4;
defparam \id_stage|reg_file|rd_data2~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y10_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~666 (
// Equation(s):
// \id_stage|reg_file|rd_data2~666_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~663_combout  & (\id_stage|reg_file|rd_data2~665_combout )) # (!\id_stage|reg_file|rd_data2~663_combout  & ((\id_stage|reg_file|rd_data2~658_combout 
// ))))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~663_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|rd_data2~665_combout ),
	.datac(\id_stage|reg_file|rd_data2~658_combout ),
	.datad(\id_stage|reg_file|rd_data2~663_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~666_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~666 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data2~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y10_N13
dffeas \id_stage|reg_file|reg_file[13][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[25]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y10_N3
dffeas \id_stage|reg_file|reg_file[12][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[25]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~674 (
// Equation(s):
// \id_stage|reg_file|rd_data2~674_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|reg_file[13][25]~q ) # ((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|reg_file[12][25]~q  & 
// !\if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\id_stage|reg_file|reg_file[13][25]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[12][25]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~674_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~674 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|rd_data2~674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y10_N15
dffeas \id_stage|reg_file|reg_file[14][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[25]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N20
cycloneive_lcell_comb \id_stage|reg_file|reg_file[15][25]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[15][25]~feeder_combout  = \wb_stage|wdata_to_reg_file[25]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|wdata_to_reg_file[25]~31_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[15][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][25]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[15][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y7_N21
dffeas \id_stage|reg_file|reg_file[15][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[15][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y10_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~675 (
// Equation(s):
// \id_stage|reg_file|rd_data2~675_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~674_combout  & ((\id_stage|reg_file|reg_file[15][25]~q ))) # (!\id_stage|reg_file|rd_data2~674_combout  & (\id_stage|reg_file|reg_file[14][25]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|rd_data2~674_combout ))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|rd_data2~674_combout ),
	.datac(\id_stage|reg_file|reg_file[14][25]~q ),
	.datad(\id_stage|reg_file|reg_file[15][25]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~675_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~675 .lut_mask = 16'hEC64;
defparam \id_stage|reg_file|rd_data2~675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y7_N19
dffeas \id_stage|reg_file|reg_file[10][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[25]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y7_N13
dffeas \id_stage|reg_file|reg_file[8][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[25]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y7_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~667 (
// Equation(s):
// \id_stage|reg_file|rd_data2~667_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[10][25]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[8][25]~q  & 
// !\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[10][25]~q ),
	.datac(\id_stage|reg_file|reg_file[8][25]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~667_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~667 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|rd_data2~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y7_N11
dffeas \id_stage|reg_file|reg_file[11][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[25]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y7_N29
dffeas \id_stage|reg_file|reg_file[9][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[25]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~668 (
// Equation(s):
// \id_stage|reg_file|rd_data2~668_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~667_combout  & (\id_stage|reg_file|reg_file[11][25]~q )) # (!\id_stage|reg_file|rd_data2~667_combout  & ((\id_stage|reg_file|reg_file[9][25]~q ))))) # 
// (!\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|rd_data2~667_combout ))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|rd_data2~667_combout ),
	.datac(\id_stage|reg_file|reg_file[11][25]~q ),
	.datad(\id_stage|reg_file|reg_file[9][25]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~668_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~668 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|rd_data2~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y8_N15
dffeas \id_stage|reg_file|reg_file[1][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[25]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N9
dffeas \id_stage|reg_file|reg_file[2][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[25]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y8_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~671 (
// Equation(s):
// \id_stage|reg_file|rd_data2~671_combout  = (\id_stage|reg_file|rd_data2[0]~16_combout  & (\id_stage|reg_file|rd_data2[0]~17_combout )) # (!\id_stage|reg_file|rd_data2[0]~16_combout  & ((\id_stage|reg_file|rd_data2[0]~17_combout  & 
// ((\id_stage|reg_file|reg_file[2][25]~q ))) # (!\id_stage|reg_file|rd_data2[0]~17_combout  & (\id_stage|reg_file|reg_file[1][25]~q ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[1][25]~q ),
	.datad(\id_stage|reg_file|reg_file[2][25]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~671_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~671 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data2~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y8_N1
dffeas \id_stage|reg_file|reg_file[3][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[25]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y6_N25
dffeas \id_stage|reg_file|reg_file[6][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[25]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y6_N3
dffeas \id_stage|reg_file|reg_file[7][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[25]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y9_N23
dffeas \id_stage|reg_file|reg_file[5][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[25]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y6_N17
dffeas \id_stage|reg_file|reg_file[4][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[25]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y6_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~669 (
// Equation(s):
// \id_stage|reg_file|rd_data2~669_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[5][25]~q )) # (!\if_id_buffer|ID_rs2_ind [0] & 
// ((\id_stage|reg_file|reg_file[4][25]~q )))))

	.dataa(\id_stage|reg_file|reg_file[5][25]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[4][25]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~669_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~669 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|rd_data2~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y6_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~670 (
// Equation(s):
// \id_stage|reg_file|rd_data2~670_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~669_combout  & ((\id_stage|reg_file|reg_file[7][25]~q ))) # (!\id_stage|reg_file|rd_data2~669_combout  & (\id_stage|reg_file|reg_file[6][25]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~669_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[6][25]~q ),
	.datac(\id_stage|reg_file|reg_file[7][25]~q ),
	.datad(\id_stage|reg_file|rd_data2~669_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~670_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~670 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y8_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~672 (
// Equation(s):
// \id_stage|reg_file|rd_data2~672_combout  = (\id_stage|reg_file|rd_data2[0]~16_combout  & ((\id_stage|reg_file|rd_data2~671_combout  & (\id_stage|reg_file|reg_file[3][25]~q )) # (!\id_stage|reg_file|rd_data2~671_combout  & 
// ((\id_stage|reg_file|rd_data2~670_combout ))))) # (!\id_stage|reg_file|rd_data2[0]~16_combout  & (\id_stage|reg_file|rd_data2~671_combout ))

	.dataa(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.datab(\id_stage|reg_file|rd_data2~671_combout ),
	.datac(\id_stage|reg_file|reg_file[3][25]~q ),
	.datad(\id_stage|reg_file|rd_data2~670_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~672_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~672 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|rd_data2~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y8_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~673 (
// Equation(s):
// \id_stage|reg_file|rd_data2~673_combout  = (\id_stage|reg_file|rd_data2[0]~13_combout  & ((\id_stage|reg_file|rd_data2~668_combout ) # ((\id_stage|reg_file|rd_data2[0]~10_combout )))) # (!\id_stage|reg_file|rd_data2[0]~13_combout  & 
// (((!\id_stage|reg_file|rd_data2[0]~10_combout  & \id_stage|reg_file|rd_data2~672_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~668_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.datac(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.datad(\id_stage|reg_file|rd_data2~672_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~673_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~673 .lut_mask = 16'hCBC8;
defparam \id_stage|reg_file|rd_data2~673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y10_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~676 (
// Equation(s):
// \id_stage|reg_file|rd_data2~676_combout  = (\id_stage|reg_file|rd_data2[0]~10_combout  & ((\id_stage|reg_file|rd_data2~673_combout  & ((\id_stage|reg_file|rd_data2~675_combout ))) # (!\id_stage|reg_file|rd_data2~673_combout  & 
// (\id_stage|reg_file|rd_data2~666_combout )))) # (!\id_stage|reg_file|rd_data2[0]~10_combout  & (((\id_stage|reg_file|rd_data2~673_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~666_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.datac(\id_stage|reg_file|rd_data2~675_combout ),
	.datad(\id_stage|reg_file|rd_data2~673_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~676_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~676 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y10_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~677 (
// Equation(s):
// \id_stage|reg_file|rd_data2~677_combout  = (\wb_stage|wdata_to_reg_file[25]~31_combout  & ((\id_stage|reg_file|always2~2_combout ) # ((!\id_stage|reg_file|rd_data2~25_combout  & \id_stage|reg_file|rd_data2~676_combout )))) # 
// (!\wb_stage|wdata_to_reg_file[25]~31_combout  & (((!\id_stage|reg_file|rd_data2~25_combout  & \id_stage|reg_file|rd_data2~676_combout ))))

	.dataa(\wb_stage|wdata_to_reg_file[25]~31_combout ),
	.datab(\id_stage|reg_file|always2~2_combout ),
	.datac(\id_stage|reg_file|rd_data2~25_combout ),
	.datad(\id_stage|reg_file|rd_data2~676_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~677_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~677 .lut_mask = 16'h8F88;
defparam \id_stage|reg_file|rd_data2~677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y10_N21
dffeas \id_stage|reg_file|rd_data2[25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data2~677_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2[25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N0
cycloneive_lcell_comb \id_ex_buffer|EX_rs2~31 (
// Equation(s):
// \id_ex_buffer|EX_rs2~31_combout  = (\id_stage|reg_file|rd_data2 [25] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\rst~input_o ),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\id_stage|reg_file|rd_data2 [25]),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs2~31_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2~31 .lut_mask = 16'hB000;
defparam \id_ex_buffer|EX_rs2~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y5_N1
dffeas \id_ex_buffer|EX_rs2[25] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs2~31_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2[25] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N20
cycloneive_lcell_comb \ex_stage|alu_oper2|out~88 (
// Equation(s):
// \ex_stage|alu_oper2|out~88_combout  = (\ex_stage|alu_oper2|sel2|out~0_combout  & ((\FB|forwardB[0]~8_combout  & ((\wb_stage|wdata_to_reg_file[25]~31_combout ))) # (!\FB|forwardB[0]~8_combout  & (\ex_mem_buffer|MEM_ALU_OUT [25]))))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [25]),
	.datab(\wb_stage|wdata_to_reg_file[25]~31_combout ),
	.datac(\FB|forwardB[0]~8_combout ),
	.datad(\ex_stage|alu_oper2|sel2|out~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~88_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~88 .lut_mask = 16'hCA00;
defparam \ex_stage|alu_oper2|out~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N2
cycloneive_lcell_comb \ex_stage|alu_oper2|out~90 (
// Equation(s):
// \ex_stage|alu_oper2|out~90_combout  = (\ex_stage|alu_oper2|out~89_combout ) # ((\ex_stage|alu_oper2|out~88_combout ) # ((\id_ex_buffer|EX_rs2 [25] & \FB|forwardB[2]~9_combout )))

	.dataa(\ex_stage|alu_oper2|out~89_combout ),
	.datab(\id_ex_buffer|EX_rs2 [25]),
	.datac(\FB|forwardB[2]~9_combout ),
	.datad(\ex_stage|alu_oper2|out~88_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~90_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~90 .lut_mask = 16'hFFEA;
defparam \ex_stage|alu_oper2|out~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y10_N22
cycloneive_lcell_comb \ex_stage|alu|Mux27~5 (
// Equation(s):
// \ex_stage|alu|Mux27~5_combout  = (\ex_stage|alu_oper1|out [25] & ((\ex_stage|alu|Mux4~3_combout ) # ((\ex_stage|alu|Mux4~2_combout  & \ex_stage|alu_oper2|out~90_combout )))) # (!\ex_stage|alu_oper1|out [25] & (\ex_stage|alu|Mux4~3_combout  & 
// ((\ex_stage|alu_oper2|out~90_combout ) # (!\ex_stage|alu|Mux4~2_combout ))))

	.dataa(\ex_stage|alu_oper1|out [25]),
	.datab(\ex_stage|alu|Mux4~2_combout ),
	.datac(\ex_stage|alu_oper2|out~90_combout ),
	.datad(\ex_stage|alu|Mux4~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux27~5 .lut_mask = 16'hFB80;
defparam \ex_stage|alu|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y7_N8
cycloneive_lcell_comb \ex_stage|alu|Add0~78 (
// Equation(s):
// \ex_stage|alu|Add0~78_combout  = \ex_stage|alu_oper|ALU_OP [0] $ (\ex_stage|alu_oper2|out~90_combout )

	.dataa(gnd),
	.datab(\ex_stage|alu_oper|ALU_OP [0]),
	.datac(gnd),
	.datad(\ex_stage|alu_oper2|out~90_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~78_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~78 .lut_mask = 16'h33CC;
defparam \ex_stage|alu|Add0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y7_N2
cycloneive_lcell_comb \if_id_buffer|ID_PC~24 (
// Equation(s):
// \if_id_buffer|ID_PC~24_combout  = (!\if_stage|pc_reg|addr_out [24] & !\id_stage|SDU|if_id_flush~0_combout )

	.dataa(gnd),
	.datab(\if_stage|pc_reg|addr_out [24]),
	.datac(gnd),
	.datad(\id_stage|SDU|if_id_flush~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~24_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~24 .lut_mask = 16'h0033;
defparam \if_id_buffer|ID_PC~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y7_N3
dffeas \if_id_buffer|ID_PC[24] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~24_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [24]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[24] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y7_N4
cycloneive_lcell_comb \id_ex_buffer|EX_PC~30 (
// Equation(s):
// \id_ex_buffer|EX_PC~30_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\if_id_buffer|ID_PC [24] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\id_stage|SDU|id_ex_flush~7_combout ),
	.datab(\rst~input_o ),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\if_id_buffer|ID_PC [24]),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_PC~30_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_PC~30 .lut_mask = 16'h8A00;
defparam \id_ex_buffer|EX_PC~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y9_N19
dffeas \id_ex_buffer|EX_PC[24] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer|EX_PC~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PC [24]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PC[24] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PC[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y9_N18
cycloneive_lcell_comb \ex_stage|alu_oper1|out~60 (
// Equation(s):
// \ex_stage|alu_oper1|out~60_combout  = (\FA|Equal0~3_combout  & (\id_ex_buffer|EX_PC [24] & (\id_ex_buffer|EX_opcode [0] & \FA|Equal0~2_combout )))

	.dataa(\FA|Equal0~3_combout ),
	.datab(\id_ex_buffer|EX_PC [24]),
	.datac(\id_ex_buffer|EX_opcode [0]),
	.datad(\FA|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out~60_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out~60 .lut_mask = 16'h8000;
defparam \ex_stage|alu_oper1|out~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y9_N7
dffeas \id_stage|reg_file|reg_file[15][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\wb_stage|wdata_to_reg_file[24]~30_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y8_N15
dffeas \id_stage|reg_file|reg_file[13][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[24]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N19
dffeas \id_stage|reg_file|reg_file[14][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[24]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y8_N25
dffeas \id_stage|reg_file|reg_file[12][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[24]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~653 (
// Equation(s):
// \id_stage|reg_file|rd_data1~653_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0]) # ((\id_stage|reg_file|reg_file[14][24]~q )))) # (!\if_id_buffer|ID_rs1_ind [1] & (!\if_id_buffer|ID_rs1_ind [0] & 
// ((\id_stage|reg_file|reg_file[12][24]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[14][24]~q ),
	.datad(\id_stage|reg_file|reg_file[12][24]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~653_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~653 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|rd_data1~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~654 (
// Equation(s):
// \id_stage|reg_file|rd_data1~654_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~653_combout  & (\id_stage|reg_file|reg_file[15][24]~q )) # (!\id_stage|reg_file|rd_data1~653_combout  & ((\id_stage|reg_file|reg_file[13][24]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|rd_data1~653_combout ))))

	.dataa(\id_stage|reg_file|reg_file[15][24]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[13][24]~q ),
	.datad(\id_stage|reg_file|rd_data1~653_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~654_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~654 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y10_N31
dffeas \id_stage|reg_file|reg_file[9][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[24]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y10_N31
dffeas \id_stage|reg_file|reg_file[8][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[24]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y10_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~636 (
// Equation(s):
// \id_stage|reg_file|rd_data1~636_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1]) # ((\id_stage|reg_file|reg_file[9][24]~q )))) # (!\if_id_buffer|ID_rs1_ind [0] & (!\if_id_buffer|ID_rs1_ind [1] & 
// ((\id_stage|reg_file|reg_file[8][24]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[9][24]~q ),
	.datad(\id_stage|reg_file|reg_file[8][24]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~636_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~636 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|rd_data1~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y10_N21
dffeas \id_stage|reg_file|reg_file[11][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[24]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y9_N15
dffeas \id_stage|reg_file|reg_file[10][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[24]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y10_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~637 (
// Equation(s):
// \id_stage|reg_file|rd_data1~637_combout  = (\id_stage|reg_file|rd_data1~636_combout  & (((\id_stage|reg_file|reg_file[11][24]~q )) # (!\if_id_buffer|ID_rs1_ind [1]))) # (!\id_stage|reg_file|rd_data1~636_combout  & (\if_id_buffer|ID_rs1_ind [1] & 
// ((\id_stage|reg_file|reg_file[10][24]~q ))))

	.dataa(\id_stage|reg_file|rd_data1~636_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[11][24]~q ),
	.datad(\id_stage|reg_file|reg_file[10][24]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~637_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~637 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|rd_data1~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y5_N3
dffeas \id_stage|reg_file|reg_file[3][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[24]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y5_N11
dffeas \id_stage|reg_file|reg_file[2][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[24]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y5_N1
dffeas \id_stage|reg_file|reg_file[1][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[24]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N28
cycloneive_lcell_comb \id_stage|reg_file|reg_file[5][24]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[5][24]~feeder_combout  = \wb_stage|wdata_to_reg_file[24]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|wdata_to_reg_file[24]~30_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[5][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][24]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[5][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y4_N29
dffeas \id_stage|reg_file|reg_file[5][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[5][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N31
dffeas \id_stage|reg_file|reg_file[4][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[24]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N13
dffeas \id_stage|reg_file|reg_file[6][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[24]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~648 (
// Equation(s):
// \id_stage|reg_file|rd_data1~648_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|reg_file[6][24]~q ))) # (!\if_id_buffer|ID_rs1_ind [1] 
// & (\id_stage|reg_file|reg_file[4][24]~q ))))

	.dataa(\id_stage|reg_file|reg_file[4][24]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[6][24]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~648_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~648 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y4_N3
dffeas \id_stage|reg_file|reg_file[7][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[24]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~649 (
// Equation(s):
// \id_stage|reg_file|rd_data1~649_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~648_combout  & ((\id_stage|reg_file|reg_file[7][24]~q ))) # (!\id_stage|reg_file|rd_data1~648_combout  & (\id_stage|reg_file|reg_file[5][24]~q )))) # 
// (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|rd_data1~648_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[5][24]~q ),
	.datac(\id_stage|reg_file|rd_data1~648_combout ),
	.datad(\id_stage|reg_file|reg_file[7][24]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~649_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~649 .lut_mask = 16'hF858;
defparam \id_stage|reg_file|rd_data1~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y5_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~650 (
// Equation(s):
// \id_stage|reg_file|rd_data1~650_combout  = (\id_stage|reg_file|rd_data1[16]~14_combout  & (((\id_stage|reg_file|rd_data1[16]~17_combout )))) # (!\id_stage|reg_file|rd_data1[16]~14_combout  & ((\id_stage|reg_file|rd_data1[16]~17_combout  & 
// ((\id_stage|reg_file|rd_data1~649_combout ))) # (!\id_stage|reg_file|rd_data1[16]~17_combout  & (\id_stage|reg_file|reg_file[1][24]~q ))))

	.dataa(\id_stage|reg_file|reg_file[1][24]~q ),
	.datab(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.datac(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.datad(\id_stage|reg_file|rd_data1~649_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~650_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~650 .lut_mask = 16'hF2C2;
defparam \id_stage|reg_file|rd_data1~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y5_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~651 (
// Equation(s):
// \id_stage|reg_file|rd_data1~651_combout  = (\id_stage|reg_file|rd_data1[16]~14_combout  & ((\id_stage|reg_file|rd_data1~650_combout  & (\id_stage|reg_file|reg_file[3][24]~q )) # (!\id_stage|reg_file|rd_data1~650_combout  & 
// ((\id_stage|reg_file|reg_file[2][24]~q ))))) # (!\id_stage|reg_file|rd_data1[16]~14_combout  & (((\id_stage|reg_file|rd_data1~650_combout ))))

	.dataa(\id_stage|reg_file|reg_file[3][24]~q ),
	.datab(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.datac(\id_stage|reg_file|reg_file[2][24]~q ),
	.datad(\id_stage|reg_file|rd_data1~650_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~651_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~651 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y11_N19
dffeas \id_stage|reg_file|reg_file[28][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[24]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y11_N1
dffeas \id_stage|reg_file|reg_file[20][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[24]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y9_N11
dffeas \id_stage|reg_file|reg_file[16][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[24]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y9_N21
dffeas \id_stage|reg_file|reg_file[24][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[24]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y9_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~642 (
// Equation(s):
// \id_stage|reg_file|rd_data1~642_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[24][24]~q ))) # (!\if_id_buffer|ID_rs1_ind [3] 
// & (\id_stage|reg_file|reg_file[16][24]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[16][24]~q ),
	.datac(\id_stage|reg_file|reg_file[24][24]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~642_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~642 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y11_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~643 (
// Equation(s):
// \id_stage|reg_file|rd_data1~643_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|rd_data1~642_combout  & (\id_stage|reg_file|reg_file[28][24]~q )) # (!\id_stage|reg_file|rd_data1~642_combout  & ((\id_stage|reg_file|reg_file[20][24]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|rd_data1~642_combout ))))

	.dataa(\id_stage|reg_file|reg_file[28][24]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[20][24]~q ),
	.datad(\id_stage|reg_file|rd_data1~642_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~643_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~643 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y12_N31
dffeas \id_stage|reg_file|reg_file[30][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[24]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y12_N25
dffeas \id_stage|reg_file|reg_file[26][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[24]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y12_N31
dffeas \id_stage|reg_file|reg_file[18][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[24]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y12_N9
dffeas \id_stage|reg_file|reg_file[22][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[24]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y12_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~640 (
// Equation(s):
// \id_stage|reg_file|rd_data1~640_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[22][24]~q ))) # (!\if_id_buffer|ID_rs1_ind [2] 
// & (\id_stage|reg_file|reg_file[18][24]~q ))))

	.dataa(\id_stage|reg_file|reg_file[18][24]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[22][24]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~640_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~640 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y12_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~641 (
// Equation(s):
// \id_stage|reg_file|rd_data1~641_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|rd_data1~640_combout  & (\id_stage|reg_file|reg_file[30][24]~q )) # (!\id_stage|reg_file|rd_data1~640_combout  & ((\id_stage|reg_file|reg_file[26][24]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|rd_data1~640_combout ))))

	.dataa(\id_stage|reg_file|reg_file[30][24]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[26][24]~q ),
	.datad(\id_stage|reg_file|rd_data1~640_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~641_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~641 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y12_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~644 (
// Equation(s):
// \id_stage|reg_file|rd_data1~644_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0]) # ((\id_stage|reg_file|rd_data1~641_combout )))) # (!\if_id_buffer|ID_rs1_ind [1] & (!\if_id_buffer|ID_rs1_ind [0] & 
// (\id_stage|reg_file|rd_data1~643_combout )))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|rd_data1~643_combout ),
	.datad(\id_stage|reg_file|rd_data1~641_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~644_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~644 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|rd_data1~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y11_N23
dffeas \id_stage|reg_file|reg_file[29][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[24]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y11_N21
dffeas \id_stage|reg_file|reg_file[21][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[24]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y12_N3
dffeas \id_stage|reg_file|reg_file[17][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[24]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y12_N9
dffeas \id_stage|reg_file|reg_file[25][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[24]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y12_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~638 (
// Equation(s):
// \id_stage|reg_file|rd_data1~638_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[25][24]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[17][24]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[17][24]~q ),
	.datac(\id_stage|reg_file|reg_file[25][24]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~638_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~638 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y11_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~639 (
// Equation(s):
// \id_stage|reg_file|rd_data1~639_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|rd_data1~638_combout  & (\id_stage|reg_file|reg_file[29][24]~q )) # (!\id_stage|reg_file|rd_data1~638_combout  & ((\id_stage|reg_file|reg_file[21][24]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|rd_data1~638_combout ))))

	.dataa(\id_stage|reg_file|reg_file[29][24]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[21][24]~q ),
	.datad(\id_stage|reg_file|rd_data1~638_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~639_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~639 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N30
cycloneive_lcell_comb \id_stage|reg_file|reg_file[31][24]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[31][24]~feeder_combout  = \wb_stage|wdata_to_reg_file[24]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|wdata_to_reg_file[24]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[31][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][24]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[31][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y13_N31
dffeas \id_stage|reg_file|reg_file[31][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[31][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y9_N10
cycloneive_lcell_comb \id_stage|reg_file|reg_file[19][24]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[19][24]~feeder_combout  = \wb_stage|wdata_to_reg_file[24]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|wdata_to_reg_file[24]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[19][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][24]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[19][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y9_N11
dffeas \id_stage|reg_file|reg_file[19][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[19][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y9_N13
dffeas \id_stage|reg_file|reg_file[23][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[24]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y9_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~645 (
// Equation(s):
// \id_stage|reg_file|rd_data1~645_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[23][24]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[19][24]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[19][24]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[23][24]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~645_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~645 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y13_N25
dffeas \id_stage|reg_file|reg_file[27][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[24]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~646 (
// Equation(s):
// \id_stage|reg_file|rd_data1~646_combout  = (\id_stage|reg_file|rd_data1~645_combout  & ((\id_stage|reg_file|reg_file[31][24]~q ) # ((!\if_id_buffer|ID_rs1_ind [3])))) # (!\id_stage|reg_file|rd_data1~645_combout  & (((\id_stage|reg_file|reg_file[27][24]~q  
// & \if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[31][24]~q ),
	.datab(\id_stage|reg_file|rd_data1~645_combout ),
	.datac(\id_stage|reg_file|reg_file[27][24]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~646_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~646 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|rd_data1~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y12_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~647 (
// Equation(s):
// \id_stage|reg_file|rd_data1~647_combout  = (\id_stage|reg_file|rd_data1~644_combout  & (((\id_stage|reg_file|rd_data1~646_combout )) # (!\if_id_buffer|ID_rs1_ind [0]))) # (!\id_stage|reg_file|rd_data1~644_combout  & (\if_id_buffer|ID_rs1_ind [0] & 
// (\id_stage|reg_file|rd_data1~639_combout )))

	.dataa(\id_stage|reg_file|rd_data1~644_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|rd_data1~639_combout ),
	.datad(\id_stage|reg_file|rd_data1~646_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~647_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~647 .lut_mask = 16'hEA62;
defparam \id_stage|reg_file|rd_data1~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y12_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~652 (
// Equation(s):
// \id_stage|reg_file|rd_data1~652_combout  = (\id_stage|reg_file|rd_data1[16]~13_combout  & ((\id_stage|reg_file|rd_data1[16]~2_combout ) # ((\id_stage|reg_file|rd_data1~647_combout )))) # (!\id_stage|reg_file|rd_data1[16]~13_combout  & 
// (!\id_stage|reg_file|rd_data1[16]~2_combout  & (\id_stage|reg_file|rd_data1~651_combout )))

	.dataa(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datac(\id_stage|reg_file|rd_data1~651_combout ),
	.datad(\id_stage|reg_file|rd_data1~647_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~652_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~652 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|rd_data1~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y12_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~655 (
// Equation(s):
// \id_stage|reg_file|rd_data1~655_combout  = (\id_stage|reg_file|rd_data1[16]~2_combout  & ((\id_stage|reg_file|rd_data1~652_combout  & (\id_stage|reg_file|rd_data1~654_combout )) # (!\id_stage|reg_file|rd_data1~652_combout  & 
// ((\id_stage|reg_file|rd_data1~637_combout ))))) # (!\id_stage|reg_file|rd_data1[16]~2_combout  & (((\id_stage|reg_file|rd_data1~652_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~654_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datac(\id_stage|reg_file|rd_data1~637_combout ),
	.datad(\id_stage|reg_file|rd_data1~652_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~655_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~655 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y12_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~656 (
// Equation(s):
// \id_stage|reg_file|rd_data1~656_combout  = (\id_stage|reg_file|rd_data1~25_combout  & (\wb_stage|wdata_to_reg_file[24]~30_combout  & (\id_stage|reg_file|always1~2_combout ))) # (!\id_stage|reg_file|rd_data1~25_combout  & 
// ((\id_stage|reg_file|rd_data1~655_combout ) # ((\wb_stage|wdata_to_reg_file[24]~30_combout  & \id_stage|reg_file|always1~2_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~25_combout ),
	.datab(\wb_stage|wdata_to_reg_file[24]~30_combout ),
	.datac(\id_stage|reg_file|always1~2_combout ),
	.datad(\id_stage|reg_file|rd_data1~655_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~656_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~656 .lut_mask = 16'hD5C0;
defparam \id_stage|reg_file|rd_data1~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y12_N13
dffeas \id_stage|reg_file|rd_data1[24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data1~656_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1[24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y9_N0
cycloneive_lcell_comb \id_ex_buffer|EX_rs1~30 (
// Equation(s):
// \id_ex_buffer|EX_rs1~30_combout  = (\id_stage|reg_file|rd_data1 [24] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\id_stage|reg_file|rd_data1 [24]),
	.datab(\rst~input_o ),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs1~30_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1~30 .lut_mask = 16'h8A00;
defparam \id_ex_buffer|EX_rs1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y9_N1
dffeas \id_ex_buffer|EX_rs1[24] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs1~30_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1[24] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y9_N24
cycloneive_lcell_comb \ex_stage|alu_oper1|out[24]~61 (
// Equation(s):
// \ex_stage|alu_oper1|out[24]~61_combout  = (\ex_stage|alu_oper1|sel1|out[21]~8_combout  & ((\FA|forwardA~7_combout  & ((\id_ex_buffer|EX_rs1 [24]))) # (!\FA|forwardA~7_combout  & (\wb_stage|wdata_to_reg_file[24]~30_combout ))))

	.dataa(\wb_stage|wdata_to_reg_file[24]~30_combout ),
	.datab(\id_ex_buffer|EX_rs1 [24]),
	.datac(\FA|forwardA~7_combout ),
	.datad(\ex_stage|alu_oper1|sel1|out[21]~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out[24]~61_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[24]~61 .lut_mask = 16'hCA00;
defparam \ex_stage|alu_oper1|out[24]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y9_N4
cycloneive_lcell_comb \ex_stage|alu_oper1|out[24] (
// Equation(s):
// \ex_stage|alu_oper1|out [24] = (\ex_stage|alu_oper1|out~60_combout ) # ((\ex_stage|alu_oper1|out[24]~61_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [24] & !\ex_stage|alu_oper1|sel1|out[21]~9_combout )))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [24]),
	.datab(\ex_stage|alu_oper1|out~60_combout ),
	.datac(\ex_stage|alu_oper1|sel1|out[21]~9_combout ),
	.datad(\ex_stage|alu_oper1|out[24]~61_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out [24]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[24] .lut_mask = 16'hFFCE;
defparam \ex_stage|alu_oper1|out[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N2
cycloneive_lcell_comb \ex_stage|alu_oper2|out~69 (
// Equation(s):
// \ex_stage|alu_oper2|out~69_combout  = (\ex_stage|alu_oper2|sel2|out~0_combout  & ((\FB|forwardB[0]~8_combout  & (\wb_stage|wdata_to_reg_file[23]~23_combout )) # (!\FB|forwardB[0]~8_combout  & ((\ex_mem_buffer|MEM_ALU_OUT [23])))))

	.dataa(\FB|forwardB[0]~8_combout ),
	.datab(\wb_stage|wdata_to_reg_file[23]~23_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [23]),
	.datad(\ex_stage|alu_oper2|sel2|out~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~69_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~69 .lut_mask = 16'hD800;
defparam \ex_stage|alu_oper2|out~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y5_N24
cycloneive_lcell_comb \if_id_buffer|ID_INST~22 (
// Equation(s):
// \if_id_buffer|ID_INST~22_combout  = (!\id_stage|SDU|if_id_flush~0_combout  & (\if_stage|inst_mem|InstMem~89_combout  & \if_stage|inst_mem|InstMem~12_combout ))

	.dataa(gnd),
	.datab(\id_stage|SDU|if_id_flush~0_combout ),
	.datac(\if_stage|inst_mem|InstMem~89_combout ),
	.datad(\if_stage|inst_mem|InstMem~12_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_INST~22_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_INST~22 .lut_mask = 16'h3000;
defparam \if_id_buffer|ID_INST~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y5_N25
dffeas \if_id_buffer|ID_INST[23] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_INST~22_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_INST [23]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_INST[23] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_INST[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y5_N30
cycloneive_lcell_comb \id_ex_buffer|EX_Immed~33 (
// Equation(s):
// \id_ex_buffer|EX_Immed~33_combout  = (\id_ex_buffer|EX_Immed~25_combout  & ((\id_stage|immed_gen|Immed[16]~25_combout ) # ((\if_id_buffer|ID_INST [23] & !\id_stage|immed_gen|always0~13_combout ))))

	.dataa(\if_id_buffer|ID_INST [23]),
	.datab(\id_stage|immed_gen|Immed[16]~25_combout ),
	.datac(\id_stage|immed_gen|always0~13_combout ),
	.datad(\id_ex_buffer|EX_Immed~25_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_Immed~33_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed~33 .lut_mask = 16'hCE00;
defparam \id_ex_buffer|EX_Immed~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y5_N31
dffeas \id_ex_buffer|EX_Immed[23] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_Immed~33_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_Immed [23]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed[23] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_Immed[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y6_N16
cycloneive_lcell_comb \ex_stage|alu_oper2|out~70 (
// Equation(s):
// \ex_stage|alu_oper2|out~70_combout  = (!\ex_stage|alu_oper2|sel0|out~0_combout  & (\id_ex_buffer|EX_Immed [23] & !\FB|forwardB[0]~8_combout ))

	.dataa(\ex_stage|alu_oper2|sel0|out~0_combout ),
	.datab(\id_ex_buffer|EX_Immed [23]),
	.datac(gnd),
	.datad(\FB|forwardB[0]~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~70_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~70 .lut_mask = 16'h0044;
defparam \ex_stage|alu_oper2|out~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N20
cycloneive_lcell_comb \ex_stage|alu_oper2|out~71 (
// Equation(s):
// \ex_stage|alu_oper2|out~71_combout  = (\ex_stage|alu_oper2|out~69_combout ) # ((\ex_stage|alu_oper2|out~70_combout ) # ((\FB|forwardB[2]~9_combout  & \id_ex_buffer|EX_rs2 [23])))

	.dataa(\FB|forwardB[2]~9_combout ),
	.datab(\ex_stage|alu_oper2|out~69_combout ),
	.datac(\id_ex_buffer|EX_rs2 [23]),
	.datad(\ex_stage|alu_oper2|out~70_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~71_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~71 .lut_mask = 16'hFFEC;
defparam \ex_stage|alu_oper2|out~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y7_N20
cycloneive_lcell_comb \ex_stage|alu|Add0~71 (
// Equation(s):
// \ex_stage|alu|Add0~71_combout  = \ex_stage|alu_oper|ALU_OP [0] $ (\ex_stage|alu_oper2|out~71_combout )

	.dataa(gnd),
	.datab(\ex_stage|alu_oper|ALU_OP [0]),
	.datac(gnd),
	.datad(\ex_stage|alu_oper2|out~71_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~71 .lut_mask = 16'h33CC;
defparam \ex_stage|alu|Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y9_N1
dffeas \id_stage|reg_file|reg_file[15][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\wb_stage|wdata_to_reg_file[22]~22_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y8_N11
dffeas \id_stage|reg_file|reg_file[13][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y12_N23
dffeas \id_stage|reg_file|reg_file[14][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y8_N21
dffeas \id_stage|reg_file|reg_file[12][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~485 (
// Equation(s):
// \id_stage|reg_file|rd_data2~485_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|reg_file[14][22]~q )) # (!\if_id_buffer|ID_rs2_ind [1] & 
// ((\id_stage|reg_file|reg_file[12][22]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[14][22]~q ),
	.datac(\id_stage|reg_file|reg_file[12][22]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~485_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~485 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~486 (
// Equation(s):
// \id_stage|reg_file|rd_data2~486_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~485_combout  & (\id_stage|reg_file|reg_file[15][22]~q )) # (!\id_stage|reg_file|rd_data2~485_combout  & ((\id_stage|reg_file|reg_file[13][22]~q ))))) 
// # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~485_combout ))))

	.dataa(\id_stage|reg_file|reg_file[15][22]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[13][22]~q ),
	.datad(\id_stage|reg_file|rd_data2~485_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~486_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~486 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data2~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y9_N5
dffeas \id_stage|reg_file|reg_file[23][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y9_N31
dffeas \id_stage|reg_file|reg_file[19][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y9_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~477 (
// Equation(s):
// \id_stage|reg_file|rd_data2~477_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[23][22]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[19][22]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[23][22]~q ),
	.datac(\id_stage|reg_file|reg_file[19][22]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~477_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~477 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y13_N9
dffeas \id_stage|reg_file|reg_file[27][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y13_N3
dffeas \id_stage|reg_file|reg_file[31][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~478 (
// Equation(s):
// \id_stage|reg_file|rd_data2~478_combout  = (\id_stage|reg_file|rd_data2~477_combout  & (((\id_stage|reg_file|reg_file[31][22]~q ) # (!\if_id_buffer|ID_rs2_ind [3])))) # (!\id_stage|reg_file|rd_data2~477_combout  & (\id_stage|reg_file|reg_file[27][22]~q  & 
// ((\if_id_buffer|ID_rs2_ind [3]))))

	.dataa(\id_stage|reg_file|rd_data2~477_combout ),
	.datab(\id_stage|reg_file|reg_file[27][22]~q ),
	.datac(\id_stage|reg_file|reg_file[31][22]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~478_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~478 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|rd_data2~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y12_N5
dffeas \id_stage|reg_file|reg_file[26][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y12_N11
dffeas \id_stage|reg_file|reg_file[30][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y12_N29
dffeas \id_stage|reg_file|reg_file[22][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y12_N3
dffeas \id_stage|reg_file|reg_file[18][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y12_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~472 (
// Equation(s):
// \id_stage|reg_file|rd_data2~472_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][22]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[18][22]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][22]~q ),
	.datac(\id_stage|reg_file|reg_file[18][22]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~472_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~472 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y12_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~473 (
// Equation(s):
// \id_stage|reg_file|rd_data2~473_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|rd_data2~472_combout  & ((\id_stage|reg_file|reg_file[30][22]~q ))) # (!\id_stage|reg_file|rd_data2~472_combout  & (\id_stage|reg_file|reg_file[26][22]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|rd_data2~472_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[26][22]~q ),
	.datac(\id_stage|reg_file|reg_file[30][22]~q ),
	.datad(\id_stage|reg_file|rd_data2~472_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~473_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~473 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y10_N5
dffeas \id_stage|reg_file|reg_file[20][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y10_N11
dffeas \id_stage|reg_file|reg_file[28][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y9_N25
dffeas \id_stage|reg_file|reg_file[24][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y9_N31
dffeas \id_stage|reg_file|reg_file[16][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y9_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~474 (
// Equation(s):
// \id_stage|reg_file|rd_data2~474_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[24][22]~q ) # ((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|reg_file[16][22]~q  & 
// !\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[24][22]~q ),
	.datac(\id_stage|reg_file|reg_file[16][22]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~474_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~474 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|rd_data2~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y10_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~475 (
// Equation(s):
// \id_stage|reg_file|rd_data2~475_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|rd_data2~474_combout  & ((\id_stage|reg_file|reg_file[28][22]~q ))) # (!\id_stage|reg_file|rd_data2~474_combout  & (\id_stage|reg_file|reg_file[20][22]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|rd_data2~474_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[20][22]~q ),
	.datac(\id_stage|reg_file|reg_file[28][22]~q ),
	.datad(\id_stage|reg_file|rd_data2~474_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~475_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~475 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y8_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~476 (
// Equation(s):
// \id_stage|reg_file|rd_data2~476_combout  = (\if_id_buffer|ID_rs2_ind [0] & (\if_id_buffer|ID_rs2_ind [1])) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|rd_data2~473_combout )) # (!\if_id_buffer|ID_rs2_ind [1] & 
// ((\id_stage|reg_file|rd_data2~475_combout )))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|rd_data2~473_combout ),
	.datad(\id_stage|reg_file|rd_data2~475_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~476_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~476 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|rd_data2~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y12_N25
dffeas \id_stage|reg_file|reg_file[21][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y12_N31
dffeas \id_stage|reg_file|reg_file[29][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y12_N5
dffeas \id_stage|reg_file|reg_file[25][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y12_N19
dffeas \id_stage|reg_file|reg_file[17][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y12_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~470 (
// Equation(s):
// \id_stage|reg_file|rd_data2~470_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[25][22]~q ) # ((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|reg_file[17][22]~q  & 
// !\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[25][22]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[17][22]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~470_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~470 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|rd_data2~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y12_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~471 (
// Equation(s):
// \id_stage|reg_file|rd_data2~471_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|rd_data2~470_combout  & ((\id_stage|reg_file|reg_file[29][22]~q ))) # (!\id_stage|reg_file|rd_data2~470_combout  & (\id_stage|reg_file|reg_file[21][22]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|rd_data2~470_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[21][22]~q ),
	.datac(\id_stage|reg_file|reg_file[29][22]~q ),
	.datad(\id_stage|reg_file|rd_data2~470_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~471_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~471 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y8_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~479 (
// Equation(s):
// \id_stage|reg_file|rd_data2~479_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~476_combout  & (\id_stage|reg_file|rd_data2~478_combout )) # (!\id_stage|reg_file|rd_data2~476_combout  & ((\id_stage|reg_file|rd_data2~471_combout 
// ))))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~476_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~478_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|rd_data2~476_combout ),
	.datad(\id_stage|reg_file|rd_data2~471_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~479_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~479 .lut_mask = 16'hBCB0;
defparam \id_stage|reg_file|rd_data2~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y6_N31
dffeas \id_stage|reg_file|reg_file[2][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y8_N19
dffeas \id_stage|reg_file|reg_file[3][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y8_N25
dffeas \id_stage|reg_file|reg_file[1][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N5
dffeas \id_stage|reg_file|reg_file[5][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N23
dffeas \id_stage|reg_file|reg_file[7][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y8_N13
dffeas \id_stage|reg_file|reg_file[6][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y8_N15
dffeas \id_stage|reg_file|reg_file[4][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y8_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~480 (
// Equation(s):
// \id_stage|reg_file|rd_data2~480_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[6][22]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[4][22]~q  & 
// !\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[6][22]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[4][22]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~480_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~480 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|rd_data2~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~481 (
// Equation(s):
// \id_stage|reg_file|rd_data2~481_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~480_combout  & ((\id_stage|reg_file|reg_file[7][22]~q ))) # (!\id_stage|reg_file|rd_data2~480_combout  & (\id_stage|reg_file|reg_file[5][22]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~480_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[5][22]~q ),
	.datac(\id_stage|reg_file|reg_file[7][22]~q ),
	.datad(\id_stage|reg_file|rd_data2~480_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~481_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~481 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y8_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~482 (
// Equation(s):
// \id_stage|reg_file|rd_data2~482_combout  = (\id_stage|reg_file|rd_data2[0]~16_combout  & ((\id_stage|reg_file|rd_data2[0]~17_combout ) # ((\id_stage|reg_file|rd_data2~481_combout )))) # (!\id_stage|reg_file|rd_data2[0]~16_combout  & 
// (!\id_stage|reg_file|rd_data2[0]~17_combout  & (\id_stage|reg_file|reg_file[1][22]~q )))

	.dataa(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[1][22]~q ),
	.datad(\id_stage|reg_file|rd_data2~481_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~482_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~482 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|rd_data2~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y8_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~483 (
// Equation(s):
// \id_stage|reg_file|rd_data2~483_combout  = (\id_stage|reg_file|rd_data2[0]~17_combout  & ((\id_stage|reg_file|rd_data2~482_combout  & ((\id_stage|reg_file|reg_file[3][22]~q ))) # (!\id_stage|reg_file|rd_data2~482_combout  & 
// (\id_stage|reg_file|reg_file[2][22]~q )))) # (!\id_stage|reg_file|rd_data2[0]~17_combout  & (((\id_stage|reg_file|rd_data2~482_combout ))))

	.dataa(\id_stage|reg_file|reg_file[2][22]~q ),
	.datab(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[3][22]~q ),
	.datad(\id_stage|reg_file|rd_data2~482_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~483_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~483 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y8_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~484 (
// Equation(s):
// \id_stage|reg_file|rd_data2~484_combout  = (\id_stage|reg_file|rd_data2[0]~13_combout  & (((\id_stage|reg_file|rd_data2[0]~10_combout )))) # (!\id_stage|reg_file|rd_data2[0]~13_combout  & ((\id_stage|reg_file|rd_data2[0]~10_combout  & 
// (\id_stage|reg_file|rd_data2~479_combout )) # (!\id_stage|reg_file|rd_data2[0]~10_combout  & ((\id_stage|reg_file|rd_data2~483_combout )))))

	.dataa(\id_stage|reg_file|rd_data2~479_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.datac(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.datad(\id_stage|reg_file|rd_data2~483_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~484_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~484 .lut_mask = 16'hE3E0;
defparam \id_stage|reg_file|rd_data2~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y10_N1
dffeas \id_stage|reg_file|reg_file[11][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y10_N3
dffeas \id_stage|reg_file|reg_file[10][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y10_N9
dffeas \id_stage|reg_file|reg_file[8][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y10_N19
dffeas \id_stage|reg_file|reg_file[9][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~468 (
// Equation(s):
// \id_stage|reg_file|rd_data2~468_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1]) # ((\id_stage|reg_file|reg_file[9][22]~q )))) # (!\if_id_buffer|ID_rs2_ind [0] & (!\if_id_buffer|ID_rs2_ind [1] & 
// (\id_stage|reg_file|reg_file[8][22]~q )))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[8][22]~q ),
	.datad(\id_stage|reg_file|reg_file[9][22]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~468_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~468 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|rd_data2~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y10_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~469 (
// Equation(s):
// \id_stage|reg_file|rd_data2~469_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~468_combout  & (\id_stage|reg_file|reg_file[11][22]~q )) # (!\id_stage|reg_file|rd_data2~468_combout  & ((\id_stage|reg_file|reg_file[10][22]~q ))))) 
// # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~468_combout ))))

	.dataa(\id_stage|reg_file|reg_file[11][22]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[10][22]~q ),
	.datad(\id_stage|reg_file|rd_data2~468_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~469_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~469 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data2~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y8_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~487 (
// Equation(s):
// \id_stage|reg_file|rd_data2~487_combout  = (\id_stage|reg_file|rd_data2[0]~13_combout  & ((\id_stage|reg_file|rd_data2~484_combout  & (\id_stage|reg_file|rd_data2~486_combout )) # (!\id_stage|reg_file|rd_data2~484_combout  & 
// ((\id_stage|reg_file|rd_data2~469_combout ))))) # (!\id_stage|reg_file|rd_data2[0]~13_combout  & (((\id_stage|reg_file|rd_data2~484_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~486_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.datac(\id_stage|reg_file|rd_data2~484_combout ),
	.datad(\id_stage|reg_file|rd_data2~469_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~487_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~487 .lut_mask = 16'hBCB0;
defparam \id_stage|reg_file|rd_data2~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y8_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~488 (
// Equation(s):
// \id_stage|reg_file|rd_data2~488_combout  = (\id_stage|reg_file|always2~2_combout  & ((\wb_stage|wdata_to_reg_file[22]~22_combout ) # ((\id_stage|reg_file|rd_data2~487_combout  & !\id_stage|reg_file|rd_data2~25_combout )))) # 
// (!\id_stage|reg_file|always2~2_combout  & (((\id_stage|reg_file|rd_data2~487_combout  & !\id_stage|reg_file|rd_data2~25_combout ))))

	.dataa(\id_stage|reg_file|always2~2_combout ),
	.datab(\wb_stage|wdata_to_reg_file[22]~22_combout ),
	.datac(\id_stage|reg_file|rd_data2~487_combout ),
	.datad(\id_stage|reg_file|rd_data2~25_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~488_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~488 .lut_mask = 16'h88F8;
defparam \id_stage|reg_file|rd_data2~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y8_N1
dffeas \id_stage|reg_file|rd_data2[22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data2~488_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2[22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N18
cycloneive_lcell_comb \id_ex_buffer|EX_rs2~22 (
// Equation(s):
// \id_ex_buffer|EX_rs2~22_combout  = (\id_stage|reg_file|rd_data2 [22] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\id_stage|reg_file|rd_data2 [22]),
	.datab(\rst~input_o ),
	.datac(\id_stage|SDU|id_ex_flush~7_combout ),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs2~22_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2~22 .lut_mask = 16'h80A0;
defparam \id_ex_buffer|EX_rs2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y9_N19
dffeas \id_ex_buffer|EX_rs2[22] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs2~22_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2[22] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N0
cycloneive_lcell_comb \if_id_buffer|ID_INST~21 (
// Equation(s):
// \if_id_buffer|ID_INST~21_combout  = (\if_stage|inst_mem|InstMem~12_combout  & (\if_stage|inst_mem|InstMem~79_combout  & !\id_stage|SDU|if_id_flush~0_combout ))

	.dataa(gnd),
	.datab(\if_stage|inst_mem|InstMem~12_combout ),
	.datac(\if_stage|inst_mem|InstMem~79_combout ),
	.datad(\id_stage|SDU|if_id_flush~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_INST~21_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_INST~21 .lut_mask = 16'h00C0;
defparam \if_id_buffer|ID_INST~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y3_N1
dffeas \if_id_buffer|ID_INST[22] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_INST~21_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_INST [22]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_INST[22] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_INST[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y5_N12
cycloneive_lcell_comb \id_ex_buffer|EX_Immed~32 (
// Equation(s):
// \id_ex_buffer|EX_Immed~32_combout  = (\id_ex_buffer|EX_Immed~25_combout  & ((\id_stage|immed_gen|Immed[16]~25_combout ) # ((\if_id_buffer|ID_INST [22] & !\id_stage|immed_gen|always0~13_combout ))))

	.dataa(\if_id_buffer|ID_INST [22]),
	.datab(\id_stage|immed_gen|always0~13_combout ),
	.datac(\id_ex_buffer|EX_Immed~25_combout ),
	.datad(\id_stage|immed_gen|Immed[16]~25_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_Immed~32_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed~32 .lut_mask = 16'hF020;
defparam \id_ex_buffer|EX_Immed~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y5_N13
dffeas \id_ex_buffer|EX_Immed[22] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_Immed~32_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_Immed [22]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed[22] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_Immed[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N8
cycloneive_lcell_comb \ex_stage|alu_oper2|out~67 (
// Equation(s):
// \ex_stage|alu_oper2|out~67_combout  = (\id_ex_buffer|EX_Immed [22] & (!\FB|forwardB[0]~8_combout  & !\ex_stage|alu_oper2|sel0|out~0_combout ))

	.dataa(gnd),
	.datab(\id_ex_buffer|EX_Immed [22]),
	.datac(\FB|forwardB[0]~8_combout ),
	.datad(\ex_stage|alu_oper2|sel0|out~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~67_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~67 .lut_mask = 16'h000C;
defparam \ex_stage|alu_oper2|out~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N6
cycloneive_lcell_comb \ex_stage|alu_oper2|out~66 (
// Equation(s):
// \ex_stage|alu_oper2|out~66_combout  = (\ex_stage|alu_oper2|sel2|out~0_combout  & ((\FB|forwardB[0]~8_combout  & ((\wb_stage|wdata_to_reg_file[22]~22_combout ))) # (!\FB|forwardB[0]~8_combout  & (\ex_mem_buffer|MEM_ALU_OUT [22]))))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [22]),
	.datab(\wb_stage|wdata_to_reg_file[22]~22_combout ),
	.datac(\FB|forwardB[0]~8_combout ),
	.datad(\ex_stage|alu_oper2|sel2|out~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~66_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~66 .lut_mask = 16'hCA00;
defparam \ex_stage|alu_oper2|out~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N20
cycloneive_lcell_comb \ex_stage|alu_oper2|out~68 (
// Equation(s):
// \ex_stage|alu_oper2|out~68_combout  = (\ex_stage|alu_oper2|out~67_combout ) # ((\ex_stage|alu_oper2|out~66_combout ) # ((\FB|forwardB[2]~9_combout  & \id_ex_buffer|EX_rs2 [22])))

	.dataa(\FB|forwardB[2]~9_combout ),
	.datab(\id_ex_buffer|EX_rs2 [22]),
	.datac(\ex_stage|alu_oper2|out~67_combout ),
	.datad(\ex_stage|alu_oper2|out~66_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~68_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~68 .lut_mask = 16'hFFF8;
defparam \ex_stage|alu_oper2|out~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y7_N2
cycloneive_lcell_comb \ex_stage|alu|Add0~68 (
// Equation(s):
// \ex_stage|alu|Add0~68_combout  = \ex_stage|alu_oper2|out~68_combout  $ (\ex_stage|alu_oper|ALU_OP [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper2|out~68_combout ),
	.datad(\ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~68 .lut_mask = 16'h0FF0;
defparam \ex_stage|alu|Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y7_N0
cycloneive_lcell_comb \ex_stage|alu|Add0~65 (
// Equation(s):
// \ex_stage|alu|Add0~65_combout  = \ex_stage|alu_oper2|out~62_combout  $ (\ex_stage|alu_oper|ALU_OP [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper2|out~62_combout ),
	.datad(\ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~65 .lut_mask = 16'h0FF0;
defparam \ex_stage|alu|Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y9_N18
cycloneive_lcell_comb \ex_stage|alu_oper1|out[20] (
// Equation(s):
// \ex_stage|alu_oper1|out [20] = (\ex_stage|alu_oper1|out[20]~40_combout ) # (\ex_stage|alu_oper1|out[20]~41_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper1|out[20]~40_combout ),
	.datad(\ex_stage|alu_oper1|out[20]~41_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out [20]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[20] .lut_mask = 16'hFFF0;
defparam \ex_stage|alu_oper1|out[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N12
cycloneive_lcell_comb \ex_stage|alu|Add0~62 (
// Equation(s):
// \ex_stage|alu|Add0~62_combout  = \ex_stage|alu_oper|ALU_OP [0] $ (\ex_stage|alu_oper2|out~65_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\ex_stage|alu_oper2|out~65_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~62 .lut_mask = 16'h0FF0;
defparam \ex_stage|alu|Add0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y8_N26
cycloneive_lcell_comb \ex_stage|alu|Add0~63 (
// Equation(s):
// \ex_stage|alu|Add0~63_combout  = (\ex_stage|alu_oper1|out [20] & ((\ex_stage|alu|Add0~62_combout  & (\ex_stage|alu|Add0~61  & VCC)) # (!\ex_stage|alu|Add0~62_combout  & (!\ex_stage|alu|Add0~61 )))) # (!\ex_stage|alu_oper1|out [20] & 
// ((\ex_stage|alu|Add0~62_combout  & (!\ex_stage|alu|Add0~61 )) # (!\ex_stage|alu|Add0~62_combout  & ((\ex_stage|alu|Add0~61 ) # (GND)))))
// \ex_stage|alu|Add0~64  = CARRY((\ex_stage|alu_oper1|out [20] & (!\ex_stage|alu|Add0~62_combout  & !\ex_stage|alu|Add0~61 )) # (!\ex_stage|alu_oper1|out [20] & ((!\ex_stage|alu|Add0~61 ) # (!\ex_stage|alu|Add0~62_combout ))))

	.dataa(\ex_stage|alu_oper1|out [20]),
	.datab(\ex_stage|alu|Add0~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~61 ),
	.combout(\ex_stage|alu|Add0~63_combout ),
	.cout(\ex_stage|alu|Add0~64 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~63 .lut_mask = 16'h9617;
defparam \ex_stage|alu|Add0~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y8_N28
cycloneive_lcell_comb \ex_stage|alu|Add0~66 (
// Equation(s):
// \ex_stage|alu|Add0~66_combout  = ((\ex_stage|alu_oper1|out [21] $ (\ex_stage|alu|Add0~65_combout  $ (!\ex_stage|alu|Add0~64 )))) # (GND)
// \ex_stage|alu|Add0~67  = CARRY((\ex_stage|alu_oper1|out [21] & ((\ex_stage|alu|Add0~65_combout ) # (!\ex_stage|alu|Add0~64 ))) # (!\ex_stage|alu_oper1|out [21] & (\ex_stage|alu|Add0~65_combout  & !\ex_stage|alu|Add0~64 )))

	.dataa(\ex_stage|alu_oper1|out [21]),
	.datab(\ex_stage|alu|Add0~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~64 ),
	.combout(\ex_stage|alu|Add0~66_combout ),
	.cout(\ex_stage|alu|Add0~67 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~66 .lut_mask = 16'h698E;
defparam \ex_stage|alu|Add0~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y8_N30
cycloneive_lcell_comb \ex_stage|alu|Add0~69 (
// Equation(s):
// \ex_stage|alu|Add0~69_combout  = (\ex_stage|alu_oper1|out [22] & ((\ex_stage|alu|Add0~68_combout  & (\ex_stage|alu|Add0~67  & VCC)) # (!\ex_stage|alu|Add0~68_combout  & (!\ex_stage|alu|Add0~67 )))) # (!\ex_stage|alu_oper1|out [22] & 
// ((\ex_stage|alu|Add0~68_combout  & (!\ex_stage|alu|Add0~67 )) # (!\ex_stage|alu|Add0~68_combout  & ((\ex_stage|alu|Add0~67 ) # (GND)))))
// \ex_stage|alu|Add0~70  = CARRY((\ex_stage|alu_oper1|out [22] & (!\ex_stage|alu|Add0~68_combout  & !\ex_stage|alu|Add0~67 )) # (!\ex_stage|alu_oper1|out [22] & ((!\ex_stage|alu|Add0~67 ) # (!\ex_stage|alu|Add0~68_combout ))))

	.dataa(\ex_stage|alu_oper1|out [22]),
	.datab(\ex_stage|alu|Add0~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~67 ),
	.combout(\ex_stage|alu|Add0~69_combout ),
	.cout(\ex_stage|alu|Add0~70 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~69 .lut_mask = 16'h9617;
defparam \ex_stage|alu|Add0~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y7_N0
cycloneive_lcell_comb \ex_stage|alu|Add0~72 (
// Equation(s):
// \ex_stage|alu|Add0~72_combout  = ((\ex_stage|alu|Add0~71_combout  $ (\ex_stage|alu_oper1|out [23] $ (!\ex_stage|alu|Add0~70 )))) # (GND)
// \ex_stage|alu|Add0~73  = CARRY((\ex_stage|alu|Add0~71_combout  & ((\ex_stage|alu_oper1|out [23]) # (!\ex_stage|alu|Add0~70 ))) # (!\ex_stage|alu|Add0~71_combout  & (\ex_stage|alu_oper1|out [23] & !\ex_stage|alu|Add0~70 )))

	.dataa(\ex_stage|alu|Add0~71_combout ),
	.datab(\ex_stage|alu_oper1|out [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~70 ),
	.combout(\ex_stage|alu|Add0~72_combout ),
	.cout(\ex_stage|alu|Add0~73 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~72 .lut_mask = 16'h698E;
defparam \ex_stage|alu|Add0~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y7_N2
cycloneive_lcell_comb \ex_stage|alu|Add0~80 (
// Equation(s):
// \ex_stage|alu|Add0~80_combout  = (\ex_stage|alu|Add0~79_combout  & ((\ex_stage|alu_oper1|out [24] & (\ex_stage|alu|Add0~73  & VCC)) # (!\ex_stage|alu_oper1|out [24] & (!\ex_stage|alu|Add0~73 )))) # (!\ex_stage|alu|Add0~79_combout  & 
// ((\ex_stage|alu_oper1|out [24] & (!\ex_stage|alu|Add0~73 )) # (!\ex_stage|alu_oper1|out [24] & ((\ex_stage|alu|Add0~73 ) # (GND)))))
// \ex_stage|alu|Add0~81  = CARRY((\ex_stage|alu|Add0~79_combout  & (!\ex_stage|alu_oper1|out [24] & !\ex_stage|alu|Add0~73 )) # (!\ex_stage|alu|Add0~79_combout  & ((!\ex_stage|alu|Add0~73 ) # (!\ex_stage|alu_oper1|out [24]))))

	.dataa(\ex_stage|alu|Add0~79_combout ),
	.datab(\ex_stage|alu_oper1|out [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~73 ),
	.combout(\ex_stage|alu|Add0~80_combout ),
	.cout(\ex_stage|alu|Add0~81 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~80 .lut_mask = 16'h9617;
defparam \ex_stage|alu|Add0~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N18
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~62 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~62_combout  = (\FB|forwardB~3_combout  & ((\FB|forwardB~7_combout  & ((\id_ex_buffer|EX_rs2 [25]))) # (!\FB|forwardB~7_combout  & (\wb_stage|wdata_to_reg_file[25]~31_combout ))))

	.dataa(\FB|forwardB~7_combout ),
	.datab(\wb_stage|wdata_to_reg_file[25]~31_combout ),
	.datac(\FB|forwardB~3_combout ),
	.datad(\id_ex_buffer|EX_rs2 [25]),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~62_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~62 .lut_mask = 16'hE040;
defparam \ex_stage|store_rs2_mux|out~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N8
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~63 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~63_combout  = (\ex_stage|store_rs2_mux|out~62_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [25] & !\FB|forwardB~3_combout ))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [25]),
	.datab(gnd),
	.datac(\FB|forwardB~3_combout ),
	.datad(\ex_stage|store_rs2_mux|out~62_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~63_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~63 .lut_mask = 16'hFF0A;
defparam \ex_stage|store_rs2_mux|out~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y5_N9
dffeas \ex_mem_buffer|MEM_rs2[25] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|store_rs2_mux|out~63_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\EDU|excep_flag~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[25] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y12_N0
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~56 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~56_combout  = (\FB|forwardB~3_combout  & ((\FB|forwardB~7_combout  & (\id_ex_buffer|EX_rs2 [27])) # (!\FB|forwardB~7_combout  & ((\wb_stage|wdata_to_reg_file[27]~28_combout )))))

	.dataa(\id_ex_buffer|EX_rs2 [27]),
	.datab(\FB|forwardB~3_combout ),
	.datac(\FB|forwardB~7_combout ),
	.datad(\wb_stage|wdata_to_reg_file[27]~28_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~56_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~56 .lut_mask = 16'h8C80;
defparam \ex_stage|store_rs2_mux|out~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y12_N26
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~57 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~57_combout  = (\ex_stage|store_rs2_mux|out~56_combout ) # ((!\FB|forwardB~3_combout  & \ex_mem_buffer|MEM_ALU_OUT [27]))

	.dataa(gnd),
	.datab(\FB|forwardB~3_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [27]),
	.datad(\ex_stage|store_rs2_mux|out~56_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~57_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~57 .lut_mask = 16'hFF30;
defparam \ex_stage|store_rs2_mux|out~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y12_N27
dffeas \ex_mem_buffer|MEM_rs2[27] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|store_rs2_mux|out~57_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\EDU|excep_flag~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[27] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y10_N6
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~58 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~58_combout  = (\FB|forwardB~3_combout  & ((\FB|forwardB~7_combout  & ((\id_ex_buffer|EX_rs2 [28]))) # (!\FB|forwardB~7_combout  & (\wb_stage|wdata_to_reg_file[28]~29_combout ))))

	.dataa(\wb_stage|wdata_to_reg_file[28]~29_combout ),
	.datab(\id_ex_buffer|EX_rs2 [28]),
	.datac(\FB|forwardB~7_combout ),
	.datad(\FB|forwardB~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~58_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~58 .lut_mask = 16'hCA00;
defparam \ex_stage|store_rs2_mux|out~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y10_N20
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~59 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~59_combout  = (\ex_stage|store_rs2_mux|out~58_combout ) # ((!\FB|forwardB~3_combout  & \ex_mem_buffer|MEM_ALU_OUT [28]))

	.dataa(\ex_stage|store_rs2_mux|out~58_combout ),
	.datab(gnd),
	.datac(\FB|forwardB~3_combout ),
	.datad(\ex_mem_buffer|MEM_ALU_OUT [28]),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~59_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~59 .lut_mask = 16'hAFAA;
defparam \ex_stage|store_rs2_mux|out~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y10_N21
dffeas \ex_mem_buffer|MEM_rs2[28] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|store_rs2_mux|out~59_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\EDU|excep_flag~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[28] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[28] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y9_N0
cycloneive_ram_block \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\ex_mem_buffer|MEM_memwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\hlt_logic~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\ex_mem_buffer|MEM_rs2 [30],\ex_mem_buffer|MEM_rs2 [28],\ex_mem_buffer|MEM_rs2 [27],\ex_mem_buffer|MEM_rs2 [25],\ex_mem_buffer|MEM_rs2 [24]}),
	.portaaddr({\ex_mem_buffer|MEM_ALU_OUT [9],\ex_mem_buffer|MEM_ALU_OUT [8],\ex_mem_buffer|MEM_ALU_OUT [7],\ex_mem_buffer|MEM_ALU_OUT [6],\ex_mem_buffer|MEM_ALU_OUT [5],\ex_mem_buffer|MEM_ALU_OUT [4],\ex_mem_buffer|MEM_ALU_OUT [3],\ex_mem_buffer|MEM_ALU_OUT [2],\ex_mem_buffer|MEM_ALU_OUT [1],
\ex_mem_buffer|MEM_ALU_OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "MEM_stage:mem_stage|DM:data_mem|altsyncram:data_mem_rtl_0|altsyncram_eg81:auto_generated|ALTSYNCRAM";
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 10;
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 9;
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 1023;
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 1024;
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "old_data";
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 10;
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 9;
defparam \mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y9_N12
cycloneive_lcell_comb \mem_wb_buffer|WB_Data_mem_out~27 (
// Equation(s):
// \mem_wb_buffer|WB_Data_mem_out~27_combout  = (\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a30  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_Data_mem_out~27_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out~27 .lut_mask = 16'hF500;
defparam \mem_wb_buffer|WB_Data_mem_out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y9_N13
dffeas \mem_wb_buffer|WB_Data_mem_out[30] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_Data_mem_out~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_Data_mem_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out[30] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_Data_mem_out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y9_N22
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT~27 (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT~27_combout  = (\ex_mem_buffer|MEM_ALU_OUT [30] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [30]),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT~27_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT~27 .lut_mask = 16'hA0F0;
defparam \mem_wb_buffer|WB_ALU_OUT~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y9_N23
dffeas \mem_wb_buffer|WB_ALU_OUT[30] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[30] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y9_N20
cycloneive_lcell_comb \wb_stage|wdata_to_reg_file[30]~27 (
// Equation(s):
// \wb_stage|wdata_to_reg_file[30]~27_combout  = (\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_Data_mem_out [30])) # (!\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_ALU_OUT [30])))

	.dataa(\mem_wb_buffer|WB_Data_mem_out [30]),
	.datab(gnd),
	.datac(\mem_wb_buffer|WB_ALU_OUT [30]),
	.datad(\mem_wb_buffer|WB_memread~q ),
	.cin(gnd),
	.combout(\wb_stage|wdata_to_reg_file[30]~27_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|wdata_to_reg_file[30]~27 .lut_mask = 16'hAAF0;
defparam \wb_stage|wdata_to_reg_file[30]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y10_N25
dffeas \id_stage|reg_file|reg_file[11][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[30]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y7_N11
dffeas \id_stage|reg_file|reg_file[10][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[30]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y10_N27
dffeas \id_stage|reg_file|reg_file[9][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[30]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y10_N13
dffeas \id_stage|reg_file|reg_file[8][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[30]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~573 (
// Equation(s):
// \id_stage|reg_file|rd_data2~573_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[9][30]~q )) # (!\if_id_buffer|ID_rs2_ind [0] & 
// ((\id_stage|reg_file|reg_file[8][30]~q )))))

	.dataa(\id_stage|reg_file|reg_file[9][30]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[8][30]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~573_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~573 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|rd_data2~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y7_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~574 (
// Equation(s):
// \id_stage|reg_file|rd_data2~574_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~573_combout  & (\id_stage|reg_file|reg_file[11][30]~q )) # (!\id_stage|reg_file|rd_data2~573_combout  & ((\id_stage|reg_file|reg_file[10][30]~q ))))) 
// # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~573_combout ))))

	.dataa(\id_stage|reg_file|reg_file[11][30]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[10][30]~q ),
	.datad(\id_stage|reg_file|rd_data2~573_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~574_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~574 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data2~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y9_N21
dffeas \id_stage|reg_file|reg_file[15][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\wb_stage|wdata_to_reg_file[30]~27_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N3
dffeas \id_stage|reg_file|reg_file[12][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[30]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N11
dffeas \id_stage|reg_file|reg_file[14][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[30]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~590 (
// Equation(s):
// \id_stage|reg_file|rd_data2~590_combout  = (\if_id_buffer|ID_rs2_ind [0] & (\if_id_buffer|ID_rs2_ind [1])) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[14][30]~q ))) # (!\if_id_buffer|ID_rs2_ind [1] & 
// (\id_stage|reg_file|reg_file[12][30]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[12][30]~q ),
	.datad(\id_stage|reg_file|reg_file[14][30]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~590_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~590 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data2~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y6_N9
dffeas \id_stage|reg_file|reg_file[13][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[30]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~591 (
// Equation(s):
// \id_stage|reg_file|rd_data2~591_combout  = (\id_stage|reg_file|rd_data2~590_combout  & ((\id_stage|reg_file|reg_file[15][30]~q ) # ((!\if_id_buffer|ID_rs2_ind [0])))) # (!\id_stage|reg_file|rd_data2~590_combout  & (((\id_stage|reg_file|reg_file[13][30]~q  
// & \if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[15][30]~q ),
	.datab(\id_stage|reg_file|rd_data2~590_combout ),
	.datac(\id_stage|reg_file|reg_file[13][30]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~591_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~591 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|rd_data2~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N24
cycloneive_lcell_comb \id_stage|reg_file|reg_file[3][30]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[3][30]~feeder_combout  = \wb_stage|wdata_to_reg_file[30]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|wdata_to_reg_file[30]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[3][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][30]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[3][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y4_N25
dffeas \id_stage|reg_file|reg_file[3][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[3][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N15
dffeas \id_stage|reg_file|reg_file[2][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[30]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N25
dffeas \id_stage|reg_file|reg_file[1][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[30]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N3
dffeas \id_stage|reg_file|reg_file[4][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[30]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N13
dffeas \id_stage|reg_file|reg_file[6][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[30]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y3_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~585 (
// Equation(s):
// \id_stage|reg_file|rd_data2~585_combout  = (\if_id_buffer|ID_rs2_ind [0] & (\if_id_buffer|ID_rs2_ind [1])) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[6][30]~q ))) # (!\if_id_buffer|ID_rs2_ind [1] & 
// (\id_stage|reg_file|reg_file[4][30]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[4][30]~q ),
	.datad(\id_stage|reg_file|reg_file[6][30]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~585_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~585 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data2~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y4_N11
dffeas \id_stage|reg_file|reg_file[7][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[30]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y4_N9
dffeas \id_stage|reg_file|reg_file[5][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[30]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~586 (
// Equation(s):
// \id_stage|reg_file|rd_data2~586_combout  = (\id_stage|reg_file|rd_data2~585_combout  & (((\id_stage|reg_file|reg_file[7][30]~q )) # (!\if_id_buffer|ID_rs2_ind [0]))) # (!\id_stage|reg_file|rd_data2~585_combout  & (\if_id_buffer|ID_rs2_ind [0] & 
// ((\id_stage|reg_file|reg_file[5][30]~q ))))

	.dataa(\id_stage|reg_file|rd_data2~585_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[7][30]~q ),
	.datad(\id_stage|reg_file|reg_file[5][30]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~586_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~586 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|rd_data2~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y4_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~587 (
// Equation(s):
// \id_stage|reg_file|rd_data2~587_combout  = (\id_stage|reg_file|rd_data2[0]~17_combout  & (\id_stage|reg_file|rd_data2[0]~16_combout )) # (!\id_stage|reg_file|rd_data2[0]~17_combout  & ((\id_stage|reg_file|rd_data2[0]~16_combout  & 
// ((\id_stage|reg_file|rd_data2~586_combout ))) # (!\id_stage|reg_file|rd_data2[0]~16_combout  & (\id_stage|reg_file|reg_file[1][30]~q ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.datac(\id_stage|reg_file|reg_file[1][30]~q ),
	.datad(\id_stage|reg_file|rd_data2~586_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~587_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~587 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data2~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y4_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~588 (
// Equation(s):
// \id_stage|reg_file|rd_data2~588_combout  = (\id_stage|reg_file|rd_data2[0]~17_combout  & ((\id_stage|reg_file|rd_data2~587_combout  & (\id_stage|reg_file|reg_file[3][30]~q )) # (!\id_stage|reg_file|rd_data2~587_combout  & 
// ((\id_stage|reg_file|reg_file[2][30]~q ))))) # (!\id_stage|reg_file|rd_data2[0]~17_combout  & (((\id_stage|reg_file|rd_data2~587_combout ))))

	.dataa(\id_stage|reg_file|reg_file[3][30]~q ),
	.datab(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[2][30]~q ),
	.datad(\id_stage|reg_file|rd_data2~587_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~588_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~588 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data2~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y11_N17
dffeas \id_stage|reg_file|reg_file[21][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[30]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y11_N11
dffeas \id_stage|reg_file|reg_file[29][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[30]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y12_N13
dffeas \id_stage|reg_file|reg_file[25][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[30]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y12_N23
dffeas \id_stage|reg_file|reg_file[17][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[30]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y12_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~575 (
// Equation(s):
// \id_stage|reg_file|rd_data2~575_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[25][30]~q ) # ((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|reg_file[17][30]~q  & 
// !\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[25][30]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[17][30]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~575_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~575 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|rd_data2~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y11_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~576 (
// Equation(s):
// \id_stage|reg_file|rd_data2~576_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|rd_data2~575_combout  & ((\id_stage|reg_file|reg_file[29][30]~q ))) # (!\id_stage|reg_file|rd_data2~575_combout  & (\id_stage|reg_file|reg_file[21][30]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|rd_data2~575_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[21][30]~q ),
	.datac(\id_stage|reg_file|reg_file[29][30]~q ),
	.datad(\id_stage|reg_file|rd_data2~575_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~576_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~576 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y5_N1
dffeas \id_stage|reg_file|reg_file[23][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[30]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N3
dffeas \id_stage|reg_file|reg_file[19][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[30]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y5_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~582 (
// Equation(s):
// \id_stage|reg_file|rd_data2~582_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[23][30]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[19][30]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[23][30]~q ),
	.datac(\id_stage|reg_file|reg_file[19][30]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~582_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~582 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y9_N3
dffeas \id_stage|reg_file|reg_file[31][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[30]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y9_N21
dffeas \id_stage|reg_file|reg_file[27][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[30]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y9_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~583 (
// Equation(s):
// \id_stage|reg_file|rd_data2~583_combout  = (\id_stage|reg_file|rd_data2~582_combout  & (((\id_stage|reg_file|reg_file[31][30]~q )) # (!\if_id_buffer|ID_rs2_ind [3]))) # (!\id_stage|reg_file|rd_data2~582_combout  & (\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[27][30]~q ))))

	.dataa(\id_stage|reg_file|rd_data2~582_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[31][30]~q ),
	.datad(\id_stage|reg_file|reg_file[27][30]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~583_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~583 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|rd_data2~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y8_N9
dffeas \id_stage|reg_file|reg_file[22][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[30]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y8_N31
dffeas \id_stage|reg_file|reg_file[18][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[30]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y8_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~577 (
// Equation(s):
// \id_stage|reg_file|rd_data2~577_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][30]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[18][30]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][30]~q ),
	.datac(\id_stage|reg_file|reg_file[18][30]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~577_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~577 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y7_N17
dffeas \id_stage|reg_file|reg_file[26][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[30]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y7_N23
dffeas \id_stage|reg_file|reg_file[30][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[30]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~578 (
// Equation(s):
// \id_stage|reg_file|rd_data2~578_combout  = (\id_stage|reg_file|rd_data2~577_combout  & (((\id_stage|reg_file|reg_file[30][30]~q ) # (!\if_id_buffer|ID_rs2_ind [3])))) # (!\id_stage|reg_file|rd_data2~577_combout  & (\id_stage|reg_file|reg_file[26][30]~q  & 
// ((\if_id_buffer|ID_rs2_ind [3]))))

	.dataa(\id_stage|reg_file|rd_data2~577_combout ),
	.datab(\id_stage|reg_file|reg_file[26][30]~q ),
	.datac(\id_stage|reg_file|reg_file[30][30]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~578_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~578 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|rd_data2~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y10_N22
cycloneive_lcell_comb \id_stage|reg_file|reg_file[28][30]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[28][30]~feeder_combout  = \wb_stage|wdata_to_reg_file[30]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|wdata_to_reg_file[30]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[28][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][30]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[28][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y10_N23
dffeas \id_stage|reg_file|reg_file[28][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[28][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y10_N21
dffeas \id_stage|reg_file|reg_file[20][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[30]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y5_N1
dffeas \id_stage|reg_file|reg_file[24][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[30]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y5_N31
dffeas \id_stage|reg_file|reg_file[16][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[30]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y5_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~579 (
// Equation(s):
// \id_stage|reg_file|rd_data2~579_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[24][30]~q )) # (!\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[16][30]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[24][30]~q ),
	.datac(\id_stage|reg_file|reg_file[16][30]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~579_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~579 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y6_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~580 (
// Equation(s):
// \id_stage|reg_file|rd_data2~580_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|rd_data2~579_combout  & (\id_stage|reg_file|reg_file[28][30]~q )) # (!\id_stage|reg_file|rd_data2~579_combout  & ((\id_stage|reg_file|reg_file[20][30]~q ))))) 
// # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|rd_data2~579_combout ))))

	.dataa(\id_stage|reg_file|reg_file[28][30]~q ),
	.datab(\id_stage|reg_file|reg_file[20][30]~q ),
	.datac(\if_id_buffer|ID_rs2_ind [2]),
	.datad(\id_stage|reg_file|rd_data2~579_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~580_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~580 .lut_mask = 16'hAFC0;
defparam \id_stage|reg_file|rd_data2~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~581 (
// Equation(s):
// \id_stage|reg_file|rd_data2~581_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0]) # ((\id_stage|reg_file|rd_data2~578_combout )))) # (!\if_id_buffer|ID_rs2_ind [1] & (!\if_id_buffer|ID_rs2_ind [0] & 
// ((\id_stage|reg_file|rd_data2~580_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|rd_data2~578_combout ),
	.datad(\id_stage|reg_file|rd_data2~580_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~581_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~581 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|rd_data2~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~584 (
// Equation(s):
// \id_stage|reg_file|rd_data2~584_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~581_combout  & ((\id_stage|reg_file|rd_data2~583_combout ))) # (!\id_stage|reg_file|rd_data2~581_combout  & (\id_stage|reg_file|rd_data2~576_combout 
// )))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~581_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~576_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|rd_data2~583_combout ),
	.datad(\id_stage|reg_file|rd_data2~581_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~584_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~584 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~589 (
// Equation(s):
// \id_stage|reg_file|rd_data2~589_combout  = (\id_stage|reg_file|rd_data2[0]~10_combout  & (((\id_stage|reg_file|rd_data2[0]~13_combout ) # (\id_stage|reg_file|rd_data2~584_combout )))) # (!\id_stage|reg_file|rd_data2[0]~10_combout  & 
// (\id_stage|reg_file|rd_data2~588_combout  & (!\id_stage|reg_file|rd_data2[0]~13_combout )))

	.dataa(\id_stage|reg_file|rd_data2~588_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.datac(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.datad(\id_stage|reg_file|rd_data2~584_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~589_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~589 .lut_mask = 16'hCEC2;
defparam \id_stage|reg_file|rd_data2~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~592 (
// Equation(s):
// \id_stage|reg_file|rd_data2~592_combout  = (\id_stage|reg_file|rd_data2[0]~13_combout  & ((\id_stage|reg_file|rd_data2~589_combout  & ((\id_stage|reg_file|rd_data2~591_combout ))) # (!\id_stage|reg_file|rd_data2~589_combout  & 
// (\id_stage|reg_file|rd_data2~574_combout )))) # (!\id_stage|reg_file|rd_data2[0]~13_combout  & (((\id_stage|reg_file|rd_data2~589_combout ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.datab(\id_stage|reg_file|rd_data2~574_combout ),
	.datac(\id_stage|reg_file|rd_data2~591_combout ),
	.datad(\id_stage|reg_file|rd_data2~589_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~592_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~592 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y8_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~593 (
// Equation(s):
// \id_stage|reg_file|rd_data2~593_combout  = (\id_stage|reg_file|always2~2_combout  & ((\wb_stage|wdata_to_reg_file[30]~27_combout ) # ((!\id_stage|reg_file|rd_data2~25_combout  & \id_stage|reg_file|rd_data2~592_combout )))) # 
// (!\id_stage|reg_file|always2~2_combout  & (!\id_stage|reg_file|rd_data2~25_combout  & ((\id_stage|reg_file|rd_data2~592_combout ))))

	.dataa(\id_stage|reg_file|always2~2_combout ),
	.datab(\id_stage|reg_file|rd_data2~25_combout ),
	.datac(\wb_stage|wdata_to_reg_file[30]~27_combout ),
	.datad(\id_stage|reg_file|rd_data2~592_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~593_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~593 .lut_mask = 16'hB3A0;
defparam \id_stage|reg_file|rd_data2~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y8_N29
dffeas \id_stage|reg_file|rd_data2[30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data2~593_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2[30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y8_N30
cycloneive_lcell_comb \id_ex_buffer|EX_rs2~27 (
// Equation(s):
// \id_ex_buffer|EX_rs2~27_combout  = (\id_stage|reg_file|rd_data2 [30] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\id_stage|reg_file|rd_data2 [30]),
	.datac(\id_stage|SDU|id_ex_flush~7_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs2~27_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2~27 .lut_mask = 16'hC040;
defparam \id_ex_buffer|EX_rs2~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y8_N31
dffeas \id_ex_buffer|EX_rs2[30] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs2~27_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2[30] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y7_N14
cycloneive_lcell_comb \ex_stage|alu_oper2|out~79 (
// Equation(s):
// \ex_stage|alu_oper2|out~79_combout  = (\ex_stage|alu_oper2|sel2|out~0_combout  & ((\FB|forwardB[0]~8_combout  & ((\wb_stage|wdata_to_reg_file[30]~27_combout ))) # (!\FB|forwardB[0]~8_combout  & (\ex_mem_buffer|MEM_ALU_OUT [30]))))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [30]),
	.datab(\wb_stage|wdata_to_reg_file[30]~27_combout ),
	.datac(\ex_stage|alu_oper2|sel2|out~0_combout ),
	.datad(\FB|forwardB[0]~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~79_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~79 .lut_mask = 16'hC0A0;
defparam \ex_stage|alu_oper2|out~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y7_N20
cycloneive_lcell_comb \ex_stage|alu_oper2|out~80 (
// Equation(s):
// \ex_stage|alu_oper2|out~80_combout  = (\ex_stage|alu_oper2|out~79_combout ) # ((\ex_stage|alu_oper2|out~72_combout ) # ((\id_ex_buffer|EX_rs2 [30] & \FB|forwardB[2]~9_combout )))

	.dataa(\id_ex_buffer|EX_rs2 [30]),
	.datab(\FB|forwardB[2]~9_combout ),
	.datac(\ex_stage|alu_oper2|out~79_combout ),
	.datad(\ex_stage|alu_oper2|out~72_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~80_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~80 .lut_mask = 16'hFFF8;
defparam \ex_stage|alu_oper2|out~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y2_N22
cycloneive_lcell_comb \if_stage|new_PC|Add0~52 (
// Equation(s):
// \if_stage|new_PC|Add0~52_combout  = (\if_stage|pc_reg|addr_out [27] & (!\if_stage|new_PC|Add0~51  & VCC)) # (!\if_stage|pc_reg|addr_out [27] & (\if_stage|new_PC|Add0~51  $ (GND)))
// \if_stage|new_PC|Add0~53  = CARRY((!\if_stage|pc_reg|addr_out [27] & !\if_stage|new_PC|Add0~51 ))

	.dataa(gnd),
	.datab(\if_stage|pc_reg|addr_out [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|new_PC|Add0~51 ),
	.combout(\if_stage|new_PC|Add0~52_combout ),
	.cout(\if_stage|new_PC|Add0~53 ));
// synopsys translate_off
defparam \if_stage|new_PC|Add0~52 .lut_mask = 16'h3C03;
defparam \if_stage|new_PC|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y2_N24
cycloneive_lcell_comb \if_stage|new_PC|Add0~54 (
// Equation(s):
// \if_stage|new_PC|Add0~54_combout  = (\if_stage|pc_reg|addr_out [28] & ((\if_stage|new_PC|Add0~53 ) # (GND))) # (!\if_stage|pc_reg|addr_out [28] & (!\if_stage|new_PC|Add0~53 ))
// \if_stage|new_PC|Add0~55  = CARRY((\if_stage|pc_reg|addr_out [28]) # (!\if_stage|new_PC|Add0~53 ))

	.dataa(\if_stage|pc_reg|addr_out [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|new_PC|Add0~53 ),
	.combout(\if_stage|new_PC|Add0~54_combout ),
	.cout(\if_stage|new_PC|Add0~55 ));
// synopsys translate_off
defparam \if_stage|new_PC|Add0~54 .lut_mask = 16'hA5AF;
defparam \if_stage|new_PC|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y2_N26
cycloneive_lcell_comb \if_stage|new_PC|Add0~56 (
// Equation(s):
// \if_stage|new_PC|Add0~56_combout  = (\if_stage|pc_reg|addr_out [29] & (!\if_stage|new_PC|Add0~55  & VCC)) # (!\if_stage|pc_reg|addr_out [29] & (\if_stage|new_PC|Add0~55  $ (GND)))
// \if_stage|new_PC|Add0~57  = CARRY((!\if_stage|pc_reg|addr_out [29] & !\if_stage|new_PC|Add0~55 ))

	.dataa(gnd),
	.datab(\if_stage|pc_reg|addr_out [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|new_PC|Add0~55 ),
	.combout(\if_stage|new_PC|Add0~56_combout ),
	.cout(\if_stage|new_PC|Add0~57 ));
// synopsys translate_off
defparam \if_stage|new_PC|Add0~56 .lut_mask = 16'h3C03;
defparam \if_stage|new_PC|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y4_N24
cycloneive_lcell_comb \if_id_buffer|ID_PC~29 (
// Equation(s):
// \if_id_buffer|ID_PC~29_combout  = (!\id_stage|SDU|if_id_flush~0_combout  & !\if_stage|pc_reg|addr_out [29])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|SDU|if_id_flush~0_combout ),
	.datad(\if_stage|pc_reg|addr_out [29]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~29_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~29 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y4_N25
dffeas \if_id_buffer|ID_PC[29] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~29_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [29]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[29] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y3_N24
cycloneive_lcell_comb \id_stage|immed_gen|Immed[31]~34 (
// Equation(s):
// \id_stage|immed_gen|Immed[31]~34_combout  = (\id_stage|immed_gen|always0~11_combout  & (\id_stage|immed_gen|Immed[25]~2_combout  & \id_stage|immed_gen|Immed[16]~25_combout ))

	.dataa(gnd),
	.datab(\id_stage|immed_gen|always0~11_combout ),
	.datac(\id_stage|immed_gen|Immed[25]~2_combout ),
	.datad(\id_stage|immed_gen|Immed[16]~25_combout ),
	.cin(gnd),
	.combout(\id_stage|immed_gen|Immed[31]~34_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|Immed[31]~34 .lut_mask = 16'hC000;
defparam \id_stage|immed_gen|Immed[31]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y3_N2
cycloneive_lcell_comb \id_stage|immed_gen|Immed[25]~33 (
// Equation(s):
// \id_stage|immed_gen|Immed[25]~33_combout  = (\id_stage|immed_gen|Immed[25]~20_combout  & ((\id_stage|immed_gen|Immed[16]~25_combout ) # ((!\id_stage|immed_gen|always0~13_combout  & \if_id_buffer|ID_INST [25]))))

	.dataa(\id_stage|immed_gen|always0~13_combout ),
	.datab(\if_id_buffer|ID_INST [25]),
	.datac(\id_stage|immed_gen|Immed[25]~20_combout ),
	.datad(\id_stage|immed_gen|Immed[16]~25_combout ),
	.cin(gnd),
	.combout(\id_stage|immed_gen|Immed[25]~33_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|Immed[25]~33 .lut_mask = 16'hF040;
defparam \id_stage|immed_gen|Immed[25]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N24
cycloneive_lcell_comb \if_id_buffer|ID_INST~23 (
// Equation(s):
// \if_id_buffer|ID_INST~23_combout  = (!\id_stage|SDU|if_id_flush~0_combout  & (\if_stage|inst_mem|InstMem~90_combout  & (\if_stage|inst_mem|InstMem~12_combout  & \if_stage|inst_mem|InstMem~121_combout )))

	.dataa(\id_stage|SDU|if_id_flush~0_combout ),
	.datab(\if_stage|inst_mem|InstMem~90_combout ),
	.datac(\if_stage|inst_mem|InstMem~12_combout ),
	.datad(\if_stage|inst_mem|InstMem~121_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_INST~23_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_INST~23 .lut_mask = 16'h4000;
defparam \if_id_buffer|ID_INST~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y3_N25
dffeas \if_id_buffer|ID_INST[24] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_INST~23_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_INST [24]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_INST[24] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_INST[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y3_N8
cycloneive_lcell_comb \id_stage|immed_gen|Immed[24]~32 (
// Equation(s):
// \id_stage|immed_gen|Immed[24]~32_combout  = (\id_stage|immed_gen|Immed[25]~20_combout  & ((\id_stage|immed_gen|Immed[16]~25_combout ) # ((!\id_stage|immed_gen|always0~13_combout  & \if_id_buffer|ID_INST [24]))))

	.dataa(\id_stage|immed_gen|always0~13_combout ),
	.datab(\if_id_buffer|ID_INST [24]),
	.datac(\id_stage|immed_gen|Immed[25]~20_combout ),
	.datad(\id_stage|immed_gen|Immed[16]~25_combout ),
	.cin(gnd),
	.combout(\id_stage|immed_gen|Immed[24]~32_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|Immed[24]~32 .lut_mask = 16'hF040;
defparam \id_stage|immed_gen|Immed[24]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y3_N26
cycloneive_lcell_comb \id_stage|immed_gen|Immed[23]~31 (
// Equation(s):
// \id_stage|immed_gen|Immed[23]~31_combout  = (\id_stage|immed_gen|Immed[25]~20_combout  & ((\id_stage|immed_gen|Immed[16]~25_combout ) # ((\if_id_buffer|ID_INST [23] & !\id_stage|immed_gen|always0~13_combout ))))

	.dataa(\if_id_buffer|ID_INST [23]),
	.datab(\id_stage|immed_gen|Immed[16]~25_combout ),
	.datac(\id_stage|immed_gen|Immed[25]~20_combout ),
	.datad(\id_stage|immed_gen|always0~13_combout ),
	.cin(gnd),
	.combout(\id_stage|immed_gen|Immed[23]~31_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|Immed[23]~31 .lut_mask = 16'hC0E0;
defparam \id_stage|immed_gen|Immed[23]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y3_N20
cycloneive_lcell_comb \id_stage|immed_gen|Immed[22]~30 (
// Equation(s):
// \id_stage|immed_gen|Immed[22]~30_combout  = (\id_stage|immed_gen|Immed[25]~20_combout  & ((\id_stage|immed_gen|Immed[16]~25_combout ) # ((\if_id_buffer|ID_INST [22] & !\id_stage|immed_gen|always0~13_combout ))))

	.dataa(\if_id_buffer|ID_INST [22]),
	.datab(\id_stage|immed_gen|always0~13_combout ),
	.datac(\id_stage|immed_gen|Immed[25]~20_combout ),
	.datad(\id_stage|immed_gen|Immed[16]~25_combout ),
	.cin(gnd),
	.combout(\id_stage|immed_gen|Immed[22]~30_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|Immed[22]~30 .lut_mask = 16'hF020;
defparam \id_stage|immed_gen|Immed[22]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y3_N22
cycloneive_lcell_comb \id_stage|immed_gen|Immed[21]~29 (
// Equation(s):
// \id_stage|immed_gen|Immed[21]~29_combout  = (\id_stage|immed_gen|Immed[25]~20_combout  & ((\id_stage|immed_gen|Immed[16]~25_combout ) # ((!\id_stage|immed_gen|always0~13_combout  & \if_id_buffer|ID_INST [21]))))

	.dataa(\id_stage|immed_gen|Immed[25]~20_combout ),
	.datab(\id_stage|immed_gen|always0~13_combout ),
	.datac(\if_id_buffer|ID_INST [21]),
	.datad(\id_stage|immed_gen|Immed[16]~25_combout ),
	.cin(gnd),
	.combout(\id_stage|immed_gen|Immed[21]~29_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|Immed[21]~29 .lut_mask = 16'hAA20;
defparam \id_stage|immed_gen|Immed[21]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y3_N0
cycloneive_lcell_comb \id_stage|immed_gen|Immed[20]~28 (
// Equation(s):
// \id_stage|immed_gen|Immed[20]~28_combout  = (\id_stage|immed_gen|Immed[25]~20_combout  & ((\id_stage|immed_gen|Immed[16]~25_combout ) # ((!\id_stage|immed_gen|always0~13_combout  & \if_id_buffer|ID_rs2_ind [4]))))

	.dataa(\id_stage|immed_gen|always0~13_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [4]),
	.datac(\id_stage|immed_gen|Immed[25]~20_combout ),
	.datad(\id_stage|immed_gen|Immed[16]~25_combout ),
	.cin(gnd),
	.combout(\id_stage|immed_gen|Immed[20]~28_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|Immed[20]~28 .lut_mask = 16'hF040;
defparam \id_stage|immed_gen|Immed[20]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y3_N10
cycloneive_lcell_comb \id_stage|immed_gen|Immed[19]~27 (
// Equation(s):
// \id_stage|immed_gen|Immed[19]~27_combout  = (\id_stage|immed_gen|Immed[25]~20_combout  & ((\id_stage|immed_gen|Immed[16]~25_combout ) # ((!\id_stage|immed_gen|always0~13_combout  & \if_id_buffer|ID_rs2_ind [3]))))

	.dataa(\id_stage|immed_gen|always0~13_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|immed_gen|Immed[25]~20_combout ),
	.datad(\id_stage|immed_gen|Immed[16]~25_combout ),
	.cin(gnd),
	.combout(\id_stage|immed_gen|Immed[19]~27_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|Immed[19]~27 .lut_mask = 16'hF040;
defparam \id_stage|immed_gen|Immed[19]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y3_N6
cycloneive_lcell_comb \id_stage|immed_gen|Immed[18]~26 (
// Equation(s):
// \id_stage|immed_gen|Immed[18]~26_combout  = (\id_stage|immed_gen|Immed[25]~20_combout  & ((\id_stage|immed_gen|Immed[16]~25_combout ) # ((!\id_stage|immed_gen|always0~13_combout  & \if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\id_stage|immed_gen|Immed[25]~20_combout ),
	.datab(\id_stage|immed_gen|always0~13_combout ),
	.datac(\if_id_buffer|ID_rs2_ind [2]),
	.datad(\id_stage|immed_gen|Immed[16]~25_combout ),
	.cin(gnd),
	.combout(\id_stage|immed_gen|Immed[18]~26_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|Immed[18]~26 .lut_mask = 16'hAA20;
defparam \id_stage|immed_gen|Immed[18]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y4_N14
cycloneive_lcell_comb \id_stage|immed_gen|Immed[17]~23 (
// Equation(s):
// \id_stage|immed_gen|Immed[17]~23_combout  = (\id_stage|immed_gen|always0~13_combout  & ((\if_id_buffer|ID_INST [15]))) # (!\id_stage|immed_gen|always0~13_combout  & (\if_id_buffer|ID_rs2_ind [1]))

	.dataa(\id_stage|immed_gen|always0~13_combout ),
	.datab(gnd),
	.datac(\if_id_buffer|ID_rs2_ind [1]),
	.datad(\if_id_buffer|ID_INST [15]),
	.cin(gnd),
	.combout(\id_stage|immed_gen|Immed[17]~23_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|Immed[17]~23 .lut_mask = 16'hFA50;
defparam \id_stage|immed_gen|Immed[17]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y4_N4
cycloneive_lcell_comb \id_stage|immed_gen|Immed[17]~24 (
// Equation(s):
// \id_stage|immed_gen|Immed[17]~24_combout  = (\id_stage|immed_gen|Immed[25]~20_combout  & (\id_stage|immed_gen|Immed[17]~23_combout  & ((\id_stage|immed_gen|always0~12_combout ) # (!\id_stage|immed_gen|always0~13_combout ))))

	.dataa(\id_stage|immed_gen|always0~13_combout ),
	.datab(\id_stage|immed_gen|Immed[25]~20_combout ),
	.datac(\id_stage|immed_gen|Immed[17]~23_combout ),
	.datad(\id_stage|immed_gen|always0~12_combout ),
	.cin(gnd),
	.combout(\id_stage|immed_gen|Immed[17]~24_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|Immed[17]~24 .lut_mask = 16'hC040;
defparam \id_stage|immed_gen|Immed[17]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N8
cycloneive_lcell_comb \if_id_buffer|ID_PC~17 (
// Equation(s):
// \if_id_buffer|ID_PC~17_combout  = (!\if_stage|pc_reg|addr_out [17] & !\id_stage|SDU|if_id_flush~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\if_stage|pc_reg|addr_out [17]),
	.datad(\id_stage|SDU|if_id_flush~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~17_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~17 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y4_N9
dffeas \if_id_buffer|ID_PC[17] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~17_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [17]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[17] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y3_N4
cycloneive_lcell_comb \id_stage|immed_gen|Immed[16]~21 (
// Equation(s):
// \id_stage|immed_gen|Immed[16]~21_combout  = (\id_stage|immed_gen|always0~13_combout  & (\if_id_buffer|ID_INST [15])) # (!\id_stage|immed_gen|always0~13_combout  & ((\if_id_buffer|ID_rs2_ind [0])))

	.dataa(\id_stage|immed_gen|always0~13_combout ),
	.datab(\if_id_buffer|ID_INST [15]),
	.datac(\if_id_buffer|ID_rs2_ind [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|immed_gen|Immed[16]~21_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|Immed[16]~21 .lut_mask = 16'hD8D8;
defparam \id_stage|immed_gen|Immed[16]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y3_N0
cycloneive_lcell_comb \id_stage|immed_gen|Immed[16]~22 (
// Equation(s):
// \id_stage|immed_gen|Immed[16]~22_combout  = (\id_stage|immed_gen|Immed[25]~20_combout  & (\id_stage|immed_gen|Immed[16]~21_combout  & ((\id_stage|immed_gen|always0~12_combout ) # (!\id_stage|immed_gen|always0~13_combout ))))

	.dataa(\id_stage|immed_gen|always0~13_combout ),
	.datab(\id_stage|immed_gen|Immed[25]~20_combout ),
	.datac(\id_stage|immed_gen|Immed[16]~21_combout ),
	.datad(\id_stage|immed_gen|always0~12_combout ),
	.cin(gnd),
	.combout(\id_stage|immed_gen|Immed[16]~22_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|Immed[16]~22 .lut_mask = 16'hC040;
defparam \id_stage|immed_gen|Immed[16]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y3_N14
cycloneive_lcell_comb \id_stage|immed_gen|Immed[15]~19 (
// Equation(s):
// \id_stage|immed_gen|Immed[15]~19_combout  = (\if_id_buffer|ID_INST [15] & \id_stage|immed_gen|Immed[10]~4_combout )

	.dataa(gnd),
	.datab(\if_id_buffer|ID_INST [15]),
	.datac(gnd),
	.datad(\id_stage|immed_gen|Immed[10]~4_combout ),
	.cin(gnd),
	.combout(\id_stage|immed_gen|Immed[15]~19_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|Immed[15]~19 .lut_mask = 16'hCC00;
defparam \id_stage|immed_gen|Immed[15]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y2_N6
cycloneive_lcell_comb \if_id_buffer|ID_INST~26 (
// Equation(s):
// \if_id_buffer|ID_INST~26_combout  = (\if_stage|inst_mem|InstMem~12_combout  & (\if_stage|pc_reg|addr_out [3] & (\if_stage|inst_mem|InstMem~119_combout  & !\id_stage|SDU|if_id_flush~0_combout )))

	.dataa(\if_stage|inst_mem|InstMem~12_combout ),
	.datab(\if_stage|pc_reg|addr_out [3]),
	.datac(\if_stage|inst_mem|InstMem~119_combout ),
	.datad(\id_stage|SDU|if_id_flush~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_INST~26_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_INST~26 .lut_mask = 16'h0080;
defparam \if_id_buffer|ID_INST~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y2_N7
dffeas \if_id_buffer|ID_INST[14] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_INST~26_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_INST [14]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_INST[14] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_INST[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y2_N24
cycloneive_lcell_comb \id_stage|immed_gen|Immed[14]~18 (
// Equation(s):
// \id_stage|immed_gen|Immed[14]~18_combout  = (\if_id_buffer|ID_INST [14] & \id_stage|immed_gen|Immed[10]~4_combout )

	.dataa(\if_id_buffer|ID_INST [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_stage|immed_gen|Immed[10]~4_combout ),
	.cin(gnd),
	.combout(\id_stage|immed_gen|Immed[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|Immed[14]~18 .lut_mask = 16'hAA00;
defparam \id_stage|immed_gen|Immed[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y5_N28
cycloneive_lcell_comb \if_id_buffer|ID_PC~14 (
// Equation(s):
// \if_id_buffer|ID_PC~14_combout  = (!\id_stage|SDU|if_id_flush~0_combout  & !\if_stage|pc_reg|addr_out [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|SDU|if_id_flush~0_combout ),
	.datad(\if_stage|pc_reg|addr_out [14]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~14_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~14 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y5_N29
dffeas \if_id_buffer|ID_PC[14] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~14_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[14] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y5_N10
cycloneive_lcell_comb \id_stage|immed_gen|Immed[13]~17 (
// Equation(s):
// \id_stage|immed_gen|Immed[13]~17_combout  = (\id_stage|immed_gen|Immed[10]~4_combout  & \if_id_buffer|ID_INST [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|immed_gen|Immed[10]~4_combout ),
	.datad(\if_id_buffer|ID_INST [13]),
	.cin(gnd),
	.combout(\id_stage|immed_gen|Immed[13]~17_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|Immed[13]~17 .lut_mask = 16'hF000;
defparam \id_stage|immed_gen|Immed[13]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y5_N8
cycloneive_lcell_comb \id_stage|immed_gen|Immed[12]~16 (
// Equation(s):
// \id_stage|immed_gen|Immed[12]~16_combout  = (\id_stage|immed_gen|Immed[10]~4_combout  & \if_id_buffer|ID_INST [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|immed_gen|Immed[10]~4_combout ),
	.datad(\if_id_buffer|ID_INST [12]),
	.cin(gnd),
	.combout(\id_stage|immed_gen|Immed[12]~16_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|Immed[12]~16 .lut_mask = 16'hF000;
defparam \id_stage|immed_gen|Immed[12]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y4_N0
cycloneive_lcell_comb \if_id_buffer|ID_PC~12 (
// Equation(s):
// \if_id_buffer|ID_PC~12_combout  = (!\id_stage|SDU|if_id_flush~0_combout  & !\if_stage|pc_reg|addr_out [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|SDU|if_id_flush~0_combout ),
	.datad(\if_stage|pc_reg|addr_out [12]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~12_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~12 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y4_N1
dffeas \if_id_buffer|ID_PC[12] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~12_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[12] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N24
cycloneive_lcell_comb \if_id_buffer|ID_INST~16 (
// Equation(s):
// \if_id_buffer|ID_INST~16_combout  = (\if_stage|inst_mem|InstMem~12_combout  & (!\id_stage|SDU|if_id_flush~0_combout  & \if_stage|inst_mem|InstMem~101_combout ))

	.dataa(\if_stage|inst_mem|InstMem~12_combout ),
	.datab(gnd),
	.datac(\id_stage|SDU|if_id_flush~0_combout ),
	.datad(\if_stage|inst_mem|InstMem~101_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_INST~16_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_INST~16 .lut_mask = 16'h0A00;
defparam \if_id_buffer|ID_INST~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y3_N25
dffeas \if_id_buffer|ID_INST[11] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_INST~16_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_INST [11]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_INST[11] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_INST[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y5_N14
cycloneive_lcell_comb \id_stage|immed_gen|Immed[11]~15 (
// Equation(s):
// \id_stage|immed_gen|Immed[11]~15_combout  = (\id_stage|immed_gen|Immed[10]~4_combout  & \if_id_buffer|ID_INST [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|immed_gen|Immed[10]~4_combout ),
	.datad(\if_id_buffer|ID_INST [11]),
	.cin(gnd),
	.combout(\id_stage|immed_gen|Immed[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|Immed[11]~15 .lut_mask = 16'hF000;
defparam \id_stage|immed_gen|Immed[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y3_N22
cycloneive_lcell_comb \if_stage|new_PC|Add0~20 (
// Equation(s):
// \if_stage|new_PC|Add0~20_combout  = (\if_stage|pc_reg|addr_out [11] & (!\if_stage|new_PC|Add0~19  & VCC)) # (!\if_stage|pc_reg|addr_out [11] & (\if_stage|new_PC|Add0~19  $ (GND)))
// \if_stage|new_PC|Add0~21  = CARRY((!\if_stage|pc_reg|addr_out [11] & !\if_stage|new_PC|Add0~19 ))

	.dataa(\if_stage|pc_reg|addr_out [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|new_PC|Add0~19 ),
	.combout(\if_stage|new_PC|Add0~20_combout ),
	.cout(\if_stage|new_PC|Add0~21 ));
// synopsys translate_off
defparam \if_stage|new_PC|Add0~20 .lut_mask = 16'h5A05;
defparam \if_stage|new_PC|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y5_N22
cycloneive_lcell_comb \id_ex_buffer|EX_PFC[11]~54 (
// Equation(s):
// \id_ex_buffer|EX_PFC[11]~54_combout  = (\if_id_buffer|ID_PC [11] & (!\id_ex_buffer|EX_PFC[10]~53 )) # (!\if_id_buffer|ID_PC [11] & ((\id_ex_buffer|EX_PFC[10]~53 ) # (GND)))
// \id_ex_buffer|EX_PFC[11]~55  = CARRY((!\id_ex_buffer|EX_PFC[10]~53 ) # (!\if_id_buffer|ID_PC [11]))

	.dataa(gnd),
	.datab(\if_id_buffer|ID_PC [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_ex_buffer|EX_PFC[10]~53 ),
	.combout(\id_ex_buffer|EX_PFC[11]~54_combout ),
	.cout(\id_ex_buffer|EX_PFC[11]~55 ));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[11]~54 .lut_mask = 16'h3C3F;
defparam \id_ex_buffer|EX_PFC[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y5_N23
dffeas \id_ex_buffer|EX_PFC[11] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PFC[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\id_stage|flush~combout ),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PFC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[11] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PFC[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y6_N22
cycloneive_lcell_comb \if_stage|pc_src_mux|out~80 (
// Equation(s):
// \if_stage|pc_src_mux|out~80_combout  = (!\id_stage|BR|PC_src[2]~3_combout  & ((\ex_stage|Equal1~2_combout  & (\ex_stage|alu_oper1|out [11])) # (!\ex_stage|Equal1~2_combout  & ((\id_ex_buffer|EX_PFC [11])))))

	.dataa(\ex_stage|alu_oper1|out [11]),
	.datab(\id_ex_buffer|EX_PFC [11]),
	.datac(\ex_stage|Equal1~2_combout ),
	.datad(\id_stage|BR|PC_src[2]~3_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~80_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~80 .lut_mask = 16'h00AC;
defparam \if_stage|pc_src_mux|out~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y5_N22
cycloneive_lcell_comb \id_stage|Add0~22 (
// Equation(s):
// \id_stage|Add0~22_combout  = (\id_stage|immed_gen|Immed[11]~15_combout  & ((\if_id_buffer|ID_PC [11] & (\id_stage|Add0~21  & VCC)) # (!\if_id_buffer|ID_PC [11] & (!\id_stage|Add0~21 )))) # (!\id_stage|immed_gen|Immed[11]~15_combout  & 
// ((\if_id_buffer|ID_PC [11] & (!\id_stage|Add0~21 )) # (!\if_id_buffer|ID_PC [11] & ((\id_stage|Add0~21 ) # (GND)))))
// \id_stage|Add0~23  = CARRY((\id_stage|immed_gen|Immed[11]~15_combout  & (!\if_id_buffer|ID_PC [11] & !\id_stage|Add0~21 )) # (!\id_stage|immed_gen|Immed[11]~15_combout  & ((!\id_stage|Add0~21 ) # (!\if_id_buffer|ID_PC [11]))))

	.dataa(\id_stage|immed_gen|Immed[11]~15_combout ),
	.datab(\if_id_buffer|ID_PC [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add0~21 ),
	.combout(\id_stage|Add0~22_combout ),
	.cout(\id_stage|Add0~23 ));
// synopsys translate_off
defparam \id_stage|Add0~22 .lut_mask = 16'h9617;
defparam \id_stage|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y6_N26
cycloneive_lcell_comb \if_stage|pc_src_mux|out~166 (
// Equation(s):
// \if_stage|pc_src_mux|out~166_combout  = (\id_stage|BR|PC_src~0_combout  & (\if_id_buffer|ID_INST [11] & (\id_stage|immed_gen|Immed[10]~4_combout ))) # (!\id_stage|BR|PC_src~0_combout  & (((\id_stage|Add0~22_combout ))))

	.dataa(\if_id_buffer|ID_INST [11]),
	.datab(\id_stage|immed_gen|Immed[10]~4_combout ),
	.datac(\id_stage|BR|PC_src~0_combout ),
	.datad(\id_stage|Add0~22_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~166_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~166 .lut_mask = 16'h8F80;
defparam \if_stage|pc_src_mux|out~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y6_N24
cycloneive_lcell_comb \if_stage|pc_src_mux|out~81 (
// Equation(s):
// \if_stage|pc_src_mux|out~81_combout  = (\id_stage|BR|PC_src[1]~2_combout  & ((\id_stage|BR|PC_src[0]~1_combout  & ((!\if_stage|pc_reg|addr_out [11]))) # (!\id_stage|BR|PC_src[0]~1_combout  & (\if_stage|pc_src_mux|out~166_combout ))))

	.dataa(\if_stage|pc_src_mux|out~166_combout ),
	.datab(\if_stage|pc_reg|addr_out [11]),
	.datac(\id_stage|BR|PC_src[0]~1_combout ),
	.datad(\id_stage|BR|PC_src[1]~2_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~81_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~81 .lut_mask = 16'h3A00;
defparam \if_stage|pc_src_mux|out~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y6_N20
cycloneive_lcell_comb \if_stage|pc_src_mux|out~82 (
// Equation(s):
// \if_stage|pc_src_mux|out~82_combout  = (!\if_stage|pc_src_mux|out~80_combout  & (!\if_stage|pc_src_mux|out~81_combout  & ((\if_stage|pc_src_mux|out~46_combout ) # (!\if_stage|new_PC|Add0~20_combout ))))

	.dataa(\if_stage|pc_src_mux|out~46_combout ),
	.datab(\if_stage|new_PC|Add0~20_combout ),
	.datac(\if_stage|pc_src_mux|out~80_combout ),
	.datad(\if_stage|pc_src_mux|out~81_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~82_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~82 .lut_mask = 16'h000B;
defparam \if_stage|pc_src_mux|out~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y6_N21
dffeas \if_stage|pc_reg|addr_out[11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out~82_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|addr_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|addr_out[11] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|addr_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y4_N16
cycloneive_lcell_comb \if_id_buffer|ID_PC~11 (
// Equation(s):
// \if_id_buffer|ID_PC~11_combout  = (!\id_stage|SDU|if_id_flush~0_combout  & !\if_stage|pc_reg|addr_out [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|SDU|if_id_flush~0_combout ),
	.datad(\if_stage|pc_reg|addr_out [11]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~11_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~11 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y4_N17
dffeas \if_id_buffer|ID_PC[11] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~11_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[11] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y5_N24
cycloneive_lcell_comb \id_stage|Add0~24 (
// Equation(s):
// \id_stage|Add0~24_combout  = ((\id_stage|immed_gen|Immed[12]~16_combout  $ (\if_id_buffer|ID_PC [12] $ (!\id_stage|Add0~23 )))) # (GND)
// \id_stage|Add0~25  = CARRY((\id_stage|immed_gen|Immed[12]~16_combout  & ((\if_id_buffer|ID_PC [12]) # (!\id_stage|Add0~23 ))) # (!\id_stage|immed_gen|Immed[12]~16_combout  & (\if_id_buffer|ID_PC [12] & !\id_stage|Add0~23 )))

	.dataa(\id_stage|immed_gen|Immed[12]~16_combout ),
	.datab(\if_id_buffer|ID_PC [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add0~23 ),
	.combout(\id_stage|Add0~24_combout ),
	.cout(\id_stage|Add0~25 ));
// synopsys translate_off
defparam \id_stage|Add0~24 .lut_mask = 16'h698E;
defparam \id_stage|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y5_N26
cycloneive_lcell_comb \id_stage|Add0~26 (
// Equation(s):
// \id_stage|Add0~26_combout  = (\id_stage|immed_gen|Immed[13]~17_combout  & ((\if_id_buffer|ID_PC [13] & (\id_stage|Add0~25  & VCC)) # (!\if_id_buffer|ID_PC [13] & (!\id_stage|Add0~25 )))) # (!\id_stage|immed_gen|Immed[13]~17_combout  & 
// ((\if_id_buffer|ID_PC [13] & (!\id_stage|Add0~25 )) # (!\if_id_buffer|ID_PC [13] & ((\id_stage|Add0~25 ) # (GND)))))
// \id_stage|Add0~27  = CARRY((\id_stage|immed_gen|Immed[13]~17_combout  & (!\if_id_buffer|ID_PC [13] & !\id_stage|Add0~25 )) # (!\id_stage|immed_gen|Immed[13]~17_combout  & ((!\id_stage|Add0~25 ) # (!\if_id_buffer|ID_PC [13]))))

	.dataa(\id_stage|immed_gen|Immed[13]~17_combout ),
	.datab(\if_id_buffer|ID_PC [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add0~25 ),
	.combout(\id_stage|Add0~26_combout ),
	.cout(\id_stage|Add0~27 ));
// synopsys translate_off
defparam \id_stage|Add0~26 .lut_mask = 16'h9617;
defparam \id_stage|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y5_N28
cycloneive_lcell_comb \id_stage|Add0~28 (
// Equation(s):
// \id_stage|Add0~28_combout  = ((\id_stage|immed_gen|Immed[14]~18_combout  $ (\if_id_buffer|ID_PC [14] $ (!\id_stage|Add0~27 )))) # (GND)
// \id_stage|Add0~29  = CARRY((\id_stage|immed_gen|Immed[14]~18_combout  & ((\if_id_buffer|ID_PC [14]) # (!\id_stage|Add0~27 ))) # (!\id_stage|immed_gen|Immed[14]~18_combout  & (\if_id_buffer|ID_PC [14] & !\id_stage|Add0~27 )))

	.dataa(\id_stage|immed_gen|Immed[14]~18_combout ),
	.datab(\if_id_buffer|ID_PC [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add0~27 ),
	.combout(\id_stage|Add0~28_combout ),
	.cout(\id_stage|Add0~29 ));
// synopsys translate_off
defparam \id_stage|Add0~28 .lut_mask = 16'h698E;
defparam \id_stage|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y5_N30
cycloneive_lcell_comb \id_stage|Add0~30 (
// Equation(s):
// \id_stage|Add0~30_combout  = (\id_stage|immed_gen|Immed[15]~19_combout  & ((\if_id_buffer|ID_PC [15] & (\id_stage|Add0~29  & VCC)) # (!\if_id_buffer|ID_PC [15] & (!\id_stage|Add0~29 )))) # (!\id_stage|immed_gen|Immed[15]~19_combout  & 
// ((\if_id_buffer|ID_PC [15] & (!\id_stage|Add0~29 )) # (!\if_id_buffer|ID_PC [15] & ((\id_stage|Add0~29 ) # (GND)))))
// \id_stage|Add0~31  = CARRY((\id_stage|immed_gen|Immed[15]~19_combout  & (!\if_id_buffer|ID_PC [15] & !\id_stage|Add0~29 )) # (!\id_stage|immed_gen|Immed[15]~19_combout  & ((!\id_stage|Add0~29 ) # (!\if_id_buffer|ID_PC [15]))))

	.dataa(\id_stage|immed_gen|Immed[15]~19_combout ),
	.datab(\if_id_buffer|ID_PC [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add0~29 ),
	.combout(\id_stage|Add0~30_combout ),
	.cout(\id_stage|Add0~31 ));
// synopsys translate_off
defparam \id_stage|Add0~30 .lut_mask = 16'h9617;
defparam \id_stage|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N0
cycloneive_lcell_comb \id_stage|Add0~32 (
// Equation(s):
// \id_stage|Add0~32_combout  = ((\if_id_buffer|ID_PC [16] $ (\id_stage|immed_gen|Immed[16]~22_combout  $ (!\id_stage|Add0~31 )))) # (GND)
// \id_stage|Add0~33  = CARRY((\if_id_buffer|ID_PC [16] & ((\id_stage|immed_gen|Immed[16]~22_combout ) # (!\id_stage|Add0~31 ))) # (!\if_id_buffer|ID_PC [16] & (\id_stage|immed_gen|Immed[16]~22_combout  & !\id_stage|Add0~31 )))

	.dataa(\if_id_buffer|ID_PC [16]),
	.datab(\id_stage|immed_gen|Immed[16]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add0~31 ),
	.combout(\id_stage|Add0~32_combout ),
	.cout(\id_stage|Add0~33 ));
// synopsys translate_off
defparam \id_stage|Add0~32 .lut_mask = 16'h698E;
defparam \id_stage|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N2
cycloneive_lcell_comb \id_stage|Add0~34 (
// Equation(s):
// \id_stage|Add0~34_combout  = (\id_stage|immed_gen|Immed[17]~24_combout  & ((\if_id_buffer|ID_PC [17] & (\id_stage|Add0~33  & VCC)) # (!\if_id_buffer|ID_PC [17] & (!\id_stage|Add0~33 )))) # (!\id_stage|immed_gen|Immed[17]~24_combout  & 
// ((\if_id_buffer|ID_PC [17] & (!\id_stage|Add0~33 )) # (!\if_id_buffer|ID_PC [17] & ((\id_stage|Add0~33 ) # (GND)))))
// \id_stage|Add0~35  = CARRY((\id_stage|immed_gen|Immed[17]~24_combout  & (!\if_id_buffer|ID_PC [17] & !\id_stage|Add0~33 )) # (!\id_stage|immed_gen|Immed[17]~24_combout  & ((!\id_stage|Add0~33 ) # (!\if_id_buffer|ID_PC [17]))))

	.dataa(\id_stage|immed_gen|Immed[17]~24_combout ),
	.datab(\if_id_buffer|ID_PC [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add0~33 ),
	.combout(\id_stage|Add0~34_combout ),
	.cout(\id_stage|Add0~35 ));
// synopsys translate_off
defparam \id_stage|Add0~34 .lut_mask = 16'h9617;
defparam \id_stage|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N4
cycloneive_lcell_comb \id_stage|Add0~36 (
// Equation(s):
// \id_stage|Add0~36_combout  = ((\id_stage|immed_gen|Immed[18]~26_combout  $ (\if_id_buffer|ID_PC [18] $ (!\id_stage|Add0~35 )))) # (GND)
// \id_stage|Add0~37  = CARRY((\id_stage|immed_gen|Immed[18]~26_combout  & ((\if_id_buffer|ID_PC [18]) # (!\id_stage|Add0~35 ))) # (!\id_stage|immed_gen|Immed[18]~26_combout  & (\if_id_buffer|ID_PC [18] & !\id_stage|Add0~35 )))

	.dataa(\id_stage|immed_gen|Immed[18]~26_combout ),
	.datab(\if_id_buffer|ID_PC [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add0~35 ),
	.combout(\id_stage|Add0~36_combout ),
	.cout(\id_stage|Add0~37 ));
// synopsys translate_off
defparam \id_stage|Add0~36 .lut_mask = 16'h698E;
defparam \id_stage|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N6
cycloneive_lcell_comb \id_stage|Add0~38 (
// Equation(s):
// \id_stage|Add0~38_combout  = (\if_id_buffer|ID_PC [19] & ((\id_stage|immed_gen|Immed[19]~27_combout  & (\id_stage|Add0~37  & VCC)) # (!\id_stage|immed_gen|Immed[19]~27_combout  & (!\id_stage|Add0~37 )))) # (!\if_id_buffer|ID_PC [19] & 
// ((\id_stage|immed_gen|Immed[19]~27_combout  & (!\id_stage|Add0~37 )) # (!\id_stage|immed_gen|Immed[19]~27_combout  & ((\id_stage|Add0~37 ) # (GND)))))
// \id_stage|Add0~39  = CARRY((\if_id_buffer|ID_PC [19] & (!\id_stage|immed_gen|Immed[19]~27_combout  & !\id_stage|Add0~37 )) # (!\if_id_buffer|ID_PC [19] & ((!\id_stage|Add0~37 ) # (!\id_stage|immed_gen|Immed[19]~27_combout ))))

	.dataa(\if_id_buffer|ID_PC [19]),
	.datab(\id_stage|immed_gen|Immed[19]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add0~37 ),
	.combout(\id_stage|Add0~38_combout ),
	.cout(\id_stage|Add0~39 ));
// synopsys translate_off
defparam \id_stage|Add0~38 .lut_mask = 16'h9617;
defparam \id_stage|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N8
cycloneive_lcell_comb \id_stage|Add0~40 (
// Equation(s):
// \id_stage|Add0~40_combout  = ((\id_stage|immed_gen|Immed[20]~28_combout  $ (\if_id_buffer|ID_PC [20] $ (!\id_stage|Add0~39 )))) # (GND)
// \id_stage|Add0~41  = CARRY((\id_stage|immed_gen|Immed[20]~28_combout  & ((\if_id_buffer|ID_PC [20]) # (!\id_stage|Add0~39 ))) # (!\id_stage|immed_gen|Immed[20]~28_combout  & (\if_id_buffer|ID_PC [20] & !\id_stage|Add0~39 )))

	.dataa(\id_stage|immed_gen|Immed[20]~28_combout ),
	.datab(\if_id_buffer|ID_PC [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add0~39 ),
	.combout(\id_stage|Add0~40_combout ),
	.cout(\id_stage|Add0~41 ));
// synopsys translate_off
defparam \id_stage|Add0~40 .lut_mask = 16'h698E;
defparam \id_stage|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N10
cycloneive_lcell_comb \id_stage|Add0~42 (
// Equation(s):
// \id_stage|Add0~42_combout  = (\if_id_buffer|ID_PC [21] & ((\id_stage|immed_gen|Immed[21]~29_combout  & (\id_stage|Add0~41  & VCC)) # (!\id_stage|immed_gen|Immed[21]~29_combout  & (!\id_stage|Add0~41 )))) # (!\if_id_buffer|ID_PC [21] & 
// ((\id_stage|immed_gen|Immed[21]~29_combout  & (!\id_stage|Add0~41 )) # (!\id_stage|immed_gen|Immed[21]~29_combout  & ((\id_stage|Add0~41 ) # (GND)))))
// \id_stage|Add0~43  = CARRY((\if_id_buffer|ID_PC [21] & (!\id_stage|immed_gen|Immed[21]~29_combout  & !\id_stage|Add0~41 )) # (!\if_id_buffer|ID_PC [21] & ((!\id_stage|Add0~41 ) # (!\id_stage|immed_gen|Immed[21]~29_combout ))))

	.dataa(\if_id_buffer|ID_PC [21]),
	.datab(\id_stage|immed_gen|Immed[21]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add0~41 ),
	.combout(\id_stage|Add0~42_combout ),
	.cout(\id_stage|Add0~43 ));
// synopsys translate_off
defparam \id_stage|Add0~42 .lut_mask = 16'h9617;
defparam \id_stage|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N12
cycloneive_lcell_comb \id_stage|Add0~44 (
// Equation(s):
// \id_stage|Add0~44_combout  = ((\id_stage|immed_gen|Immed[22]~30_combout  $ (\if_id_buffer|ID_PC [22] $ (!\id_stage|Add0~43 )))) # (GND)
// \id_stage|Add0~45  = CARRY((\id_stage|immed_gen|Immed[22]~30_combout  & ((\if_id_buffer|ID_PC [22]) # (!\id_stage|Add0~43 ))) # (!\id_stage|immed_gen|Immed[22]~30_combout  & (\if_id_buffer|ID_PC [22] & !\id_stage|Add0~43 )))

	.dataa(\id_stage|immed_gen|Immed[22]~30_combout ),
	.datab(\if_id_buffer|ID_PC [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add0~43 ),
	.combout(\id_stage|Add0~44_combout ),
	.cout(\id_stage|Add0~45 ));
// synopsys translate_off
defparam \id_stage|Add0~44 .lut_mask = 16'h698E;
defparam \id_stage|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N14
cycloneive_lcell_comb \id_stage|Add0~46 (
// Equation(s):
// \id_stage|Add0~46_combout  = (\if_id_buffer|ID_PC [23] & ((\id_stage|immed_gen|Immed[23]~31_combout  & (\id_stage|Add0~45  & VCC)) # (!\id_stage|immed_gen|Immed[23]~31_combout  & (!\id_stage|Add0~45 )))) # (!\if_id_buffer|ID_PC [23] & 
// ((\id_stage|immed_gen|Immed[23]~31_combout  & (!\id_stage|Add0~45 )) # (!\id_stage|immed_gen|Immed[23]~31_combout  & ((\id_stage|Add0~45 ) # (GND)))))
// \id_stage|Add0~47  = CARRY((\if_id_buffer|ID_PC [23] & (!\id_stage|immed_gen|Immed[23]~31_combout  & !\id_stage|Add0~45 )) # (!\if_id_buffer|ID_PC [23] & ((!\id_stage|Add0~45 ) # (!\id_stage|immed_gen|Immed[23]~31_combout ))))

	.dataa(\if_id_buffer|ID_PC [23]),
	.datab(\id_stage|immed_gen|Immed[23]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add0~45 ),
	.combout(\id_stage|Add0~46_combout ),
	.cout(\id_stage|Add0~47 ));
// synopsys translate_off
defparam \id_stage|Add0~46 .lut_mask = 16'h9617;
defparam \id_stage|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N16
cycloneive_lcell_comb \id_stage|Add0~48 (
// Equation(s):
// \id_stage|Add0~48_combout  = ((\id_stage|immed_gen|Immed[24]~32_combout  $ (\if_id_buffer|ID_PC [24] $ (!\id_stage|Add0~47 )))) # (GND)
// \id_stage|Add0~49  = CARRY((\id_stage|immed_gen|Immed[24]~32_combout  & ((\if_id_buffer|ID_PC [24]) # (!\id_stage|Add0~47 ))) # (!\id_stage|immed_gen|Immed[24]~32_combout  & (\if_id_buffer|ID_PC [24] & !\id_stage|Add0~47 )))

	.dataa(\id_stage|immed_gen|Immed[24]~32_combout ),
	.datab(\if_id_buffer|ID_PC [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add0~47 ),
	.combout(\id_stage|Add0~48_combout ),
	.cout(\id_stage|Add0~49 ));
// synopsys translate_off
defparam \id_stage|Add0~48 .lut_mask = 16'h698E;
defparam \id_stage|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N18
cycloneive_lcell_comb \id_stage|Add0~50 (
// Equation(s):
// \id_stage|Add0~50_combout  = (\if_id_buffer|ID_PC [25] & ((\id_stage|immed_gen|Immed[25]~33_combout  & (\id_stage|Add0~49  & VCC)) # (!\id_stage|immed_gen|Immed[25]~33_combout  & (!\id_stage|Add0~49 )))) # (!\if_id_buffer|ID_PC [25] & 
// ((\id_stage|immed_gen|Immed[25]~33_combout  & (!\id_stage|Add0~49 )) # (!\id_stage|immed_gen|Immed[25]~33_combout  & ((\id_stage|Add0~49 ) # (GND)))))
// \id_stage|Add0~51  = CARRY((\if_id_buffer|ID_PC [25] & (!\id_stage|immed_gen|Immed[25]~33_combout  & !\id_stage|Add0~49 )) # (!\if_id_buffer|ID_PC [25] & ((!\id_stage|Add0~49 ) # (!\id_stage|immed_gen|Immed[25]~33_combout ))))

	.dataa(\if_id_buffer|ID_PC [25]),
	.datab(\id_stage|immed_gen|Immed[25]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add0~49 ),
	.combout(\id_stage|Add0~50_combout ),
	.cout(\id_stage|Add0~51 ));
// synopsys translate_off
defparam \id_stage|Add0~50 .lut_mask = 16'h9617;
defparam \id_stage|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N20
cycloneive_lcell_comb \id_stage|Add0~52 (
// Equation(s):
// \id_stage|Add0~52_combout  = ((\if_id_buffer|ID_PC [26] $ (\id_stage|immed_gen|Immed[31]~34_combout  $ (!\id_stage|Add0~51 )))) # (GND)
// \id_stage|Add0~53  = CARRY((\if_id_buffer|ID_PC [26] & ((\id_stage|immed_gen|Immed[31]~34_combout ) # (!\id_stage|Add0~51 ))) # (!\if_id_buffer|ID_PC [26] & (\id_stage|immed_gen|Immed[31]~34_combout  & !\id_stage|Add0~51 )))

	.dataa(\if_id_buffer|ID_PC [26]),
	.datab(\id_stage|immed_gen|Immed[31]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add0~51 ),
	.combout(\id_stage|Add0~52_combout ),
	.cout(\id_stage|Add0~53 ));
// synopsys translate_off
defparam \id_stage|Add0~52 .lut_mask = 16'h698E;
defparam \id_stage|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N22
cycloneive_lcell_comb \id_stage|Add0~54 (
// Equation(s):
// \id_stage|Add0~54_combout  = (\if_id_buffer|ID_PC [27] & ((\id_stage|immed_gen|Immed[31]~34_combout  & (\id_stage|Add0~53  & VCC)) # (!\id_stage|immed_gen|Immed[31]~34_combout  & (!\id_stage|Add0~53 )))) # (!\if_id_buffer|ID_PC [27] & 
// ((\id_stage|immed_gen|Immed[31]~34_combout  & (!\id_stage|Add0~53 )) # (!\id_stage|immed_gen|Immed[31]~34_combout  & ((\id_stage|Add0~53 ) # (GND)))))
// \id_stage|Add0~55  = CARRY((\if_id_buffer|ID_PC [27] & (!\id_stage|immed_gen|Immed[31]~34_combout  & !\id_stage|Add0~53 )) # (!\if_id_buffer|ID_PC [27] & ((!\id_stage|Add0~53 ) # (!\id_stage|immed_gen|Immed[31]~34_combout ))))

	.dataa(\if_id_buffer|ID_PC [27]),
	.datab(\id_stage|immed_gen|Immed[31]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add0~53 ),
	.combout(\id_stage|Add0~54_combout ),
	.cout(\id_stage|Add0~55 ));
// synopsys translate_off
defparam \id_stage|Add0~54 .lut_mask = 16'h9617;
defparam \id_stage|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N24
cycloneive_lcell_comb \id_stage|Add0~56 (
// Equation(s):
// \id_stage|Add0~56_combout  = ((\if_id_buffer|ID_PC [28] $ (\id_stage|immed_gen|Immed[31]~34_combout  $ (!\id_stage|Add0~55 )))) # (GND)
// \id_stage|Add0~57  = CARRY((\if_id_buffer|ID_PC [28] & ((\id_stage|immed_gen|Immed[31]~34_combout ) # (!\id_stage|Add0~55 ))) # (!\if_id_buffer|ID_PC [28] & (\id_stage|immed_gen|Immed[31]~34_combout  & !\id_stage|Add0~55 )))

	.dataa(\if_id_buffer|ID_PC [28]),
	.datab(\id_stage|immed_gen|Immed[31]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add0~55 ),
	.combout(\id_stage|Add0~56_combout ),
	.cout(\id_stage|Add0~57 ));
// synopsys translate_off
defparam \id_stage|Add0~56 .lut_mask = 16'h698E;
defparam \id_stage|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N26
cycloneive_lcell_comb \id_stage|Add0~58 (
// Equation(s):
// \id_stage|Add0~58_combout  = (\if_id_buffer|ID_PC [29] & ((\id_stage|immed_gen|Immed[31]~34_combout  & (\id_stage|Add0~57  & VCC)) # (!\id_stage|immed_gen|Immed[31]~34_combout  & (!\id_stage|Add0~57 )))) # (!\if_id_buffer|ID_PC [29] & 
// ((\id_stage|immed_gen|Immed[31]~34_combout  & (!\id_stage|Add0~57 )) # (!\id_stage|immed_gen|Immed[31]~34_combout  & ((\id_stage|Add0~57 ) # (GND)))))
// \id_stage|Add0~59  = CARRY((\if_id_buffer|ID_PC [29] & (!\id_stage|immed_gen|Immed[31]~34_combout  & !\id_stage|Add0~57 )) # (!\if_id_buffer|ID_PC [29] & ((!\id_stage|Add0~57 ) # (!\id_stage|immed_gen|Immed[31]~34_combout ))))

	.dataa(\if_id_buffer|ID_PC [29]),
	.datab(\id_stage|immed_gen|Immed[31]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add0~57 ),
	.combout(\id_stage|Add0~58_combout ),
	.cout(\id_stage|Add0~59 ));
// synopsys translate_off
defparam \id_stage|Add0~58 .lut_mask = 16'h9617;
defparam \id_stage|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y6_N30
cycloneive_lcell_comb \if_stage|pc_src_mux|out~148 (
// Equation(s):
// \if_stage|pc_src_mux|out~148_combout  = (\id_stage|BR|PC_src~0_combout  & ((\id_stage|immed_gen|Immed[31]~34_combout ))) # (!\id_stage|BR|PC_src~0_combout  & (\id_stage|Add0~58_combout ))

	.dataa(\id_stage|BR|PC_src~0_combout ),
	.datab(gnd),
	.datac(\id_stage|Add0~58_combout ),
	.datad(\id_stage|immed_gen|Immed[31]~34_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~148_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~148 .lut_mask = 16'hFA50;
defparam \if_stage|pc_src_mux|out~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y6_N30
cycloneive_lcell_comb \if_stage|pc_src_mux|out~149 (
// Equation(s):
// \if_stage|pc_src_mux|out~149_combout  = (\id_stage|BR|PC_src[1]~2_combout  & ((\id_stage|BR|PC_src[0]~1_combout  & (!\if_stage|pc_reg|addr_out [29])) # (!\id_stage|BR|PC_src[0]~1_combout  & ((\if_stage|pc_src_mux|out~148_combout )))))

	.dataa(\id_stage|BR|PC_src[0]~1_combout ),
	.datab(\if_stage|pc_reg|addr_out [29]),
	.datac(\id_stage|BR|PC_src[1]~2_combout ),
	.datad(\if_stage|pc_src_mux|out~148_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~149_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~149 .lut_mask = 16'h7020;
defparam \if_stage|pc_src_mux|out~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y4_N24
cycloneive_lcell_comb \id_ex_buffer|EX_PFC[28]~88 (
// Equation(s):
// \id_ex_buffer|EX_PFC[28]~88_combout  = (\if_id_buffer|ID_PC [28] & (\id_ex_buffer|EX_PFC[27]~87  $ (GND))) # (!\if_id_buffer|ID_PC [28] & (!\id_ex_buffer|EX_PFC[27]~87  & VCC))
// \id_ex_buffer|EX_PFC[28]~89  = CARRY((\if_id_buffer|ID_PC [28] & !\id_ex_buffer|EX_PFC[27]~87 ))

	.dataa(gnd),
	.datab(\if_id_buffer|ID_PC [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_ex_buffer|EX_PFC[27]~87 ),
	.combout(\id_ex_buffer|EX_PFC[28]~88_combout ),
	.cout(\id_ex_buffer|EX_PFC[28]~89 ));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[28]~88 .lut_mask = 16'hC30C;
defparam \id_ex_buffer|EX_PFC[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y4_N26
cycloneive_lcell_comb \id_ex_buffer|EX_PFC[29]~90 (
// Equation(s):
// \id_ex_buffer|EX_PFC[29]~90_combout  = (\if_id_buffer|ID_PC [29] & (!\id_ex_buffer|EX_PFC[28]~89 )) # (!\if_id_buffer|ID_PC [29] & ((\id_ex_buffer|EX_PFC[28]~89 ) # (GND)))
// \id_ex_buffer|EX_PFC[29]~91  = CARRY((!\id_ex_buffer|EX_PFC[28]~89 ) # (!\if_id_buffer|ID_PC [29]))

	.dataa(\if_id_buffer|ID_PC [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_ex_buffer|EX_PFC[28]~89 ),
	.combout(\id_ex_buffer|EX_PFC[29]~90_combout ),
	.cout(\id_ex_buffer|EX_PFC[29]~91 ));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[29]~90 .lut_mask = 16'h5A5F;
defparam \id_ex_buffer|EX_PFC[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y4_N27
dffeas \id_ex_buffer|EX_PFC[29] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PFC[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\id_stage|flush~combout ),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PFC [29]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[29] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PFC[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y6_N12
cycloneive_lcell_comb \if_stage|pc_src_mux|out~147 (
// Equation(s):
// \if_stage|pc_src_mux|out~147_combout  = (!\id_stage|BR|PC_src[2]~3_combout  & ((\ex_stage|Equal1~2_combout  & ((\ex_stage|alu_oper1|out [29]))) # (!\ex_stage|Equal1~2_combout  & (\id_ex_buffer|EX_PFC [29]))))

	.dataa(\id_ex_buffer|EX_PFC [29]),
	.datab(\ex_stage|alu_oper1|out [29]),
	.datac(\ex_stage|Equal1~2_combout ),
	.datad(\id_stage|BR|PC_src[2]~3_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~147_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~147 .lut_mask = 16'h00CA;
defparam \if_stage|pc_src_mux|out~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y6_N0
cycloneive_lcell_comb \if_stage|pc_src_mux|out~150 (
// Equation(s):
// \if_stage|pc_src_mux|out~150_combout  = (!\if_stage|pc_src_mux|out~149_combout  & (!\if_stage|pc_src_mux|out~147_combout  & ((\if_stage|pc_src_mux|out~46_combout ) # (!\if_stage|new_PC|Add0~56_combout ))))

	.dataa(\if_stage|pc_src_mux|out~46_combout ),
	.datab(\if_stage|new_PC|Add0~56_combout ),
	.datac(\if_stage|pc_src_mux|out~149_combout ),
	.datad(\if_stage|pc_src_mux|out~147_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~150_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~150 .lut_mask = 16'h000B;
defparam \if_stage|pc_src_mux|out~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y6_N1
dffeas \if_stage|pc_reg|addr_out[29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out~150_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|addr_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|addr_out[29] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|addr_out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y2_N28
cycloneive_lcell_comb \if_stage|new_PC|Add0~58 (
// Equation(s):
// \if_stage|new_PC|Add0~58_combout  = (\if_stage|pc_reg|addr_out [30] & ((\if_stage|new_PC|Add0~57 ) # (GND))) # (!\if_stage|pc_reg|addr_out [30] & (!\if_stage|new_PC|Add0~57 ))
// \if_stage|new_PC|Add0~59  = CARRY((\if_stage|pc_reg|addr_out [30]) # (!\if_stage|new_PC|Add0~57 ))

	.dataa(\if_stage|pc_reg|addr_out [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|new_PC|Add0~57 ),
	.combout(\if_stage|new_PC|Add0~58_combout ),
	.cout(\if_stage|new_PC|Add0~59 ));
// synopsys translate_off
defparam \if_stage|new_PC|Add0~58 .lut_mask = 16'hA5AF;
defparam \if_stage|new_PC|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y4_N28
cycloneive_lcell_comb \id_ex_buffer|EX_PFC[30]~92 (
// Equation(s):
// \id_ex_buffer|EX_PFC[30]~92_combout  = (\if_id_buffer|ID_PC [30] & (\id_ex_buffer|EX_PFC[29]~91  $ (GND))) # (!\if_id_buffer|ID_PC [30] & (!\id_ex_buffer|EX_PFC[29]~91  & VCC))
// \id_ex_buffer|EX_PFC[30]~93  = CARRY((\if_id_buffer|ID_PC [30] & !\id_ex_buffer|EX_PFC[29]~91 ))

	.dataa(gnd),
	.datab(\if_id_buffer|ID_PC [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_ex_buffer|EX_PFC[29]~91 ),
	.combout(\id_ex_buffer|EX_PFC[30]~92_combout ),
	.cout(\id_ex_buffer|EX_PFC[30]~93 ));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[30]~92 .lut_mask = 16'hC30C;
defparam \id_ex_buffer|EX_PFC[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y4_N29
dffeas \id_ex_buffer|EX_PFC[30] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PFC[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\id_stage|flush~combout ),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PFC [30]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[30] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PFC[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y6_N8
cycloneive_lcell_comb \if_stage|pc_src_mux|out~151 (
// Equation(s):
// \if_stage|pc_src_mux|out~151_combout  = (!\id_stage|BR|PC_src[2]~3_combout  & ((\ex_stage|Equal1~2_combout  & (\ex_stage|alu_oper1|out [30])) # (!\ex_stage|Equal1~2_combout  & ((\id_ex_buffer|EX_PFC [30])))))

	.dataa(\ex_stage|Equal1~2_combout ),
	.datab(\ex_stage|alu_oper1|out [30]),
	.datac(\id_ex_buffer|EX_PFC [30]),
	.datad(\id_stage|BR|PC_src[2]~3_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~151_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~151 .lut_mask = 16'h00D8;
defparam \if_stage|pc_src_mux|out~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N28
cycloneive_lcell_comb \id_stage|Add0~60 (
// Equation(s):
// \id_stage|Add0~60_combout  = ((\if_id_buffer|ID_PC [30] $ (\id_stage|immed_gen|Immed[31]~34_combout  $ (!\id_stage|Add0~59 )))) # (GND)
// \id_stage|Add0~61  = CARRY((\if_id_buffer|ID_PC [30] & ((\id_stage|immed_gen|Immed[31]~34_combout ) # (!\id_stage|Add0~59 ))) # (!\if_id_buffer|ID_PC [30] & (\id_stage|immed_gen|Immed[31]~34_combout  & !\id_stage|Add0~59 )))

	.dataa(\if_id_buffer|ID_PC [30]),
	.datab(\id_stage|immed_gen|Immed[31]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add0~59 ),
	.combout(\id_stage|Add0~60_combout ),
	.cout(\id_stage|Add0~61 ));
// synopsys translate_off
defparam \id_stage|Add0~60 .lut_mask = 16'h698E;
defparam \id_stage|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y6_N12
cycloneive_lcell_comb \if_stage|pc_src_mux|out~152 (
// Equation(s):
// \if_stage|pc_src_mux|out~152_combout  = (\id_stage|BR|PC_src~0_combout  & (\id_stage|immed_gen|Immed[31]~34_combout )) # (!\id_stage|BR|PC_src~0_combout  & ((\id_stage|Add0~60_combout )))

	.dataa(\id_stage|BR|PC_src~0_combout ),
	.datab(\id_stage|immed_gen|Immed[31]~34_combout ),
	.datac(gnd),
	.datad(\id_stage|Add0~60_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~152_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~152 .lut_mask = 16'hDD88;
defparam \if_stage|pc_src_mux|out~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y6_N16
cycloneive_lcell_comb \if_stage|pc_src_mux|out~153 (
// Equation(s):
// \if_stage|pc_src_mux|out~153_combout  = (\id_stage|BR|PC_src[1]~2_combout  & ((\id_stage|BR|PC_src[0]~1_combout  & (!\if_stage|pc_reg|addr_out [30])) # (!\id_stage|BR|PC_src[0]~1_combout  & ((\if_stage|pc_src_mux|out~152_combout )))))

	.dataa(\id_stage|BR|PC_src[0]~1_combout ),
	.datab(\if_stage|pc_reg|addr_out [30]),
	.datac(\id_stage|BR|PC_src[1]~2_combout ),
	.datad(\if_stage|pc_src_mux|out~152_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~153_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~153 .lut_mask = 16'h7020;
defparam \if_stage|pc_src_mux|out~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y6_N6
cycloneive_lcell_comb \if_stage|pc_src_mux|out~154 (
// Equation(s):
// \if_stage|pc_src_mux|out~154_combout  = (!\if_stage|pc_src_mux|out~151_combout  & (!\if_stage|pc_src_mux|out~153_combout  & ((\if_stage|pc_src_mux|out~46_combout ) # (!\if_stage|new_PC|Add0~58_combout ))))

	.dataa(\if_stage|pc_src_mux|out~46_combout ),
	.datab(\if_stage|new_PC|Add0~58_combout ),
	.datac(\if_stage|pc_src_mux|out~151_combout ),
	.datad(\if_stage|pc_src_mux|out~153_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~154_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~154 .lut_mask = 16'h000B;
defparam \if_stage|pc_src_mux|out~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y6_N7
dffeas \if_stage|pc_reg|addr_out[30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out~154_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|addr_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|addr_out[30] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|addr_out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y6_N14
cycloneive_lcell_comb \if_id_buffer|ID_PC~30 (
// Equation(s):
// \if_id_buffer|ID_PC~30_combout  = (!\id_stage|SDU|if_id_flush~0_combout  & !\if_stage|pc_reg|addr_out [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|SDU|if_id_flush~0_combout ),
	.datad(\if_stage|pc_reg|addr_out [30]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~30_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~30 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y6_N15
dffeas \if_id_buffer|ID_PC[30] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~30_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [30]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[30] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N24
cycloneive_lcell_comb \id_ex_buffer|EX_PC~27 (
// Equation(s):
// \id_ex_buffer|EX_PC~27_combout  = (\if_id_buffer|ID_PC [30] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\rst~input_o ),
	.datab(\if_id_buffer|ID_PC [30]),
	.datac(\id_stage|SDU|id_ex_flush~7_combout ),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_PC~27_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_PC~27 .lut_mask = 16'h80C0;
defparam \id_ex_buffer|EX_PC~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y7_N25
dffeas \id_ex_buffer|EX_PC[30] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PC~27_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PC [30]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PC[30] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PC[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y7_N0
cycloneive_lcell_comb \ex_stage|alu_oper1|out~54 (
// Equation(s):
// \ex_stage|alu_oper1|out~54_combout  = (\id_ex_buffer|EX_opcode [6] & (\ex_stage|Equal1~0_combout  & (\id_ex_buffer|EX_PC [30] & \FA|Equal0~0_combout )))

	.dataa(\id_ex_buffer|EX_opcode [6]),
	.datab(\ex_stage|Equal1~0_combout ),
	.datac(\id_ex_buffer|EX_PC [30]),
	.datad(\FA|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out~54_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out~54 .lut_mask = 16'h8000;
defparam \ex_stage|alu_oper1|out~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~590 (
// Equation(s):
// \id_stage|reg_file|rd_data1~590_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|reg_file[14][30]~q ))) # (!\if_id_buffer|ID_rs1_ind [1] 
// & (\id_stage|reg_file|reg_file[12][30]~q ))))

	.dataa(\id_stage|reg_file|reg_file[12][30]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[14][30]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~590_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~590 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~591 (
// Equation(s):
// \id_stage|reg_file|rd_data1~591_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~590_combout  & (\id_stage|reg_file|reg_file[15][30]~q )) # (!\id_stage|reg_file|rd_data1~590_combout  & ((\id_stage|reg_file|reg_file[13][30]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|rd_data1~590_combout ))))

	.dataa(\id_stage|reg_file|reg_file[15][30]~q ),
	.datab(\id_stage|reg_file|reg_file[13][30]~q ),
	.datac(\if_id_buffer|ID_rs1_ind [0]),
	.datad(\id_stage|reg_file|rd_data1~590_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~591_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~591 .lut_mask = 16'hAFC0;
defparam \id_stage|reg_file|rd_data1~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y10_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~573 (
// Equation(s):
// \id_stage|reg_file|rd_data1~573_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|reg_file[9][30]~q ) # (\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|reg_file[8][30]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[8][30]~q ),
	.datac(\id_stage|reg_file|reg_file[9][30]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~573_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~573 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y10_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~574 (
// Equation(s):
// \id_stage|reg_file|rd_data1~574_combout  = (\id_stage|reg_file|rd_data1~573_combout  & (((\id_stage|reg_file|reg_file[11][30]~q )) # (!\if_id_buffer|ID_rs1_ind [1]))) # (!\id_stage|reg_file|rd_data1~573_combout  & (\if_id_buffer|ID_rs1_ind [1] & 
// ((\id_stage|reg_file|reg_file[10][30]~q ))))

	.dataa(\id_stage|reg_file|rd_data1~573_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[11][30]~q ),
	.datad(\id_stage|reg_file|reg_file[10][30]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~574_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~574 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|rd_data1~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y3_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~585 (
// Equation(s):
// \id_stage|reg_file|rd_data1~585_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|reg_file[6][30]~q ) # (\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[4][30]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[4][30]~q ),
	.datac(\id_stage|reg_file|reg_file[6][30]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~585_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~585 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~586 (
// Equation(s):
// \id_stage|reg_file|rd_data1~586_combout  = (\id_stage|reg_file|rd_data1~585_combout  & ((\id_stage|reg_file|reg_file[7][30]~q ) # ((!\if_id_buffer|ID_rs1_ind [0])))) # (!\id_stage|reg_file|rd_data1~585_combout  & (((\id_stage|reg_file|reg_file[5][30]~q  & 
// \if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[7][30]~q ),
	.datab(\id_stage|reg_file|rd_data1~585_combout ),
	.datac(\id_stage|reg_file|reg_file[5][30]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~586_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~586 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|rd_data1~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~587 (
// Equation(s):
// \id_stage|reg_file|rd_data1~587_combout  = (\id_stage|reg_file|rd_data1[16]~14_combout  & (((\id_stage|reg_file|rd_data1[16]~17_combout )))) # (!\id_stage|reg_file|rd_data1[16]~14_combout  & ((\id_stage|reg_file|rd_data1[16]~17_combout  & 
// ((\id_stage|reg_file|rd_data1~586_combout ))) # (!\id_stage|reg_file|rd_data1[16]~17_combout  & (\id_stage|reg_file|reg_file[1][30]~q ))))

	.dataa(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.datab(\id_stage|reg_file|reg_file[1][30]~q ),
	.datac(\id_stage|reg_file|rd_data1~586_combout ),
	.datad(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~587_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~587 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~588 (
// Equation(s):
// \id_stage|reg_file|rd_data1~588_combout  = (\id_stage|reg_file|rd_data1[16]~14_combout  & ((\id_stage|reg_file|rd_data1~587_combout  & (\id_stage|reg_file|reg_file[3][30]~q )) # (!\id_stage|reg_file|rd_data1~587_combout  & 
// ((\id_stage|reg_file|reg_file[2][30]~q ))))) # (!\id_stage|reg_file|rd_data1[16]~14_combout  & (((\id_stage|reg_file|rd_data1~587_combout ))))

	.dataa(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.datab(\id_stage|reg_file|reg_file[3][30]~q ),
	.datac(\id_stage|reg_file|reg_file[2][30]~q ),
	.datad(\id_stage|reg_file|rd_data1~587_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~588_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~588 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data1~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y5_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~582 (
// Equation(s):
// \id_stage|reg_file|rd_data1~582_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[23][30]~q ))) # (!\if_id_buffer|ID_rs1_ind [2] 
// & (\id_stage|reg_file|reg_file[19][30]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[19][30]~q ),
	.datac(\id_stage|reg_file|reg_file[23][30]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~582_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~582 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y9_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~583 (
// Equation(s):
// \id_stage|reg_file|rd_data1~583_combout  = (\id_stage|reg_file|rd_data1~582_combout  & ((\id_stage|reg_file|reg_file[31][30]~q ) # ((!\if_id_buffer|ID_rs1_ind [3])))) # (!\id_stage|reg_file|rd_data1~582_combout  & (((\id_stage|reg_file|reg_file[27][30]~q  
// & \if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|rd_data1~582_combout ),
	.datab(\id_stage|reg_file|reg_file[31][30]~q ),
	.datac(\id_stage|reg_file|reg_file[27][30]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~583_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~583 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|rd_data1~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y12_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~575 (
// Equation(s):
// \id_stage|reg_file|rd_data1~575_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[25][30]~q ))) # (!\if_id_buffer|ID_rs1_ind [3] 
// & (\id_stage|reg_file|reg_file[17][30]~q ))))

	.dataa(\id_stage|reg_file|reg_file[17][30]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[25][30]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~575_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~575 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y11_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~576 (
// Equation(s):
// \id_stage|reg_file|rd_data1~576_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|rd_data1~575_combout  & ((\id_stage|reg_file|reg_file[29][30]~q ))) # (!\id_stage|reg_file|rd_data1~575_combout  & (\id_stage|reg_file|reg_file[21][30]~q )))) 
// # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|rd_data1~575_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|rd_data1~575_combout ),
	.datac(\id_stage|reg_file|reg_file[21][30]~q ),
	.datad(\id_stage|reg_file|reg_file[29][30]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~576_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~576 .lut_mask = 16'hEC64;
defparam \id_stage|reg_file|rd_data1~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y8_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~577 (
// Equation(s):
// \id_stage|reg_file|rd_data1~577_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[22][30]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[18][30]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[18][30]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[22][30]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~577_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~577 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~578 (
// Equation(s):
// \id_stage|reg_file|rd_data1~578_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|rd_data1~577_combout  & (\id_stage|reg_file|reg_file[30][30]~q )) # (!\id_stage|reg_file|rd_data1~577_combout  & ((\id_stage|reg_file|reg_file[26][30]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|rd_data1~577_combout ))))

	.dataa(\id_stage|reg_file|reg_file[30][30]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[26][30]~q ),
	.datad(\id_stage|reg_file|rd_data1~577_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~578_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~578 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y5_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~579 (
// Equation(s):
// \id_stage|reg_file|rd_data1~579_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[24][30]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[16][30]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[16][30]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[24][30]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~579_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~579 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y10_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~580 (
// Equation(s):
// \id_stage|reg_file|rd_data1~580_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|rd_data1~579_combout  & (\id_stage|reg_file|reg_file[28][30]~q )) # (!\id_stage|reg_file|rd_data1~579_combout  & ((\id_stage|reg_file|reg_file[20][30]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|rd_data1~579_combout ))))

	.dataa(\id_stage|reg_file|reg_file[28][30]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[20][30]~q ),
	.datad(\id_stage|reg_file|rd_data1~579_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~580_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~580 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~581 (
// Equation(s):
// \id_stage|reg_file|rd_data1~581_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|rd_data1~578_combout )) # (!\if_id_buffer|ID_rs1_ind [1] 
// & ((\id_stage|reg_file|rd_data1~580_combout )))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|rd_data1~578_combout ),
	.datac(\if_id_buffer|ID_rs1_ind [1]),
	.datad(\id_stage|reg_file|rd_data1~580_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~581_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~581 .lut_mask = 16'hE5E0;
defparam \id_stage|reg_file|rd_data1~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~584 (
// Equation(s):
// \id_stage|reg_file|rd_data1~584_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~581_combout  & (\id_stage|reg_file|rd_data1~583_combout )) # (!\id_stage|reg_file|rd_data1~581_combout  & ((\id_stage|reg_file|rd_data1~576_combout 
// ))))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|rd_data1~581_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|rd_data1~583_combout ),
	.datac(\id_stage|reg_file|rd_data1~576_combout ),
	.datad(\id_stage|reg_file|rd_data1~581_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~584_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~584 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data1~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~589 (
// Equation(s):
// \id_stage|reg_file|rd_data1~589_combout  = (\id_stage|reg_file|rd_data1[16]~13_combout  & (((\id_stage|reg_file|rd_data1[16]~2_combout ) # (\id_stage|reg_file|rd_data1~584_combout )))) # (!\id_stage|reg_file|rd_data1[16]~13_combout  & 
// (\id_stage|reg_file|rd_data1~588_combout  & (!\id_stage|reg_file|rd_data1[16]~2_combout )))

	.dataa(\id_stage|reg_file|rd_data1~588_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.datac(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datad(\id_stage|reg_file|rd_data1~584_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~589_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~589 .lut_mask = 16'hCEC2;
defparam \id_stage|reg_file|rd_data1~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~592 (
// Equation(s):
// \id_stage|reg_file|rd_data1~592_combout  = (\id_stage|reg_file|rd_data1[16]~2_combout  & ((\id_stage|reg_file|rd_data1~589_combout  & (\id_stage|reg_file|rd_data1~591_combout )) # (!\id_stage|reg_file|rd_data1~589_combout  & 
// ((\id_stage|reg_file|rd_data1~574_combout ))))) # (!\id_stage|reg_file|rd_data1[16]~2_combout  & (((\id_stage|reg_file|rd_data1~589_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~591_combout ),
	.datab(\id_stage|reg_file|rd_data1~574_combout ),
	.datac(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datad(\id_stage|reg_file|rd_data1~589_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~592_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~592 .lut_mask = 16'hAFC0;
defparam \id_stage|reg_file|rd_data1~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~593 (
// Equation(s):
// \id_stage|reg_file|rd_data1~593_combout  = (\id_stage|reg_file|always1~2_combout  & ((\wb_stage|wdata_to_reg_file[30]~27_combout ) # ((!\id_stage|reg_file|rd_data1~25_combout  & \id_stage|reg_file|rd_data1~592_combout )))) # 
// (!\id_stage|reg_file|always1~2_combout  & (!\id_stage|reg_file|rd_data1~25_combout  & (\id_stage|reg_file|rd_data1~592_combout )))

	.dataa(\id_stage|reg_file|always1~2_combout ),
	.datab(\id_stage|reg_file|rd_data1~25_combout ),
	.datac(\id_stage|reg_file|rd_data1~592_combout ),
	.datad(\wb_stage|wdata_to_reg_file[30]~27_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~593_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~593 .lut_mask = 16'hBA30;
defparam \id_stage|reg_file|rd_data1~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y7_N15
dffeas \id_stage|reg_file|rd_data1[30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data1~593_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1[30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N12
cycloneive_lcell_comb \id_ex_buffer|EX_rs1~27 (
// Equation(s):
// \id_ex_buffer|EX_rs1~27_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\id_stage|reg_file|rd_data1 [30] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\id_stage|SDU|id_ex_flush~7_combout ),
	.datac(\rst~input_o ),
	.datad(\id_stage|reg_file|rd_data1 [30]),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs1~27_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1~27 .lut_mask = 16'hC400;
defparam \id_ex_buffer|EX_rs1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y7_N23
dffeas \id_ex_buffer|EX_rs1[30] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer|EX_rs1~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1[30] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y7_N18
cycloneive_lcell_comb \ex_stage|alu_oper1|out[30]~55 (
// Equation(s):
// \ex_stage|alu_oper1|out[30]~55_combout  = (\ex_stage|alu_oper1|sel1|out[21]~8_combout  & ((\FA|forwardA~7_combout  & (\id_ex_buffer|EX_rs1 [30])) # (!\FA|forwardA~7_combout  & ((\wb_stage|wdata_to_reg_file[30]~27_combout )))))

	.dataa(\id_ex_buffer|EX_rs1 [30]),
	.datab(\wb_stage|wdata_to_reg_file[30]~27_combout ),
	.datac(\FA|forwardA~7_combout ),
	.datad(\ex_stage|alu_oper1|sel1|out[21]~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out[30]~55_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[30]~55 .lut_mask = 16'hAC00;
defparam \ex_stage|alu_oper1|out[30]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y7_N8
cycloneive_lcell_comb \ex_stage|alu_oper1|out[30] (
// Equation(s):
// \ex_stage|alu_oper1|out [30] = (\ex_stage|alu_oper1|out~54_combout ) # ((\ex_stage|alu_oper1|out[30]~55_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [30] & !\ex_stage|alu_oper1|sel1|out[21]~9_combout )))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [30]),
	.datab(\ex_stage|alu_oper1|out~54_combout ),
	.datac(\ex_stage|alu_oper1|sel1|out[21]~9_combout ),
	.datad(\ex_stage|alu_oper1|out[30]~55_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out [30]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[30] .lut_mask = 16'hFFCE;
defparam \ex_stage|alu_oper1|out[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N2
cycloneive_lcell_comb \ex_stage|alu|Mux32~0 (
// Equation(s):
// \ex_stage|alu|Mux32~0_combout  = (\ex_stage|alu_oper2|out~80_combout  & ((\ex_stage|alu_oper1|out [30]) # (\ex_stage|alu_oper|ALU_OP [0]))) # (!\ex_stage|alu_oper2|out~80_combout  & (\ex_stage|alu_oper1|out [30] & \ex_stage|alu_oper|ALU_OP [0]))

	.dataa(\ex_stage|alu_oper2|out~80_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu_oper1|out [30]),
	.datad(\ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux32~0 .lut_mask = 16'hFAA0;
defparam \ex_stage|alu|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y7_N22
cycloneive_lcell_comb \ex_stage|alu|Add0~93 (
// Equation(s):
// \ex_stage|alu|Add0~93_combout  = \ex_stage|alu_oper|ALU_OP [0] $ (\ex_stage|alu_oper2|out~80_combout )

	.dataa(gnd),
	.datab(\ex_stage|alu_oper|ALU_OP [0]),
	.datac(gnd),
	.datad(\ex_stage|alu_oper2|out~80_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~93_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~93 .lut_mask = 16'h33CC;
defparam \ex_stage|alu|Add0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y7_N10
cycloneive_lcell_comb \ex_stage|alu|Add0~74 (
// Equation(s):
// \ex_stage|alu|Add0~74_combout  = \ex_stage|alu_oper|ALU_OP [0] $ (\ex_stage|alu_oper2|out~74_combout )

	.dataa(gnd),
	.datab(\ex_stage|alu_oper|ALU_OP [0]),
	.datac(gnd),
	.datad(\ex_stage|alu_oper2|out~74_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~74_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~74 .lut_mask = 16'h33CC;
defparam \ex_stage|alu|Add0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y7_N28
cycloneive_lcell_comb \ex_stage|alu|Add0~75 (
// Equation(s):
// \ex_stage|alu|Add0~75_combout  = \ex_stage|alu_oper|ALU_OP [0] $ (\ex_stage|alu_oper2|out~84_combout )

	.dataa(gnd),
	.datab(\ex_stage|alu_oper|ALU_OP [0]),
	.datac(gnd),
	.datad(\ex_stage|alu_oper2|out~84_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~75_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~75 .lut_mask = 16'h33CC;
defparam \ex_stage|alu|Add0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y7_N26
cycloneive_lcell_comb \ex_stage|alu|Add0~76 (
// Equation(s):
// \ex_stage|alu|Add0~76_combout  = \ex_stage|alu_oper|ALU_OP [0] $ (\ex_stage|alu_oper2|out~82_combout )

	.dataa(gnd),
	.datab(\ex_stage|alu_oper|ALU_OP [0]),
	.datac(gnd),
	.datad(\ex_stage|alu_oper2|out~82_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~76_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~76 .lut_mask = 16'h33CC;
defparam \ex_stage|alu|Add0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y7_N14
cycloneive_lcell_comb \ex_stage|alu|Add0~77 (
// Equation(s):
// \ex_stage|alu|Add0~77_combout  = \ex_stage|alu_oper2|out~78_combout  $ (\ex_stage|alu_oper|ALU_OP [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper2|out~78_combout ),
	.datad(\ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~77 .lut_mask = 16'h0FF0;
defparam \ex_stage|alu|Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y7_N4
cycloneive_lcell_comb \ex_stage|alu|Add0~82 (
// Equation(s):
// \ex_stage|alu|Add0~82_combout  = ((\ex_stage|alu_oper1|out [25] $ (\ex_stage|alu|Add0~78_combout  $ (!\ex_stage|alu|Add0~81 )))) # (GND)
// \ex_stage|alu|Add0~83  = CARRY((\ex_stage|alu_oper1|out [25] & ((\ex_stage|alu|Add0~78_combout ) # (!\ex_stage|alu|Add0~81 ))) # (!\ex_stage|alu_oper1|out [25] & (\ex_stage|alu|Add0~78_combout  & !\ex_stage|alu|Add0~81 )))

	.dataa(\ex_stage|alu_oper1|out [25]),
	.datab(\ex_stage|alu|Add0~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~81 ),
	.combout(\ex_stage|alu|Add0~82_combout ),
	.cout(\ex_stage|alu|Add0~83 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~82 .lut_mask = 16'h698E;
defparam \ex_stage|alu|Add0~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y7_N6
cycloneive_lcell_comb \ex_stage|alu|Add0~84 (
// Equation(s):
// \ex_stage|alu|Add0~84_combout  = (\ex_stage|alu_oper1|out [26] & ((\ex_stage|alu|Add0~77_combout  & (\ex_stage|alu|Add0~83  & VCC)) # (!\ex_stage|alu|Add0~77_combout  & (!\ex_stage|alu|Add0~83 )))) # (!\ex_stage|alu_oper1|out [26] & 
// ((\ex_stage|alu|Add0~77_combout  & (!\ex_stage|alu|Add0~83 )) # (!\ex_stage|alu|Add0~77_combout  & ((\ex_stage|alu|Add0~83 ) # (GND)))))
// \ex_stage|alu|Add0~85  = CARRY((\ex_stage|alu_oper1|out [26] & (!\ex_stage|alu|Add0~77_combout  & !\ex_stage|alu|Add0~83 )) # (!\ex_stage|alu_oper1|out [26] & ((!\ex_stage|alu|Add0~83 ) # (!\ex_stage|alu|Add0~77_combout ))))

	.dataa(\ex_stage|alu_oper1|out [26]),
	.datab(\ex_stage|alu|Add0~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~83 ),
	.combout(\ex_stage|alu|Add0~84_combout ),
	.cout(\ex_stage|alu|Add0~85 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~84 .lut_mask = 16'h9617;
defparam \ex_stage|alu|Add0~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y7_N8
cycloneive_lcell_comb \ex_stage|alu|Add0~86 (
// Equation(s):
// \ex_stage|alu|Add0~86_combout  = ((\ex_stage|alu|Add0~76_combout  $ (\ex_stage|alu_oper1|out [27] $ (!\ex_stage|alu|Add0~85 )))) # (GND)
// \ex_stage|alu|Add0~87  = CARRY((\ex_stage|alu|Add0~76_combout  & ((\ex_stage|alu_oper1|out [27]) # (!\ex_stage|alu|Add0~85 ))) # (!\ex_stage|alu|Add0~76_combout  & (\ex_stage|alu_oper1|out [27] & !\ex_stage|alu|Add0~85 )))

	.dataa(\ex_stage|alu|Add0~76_combout ),
	.datab(\ex_stage|alu_oper1|out [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~85 ),
	.combout(\ex_stage|alu|Add0~86_combout ),
	.cout(\ex_stage|alu|Add0~87 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~86 .lut_mask = 16'h698E;
defparam \ex_stage|alu|Add0~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y7_N10
cycloneive_lcell_comb \ex_stage|alu|Add0~88 (
// Equation(s):
// \ex_stage|alu|Add0~88_combout  = (\ex_stage|alu_oper1|out [28] & ((\ex_stage|alu|Add0~75_combout  & (\ex_stage|alu|Add0~87  & VCC)) # (!\ex_stage|alu|Add0~75_combout  & (!\ex_stage|alu|Add0~87 )))) # (!\ex_stage|alu_oper1|out [28] & 
// ((\ex_stage|alu|Add0~75_combout  & (!\ex_stage|alu|Add0~87 )) # (!\ex_stage|alu|Add0~75_combout  & ((\ex_stage|alu|Add0~87 ) # (GND)))))
// \ex_stage|alu|Add0~89  = CARRY((\ex_stage|alu_oper1|out [28] & (!\ex_stage|alu|Add0~75_combout  & !\ex_stage|alu|Add0~87 )) # (!\ex_stage|alu_oper1|out [28] & ((!\ex_stage|alu|Add0~87 ) # (!\ex_stage|alu|Add0~75_combout ))))

	.dataa(\ex_stage|alu_oper1|out [28]),
	.datab(\ex_stage|alu|Add0~75_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~87 ),
	.combout(\ex_stage|alu|Add0~88_combout ),
	.cout(\ex_stage|alu|Add0~89 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~88 .lut_mask = 16'h9617;
defparam \ex_stage|alu|Add0~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y7_N12
cycloneive_lcell_comb \ex_stage|alu|Add0~90 (
// Equation(s):
// \ex_stage|alu|Add0~90_combout  = ((\ex_stage|alu_oper1|out [29] $ (\ex_stage|alu|Add0~74_combout  $ (!\ex_stage|alu|Add0~89 )))) # (GND)
// \ex_stage|alu|Add0~91  = CARRY((\ex_stage|alu_oper1|out [29] & ((\ex_stage|alu|Add0~74_combout ) # (!\ex_stage|alu|Add0~89 ))) # (!\ex_stage|alu_oper1|out [29] & (\ex_stage|alu|Add0~74_combout  & !\ex_stage|alu|Add0~89 )))

	.dataa(\ex_stage|alu_oper1|out [29]),
	.datab(\ex_stage|alu|Add0~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~89 ),
	.combout(\ex_stage|alu|Add0~90_combout ),
	.cout(\ex_stage|alu|Add0~91 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~90 .lut_mask = 16'h698E;
defparam \ex_stage|alu|Add0~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y7_N14
cycloneive_lcell_comb \ex_stage|alu|Add0~94 (
// Equation(s):
// \ex_stage|alu|Add0~94_combout  = (\ex_stage|alu_oper1|out [30] & ((\ex_stage|alu|Add0~93_combout  & (\ex_stage|alu|Add0~91  & VCC)) # (!\ex_stage|alu|Add0~93_combout  & (!\ex_stage|alu|Add0~91 )))) # (!\ex_stage|alu_oper1|out [30] & 
// ((\ex_stage|alu|Add0~93_combout  & (!\ex_stage|alu|Add0~91 )) # (!\ex_stage|alu|Add0~93_combout  & ((\ex_stage|alu|Add0~91 ) # (GND)))))
// \ex_stage|alu|Add0~95  = CARRY((\ex_stage|alu_oper1|out [30] & (!\ex_stage|alu|Add0~93_combout  & !\ex_stage|alu|Add0~91 )) # (!\ex_stage|alu_oper1|out [30] & ((!\ex_stage|alu|Add0~91 ) # (!\ex_stage|alu|Add0~93_combout ))))

	.dataa(\ex_stage|alu_oper1|out [30]),
	.datab(\ex_stage|alu|Add0~93_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~91 ),
	.combout(\ex_stage|alu|Add0~94_combout ),
	.cout(\ex_stage|alu|Add0~95 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~94 .lut_mask = 16'h9617;
defparam \ex_stage|alu|Add0~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N18
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~111 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~111_combout  = (\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu_oper1|out [27])) # (!\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu_oper1|out [28])))

	.dataa(\ex_stage|alu_oper1|out [27]),
	.datab(\ex_stage|alu_oper2|out~32_combout ),
	.datac(gnd),
	.datad(\ex_stage|alu_oper1|out [28]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~111_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~111 .lut_mask = 16'hBB88;
defparam \ex_stage|alu|ShiftLeft0~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N22
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~46 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~46_combout  = (!\ex_stage|alu_oper2|out~41_combout  & \ex_stage|alu_oper2|out~35_combout )

	.dataa(gnd),
	.datab(\ex_stage|alu_oper2|out~41_combout ),
	.datac(gnd),
	.datad(\ex_stage|alu_oper2|out~35_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~46_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~46 .lut_mask = 16'h3300;
defparam \ex_stage|alu|ShiftLeft0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N6
cycloneive_lcell_comb \ex_stage|alu|Mux33~5 (
// Equation(s):
// \ex_stage|alu|Mux33~5_combout  = (\ex_stage|alu_oper2|out~41_combout ) # ((\ex_stage|alu_oper2|out~32_combout  & \ex_stage|alu_oper2|out~35_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper2|out~32_combout ),
	.datac(\ex_stage|alu_oper2|out~41_combout ),
	.datad(\ex_stage|alu_oper2|out~35_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux33~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux33~5 .lut_mask = 16'hFCF0;
defparam \ex_stage|alu|Mux33~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N0
cycloneive_lcell_comb \ex_stage|alu|Mux32~2 (
// Equation(s):
// \ex_stage|alu|Mux32~2_combout  = (\ex_stage|alu|ShiftLeft0~46_combout  & (((\ex_stage|alu_oper1|out [30]) # (\ex_stage|alu|Mux33~5_combout )))) # (!\ex_stage|alu|ShiftLeft0~46_combout  & (\ex_stage|alu|ShiftLeft0~111_combout  & 
// ((!\ex_stage|alu|Mux33~5_combout ))))

	.dataa(\ex_stage|alu|ShiftLeft0~111_combout ),
	.datab(\ex_stage|alu_oper1|out [30]),
	.datac(\ex_stage|alu|ShiftLeft0~46_combout ),
	.datad(\ex_stage|alu|Mux33~5_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux32~2 .lut_mask = 16'hF0CA;
defparam \ex_stage|alu|Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N6
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~120 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~120_combout  = (\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu_oper1|out[25]~63_combout ) # ((\ex_stage|alu_oper1|out[25]~62_combout )))) # (!\ex_stage|alu_oper2|out~32_combout  & (((\ex_stage|alu_oper1|out [26]))))

	.dataa(\ex_stage|alu_oper1|out[25]~63_combout ),
	.datab(\ex_stage|alu_oper2|out~32_combout ),
	.datac(\ex_stage|alu_oper1|out [26]),
	.datad(\ex_stage|alu_oper1|out[25]~62_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~120_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~120 .lut_mask = 16'hFCB8;
defparam \ex_stage|alu|ShiftLeft0~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N28
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~109 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~109_combout  = (!\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu_oper1|out [23]))) # (!\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu_oper1|out [24]))))

	.dataa(\ex_stage|alu_oper1|out [24]),
	.datab(\ex_stage|alu_oper2|out~32_combout ),
	.datac(\ex_stage|alu_oper1|out [23]),
	.datad(\ex_stage|alu_oper2|out~35_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~109_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~109 .lut_mask = 16'h00E2;
defparam \ex_stage|alu|ShiftLeft0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N14
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~110 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~110_combout  = (\ex_stage|alu|ShiftLeft0~109_combout ) # ((\ex_stage|alu|ShiftLeft0~120_combout  & \ex_stage|alu_oper2|out~35_combout ))

	.dataa(\ex_stage|alu|ShiftLeft0~120_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~109_combout ),
	.datac(gnd),
	.datad(\ex_stage|alu_oper2|out~35_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~110_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~110 .lut_mask = 16'hEECC;
defparam \ex_stage|alu|ShiftLeft0~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N30
cycloneive_lcell_comb \ex_stage|alu|Mux32~3 (
// Equation(s):
// \ex_stage|alu|Mux32~3_combout  = (\ex_stage|alu|Mux32~2_combout  & ((\ex_stage|alu_oper1|out [29]) # ((!\ex_stage|alu|Mux33~5_combout )))) # (!\ex_stage|alu|Mux32~2_combout  & (((\ex_stage|alu|ShiftLeft0~110_combout  & \ex_stage|alu|Mux33~5_combout ))))

	.dataa(\ex_stage|alu_oper1|out [29]),
	.datab(\ex_stage|alu|Mux32~2_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~110_combout ),
	.datad(\ex_stage|alu|Mux33~5_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux32~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux32~3 .lut_mask = 16'hB8CC;
defparam \ex_stage|alu|Mux32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y11_N16
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~93 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~93_combout  = (\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper1|out [21])) # (!\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out [19])))

	.dataa(\ex_stage|alu_oper1|out [21]),
	.datab(\ex_stage|alu_oper1|out [19]),
	.datac(gnd),
	.datad(\ex_stage|alu_oper2|out~35_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~93_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~93 .lut_mask = 16'hAACC;
defparam \ex_stage|alu|ShiftLeft0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y11_N8
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~96 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~96_combout  = (\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu|ShiftLeft0~93_combout ))) # (!\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu|ShiftLeft0~119_combout ))

	.dataa(\ex_stage|alu|ShiftLeft0~119_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~93_combout ),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~96_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~96 .lut_mask = 16'hCACA;
defparam \ex_stage|alu|ShiftLeft0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y12_N10
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~82 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~82_combout  = (\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out [17]))) # (!\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper1|out [15]))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper1|out [15]),
	.datac(\ex_stage|alu_oper2|out~35_combout ),
	.datad(\ex_stage|alu_oper1|out [17]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~82_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~82 .lut_mask = 16'hFC0C;
defparam \ex_stage|alu|ShiftLeft0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y11_N24
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~86 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~86_combout  = (\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu|ShiftLeft0~82_combout ))) # (!\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu|ShiftLeft0~85_combout ))

	.dataa(\ex_stage|alu_oper2|out~32_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|ShiftLeft0~85_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~82_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~86_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~86 .lut_mask = 16'hFA50;
defparam \ex_stage|alu|ShiftLeft0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y11_N16
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~97 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~97_combout  = (\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftLeft0~86_combout ))) # (!\ex_stage|alu_oper2|out~41_combout  & (\ex_stage|alu|ShiftLeft0~96_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper2|out~41_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~96_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~86_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~97_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~97 .lut_mask = 16'hFC30;
defparam \ex_stage|alu|ShiftLeft0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N4
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~59 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~59_combout  = (!\ex_stage|alu_oper2|out~38_combout  & ((\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu_oper1|out [31])) # (!\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu_oper1|out [30])))))

	.dataa(\ex_stage|alu_oper2|out~38_combout ),
	.datab(\ex_stage|alu_oper2|out~32_combout ),
	.datac(\ex_stage|alu_oper1|out [31]),
	.datad(\ex_stage|alu_oper1|out [30]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~59_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~59 .lut_mask = 16'h5140;
defparam \ex_stage|alu|ShiftRight0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N18
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~125 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~125_combout  = (!\ex_stage|alu_oper2|out~41_combout  & (\ex_stage|alu_oper2|out~35_combout  & \ex_stage|alu|ShiftRight0~59_combout ))

	.dataa(\ex_stage|alu_oper2|out~41_combout ),
	.datab(\ex_stage|alu_oper2|out~35_combout ),
	.datac(gnd),
	.datad(\ex_stage|alu|ShiftRight0~59_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~125_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~125 .lut_mask = 16'h4400;
defparam \ex_stage|alu|ShiftRight0~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y7_N26
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~49 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~49_combout  = (\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu_oper1|out[1]~22_combout ) # (\ex_stage|alu_oper1|out[1]~23_combout ))))

	.dataa(\ex_stage|alu_oper1|out[1]~22_combout ),
	.datab(\ex_stage|alu_oper2|out~35_combout ),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(\ex_stage|alu_oper1|out[1]~23_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~49_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~49 .lut_mask = 16'hC080;
defparam \ex_stage|alu|ShiftLeft0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y10_N4
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~50 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~50_combout  = (!\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper1|out [2])) # (!\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out [0])))))

	.dataa(\ex_stage|alu_oper2|out~35_combout ),
	.datab(\ex_stage|alu_oper1|out [2]),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(\ex_stage|alu_oper1|out [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~50_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~50 .lut_mask = 16'h0D08;
defparam \ex_stage|alu|ShiftLeft0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y10_N24
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~47 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~47_combout  = (\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper1|out [6])) # (!\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out [4])))

	.dataa(\ex_stage|alu_oper1|out [6]),
	.datab(\ex_stage|alu_oper1|out [4]),
	.datac(\ex_stage|alu_oper2|out~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~47_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~47 .lut_mask = 16'hACAC;
defparam \ex_stage|alu|ShiftLeft0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y10_N30
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~48 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~48_combout  = (\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu|ShiftLeft0~39_combout )) # (!\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu|ShiftLeft0~47_combout )))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper2|out~32_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~39_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~47_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~48_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~48 .lut_mask = 16'hF3C0;
defparam \ex_stage|alu|ShiftLeft0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y10_N2
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~51 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~51_combout  = (\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftLeft0~49_combout ) # ((\ex_stage|alu|ShiftLeft0~50_combout )))) # (!\ex_stage|alu_oper2|out~41_combout  & (((\ex_stage|alu|ShiftLeft0~48_combout ))))

	.dataa(\ex_stage|alu_oper2|out~41_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~49_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~50_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~48_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~51_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~51 .lut_mask = 16'hFDA8;
defparam \ex_stage|alu|ShiftLeft0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N6
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~116 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~116_combout  = (\ex_stage|alu_oper2|out~35_combout  & (((\ex_stage|alu_oper1|out[9]~13_combout ) # (\ex_stage|alu_oper1|out[9]~12_combout )))) # (!\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper1|out [7]))

	.dataa(\ex_stage|alu_oper2|out~35_combout ),
	.datab(\ex_stage|alu_oper1|out [7]),
	.datac(\ex_stage|alu_oper1|out[9]~13_combout ),
	.datad(\ex_stage|alu_oper1|out[9]~12_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~116_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~116 .lut_mask = 16'hEEE4;
defparam \ex_stage|alu|ShiftLeft0~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y11_N16
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~53 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~53_combout  = (\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu|ShiftLeft0~116_combout ))) # (!\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu|ShiftLeft0~52_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftLeft0~52_combout ),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~116_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~53_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~53 .lut_mask = 16'hFC0C;
defparam \ex_stage|alu|ShiftLeft0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y12_N0
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~43 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~43_combout  = (\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper1|out [13])) # (!\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out [11])))

	.dataa(\ex_stage|alu_oper1|out [13]),
	.datab(gnd),
	.datac(\ex_stage|alu_oper2|out~35_combout ),
	.datad(\ex_stage|alu_oper1|out [11]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~43_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~43 .lut_mask = 16'hAFA0;
defparam \ex_stage|alu|ShiftLeft0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y12_N14
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~55 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~55_combout  = (\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu|ShiftLeft0~43_combout ))) # (!\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu|ShiftLeft0~54_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftLeft0~54_combout ),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~43_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~55_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~55 .lut_mask = 16'hFC0C;
defparam \ex_stage|alu|ShiftLeft0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y11_N4
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~56 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~56_combout  = (\ex_stage|alu_oper2|out~41_combout  & (\ex_stage|alu|ShiftLeft0~53_combout )) # (!\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftLeft0~55_combout )))

	.dataa(\ex_stage|alu|ShiftLeft0~53_combout ),
	.datab(\ex_stage|alu_oper2|out~41_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~55_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~56_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~56 .lut_mask = 16'hB8B8;
defparam \ex_stage|alu|ShiftLeft0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N14
cycloneive_lcell_comb \ex_stage|alu|Mux32~4 (
// Equation(s):
// \ex_stage|alu|Mux32~4_combout  = (!\ex_stage|alu|ShiftLeft0~37_combout  & ((\ex_stage|alu_oper2|out~38_combout  & (\ex_stage|alu|ShiftLeft0~51_combout )) # (!\ex_stage|alu_oper2|out~38_combout  & ((\ex_stage|alu|ShiftLeft0~56_combout )))))

	.dataa(\ex_stage|alu|ShiftLeft0~51_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~37_combout ),
	.datac(\ex_stage|alu_oper2|out~38_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~56_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux32~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux32~4 .lut_mask = 16'h2320;
defparam \ex_stage|alu|Mux32~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N28
cycloneive_lcell_comb \ex_stage|alu|Mux32~5 (
// Equation(s):
// \ex_stage|alu|Mux32~5_combout  = (\ex_stage|alu|Mux33~1_combout  & ((\ex_stage|alu|Mux33~2_combout  & (\ex_stage|alu|ShiftRight0~125_combout )) # (!\ex_stage|alu|Mux33~2_combout  & ((\ex_stage|alu|Mux32~4_combout ))))) # (!\ex_stage|alu|Mux33~1_combout  & 
// (((!\ex_stage|alu|Mux33~2_combout ))))

	.dataa(\ex_stage|alu|Mux33~1_combout ),
	.datab(\ex_stage|alu|ShiftRight0~125_combout ),
	.datac(\ex_stage|alu|Mux32~4_combout ),
	.datad(\ex_stage|alu|Mux33~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux32~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux32~5 .lut_mask = 16'h88F5;
defparam \ex_stage|alu|Mux32~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y9_N30
cycloneive_lcell_comb \ex_stage|alu|Mux32~6 (
// Equation(s):
// \ex_stage|alu|Mux32~6_combout  = (\ex_stage|alu|Mux33~0_combout  & (((\ex_stage|alu|Mux32~5_combout )))) # (!\ex_stage|alu|Mux33~0_combout  & ((\ex_stage|alu|Mux32~5_combout  & (\ex_stage|alu|Mux32~3_combout )) # (!\ex_stage|alu|Mux32~5_combout  & 
// ((\ex_stage|alu|ShiftLeft0~97_combout )))))

	.dataa(\ex_stage|alu|Mux33~0_combout ),
	.datab(\ex_stage|alu|Mux32~3_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~97_combout ),
	.datad(\ex_stage|alu|Mux32~5_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux32~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux32~6 .lut_mask = 16'hEE50;
defparam \ex_stage|alu|Mux32~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y9_N16
cycloneive_lcell_comb \ex_stage|alu|Mux32~1 (
// Equation(s):
// \ex_stage|alu|Mux32~1_combout  = (\ex_stage|alu|Mux10~0_combout  & (((!\ex_stage|alu_oper1|out [30] & !\ex_stage|alu_oper2|out~80_combout )) # (!\ex_stage|alu|Mux4~0_combout ))) # (!\ex_stage|alu|Mux10~0_combout  & (\ex_stage|alu|Mux4~0_combout  & 
// (\ex_stage|alu_oper1|out [30] $ (\ex_stage|alu_oper2|out~80_combout ))))

	.dataa(\ex_stage|alu_oper1|out [30]),
	.datab(\ex_stage|alu|Mux10~0_combout ),
	.datac(\ex_stage|alu_oper2|out~80_combout ),
	.datad(\ex_stage|alu|Mux4~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux32~1 .lut_mask = 16'h16CC;
defparam \ex_stage|alu|Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y9_N24
cycloneive_lcell_comb \ex_stage|alu|Mux32~7 (
// Equation(s):
// \ex_stage|alu|Mux32~7_combout  = (\ex_stage|alu|Mux4~0_combout  & (((\ex_stage|alu|Mux32~1_combout )))) # (!\ex_stage|alu|Mux4~0_combout  & ((\ex_stage|alu|Mux32~1_combout  & ((\ex_stage|alu|Mux32~6_combout ))) # (!\ex_stage|alu|Mux32~1_combout  & 
// (\ex_stage|alu|Add0~94_combout ))))

	.dataa(\ex_stage|alu|Mux4~0_combout ),
	.datab(\ex_stage|alu|Add0~94_combout ),
	.datac(\ex_stage|alu|Mux32~6_combout ),
	.datad(\ex_stage|alu|Mux32~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux32~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux32~7 .lut_mask = 16'hFA44;
defparam \ex_stage|alu|Mux32~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y9_N26
cycloneive_lcell_comb \ex_stage|alu|Mux32~8 (
// Equation(s):
// \ex_stage|alu|Mux32~8_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux4~2_combout  & (\ex_stage|alu|Mux32~0_combout )) # (!\ex_stage|alu|Mux4~2_combout  & ((\ex_stage|alu|Mux32~7_combout )))))

	.dataa(\ex_stage|alu|Mux32~0_combout ),
	.datab(\ex_stage|alu|Mux4~2_combout ),
	.datac(\ex_stage|alu_oper|ALU_OP [3]),
	.datad(\ex_stage|alu|Mux32~7_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux32~8_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux32~8 .lut_mask = 16'h0B08;
defparam \ex_stage|alu|Mux32~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y2_N20
cycloneive_lcell_comb \ex_stage|alu|Mux34~0 (
// Equation(s):
// \ex_stage|alu|Mux34~0_combout  = ((!\ex_stage|alu_oper|ALU_OP [2] & !\ex_stage|alu_oper|ALU_OP [1])) # (!\ex_stage|alu_oper|ALU_OP [3])

	.dataa(gnd),
	.datab(\ex_stage|alu_oper|ALU_OP [2]),
	.datac(\ex_stage|alu_oper|ALU_OP [3]),
	.datad(\ex_stage|alu_oper|ALU_OP [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux34~0 .lut_mask = 16'h0F3F;
defparam \ex_stage|alu|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneive_clkctrl \ex_stage|alu|Mux34~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\ex_stage|alu|Mux34~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ex_stage|alu|Mux34~0clkctrl_outclk ));
// synopsys translate_off
defparam \ex_stage|alu|Mux34~0clkctrl .clock_type = "global clock";
defparam \ex_stage|alu|Mux34~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X84_Y9_N26
cycloneive_lcell_comb \ex_stage|alu|res[30] (
// Equation(s):
// \ex_stage|alu|res [30] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux32~8_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [30])))

	.dataa(gnd),
	.datab(\ex_stage|alu|Mux32~8_combout ),
	.datac(\ex_stage|alu|res [30]),
	.datad(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ex_stage|alu|res [30]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[30] .lut_mask = 16'hCCF0;
defparam \ex_stage|alu|res[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y9_N30
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT~27 (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT~27_combout  = (\ex_stage|alu|res [30] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\ex_stage|alu|res [30]),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT~27_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT~27 .lut_mask = 16'hAF00;
defparam \ex_mem_buffer|MEM_ALU_OUT~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y9_N31
dffeas \ex_mem_buffer|MEM_ALU_OUT[30] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_ALU_OUT~27_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[30] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y9_N18
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~54 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~54_combout  = (\FB|forwardB~3_combout  & ((\FB|forwardB~7_combout  & (\id_ex_buffer|EX_rs2 [30])) # (!\FB|forwardB~7_combout  & ((\wb_stage|wdata_to_reg_file[30]~27_combout )))))

	.dataa(\FB|forwardB~3_combout ),
	.datab(\id_ex_buffer|EX_rs2 [30]),
	.datac(\FB|forwardB~7_combout ),
	.datad(\wb_stage|wdata_to_reg_file[30]~27_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~54_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~54 .lut_mask = 16'h8A80;
defparam \ex_stage|store_rs2_mux|out~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y9_N4
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~55 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~55_combout  = (\ex_stage|store_rs2_mux|out~54_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [30] & !\FB|forwardB~3_combout ))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [30]),
	.datab(\ex_stage|store_rs2_mux|out~54_combout ),
	.datac(gnd),
	.datad(\FB|forwardB~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~55_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~55 .lut_mask = 16'hCCEE;
defparam \ex_stage|store_rs2_mux|out~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y9_N5
dffeas \ex_mem_buffer|MEM_rs2[30] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|store_rs2_mux|out~55_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\EDU|excep_flag~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[30] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y12_N18
cycloneive_lcell_comb \mem_wb_buffer|WB_Data_mem_out~28 (
// Equation(s):
// \mem_wb_buffer|WB_Data_mem_out~28_combout  = (\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a27  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(gnd),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\rst~input_o ),
	.datad(\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_Data_mem_out~28_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out~28 .lut_mask = 16'hF300;
defparam \mem_wb_buffer|WB_Data_mem_out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y12_N19
dffeas \mem_wb_buffer|WB_Data_mem_out[27] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_Data_mem_out~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_Data_mem_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out[27] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_Data_mem_out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y12_N8
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT~28 (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT~28_combout  = (\ex_mem_buffer|MEM_ALU_OUT [27] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\rst~input_o ),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT~28_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT~28 .lut_mask = 16'hB0B0;
defparam \mem_wb_buffer|WB_ALU_OUT~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y12_N9
dffeas \mem_wb_buffer|WB_ALU_OUT[27] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[27] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y12_N10
cycloneive_lcell_comb \wb_stage|wdata_to_reg_file[27]~28 (
// Equation(s):
// \wb_stage|wdata_to_reg_file[27]~28_combout  = (\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_Data_mem_out [27])) # (!\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_ALU_OUT [27])))

	.dataa(gnd),
	.datab(\mem_wb_buffer|WB_Data_mem_out [27]),
	.datac(\mem_wb_buffer|WB_ALU_OUT [27]),
	.datad(\mem_wb_buffer|WB_memread~q ),
	.cin(gnd),
	.combout(\wb_stage|wdata_to_reg_file[27]~28_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|wdata_to_reg_file[27]~28 .lut_mask = 16'hCCF0;
defparam \wb_stage|wdata_to_reg_file[27]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y6_N16
cycloneive_lcell_comb \id_stage|reg_file|reg_file[6][27]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[6][27]~feeder_combout  = \wb_stage|wdata_to_reg_file[27]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|wdata_to_reg_file[27]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[6][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][27]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[6][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y6_N17
dffeas \id_stage|reg_file|reg_file[6][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[6][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y6_N31
dffeas \id_stage|reg_file|reg_file[7][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[27]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N26
cycloneive_lcell_comb \id_stage|reg_file|reg_file[5][27]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[5][27]~feeder_combout  = \wb_stage|wdata_to_reg_file[27]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|wdata_to_reg_file[27]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[5][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][27]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[5][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y8_N27
dffeas \id_stage|reg_file|reg_file[5][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[5][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y10_N11
dffeas \id_stage|reg_file|reg_file[4][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[27]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~606 (
// Equation(s):
// \id_stage|reg_file|rd_data2~606_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[5][27]~q )) # (!\if_id_buffer|ID_rs2_ind [0] & 
// ((\id_stage|reg_file|reg_file[4][27]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[5][27]~q ),
	.datac(\id_stage|reg_file|reg_file[4][27]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~606_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~606 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y6_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~607 (
// Equation(s):
// \id_stage|reg_file|rd_data2~607_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~606_combout  & ((\id_stage|reg_file|reg_file[7][27]~q ))) # (!\id_stage|reg_file|rd_data2~606_combout  & (\id_stage|reg_file|reg_file[6][27]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~606_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[6][27]~q ),
	.datac(\id_stage|reg_file|reg_file[7][27]~q ),
	.datad(\id_stage|reg_file|rd_data2~606_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~607_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~607 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y5_N15
dffeas \id_stage|reg_file|reg_file[1][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[27]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y5_N23
dffeas \id_stage|reg_file|reg_file[2][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[27]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y5_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~608 (
// Equation(s):
// \id_stage|reg_file|rd_data2~608_combout  = (\id_stage|reg_file|rd_data2[0]~16_combout  & (\id_stage|reg_file|rd_data2[0]~17_combout )) # (!\id_stage|reg_file|rd_data2[0]~16_combout  & ((\id_stage|reg_file|rd_data2[0]~17_combout  & 
// ((\id_stage|reg_file|reg_file[2][27]~q ))) # (!\id_stage|reg_file|rd_data2[0]~17_combout  & (\id_stage|reg_file|reg_file[1][27]~q ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[1][27]~q ),
	.datad(\id_stage|reg_file|reg_file[2][27]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~608_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~608 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data2~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y5_N5
dffeas \id_stage|reg_file|reg_file[3][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[27]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y5_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~609 (
// Equation(s):
// \id_stage|reg_file|rd_data2~609_combout  = (\id_stage|reg_file|rd_data2~608_combout  & (((\id_stage|reg_file|reg_file[3][27]~q ) # (!\id_stage|reg_file|rd_data2[0]~16_combout )))) # (!\id_stage|reg_file|rd_data2~608_combout  & 
// (\id_stage|reg_file|rd_data2~607_combout  & ((\id_stage|reg_file|rd_data2[0]~16_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~607_combout ),
	.datab(\id_stage|reg_file|rd_data2~608_combout ),
	.datac(\id_stage|reg_file|reg_file[3][27]~q ),
	.datad(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~609_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~609 .lut_mask = 16'hE2CC;
defparam \id_stage|reg_file|rd_data2~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y8_N29
dffeas \id_stage|reg_file|reg_file[9][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[27]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y8_N1
dffeas \id_stage|reg_file|reg_file[11][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[27]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y7_N29
dffeas \id_stage|reg_file|reg_file[10][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[27]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y7_N7
dffeas \id_stage|reg_file|reg_file[8][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[27]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~604 (
// Equation(s):
// \id_stage|reg_file|rd_data2~604_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|reg_file[10][27]~q )) # (!\if_id_buffer|ID_rs2_ind [1] & 
// ((\id_stage|reg_file|reg_file[8][27]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[10][27]~q ),
	.datac(\id_stage|reg_file|reg_file[8][27]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~604_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~604 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y8_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~605 (
// Equation(s):
// \id_stage|reg_file|rd_data2~605_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~604_combout  & ((\id_stage|reg_file|reg_file[11][27]~q ))) # (!\id_stage|reg_file|rd_data2~604_combout  & (\id_stage|reg_file|reg_file[9][27]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~604_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[9][27]~q ),
	.datac(\id_stage|reg_file|reg_file[11][27]~q ),
	.datad(\id_stage|reg_file|rd_data2~604_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~605_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~605 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y8_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~610 (
// Equation(s):
// \id_stage|reg_file|rd_data2~610_combout  = (\id_stage|reg_file|rd_data2[0]~13_combout  & (((\id_stage|reg_file|rd_data2[0]~10_combout ) # (\id_stage|reg_file|rd_data2~605_combout )))) # (!\id_stage|reg_file|rd_data2[0]~13_combout  & 
// (\id_stage|reg_file|rd_data2~609_combout  & (!\id_stage|reg_file|rd_data2[0]~10_combout )))

	.dataa(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.datab(\id_stage|reg_file|rd_data2~609_combout ),
	.datac(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.datad(\id_stage|reg_file|rd_data2~605_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~610_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~610 .lut_mask = 16'hAEA4;
defparam \id_stage|reg_file|rd_data2~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y12_N27
dffeas \id_stage|reg_file|reg_file[30][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[27]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y12_N9
dffeas \id_stage|reg_file|reg_file[26][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[27]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y12_N17
dffeas \id_stage|reg_file|reg_file[22][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[27]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y12_N23
dffeas \id_stage|reg_file|reg_file[18][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[27]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y12_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~594 (
// Equation(s):
// \id_stage|reg_file|rd_data2~594_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][27]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[18][27]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][27]~q ),
	.datac(\id_stage|reg_file|reg_file[18][27]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~594_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~594 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y12_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~595 (
// Equation(s):
// \id_stage|reg_file|rd_data2~595_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|rd_data2~594_combout  & (\id_stage|reg_file|reg_file[30][27]~q )) # (!\id_stage|reg_file|rd_data2~594_combout  & ((\id_stage|reg_file|reg_file[26][27]~q ))))) 
// # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|rd_data2~594_combout ))))

	.dataa(\id_stage|reg_file|reg_file[30][27]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[26][27]~q ),
	.datad(\id_stage|reg_file|rd_data2~594_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~595_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~595 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data2~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y13_N5
dffeas \id_stage|reg_file|reg_file[27][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[27]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y13_N15
dffeas \id_stage|reg_file|reg_file[31][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[27]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y9_N17
dffeas \id_stage|reg_file|reg_file[23][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[27]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y9_N15
dffeas \id_stage|reg_file|reg_file[19][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[27]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y9_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~601 (
// Equation(s):
// \id_stage|reg_file|rd_data2~601_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[23][27]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[19][27]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[23][27]~q ),
	.datac(\id_stage|reg_file|reg_file[19][27]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~601_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~601 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~602 (
// Equation(s):
// \id_stage|reg_file|rd_data2~602_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|rd_data2~601_combout  & ((\id_stage|reg_file|reg_file[31][27]~q ))) # (!\id_stage|reg_file|rd_data2~601_combout  & (\id_stage|reg_file|reg_file[27][27]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|rd_data2~601_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[27][27]~q ),
	.datac(\id_stage|reg_file|reg_file[31][27]~q ),
	.datad(\id_stage|reg_file|rd_data2~601_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~602_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~602 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y11_N1
dffeas \id_stage|reg_file|reg_file[25][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[27]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y11_N31
dffeas \id_stage|reg_file|reg_file[17][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[27]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y11_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~596 (
// Equation(s):
// \id_stage|reg_file|rd_data2~596_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[25][27]~q )) # (!\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[17][27]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[25][27]~q ),
	.datac(\id_stage|reg_file|reg_file[17][27]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~596_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~596 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y11_N1
dffeas \id_stage|reg_file|reg_file[21][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[27]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y11_N11
dffeas \id_stage|reg_file|reg_file[29][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[27]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~597 (
// Equation(s):
// \id_stage|reg_file|rd_data2~597_combout  = (\id_stage|reg_file|rd_data2~596_combout  & (((\id_stage|reg_file|reg_file[29][27]~q ) # (!\if_id_buffer|ID_rs2_ind [2])))) # (!\id_stage|reg_file|rd_data2~596_combout  & (\id_stage|reg_file|reg_file[21][27]~q  & 
// ((\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\id_stage|reg_file|rd_data2~596_combout ),
	.datab(\id_stage|reg_file|reg_file[21][27]~q ),
	.datac(\id_stage|reg_file|reg_file[29][27]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~597_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~597 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|rd_data2~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y10_N25
dffeas \id_stage|reg_file|reg_file[20][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[27]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y10_N7
dffeas \id_stage|reg_file|reg_file[28][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[27]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y11_N27
dffeas \id_stage|reg_file|reg_file[24][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[27]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y11_N13
dffeas \id_stage|reg_file|reg_file[16][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[27]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y11_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~598 (
// Equation(s):
// \id_stage|reg_file|rd_data2~598_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[24][27]~q )) # (!\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[16][27]~q )))))

	.dataa(\id_stage|reg_file|reg_file[24][27]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[16][27]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~598_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~598 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|rd_data2~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y10_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~599 (
// Equation(s):
// \id_stage|reg_file|rd_data2~599_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|rd_data2~598_combout  & ((\id_stage|reg_file|reg_file[28][27]~q ))) # (!\id_stage|reg_file|rd_data2~598_combout  & (\id_stage|reg_file|reg_file[20][27]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|rd_data2~598_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[20][27]~q ),
	.datac(\id_stage|reg_file|reg_file[28][27]~q ),
	.datad(\id_stage|reg_file|rd_data2~598_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~599_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~599 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y10_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~600 (
// Equation(s):
// \id_stage|reg_file|rd_data2~600_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|rd_data2~597_combout )) # (!\if_id_buffer|ID_rs2_ind [0] 
// & ((\id_stage|reg_file|rd_data2~599_combout )))))

	.dataa(\id_stage|reg_file|rd_data2~597_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\if_id_buffer|ID_rs2_ind [0]),
	.datad(\id_stage|reg_file|rd_data2~599_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~600_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~600 .lut_mask = 16'hE3E0;
defparam \id_stage|reg_file|rd_data2~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y10_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~603 (
// Equation(s):
// \id_stage|reg_file|rd_data2~603_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~600_combout  & ((\id_stage|reg_file|rd_data2~602_combout ))) # (!\id_stage|reg_file|rd_data2~600_combout  & (\id_stage|reg_file|rd_data2~595_combout 
// )))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~600_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~595_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|rd_data2~602_combout ),
	.datad(\id_stage|reg_file|rd_data2~600_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~603_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~603 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y7_N5
dffeas \id_stage|reg_file|reg_file[13][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[27]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y7_N3
dffeas \id_stage|reg_file|reg_file[12][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[27]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~611 (
// Equation(s):
// \id_stage|reg_file|rd_data2~611_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[13][27]~q )) # (!\if_id_buffer|ID_rs2_ind [0] & 
// ((\id_stage|reg_file|reg_file[12][27]~q )))))

	.dataa(\id_stage|reg_file|reg_file[13][27]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[12][27]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~611_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~611 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|rd_data2~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y10_N25
dffeas \id_stage|reg_file|reg_file[14][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[27]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y12_N11
dffeas \id_stage|reg_file|reg_file[15][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\wb_stage|wdata_to_reg_file[27]~28_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y10_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~612 (
// Equation(s):
// \id_stage|reg_file|rd_data2~612_combout  = (\id_stage|reg_file|rd_data2~611_combout  & (((\id_stage|reg_file|reg_file[15][27]~q )) # (!\if_id_buffer|ID_rs2_ind [1]))) # (!\id_stage|reg_file|rd_data2~611_combout  & (\if_id_buffer|ID_rs2_ind [1] & 
// (\id_stage|reg_file|reg_file[14][27]~q )))

	.dataa(\id_stage|reg_file|rd_data2~611_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[14][27]~q ),
	.datad(\id_stage|reg_file|reg_file[15][27]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~612_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~612 .lut_mask = 16'hEA62;
defparam \id_stage|reg_file|rd_data2~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y10_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~613 (
// Equation(s):
// \id_stage|reg_file|rd_data2~613_combout  = (\id_stage|reg_file|rd_data2~610_combout  & (((\id_stage|reg_file|rd_data2~612_combout )) # (!\id_stage|reg_file|rd_data2[0]~10_combout ))) # (!\id_stage|reg_file|rd_data2~610_combout  & 
// (\id_stage|reg_file|rd_data2[0]~10_combout  & (\id_stage|reg_file|rd_data2~603_combout )))

	.dataa(\id_stage|reg_file|rd_data2~610_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.datac(\id_stage|reg_file|rd_data2~603_combout ),
	.datad(\id_stage|reg_file|rd_data2~612_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~613_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~613 .lut_mask = 16'hEA62;
defparam \id_stage|reg_file|rd_data2~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y10_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~614 (
// Equation(s):
// \id_stage|reg_file|rd_data2~614_combout  = (\wb_stage|wdata_to_reg_file[27]~28_combout  & ((\id_stage|reg_file|always2~2_combout ) # ((!\id_stage|reg_file|rd_data2~25_combout  & \id_stage|reg_file|rd_data2~613_combout )))) # 
// (!\wb_stage|wdata_to_reg_file[27]~28_combout  & (!\id_stage|reg_file|rd_data2~25_combout  & ((\id_stage|reg_file|rd_data2~613_combout ))))

	.dataa(\wb_stage|wdata_to_reg_file[27]~28_combout ),
	.datab(\id_stage|reg_file|rd_data2~25_combout ),
	.datac(\id_stage|reg_file|always2~2_combout ),
	.datad(\id_stage|reg_file|rd_data2~613_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~614_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~614 .lut_mask = 16'hB3A0;
defparam \id_stage|reg_file|rd_data2~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y10_N13
dffeas \id_stage|reg_file|rd_data2[27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data2~614_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2[27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y12_N30
cycloneive_lcell_comb \id_ex_buffer|EX_rs2~28 (
// Equation(s):
// \id_ex_buffer|EX_rs2~28_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\id_stage|reg_file|rd_data2 [27] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\id_stage|SDU|id_ex_flush~7_combout ),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\rst~input_o ),
	.datad(\id_stage|reg_file|rd_data2 [27]),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs2~28_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2~28 .lut_mask = 16'hA200;
defparam \id_ex_buffer|EX_rs2~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y12_N31
dffeas \id_ex_buffer|EX_rs2[27] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs2~28_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2[27] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y7_N28
cycloneive_lcell_comb \ex_stage|alu_oper2|out~81 (
// Equation(s):
// \ex_stage|alu_oper2|out~81_combout  = (\ex_stage|alu_oper2|sel2|out~0_combout  & ((\FB|forwardB[0]~8_combout  & ((\wb_stage|wdata_to_reg_file[27]~28_combout ))) # (!\FB|forwardB[0]~8_combout  & (\ex_mem_buffer|MEM_ALU_OUT [27]))))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [27]),
	.datab(\wb_stage|wdata_to_reg_file[27]~28_combout ),
	.datac(\ex_stage|alu_oper2|sel2|out~0_combout ),
	.datad(\FB|forwardB[0]~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~81_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~81 .lut_mask = 16'hC0A0;
defparam \ex_stage|alu_oper2|out~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y7_N6
cycloneive_lcell_comb \ex_stage|alu_oper2|out~82 (
// Equation(s):
// \ex_stage|alu_oper2|out~82_combout  = (\ex_stage|alu_oper2|out~81_combout ) # ((\ex_stage|alu_oper2|out~72_combout ) # ((\id_ex_buffer|EX_rs2 [27] & \FB|forwardB[2]~9_combout )))

	.dataa(\id_ex_buffer|EX_rs2 [27]),
	.datab(\ex_stage|alu_oper2|out~81_combout ),
	.datac(\FB|forwardB[2]~9_combout ),
	.datad(\ex_stage|alu_oper2|out~72_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~82_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~82 .lut_mask = 16'hFFEC;
defparam \ex_stage|alu_oper2|out~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y7_N20
cycloneive_lcell_comb \ex_stage|alu|Mux29~5 (
// Equation(s):
// \ex_stage|alu|Mux29~5_combout  = (\ex_stage|alu_oper2|out~82_combout  & ((\ex_stage|alu|Mux4~3_combout ) # ((\ex_stage|alu_oper1|out [27] & \ex_stage|alu|Mux4~2_combout )))) # (!\ex_stage|alu_oper2|out~82_combout  & (\ex_stage|alu|Mux4~3_combout  & 
// ((\ex_stage|alu_oper1|out [27]) # (!\ex_stage|alu|Mux4~2_combout ))))

	.dataa(\ex_stage|alu_oper2|out~82_combout ),
	.datab(\ex_stage|alu_oper1|out [27]),
	.datac(\ex_stage|alu|Mux4~3_combout ),
	.datad(\ex_stage|alu|Mux4~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux29~5 .lut_mask = 16'hE8F0;
defparam \ex_stage|alu|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y10_N2
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~59 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~59_combout  = (\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu|ShiftLeft0~47_combout ))) # (!\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu|ShiftLeft0~31_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftLeft0~31_combout ),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~47_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~59_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~59 .lut_mask = 16'hFC0C;
defparam \ex_stage|alu|ShiftLeft0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y10_N24
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~70 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~70_combout  = (\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftLeft0~59_combout ))) # (!\ex_stage|alu_oper2|out~41_combout  & (\ex_stage|alu|ShiftLeft0~61_combout ))

	.dataa(\ex_stage|alu|ShiftLeft0~61_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu_oper2|out~41_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~59_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~70_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~70 .lut_mask = 16'hFA0A;
defparam \ex_stage|alu|ShiftLeft0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y10_N12
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~58 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~58_combout  = (\ex_stage|alu|ShiftLeft0~57_combout ) # ((!\ex_stage|alu_oper2|out~35_combout  & \ex_stage|alu|ShiftLeft0~115_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftLeft0~57_combout ),
	.datac(\ex_stage|alu_oper2|out~35_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~115_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~58_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~58 .lut_mask = 16'hCFCC;
defparam \ex_stage|alu|ShiftLeft0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y10_N18
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~71 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~71_combout  = (\ex_stage|alu_oper2|out~38_combout  & (((!\ex_stage|alu_oper2|out~41_combout  & \ex_stage|alu|ShiftLeft0~58_combout )))) # (!\ex_stage|alu_oper2|out~38_combout  & (\ex_stage|alu|ShiftLeft0~70_combout ))

	.dataa(\ex_stage|alu_oper2|out~38_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~70_combout ),
	.datac(\ex_stage|alu_oper2|out~41_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~58_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~71_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~71 .lut_mask = 16'h4E44;
defparam \ex_stage|alu|ShiftLeft0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y11_N14
cycloneive_lcell_comb \ex_stage|alu|Mux6~0 (
// Equation(s):
// \ex_stage|alu|Mux6~0_combout  = (\ex_stage|alu_oper2|out~38_combout ) # (\ex_stage|alu_oper2|out~47_combout )

	.dataa(gnd),
	.datab(\ex_stage|alu_oper2|out~38_combout ),
	.datac(gnd),
	.datad(\ex_stage|alu_oper2|out~47_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux6~0 .lut_mask = 16'hFFCC;
defparam \ex_stage|alu|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y11_N0
cycloneive_lcell_comb \ex_stage|alu|Mux6~1 (
// Equation(s):
// \ex_stage|alu|Mux6~1_combout  = (\ex_stage|alu_oper2|out~47_combout ) # ((\ex_stage|alu_oper2|out~41_combout  & !\ex_stage|alu_oper2|out~38_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper2|out~41_combout ),
	.datac(\ex_stage|alu_oper2|out~38_combout ),
	.datad(\ex_stage|alu_oper2|out~47_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux6~1 .lut_mask = 16'hFF0C;
defparam \ex_stage|alu|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y9_N8
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~107 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~107_combout  = (!\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu_oper1|out [24])) # (!\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu_oper1|out [25])))))

	.dataa(\ex_stage|alu_oper1|out [24]),
	.datab(\ex_stage|alu_oper1|out [25]),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(\ex_stage|alu_oper2|out~35_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~107_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~107 .lut_mask = 16'h00AC;
defparam \ex_stage|alu|ShiftLeft0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y9_N10
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~102 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~102_combout  = (\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu_oper1|out [26])) # (!\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu_oper1|out [27])))

	.dataa(\ex_stage|alu_oper1|out [26]),
	.datab(\ex_stage|alu_oper1|out [27]),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~102_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~102 .lut_mask = 16'hACAC;
defparam \ex_stage|alu|ShiftLeft0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y9_N2
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~108 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~108_combout  = (\ex_stage|alu|ShiftLeft0~107_combout ) # ((\ex_stage|alu_oper2|out~35_combout  & \ex_stage|alu|ShiftLeft0~102_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftLeft0~107_combout ),
	.datac(\ex_stage|alu_oper2|out~35_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~102_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~108_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~108 .lut_mask = 16'hFCCC;
defparam \ex_stage|alu|ShiftLeft0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y10_N12
cycloneive_lcell_comb \ex_stage|alu|Mux29~0 (
// Equation(s):
// \ex_stage|alu|Mux29~0_combout  = (\ex_stage|alu|Mux6~1_combout  & ((\ex_stage|alu|ShiftLeft0~99_combout ) # ((\ex_stage|alu|Mux6~0_combout )))) # (!\ex_stage|alu|Mux6~1_combout  & (((!\ex_stage|alu|Mux6~0_combout  & \ex_stage|alu|ShiftLeft0~108_combout 
// ))))

	.dataa(\ex_stage|alu|ShiftLeft0~99_combout ),
	.datab(\ex_stage|alu|Mux6~1_combout ),
	.datac(\ex_stage|alu|Mux6~0_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~108_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux29~0 .lut_mask = 16'hCBC8;
defparam \ex_stage|alu|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y10_N26
cycloneive_lcell_comb \ex_stage|alu|Mux29~1 (
// Equation(s):
// \ex_stage|alu|Mux29~1_combout  = (\ex_stage|alu|Mux6~0_combout  & ((\ex_stage|alu|Mux29~0_combout  & ((\ex_stage|alu|ShiftLeft0~71_combout ))) # (!\ex_stage|alu|Mux29~0_combout  & (\ex_stage|alu|ShiftLeft0~90_combout )))) # (!\ex_stage|alu|Mux6~0_combout  
// & (((\ex_stage|alu|Mux29~0_combout ))))

	.dataa(\ex_stage|alu|ShiftLeft0~90_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~71_combout ),
	.datac(\ex_stage|alu|Mux6~0_combout ),
	.datad(\ex_stage|alu|Mux29~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux29~1 .lut_mask = 16'hCFA0;
defparam \ex_stage|alu|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y7_N28
cycloneive_lcell_comb \ex_stage|alu|Mux29~2 (
// Equation(s):
// \ex_stage|alu|Mux29~2_combout  = (!\ex_stage|alu|ShiftLeft0~37_combout  & \ex_stage|alu|Mux29~1_combout )

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftLeft0~37_combout ),
	.datac(gnd),
	.datad(\ex_stage|alu|Mux29~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux29~2 .lut_mask = 16'h3300;
defparam \ex_stage|alu|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y7_N12
cycloneive_lcell_comb \ex_stage|alu|Mux29~3 (
// Equation(s):
// \ex_stage|alu|Mux29~3_combout  = (\ex_stage|alu_oper|ALU_OP [1] & (!\ex_stage|alu_oper|ALU_OP [0])) # (!\ex_stage|alu_oper|ALU_OP [1] & ((\ex_stage|alu_oper|ALU_OP [0] & (!\ex_stage|alu_oper1|out [27] & !\ex_stage|alu_oper2|out~82_combout )) # 
// (!\ex_stage|alu_oper|ALU_OP [0] & (\ex_stage|alu_oper1|out [27] $ (\ex_stage|alu_oper2|out~82_combout )))))

	.dataa(\ex_stage|alu_oper|ALU_OP [1]),
	.datab(\ex_stage|alu_oper|ALU_OP [0]),
	.datac(\ex_stage|alu_oper1|out [27]),
	.datad(\ex_stage|alu_oper2|out~82_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux29~3 .lut_mask = 16'h2336;
defparam \ex_stage|alu|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N14
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~66 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~66_combout  = (\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out [28]))) # (!\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper1|out [30]))))

	.dataa(\ex_stage|alu_oper1|out [30]),
	.datab(\ex_stage|alu_oper2|out~32_combout ),
	.datac(\ex_stage|alu_oper2|out~35_combout ),
	.datad(\ex_stage|alu_oper1|out [28]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~66_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~66 .lut_mask = 16'hC808;
defparam \ex_stage|alu|ShiftRight0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N28
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~50 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~50_combout  = (\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper1|out [27])) # (!\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out [29])))

	.dataa(\ex_stage|alu_oper1|out [27]),
	.datab(gnd),
	.datac(\ex_stage|alu_oper2|out~35_combout ),
	.datad(\ex_stage|alu_oper1|out [29]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~50_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~50 .lut_mask = 16'hAFA0;
defparam \ex_stage|alu|ShiftRight0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N24
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~67 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~67_combout  = (\ex_stage|alu|ShiftRight0~66_combout ) # ((!\ex_stage|alu_oper2|out~32_combout  & \ex_stage|alu|ShiftRight0~50_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper2|out~32_combout ),
	.datac(\ex_stage|alu|ShiftRight0~66_combout ),
	.datad(\ex_stage|alu|ShiftRight0~50_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~67_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~67 .lut_mask = 16'hF3F0;
defparam \ex_stage|alu|ShiftRight0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y10_N6
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~87 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~87_combout  = (!\ex_stage|alu_oper2|out~38_combout  & ((\ex_stage|alu_oper2|out~41_combout  & (\ex_stage|alu|ShiftRight0~128_combout )) # (!\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftRight0~67_combout )))))

	.dataa(\ex_stage|alu_oper2|out~38_combout ),
	.datab(\ex_stage|alu_oper2|out~41_combout ),
	.datac(\ex_stage|alu|ShiftRight0~128_combout ),
	.datad(\ex_stage|alu|ShiftRight0~67_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~87_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~87 .lut_mask = 16'h5140;
defparam \ex_stage|alu|ShiftRight0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y7_N18
cycloneive_lcell_comb \ex_stage|alu|Mux29~4 (
// Equation(s):
// \ex_stage|alu|Mux29~4_combout  = (\ex_stage|alu|Mux26~0_combout  & ((\ex_stage|alu|Mux29~3_combout  & (\ex_stage|alu|Mux29~2_combout )) # (!\ex_stage|alu|Mux29~3_combout  & ((\ex_stage|alu|ShiftRight0~87_combout ))))) # (!\ex_stage|alu|Mux26~0_combout  & 
// (((\ex_stage|alu|Mux29~3_combout ))))

	.dataa(\ex_stage|alu|Mux26~0_combout ),
	.datab(\ex_stage|alu|Mux29~2_combout ),
	.datac(\ex_stage|alu|Mux29~3_combout ),
	.datad(\ex_stage|alu|ShiftRight0~87_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux29~4 .lut_mask = 16'hDAD0;
defparam \ex_stage|alu|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y7_N30
cycloneive_lcell_comb \ex_stage|alu|Mux29~6 (
// Equation(s):
// \ex_stage|alu|Mux29~6_combout  = (\ex_stage|alu|Mux4~2_combout  & (\ex_stage|alu|Mux29~5_combout )) # (!\ex_stage|alu|Mux4~2_combout  & ((\ex_stage|alu|Mux29~5_combout  & ((\ex_stage|alu|Mux29~4_combout ))) # (!\ex_stage|alu|Mux29~5_combout  & 
// (\ex_stage|alu|Add0~86_combout ))))

	.dataa(\ex_stage|alu|Mux4~2_combout ),
	.datab(\ex_stage|alu|Mux29~5_combout ),
	.datac(\ex_stage|alu|Add0~86_combout ),
	.datad(\ex_stage|alu|Mux29~4_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux29~6 .lut_mask = 16'hDC98;
defparam \ex_stage|alu|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y12_N26
cycloneive_lcell_comb \ex_stage|alu|Mux29~7 (
// Equation(s):
// \ex_stage|alu|Mux29~7_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & \ex_stage|alu|Mux29~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [3]),
	.datad(\ex_stage|alu|Mux29~6_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux29~7 .lut_mask = 16'h0F00;
defparam \ex_stage|alu|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y12_N6
cycloneive_lcell_comb \ex_stage|alu|res[27] (
// Equation(s):
// \ex_stage|alu|res [27] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|Mux29~7_combout ))) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|res [27]))

	.dataa(\ex_stage|alu|res [27]),
	.datab(gnd),
	.datac(\ex_stage|alu|Mux29~7_combout ),
	.datad(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ex_stage|alu|res [27]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[27] .lut_mask = 16'hF0AA;
defparam \ex_stage|alu|res[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y12_N4
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT~28 (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT~28_combout  = (\ex_stage|alu|res [27] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(gnd),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\rst~input_o ),
	.datad(\ex_stage|alu|res [27]),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT~28_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT~28 .lut_mask = 16'hF300;
defparam \ex_mem_buffer|MEM_ALU_OUT~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y12_N5
dffeas \ex_mem_buffer|MEM_ALU_OUT[27] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_ALU_OUT~28_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[27] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y8_N30
cycloneive_lcell_comb \id_ex_buffer|EX_PC~28 (
// Equation(s):
// \id_ex_buffer|EX_PC~28_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\if_id_buffer|ID_PC [27] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\id_stage|SDU|id_ex_flush~7_combout ),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\rst~input_o ),
	.datad(\if_id_buffer|ID_PC [27]),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_PC~28_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_PC~28 .lut_mask = 16'hA200;
defparam \id_ex_buffer|EX_PC~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y8_N31
dffeas \id_ex_buffer|EX_PC[27] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PC~28_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PC [27]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PC[27] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PC[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y7_N2
cycloneive_lcell_comb \ex_stage|alu_oper1|out~56 (
// Equation(s):
// \ex_stage|alu_oper1|out~56_combout  = (\FA|Equal0~3_combout  & (\id_ex_buffer|EX_opcode [0] & (\id_ex_buffer|EX_PC [27] & \FA|Equal0~2_combout )))

	.dataa(\FA|Equal0~3_combout ),
	.datab(\id_ex_buffer|EX_opcode [0]),
	.datac(\id_ex_buffer|EX_PC [27]),
	.datad(\FA|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out~56_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out~56 .lut_mask = 16'h8000;
defparam \ex_stage|alu_oper1|out~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~611 (
// Equation(s):
// \id_stage|reg_file|rd_data1~611_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1]) # ((\id_stage|reg_file|reg_file[13][27]~q )))) # (!\if_id_buffer|ID_rs1_ind [0] & (!\if_id_buffer|ID_rs1_ind [1] & 
// ((\id_stage|reg_file|reg_file[12][27]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[13][27]~q ),
	.datad(\id_stage|reg_file|reg_file[12][27]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~611_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~611 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|rd_data1~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~612 (
// Equation(s):
// \id_stage|reg_file|rd_data1~612_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~611_combout  & (\id_stage|reg_file|reg_file[15][27]~q )) # (!\id_stage|reg_file|rd_data1~611_combout  & ((\id_stage|reg_file|reg_file[14][27]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|rd_data1~611_combout ))))

	.dataa(\id_stage|reg_file|reg_file[15][27]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|rd_data1~611_combout ),
	.datad(\id_stage|reg_file|reg_file[14][27]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~612_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~612 .lut_mask = 16'hBCB0;
defparam \id_stage|reg_file|rd_data1~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~606 (
// Equation(s):
// \id_stage|reg_file|rd_data1~606_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|reg_file[5][27]~q )) # (!\if_id_buffer|ID_rs1_ind [0] & 
// ((\id_stage|reg_file|reg_file[4][27]~q )))))

	.dataa(\id_stage|reg_file|reg_file[5][27]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\if_id_buffer|ID_rs1_ind [0]),
	.datad(\id_stage|reg_file|reg_file[4][27]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~606_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~606 .lut_mask = 16'hE3E0;
defparam \id_stage|reg_file|rd_data1~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~607 (
// Equation(s):
// \id_stage|reg_file|rd_data1~607_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~606_combout  & ((\id_stage|reg_file|reg_file[7][27]~q ))) # (!\id_stage|reg_file|rd_data1~606_combout  & (\id_stage|reg_file|reg_file[6][27]~q )))) # 
// (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|rd_data1~606_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[6][27]~q ),
	.datac(\id_stage|reg_file|rd_data1~606_combout ),
	.datad(\id_stage|reg_file|reg_file[7][27]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~607_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~607 .lut_mask = 16'hF858;
defparam \id_stage|reg_file|rd_data1~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y5_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~608 (
// Equation(s):
// \id_stage|reg_file|rd_data1~608_combout  = (\id_stage|reg_file|rd_data1[16]~14_combout  & (((\id_stage|reg_file|reg_file[2][27]~q ) # (\id_stage|reg_file|rd_data1[16]~17_combout )))) # (!\id_stage|reg_file|rd_data1[16]~14_combout  & 
// (\id_stage|reg_file|reg_file[1][27]~q  & ((!\id_stage|reg_file|rd_data1[16]~17_combout ))))

	.dataa(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.datab(\id_stage|reg_file|reg_file[1][27]~q ),
	.datac(\id_stage|reg_file|reg_file[2][27]~q ),
	.datad(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~608_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~608 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y5_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~609 (
// Equation(s):
// \id_stage|reg_file|rd_data1~609_combout  = (\id_stage|reg_file|rd_data1~608_combout  & (((\id_stage|reg_file|reg_file[3][27]~q ) # (!\id_stage|reg_file|rd_data1[16]~17_combout )))) # (!\id_stage|reg_file|rd_data1~608_combout  & 
// (\id_stage|reg_file|rd_data1~607_combout  & ((\id_stage|reg_file|rd_data1[16]~17_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~607_combout ),
	.datab(\id_stage|reg_file|reg_file[3][27]~q ),
	.datac(\id_stage|reg_file|rd_data1~608_combout ),
	.datad(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~609_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~609 .lut_mask = 16'hCAF0;
defparam \id_stage|reg_file|rd_data1~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y7_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~604 (
// Equation(s):
// \id_stage|reg_file|rd_data1~604_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|reg_file[10][27]~q ) # (\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[8][27]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[8][27]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[10][27]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~604_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~604 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y8_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~605 (
// Equation(s):
// \id_stage|reg_file|rd_data1~605_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~604_combout  & (\id_stage|reg_file|reg_file[11][27]~q )) # (!\id_stage|reg_file|rd_data1~604_combout  & ((\id_stage|reg_file|reg_file[9][27]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|rd_data1~604_combout ))))

	.dataa(\id_stage|reg_file|reg_file[11][27]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[9][27]~q ),
	.datad(\id_stage|reg_file|rd_data1~604_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~605_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~605 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~610 (
// Equation(s):
// \id_stage|reg_file|rd_data1~610_combout  = (\id_stage|reg_file|rd_data1[16]~2_combout  & (((\id_stage|reg_file|rd_data1[16]~13_combout ) # (\id_stage|reg_file|rd_data1~605_combout )))) # (!\id_stage|reg_file|rd_data1[16]~2_combout  & 
// (\id_stage|reg_file|rd_data1~609_combout  & (!\id_stage|reg_file|rd_data1[16]~13_combout )))

	.dataa(\id_stage|reg_file|rd_data1~609_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datac(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.datad(\id_stage|reg_file|rd_data1~605_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~610_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~610 .lut_mask = 16'hCEC2;
defparam \id_stage|reg_file|rd_data1~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y9_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~601 (
// Equation(s):
// \id_stage|reg_file|rd_data1~601_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[23][27]~q ))) # (!\if_id_buffer|ID_rs1_ind [2] 
// & (\id_stage|reg_file|reg_file[19][27]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[19][27]~q ),
	.datac(\id_stage|reg_file|reg_file[23][27]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~601_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~601 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~602 (
// Equation(s):
// \id_stage|reg_file|rd_data1~602_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|rd_data1~601_combout  & (\id_stage|reg_file|reg_file[31][27]~q )) # (!\id_stage|reg_file|rd_data1~601_combout  & ((\id_stage|reg_file|reg_file[27][27]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|rd_data1~601_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[31][27]~q ),
	.datac(\id_stage|reg_file|reg_file[27][27]~q ),
	.datad(\id_stage|reg_file|rd_data1~601_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~602_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~602 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data1~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y12_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~594 (
// Equation(s):
// \id_stage|reg_file|rd_data1~594_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[22][27]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[18][27]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[18][27]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[22][27]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~594_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~594 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y12_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~595 (
// Equation(s):
// \id_stage|reg_file|rd_data1~595_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|rd_data1~594_combout  & ((\id_stage|reg_file|reg_file[30][27]~q ))) # (!\id_stage|reg_file|rd_data1~594_combout  & (\id_stage|reg_file|reg_file[26][27]~q )))) 
// # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|rd_data1~594_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[26][27]~q ),
	.datac(\id_stage|reg_file|reg_file[30][27]~q ),
	.datad(\id_stage|reg_file|rd_data1~594_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~595_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~595 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data1~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y11_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~598 (
// Equation(s):
// \id_stage|reg_file|rd_data1~598_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[24][27]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[16][27]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[16][27]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[24][27]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~598_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~598 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y10_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~599 (
// Equation(s):
// \id_stage|reg_file|rd_data1~599_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|rd_data1~598_combout  & (\id_stage|reg_file|reg_file[28][27]~q )) # (!\id_stage|reg_file|rd_data1~598_combout  & ((\id_stage|reg_file|reg_file[20][27]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|rd_data1~598_combout ))))

	.dataa(\id_stage|reg_file|reg_file[28][27]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[20][27]~q ),
	.datad(\id_stage|reg_file|rd_data1~598_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~599_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~599 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y11_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~596 (
// Equation(s):
// \id_stage|reg_file|rd_data1~596_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[25][27]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[17][27]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[17][27]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[25][27]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~596_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~596 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~597 (
// Equation(s):
// \id_stage|reg_file|rd_data1~597_combout  = (\id_stage|reg_file|rd_data1~596_combout  & ((\id_stage|reg_file|reg_file[29][27]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|rd_data1~596_combout  & (((\id_stage|reg_file|reg_file[21][27]~q  
// & \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[29][27]~q ),
	.datab(\id_stage|reg_file|rd_data1~596_combout ),
	.datac(\id_stage|reg_file|reg_file[21][27]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~597_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~597 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|rd_data1~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~600 (
// Equation(s):
// \id_stage|reg_file|rd_data1~600_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1]) # ((\id_stage|reg_file|rd_data1~597_combout )))) # (!\if_id_buffer|ID_rs1_ind [0] & (!\if_id_buffer|ID_rs1_ind [1] & 
// (\id_stage|reg_file|rd_data1~599_combout )))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|rd_data1~599_combout ),
	.datad(\id_stage|reg_file|rd_data1~597_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~600_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~600 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|rd_data1~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~603 (
// Equation(s):
// \id_stage|reg_file|rd_data1~603_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~600_combout  & (\id_stage|reg_file|rd_data1~602_combout )) # (!\id_stage|reg_file|rd_data1~600_combout  & ((\id_stage|reg_file|rd_data1~595_combout 
// ))))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|rd_data1~600_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~602_combout ),
	.datab(\id_stage|reg_file|rd_data1~595_combout ),
	.datac(\if_id_buffer|ID_rs1_ind [1]),
	.datad(\id_stage|reg_file|rd_data1~600_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~603_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~603 .lut_mask = 16'hAFC0;
defparam \id_stage|reg_file|rd_data1~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~613 (
// Equation(s):
// \id_stage|reg_file|rd_data1~613_combout  = (\id_stage|reg_file|rd_data1[16]~13_combout  & ((\id_stage|reg_file|rd_data1~610_combout  & (\id_stage|reg_file|rd_data1~612_combout )) # (!\id_stage|reg_file|rd_data1~610_combout  & 
// ((\id_stage|reg_file|rd_data1~603_combout ))))) # (!\id_stage|reg_file|rd_data1[16]~13_combout  & (((\id_stage|reg_file|rd_data1~610_combout ))))

	.dataa(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.datab(\id_stage|reg_file|rd_data1~612_combout ),
	.datac(\id_stage|reg_file|rd_data1~610_combout ),
	.datad(\id_stage|reg_file|rd_data1~603_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~613_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~613 .lut_mask = 16'hDAD0;
defparam \id_stage|reg_file|rd_data1~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~614 (
// Equation(s):
// \id_stage|reg_file|rd_data1~614_combout  = (\id_stage|reg_file|always1~2_combout  & ((\wb_stage|wdata_to_reg_file[27]~28_combout ) # ((!\id_stage|reg_file|rd_data1~25_combout  & \id_stage|reg_file|rd_data1~613_combout )))) # 
// (!\id_stage|reg_file|always1~2_combout  & (((!\id_stage|reg_file|rd_data1~25_combout  & \id_stage|reg_file|rd_data1~613_combout ))))

	.dataa(\id_stage|reg_file|always1~2_combout ),
	.datab(\wb_stage|wdata_to_reg_file[27]~28_combout ),
	.datac(\id_stage|reg_file|rd_data1~25_combout ),
	.datad(\id_stage|reg_file|rd_data1~613_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~614_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~614 .lut_mask = 16'h8F88;
defparam \id_stage|reg_file|rd_data1~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y7_N19
dffeas \id_stage|reg_file|rd_data1[27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data1~614_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1[27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N20
cycloneive_lcell_comb \id_ex_buffer|EX_rs1~28 (
// Equation(s):
// \id_ex_buffer|EX_rs1~28_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\id_stage|reg_file|rd_data1 [27] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\id_stage|SDU|id_ex_flush~7_combout ),
	.datac(\rst~input_o ),
	.datad(\id_stage|reg_file|rd_data1 [27]),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs1~28_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1~28 .lut_mask = 16'hC400;
defparam \id_ex_buffer|EX_rs1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y7_N21
dffeas \id_ex_buffer|EX_rs1[27] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs1~28_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1[27] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y7_N24
cycloneive_lcell_comb \ex_stage|alu_oper1|out[27]~57 (
// Equation(s):
// \ex_stage|alu_oper1|out[27]~57_combout  = (\ex_stage|alu_oper1|sel1|out[21]~8_combout  & ((\FA|forwardA~7_combout  & (\id_ex_buffer|EX_rs1 [27])) # (!\FA|forwardA~7_combout  & ((\wb_stage|wdata_to_reg_file[27]~28_combout )))))

	.dataa(\ex_stage|alu_oper1|sel1|out[21]~8_combout ),
	.datab(\id_ex_buffer|EX_rs1 [27]),
	.datac(\FA|forwardA~7_combout ),
	.datad(\wb_stage|wdata_to_reg_file[27]~28_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out[27]~57_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[27]~57 .lut_mask = 16'h8A80;
defparam \ex_stage|alu_oper1|out[27]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y7_N26
cycloneive_lcell_comb \ex_stage|alu_oper1|out[27] (
// Equation(s):
// \ex_stage|alu_oper1|out [27] = (\ex_stage|alu_oper1|out~56_combout ) # ((\ex_stage|alu_oper1|out[27]~57_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [27] & !\ex_stage|alu_oper1|sel1|out[21]~9_combout )))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [27]),
	.datab(\ex_stage|alu_oper1|out~56_combout ),
	.datac(\ex_stage|alu_oper1|sel1|out[21]~9_combout ),
	.datad(\ex_stage|alu_oper1|out[27]~57_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out [27]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[27] .lut_mask = 16'hFFCE;
defparam \ex_stage|alu_oper1|out[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y8_N30
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~119 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~119_combout  = (\ex_stage|alu_oper2|out~35_combout  & (((\ex_stage|alu_oper1|out[25]~62_combout ) # (\ex_stage|alu_oper1|out[25]~63_combout )))) # (!\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper1|out [27]))

	.dataa(\ex_stage|alu_oper1|out [27]),
	.datab(\ex_stage|alu_oper2|out~35_combout ),
	.datac(\ex_stage|alu_oper1|out[25]~62_combout ),
	.datad(\ex_stage|alu_oper1|out[25]~63_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~119_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~119 .lut_mask = 16'hEEE2;
defparam \ex_stage|alu|ShiftRight0~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N22
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~24 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~24_combout  = (\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper1|out [24])) # (!\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out [26])))

	.dataa(\ex_stage|alu_oper1|out [24]),
	.datab(gnd),
	.datac(\ex_stage|alu_oper1|out [26]),
	.datad(\ex_stage|alu_oper2|out~35_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~24_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~24 .lut_mask = 16'hAAF0;
defparam \ex_stage|alu|ShiftRight0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y8_N12
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~25 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~25_combout  = (\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu|ShiftRight0~119_combout )) # (!\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu|ShiftRight0~24_combout )))

	.dataa(\ex_stage|alu|ShiftRight0~119_combout ),
	.datab(\ex_stage|alu|ShiftRight0~24_combout ),
	.datac(gnd),
	.datad(\ex_stage|alu_oper2|out~32_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~25_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~25 .lut_mask = 16'hAACC;
defparam \ex_stage|alu|ShiftRight0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y8_N14
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~79 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~79_combout  = (!\ex_stage|alu_oper2|out~38_combout  & ((\ex_stage|alu_oper2|out~41_combout  & (\ex_stage|alu|ShiftRight0~78_combout )) # (!\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftRight0~25_combout )))))

	.dataa(\ex_stage|alu_oper2|out~41_combout ),
	.datab(\ex_stage|alu|ShiftRight0~78_combout ),
	.datac(\ex_stage|alu_oper2|out~38_combout ),
	.datad(\ex_stage|alu|ShiftRight0~25_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~79_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~79 .lut_mask = 16'h0D08;
defparam \ex_stage|alu|ShiftRight0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y10_N16
cycloneive_lcell_comb \ex_stage|alu|Mux26~4 (
// Equation(s):
// \ex_stage|alu|Mux26~4_combout  = (\ex_stage|alu_oper2|out~87_combout  & (!\ex_stage|alu_oper|ALU_OP [0] & ((\ex_stage|alu_oper|ALU_OP [1]) # (!\ex_stage|alu_oper1|out [24])))) # (!\ex_stage|alu_oper2|out~87_combout  & (\ex_stage|alu_oper|ALU_OP [0] $ 
// (((\ex_stage|alu_oper1|out [24]) # (\ex_stage|alu_oper|ALU_OP [1])))))

	.dataa(\ex_stage|alu_oper2|out~87_combout ),
	.datab(\ex_stage|alu_oper|ALU_OP [0]),
	.datac(\ex_stage|alu_oper1|out [24]),
	.datad(\ex_stage|alu_oper|ALU_OP [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux26~4 .lut_mask = 16'h3316;
defparam \ex_stage|alu|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y11_N12
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~118 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~118_combout  = (\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out[20]~40_combout ) # ((\ex_stage|alu_oper1|out[20]~41_combout )))) # (!\ex_stage|alu_oper2|out~35_combout  & (((\ex_stage|alu_oper1|out [18]))))

	.dataa(\ex_stage|alu_oper2|out~35_combout ),
	.datab(\ex_stage|alu_oper1|out[20]~40_combout ),
	.datac(\ex_stage|alu_oper1|out[20]~41_combout ),
	.datad(\ex_stage|alu_oper1|out [18]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~118_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~118 .lut_mask = 16'hFDA8;
defparam \ex_stage|alu|ShiftLeft0~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y11_N14
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~91 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~91_combout  = (\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu|ShiftLeft0~88_combout )) # (!\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu|ShiftLeft0~118_combout )))

	.dataa(\ex_stage|alu_oper2|out~32_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|ShiftLeft0~88_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~118_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~91_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~91 .lut_mask = 16'hF5A0;
defparam \ex_stage|alu|ShiftLeft0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y11_N8
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~67 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~67_combout  = (\ex_stage|alu_oper2|out~38_combout  & (\ex_stage|alu|ShiftLeft0~65_combout  & ((\ex_stage|alu_oper1|out [0])))) # (!\ex_stage|alu_oper2|out~38_combout  & (((\ex_stage|alu|ShiftLeft0~66_combout ))))

	.dataa(\ex_stage|alu_oper2|out~38_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~65_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~66_combout ),
	.datad(\ex_stage|alu_oper1|out [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~67_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~67 .lut_mask = 16'hD850;
defparam \ex_stage|alu|ShiftLeft0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N0
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~104 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~104_combout  = (\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper1|out [24])) # (!\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out [22])))

	.dataa(\ex_stage|alu_oper1|out [24]),
	.datab(gnd),
	.datac(\ex_stage|alu_oper1|out [22]),
	.datad(\ex_stage|alu_oper2|out~35_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~104_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~104 .lut_mask = 16'hAAF0;
defparam \ex_stage|alu|ShiftLeft0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y11_N28
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~113 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~113_combout  = (\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu|ShiftLeft0~98_combout )) # (!\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu|ShiftLeft0~104_combout )))

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftLeft0~98_combout ),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~104_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~113_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~113 .lut_mask = 16'hCFC0;
defparam \ex_stage|alu|ShiftLeft0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y11_N0
cycloneive_lcell_comb \ex_stage|alu|Mux26~1 (
// Equation(s):
// \ex_stage|alu|Mux26~1_combout  = (\ex_stage|alu|Mux6~0_combout  & ((\ex_stage|alu|Mux6~1_combout ) # ((\ex_stage|alu|ShiftLeft0~81_combout )))) # (!\ex_stage|alu|Mux6~0_combout  & (!\ex_stage|alu|Mux6~1_combout  & ((\ex_stage|alu|ShiftLeft0~113_combout 
// ))))

	.dataa(\ex_stage|alu|Mux6~0_combout ),
	.datab(\ex_stage|alu|Mux6~1_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~81_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~113_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux26~1 .lut_mask = 16'hB9A8;
defparam \ex_stage|alu|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y11_N10
cycloneive_lcell_comb \ex_stage|alu|Mux26~2 (
// Equation(s):
// \ex_stage|alu|Mux26~2_combout  = (\ex_stage|alu|Mux6~1_combout  & ((\ex_stage|alu|Mux26~1_combout  & ((\ex_stage|alu|ShiftLeft0~67_combout ))) # (!\ex_stage|alu|Mux26~1_combout  & (\ex_stage|alu|ShiftLeft0~91_combout )))) # (!\ex_stage|alu|Mux6~1_combout  
// & (((\ex_stage|alu|Mux26~1_combout ))))

	.dataa(\ex_stage|alu|ShiftLeft0~91_combout ),
	.datab(\ex_stage|alu|Mux6~1_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~67_combout ),
	.datad(\ex_stage|alu|Mux26~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux26~2 .lut_mask = 16'hF388;
defparam \ex_stage|alu|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y10_N18
cycloneive_lcell_comb \ex_stage|alu|Mux26~3 (
// Equation(s):
// \ex_stage|alu|Mux26~3_combout  = (!\ex_stage|alu|ShiftLeft0~37_combout  & \ex_stage|alu|Mux26~2_combout )

	.dataa(\ex_stage|alu|ShiftLeft0~37_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_stage|alu|Mux26~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux26~3 .lut_mask = 16'h5500;
defparam \ex_stage|alu|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y10_N14
cycloneive_lcell_comb \ex_stage|alu|Mux26~5 (
// Equation(s):
// \ex_stage|alu|Mux26~5_combout  = (\ex_stage|alu|Mux26~4_combout  & (((\ex_stage|alu|Mux26~3_combout ) # (!\ex_stage|alu|Mux26~0_combout )))) # (!\ex_stage|alu|Mux26~4_combout  & (\ex_stage|alu|ShiftRight0~79_combout  & (\ex_stage|alu|Mux26~0_combout )))

	.dataa(\ex_stage|alu|ShiftRight0~79_combout ),
	.datab(\ex_stage|alu|Mux26~4_combout ),
	.datac(\ex_stage|alu|Mux26~0_combout ),
	.datad(\ex_stage|alu|Mux26~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux26~5 .lut_mask = 16'hEC2C;
defparam \ex_stage|alu|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y10_N24
cycloneive_lcell_comb \ex_stage|alu|Mux26~6 (
// Equation(s):
// \ex_stage|alu|Mux26~6_combout  = (\ex_stage|alu_oper2|out~87_combout  & ((\ex_stage|alu|Mux4~3_combout ) # ((\ex_stage|alu|Mux4~2_combout  & \ex_stage|alu_oper1|out [24])))) # (!\ex_stage|alu_oper2|out~87_combout  & (\ex_stage|alu|Mux4~3_combout  & 
// ((\ex_stage|alu_oper1|out [24]) # (!\ex_stage|alu|Mux4~2_combout ))))

	.dataa(\ex_stage|alu_oper2|out~87_combout ),
	.datab(\ex_stage|alu|Mux4~2_combout ),
	.datac(\ex_stage|alu_oper1|out [24]),
	.datad(\ex_stage|alu|Mux4~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux26~6 .lut_mask = 16'hFB80;
defparam \ex_stage|alu|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y10_N30
cycloneive_lcell_comb \ex_stage|alu|Mux26~7 (
// Equation(s):
// \ex_stage|alu|Mux26~7_combout  = (\ex_stage|alu|Mux4~2_combout  & (((\ex_stage|alu|Mux26~6_combout )))) # (!\ex_stage|alu|Mux4~2_combout  & ((\ex_stage|alu|Mux26~6_combout  & ((\ex_stage|alu|Mux26~5_combout ))) # (!\ex_stage|alu|Mux26~6_combout  & 
// (\ex_stage|alu|Add0~80_combout ))))

	.dataa(\ex_stage|alu|Add0~80_combout ),
	.datab(\ex_stage|alu|Mux4~2_combout ),
	.datac(\ex_stage|alu|Mux26~5_combout ),
	.datad(\ex_stage|alu|Mux26~6_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux26~7 .lut_mask = 16'hFC22;
defparam \ex_stage|alu|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y9_N14
cycloneive_lcell_comb \ex_stage|alu|Mux26~8 (
// Equation(s):
// \ex_stage|alu|Mux26~8_combout  = (\ex_stage|alu|Mux26~7_combout  & !\ex_stage|alu_oper|ALU_OP [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu|Mux26~7_combout ),
	.datad(\ex_stage|alu_oper|ALU_OP [3]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux26~8 .lut_mask = 16'h00F0;
defparam \ex_stage|alu|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y9_N2
cycloneive_lcell_comb \ex_stage|alu|res[24] (
// Equation(s):
// \ex_stage|alu|res [24] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux26~8_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [24])))

	.dataa(gnd),
	.datab(\ex_stage|alu|Mux26~8_combout ),
	.datac(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.datad(\ex_stage|alu|res [24]),
	.cin(gnd),
	.combout(\ex_stage|alu|res [24]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[24] .lut_mask = 16'hCFC0;
defparam \ex_stage|alu|res[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y9_N30
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT~30 (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT~30_combout  = (\ex_stage|alu|res [24] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\ex_stage|alu|res [24]),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT~30_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT~30 .lut_mask = 16'hCF00;
defparam \ex_mem_buffer|MEM_ALU_OUT~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y9_N31
dffeas \ex_mem_buffer|MEM_ALU_OUT[24] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_ALU_OUT~30_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[24] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y9_N28
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~60 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~60_combout  = (\FB|forwardB~3_combout  & ((\FB|forwardB~7_combout  & (\id_ex_buffer|EX_rs2 [24])) # (!\FB|forwardB~7_combout  & ((\wb_stage|wdata_to_reg_file[24]~30_combout )))))

	.dataa(\FB|forwardB~3_combout ),
	.datab(\FB|forwardB~7_combout ),
	.datac(\id_ex_buffer|EX_rs2 [24]),
	.datad(\wb_stage|wdata_to_reg_file[24]~30_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~60_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~60 .lut_mask = 16'hA280;
defparam \ex_stage|store_rs2_mux|out~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y9_N8
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~61 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~61_combout  = (\ex_stage|store_rs2_mux|out~60_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [24] & !\FB|forwardB~3_combout ))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [24]),
	.datab(\ex_stage|store_rs2_mux|out~60_combout ),
	.datac(gnd),
	.datad(\FB|forwardB~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~61_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~61 .lut_mask = 16'hCCEE;
defparam \ex_stage|store_rs2_mux|out~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y9_N9
dffeas \ex_mem_buffer|MEM_rs2[24] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|store_rs2_mux|out~61_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\EDU|excep_flag~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[24] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y9_N10
cycloneive_lcell_comb \mem_wb_buffer|WB_Data_mem_out~30 (
// Equation(s):
// \mem_wb_buffer|WB_Data_mem_out~30_combout  = (\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a24~portadataout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_Data_mem_out~30_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out~30 .lut_mask = 16'hCF00;
defparam \mem_wb_buffer|WB_Data_mem_out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y9_N11
dffeas \mem_wb_buffer|WB_Data_mem_out[24] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_Data_mem_out~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_Data_mem_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out[24] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_Data_mem_out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y9_N20
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT~30 (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT~30_combout  = (\ex_mem_buffer|MEM_ALU_OUT [24] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\rst~input_o ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT~30_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT~30 .lut_mask = 16'hD0D0;
defparam \mem_wb_buffer|WB_ALU_OUT~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y9_N21
dffeas \mem_wb_buffer|WB_ALU_OUT[24] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[24] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y9_N6
cycloneive_lcell_comb \wb_stage|wdata_to_reg_file[24]~30 (
// Equation(s):
// \wb_stage|wdata_to_reg_file[24]~30_combout  = (\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_Data_mem_out [24])) # (!\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_ALU_OUT [24])))

	.dataa(\mem_wb_buffer|WB_Data_mem_out [24]),
	.datab(\mem_wb_buffer|WB_ALU_OUT [24]),
	.datac(gnd),
	.datad(\mem_wb_buffer|WB_memread~q ),
	.cin(gnd),
	.combout(\wb_stage|wdata_to_reg_file[24]~30_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|wdata_to_reg_file[24]~30 .lut_mask = 16'hAACC;
defparam \wb_stage|wdata_to_reg_file[24]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~653 (
// Equation(s):
// \id_stage|reg_file|rd_data2~653_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|reg_file[14][24]~q )) # (!\if_id_buffer|ID_rs2_ind [1] & 
// ((\id_stage|reg_file|reg_file[12][24]~q )))))

	.dataa(\id_stage|reg_file|reg_file[14][24]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[12][24]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~653_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~653 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|rd_data2~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~654 (
// Equation(s):
// \id_stage|reg_file|rd_data2~654_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~653_combout  & (\id_stage|reg_file|reg_file[15][24]~q )) # (!\id_stage|reg_file|rd_data2~653_combout  & ((\id_stage|reg_file|reg_file[13][24]~q ))))) 
// # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~653_combout ))))

	.dataa(\id_stage|reg_file|reg_file[15][24]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[13][24]~q ),
	.datad(\id_stage|reg_file|rd_data2~653_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~654_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~654 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data2~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~636 (
// Equation(s):
// \id_stage|reg_file|rd_data2~636_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1]) # ((\id_stage|reg_file|reg_file[9][24]~q )))) # (!\if_id_buffer|ID_rs2_ind [0] & (!\if_id_buffer|ID_rs2_ind [1] & 
// (\id_stage|reg_file|reg_file[8][24]~q )))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[8][24]~q ),
	.datad(\id_stage|reg_file|reg_file[9][24]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~636_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~636 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|rd_data2~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y9_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~637 (
// Equation(s):
// \id_stage|reg_file|rd_data2~637_combout  = (\id_stage|reg_file|rd_data2~636_combout  & ((\id_stage|reg_file|reg_file[11][24]~q ) # ((!\if_id_buffer|ID_rs2_ind [1])))) # (!\id_stage|reg_file|rd_data2~636_combout  & (((\id_stage|reg_file|reg_file[10][24]~q  
// & \if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\id_stage|reg_file|reg_file[11][24]~q ),
	.datab(\id_stage|reg_file|rd_data2~636_combout ),
	.datac(\id_stage|reg_file|reg_file[10][24]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~637_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~637 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|rd_data2~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y11_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~645 (
// Equation(s):
// \id_stage|reg_file|rd_data2~645_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[23][24]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[19][24]~q )))))

	.dataa(\id_stage|reg_file|reg_file[23][24]~q ),
	.datab(\id_stage|reg_file|reg_file[19][24]~q ),
	.datac(\if_id_buffer|ID_rs2_ind [3]),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~645_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~645 .lut_mask = 16'hFA0C;
defparam \id_stage|reg_file|rd_data2~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y11_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~646 (
// Equation(s):
// \id_stage|reg_file|rd_data2~646_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|rd_data2~645_combout  & ((\id_stage|reg_file|reg_file[31][24]~q ))) # (!\id_stage|reg_file|rd_data2~645_combout  & (\id_stage|reg_file|reg_file[27][24]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|rd_data2~645_combout ))))

	.dataa(\id_stage|reg_file|reg_file[27][24]~q ),
	.datab(\id_stage|reg_file|reg_file[31][24]~q ),
	.datac(\if_id_buffer|ID_rs2_ind [3]),
	.datad(\id_stage|reg_file|rd_data2~645_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~646_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~646 .lut_mask = 16'hCFA0;
defparam \id_stage|reg_file|rd_data2~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y9_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~642 (
// Equation(s):
// \id_stage|reg_file|rd_data2~642_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2]) # ((\id_stage|reg_file|reg_file[24][24]~q )))) # (!\if_id_buffer|ID_rs2_ind [3] & (!\if_id_buffer|ID_rs2_ind [2] & 
// (\id_stage|reg_file|reg_file[16][24]~q )))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[16][24]~q ),
	.datad(\id_stage|reg_file|reg_file[24][24]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~642_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~642 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|rd_data2~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y11_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~643 (
// Equation(s):
// \id_stage|reg_file|rd_data2~643_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|rd_data2~642_combout  & (\id_stage|reg_file|reg_file[28][24]~q )) # (!\id_stage|reg_file|rd_data2~642_combout  & ((\id_stage|reg_file|reg_file[20][24]~q ))))) 
// # (!\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|rd_data2~642_combout ))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|rd_data2~642_combout ),
	.datac(\id_stage|reg_file|reg_file[28][24]~q ),
	.datad(\id_stage|reg_file|reg_file[20][24]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~643_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~643 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|rd_data2~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y12_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~640 (
// Equation(s):
// \id_stage|reg_file|rd_data2~640_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][24]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[18][24]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][24]~q ),
	.datac(\id_stage|reg_file|reg_file[18][24]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~640_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~640 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y12_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~641 (
// Equation(s):
// \id_stage|reg_file|rd_data2~641_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|rd_data2~640_combout  & ((\id_stage|reg_file|reg_file[30][24]~q ))) # (!\id_stage|reg_file|rd_data2~640_combout  & (\id_stage|reg_file|reg_file[26][24]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|rd_data2~640_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[26][24]~q ),
	.datac(\id_stage|reg_file|reg_file[30][24]~q ),
	.datad(\id_stage|reg_file|rd_data2~640_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~641_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~641 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y11_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~644 (
// Equation(s):
// \id_stage|reg_file|rd_data2~644_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~641_combout ))) # (!\if_id_buffer|ID_rs2_ind 
// [1] & (\id_stage|reg_file|rd_data2~643_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|rd_data2~643_combout ),
	.datac(\id_stage|reg_file|rd_data2~641_combout ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~644_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~644 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data2~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y12_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~638 (
// Equation(s):
// \id_stage|reg_file|rd_data2~638_combout  = (\if_id_buffer|ID_rs2_ind [2] & (\if_id_buffer|ID_rs2_ind [3])) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[25][24]~q ))) # (!\if_id_buffer|ID_rs2_ind [3] & 
// (\id_stage|reg_file|reg_file[17][24]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[17][24]~q ),
	.datad(\id_stage|reg_file|reg_file[25][24]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~638_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~638 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data2~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y11_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~639 (
// Equation(s):
// \id_stage|reg_file|rd_data2~639_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|rd_data2~638_combout  & ((\id_stage|reg_file|reg_file[29][24]~q ))) # (!\id_stage|reg_file|rd_data2~638_combout  & (\id_stage|reg_file|reg_file[21][24]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|rd_data2~638_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[21][24]~q ),
	.datac(\id_stage|reg_file|reg_file[29][24]~q ),
	.datad(\id_stage|reg_file|rd_data2~638_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~639_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~639 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y11_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~647 (
// Equation(s):
// \id_stage|reg_file|rd_data2~647_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~644_combout  & (\id_stage|reg_file|rd_data2~646_combout )) # (!\id_stage|reg_file|rd_data2~644_combout  & ((\id_stage|reg_file|rd_data2~639_combout 
// ))))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~644_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|rd_data2~646_combout ),
	.datac(\id_stage|reg_file|rd_data2~644_combout ),
	.datad(\id_stage|reg_file|rd_data2~639_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~647_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~647 .lut_mask = 16'hDAD0;
defparam \id_stage|reg_file|rd_data2~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~648 (
// Equation(s):
// \id_stage|reg_file|rd_data2~648_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|reg_file[6][24]~q )) # (!\if_id_buffer|ID_rs2_ind [1] & 
// ((\id_stage|reg_file|reg_file[4][24]~q )))))

	.dataa(\id_stage|reg_file|reg_file[6][24]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[4][24]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~648_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~648 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|rd_data2~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~649 (
// Equation(s):
// \id_stage|reg_file|rd_data2~649_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~648_combout  & ((\id_stage|reg_file|reg_file[7][24]~q ))) # (!\id_stage|reg_file|rd_data2~648_combout  & (\id_stage|reg_file|reg_file[5][24]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~648_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[5][24]~q ),
	.datac(\id_stage|reg_file|reg_file[7][24]~q ),
	.datad(\id_stage|reg_file|rd_data2~648_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~649_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~649 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y5_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~650 (
// Equation(s):
// \id_stage|reg_file|rd_data2~650_combout  = (\id_stage|reg_file|rd_data2[0]~16_combout  & ((\id_stage|reg_file|rd_data2[0]~17_combout ) # ((\id_stage|reg_file|rd_data2~649_combout )))) # (!\id_stage|reg_file|rd_data2[0]~16_combout  & 
// (!\id_stage|reg_file|rd_data2[0]~17_combout  & (\id_stage|reg_file|reg_file[1][24]~q )))

	.dataa(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[1][24]~q ),
	.datad(\id_stage|reg_file|rd_data2~649_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~650_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~650 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|rd_data2~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y5_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~651 (
// Equation(s):
// \id_stage|reg_file|rd_data2~651_combout  = (\id_stage|reg_file|rd_data2[0]~17_combout  & ((\id_stage|reg_file|rd_data2~650_combout  & ((\id_stage|reg_file|reg_file[3][24]~q ))) # (!\id_stage|reg_file|rd_data2~650_combout  & 
// (\id_stage|reg_file|reg_file[2][24]~q )))) # (!\id_stage|reg_file|rd_data2[0]~17_combout  & (((\id_stage|reg_file|rd_data2~650_combout ))))

	.dataa(\id_stage|reg_file|reg_file[2][24]~q ),
	.datab(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[3][24]~q ),
	.datad(\id_stage|reg_file|rd_data2~650_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~651_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~651 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y9_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~652 (
// Equation(s):
// \id_stage|reg_file|rd_data2~652_combout  = (\id_stage|reg_file|rd_data2[0]~13_combout  & (\id_stage|reg_file|rd_data2[0]~10_combout )) # (!\id_stage|reg_file|rd_data2[0]~13_combout  & ((\id_stage|reg_file|rd_data2[0]~10_combout  & 
// (\id_stage|reg_file|rd_data2~647_combout )) # (!\id_stage|reg_file|rd_data2[0]~10_combout  & ((\id_stage|reg_file|rd_data2~651_combout )))))

	.dataa(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.datac(\id_stage|reg_file|rd_data2~647_combout ),
	.datad(\id_stage|reg_file|rd_data2~651_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~652_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~652 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|rd_data2~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y9_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~655 (
// Equation(s):
// \id_stage|reg_file|rd_data2~655_combout  = (\id_stage|reg_file|rd_data2[0]~13_combout  & ((\id_stage|reg_file|rd_data2~652_combout  & (\id_stage|reg_file|rd_data2~654_combout )) # (!\id_stage|reg_file|rd_data2~652_combout  & 
// ((\id_stage|reg_file|rd_data2~637_combout ))))) # (!\id_stage|reg_file|rd_data2[0]~13_combout  & (((\id_stage|reg_file|rd_data2~652_combout ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.datab(\id_stage|reg_file|rd_data2~654_combout ),
	.datac(\id_stage|reg_file|rd_data2~637_combout ),
	.datad(\id_stage|reg_file|rd_data2~652_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~655_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~655 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data2~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~656 (
// Equation(s):
// \id_stage|reg_file|rd_data2~656_combout  = (\id_stage|reg_file|always2~2_combout  & ((\wb_stage|wdata_to_reg_file[24]~30_combout ) # ((!\id_stage|reg_file|rd_data2~25_combout  & \id_stage|reg_file|rd_data2~655_combout )))) # 
// (!\id_stage|reg_file|always2~2_combout  & (((!\id_stage|reg_file|rd_data2~25_combout  & \id_stage|reg_file|rd_data2~655_combout ))))

	.dataa(\id_stage|reg_file|always2~2_combout ),
	.datab(\wb_stage|wdata_to_reg_file[24]~30_combout ),
	.datac(\id_stage|reg_file|rd_data2~25_combout ),
	.datad(\id_stage|reg_file|rd_data2~655_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~656_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~656 .lut_mask = 16'h8F88;
defparam \id_stage|reg_file|rd_data2~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y9_N15
dffeas \id_stage|reg_file|rd_data2[24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data2~656_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2[24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y9_N26
cycloneive_lcell_comb \id_ex_buffer|EX_rs2~30 (
// Equation(s):
// \id_ex_buffer|EX_rs2~30_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\id_stage|reg_file|rd_data2 [24] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\id_stage|SDU|id_ex_flush~7_combout ),
	.datab(\rst~input_o ),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\id_stage|reg_file|rd_data2 [24]),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs2~30_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2~30 .lut_mask = 16'h8A00;
defparam \id_ex_buffer|EX_rs2~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y9_N27
dffeas \id_ex_buffer|EX_rs2[24] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs2~30_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2[24] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y9_N22
cycloneive_lcell_comb \ex_stage|alu_oper2|out~85 (
// Equation(s):
// \ex_stage|alu_oper2|out~85_combout  = (\ex_stage|alu_oper2|sel2|out~0_combout  & ((\FB|forwardB[0]~8_combout  & ((\wb_stage|wdata_to_reg_file[24]~30_combout ))) # (!\FB|forwardB[0]~8_combout  & (\ex_mem_buffer|MEM_ALU_OUT [24]))))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [24]),
	.datab(\wb_stage|wdata_to_reg_file[24]~30_combout ),
	.datac(\ex_stage|alu_oper2|sel2|out~0_combout ),
	.datad(\FB|forwardB[0]~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~85_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~85 .lut_mask = 16'hC0A0;
defparam \ex_stage|alu_oper2|out~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y5_N20
cycloneive_lcell_comb \id_ex_buffer|EX_Immed~34 (
// Equation(s):
// \id_ex_buffer|EX_Immed~34_combout  = (\id_ex_buffer|EX_Immed~25_combout  & ((\id_stage|immed_gen|Immed[16]~25_combout ) # ((\if_id_buffer|ID_INST [24] & !\id_stage|immed_gen|always0~13_combout ))))

	.dataa(\if_id_buffer|ID_INST [24]),
	.datab(\id_stage|immed_gen|always0~13_combout ),
	.datac(\id_ex_buffer|EX_Immed~25_combout ),
	.datad(\id_stage|immed_gen|Immed[16]~25_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_Immed~34_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed~34 .lut_mask = 16'hF020;
defparam \id_ex_buffer|EX_Immed~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y5_N21
dffeas \id_ex_buffer|EX_Immed[24] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_Immed~34_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_Immed [24]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed[24] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_Immed[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y9_N16
cycloneive_lcell_comb \ex_stage|alu_oper2|out~86 (
// Equation(s):
// \ex_stage|alu_oper2|out~86_combout  = (\id_ex_buffer|EX_Immed [24] & (!\ex_stage|alu_oper2|sel0|out~0_combout  & !\FB|forwardB[0]~8_combout ))

	.dataa(gnd),
	.datab(\id_ex_buffer|EX_Immed [24]),
	.datac(\ex_stage|alu_oper2|sel0|out~0_combout ),
	.datad(\FB|forwardB[0]~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~86_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~86 .lut_mask = 16'h000C;
defparam \ex_stage|alu_oper2|out~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y9_N12
cycloneive_lcell_comb \ex_stage|alu_oper2|out~87 (
// Equation(s):
// \ex_stage|alu_oper2|out~87_combout  = (\ex_stage|alu_oper2|out~85_combout ) # ((\ex_stage|alu_oper2|out~86_combout ) # ((\FB|forwardB[2]~9_combout  & \id_ex_buffer|EX_rs2 [24])))

	.dataa(\FB|forwardB[2]~9_combout ),
	.datab(\id_ex_buffer|EX_rs2 [24]),
	.datac(\ex_stage|alu_oper2|out~85_combout ),
	.datad(\ex_stage|alu_oper2|out~86_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~87_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~87 .lut_mask = 16'hFFF8;
defparam \ex_stage|alu_oper2|out~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y7_N30
cycloneive_lcell_comb \ex_stage|alu|Add0~79 (
// Equation(s):
// \ex_stage|alu|Add0~79_combout  = \ex_stage|alu_oper2|out~87_combout  $ (\ex_stage|alu_oper|ALU_OP [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper2|out~87_combout ),
	.datad(\ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~79_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~79 .lut_mask = 16'h0FF0;
defparam \ex_stage|alu|Add0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y10_N26
cycloneive_lcell_comb \ex_stage|alu|Mux27~3 (
// Equation(s):
// \ex_stage|alu|Mux27~3_combout  = (\ex_stage|alu_oper2|out~90_combout  & (!\ex_stage|alu_oper|ALU_OP [0] & ((\ex_stage|alu_oper|ALU_OP [1]) # (!\ex_stage|alu_oper1|out [25])))) # (!\ex_stage|alu_oper2|out~90_combout  & (\ex_stage|alu_oper|ALU_OP [0] $ 
// (((\ex_stage|alu_oper|ALU_OP [1]) # (\ex_stage|alu_oper1|out [25])))))

	.dataa(\ex_stage|alu_oper2|out~90_combout ),
	.datab(\ex_stage|alu_oper|ALU_OP [1]),
	.datac(\ex_stage|alu_oper1|out [25]),
	.datad(\ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux27~3 .lut_mask = 16'h01DE;
defparam \ex_stage|alu|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N16
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~48 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~48_combout  = (!\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out [29]))) # (!\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper1|out [31]))))

	.dataa(\ex_stage|alu_oper1|out [31]),
	.datab(\ex_stage|alu_oper2|out~32_combout ),
	.datac(\ex_stage|alu_oper2|out~35_combout ),
	.datad(\ex_stage|alu_oper1|out [29]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~48_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~48 .lut_mask = 16'h3202;
defparam \ex_stage|alu|ShiftRight0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N10
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~49 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~49_combout  = (\ex_stage|alu|ShiftRight0~48_combout ) # ((\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper1|out [30] & \ex_stage|alu_oper2|out~32_combout )))

	.dataa(\ex_stage|alu_oper2|out~35_combout ),
	.datab(\ex_stage|alu_oper1|out [30]),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(\ex_stage|alu|ShiftRight0~48_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~49_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~49 .lut_mask = 16'hFF80;
defparam \ex_stage|alu|ShiftRight0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N30
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~83 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~83_combout  = (!\ex_stage|alu_oper2|out~38_combout  & ((\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftRight0~49_combout ))) # (!\ex_stage|alu_oper2|out~41_combout  & (\ex_stage|alu|ShiftRight0~40_combout ))))

	.dataa(\ex_stage|alu|ShiftRight0~40_combout ),
	.datab(\ex_stage|alu_oper2|out~41_combout ),
	.datac(\ex_stage|alu_oper2|out~38_combout ),
	.datad(\ex_stage|alu|ShiftRight0~49_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~83_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~83 .lut_mask = 16'h0E02;
defparam \ex_stage|alu|ShiftRight0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y12_N16
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~83 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~83_combout  = (\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu|ShiftLeft0~79_combout )) # (!\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu|ShiftLeft0~82_combout )))

	.dataa(\ex_stage|alu|ShiftLeft0~79_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~82_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~83_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~83 .lut_mask = 16'hAFA0;
defparam \ex_stage|alu|ShiftLeft0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y11_N28
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~44 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~44_combout  = (\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu|ShiftLeft0~34_combout ))) # (!\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu|ShiftLeft0~43_combout ))

	.dataa(\ex_stage|alu_oper2|out~32_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~43_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~44_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~44 .lut_mask = 16'hE4E4;
defparam \ex_stage|alu|ShiftLeft0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y11_N8
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~84 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~84_combout  = (\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftLeft0~44_combout ))) # (!\ex_stage|alu_oper2|out~41_combout  & (\ex_stage|alu|ShiftLeft0~83_combout ))

	.dataa(\ex_stage|alu|ShiftLeft0~83_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~44_combout ),
	.datac(\ex_stage|alu_oper2|out~41_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~84_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~84 .lut_mask = 16'hCACA;
defparam \ex_stage|alu|ShiftLeft0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y11_N2
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~42 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~42_combout  = (\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu|ShiftLeft0~32_combout )) # (!\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu|ShiftLeft0~116_combout )))

	.dataa(\ex_stage|alu_oper2|out~32_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|ShiftLeft0~32_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~116_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~42_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~42 .lut_mask = 16'hF5A0;
defparam \ex_stage|alu|ShiftLeft0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y11_N14
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~68 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~68_combout  = (\ex_stage|alu_oper2|out~41_combout  & (\ex_stage|alu|ShiftLeft0~40_combout )) # (!\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftLeft0~42_combout )))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper2|out~41_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~40_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~42_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~68_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~68 .lut_mask = 16'hF3C0;
defparam \ex_stage|alu|ShiftLeft0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y11_N24
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~69 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~69_combout  = (\ex_stage|alu_oper2|out~38_combout  & (((\ex_stage|alu|ShiftLeft0~115_combout  & \ex_stage|alu|ShiftLeft0~46_combout )))) # (!\ex_stage|alu_oper2|out~38_combout  & (\ex_stage|alu|ShiftLeft0~68_combout ))

	.dataa(\ex_stage|alu|ShiftLeft0~68_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~115_combout ),
	.datac(\ex_stage|alu_oper2|out~38_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~46_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~69_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~69 .lut_mask = 16'hCA0A;
defparam \ex_stage|alu|ShiftLeft0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y11_N10
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~94 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~94_combout  = (\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu|ShiftLeft0~118_combout )) # (!\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu|ShiftLeft0~93_combout )))

	.dataa(\ex_stage|alu|ShiftLeft0~118_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~93_combout ),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~94_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~94 .lut_mask = 16'hACAC;
defparam \ex_stage|alu|ShiftLeft0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N26
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~103 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~103_combout  = (!\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper1|out [25])) # (!\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out [23])))))

	.dataa(\ex_stage|alu_oper2|out~35_combout ),
	.datab(\ex_stage|alu_oper1|out [25]),
	.datac(\ex_stage|alu_oper1|out [23]),
	.datad(\ex_stage|alu_oper2|out~32_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~103_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~103 .lut_mask = 16'h00D8;
defparam \ex_stage|alu|ShiftLeft0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N2
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~105 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~105_combout  = (\ex_stage|alu|ShiftLeft0~103_combout ) # ((\ex_stage|alu_oper2|out~32_combout  & \ex_stage|alu|ShiftLeft0~104_combout ))

	.dataa(\ex_stage|alu|ShiftLeft0~103_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~104_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~105_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~105 .lut_mask = 16'hFAAA;
defparam \ex_stage|alu|ShiftLeft0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y11_N12
cycloneive_lcell_comb \ex_stage|alu|Mux27~0 (
// Equation(s):
// \ex_stage|alu|Mux27~0_combout  = (\ex_stage|alu|Mux6~1_combout  & ((\ex_stage|alu|ShiftLeft0~94_combout ) # ((\ex_stage|alu|Mux6~0_combout )))) # (!\ex_stage|alu|Mux6~1_combout  & (((!\ex_stage|alu|Mux6~0_combout  & \ex_stage|alu|ShiftLeft0~105_combout 
// ))))

	.dataa(\ex_stage|alu|ShiftLeft0~94_combout ),
	.datab(\ex_stage|alu|Mux6~1_combout ),
	.datac(\ex_stage|alu|Mux6~0_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~105_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux27~0 .lut_mask = 16'hCBC8;
defparam \ex_stage|alu|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y11_N30
cycloneive_lcell_comb \ex_stage|alu|Mux27~1 (
// Equation(s):
// \ex_stage|alu|Mux27~1_combout  = (\ex_stage|alu|Mux6~0_combout  & ((\ex_stage|alu|Mux27~0_combout  & ((\ex_stage|alu|ShiftLeft0~69_combout ))) # (!\ex_stage|alu|Mux27~0_combout  & (\ex_stage|alu|ShiftLeft0~84_combout )))) # (!\ex_stage|alu|Mux6~0_combout  
// & (((\ex_stage|alu|Mux27~0_combout ))))

	.dataa(\ex_stage|alu|Mux6~0_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~84_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~69_combout ),
	.datad(\ex_stage|alu|Mux27~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux27~1 .lut_mask = 16'hF588;
defparam \ex_stage|alu|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y10_N28
cycloneive_lcell_comb \ex_stage|alu|Mux27~2 (
// Equation(s):
// \ex_stage|alu|Mux27~2_combout  = (\ex_stage|alu|Mux27~1_combout  & !\ex_stage|alu|ShiftLeft0~37_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu|Mux27~1_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~37_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux27~2 .lut_mask = 16'h00F0;
defparam \ex_stage|alu|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y10_N12
cycloneive_lcell_comb \ex_stage|alu|Mux27~4 (
// Equation(s):
// \ex_stage|alu|Mux27~4_combout  = (\ex_stage|alu|Mux27~3_combout  & (((\ex_stage|alu|Mux27~2_combout ) # (!\ex_stage|alu|Mux26~0_combout )))) # (!\ex_stage|alu|Mux27~3_combout  & (\ex_stage|alu|ShiftRight0~83_combout  & (\ex_stage|alu|Mux26~0_combout )))

	.dataa(\ex_stage|alu|Mux27~3_combout ),
	.datab(\ex_stage|alu|ShiftRight0~83_combout ),
	.datac(\ex_stage|alu|Mux26~0_combout ),
	.datad(\ex_stage|alu|Mux27~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux27~4 .lut_mask = 16'hEA4A;
defparam \ex_stage|alu|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y10_N4
cycloneive_lcell_comb \ex_stage|alu|Mux27~6 (
// Equation(s):
// \ex_stage|alu|Mux27~6_combout  = (\ex_stage|alu|Mux27~5_combout  & ((\ex_stage|alu|Mux4~2_combout ) # ((\ex_stage|alu|Mux27~4_combout )))) # (!\ex_stage|alu|Mux27~5_combout  & (!\ex_stage|alu|Mux4~2_combout  & (\ex_stage|alu|Add0~82_combout )))

	.dataa(\ex_stage|alu|Mux27~5_combout ),
	.datab(\ex_stage|alu|Mux4~2_combout ),
	.datac(\ex_stage|alu|Add0~82_combout ),
	.datad(\ex_stage|alu|Mux27~4_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux27~6 .lut_mask = 16'hBA98;
defparam \ex_stage|alu|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y10_N14
cycloneive_lcell_comb \ex_stage|alu|Mux27~7 (
// Equation(s):
// \ex_stage|alu|Mux27~7_combout  = (\ex_stage|alu|Mux27~6_combout  & !\ex_stage|alu_oper|ALU_OP [3])

	.dataa(gnd),
	.datab(\ex_stage|alu|Mux27~6_combout ),
	.datac(\ex_stage|alu_oper|ALU_OP [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux27~7 .lut_mask = 16'h0C0C;
defparam \ex_stage|alu|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y9_N2
cycloneive_lcell_comb \ex_stage|alu|res[25] (
// Equation(s):
// \ex_stage|alu|res [25] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux27~7_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [25])))

	.dataa(\ex_stage|alu|Mux27~7_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.datad(\ex_stage|alu|res [25]),
	.cin(gnd),
	.combout(\ex_stage|alu|res [25]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[25] .lut_mask = 16'hAFA0;
defparam \ex_stage|alu|res[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N22
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT~31 (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT~31_combout  = (\ex_stage|alu|res [25] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\rst~input_o ),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(gnd),
	.datad(\ex_stage|alu|res [25]),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT~31_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT~31 .lut_mask = 16'hBB00;
defparam \ex_mem_buffer|MEM_ALU_OUT~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y5_N23
dffeas \ex_mem_buffer|MEM_ALU_OUT[25] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_ALU_OUT~31_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[25] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N30
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT~31 (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT~31_combout  = (\ex_mem_buffer|MEM_ALU_OUT [25] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [25]),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT~31_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT~31 .lut_mask = 16'hA0F0;
defparam \mem_wb_buffer|WB_ALU_OUT~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y5_N31
dffeas \mem_wb_buffer|WB_ALU_OUT[25] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[25] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N16
cycloneive_lcell_comb \mem_wb_buffer|WB_Data_mem_out~31 (
// Equation(s):
// \mem_wb_buffer|WB_Data_mem_out~31_combout  = (\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a25  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\rst~input_o ),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(gnd),
	.datad(\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_Data_mem_out~31_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out~31 .lut_mask = 16'hBB00;
defparam \mem_wb_buffer|WB_Data_mem_out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y5_N17
dffeas \mem_wb_buffer|WB_Data_mem_out[25] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_Data_mem_out~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_Data_mem_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out[25] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_Data_mem_out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N24
cycloneive_lcell_comb \wb_stage|wdata_to_reg_file[25]~31 (
// Equation(s):
// \wb_stage|wdata_to_reg_file[25]~31_combout  = (\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_Data_mem_out [25]))) # (!\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_ALU_OUT [25]))

	.dataa(\mem_wb_buffer|WB_ALU_OUT [25]),
	.datab(gnd),
	.datac(\mem_wb_buffer|WB_memread~q ),
	.datad(\mem_wb_buffer|WB_Data_mem_out [25]),
	.cin(gnd),
	.combout(\wb_stage|wdata_to_reg_file[25]~31_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|wdata_to_reg_file[25]~31 .lut_mask = 16'hFA0A;
defparam \wb_stage|wdata_to_reg_file[25]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y7_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~667 (
// Equation(s):
// \id_stage|reg_file|rd_data1~667_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|reg_file[10][25]~q ) # (\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[8][25]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[8][25]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[10][25]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~667_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~667 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~668 (
// Equation(s):
// \id_stage|reg_file|rd_data1~668_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~667_combout  & ((\id_stage|reg_file|reg_file[11][25]~q ))) # (!\id_stage|reg_file|rd_data1~667_combout  & (\id_stage|reg_file|reg_file[9][25]~q )))) # 
// (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|rd_data1~667_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|rd_data1~667_combout ),
	.datac(\id_stage|reg_file|reg_file[9][25]~q ),
	.datad(\id_stage|reg_file|reg_file[11][25]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~668_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~668 .lut_mask = 16'hEC64;
defparam \id_stage|reg_file|rd_data1~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~671 (
// Equation(s):
// \id_stage|reg_file|rd_data1~671_combout  = (\id_stage|reg_file|rd_data1[16]~14_combout  & (((\id_stage|reg_file|reg_file[2][25]~q ) # (\id_stage|reg_file|rd_data1[16]~17_combout )))) # (!\id_stage|reg_file|rd_data1[16]~14_combout  & 
// (\id_stage|reg_file|reg_file[1][25]~q  & ((!\id_stage|reg_file|rd_data1[16]~17_combout ))))

	.dataa(\id_stage|reg_file|reg_file[1][25]~q ),
	.datab(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.datac(\id_stage|reg_file|reg_file[2][25]~q ),
	.datad(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~671_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~671 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y9_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~669 (
// Equation(s):
// \id_stage|reg_file|rd_data1~669_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[5][25]~q ))) # (!\if_id_buffer|ID_rs1_ind [0] 
// & (\id_stage|reg_file|reg_file[4][25]~q ))))

	.dataa(\id_stage|reg_file|reg_file[4][25]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[5][25]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~669_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~669 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y6_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~670 (
// Equation(s):
// \id_stage|reg_file|rd_data1~670_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~669_combout  & ((\id_stage|reg_file|reg_file[7][25]~q ))) # (!\id_stage|reg_file|rd_data1~669_combout  & (\id_stage|reg_file|reg_file[6][25]~q )))) # 
// (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|rd_data1~669_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|rd_data1~669_combout ),
	.datac(\id_stage|reg_file|reg_file[6][25]~q ),
	.datad(\id_stage|reg_file|reg_file[7][25]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~670_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~670 .lut_mask = 16'hEC64;
defparam \id_stage|reg_file|rd_data1~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~672 (
// Equation(s):
// \id_stage|reg_file|rd_data1~672_combout  = (\id_stage|reg_file|rd_data1~671_combout  & ((\id_stage|reg_file|reg_file[3][25]~q ) # ((!\id_stage|reg_file|rd_data1[16]~17_combout )))) # (!\id_stage|reg_file|rd_data1~671_combout  & 
// (((\id_stage|reg_file|rd_data1~670_combout  & \id_stage|reg_file|rd_data1[16]~17_combout ))))

	.dataa(\id_stage|reg_file|reg_file[3][25]~q ),
	.datab(\id_stage|reg_file|rd_data1~671_combout ),
	.datac(\id_stage|reg_file|rd_data1~670_combout ),
	.datad(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~672_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~672 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|rd_data1~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~673 (
// Equation(s):
// \id_stage|reg_file|rd_data1~673_combout  = (\id_stage|reg_file|rd_data1[16]~13_combout  & (((\id_stage|reg_file|rd_data1[16]~2_combout )))) # (!\id_stage|reg_file|rd_data1[16]~13_combout  & ((\id_stage|reg_file|rd_data1[16]~2_combout  & 
// (\id_stage|reg_file|rd_data1~668_combout )) # (!\id_stage|reg_file|rd_data1[16]~2_combout  & ((\id_stage|reg_file|rd_data1~672_combout )))))

	.dataa(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.datab(\id_stage|reg_file|rd_data1~668_combout ),
	.datac(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datad(\id_stage|reg_file|rd_data1~672_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~673_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~673 .lut_mask = 16'hE5E0;
defparam \id_stage|reg_file|rd_data1~673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y12_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~657 (
// Equation(s):
// \id_stage|reg_file|rd_data1~657_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[22][25]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[18][25]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[18][25]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[22][25]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~657_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~657 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y12_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~658 (
// Equation(s):
// \id_stage|reg_file|rd_data1~658_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|rd_data1~657_combout  & (\id_stage|reg_file|reg_file[30][25]~q )) # (!\id_stage|reg_file|rd_data1~657_combout  & ((\id_stage|reg_file|reg_file[26][25]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|rd_data1~657_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|rd_data1~657_combout ),
	.datac(\id_stage|reg_file|reg_file[30][25]~q ),
	.datad(\id_stage|reg_file|reg_file[26][25]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~658_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~658 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|rd_data1~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y11_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~661 (
// Equation(s):
// \id_stage|reg_file|rd_data1~661_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[24][25]~q ))) # (!\if_id_buffer|ID_rs1_ind [3] 
// & (\id_stage|reg_file|reg_file[16][25]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[16][25]~q ),
	.datac(\id_stage|reg_file|reg_file[24][25]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~661_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~661 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y11_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~662 (
// Equation(s):
// \id_stage|reg_file|rd_data1~662_combout  = (\id_stage|reg_file|rd_data1~661_combout  & (((\id_stage|reg_file|reg_file[28][25]~q )) # (!\if_id_buffer|ID_rs1_ind [2]))) # (!\id_stage|reg_file|rd_data1~661_combout  & (\if_id_buffer|ID_rs1_ind [2] & 
// (\id_stage|reg_file|reg_file[20][25]~q )))

	.dataa(\id_stage|reg_file|rd_data1~661_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[20][25]~q ),
	.datad(\id_stage|reg_file|reg_file[28][25]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~662_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~662 .lut_mask = 16'hEA62;
defparam \id_stage|reg_file|rd_data1~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y11_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~659 (
// Equation(s):
// \id_stage|reg_file|rd_data1~659_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[25][25]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[17][25]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[17][25]~q ),
	.datac(\id_stage|reg_file|reg_file[25][25]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~659_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~659 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y12_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~660 (
// Equation(s):
// \id_stage|reg_file|rd_data1~660_combout  = (\id_stage|reg_file|rd_data1~659_combout  & ((\id_stage|reg_file|reg_file[29][25]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|rd_data1~659_combout  & (((\id_stage|reg_file|reg_file[21][25]~q  
// & \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|rd_data1~659_combout ),
	.datab(\id_stage|reg_file|reg_file[29][25]~q ),
	.datac(\id_stage|reg_file|reg_file[21][25]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~660_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~660 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|rd_data1~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y11_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~663 (
// Equation(s):
// \id_stage|reg_file|rd_data1~663_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~660_combout ))) # (!\if_id_buffer|ID_rs1_ind 
// [0] & (\id_stage|reg_file|rd_data1~662_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~662_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\if_id_buffer|ID_rs1_ind [0]),
	.datad(\id_stage|reg_file|rd_data1~660_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~663_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~663 .lut_mask = 16'hF2C2;
defparam \id_stage|reg_file|rd_data1~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y9_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~664 (
// Equation(s):
// \id_stage|reg_file|rd_data1~664_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[23][25]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[19][25]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[19][25]~q ),
	.datac(\id_stage|reg_file|reg_file[23][25]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~664_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~664 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~665 (
// Equation(s):
// \id_stage|reg_file|rd_data1~665_combout  = (\id_stage|reg_file|rd_data1~664_combout  & ((\id_stage|reg_file|reg_file[31][25]~q ) # ((!\if_id_buffer|ID_rs1_ind [3])))) # (!\id_stage|reg_file|rd_data1~664_combout  & (((\id_stage|reg_file|reg_file[27][25]~q  
// & \if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[31][25]~q ),
	.datab(\id_stage|reg_file|rd_data1~664_combout ),
	.datac(\id_stage|reg_file|reg_file[27][25]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~665_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~665 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|rd_data1~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y10_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~666 (
// Equation(s):
// \id_stage|reg_file|rd_data1~666_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~663_combout  & ((\id_stage|reg_file|rd_data1~665_combout ))) # (!\id_stage|reg_file|rd_data1~663_combout  & (\id_stage|reg_file|rd_data1~658_combout 
// )))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|rd_data1~663_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~658_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|rd_data1~663_combout ),
	.datad(\id_stage|reg_file|rd_data1~665_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~666_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~666 .lut_mask = 16'hF838;
defparam \id_stage|reg_file|rd_data1~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~674 (
// Equation(s):
// \id_stage|reg_file|rd_data1~674_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[13][25]~q ))) # (!\if_id_buffer|ID_rs1_ind [0] 
// & (\id_stage|reg_file|reg_file[12][25]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[12][25]~q ),
	.datac(\id_stage|reg_file|reg_file[13][25]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~674_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~674 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y10_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~675 (
// Equation(s):
// \id_stage|reg_file|rd_data1~675_combout  = (\id_stage|reg_file|rd_data1~674_combout  & ((\id_stage|reg_file|reg_file[15][25]~q ) # ((!\if_id_buffer|ID_rs1_ind [1])))) # (!\id_stage|reg_file|rd_data1~674_combout  & (((\if_id_buffer|ID_rs1_ind [1] & 
// \id_stage|reg_file|reg_file[14][25]~q ))))

	.dataa(\id_stage|reg_file|rd_data1~674_combout ),
	.datab(\id_stage|reg_file|reg_file[15][25]~q ),
	.datac(\if_id_buffer|ID_rs1_ind [1]),
	.datad(\id_stage|reg_file|reg_file[14][25]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~675_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~675 .lut_mask = 16'hDA8A;
defparam \id_stage|reg_file|rd_data1~675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y10_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~676 (
// Equation(s):
// \id_stage|reg_file|rd_data1~676_combout  = (\id_stage|reg_file|rd_data1~673_combout  & (((\id_stage|reg_file|rd_data1~675_combout )) # (!\id_stage|reg_file|rd_data1[16]~13_combout ))) # (!\id_stage|reg_file|rd_data1~673_combout  & 
// (\id_stage|reg_file|rd_data1[16]~13_combout  & (\id_stage|reg_file|rd_data1~666_combout )))

	.dataa(\id_stage|reg_file|rd_data1~673_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.datac(\id_stage|reg_file|rd_data1~666_combout ),
	.datad(\id_stage|reg_file|rd_data1~675_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~676_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~676 .lut_mask = 16'hEA62;
defparam \id_stage|reg_file|rd_data1~676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y10_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~677 (
// Equation(s):
// \id_stage|reg_file|rd_data1~677_combout  = (\id_stage|reg_file|always1~2_combout  & ((\wb_stage|wdata_to_reg_file[25]~31_combout ) # ((!\id_stage|reg_file|rd_data1~25_combout  & \id_stage|reg_file|rd_data1~676_combout )))) # 
// (!\id_stage|reg_file|always1~2_combout  & (!\id_stage|reg_file|rd_data1~25_combout  & ((\id_stage|reg_file|rd_data1~676_combout ))))

	.dataa(\id_stage|reg_file|always1~2_combout ),
	.datab(\id_stage|reg_file|rd_data1~25_combout ),
	.datac(\wb_stage|wdata_to_reg_file[25]~31_combout ),
	.datad(\id_stage|reg_file|rd_data1~676_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~677_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~677 .lut_mask = 16'hB3A0;
defparam \id_stage|reg_file|rd_data1~677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y10_N31
dffeas \id_stage|reg_file|rd_data1[25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data1~677_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1[25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N6
cycloneive_lcell_comb \id_ex_buffer|EX_rs1~31 (
// Equation(s):
// \id_ex_buffer|EX_rs1~31_combout  = (\id_stage|reg_file|rd_data1 [25] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\rst~input_o ),
	.datab(\id_stage|reg_file|rd_data1 [25]),
	.datac(\id_stage|SDU|id_ex_flush~7_combout ),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs1~31_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1~31 .lut_mask = 16'h80C0;
defparam \id_ex_buffer|EX_rs1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y5_N7
dffeas \id_ex_buffer|EX_rs1[25] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs1~31_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1[25] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N26
cycloneive_lcell_comb \ex_stage|alu_oper1|out[25]~63 (
// Equation(s):
// \ex_stage|alu_oper1|out[25]~63_combout  = (\ex_stage|alu_oper1|sel1|out[21]~8_combout  & ((\FA|forwardA~7_combout  & (\id_ex_buffer|EX_rs1 [25])) # (!\FA|forwardA~7_combout  & ((\wb_stage|wdata_to_reg_file[25]~31_combout )))))

	.dataa(\id_ex_buffer|EX_rs1 [25]),
	.datab(\wb_stage|wdata_to_reg_file[25]~31_combout ),
	.datac(\FA|forwardA~7_combout ),
	.datad(\ex_stage|alu_oper1|sel1|out[21]~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out[25]~63_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[25]~63 .lut_mask = 16'hAC00;
defparam \ex_stage|alu_oper1|out[25]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N12
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~124 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~124_combout  = (\ex_stage|alu_oper2|out~35_combout  & (((\ex_stage|alu_oper1|out [23])))) # (!\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out[25]~63_combout ) # ((\ex_stage|alu_oper1|out[25]~62_combout ))))

	.dataa(\ex_stage|alu_oper1|out[25]~63_combout ),
	.datab(\ex_stage|alu_oper2|out~35_combout ),
	.datac(\ex_stage|alu_oper1|out [23]),
	.datad(\ex_stage|alu_oper1|out[25]~62_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~124_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~124 .lut_mask = 16'hF3E2;
defparam \ex_stage|alu|ShiftRight0~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N10
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~68 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~68_combout  = (\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu|ShiftRight0~24_combout ))) # (!\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu|ShiftRight0~124_combout ))

	.dataa(\ex_stage|alu|ShiftRight0~124_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(\ex_stage|alu|ShiftRight0~24_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~68_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~68 .lut_mask = 16'hFA0A;
defparam \ex_stage|alu|ShiftRight0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y10_N22
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~69 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~69_combout  = (\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftRight0~67_combout ))) # (!\ex_stage|alu_oper2|out~41_combout  & (\ex_stage|alu|ShiftRight0~68_combout ))

	.dataa(\ex_stage|alu|ShiftRight0~68_combout ),
	.datab(\ex_stage|alu|ShiftRight0~67_combout ),
	.datac(\ex_stage|alu_oper2|out~41_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~69_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~69 .lut_mask = 16'hCACA;
defparam \ex_stage|alu|ShiftRight0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y10_N2
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~92 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~92_combout  = (\ex_stage|alu_oper2|out~38_combout  & (\ex_stage|alu_oper1|out [31] & (\ex_stage|alu|ShiftLeft0~65_combout ))) # (!\ex_stage|alu_oper2|out~38_combout  & (((\ex_stage|alu|ShiftRight0~69_combout ))))

	.dataa(\ex_stage|alu_oper1|out [31]),
	.datab(\ex_stage|alu|ShiftLeft0~65_combout ),
	.datac(\ex_stage|alu_oper2|out~38_combout ),
	.datad(\ex_stage|alu|ShiftRight0~69_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~92_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~92 .lut_mask = 16'h8F80;
defparam \ex_stage|alu|ShiftRight0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y10_N16
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~60 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~60_combout  = (\ex_stage|alu_oper2|out~41_combout  & (\ex_stage|alu|ShiftLeft0~58_combout )) # (!\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftLeft0~59_combout )))

	.dataa(\ex_stage|alu|ShiftLeft0~58_combout ),
	.datab(\ex_stage|alu_oper2|out~41_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~60_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~60 .lut_mask = 16'hB8B8;
defparam \ex_stage|alu|ShiftLeft0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y10_N10
cycloneive_lcell_comb \ex_stage|alu|Mux25~2 (
// Equation(s):
// \ex_stage|alu|Mux25~2_combout  = (!\ex_stage|alu|ShiftLeft0~37_combout  & (!\ex_stage|alu_oper2|out~38_combout  & \ex_stage|alu|ShiftLeft0~60_combout ))

	.dataa(\ex_stage|alu|ShiftLeft0~37_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu_oper2|out~38_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~60_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux25~2 .lut_mask = 16'h0500;
defparam \ex_stage|alu|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y10_N4
cycloneive_lcell_comb \ex_stage|alu|Mux25~3 (
// Equation(s):
// \ex_stage|alu|Mux25~3_combout  = (\ex_stage|alu|Mux33~1_combout  & ((\ex_stage|alu|Mux33~2_combout  & (\ex_stage|alu|ShiftRight0~92_combout )) # (!\ex_stage|alu|Mux33~2_combout  & ((\ex_stage|alu|Mux25~2_combout ))))) # (!\ex_stage|alu|Mux33~1_combout  & 
// (((!\ex_stage|alu|Mux33~2_combout ))))

	.dataa(\ex_stage|alu|Mux33~1_combout ),
	.datab(\ex_stage|alu|ShiftRight0~92_combout ),
	.datac(\ex_stage|alu|Mux33~2_combout ),
	.datad(\ex_stage|alu|Mux25~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux25~3 .lut_mask = 16'h8F85;
defparam \ex_stage|alu|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y10_N18
cycloneive_lcell_comb \ex_stage|alu|Mux25~4 (
// Equation(s):
// \ex_stage|alu|Mux25~4_combout  = (\ex_stage|alu|Mux25~3_combout  & (((\ex_stage|alu|ShiftLeft0~100_combout ) # (\ex_stage|alu|Mux33~0_combout )))) # (!\ex_stage|alu|Mux25~3_combout  & (\ex_stage|alu|ShiftLeft0~64_combout  & 
// ((!\ex_stage|alu|Mux33~0_combout ))))

	.dataa(\ex_stage|alu|ShiftLeft0~64_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~100_combout ),
	.datac(\ex_stage|alu|Mux25~3_combout ),
	.datad(\ex_stage|alu|Mux33~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux25~4 .lut_mask = 16'hF0CA;
defparam \ex_stage|alu|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N30
cycloneive_lcell_comb \ex_stage|Equal2~18 (
// Equation(s):
// \ex_stage|Equal2~18_combout  = \ex_stage|alu_oper1|out [23] $ (\ex_stage|alu_oper2|out~71_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper1|out [23]),
	.datad(\ex_stage|alu_oper2|out~71_combout ),
	.cin(gnd),
	.combout(\ex_stage|Equal2~18_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Equal2~18 .lut_mask = 16'h0FF0;
defparam \ex_stage|Equal2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y10_N2
cycloneive_lcell_comb \ex_stage|alu|Mux25~1 (
// Equation(s):
// \ex_stage|alu|Mux25~1_combout  = (\ex_stage|alu|Mux4~0_combout  & (\ex_stage|Equal2~18_combout  & (!\ex_stage|alu|Mux10~0_combout ))) # (!\ex_stage|alu|Mux4~0_combout  & (((\ex_stage|alu|Mux10~0_combout ) # (\ex_stage|alu|Add0~72_combout ))))

	.dataa(\ex_stage|Equal2~18_combout ),
	.datab(\ex_stage|alu|Mux4~0_combout ),
	.datac(\ex_stage|alu|Mux10~0_combout ),
	.datad(\ex_stage|alu|Add0~72_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux25~1 .lut_mask = 16'h3B38;
defparam \ex_stage|alu|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y10_N12
cycloneive_lcell_comb \ex_stage|alu|Mux25~0 (
// Equation(s):
// \ex_stage|alu|Mux25~0_combout  = (\ex_stage|alu_oper2|out~71_combout  & ((\ex_stage|alu_oper|ALU_OP [0]) # ((\ex_stage|alu_oper1|out [23]) # (!\ex_stage|alu|Mux4~2_combout )))) # (!\ex_stage|alu_oper2|out~71_combout  & (\ex_stage|alu_oper1|out [23] & 
// ((\ex_stage|alu_oper|ALU_OP [0]) # (!\ex_stage|alu|Mux4~2_combout ))))

	.dataa(\ex_stage|alu_oper|ALU_OP [0]),
	.datab(\ex_stage|alu_oper2|out~71_combout ),
	.datac(\ex_stage|alu|Mux4~2_combout ),
	.datad(\ex_stage|alu_oper1|out [23]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux25~0 .lut_mask = 16'hEF8C;
defparam \ex_stage|alu|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y10_N20
cycloneive_lcell_comb \ex_stage|alu|Mux25~5 (
// Equation(s):
// \ex_stage|alu|Mux25~5_combout  = (\ex_stage|alu|Mux25~1_combout  & ((\ex_stage|alu|Mux25~4_combout ) # ((!\ex_stage|alu|Mux10~0_combout )))) # (!\ex_stage|alu|Mux25~1_combout  & (((\ex_stage|alu|Mux10~0_combout  & !\ex_stage|alu|Mux25~0_combout ))))

	.dataa(\ex_stage|alu|Mux25~4_combout ),
	.datab(\ex_stage|alu|Mux25~1_combout ),
	.datac(\ex_stage|alu|Mux10~0_combout ),
	.datad(\ex_stage|alu|Mux25~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux25~5 .lut_mask = 16'h8CBC;
defparam \ex_stage|alu|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y10_N30
cycloneive_lcell_comb \ex_stage|alu|Mux25~6 (
// Equation(s):
// \ex_stage|alu|Mux25~6_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux4~2_combout  & ((\ex_stage|alu|Mux25~0_combout ))) # (!\ex_stage|alu|Mux4~2_combout  & (\ex_stage|alu|Mux25~5_combout ))))

	.dataa(\ex_stage|alu|Mux4~2_combout ),
	.datab(\ex_stage|alu|Mux25~5_combout ),
	.datac(\ex_stage|alu_oper|ALU_OP [3]),
	.datad(\ex_stage|alu|Mux25~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux25~6 .lut_mask = 16'h0E04;
defparam \ex_stage|alu|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y9_N0
cycloneive_lcell_comb \ex_stage|alu|res[23] (
// Equation(s):
// \ex_stage|alu|res [23] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux25~6_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [23])))

	.dataa(\ex_stage|alu|Mux25~6_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.datad(\ex_stage|alu|res [23]),
	.cin(gnd),
	.combout(\ex_stage|alu|res [23]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[23] .lut_mask = 16'hAFA0;
defparam \ex_stage|alu|res[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y7_N30
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT~23 (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT~23_combout  = (\ex_stage|alu|res [23] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(gnd),
	.datab(\ex_stage|alu|res [23]),
	.datac(\rst~input_o ),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT~23_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT~23 .lut_mask = 16'hC0CC;
defparam \ex_mem_buffer|MEM_ALU_OUT~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y7_N31
dffeas \ex_mem_buffer|MEM_ALU_OUT[23] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_ALU_OUT~23_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[23] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y10_N30
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT~23 (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT~23_combout  = (\ex_mem_buffer|MEM_ALU_OUT [23] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(gnd),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [23]),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT~23_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT~23 .lut_mask = 16'hCC0C;
defparam \mem_wb_buffer|WB_ALU_OUT~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y10_N31
dffeas \mem_wb_buffer|WB_ALU_OUT[23] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[23] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y10_N16
cycloneive_lcell_comb \wb_stage|wdata_to_reg_file[23]~23 (
// Equation(s):
// \wb_stage|wdata_to_reg_file[23]~23_combout  = (\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_Data_mem_out [23])) # (!\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_ALU_OUT [23])))

	.dataa(gnd),
	.datab(\mem_wb_buffer|WB_Data_mem_out [23]),
	.datac(\mem_wb_buffer|WB_ALU_OUT [23]),
	.datad(\mem_wb_buffer|WB_memread~q ),
	.cin(gnd),
	.combout(\wb_stage|wdata_to_reg_file[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|wdata_to_reg_file[23]~23 .lut_mask = 16'hCCF0;
defparam \wb_stage|wdata_to_reg_file[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~506 (
// Equation(s):
// \id_stage|reg_file|rd_data2~506_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|reg_file[13][23]~q ) # ((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|reg_file[12][23]~q  & 
// !\if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\id_stage|reg_file|reg_file[13][23]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[12][23]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~506_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~506 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|rd_data2~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y10_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~507 (
// Equation(s):
// \id_stage|reg_file|rd_data2~507_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~506_combout  & (\id_stage|reg_file|reg_file[15][23]~q )) # (!\id_stage|reg_file|rd_data2~506_combout  & ((\id_stage|reg_file|reg_file[14][23]~q ))))) 
// # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~506_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[15][23]~q ),
	.datac(\id_stage|reg_file|reg_file[14][23]~q ),
	.datad(\id_stage|reg_file|rd_data2~506_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~507_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~507 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data2~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~501 (
// Equation(s):
// \id_stage|reg_file|rd_data2~501_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[5][23]~q )) # (!\if_id_buffer|ID_rs2_ind [0] & 
// ((\id_stage|reg_file|reg_file[4][23]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[5][23]~q ),
	.datac(\id_stage|reg_file|reg_file[4][23]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~501_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~501 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y6_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~502 (
// Equation(s):
// \id_stage|reg_file|rd_data2~502_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~501_combout  & ((\id_stage|reg_file|reg_file[7][23]~q ))) # (!\id_stage|reg_file|rd_data2~501_combout  & (\id_stage|reg_file|reg_file[6][23]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~501_combout ))))

	.dataa(\id_stage|reg_file|reg_file[6][23]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[7][23]~q ),
	.datad(\id_stage|reg_file|rd_data2~501_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~502_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~502 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y5_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~503 (
// Equation(s):
// \id_stage|reg_file|rd_data2~503_combout  = (\id_stage|reg_file|rd_data2[0]~16_combout  & (((\id_stage|reg_file|rd_data2[0]~17_combout )))) # (!\id_stage|reg_file|rd_data2[0]~16_combout  & ((\id_stage|reg_file|rd_data2[0]~17_combout  & 
// (\id_stage|reg_file|reg_file[2][23]~q )) # (!\id_stage|reg_file|rd_data2[0]~17_combout  & ((\id_stage|reg_file|reg_file[1][23]~q )))))

	.dataa(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.datab(\id_stage|reg_file|reg_file[2][23]~q ),
	.datac(\id_stage|reg_file|reg_file[1][23]~q ),
	.datad(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~503_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~503 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y5_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~504 (
// Equation(s):
// \id_stage|reg_file|rd_data2~504_combout  = (\id_stage|reg_file|rd_data2[0]~16_combout  & ((\id_stage|reg_file|rd_data2~503_combout  & ((\id_stage|reg_file|reg_file[3][23]~q ))) # (!\id_stage|reg_file|rd_data2~503_combout  & 
// (\id_stage|reg_file|rd_data2~502_combout )))) # (!\id_stage|reg_file|rd_data2[0]~16_combout  & (((\id_stage|reg_file|rd_data2~503_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~502_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.datac(\id_stage|reg_file|reg_file[3][23]~q ),
	.datad(\id_stage|reg_file|rd_data2~503_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~504_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~504 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y9_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~499 (
// Equation(s):
// \id_stage|reg_file|rd_data2~499_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|reg_file[10][23]~q )) # (!\if_id_buffer|ID_rs2_ind [1] & 
// ((\id_stage|reg_file|reg_file[8][23]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[10][23]~q ),
	.datac(\id_stage|reg_file|reg_file[8][23]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~499_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~499 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y8_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~500 (
// Equation(s):
// \id_stage|reg_file|rd_data2~500_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~499_combout  & ((\id_stage|reg_file|reg_file[11][23]~q ))) # (!\id_stage|reg_file|rd_data2~499_combout  & (\id_stage|reg_file|reg_file[9][23]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~499_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[9][23]~q ),
	.datac(\id_stage|reg_file|reg_file[11][23]~q ),
	.datad(\id_stage|reg_file|rd_data2~499_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~500_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~500 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y8_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~505 (
// Equation(s):
// \id_stage|reg_file|rd_data2~505_combout  = (\id_stage|reg_file|rd_data2[0]~13_combout  & (((\id_stage|reg_file|rd_data2[0]~10_combout ) # (\id_stage|reg_file|rd_data2~500_combout )))) # (!\id_stage|reg_file|rd_data2[0]~13_combout  & 
// (\id_stage|reg_file|rd_data2~504_combout  & (!\id_stage|reg_file|rd_data2[0]~10_combout )))

	.dataa(\id_stage|reg_file|rd_data2~504_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.datac(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.datad(\id_stage|reg_file|rd_data2~500_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~505_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~505 .lut_mask = 16'hCEC2;
defparam \id_stage|reg_file|rd_data2~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y9_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~496 (
// Equation(s):
// \id_stage|reg_file|rd_data2~496_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[23][23]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[19][23]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[23][23]~q ),
	.datac(\id_stage|reg_file|reg_file[19][23]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~496_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~496 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~497 (
// Equation(s):
// \id_stage|reg_file|rd_data2~497_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|rd_data2~496_combout  & ((\id_stage|reg_file|reg_file[31][23]~q ))) # (!\id_stage|reg_file|rd_data2~496_combout  & (\id_stage|reg_file|reg_file[27][23]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|rd_data2~496_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[27][23]~q ),
	.datac(\id_stage|reg_file|reg_file[31][23]~q ),
	.datad(\id_stage|reg_file|rd_data2~496_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~497_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~497 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y12_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~489 (
// Equation(s):
// \id_stage|reg_file|rd_data2~489_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][23]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[18][23]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][23]~q ),
	.datac(\id_stage|reg_file|reg_file[18][23]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~489_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~489 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y12_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~490 (
// Equation(s):
// \id_stage|reg_file|rd_data2~490_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|rd_data2~489_combout  & (\id_stage|reg_file|reg_file[30][23]~q )) # (!\id_stage|reg_file|rd_data2~489_combout  & ((\id_stage|reg_file|reg_file[26][23]~q ))))) 
// # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|rd_data2~489_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[30][23]~q ),
	.datac(\id_stage|reg_file|reg_file[26][23]~q ),
	.datad(\id_stage|reg_file|rd_data2~489_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~490_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~490 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data2~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y9_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~493 (
// Equation(s):
// \id_stage|reg_file|rd_data2~493_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[24][23]~q )) # (!\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[16][23]~q )))))

	.dataa(\id_stage|reg_file|reg_file[24][23]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[16][23]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~493_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~493 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|rd_data2~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y10_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~494 (
// Equation(s):
// \id_stage|reg_file|rd_data2~494_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|rd_data2~493_combout  & ((\id_stage|reg_file|reg_file[28][23]~q ))) # (!\id_stage|reg_file|rd_data2~493_combout  & (\id_stage|reg_file|reg_file[20][23]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|rd_data2~493_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[20][23]~q ),
	.datac(\id_stage|reg_file|reg_file[28][23]~q ),
	.datad(\id_stage|reg_file|rd_data2~493_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~494_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~494 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y12_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~491 (
// Equation(s):
// \id_stage|reg_file|rd_data2~491_combout  = (\if_id_buffer|ID_rs2_ind [2] & (\if_id_buffer|ID_rs2_ind [3])) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[25][23]~q ))) # (!\if_id_buffer|ID_rs2_ind [3] & 
// (\id_stage|reg_file|reg_file[17][23]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[17][23]~q ),
	.datad(\id_stage|reg_file|reg_file[25][23]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~491_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~491 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data2~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y12_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~492 (
// Equation(s):
// \id_stage|reg_file|rd_data2~492_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|rd_data2~491_combout  & ((\id_stage|reg_file|reg_file[29][23]~q ))) # (!\id_stage|reg_file|rd_data2~491_combout  & (\id_stage|reg_file|reg_file[21][23]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|rd_data2~491_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[21][23]~q ),
	.datac(\id_stage|reg_file|reg_file[29][23]~q ),
	.datad(\id_stage|reg_file|rd_data2~491_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~492_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~492 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y10_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~495 (
// Equation(s):
// \id_stage|reg_file|rd_data2~495_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~492_combout ))) # (!\if_id_buffer|ID_rs2_ind 
// [0] & (\id_stage|reg_file|rd_data2~494_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|rd_data2~494_combout ),
	.datac(\if_id_buffer|ID_rs2_ind [0]),
	.datad(\id_stage|reg_file|rd_data2~492_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~495_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~495 .lut_mask = 16'hF4A4;
defparam \id_stage|reg_file|rd_data2~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y10_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~498 (
// Equation(s):
// \id_stage|reg_file|rd_data2~498_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~495_combout  & (\id_stage|reg_file|rd_data2~497_combout )) # (!\id_stage|reg_file|rd_data2~495_combout  & ((\id_stage|reg_file|rd_data2~490_combout 
// ))))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~495_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~497_combout ),
	.datab(\id_stage|reg_file|rd_data2~490_combout ),
	.datac(\if_id_buffer|ID_rs2_ind [1]),
	.datad(\id_stage|reg_file|rd_data2~495_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~498_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~498 .lut_mask = 16'hAFC0;
defparam \id_stage|reg_file|rd_data2~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y10_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~508 (
// Equation(s):
// \id_stage|reg_file|rd_data2~508_combout  = (\id_stage|reg_file|rd_data2[0]~10_combout  & ((\id_stage|reg_file|rd_data2~505_combout  & (\id_stage|reg_file|rd_data2~507_combout )) # (!\id_stage|reg_file|rd_data2~505_combout  & 
// ((\id_stage|reg_file|rd_data2~498_combout ))))) # (!\id_stage|reg_file|rd_data2[0]~10_combout  & (((\id_stage|reg_file|rd_data2~505_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~507_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.datac(\id_stage|reg_file|rd_data2~505_combout ),
	.datad(\id_stage|reg_file|rd_data2~498_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~508_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~508 .lut_mask = 16'hBCB0;
defparam \id_stage|reg_file|rd_data2~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y10_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~509 (
// Equation(s):
// \id_stage|reg_file|rd_data2~509_combout  = (\id_stage|reg_file|rd_data2~25_combout  & (\id_stage|reg_file|always2~2_combout  & (\wb_stage|wdata_to_reg_file[23]~23_combout ))) # (!\id_stage|reg_file|rd_data2~25_combout  & 
// ((\id_stage|reg_file|rd_data2~508_combout ) # ((\id_stage|reg_file|always2~2_combout  & \wb_stage|wdata_to_reg_file[23]~23_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~25_combout ),
	.datab(\id_stage|reg_file|always2~2_combout ),
	.datac(\wb_stage|wdata_to_reg_file[23]~23_combout ),
	.datad(\id_stage|reg_file|rd_data2~508_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~509_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~509 .lut_mask = 16'hD5C0;
defparam \id_stage|reg_file|rd_data2~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y10_N13
dffeas \id_stage|reg_file|rd_data2[23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data2~509_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2[23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y10_N20
cycloneive_lcell_comb \id_ex_buffer|EX_rs2~23 (
// Equation(s):
// \id_ex_buffer|EX_rs2~23_combout  = (\id_stage|reg_file|rd_data2 [23] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\rst~input_o ),
	.datab(\id_stage|reg_file|rd_data2 [23]),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs2~23_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2~23 .lut_mask = 16'h8C00;
defparam \id_ex_buffer|EX_rs2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y10_N21
dffeas \id_ex_buffer|EX_rs2[23] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs2~23_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2[23] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y10_N22
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~46 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~46_combout  = (\FB|forwardB~3_combout  & ((\FB|forwardB~7_combout  & (\id_ex_buffer|EX_rs2 [23])) # (!\FB|forwardB~7_combout  & ((\wb_stage|wdata_to_reg_file[23]~23_combout )))))

	.dataa(\FB|forwardB~7_combout ),
	.datab(\id_ex_buffer|EX_rs2 [23]),
	.datac(\FB|forwardB~3_combout ),
	.datad(\wb_stage|wdata_to_reg_file[23]~23_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~46_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~46 .lut_mask = 16'hD080;
defparam \ex_stage|store_rs2_mux|out~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y10_N24
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~47 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~47_combout  = (\ex_stage|store_rs2_mux|out~46_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [23] & !\FB|forwardB~3_combout ))

	.dataa(gnd),
	.datab(\ex_stage|store_rs2_mux|out~46_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [23]),
	.datad(\FB|forwardB~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~47_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~47 .lut_mask = 16'hCCFC;
defparam \ex_stage|store_rs2_mux|out~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y10_N25
dffeas \ex_mem_buffer|MEM_rs2[23] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|store_rs2_mux|out~47_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\EDU|excep_flag~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[23] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N12
cycloneive_lcell_comb \mem_wb_buffer|WB_Data_mem_out~22 (
// Equation(s):
// \mem_wb_buffer|WB_Data_mem_out~22_combout  = (\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a22  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_Data_mem_out~22_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out~22 .lut_mask = 16'hDD00;
defparam \mem_wb_buffer|WB_Data_mem_out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y9_N13
dffeas \mem_wb_buffer|WB_Data_mem_out[22] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_Data_mem_out~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_Data_mem_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out[22] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_Data_mem_out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N0
cycloneive_lcell_comb \wb_stage|wdata_to_reg_file[22]~22 (
// Equation(s):
// \wb_stage|wdata_to_reg_file[22]~22_combout  = (\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_Data_mem_out [22]))) # (!\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_ALU_OUT [22]))

	.dataa(\mem_wb_buffer|WB_memread~q ),
	.datab(gnd),
	.datac(\mem_wb_buffer|WB_ALU_OUT [22]),
	.datad(\mem_wb_buffer|WB_Data_mem_out [22]),
	.cin(gnd),
	.combout(\wb_stage|wdata_to_reg_file[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|wdata_to_reg_file[22]~22 .lut_mask = 16'hFA50;
defparam \wb_stage|wdata_to_reg_file[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y8_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~480 (
// Equation(s):
// \id_stage|reg_file|rd_data1~480_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|reg_file[6][22]~q ))) # (!\if_id_buffer|ID_rs1_ind [1] 
// & (\id_stage|reg_file|reg_file[4][22]~q ))))

	.dataa(\id_stage|reg_file|reg_file[4][22]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[6][22]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~480_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~480 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~481 (
// Equation(s):
// \id_stage|reg_file|rd_data1~481_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~480_combout  & (\id_stage|reg_file|reg_file[7][22]~q )) # (!\id_stage|reg_file|rd_data1~480_combout  & ((\id_stage|reg_file|reg_file[5][22]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|rd_data1~480_combout ))))

	.dataa(\id_stage|reg_file|reg_file[7][22]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[5][22]~q ),
	.datad(\id_stage|reg_file|rd_data1~480_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~481_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~481 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~482 (
// Equation(s):
// \id_stage|reg_file|rd_data1~482_combout  = (\id_stage|reg_file|rd_data1[16]~14_combout  & (((\id_stage|reg_file|rd_data1[16]~17_combout )))) # (!\id_stage|reg_file|rd_data1[16]~14_combout  & ((\id_stage|reg_file|rd_data1[16]~17_combout  & 
// ((\id_stage|reg_file|rd_data1~481_combout ))) # (!\id_stage|reg_file|rd_data1[16]~17_combout  & (\id_stage|reg_file|reg_file[1][22]~q ))))

	.dataa(\id_stage|reg_file|reg_file[1][22]~q ),
	.datab(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.datac(\id_stage|reg_file|rd_data1~481_combout ),
	.datad(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~482_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~482 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~483 (
// Equation(s):
// \id_stage|reg_file|rd_data1~483_combout  = (\id_stage|reg_file|rd_data1~482_combout  & (((\id_stage|reg_file|reg_file[3][22]~q )) # (!\id_stage|reg_file|rd_data1[16]~14_combout ))) # (!\id_stage|reg_file|rd_data1~482_combout  & 
// (\id_stage|reg_file|rd_data1[16]~14_combout  & (\id_stage|reg_file|reg_file[2][22]~q )))

	.dataa(\id_stage|reg_file|rd_data1~482_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.datac(\id_stage|reg_file|reg_file[2][22]~q ),
	.datad(\id_stage|reg_file|reg_file[3][22]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~483_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~483 .lut_mask = 16'hEA62;
defparam \id_stage|reg_file|rd_data1~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y9_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~477 (
// Equation(s):
// \id_stage|reg_file|rd_data1~477_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[23][22]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[19][22]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[19][22]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[23][22]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~477_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~477 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~478 (
// Equation(s):
// \id_stage|reg_file|rd_data1~478_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|rd_data1~477_combout  & (\id_stage|reg_file|reg_file[31][22]~q )) # (!\id_stage|reg_file|rd_data1~477_combout  & ((\id_stage|reg_file|reg_file[27][22]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|rd_data1~477_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[31][22]~q ),
	.datac(\id_stage|reg_file|reg_file[27][22]~q ),
	.datad(\id_stage|reg_file|rd_data1~477_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~478_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~478 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data1~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y12_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~470 (
// Equation(s):
// \id_stage|reg_file|rd_data1~470_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[25][22]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[17][22]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[17][22]~q ),
	.datac(\id_stage|reg_file|reg_file[25][22]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~470_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~470 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y12_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~471 (
// Equation(s):
// \id_stage|reg_file|rd_data1~471_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|rd_data1~470_combout  & (\id_stage|reg_file|reg_file[29][22]~q )) # (!\id_stage|reg_file|rd_data1~470_combout  & ((\id_stage|reg_file|reg_file[21][22]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|rd_data1~470_combout ))))

	.dataa(\id_stage|reg_file|reg_file[29][22]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[21][22]~q ),
	.datad(\id_stage|reg_file|rd_data1~470_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~471_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~471 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y12_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~472 (
// Equation(s):
// \id_stage|reg_file|rd_data1~472_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[22][22]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[18][22]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[18][22]~q ),
	.datac(\id_stage|reg_file|reg_file[22][22]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~472_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~472 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y12_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~473 (
// Equation(s):
// \id_stage|reg_file|rd_data1~473_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|rd_data1~472_combout  & ((\id_stage|reg_file|reg_file[30][22]~q ))) # (!\id_stage|reg_file|rd_data1~472_combout  & (\id_stage|reg_file|reg_file[26][22]~q )))) 
// # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|rd_data1~472_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|rd_data1~472_combout ),
	.datac(\id_stage|reg_file|reg_file[26][22]~q ),
	.datad(\id_stage|reg_file|reg_file[30][22]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~473_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~473 .lut_mask = 16'hEC64;
defparam \id_stage|reg_file|rd_data1~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y9_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~474 (
// Equation(s):
// \id_stage|reg_file|rd_data1~474_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[24][22]~q ))) # (!\if_id_buffer|ID_rs1_ind [3] 
// & (\id_stage|reg_file|reg_file[16][22]~q ))))

	.dataa(\id_stage|reg_file|reg_file[16][22]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[24][22]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~474_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~474 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y10_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~475 (
// Equation(s):
// \id_stage|reg_file|rd_data1~475_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|rd_data1~474_combout  & (\id_stage|reg_file|reg_file[28][22]~q )) # (!\id_stage|reg_file|rd_data1~474_combout  & ((\id_stage|reg_file|reg_file[20][22]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|rd_data1~474_combout ))))

	.dataa(\id_stage|reg_file|reg_file[28][22]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[20][22]~q ),
	.datad(\id_stage|reg_file|rd_data1~474_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~475_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~475 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y12_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~476 (
// Equation(s):
// \id_stage|reg_file|rd_data1~476_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0]) # ((\id_stage|reg_file|rd_data1~473_combout )))) # (!\if_id_buffer|ID_rs1_ind [1] & (!\if_id_buffer|ID_rs1_ind [0] & 
// ((\id_stage|reg_file|rd_data1~475_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|rd_data1~473_combout ),
	.datad(\id_stage|reg_file|rd_data1~475_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~476_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~476 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|rd_data1~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y12_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~479 (
// Equation(s):
// \id_stage|reg_file|rd_data1~479_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~476_combout  & (\id_stage|reg_file|rd_data1~478_combout )) # (!\id_stage|reg_file|rd_data1~476_combout  & ((\id_stage|reg_file|rd_data1~471_combout 
// ))))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|rd_data1~476_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~478_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|rd_data1~471_combout ),
	.datad(\id_stage|reg_file|rd_data1~476_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~479_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~479 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y12_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~484 (
// Equation(s):
// \id_stage|reg_file|rd_data1~484_combout  = (\id_stage|reg_file|rd_data1[16]~2_combout  & (\id_stage|reg_file|rd_data1[16]~13_combout )) # (!\id_stage|reg_file|rd_data1[16]~2_combout  & ((\id_stage|reg_file|rd_data1[16]~13_combout  & 
// ((\id_stage|reg_file|rd_data1~479_combout ))) # (!\id_stage|reg_file|rd_data1[16]~13_combout  & (\id_stage|reg_file|rd_data1~483_combout ))))

	.dataa(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.datac(\id_stage|reg_file|rd_data1~483_combout ),
	.datad(\id_stage|reg_file|rd_data1~479_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~484_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~484 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data1~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y10_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~468 (
// Equation(s):
// \id_stage|reg_file|rd_data1~468_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[9][22]~q ))) # (!\if_id_buffer|ID_rs1_ind [0] 
// & (\id_stage|reg_file|reg_file[8][22]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[8][22]~q ),
	.datac(\id_stage|reg_file|reg_file[9][22]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~468_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~468 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y10_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~469 (
// Equation(s):
// \id_stage|reg_file|rd_data1~469_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~468_combout  & (\id_stage|reg_file|reg_file[11][22]~q )) # (!\id_stage|reg_file|rd_data1~468_combout  & ((\id_stage|reg_file|reg_file[10][22]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|rd_data1~468_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|rd_data1~468_combout ),
	.datac(\id_stage|reg_file|reg_file[11][22]~q ),
	.datad(\id_stage|reg_file|reg_file[10][22]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~469_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~469 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|rd_data1~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y12_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~485 (
// Equation(s):
// \id_stage|reg_file|rd_data1~485_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0]) # ((\id_stage|reg_file|reg_file[14][22]~q )))) # (!\if_id_buffer|ID_rs1_ind [1] & (!\if_id_buffer|ID_rs1_ind [0] & 
// ((\id_stage|reg_file|reg_file[12][22]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[14][22]~q ),
	.datad(\id_stage|reg_file|reg_file[12][22]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~485_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~485 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|rd_data1~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y12_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~486 (
// Equation(s):
// \id_stage|reg_file|rd_data1~486_combout  = (\id_stage|reg_file|rd_data1~485_combout  & ((\id_stage|reg_file|reg_file[15][22]~q ) # ((!\if_id_buffer|ID_rs1_ind [0])))) # (!\id_stage|reg_file|rd_data1~485_combout  & (((\id_stage|reg_file|reg_file[13][22]~q  
// & \if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[15][22]~q ),
	.datab(\id_stage|reg_file|reg_file[13][22]~q ),
	.datac(\id_stage|reg_file|rd_data1~485_combout ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~486_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~486 .lut_mask = 16'hACF0;
defparam \id_stage|reg_file|rd_data1~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y12_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~487 (
// Equation(s):
// \id_stage|reg_file|rd_data1~487_combout  = (\id_stage|reg_file|rd_data1[16]~2_combout  & ((\id_stage|reg_file|rd_data1~484_combout  & ((\id_stage|reg_file|rd_data1~486_combout ))) # (!\id_stage|reg_file|rd_data1~484_combout  & 
// (\id_stage|reg_file|rd_data1~469_combout )))) # (!\id_stage|reg_file|rd_data1[16]~2_combout  & (\id_stage|reg_file|rd_data1~484_combout ))

	.dataa(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datab(\id_stage|reg_file|rd_data1~484_combout ),
	.datac(\id_stage|reg_file|rd_data1~469_combout ),
	.datad(\id_stage|reg_file|rd_data1~486_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~487_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~487 .lut_mask = 16'hEC64;
defparam \id_stage|reg_file|rd_data1~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y12_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~488 (
// Equation(s):
// \id_stage|reg_file|rd_data1~488_combout  = (\id_stage|reg_file|always1~2_combout  & ((\wb_stage|wdata_to_reg_file[22]~22_combout ) # ((\id_stage|reg_file|rd_data1~487_combout  & !\id_stage|reg_file|rd_data1~25_combout )))) # 
// (!\id_stage|reg_file|always1~2_combout  & (\id_stage|reg_file|rd_data1~487_combout  & ((!\id_stage|reg_file|rd_data1~25_combout ))))

	.dataa(\id_stage|reg_file|always1~2_combout ),
	.datab(\id_stage|reg_file|rd_data1~487_combout ),
	.datac(\wb_stage|wdata_to_reg_file[22]~22_combout ),
	.datad(\id_stage|reg_file|rd_data1~25_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~488_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~488 .lut_mask = 16'hA0EC;
defparam \id_stage|reg_file|rd_data1~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y12_N15
dffeas \id_stage|reg_file|rd_data1[22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data1~488_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1[22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N4
cycloneive_lcell_comb \id_ex_buffer|EX_rs1~22 (
// Equation(s):
// \id_ex_buffer|EX_rs1~22_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\id_stage|reg_file|rd_data1 [22] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\id_stage|SDU|id_ex_flush~7_combout ),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\rst~input_o ),
	.datad(\id_stage|reg_file|rd_data1 [22]),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs1~22_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1~22 .lut_mask = 16'hA200;
defparam \id_ex_buffer|EX_rs1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y9_N11
dffeas \id_ex_buffer|EX_rs1[22] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer|EX_rs1~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1[22] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N10
cycloneive_lcell_comb \ex_stage|alu_oper1|out[22]~45 (
// Equation(s):
// \ex_stage|alu_oper1|out[22]~45_combout  = (\ex_stage|alu_oper1|sel1|out[21]~8_combout  & ((\FA|forwardA~7_combout  & ((\id_ex_buffer|EX_rs1 [22]))) # (!\FA|forwardA~7_combout  & (\wb_stage|wdata_to_reg_file[22]~22_combout ))))

	.dataa(\ex_stage|alu_oper1|sel1|out[21]~8_combout ),
	.datab(\wb_stage|wdata_to_reg_file[22]~22_combout ),
	.datac(\id_ex_buffer|EX_rs1 [22]),
	.datad(\FA|forwardA~7_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[22]~45 .lut_mask = 16'hA088;
defparam \ex_stage|alu_oper1|out[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N28
cycloneive_lcell_comb \ex_stage|alu_oper1|out[22] (
// Equation(s):
// \ex_stage|alu_oper1|out [22] = (\ex_stage|alu_oper1|out~44_combout ) # ((\ex_stage|alu_oper1|out[22]~45_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [22] & !\ex_stage|alu_oper1|sel1|out[21]~9_combout )))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [22]),
	.datab(\ex_stage|alu_oper1|out~44_combout ),
	.datac(\ex_stage|alu_oper1|sel1|out[21]~9_combout ),
	.datad(\ex_stage|alu_oper1|out[22]~45_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out [22]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[22] .lut_mask = 16'hFFCE;
defparam \ex_stage|alu_oper1|out[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y9_N14
cycloneive_lcell_comb \ex_stage|alu|Mux24~1 (
// Equation(s):
// \ex_stage|alu|Mux24~1_combout  = (\ex_stage|alu|Mux4~0_combout  & ((\ex_stage|alu|Mux10~0_combout  & (!\ex_stage|alu_oper1|out [22] & !\ex_stage|alu_oper2|out~68_combout )) # (!\ex_stage|alu|Mux10~0_combout  & (\ex_stage|alu_oper1|out [22] $ 
// (\ex_stage|alu_oper2|out~68_combout ))))) # (!\ex_stage|alu|Mux4~0_combout  & (\ex_stage|alu|Mux10~0_combout ))

	.dataa(\ex_stage|alu|Mux4~0_combout ),
	.datab(\ex_stage|alu|Mux10~0_combout ),
	.datac(\ex_stage|alu_oper1|out [22]),
	.datad(\ex_stage|alu_oper2|out~68_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux24~1 .lut_mask = 16'h466C;
defparam \ex_stage|alu|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N26
cycloneive_lcell_comb \ex_stage|alu|Mux24~2 (
// Equation(s):
// \ex_stage|alu|Mux24~2_combout  = (\ex_stage|alu|ShiftLeft0~51_combout  & (!\ex_stage|alu|ShiftLeft0~37_combout  & !\ex_stage|alu_oper2|out~38_combout ))

	.dataa(\ex_stage|alu|ShiftLeft0~51_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~37_combout ),
	.datac(\ex_stage|alu_oper2|out~38_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux24~2 .lut_mask = 16'h0202;
defparam \ex_stage|alu|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y10_N0
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~121 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~121_combout  = (\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu_oper1|out[31]~50_combout ) # ((\ex_stage|alu_oper1|out[31]~51_combout )))) # (!\ex_stage|alu_oper2|out~32_combout  & (((\ex_stage|alu_oper1|out [30]))))

	.dataa(\ex_stage|alu_oper1|out[31]~50_combout ),
	.datab(\ex_stage|alu_oper1|out[31]~51_combout ),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(\ex_stage|alu_oper1|out [30]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~121_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~121 .lut_mask = 16'hEFE0;
defparam \ex_stage|alu|ShiftRight0~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N20
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~41 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~41_combout  = (\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out [22]))) # (!\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper1|out [24]))

	.dataa(\ex_stage|alu_oper1|out [24]),
	.datab(gnd),
	.datac(\ex_stage|alu_oper1|out [22]),
	.datad(\ex_stage|alu_oper2|out~35_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~41_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~41 .lut_mask = 16'hF0AA;
defparam \ex_stage|alu|ShiftRight0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N16
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~52 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~52_combout  = (\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu|ShiftRight0~124_combout )) # (!\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu|ShiftRight0~41_combout )))

	.dataa(\ex_stage|alu|ShiftRight0~124_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(\ex_stage|alu|ShiftRight0~41_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~52_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~52 .lut_mask = 16'hAFA0;
defparam \ex_stage|alu|ShiftRight0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N26
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~51 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~51_combout  = (\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu|ShiftRight0~50_combout ))) # (!\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu|ShiftRight0~39_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper2|out~32_combout ),
	.datac(\ex_stage|alu|ShiftRight0~39_combout ),
	.datad(\ex_stage|alu|ShiftRight0~50_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~51_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~51 .lut_mask = 16'hFC30;
defparam \ex_stage|alu|ShiftRight0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y8_N18
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~53 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~53_combout  = (\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftRight0~51_combout ))) # (!\ex_stage|alu_oper2|out~41_combout  & (\ex_stage|alu|ShiftRight0~52_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper2|out~41_combout ),
	.datac(\ex_stage|alu|ShiftRight0~52_combout ),
	.datad(\ex_stage|alu|ShiftRight0~51_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~53_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~53 .lut_mask = 16'hFC30;
defparam \ex_stage|alu|ShiftRight0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y8_N22
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~65 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~65_combout  = (\ex_stage|alu_oper2|out~38_combout  & (\ex_stage|alu|ShiftLeft0~46_combout  & (\ex_stage|alu|ShiftRight0~121_combout ))) # (!\ex_stage|alu_oper2|out~38_combout  & (((\ex_stage|alu|ShiftRight0~53_combout ))))

	.dataa(\ex_stage|alu|ShiftLeft0~46_combout ),
	.datab(\ex_stage|alu|ShiftRight0~121_combout ),
	.datac(\ex_stage|alu_oper2|out~38_combout ),
	.datad(\ex_stage|alu|ShiftRight0~53_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~65_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~65 .lut_mask = 16'h8F80;
defparam \ex_stage|alu|ShiftRight0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N20
cycloneive_lcell_comb \ex_stage|alu|Mux24~3 (
// Equation(s):
// \ex_stage|alu|Mux24~3_combout  = (\ex_stage|alu|Mux33~2_combout  & (((\ex_stage|alu|ShiftRight0~65_combout  & \ex_stage|alu|Mux33~1_combout )))) # (!\ex_stage|alu|Mux33~2_combout  & ((\ex_stage|alu|Mux24~2_combout ) # ((!\ex_stage|alu|Mux33~1_combout ))))

	.dataa(\ex_stage|alu|Mux24~2_combout ),
	.datab(\ex_stage|alu|Mux33~2_combout ),
	.datac(\ex_stage|alu|ShiftRight0~65_combout ),
	.datad(\ex_stage|alu|Mux33~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux24~3 .lut_mask = 16'hE233;
defparam \ex_stage|alu|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y9_N8
cycloneive_lcell_comb \ex_stage|alu|Mux24~4 (
// Equation(s):
// \ex_stage|alu|Mux24~4_combout  = (\ex_stage|alu|Mux33~0_combout  & (((\ex_stage|alu|Mux24~3_combout )))) # (!\ex_stage|alu|Mux33~0_combout  & ((\ex_stage|alu|Mux24~3_combout  & ((\ex_stage|alu|ShiftLeft0~97_combout ))) # (!\ex_stage|alu|Mux24~3_combout  & 
// (\ex_stage|alu|ShiftLeft0~56_combout ))))

	.dataa(\ex_stage|alu|Mux33~0_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~56_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~97_combout ),
	.datad(\ex_stage|alu|Mux24~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux24~4 .lut_mask = 16'hFA44;
defparam \ex_stage|alu|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y9_N2
cycloneive_lcell_comb \ex_stage|alu|Mux24~5 (
// Equation(s):
// \ex_stage|alu|Mux24~5_combout  = (\ex_stage|alu|Mux4~0_combout  & (\ex_stage|alu|Mux24~1_combout )) # (!\ex_stage|alu|Mux4~0_combout  & ((\ex_stage|alu|Mux24~1_combout  & (\ex_stage|alu|Mux24~4_combout )) # (!\ex_stage|alu|Mux24~1_combout  & 
// ((\ex_stage|alu|Add0~69_combout )))))

	.dataa(\ex_stage|alu|Mux4~0_combout ),
	.datab(\ex_stage|alu|Mux24~1_combout ),
	.datac(\ex_stage|alu|Mux24~4_combout ),
	.datad(\ex_stage|alu|Add0~69_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux24~5 .lut_mask = 16'hD9C8;
defparam \ex_stage|alu|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y9_N28
cycloneive_lcell_comb \ex_stage|alu|Mux24~0 (
// Equation(s):
// \ex_stage|alu|Mux24~0_combout  = (\ex_stage|alu_oper2|out~68_combout  & ((\ex_stage|alu_oper1|out [22]) # (\ex_stage|alu_oper|ALU_OP [0]))) # (!\ex_stage|alu_oper2|out~68_combout  & (\ex_stage|alu_oper1|out [22] & \ex_stage|alu_oper|ALU_OP [0]))

	.dataa(\ex_stage|alu_oper2|out~68_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu_oper1|out [22]),
	.datad(\ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux24~0 .lut_mask = 16'hFAA0;
defparam \ex_stage|alu|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N4
cycloneive_lcell_comb \ex_stage|alu|Mux24~6 (
// Equation(s):
// \ex_stage|alu|Mux24~6_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux4~2_combout  & ((\ex_stage|alu|Mux24~0_combout ))) # (!\ex_stage|alu|Mux4~2_combout  & (\ex_stage|alu|Mux24~5_combout ))))

	.dataa(\ex_stage|alu|Mux24~5_combout ),
	.datab(\ex_stage|alu_oper|ALU_OP [3]),
	.datac(\ex_stage|alu|Mux4~2_combout ),
	.datad(\ex_stage|alu|Mux24~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux24~6 .lut_mask = 16'h3202;
defparam \ex_stage|alu|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N16
cycloneive_lcell_comb \ex_stage|alu|res[22] (
// Equation(s):
// \ex_stage|alu|res [22] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux24~6_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [22])))

	.dataa(gnd),
	.datab(\ex_stage|alu|Mux24~6_combout ),
	.datac(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.datad(\ex_stage|alu|res [22]),
	.cin(gnd),
	.combout(\ex_stage|alu|res [22]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[22] .lut_mask = 16'hCFC0;
defparam \ex_stage|alu|res[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N26
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT~22 (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT~22_combout  = (\ex_stage|alu|res [22] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\ex_stage|alu|res [22]),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT~22_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT~22 .lut_mask = 16'hDD00;
defparam \ex_mem_buffer|MEM_ALU_OUT~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y9_N27
dffeas \ex_mem_buffer|MEM_ALU_OUT[22] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_ALU_OUT~22_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[22] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N22
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~44 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~44_combout  = (\FB|forwardB~3_combout  & ((\FB|forwardB~7_combout  & ((\id_ex_buffer|EX_rs2 [22]))) # (!\FB|forwardB~7_combout  & (\wb_stage|wdata_to_reg_file[22]~22_combout ))))

	.dataa(\FB|forwardB~3_combout ),
	.datab(\wb_stage|wdata_to_reg_file[22]~22_combout ),
	.datac(\FB|forwardB~7_combout ),
	.datad(\id_ex_buffer|EX_rs2 [22]),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~44_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~44 .lut_mask = 16'hA808;
defparam \ex_stage|store_rs2_mux|out~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y9_N26
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~45 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~45_combout  = (\ex_stage|store_rs2_mux|out~44_combout ) # ((!\FB|forwardB~3_combout  & \ex_mem_buffer|MEM_ALU_OUT [22]))

	.dataa(\FB|forwardB~3_combout ),
	.datab(gnd),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [22]),
	.datad(\ex_stage|store_rs2_mux|out~44_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~45_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~45 .lut_mask = 16'hFF50;
defparam \ex_stage|store_rs2_mux|out~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y9_N27
dffeas \ex_mem_buffer|MEM_rs2[22] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|store_rs2_mux|out~45_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\EDU|excep_flag~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[22] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y10_N18
cycloneive_lcell_comb \mem_wb_buffer|WB_Data_mem_out~26 (
// Equation(s):
// \mem_wb_buffer|WB_Data_mem_out~26_combout  = (\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a26  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(gnd),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\rst~input_o ),
	.datad(\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_Data_mem_out~26_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out~26 .lut_mask = 16'hF300;
defparam \mem_wb_buffer|WB_Data_mem_out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y10_N19
dffeas \mem_wb_buffer|WB_Data_mem_out[26] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_Data_mem_out~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_Data_mem_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out[26] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_Data_mem_out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y10_N30
cycloneive_lcell_comb \wb_stage|wdata_to_reg_file[26]~26 (
// Equation(s):
// \wb_stage|wdata_to_reg_file[26]~26_combout  = (\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_Data_mem_out [26]))) # (!\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_ALU_OUT [26]))

	.dataa(gnd),
	.datab(\mem_wb_buffer|WB_ALU_OUT [26]),
	.datac(\mem_wb_buffer|WB_memread~q ),
	.datad(\mem_wb_buffer|WB_Data_mem_out [26]),
	.cin(gnd),
	.combout(\wb_stage|wdata_to_reg_file[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|wdata_to_reg_file[26]~26 .lut_mask = 16'hFC0C;
defparam \wb_stage|wdata_to_reg_file[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y10_N31
dffeas \id_stage|reg_file|reg_file[15][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\wb_stage|wdata_to_reg_file[26]~26_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y10_N15
dffeas \id_stage|reg_file|reg_file[13][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N17
dffeas \id_stage|reg_file|reg_file[14][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y10_N1
dffeas \id_stage|reg_file|reg_file[12][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~569 (
// Equation(s):
// \id_stage|reg_file|rd_data2~569_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|reg_file[14][26]~q )) # (!\if_id_buffer|ID_rs2_ind [1] & 
// ((\id_stage|reg_file|reg_file[12][26]~q )))))

	.dataa(\id_stage|reg_file|reg_file[14][26]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[12][26]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~569_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~569 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|rd_data2~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~570 (
// Equation(s):
// \id_stage|reg_file|rd_data2~570_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~569_combout  & (\id_stage|reg_file|reg_file[15][26]~q )) # (!\id_stage|reg_file|rd_data2~569_combout  & ((\id_stage|reg_file|reg_file[13][26]~q ))))) 
// # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~569_combout ))))

	.dataa(\id_stage|reg_file|reg_file[15][26]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[13][26]~q ),
	.datad(\id_stage|reg_file|rd_data2~569_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~570_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~570 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data2~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y10_N29
dffeas \id_stage|reg_file|reg_file[11][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N25
dffeas \id_stage|reg_file|reg_file[10][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y10_N3
dffeas \id_stage|reg_file|reg_file[9][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y10_N19
dffeas \id_stage|reg_file|reg_file[8][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~552 (
// Equation(s):
// \id_stage|reg_file|rd_data2~552_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[9][26]~q )) # (!\if_id_buffer|ID_rs2_ind [0] & 
// ((\id_stage|reg_file|reg_file[8][26]~q )))))

	.dataa(\id_stage|reg_file|reg_file[9][26]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[8][26]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~552_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~552 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|rd_data2~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y6_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~553 (
// Equation(s):
// \id_stage|reg_file|rd_data2~553_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~552_combout  & (\id_stage|reg_file|reg_file[11][26]~q )) # (!\id_stage|reg_file|rd_data2~552_combout  & ((\id_stage|reg_file|reg_file[10][26]~q ))))) 
// # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~552_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[11][26]~q ),
	.datac(\id_stage|reg_file|reg_file[10][26]~q ),
	.datad(\id_stage|reg_file|rd_data2~552_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~553_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~553 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data2~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y5_N8
cycloneive_lcell_comb \id_stage|reg_file|reg_file[2][26]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[2][26]~feeder_combout  = \wb_stage|wdata_to_reg_file[26]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|wdata_to_reg_file[26]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[2][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][26]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[2][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y5_N9
dffeas \id_stage|reg_file|reg_file[2][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[2][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y3_N21
dffeas \id_stage|reg_file|reg_file[1][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y3_N25
dffeas \id_stage|reg_file|reg_file[5][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y3_N7
dffeas \id_stage|reg_file|reg_file[7][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y5_N13
dffeas \id_stage|reg_file|reg_file[6][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y5_N19
dffeas \id_stage|reg_file|reg_file[4][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~564 (
// Equation(s):
// \id_stage|reg_file|rd_data2~564_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|reg_file[6][26]~q )) # (!\if_id_buffer|ID_rs2_ind [1] & 
// ((\id_stage|reg_file|reg_file[4][26]~q )))))

	.dataa(\id_stage|reg_file|reg_file[6][26]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[4][26]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~564_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~564 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|rd_data2~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y3_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~565 (
// Equation(s):
// \id_stage|reg_file|rd_data2~565_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~564_combout  & ((\id_stage|reg_file|reg_file[7][26]~q ))) # (!\id_stage|reg_file|rd_data2~564_combout  & (\id_stage|reg_file|reg_file[5][26]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~564_combout ))))

	.dataa(\id_stage|reg_file|reg_file[5][26]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[7][26]~q ),
	.datad(\id_stage|reg_file|rd_data2~564_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~565_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~565 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y3_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~566 (
// Equation(s):
// \id_stage|reg_file|rd_data2~566_combout  = (\id_stage|reg_file|rd_data2[0]~16_combout  & ((\id_stage|reg_file|rd_data2[0]~17_combout ) # ((\id_stage|reg_file|rd_data2~565_combout )))) # (!\id_stage|reg_file|rd_data2[0]~16_combout  & 
// (!\id_stage|reg_file|rd_data2[0]~17_combout  & (\id_stage|reg_file|reg_file[1][26]~q )))

	.dataa(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[1][26]~q ),
	.datad(\id_stage|reg_file|rd_data2~565_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~566_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~566 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|rd_data2~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y3_N11
dffeas \id_stage|reg_file|reg_file[3][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y3_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~567 (
// Equation(s):
// \id_stage|reg_file|rd_data2~567_combout  = (\id_stage|reg_file|rd_data2~566_combout  & (((\id_stage|reg_file|reg_file[3][26]~q ) # (!\id_stage|reg_file|rd_data2[0]~17_combout )))) # (!\id_stage|reg_file|rd_data2~566_combout  & 
// (\id_stage|reg_file|reg_file[2][26]~q  & ((\id_stage|reg_file|rd_data2[0]~17_combout ))))

	.dataa(\id_stage|reg_file|reg_file[2][26]~q ),
	.datab(\id_stage|reg_file|rd_data2~566_combout ),
	.datac(\id_stage|reg_file|reg_file[3][26]~q ),
	.datad(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~567_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~567 .lut_mask = 16'hE2CC;
defparam \id_stage|reg_file|rd_data2~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y12_N15
dffeas \id_stage|reg_file|reg_file[17][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y12_N29
dffeas \id_stage|reg_file|reg_file[25][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y12_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~554 (
// Equation(s):
// \id_stage|reg_file|rd_data2~554_combout  = (\if_id_buffer|ID_rs2_ind [2] & (\if_id_buffer|ID_rs2_ind [3])) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[25][26]~q ))) # (!\if_id_buffer|ID_rs2_ind [3] & 
// (\id_stage|reg_file|reg_file[17][26]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[17][26]~q ),
	.datad(\id_stage|reg_file|reg_file[25][26]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~554_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~554 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data2~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y11_N25
dffeas \id_stage|reg_file|reg_file[21][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y11_N19
dffeas \id_stage|reg_file|reg_file[29][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y11_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~555 (
// Equation(s):
// \id_stage|reg_file|rd_data2~555_combout  = (\id_stage|reg_file|rd_data2~554_combout  & (((\id_stage|reg_file|reg_file[29][26]~q ) # (!\if_id_buffer|ID_rs2_ind [2])))) # (!\id_stage|reg_file|rd_data2~554_combout  & (\id_stage|reg_file|reg_file[21][26]~q  & 
// ((\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\id_stage|reg_file|rd_data2~554_combout ),
	.datab(\id_stage|reg_file|reg_file[21][26]~q ),
	.datac(\id_stage|reg_file|reg_file[29][26]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~555_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~555 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|rd_data2~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y5_N9
dffeas \id_stage|reg_file|reg_file[27][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N23
dffeas \id_stage|reg_file|reg_file[31][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y9_N29
dffeas \id_stage|reg_file|reg_file[23][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y9_N19
dffeas \id_stage|reg_file|reg_file[19][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y9_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~561 (
// Equation(s):
// \id_stage|reg_file|rd_data2~561_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[23][26]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[19][26]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[23][26]~q ),
	.datac(\id_stage|reg_file|reg_file[19][26]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~561_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~561 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y5_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~562 (
// Equation(s):
// \id_stage|reg_file|rd_data2~562_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|rd_data2~561_combout  & ((\id_stage|reg_file|reg_file[31][26]~q ))) # (!\id_stage|reg_file|rd_data2~561_combout  & (\id_stage|reg_file|reg_file[27][26]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|rd_data2~561_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[27][26]~q ),
	.datac(\id_stage|reg_file|reg_file[31][26]~q ),
	.datad(\id_stage|reg_file|rd_data2~561_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~562_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~562 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y4_N13
dffeas \id_stage|reg_file|reg_file[26][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N11
dffeas \id_stage|reg_file|reg_file[30][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N29
dffeas \id_stage|reg_file|reg_file[22][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N7
dffeas \id_stage|reg_file|reg_file[18][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~556 (
// Equation(s):
// \id_stage|reg_file|rd_data2~556_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][26]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[18][26]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][26]~q ),
	.datac(\id_stage|reg_file|reg_file[18][26]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~556_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~556 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~557 (
// Equation(s):
// \id_stage|reg_file|rd_data2~557_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|rd_data2~556_combout  & ((\id_stage|reg_file|reg_file[30][26]~q ))) # (!\id_stage|reg_file|rd_data2~556_combout  & (\id_stage|reg_file|reg_file[26][26]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|rd_data2~556_combout ))))

	.dataa(\id_stage|reg_file|reg_file[26][26]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[30][26]~q ),
	.datad(\id_stage|reg_file|rd_data2~556_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~557_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~557 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y3_N23
dffeas \id_stage|reg_file|reg_file[24][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N5
dffeas \id_stage|reg_file|reg_file[16][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y3_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~558 (
// Equation(s):
// \id_stage|reg_file|rd_data2~558_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[24][26]~q )) # (!\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[16][26]~q )))))

	.dataa(\id_stage|reg_file|reg_file[24][26]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[16][26]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~558_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~558 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|rd_data2~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y6_N21
dffeas \id_stage|reg_file|reg_file[28][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N3
dffeas \id_stage|reg_file|reg_file[20][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y6_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~559 (
// Equation(s):
// \id_stage|reg_file|rd_data2~559_combout  = (\id_stage|reg_file|rd_data2~558_combout  & (((\id_stage|reg_file|reg_file[28][26]~q )) # (!\if_id_buffer|ID_rs2_ind [2]))) # (!\id_stage|reg_file|rd_data2~558_combout  & (\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[20][26]~q ))))

	.dataa(\id_stage|reg_file|rd_data2~558_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[28][26]~q ),
	.datad(\id_stage|reg_file|reg_file[20][26]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~559_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~559 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|rd_data2~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y6_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~560 (
// Equation(s):
// \id_stage|reg_file|rd_data2~560_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~557_combout ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((!\if_id_buffer|ID_rs2_ind [0] & 
// \id_stage|reg_file|rd_data2~559_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~557_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\if_id_buffer|ID_rs2_ind [0]),
	.datad(\id_stage|reg_file|rd_data2~559_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~560_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~560 .lut_mask = 16'hCBC8;
defparam \id_stage|reg_file|rd_data2~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y6_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~563 (
// Equation(s):
// \id_stage|reg_file|rd_data2~563_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~560_combout  & ((\id_stage|reg_file|rd_data2~562_combout ))) # (!\id_stage|reg_file|rd_data2~560_combout  & (\id_stage|reg_file|rd_data2~555_combout 
// )))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~560_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~555_combout ),
	.datab(\id_stage|reg_file|rd_data2~562_combout ),
	.datac(\if_id_buffer|ID_rs2_ind [0]),
	.datad(\id_stage|reg_file|rd_data2~560_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~563_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~563 .lut_mask = 16'hCFA0;
defparam \id_stage|reg_file|rd_data2~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y6_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~568 (
// Equation(s):
// \id_stage|reg_file|rd_data2~568_combout  = (\id_stage|reg_file|rd_data2[0]~10_combout  & ((\id_stage|reg_file|rd_data2[0]~13_combout ) # ((\id_stage|reg_file|rd_data2~563_combout )))) # (!\id_stage|reg_file|rd_data2[0]~10_combout  & 
// (!\id_stage|reg_file|rd_data2[0]~13_combout  & (\id_stage|reg_file|rd_data2~567_combout )))

	.dataa(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.datac(\id_stage|reg_file|rd_data2~567_combout ),
	.datad(\id_stage|reg_file|rd_data2~563_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~568_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~568 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|rd_data2~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y6_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~571 (
// Equation(s):
// \id_stage|reg_file|rd_data2~571_combout  = (\id_stage|reg_file|rd_data2[0]~13_combout  & ((\id_stage|reg_file|rd_data2~568_combout  & (\id_stage|reg_file|rd_data2~570_combout )) # (!\id_stage|reg_file|rd_data2~568_combout  & 
// ((\id_stage|reg_file|rd_data2~553_combout ))))) # (!\id_stage|reg_file|rd_data2[0]~13_combout  & (((\id_stage|reg_file|rd_data2~568_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~570_combout ),
	.datab(\id_stage|reg_file|rd_data2~553_combout ),
	.datac(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.datad(\id_stage|reg_file|rd_data2~568_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~571_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~571 .lut_mask = 16'hAFC0;
defparam \id_stage|reg_file|rd_data2~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y8_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~572 (
// Equation(s):
// \id_stage|reg_file|rd_data2~572_combout  = (\id_stage|reg_file|always2~2_combout  & ((\wb_stage|wdata_to_reg_file[26]~26_combout ) # ((!\id_stage|reg_file|rd_data2~25_combout  & \id_stage|reg_file|rd_data2~571_combout )))) # 
// (!\id_stage|reg_file|always2~2_combout  & (!\id_stage|reg_file|rd_data2~25_combout  & (\id_stage|reg_file|rd_data2~571_combout )))

	.dataa(\id_stage|reg_file|always2~2_combout ),
	.datab(\id_stage|reg_file|rd_data2~25_combout ),
	.datac(\id_stage|reg_file|rd_data2~571_combout ),
	.datad(\wb_stage|wdata_to_reg_file[26]~26_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~572_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~572 .lut_mask = 16'hBA30;
defparam \id_stage|reg_file|rd_data2~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y8_N11
dffeas \id_stage|reg_file|rd_data2[26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data2~572_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2[26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data2[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y10_N2
cycloneive_lcell_comb \id_ex_buffer|EX_rs2~26 (
// Equation(s):
// \id_ex_buffer|EX_rs2~26_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\id_stage|reg_file|rd_data2 [26] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\rst~input_o ),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\id_stage|SDU|id_ex_flush~7_combout ),
	.datad(\id_stage|reg_file|rd_data2 [26]),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs2~26_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2~26 .lut_mask = 16'hB000;
defparam \id_ex_buffer|EX_rs2~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y10_N3
dffeas \id_ex_buffer|EX_rs2[26] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs2~26_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2[26] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs2[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y10_N8
cycloneive_lcell_comb \ex_stage|alu_oper2|out~77 (
// Equation(s):
// \ex_stage|alu_oper2|out~77_combout  = (\ex_stage|alu_oper2|sel2|out~0_combout  & ((\FB|forwardB[0]~8_combout  & (\wb_stage|wdata_to_reg_file[26]~26_combout )) # (!\FB|forwardB[0]~8_combout  & ((\ex_mem_buffer|MEM_ALU_OUT [26])))))

	.dataa(\wb_stage|wdata_to_reg_file[26]~26_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [26]),
	.datac(\FB|forwardB[0]~8_combout ),
	.datad(\ex_stage|alu_oper2|sel2|out~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~77_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~77 .lut_mask = 16'hAC00;
defparam \ex_stage|alu_oper2|out~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N20
cycloneive_lcell_comb \ex_stage|alu_oper2|out~78 (
// Equation(s):
// \ex_stage|alu_oper2|out~78_combout  = (\ex_stage|alu_oper2|out~72_combout ) # ((\ex_stage|alu_oper2|out~77_combout ) # ((\id_ex_buffer|EX_rs2 [26] & \FB|forwardB[2]~9_combout )))

	.dataa(\id_ex_buffer|EX_rs2 [26]),
	.datab(\ex_stage|alu_oper2|out~72_combout ),
	.datac(\ex_stage|alu_oper2|out~77_combout ),
	.datad(\FB|forwardB[2]~9_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~78_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~78 .lut_mask = 16'hFEFC;
defparam \ex_stage|alu_oper2|out~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y7_N10
cycloneive_lcell_comb \ex_stage|alu|Mux28~3 (
// Equation(s):
// \ex_stage|alu|Mux28~3_combout  = (\ex_stage|alu_oper|ALU_OP [1] & (((!\ex_stage|alu_oper|ALU_OP [0])))) # (!\ex_stage|alu_oper|ALU_OP [1] & ((\ex_stage|alu_oper2|out~78_combout  & (!\ex_stage|alu_oper|ALU_OP [0] & !\ex_stage|alu_oper1|out [26])) # 
// (!\ex_stage|alu_oper2|out~78_combout  & (\ex_stage|alu_oper|ALU_OP [0] $ (\ex_stage|alu_oper1|out [26])))))

	.dataa(\ex_stage|alu_oper|ALU_OP [1]),
	.datab(\ex_stage|alu_oper2|out~78_combout ),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\ex_stage|alu_oper1|out [26]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux28~3 .lut_mask = 16'h0B1E;
defparam \ex_stage|alu|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N12
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~72 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~72_combout  = (\ex_stage|alu_oper2|out~41_combout  & \ex_stage|alu_oper2|out~35_combout )

	.dataa(gnd),
	.datab(\ex_stage|alu_oper2|out~41_combout ),
	.datac(gnd),
	.datad(\ex_stage|alu_oper2|out~35_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~72_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~72 .lut_mask = 16'hCC00;
defparam \ex_stage|alu|ShiftLeft0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N22
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~90 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~90_combout  = (\ex_stage|alu|ShiftRight0~51_combout  & ((\ex_stage|alu|ShiftRight0~36_combout ) # ((\ex_stage|alu|ShiftLeft0~72_combout  & \ex_stage|alu|ShiftRight0~59_combout )))) # (!\ex_stage|alu|ShiftRight0~51_combout  & 
// (\ex_stage|alu|ShiftLeft0~72_combout  & (\ex_stage|alu|ShiftRight0~59_combout )))

	.dataa(\ex_stage|alu|ShiftRight0~51_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~72_combout ),
	.datac(\ex_stage|alu|ShiftRight0~59_combout ),
	.datad(\ex_stage|alu|ShiftRight0~36_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~90_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~90 .lut_mask = 16'hEAC0;
defparam \ex_stage|alu|ShiftRight0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y10_N6
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~74 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~74_combout  = (\ex_stage|alu|ShiftLeft0~50_combout ) # ((\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu_oper2|out~35_combout  & \ex_stage|alu_oper1|out [1])))

	.dataa(\ex_stage|alu|ShiftLeft0~50_combout ),
	.datab(\ex_stage|alu_oper2|out~32_combout ),
	.datac(\ex_stage|alu_oper2|out~35_combout ),
	.datad(\ex_stage|alu_oper1|out [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~74_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~74 .lut_mask = 16'hEAAA;
defparam \ex_stage|alu|ShiftLeft0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y11_N2
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~73 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~73_combout  = (\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftLeft0~48_combout ))) # (!\ex_stage|alu_oper2|out~41_combout  & (\ex_stage|alu|ShiftLeft0~53_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper2|out~41_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~53_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~48_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~73_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~73 .lut_mask = 16'hFC30;
defparam \ex_stage|alu|ShiftLeft0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y11_N12
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~75 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~75_combout  = (\ex_stage|alu_oper2|out~38_combout  & (\ex_stage|alu|ShiftLeft0~74_combout  & (!\ex_stage|alu_oper2|out~41_combout ))) # (!\ex_stage|alu_oper2|out~38_combout  & (((\ex_stage|alu|ShiftLeft0~73_combout ))))

	.dataa(\ex_stage|alu|ShiftLeft0~74_combout ),
	.datab(\ex_stage|alu_oper2|out~38_combout ),
	.datac(\ex_stage|alu_oper2|out~41_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~73_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~75_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~75 .lut_mask = 16'h3B08;
defparam \ex_stage|alu|ShiftLeft0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y11_N10
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~87 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~87_combout  = (\ex_stage|alu_oper2|out~41_combout  & (\ex_stage|alu|ShiftLeft0~55_combout )) # (!\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftLeft0~86_combout )))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper2|out~41_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~55_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~86_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~87_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~87 .lut_mask = 16'hF3C0;
defparam \ex_stage|alu|ShiftLeft0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y11_N6
cycloneive_lcell_comb \ex_stage|alu|Mux28~0 (
// Equation(s):
// \ex_stage|alu|Mux28~0_combout  = (\ex_stage|alu|Mux6~1_combout  & (((\ex_stage|alu|Mux6~0_combout )))) # (!\ex_stage|alu|Mux6~1_combout  & ((\ex_stage|alu|Mux6~0_combout  & (\ex_stage|alu|ShiftLeft0~87_combout )) # (!\ex_stage|alu|Mux6~0_combout  & 
// ((\ex_stage|alu|ShiftLeft0~110_combout )))))

	.dataa(\ex_stage|alu|ShiftLeft0~87_combout ),
	.datab(\ex_stage|alu|Mux6~1_combout ),
	.datac(\ex_stage|alu|Mux6~0_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~110_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux28~0 .lut_mask = 16'hE3E0;
defparam \ex_stage|alu|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y11_N8
cycloneive_lcell_comb \ex_stage|alu|Mux28~1 (
// Equation(s):
// \ex_stage|alu|Mux28~1_combout  = (\ex_stage|alu|Mux6~1_combout  & ((\ex_stage|alu|Mux28~0_combout  & (\ex_stage|alu|ShiftLeft0~75_combout )) # (!\ex_stage|alu|Mux28~0_combout  & ((\ex_stage|alu|ShiftLeft0~96_combout ))))) # (!\ex_stage|alu|Mux6~1_combout  
// & (((\ex_stage|alu|Mux28~0_combout ))))

	.dataa(\ex_stage|alu|ShiftLeft0~75_combout ),
	.datab(\ex_stage|alu|Mux6~1_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~96_combout ),
	.datad(\ex_stage|alu|Mux28~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux28~1 .lut_mask = 16'hBBC0;
defparam \ex_stage|alu|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y11_N18
cycloneive_lcell_comb \ex_stage|alu|Mux28~2 (
// Equation(s):
// \ex_stage|alu|Mux28~2_combout  = (\ex_stage|alu|Mux28~1_combout  & !\ex_stage|alu|ShiftLeft0~37_combout )

	.dataa(gnd),
	.datab(\ex_stage|alu|Mux28~1_combout ),
	.datac(gnd),
	.datad(\ex_stage|alu|ShiftLeft0~37_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux28~2 .lut_mask = 16'h00CC;
defparam \ex_stage|alu|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y7_N28
cycloneive_lcell_comb \ex_stage|alu|Mux28~4 (
// Equation(s):
// \ex_stage|alu|Mux28~4_combout  = (\ex_stage|alu|Mux26~0_combout  & ((\ex_stage|alu|Mux28~3_combout  & ((\ex_stage|alu|Mux28~2_combout ))) # (!\ex_stage|alu|Mux28~3_combout  & (\ex_stage|alu|ShiftRight0~90_combout )))) # (!\ex_stage|alu|Mux26~0_combout  & 
// (\ex_stage|alu|Mux28~3_combout ))

	.dataa(\ex_stage|alu|Mux26~0_combout ),
	.datab(\ex_stage|alu|Mux28~3_combout ),
	.datac(\ex_stage|alu|ShiftRight0~90_combout ),
	.datad(\ex_stage|alu|Mux28~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux28~4 .lut_mask = 16'hEC64;
defparam \ex_stage|alu|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y7_N22
cycloneive_lcell_comb \ex_stage|alu|Mux28~5 (
// Equation(s):
// \ex_stage|alu|Mux28~5_combout  = (\ex_stage|alu|Mux4~2_combout  & ((\ex_stage|alu|Mux4~3_combout  & ((\ex_stage|alu_oper2|out~78_combout ) # (\ex_stage|alu_oper1|out [26]))) # (!\ex_stage|alu|Mux4~3_combout  & (\ex_stage|alu_oper2|out~78_combout  & 
// \ex_stage|alu_oper1|out [26])))) # (!\ex_stage|alu|Mux4~2_combout  & (\ex_stage|alu|Mux4~3_combout ))

	.dataa(\ex_stage|alu|Mux4~2_combout ),
	.datab(\ex_stage|alu|Mux4~3_combout ),
	.datac(\ex_stage|alu_oper2|out~78_combout ),
	.datad(\ex_stage|alu_oper1|out [26]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux28~5 .lut_mask = 16'hECC4;
defparam \ex_stage|alu|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y7_N24
cycloneive_lcell_comb \ex_stage|alu|Mux28~6 (
// Equation(s):
// \ex_stage|alu|Mux28~6_combout  = (\ex_stage|alu|Mux4~2_combout  & (((\ex_stage|alu|Mux28~5_combout )))) # (!\ex_stage|alu|Mux4~2_combout  & ((\ex_stage|alu|Mux28~5_combout  & (\ex_stage|alu|Mux28~4_combout )) # (!\ex_stage|alu|Mux28~5_combout  & 
// ((\ex_stage|alu|Add0~84_combout )))))

	.dataa(\ex_stage|alu|Mux4~2_combout ),
	.datab(\ex_stage|alu|Mux28~4_combout ),
	.datac(\ex_stage|alu|Mux28~5_combout ),
	.datad(\ex_stage|alu|Add0~84_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux28~6 .lut_mask = 16'hE5E0;
defparam \ex_stage|alu|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y2_N8
cycloneive_lcell_comb \ex_stage|alu|Mux28~7 (
// Equation(s):
// \ex_stage|alu|Mux28~7_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & \ex_stage|alu|Mux28~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [3]),
	.datad(\ex_stage|alu|Mux28~6_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux28~7 .lut_mask = 16'h0F00;
defparam \ex_stage|alu|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y2_N2
cycloneive_lcell_comb \ex_stage|alu|res[26] (
// Equation(s):
// \ex_stage|alu|res [26] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux28~7_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [26])))

	.dataa(gnd),
	.datab(\ex_stage|alu|Mux28~7_combout ),
	.datac(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.datad(\ex_stage|alu|res [26]),
	.cin(gnd),
	.combout(\ex_stage|alu|res [26]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[26] .lut_mask = 16'hCFC0;
defparam \ex_stage|alu|res[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y2_N28
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT~26 (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT~26_combout  = (\ex_stage|alu|res [26] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(gnd),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\ex_stage|alu|res [26]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT~26_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT~26 .lut_mask = 16'hF030;
defparam \ex_mem_buffer|MEM_ALU_OUT~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y7_N25
dffeas \ex_mem_buffer|MEM_ALU_OUT[26] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem_buffer|MEM_ALU_OUT~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[26] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~569 (
// Equation(s):
// \id_stage|reg_file|rd_data1~569_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|reg_file[14][26]~q ) # (\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[12][26]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[12][26]~q ),
	.datac(\id_stage|reg_file|reg_file[14][26]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~569_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~569 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~570 (
// Equation(s):
// \id_stage|reg_file|rd_data1~570_combout  = (\id_stage|reg_file|rd_data1~569_combout  & ((\id_stage|reg_file|reg_file[15][26]~q ) # ((!\if_id_buffer|ID_rs1_ind [0])))) # (!\id_stage|reg_file|rd_data1~569_combout  & (((\id_stage|reg_file|reg_file[13][26]~q  
// & \if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[15][26]~q ),
	.datab(\id_stage|reg_file|rd_data1~569_combout ),
	.datac(\id_stage|reg_file|reg_file[13][26]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~570_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~570 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|rd_data1~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y10_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~552 (
// Equation(s):
// \id_stage|reg_file|rd_data1~552_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1]) # ((\id_stage|reg_file|reg_file[9][26]~q )))) # (!\if_id_buffer|ID_rs1_ind [0] & (!\if_id_buffer|ID_rs1_ind [1] & 
// ((\id_stage|reg_file|reg_file[8][26]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[9][26]~q ),
	.datad(\id_stage|reg_file|reg_file[8][26]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~552_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~552 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|rd_data1~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y10_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~553 (
// Equation(s):
// \id_stage|reg_file|rd_data1~553_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~552_combout  & ((\id_stage|reg_file|reg_file[11][26]~q ))) # (!\id_stage|reg_file|rd_data1~552_combout  & (\id_stage|reg_file|reg_file[10][26]~q )))) 
// # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|rd_data1~552_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[10][26]~q ),
	.datac(\id_stage|reg_file|reg_file[11][26]~q ),
	.datad(\id_stage|reg_file|rd_data1~552_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~553_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~553 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data1~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~564 (
// Equation(s):
// \id_stage|reg_file|rd_data1~564_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|reg_file[6][26]~q ))) # (!\if_id_buffer|ID_rs1_ind [1] 
// & (\id_stage|reg_file|reg_file[4][26]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[4][26]~q ),
	.datac(\id_stage|reg_file|reg_file[6][26]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~564_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~564 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y3_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~565 (
// Equation(s):
// \id_stage|reg_file|rd_data1~565_combout  = (\id_stage|reg_file|rd_data1~564_combout  & ((\id_stage|reg_file|reg_file[7][26]~q ) # ((!\if_id_buffer|ID_rs1_ind [0])))) # (!\id_stage|reg_file|rd_data1~564_combout  & (((\id_stage|reg_file|reg_file[5][26]~q  & 
// \if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[7][26]~q ),
	.datab(\id_stage|reg_file|rd_data1~564_combout ),
	.datac(\id_stage|reg_file|reg_file[5][26]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~565_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~565 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|rd_data1~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y3_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~566 (
// Equation(s):
// \id_stage|reg_file|rd_data1~566_combout  = (\id_stage|reg_file|rd_data1[16]~14_combout  & (((\id_stage|reg_file|rd_data1[16]~17_combout )))) # (!\id_stage|reg_file|rd_data1[16]~14_combout  & ((\id_stage|reg_file|rd_data1[16]~17_combout  & 
// ((\id_stage|reg_file|rd_data1~565_combout ))) # (!\id_stage|reg_file|rd_data1[16]~17_combout  & (\id_stage|reg_file|reg_file[1][26]~q ))))

	.dataa(\id_stage|reg_file|reg_file[1][26]~q ),
	.datab(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.datac(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.datad(\id_stage|reg_file|rd_data1~565_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~566_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~566 .lut_mask = 16'hF2C2;
defparam \id_stage|reg_file|rd_data1~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y3_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~567 (
// Equation(s):
// \id_stage|reg_file|rd_data1~567_combout  = (\id_stage|reg_file|rd_data1[16]~14_combout  & ((\id_stage|reg_file|rd_data1~566_combout  & (\id_stage|reg_file|reg_file[3][26]~q )) # (!\id_stage|reg_file|rd_data1~566_combout  & 
// ((\id_stage|reg_file|reg_file[2][26]~q ))))) # (!\id_stage|reg_file|rd_data1[16]~14_combout  & (((\id_stage|reg_file|rd_data1~566_combout ))))

	.dataa(\id_stage|reg_file|reg_file[3][26]~q ),
	.datab(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.datac(\id_stage|reg_file|rd_data1~566_combout ),
	.datad(\id_stage|reg_file|reg_file[2][26]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~567_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~567 .lut_mask = 16'hBCB0;
defparam \id_stage|reg_file|rd_data1~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~556 (
// Equation(s):
// \id_stage|reg_file|rd_data1~556_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[22][26]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[18][26]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[18][26]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[22][26]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~556_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~556 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~557 (
// Equation(s):
// \id_stage|reg_file|rd_data1~557_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|rd_data1~556_combout  & (\id_stage|reg_file|reg_file[30][26]~q )) # (!\id_stage|reg_file|rd_data1~556_combout  & ((\id_stage|reg_file|reg_file[26][26]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|rd_data1~556_combout ))))

	.dataa(\id_stage|reg_file|reg_file[30][26]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[26][26]~q ),
	.datad(\id_stage|reg_file|rd_data1~556_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~557_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~557 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y3_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~558 (
// Equation(s):
// \id_stage|reg_file|rd_data1~558_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[24][26]~q ))) # (!\if_id_buffer|ID_rs1_ind [3] 
// & (\id_stage|reg_file|reg_file[16][26]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[16][26]~q ),
	.datac(\id_stage|reg_file|reg_file[24][26]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~558_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~558 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y6_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~559 (
// Equation(s):
// \id_stage|reg_file|rd_data1~559_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|rd_data1~558_combout  & ((\id_stage|reg_file|reg_file[28][26]~q ))) # (!\id_stage|reg_file|rd_data1~558_combout  & (\id_stage|reg_file|reg_file[20][26]~q )))) 
// # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|rd_data1~558_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|rd_data1~558_combout ),
	.datac(\id_stage|reg_file|reg_file[20][26]~q ),
	.datad(\id_stage|reg_file|reg_file[28][26]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~559_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~559 .lut_mask = 16'hEC64;
defparam \id_stage|reg_file|rd_data1~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~560 (
// Equation(s):
// \id_stage|reg_file|rd_data1~560_combout  = (\if_id_buffer|ID_rs1_ind [0] & (\if_id_buffer|ID_rs1_ind [1])) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|rd_data1~557_combout )) # (!\if_id_buffer|ID_rs1_ind [1] & 
// ((\id_stage|reg_file|rd_data1~559_combout )))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|rd_data1~557_combout ),
	.datad(\id_stage|reg_file|rd_data1~559_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~560_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~560 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|rd_data1~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y12_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~554 (
// Equation(s):
// \id_stage|reg_file|rd_data1~554_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[25][26]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[17][26]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[17][26]~q ),
	.datac(\id_stage|reg_file|reg_file[25][26]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~554_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~554 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y11_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~555 (
// Equation(s):
// \id_stage|reg_file|rd_data1~555_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|rd_data1~554_combout  & (\id_stage|reg_file|reg_file[29][26]~q )) # (!\id_stage|reg_file|rd_data1~554_combout  & ((\id_stage|reg_file|reg_file[21][26]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|rd_data1~554_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[29][26]~q ),
	.datac(\id_stage|reg_file|reg_file[21][26]~q ),
	.datad(\id_stage|reg_file|rd_data1~554_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~555_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~555 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data1~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y9_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~561 (
// Equation(s):
// \id_stage|reg_file|rd_data1~561_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[23][26]~q ))) # (!\if_id_buffer|ID_rs1_ind [2] 
// & (\id_stage|reg_file|reg_file[19][26]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[19][26]~q ),
	.datac(\id_stage|reg_file|reg_file[23][26]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~561_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~561 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y5_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~562 (
// Equation(s):
// \id_stage|reg_file|rd_data1~562_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|rd_data1~561_combout  & (\id_stage|reg_file|reg_file[31][26]~q )) # (!\id_stage|reg_file|rd_data1~561_combout  & ((\id_stage|reg_file|reg_file[27][26]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|rd_data1~561_combout ))))

	.dataa(\id_stage|reg_file|reg_file[31][26]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[27][26]~q ),
	.datad(\id_stage|reg_file|rd_data1~561_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~562_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~562 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~563 (
// Equation(s):
// \id_stage|reg_file|rd_data1~563_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~560_combout  & ((\id_stage|reg_file|rd_data1~562_combout ))) # (!\id_stage|reg_file|rd_data1~560_combout  & (\id_stage|reg_file|rd_data1~555_combout 
// )))) # (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|rd_data1~560_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|rd_data1~560_combout ),
	.datac(\id_stage|reg_file|rd_data1~555_combout ),
	.datad(\id_stage|reg_file|rd_data1~562_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~563_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~563 .lut_mask = 16'hEC64;
defparam \id_stage|reg_file|rd_data1~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~568 (
// Equation(s):
// \id_stage|reg_file|rd_data1~568_combout  = (\id_stage|reg_file|rd_data1[16]~2_combout  & (\id_stage|reg_file|rd_data1[16]~13_combout )) # (!\id_stage|reg_file|rd_data1[16]~2_combout  & ((\id_stage|reg_file|rd_data1[16]~13_combout  & 
// ((\id_stage|reg_file|rd_data1~563_combout ))) # (!\id_stage|reg_file|rd_data1[16]~13_combout  & (\id_stage|reg_file|rd_data1~567_combout ))))

	.dataa(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.datac(\id_stage|reg_file|rd_data1~567_combout ),
	.datad(\id_stage|reg_file|rd_data1~563_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~568_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~568 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data1~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~571 (
// Equation(s):
// \id_stage|reg_file|rd_data1~571_combout  = (\id_stage|reg_file|rd_data1[16]~2_combout  & ((\id_stage|reg_file|rd_data1~568_combout  & (\id_stage|reg_file|rd_data1~570_combout )) # (!\id_stage|reg_file|rd_data1~568_combout  & 
// ((\id_stage|reg_file|rd_data1~553_combout ))))) # (!\id_stage|reg_file|rd_data1[16]~2_combout  & (((\id_stage|reg_file|rd_data1~568_combout ))))

	.dataa(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datab(\id_stage|reg_file|rd_data1~570_combout ),
	.datac(\id_stage|reg_file|rd_data1~553_combout ),
	.datad(\id_stage|reg_file|rd_data1~568_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~571_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~571 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data1~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~572 (
// Equation(s):
// \id_stage|reg_file|rd_data1~572_combout  = (\wb_stage|wdata_to_reg_file[26]~26_combout  & ((\id_stage|reg_file|always1~2_combout ) # ((!\id_stage|reg_file|rd_data1~25_combout  & \id_stage|reg_file|rd_data1~571_combout )))) # 
// (!\wb_stage|wdata_to_reg_file[26]~26_combout  & (!\id_stage|reg_file|rd_data1~25_combout  & ((\id_stage|reg_file|rd_data1~571_combout ))))

	.dataa(\wb_stage|wdata_to_reg_file[26]~26_combout ),
	.datab(\id_stage|reg_file|rd_data1~25_combout ),
	.datac(\id_stage|reg_file|always1~2_combout ),
	.datad(\id_stage|reg_file|rd_data1~571_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~572_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~572 .lut_mask = 16'hB3A0;
defparam \id_stage|reg_file|rd_data1~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y7_N1
dffeas \id_stage|reg_file|rd_data1[26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data1~572_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1[26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N28
cycloneive_lcell_comb \id_ex_buffer|EX_rs1~26 (
// Equation(s):
// \id_ex_buffer|EX_rs1~26_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\id_stage|reg_file|rd_data1 [26] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\id_stage|SDU|id_ex_flush~7_combout ),
	.datac(\rst~input_o ),
	.datad(\id_stage|reg_file|rd_data1 [26]),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs1~26_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1~26 .lut_mask = 16'hC400;
defparam \id_ex_buffer|EX_rs1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y7_N29
dffeas \id_ex_buffer|EX_rs1[26] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs1~26_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1[26] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y6_N28
cycloneive_lcell_comb \ex_stage|alu_oper1|out[26]~53 (
// Equation(s):
// \ex_stage|alu_oper1|out[26]~53_combout  = (\ex_stage|alu_oper1|sel1|out[21]~8_combout  & ((\FA|forwardA~7_combout  & (\id_ex_buffer|EX_rs1 [26])) # (!\FA|forwardA~7_combout  & ((\wb_stage|wdata_to_reg_file[26]~26_combout )))))

	.dataa(\id_ex_buffer|EX_rs1 [26]),
	.datab(\wb_stage|wdata_to_reg_file[26]~26_combout ),
	.datac(\FA|forwardA~7_combout ),
	.datad(\ex_stage|alu_oper1|sel1|out[21]~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[26]~53 .lut_mask = 16'hAC00;
defparam \ex_stage|alu_oper1|out[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N30
cycloneive_lcell_comb \ex_stage|alu_oper1|out[26] (
// Equation(s):
// \ex_stage|alu_oper1|out [26] = (\ex_stage|alu_oper1|out~52_combout ) # ((\ex_stage|alu_oper1|out[26]~53_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [26] & !\ex_stage|alu_oper1|sel1|out[21]~9_combout )))

	.dataa(\ex_stage|alu_oper1|out~52_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [26]),
	.datac(\ex_stage|alu_oper1|sel1|out[21]~9_combout ),
	.datad(\ex_stage|alu_oper1|out[26]~53_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out [26]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[26] .lut_mask = 16'hFFAE;
defparam \ex_stage|alu_oper1|out[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N22
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~39 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~39_combout  = (\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out [26]))) # (!\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper1|out [28]))

	.dataa(\ex_stage|alu_oper1|out [28]),
	.datab(\ex_stage|alu_oper1|out [26]),
	.datac(gnd),
	.datad(\ex_stage|alu_oper2|out~35_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~39_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~39 .lut_mask = 16'hCCAA;
defparam \ex_stage|alu|ShiftRight0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y3_N20
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~40 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~40_combout  = (\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu|ShiftRight0~39_combout )) # (!\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu|ShiftRight0~119_combout )))

	.dataa(\ex_stage|alu|ShiftRight0~39_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(\ex_stage|alu|ShiftRight0~119_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~40_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~40 .lut_mask = 16'hAFA0;
defparam \ex_stage|alu|ShiftRight0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N8
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~26 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~26_combout  = (\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out [21]))) # (!\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper1|out [23]))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper1|out [23]),
	.datac(\ex_stage|alu_oper1|out [21]),
	.datad(\ex_stage|alu_oper2|out~35_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~26_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~26 .lut_mask = 16'hF0CC;
defparam \ex_stage|alu|ShiftRight0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N18
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~42 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~42_combout  = (\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu|ShiftRight0~41_combout ))) # (!\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu|ShiftRight0~26_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper2|out~32_combout ),
	.datac(\ex_stage|alu|ShiftRight0~26_combout ),
	.datad(\ex_stage|alu|ShiftRight0~41_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~42_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~42 .lut_mask = 16'hFC30;
defparam \ex_stage|alu|ShiftRight0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N16
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~43 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~43_combout  = (\ex_stage|alu_oper2|out~41_combout  & (\ex_stage|alu|ShiftRight0~40_combout )) # (!\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftRight0~42_combout )))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper2|out~41_combout ),
	.datac(\ex_stage|alu|ShiftRight0~40_combout ),
	.datad(\ex_stage|alu|ShiftRight0~42_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~43_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~43 .lut_mask = 16'hF3C0;
defparam \ex_stage|alu|ShiftRight0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N18
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~118 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~118_combout  = (\ex_stage|alu_oper2|out~38_combout  & (!\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftRight0~49_combout )))) # (!\ex_stage|alu_oper2|out~38_combout  & (((\ex_stage|alu|ShiftRight0~43_combout ))))

	.dataa(\ex_stage|alu_oper2|out~41_combout ),
	.datab(\ex_stage|alu|ShiftRight0~43_combout ),
	.datac(\ex_stage|alu_oper2|out~38_combout ),
	.datad(\ex_stage|alu|ShiftRight0~49_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~118_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~118 .lut_mask = 16'h5C0C;
defparam \ex_stage|alu|ShiftRight0~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N8
cycloneive_lcell_comb \ex_stage|alu|Mux23~2 (
// Equation(s):
// \ex_stage|alu|Mux23~2_combout  = (\ex_stage|alu|Mux33~2_combout  & (((\ex_stage|alu|ShiftRight0~118_combout  & \ex_stage|alu|Mux33~1_combout )))) # (!\ex_stage|alu|Mux33~2_combout  & ((\ex_stage|alu|Mux23~1_combout ) # ((!\ex_stage|alu|Mux33~1_combout 
// ))))

	.dataa(\ex_stage|alu|Mux23~1_combout ),
	.datab(\ex_stage|alu|Mux33~2_combout ),
	.datac(\ex_stage|alu|ShiftRight0~118_combout ),
	.datad(\ex_stage|alu|Mux33~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux23~2 .lut_mask = 16'hE233;
defparam \ex_stage|alu|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y11_N6
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~95 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~95_combout  = (\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftLeft0~83_combout ))) # (!\ex_stage|alu_oper2|out~41_combout  & (\ex_stage|alu|ShiftLeft0~94_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper2|out~41_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~94_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~83_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~95_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~95 .lut_mask = 16'hFC30;
defparam \ex_stage|alu|ShiftLeft0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y11_N26
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~45 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~45_combout  = (\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftLeft0~42_combout ))) # (!\ex_stage|alu_oper2|out~41_combout  & (\ex_stage|alu|ShiftLeft0~44_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftLeft0~44_combout ),
	.datac(\ex_stage|alu_oper2|out~41_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~42_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~45_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~45 .lut_mask = 16'hFC0C;
defparam \ex_stage|alu|ShiftLeft0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y9_N2
cycloneive_lcell_comb \ex_stage|alu|Mux23~3 (
// Equation(s):
// \ex_stage|alu|Mux23~3_combout  = (\ex_stage|alu|Mux23~2_combout  & ((\ex_stage|alu|Mux33~0_combout ) # ((\ex_stage|alu|ShiftLeft0~95_combout )))) # (!\ex_stage|alu|Mux23~2_combout  & (!\ex_stage|alu|Mux33~0_combout  & ((\ex_stage|alu|ShiftLeft0~45_combout 
// ))))

	.dataa(\ex_stage|alu|Mux23~2_combout ),
	.datab(\ex_stage|alu|Mux33~0_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~95_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~45_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux23~3 .lut_mask = 16'hB9A8;
defparam \ex_stage|alu|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y12_N20
cycloneive_lcell_comb \ex_stage|alu|Mux23~4 (
// Equation(s):
// \ex_stage|alu|Mux23~4_combout  = (\ex_stage|alu|Mux10~0_combout  & (((!\ex_stage|alu_oper1|out [21] & !\ex_stage|alu_oper2|out~62_combout )) # (!\ex_stage|alu|Mux4~0_combout ))) # (!\ex_stage|alu|Mux10~0_combout  & (\ex_stage|alu|Mux4~0_combout  & 
// (\ex_stage|alu_oper1|out [21] $ (\ex_stage|alu_oper2|out~62_combout ))))

	.dataa(\ex_stage|alu_oper1|out [21]),
	.datab(\ex_stage|alu|Mux10~0_combout ),
	.datac(\ex_stage|alu|Mux4~0_combout ),
	.datad(\ex_stage|alu_oper2|out~62_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux23~4 .lut_mask = 16'h1C6C;
defparam \ex_stage|alu|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y12_N18
cycloneive_lcell_comb \ex_stage|alu|Mux23~5 (
// Equation(s):
// \ex_stage|alu|Mux23~5_combout  = (\ex_stage|alu|Mux23~4_combout  & ((\ex_stage|alu|Mux23~3_combout ) # ((\ex_stage|alu|Mux4~0_combout )))) # (!\ex_stage|alu|Mux23~4_combout  & (((!\ex_stage|alu|Mux4~0_combout  & \ex_stage|alu|Add0~66_combout ))))

	.dataa(\ex_stage|alu|Mux23~3_combout ),
	.datab(\ex_stage|alu|Mux23~4_combout ),
	.datac(\ex_stage|alu|Mux4~0_combout ),
	.datad(\ex_stage|alu|Add0~66_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux23~5 .lut_mask = 16'hCBC8;
defparam \ex_stage|alu|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y12_N0
cycloneive_lcell_comb \ex_stage|alu|Mux23~6 (
// Equation(s):
// \ex_stage|alu|Mux23~6_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux4~2_combout  & (\ex_stage|alu|Mux23~0_combout )) # (!\ex_stage|alu|Mux4~2_combout  & ((\ex_stage|alu|Mux23~5_combout )))))

	.dataa(\ex_stage|alu|Mux4~2_combout ),
	.datab(\ex_stage|alu_oper|ALU_OP [3]),
	.datac(\ex_stage|alu|Mux23~0_combout ),
	.datad(\ex_stage|alu|Mux23~5_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux23~6 .lut_mask = 16'h3120;
defparam \ex_stage|alu|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N6
cycloneive_lcell_comb \ex_stage|alu|res[21] (
// Equation(s):
// \ex_stage|alu|res [21] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux23~6_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [21])))

	.dataa(\ex_stage|alu|Mux23~6_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.datad(\ex_stage|alu|res [21]),
	.cin(gnd),
	.combout(\ex_stage|alu|res [21]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[21] .lut_mask = 16'hAFA0;
defparam \ex_stage|alu|res[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N28
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT~21 (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT~21_combout  = (\ex_stage|alu|res [21] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\rst~input_o ),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(gnd),
	.datad(\ex_stage|alu|res [21]),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT~21_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT~21 .lut_mask = 16'hBB00;
defparam \ex_mem_buffer|MEM_ALU_OUT~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y11_N29
dffeas \ex_mem_buffer|MEM_ALU_OUT[21] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_ALU_OUT~21_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[21] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y11_N22
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT~21 (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT~21_combout  = (\ex_mem_buffer|MEM_ALU_OUT [21] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [21]),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT~21_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT~21 .lut_mask = 16'hA2A2;
defparam \mem_wb_buffer|WB_ALU_OUT~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y11_N23
dffeas \mem_wb_buffer|WB_ALU_OUT[21] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[21] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y11_N20
cycloneive_lcell_comb \mem_wb_buffer|WB_Data_mem_out~21 (
// Equation(s):
// \mem_wb_buffer|WB_Data_mem_out~21_combout  = (\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a21  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(gnd),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\rst~input_o ),
	.datad(\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_Data_mem_out~21_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out~21 .lut_mask = 16'hF300;
defparam \mem_wb_buffer|WB_Data_mem_out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y11_N21
dffeas \mem_wb_buffer|WB_Data_mem_out[21] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_Data_mem_out~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_Data_mem_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out[21] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_Data_mem_out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y11_N24
cycloneive_lcell_comb \wb_stage|wdata_to_reg_file[21]~21 (
// Equation(s):
// \wb_stage|wdata_to_reg_file[21]~21_combout  = (\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_Data_mem_out [21]))) # (!\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_ALU_OUT [21]))

	.dataa(\mem_wb_buffer|WB_ALU_OUT [21]),
	.datab(gnd),
	.datac(\mem_wb_buffer|WB_memread~q ),
	.datad(\mem_wb_buffer|WB_Data_mem_out [21]),
	.cin(gnd),
	.combout(\wb_stage|wdata_to_reg_file[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|wdata_to_reg_file[21]~21 .lut_mask = 16'hFA0A;
defparam \wb_stage|wdata_to_reg_file[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y11_N4
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~42 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~42_combout  = (\FB|forwardB~3_combout  & ((\FB|forwardB~7_combout  & ((\id_ex_buffer|EX_rs2 [21]))) # (!\FB|forwardB~7_combout  & (\wb_stage|wdata_to_reg_file[21]~21_combout ))))

	.dataa(\FB|forwardB~3_combout ),
	.datab(\wb_stage|wdata_to_reg_file[21]~21_combout ),
	.datac(\FB|forwardB~7_combout ),
	.datad(\id_ex_buffer|EX_rs2 [21]),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~42_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~42 .lut_mask = 16'hA808;
defparam \ex_stage|store_rs2_mux|out~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y11_N8
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~43 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~43_combout  = (\ex_stage|store_rs2_mux|out~42_combout ) # ((!\FB|forwardB~3_combout  & \ex_mem_buffer|MEM_ALU_OUT [21]))

	.dataa(\FB|forwardB~3_combout ),
	.datab(\ex_stage|store_rs2_mux|out~42_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~43_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~43 .lut_mask = 16'hDCDC;
defparam \ex_stage|store_rs2_mux|out~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y11_N9
dffeas \ex_mem_buffer|MEM_rs2[21] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|store_rs2_mux|out~43_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\EDU|excep_flag~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[21] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y9_N14
cycloneive_lcell_comb \mem_wb_buffer|WB_Data_mem_out~20 (
// Equation(s):
// \mem_wb_buffer|WB_Data_mem_out~20_combout  = (\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a20  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_Data_mem_out~20_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out~20 .lut_mask = 16'hCF00;
defparam \mem_wb_buffer|WB_Data_mem_out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y9_N15
dffeas \mem_wb_buffer|WB_Data_mem_out[20] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_Data_mem_out~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_Data_mem_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out[20] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_Data_mem_out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y9_N28
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT~20 (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT~20_combout  = (\ex_mem_buffer|MEM_ALU_OUT [20] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(gnd),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [20]),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT~20_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT~20 .lut_mask = 16'hCC0C;
defparam \mem_wb_buffer|WB_ALU_OUT~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y9_N29
dffeas \mem_wb_buffer|WB_ALU_OUT[20] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[20] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y9_N2
cycloneive_lcell_comb \wb_stage|wdata_to_reg_file[20]~20 (
// Equation(s):
// \wb_stage|wdata_to_reg_file[20]~20_combout  = (\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_Data_mem_out [20])) # (!\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_ALU_OUT [20])))

	.dataa(\mem_wb_buffer|WB_memread~q ),
	.datab(gnd),
	.datac(\mem_wb_buffer|WB_Data_mem_out [20]),
	.datad(\mem_wb_buffer|WB_ALU_OUT [20]),
	.cin(gnd),
	.combout(\wb_stage|wdata_to_reg_file[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|wdata_to_reg_file[20]~20 .lut_mask = 16'hF5A0;
defparam \wb_stage|wdata_to_reg_file[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y10_N27
dffeas \id_stage|reg_file|reg_file[8][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~447 (
// Equation(s):
// \id_stage|reg_file|rd_data2~447_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1]) # ((\id_stage|reg_file|reg_file[9][20]~q )))) # (!\if_id_buffer|ID_rs2_ind [0] & (!\if_id_buffer|ID_rs2_ind [1] & 
// (\id_stage|reg_file|reg_file[8][20]~q )))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[8][20]~q ),
	.datad(\id_stage|reg_file|reg_file[9][20]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~447_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~447 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|rd_data2~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y10_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~448 (
// Equation(s):
// \id_stage|reg_file|rd_data2~448_combout  = (\id_stage|reg_file|rd_data2~447_combout  & ((\id_stage|reg_file|reg_file[11][20]~q ) # ((!\if_id_buffer|ID_rs2_ind [1])))) # (!\id_stage|reg_file|rd_data2~447_combout  & (((\id_stage|reg_file|reg_file[10][20]~q  
// & \if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\id_stage|reg_file|rd_data2~447_combout ),
	.datab(\id_stage|reg_file|reg_file[11][20]~q ),
	.datac(\id_stage|reg_file|reg_file[10][20]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~448_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~448 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|rd_data2~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~464 (
// Equation(s):
// \id_stage|reg_file|rd_data2~464_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|reg_file[14][20]~q )) # (!\if_id_buffer|ID_rs2_ind [1] & 
// ((\id_stage|reg_file|reg_file[12][20]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[14][20]~q ),
	.datac(\id_stage|reg_file|reg_file[12][20]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~464_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~464 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~465 (
// Equation(s):
// \id_stage|reg_file|rd_data2~465_combout  = (\id_stage|reg_file|rd_data2~464_combout  & (((\id_stage|reg_file|reg_file[15][20]~q )) # (!\if_id_buffer|ID_rs2_ind [0]))) # (!\id_stage|reg_file|rd_data2~464_combout  & (\if_id_buffer|ID_rs2_ind [0] & 
// (\id_stage|reg_file|reg_file[13][20]~q )))

	.dataa(\id_stage|reg_file|rd_data2~464_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[13][20]~q ),
	.datad(\id_stage|reg_file|reg_file[15][20]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~465_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~465 .lut_mask = 16'hEA62;
defparam \id_stage|reg_file|rd_data2~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y8_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~459 (
// Equation(s):
// \id_stage|reg_file|rd_data2~459_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[6][20]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[4][20]~q  & 
// !\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[6][20]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[4][20]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~459_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~459 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|rd_data2~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~460 (
// Equation(s):
// \id_stage|reg_file|rd_data2~460_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~459_combout  & ((\id_stage|reg_file|reg_file[7][20]~q ))) # (!\id_stage|reg_file|rd_data2~459_combout  & (\id_stage|reg_file|reg_file[5][20]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~459_combout ))))

	.dataa(\id_stage|reg_file|reg_file[5][20]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[7][20]~q ),
	.datad(\id_stage|reg_file|rd_data2~459_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~460_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~460 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y5_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~461 (
// Equation(s):
// \id_stage|reg_file|rd_data2~461_combout  = (\id_stage|reg_file|rd_data2[0]~16_combout  & ((\id_stage|reg_file|rd_data2[0]~17_combout ) # ((\id_stage|reg_file|rd_data2~460_combout )))) # (!\id_stage|reg_file|rd_data2[0]~16_combout  & 
// (!\id_stage|reg_file|rd_data2[0]~17_combout  & (\id_stage|reg_file|reg_file[1][20]~q )))

	.dataa(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[1][20]~q ),
	.datad(\id_stage|reg_file|rd_data2~460_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~461_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~461 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|rd_data2~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y5_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~462 (
// Equation(s):
// \id_stage|reg_file|rd_data2~462_combout  = (\id_stage|reg_file|rd_data2[0]~17_combout  & ((\id_stage|reg_file|rd_data2~461_combout  & ((\id_stage|reg_file|reg_file[3][20]~q ))) # (!\id_stage|reg_file|rd_data2~461_combout  & 
// (\id_stage|reg_file|reg_file[2][20]~q )))) # (!\id_stage|reg_file|rd_data2[0]~17_combout  & (((\id_stage|reg_file|rd_data2~461_combout ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.datab(\id_stage|reg_file|reg_file[2][20]~q ),
	.datac(\id_stage|reg_file|reg_file[3][20]~q ),
	.datad(\id_stage|reg_file|rd_data2~461_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~462_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~462 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y12_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~449 (
// Equation(s):
// \id_stage|reg_file|rd_data2~449_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[25][20]~q ) # ((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|reg_file[17][20]~q  & 
// !\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[25][20]~q ),
	.datac(\id_stage|reg_file|reg_file[17][20]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~449_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~449 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|rd_data2~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y12_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~450 (
// Equation(s):
// \id_stage|reg_file|rd_data2~450_combout  = (\id_stage|reg_file|rd_data2~449_combout  & (((\id_stage|reg_file|reg_file[29][20]~q ) # (!\if_id_buffer|ID_rs2_ind [2])))) # (!\id_stage|reg_file|rd_data2~449_combout  & (\id_stage|reg_file|reg_file[21][20]~q  & 
// ((\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[21][20]~q ),
	.datab(\id_stage|reg_file|rd_data2~449_combout ),
	.datac(\id_stage|reg_file|reg_file[29][20]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~450_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~450 .lut_mask = 16'hE2CC;
defparam \id_stage|reg_file|rd_data2~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y9_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~456 (
// Equation(s):
// \id_stage|reg_file|rd_data2~456_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[23][20]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[19][20]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[23][20]~q ),
	.datac(\id_stage|reg_file|reg_file[19][20]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~456_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~456 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y9_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~457 (
// Equation(s):
// \id_stage|reg_file|rd_data2~457_combout  = (\id_stage|reg_file|rd_data2~456_combout  & (((\id_stage|reg_file|reg_file[31][20]~q )) # (!\if_id_buffer|ID_rs2_ind [3]))) # (!\id_stage|reg_file|rd_data2~456_combout  & (\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[27][20]~q ))))

	.dataa(\id_stage|reg_file|rd_data2~456_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[31][20]~q ),
	.datad(\id_stage|reg_file|reg_file[27][20]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~457_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~457 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|rd_data2~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~451 (
// Equation(s):
// \id_stage|reg_file|rd_data2~451_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][20]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[18][20]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][20]~q ),
	.datac(\id_stage|reg_file|reg_file[18][20]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~451_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~451 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y12_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~452 (
// Equation(s):
// \id_stage|reg_file|rd_data2~452_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|rd_data2~451_combout  & ((\id_stage|reg_file|reg_file[30][20]~q ))) # (!\id_stage|reg_file|rd_data2~451_combout  & (\id_stage|reg_file|reg_file[26][20]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|rd_data2~451_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[26][20]~q ),
	.datac(\id_stage|reg_file|reg_file[30][20]~q ),
	.datad(\id_stage|reg_file|rd_data2~451_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~452_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~452 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y9_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~453 (
// Equation(s):
// \id_stage|reg_file|rd_data2~453_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[24][20]~q ) # ((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|reg_file[16][20]~q  & 
// !\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[24][20]~q ),
	.datac(\id_stage|reg_file|reg_file[16][20]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~453_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~453 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|rd_data2~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y9_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~454 (
// Equation(s):
// \id_stage|reg_file|rd_data2~454_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|rd_data2~453_combout  & ((\id_stage|reg_file|reg_file[28][20]~q ))) # (!\id_stage|reg_file|rd_data2~453_combout  & (\id_stage|reg_file|reg_file[20][20]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|rd_data2~453_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[20][20]~q ),
	.datac(\id_stage|reg_file|reg_file[28][20]~q ),
	.datad(\id_stage|reg_file|rd_data2~453_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~454_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~454 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y5_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~455 (
// Equation(s):
// \id_stage|reg_file|rd_data2~455_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0]) # ((\id_stage|reg_file|rd_data2~452_combout )))) # (!\if_id_buffer|ID_rs2_ind [1] & (!\if_id_buffer|ID_rs2_ind [0] & 
// ((\id_stage|reg_file|rd_data2~454_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|rd_data2~452_combout ),
	.datad(\id_stage|reg_file|rd_data2~454_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~455_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~455 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|rd_data2~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y5_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~458 (
// Equation(s):
// \id_stage|reg_file|rd_data2~458_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~455_combout  & ((\id_stage|reg_file|rd_data2~457_combout ))) # (!\id_stage|reg_file|rd_data2~455_combout  & (\id_stage|reg_file|rd_data2~450_combout 
// )))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~455_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~450_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|rd_data2~457_combout ),
	.datad(\id_stage|reg_file|rd_data2~455_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~458_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~458 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y5_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~463 (
// Equation(s):
// \id_stage|reg_file|rd_data2~463_combout  = (\id_stage|reg_file|rd_data2[0]~13_combout  & (\id_stage|reg_file|rd_data2[0]~10_combout )) # (!\id_stage|reg_file|rd_data2[0]~13_combout  & ((\id_stage|reg_file|rd_data2[0]~10_combout  & 
// ((\id_stage|reg_file|rd_data2~458_combout ))) # (!\id_stage|reg_file|rd_data2[0]~10_combout  & (\id_stage|reg_file|rd_data2~462_combout ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.datac(\id_stage|reg_file|rd_data2~462_combout ),
	.datad(\id_stage|reg_file|rd_data2~458_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~463_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~463 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data2~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y10_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~466 (
// Equation(s):
// \id_stage|reg_file|rd_data2~466_combout  = (\id_stage|reg_file|rd_data2[0]~13_combout  & ((\id_stage|reg_file|rd_data2~463_combout  & ((\id_stage|reg_file|rd_data2~465_combout ))) # (!\id_stage|reg_file|rd_data2~463_combout  & 
// (\id_stage|reg_file|rd_data2~448_combout )))) # (!\id_stage|reg_file|rd_data2[0]~13_combout  & (((\id_stage|reg_file|rd_data2~463_combout ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.datab(\id_stage|reg_file|rd_data2~448_combout ),
	.datac(\id_stage|reg_file|rd_data2~465_combout ),
	.datad(\id_stage|reg_file|rd_data2~463_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~466_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~466 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y10_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~467 (
// Equation(s):
// \id_stage|reg_file|rd_data2~467_combout  = (\id_stage|reg_file|rd_data2~466_combout  & (((\id_stage|reg_file|always2~2_combout  & \wb_stage|wdata_to_reg_file[20]~20_combout )) # (!\id_stage|reg_file|rd_data2~25_combout ))) # 
// (!\id_stage|reg_file|rd_data2~466_combout  & (\id_stage|reg_file|always2~2_combout  & ((\wb_stage|wdata_to_reg_file[20]~20_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~466_combout ),
	.datab(\id_stage|reg_file|always2~2_combout ),
	.datac(\id_stage|reg_file|rd_data2~25_combout ),
	.datad(\wb_stage|wdata_to_reg_file[20]~20_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~467_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~467 .lut_mask = 16'hCE0A;
defparam \id_stage|reg_file|rd_data2~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y10_N9
dffeas \id_stage|reg_file|rd_data2[20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data2~467_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2[20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y10_N30
cycloneive_lcell_comb \id_ex_buffer|EX_rs2~21 (
// Equation(s):
// \id_ex_buffer|EX_rs2~21_combout  = (\id_stage|reg_file|rd_data2 [20] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\rst~input_o ),
	.datac(\id_stage|reg_file|rd_data2 [20]),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs2~21_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2~21 .lut_mask = 16'hD000;
defparam \id_ex_buffer|EX_rs2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y10_N31
dffeas \id_ex_buffer|EX_rs2[20] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs2~21_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2[20] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y5_N22
cycloneive_lcell_comb \id_ex_buffer|EX_Immed~31 (
// Equation(s):
// \id_ex_buffer|EX_Immed~31_combout  = (\id_ex_buffer|EX_Immed~25_combout  & ((\id_stage|immed_gen|Immed[16]~25_combout ) # ((!\id_stage|immed_gen|always0~13_combout  & \if_id_buffer|ID_rs2_ind [4]))))

	.dataa(\id_ex_buffer|EX_Immed~25_combout ),
	.datab(\id_stage|immed_gen|always0~13_combout ),
	.datac(\if_id_buffer|ID_rs2_ind [4]),
	.datad(\id_stage|immed_gen|Immed[16]~25_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_Immed~31_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed~31 .lut_mask = 16'hAA20;
defparam \id_ex_buffer|EX_Immed~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y5_N23
dffeas \id_ex_buffer|EX_Immed[20] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_Immed~31_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_Immed [20]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed[20] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_Immed[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y9_N26
cycloneive_lcell_comb \ex_stage|alu_oper2|out~64 (
// Equation(s):
// \ex_stage|alu_oper2|out~64_combout  = (\id_ex_buffer|EX_Immed [20] & (!\ex_stage|alu_oper2|sel0|out~0_combout  & !\FB|forwardB[0]~8_combout ))

	.dataa(gnd),
	.datab(\id_ex_buffer|EX_Immed [20]),
	.datac(\ex_stage|alu_oper2|sel0|out~0_combout ),
	.datad(\FB|forwardB[0]~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~64_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~64 .lut_mask = 16'h000C;
defparam \ex_stage|alu_oper2|out~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y9_N0
cycloneive_lcell_comb \ex_stage|alu_oper2|out~63 (
// Equation(s):
// \ex_stage|alu_oper2|out~63_combout  = (\ex_stage|alu_oper2|sel2|out~0_combout  & ((\FB|forwardB[0]~8_combout  & ((\wb_stage|wdata_to_reg_file[20]~20_combout ))) # (!\FB|forwardB[0]~8_combout  & (\ex_mem_buffer|MEM_ALU_OUT [20]))))

	.dataa(\ex_stage|alu_oper2|sel2|out~0_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [20]),
	.datac(\wb_stage|wdata_to_reg_file[20]~20_combout ),
	.datad(\FB|forwardB[0]~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~63_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~63 .lut_mask = 16'hA088;
defparam \ex_stage|alu_oper2|out~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y9_N24
cycloneive_lcell_comb \ex_stage|alu_oper2|out~65 (
// Equation(s):
// \ex_stage|alu_oper2|out~65_combout  = (\ex_stage|alu_oper2|out~64_combout ) # ((\ex_stage|alu_oper2|out~63_combout ) # ((\id_ex_buffer|EX_rs2 [20] & \FB|forwardB[2]~9_combout )))

	.dataa(\id_ex_buffer|EX_rs2 [20]),
	.datab(\FB|forwardB[2]~9_combout ),
	.datac(\ex_stage|alu_oper2|out~64_combout ),
	.datad(\ex_stage|alu_oper2|out~63_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~65_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~65 .lut_mask = 16'hFFF8;
defparam \ex_stage|alu_oper2|out~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y11_N6
cycloneive_lcell_comb \ex_stage|alu|Mux22~2 (
// Equation(s):
// \ex_stage|alu|Mux22~2_combout  = (\ex_stage|alu|Mux4~0_combout  & ((\ex_stage|alu_oper2|out~65_combout  & (!\ex_stage|alu_oper1|out [20] & !\ex_stage|alu|Mux10~0_combout )) # (!\ex_stage|alu_oper2|out~65_combout  & (\ex_stage|alu_oper1|out [20] $ 
// (\ex_stage|alu|Mux10~0_combout ))))) # (!\ex_stage|alu|Mux4~0_combout  & (((\ex_stage|alu|Mux10~0_combout ))))

	.dataa(\ex_stage|alu_oper2|out~65_combout ),
	.datab(\ex_stage|alu|Mux4~0_combout ),
	.datac(\ex_stage|alu_oper1|out [20]),
	.datad(\ex_stage|alu|Mux10~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux22~2 .lut_mask = 16'h3748;
defparam \ex_stage|alu|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y11_N18
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~92 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~92_combout  = (\ex_stage|alu_oper2|out~41_combout  & (\ex_stage|alu|ShiftLeft0~80_combout )) # (!\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftLeft0~91_combout )))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper2|out~41_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~80_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~91_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~92_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~92 .lut_mask = 16'hF3C0;
defparam \ex_stage|alu|ShiftLeft0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N24
cycloneive_lcell_comb \ex_stage|alu|Mux22~3 (
// Equation(s):
// \ex_stage|alu|Mux22~3_combout  = (!\ex_stage|alu|ShiftLeft0~37_combout  & (!\ex_stage|alu_oper2|out~38_combout  & \ex_stage|alu|ShiftLeft0~30_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftLeft0~37_combout ),
	.datac(\ex_stage|alu_oper2|out~38_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~30_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux22~3 .lut_mask = 16'h0300;
defparam \ex_stage|alu|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y11_N6
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~120 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~120_combout  = (\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out[20]~40_combout ) # ((\ex_stage|alu_oper1|out[20]~41_combout )))) # (!\ex_stage|alu_oper2|out~35_combout  & (((\ex_stage|alu_oper1|out [22]))))

	.dataa(\ex_stage|alu_oper2|out~35_combout ),
	.datab(\ex_stage|alu_oper1|out[20]~40_combout ),
	.datac(\ex_stage|alu_oper1|out [22]),
	.datad(\ex_stage|alu_oper1|out[20]~41_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~120_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~120 .lut_mask = 16'hFAD8;
defparam \ex_stage|alu|ShiftRight0~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N30
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~27 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~27_combout  = (\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu|ShiftRight0~26_combout ))) # (!\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu|ShiftRight0~120_combout ))

	.dataa(\ex_stage|alu|ShiftRight0~120_combout ),
	.datab(\ex_stage|alu|ShiftRight0~26_combout ),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~27_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~27 .lut_mask = 16'hCACA;
defparam \ex_stage|alu|ShiftRight0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y8_N6
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~28 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~28_combout  = (\ex_stage|alu_oper2|out~41_combout  & (\ex_stage|alu|ShiftRight0~25_combout )) # (!\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftRight0~27_combout )))

	.dataa(\ex_stage|alu|ShiftRight0~25_combout ),
	.datab(\ex_stage|alu|ShiftRight0~27_combout ),
	.datac(\ex_stage|alu_oper2|out~41_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~28_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~28 .lut_mask = 16'hACAC;
defparam \ex_stage|alu|ShiftRight0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y8_N22
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~117 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~117_combout  = (\ex_stage|alu_oper2|out~38_combout  & (!\ex_stage|alu_oper2|out~41_combout  & (\ex_stage|alu|ShiftRight0~78_combout ))) # (!\ex_stage|alu_oper2|out~38_combout  & (((\ex_stage|alu|ShiftRight0~28_combout ))))

	.dataa(\ex_stage|alu_oper2|out~41_combout ),
	.datab(\ex_stage|alu|ShiftRight0~78_combout ),
	.datac(\ex_stage|alu_oper2|out~38_combout ),
	.datad(\ex_stage|alu|ShiftRight0~28_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~117_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~117 .lut_mask = 16'h4F40;
defparam \ex_stage|alu|ShiftRight0~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y11_N4
cycloneive_lcell_comb \ex_stage|alu|Mux22~4 (
// Equation(s):
// \ex_stage|alu|Mux22~4_combout  = (\ex_stage|alu|Mux33~2_combout  & (\ex_stage|alu|Mux33~1_combout  & ((\ex_stage|alu|ShiftRight0~117_combout )))) # (!\ex_stage|alu|Mux33~2_combout  & (((\ex_stage|alu|Mux22~3_combout )) # (!\ex_stage|alu|Mux33~1_combout 
// )))

	.dataa(\ex_stage|alu|Mux33~2_combout ),
	.datab(\ex_stage|alu|Mux33~1_combout ),
	.datac(\ex_stage|alu|Mux22~3_combout ),
	.datad(\ex_stage|alu|ShiftRight0~117_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux22~4 .lut_mask = 16'hD951;
defparam \ex_stage|alu|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y11_N0
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~36 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~36_combout  = (\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftLeft0~33_combout ))) # (!\ex_stage|alu_oper2|out~41_combout  & (\ex_stage|alu|ShiftLeft0~35_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper2|out~41_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~35_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~33_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~36 .lut_mask = 16'hFC30;
defparam \ex_stage|alu|ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y11_N20
cycloneive_lcell_comb \ex_stage|alu|Mux22~5 (
// Equation(s):
// \ex_stage|alu|Mux22~5_combout  = (\ex_stage|alu|Mux33~0_combout  & (((\ex_stage|alu|Mux22~4_combout )))) # (!\ex_stage|alu|Mux33~0_combout  & ((\ex_stage|alu|Mux22~4_combout  & (\ex_stage|alu|ShiftLeft0~92_combout )) # (!\ex_stage|alu|Mux22~4_combout  & 
// ((\ex_stage|alu|ShiftLeft0~36_combout )))))

	.dataa(\ex_stage|alu|Mux33~0_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~92_combout ),
	.datac(\ex_stage|alu|Mux22~4_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~36_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux22~5 .lut_mask = 16'hE5E0;
defparam \ex_stage|alu|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y11_N30
cycloneive_lcell_comb \ex_stage|alu|Mux22~6 (
// Equation(s):
// \ex_stage|alu|Mux22~6_combout  = (\ex_stage|alu|Mux22~2_combout  & ((\ex_stage|alu|Mux4~0_combout ) # ((\ex_stage|alu|Mux22~5_combout )))) # (!\ex_stage|alu|Mux22~2_combout  & (!\ex_stage|alu|Mux4~0_combout  & ((\ex_stage|alu|Add0~63_combout ))))

	.dataa(\ex_stage|alu|Mux22~2_combout ),
	.datab(\ex_stage|alu|Mux4~0_combout ),
	.datac(\ex_stage|alu|Mux22~5_combout ),
	.datad(\ex_stage|alu|Add0~63_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux22~6 .lut_mask = 16'hB9A8;
defparam \ex_stage|alu|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y11_N2
cycloneive_lcell_comb \ex_stage|alu|Mux22~8 (
// Equation(s):
// \ex_stage|alu|Mux22~8_combout  = (\ex_stage|alu_oper2|out~65_combout  & ((\ex_stage|alu_oper1|out[20]~41_combout ) # ((\ex_stage|alu_oper|ALU_OP [0]) # (\ex_stage|alu_oper1|out[20]~40_combout )))) # (!\ex_stage|alu_oper2|out~65_combout  & 
// (\ex_stage|alu_oper|ALU_OP [0] & ((\ex_stage|alu_oper1|out[20]~41_combout ) # (\ex_stage|alu_oper1|out[20]~40_combout ))))

	.dataa(\ex_stage|alu_oper2|out~65_combout ),
	.datab(\ex_stage|alu_oper1|out[20]~41_combout ),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\ex_stage|alu_oper1|out[20]~40_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux22~8 .lut_mask = 16'hFAE8;
defparam \ex_stage|alu|Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N24
cycloneive_lcell_comb \ex_stage|alu|Mux22~7 (
// Equation(s):
// \ex_stage|alu|Mux22~7_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux4~2_combout  & ((\ex_stage|alu|Mux22~8_combout ))) # (!\ex_stage|alu|Mux4~2_combout  & (\ex_stage|alu|Mux22~6_combout ))))

	.dataa(\ex_stage|alu|Mux22~6_combout ),
	.datab(\ex_stage|alu_oper|ALU_OP [3]),
	.datac(\ex_stage|alu|Mux4~2_combout ),
	.datad(\ex_stage|alu|Mux22~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux22~7 .lut_mask = 16'h3202;
defparam \ex_stage|alu|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y9_N30
cycloneive_lcell_comb \ex_stage|alu|res[20] (
// Equation(s):
// \ex_stage|alu|res [20] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux22~7_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [20])))

	.dataa(gnd),
	.datab(\ex_stage|alu|Mux22~7_combout ),
	.datac(\ex_stage|alu|res [20]),
	.datad(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ex_stage|alu|res [20]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[20] .lut_mask = 16'hCCF0;
defparam \ex_stage|alu|res[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y9_N16
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT~20 (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT~20_combout  = (\ex_stage|alu|res [20] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(gnd),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\ex_stage|alu|res [20]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT~20_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT~20 .lut_mask = 16'hF030;
defparam \ex_mem_buffer|MEM_ALU_OUT~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y9_N17
dffeas \ex_mem_buffer|MEM_ALU_OUT[20] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_ALU_OUT~20_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[20] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y10_N6
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~40 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~40_combout  = (\FB|forwardB~3_combout  & ((\FB|forwardB~7_combout  & ((\id_ex_buffer|EX_rs2 [20]))) # (!\FB|forwardB~7_combout  & (\wb_stage|wdata_to_reg_file[20]~20_combout ))))

	.dataa(\wb_stage|wdata_to_reg_file[20]~20_combout ),
	.datab(\FB|forwardB~3_combout ),
	.datac(\id_ex_buffer|EX_rs2 [20]),
	.datad(\FB|forwardB~7_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~40_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~40 .lut_mask = 16'hC088;
defparam \ex_stage|store_rs2_mux|out~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y10_N28
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~41 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~41_combout  = (\ex_stage|store_rs2_mux|out~40_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [20] & !\FB|forwardB~3_combout ))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [20]),
	.datab(gnd),
	.datac(\FB|forwardB~3_combout ),
	.datad(\ex_stage|store_rs2_mux|out~40_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~41_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~41 .lut_mask = 16'hFF0A;
defparam \ex_stage|store_rs2_mux|out~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y10_N29
dffeas \ex_mem_buffer|MEM_rs2[20] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|store_rs2_mux|out~41_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\EDU|excep_flag~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[20] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y10_N0
cycloneive_lcell_comb \mem_wb_buffer|WB_Data_mem_out~25 (
// Equation(s):
// \mem_wb_buffer|WB_Data_mem_out~25_combout  = (\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a31  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(gnd),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a31 ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_Data_mem_out~25_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out~25 .lut_mask = 16'hF030;
defparam \mem_wb_buffer|WB_Data_mem_out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y10_N1
dffeas \mem_wb_buffer|WB_Data_mem_out[31] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_Data_mem_out~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_Data_mem_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out[31] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_Data_mem_out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y10_N8
cycloneive_lcell_comb \wb_stage|wdata_to_reg_file[31]~25 (
// Equation(s):
// \wb_stage|wdata_to_reg_file[31]~25_combout  = (\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_Data_mem_out [31]))) # (!\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_ALU_OUT [31]))

	.dataa(gnd),
	.datab(\mem_wb_buffer|WB_ALU_OUT [31]),
	.datac(\mem_wb_buffer|WB_memread~q ),
	.datad(\mem_wb_buffer|WB_Data_mem_out [31]),
	.cin(gnd),
	.combout(\wb_stage|wdata_to_reg_file[31]~25_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|wdata_to_reg_file[31]~25 .lut_mask = 16'hFC0C;
defparam \wb_stage|wdata_to_reg_file[31]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~548 (
// Equation(s):
// \id_stage|reg_file|rd_data2~548_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[13][31]~q )) # (!\if_id_buffer|ID_rs2_ind [0] & 
// ((\id_stage|reg_file|reg_file[12][31]~q )))))

	.dataa(\id_stage|reg_file|reg_file[13][31]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[12][31]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~548_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~548 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|rd_data2~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y10_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~549 (
// Equation(s):
// \id_stage|reg_file|rd_data2~549_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~548_combout  & (\id_stage|reg_file|reg_file[15][31]~q )) # (!\id_stage|reg_file|rd_data2~548_combout  & ((\id_stage|reg_file|reg_file[14][31]~q ))))) 
// # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~548_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[15][31]~q ),
	.datac(\id_stage|reg_file|reg_file[14][31]~q ),
	.datad(\id_stage|reg_file|rd_data2~548_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~549_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~549 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data2~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y6_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~543 (
// Equation(s):
// \id_stage|reg_file|rd_data2~543_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[5][31]~q )) # (!\if_id_buffer|ID_rs2_ind [0] & 
// ((\id_stage|reg_file|reg_file[4][31]~q )))))

	.dataa(\id_stage|reg_file|reg_file[5][31]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[4][31]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~543_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~543 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|rd_data2~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y6_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~544 (
// Equation(s):
// \id_stage|reg_file|rd_data2~544_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~543_combout  & ((\id_stage|reg_file|reg_file[7][31]~q ))) # (!\id_stage|reg_file|rd_data2~543_combout  & (\id_stage|reg_file|reg_file[6][31]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~543_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[6][31]~q ),
	.datac(\id_stage|reg_file|reg_file[7][31]~q ),
	.datad(\id_stage|reg_file|rd_data2~543_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~544_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~544 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y5_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~545 (
// Equation(s):
// \id_stage|reg_file|rd_data2~545_combout  = (\id_stage|reg_file|rd_data2[0]~16_combout  & (\id_stage|reg_file|rd_data2[0]~17_combout )) # (!\id_stage|reg_file|rd_data2[0]~16_combout  & ((\id_stage|reg_file|rd_data2[0]~17_combout  & 
// ((\id_stage|reg_file|reg_file[2][31]~q ))) # (!\id_stage|reg_file|rd_data2[0]~17_combout  & (\id_stage|reg_file|reg_file[1][31]~q ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[1][31]~q ),
	.datad(\id_stage|reg_file|reg_file[2][31]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~545_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~545 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data2~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y5_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~546 (
// Equation(s):
// \id_stage|reg_file|rd_data2~546_combout  = (\id_stage|reg_file|rd_data2~545_combout  & (((\id_stage|reg_file|reg_file[3][31]~q ) # (!\id_stage|reg_file|rd_data2[0]~16_combout )))) # (!\id_stage|reg_file|rd_data2~545_combout  & 
// (\id_stage|reg_file|rd_data2~544_combout  & ((\id_stage|reg_file|rd_data2[0]~16_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~544_combout ),
	.datab(\id_stage|reg_file|rd_data2~545_combout ),
	.datac(\id_stage|reg_file|reg_file[3][31]~q ),
	.datad(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~546_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~546 .lut_mask = 16'hE2CC;
defparam \id_stage|reg_file|rd_data2~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y7_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~541 (
// Equation(s):
// \id_stage|reg_file|rd_data2~541_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[10][31]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[8][31]~q  & 
// !\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[10][31]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[8][31]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~541_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~541 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|rd_data2~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~542 (
// Equation(s):
// \id_stage|reg_file|rd_data2~542_combout  = (\id_stage|reg_file|rd_data2~541_combout  & (((\id_stage|reg_file|reg_file[11][31]~q ) # (!\if_id_buffer|ID_rs2_ind [0])))) # (!\id_stage|reg_file|rd_data2~541_combout  & (\id_stage|reg_file|reg_file[9][31]~q  & 
// ((\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\id_stage|reg_file|rd_data2~541_combout ),
	.datab(\id_stage|reg_file|reg_file[9][31]~q ),
	.datac(\id_stage|reg_file|reg_file[11][31]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~542_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~542 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|rd_data2~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y10_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~547 (
// Equation(s):
// \id_stage|reg_file|rd_data2~547_combout  = (\id_stage|reg_file|rd_data2[0]~10_combout  & (\id_stage|reg_file|rd_data2[0]~13_combout )) # (!\id_stage|reg_file|rd_data2[0]~10_combout  & ((\id_stage|reg_file|rd_data2[0]~13_combout  & 
// ((\id_stage|reg_file|rd_data2~542_combout ))) # (!\id_stage|reg_file|rd_data2[0]~13_combout  & (\id_stage|reg_file|rd_data2~546_combout ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.datac(\id_stage|reg_file|rd_data2~546_combout ),
	.datad(\id_stage|reg_file|rd_data2~542_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~547_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~547 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data2~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y12_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~531 (
// Equation(s):
// \id_stage|reg_file|rd_data2~531_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|reg_file[22][31]~q ) # ((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|reg_file[18][31]~q  & 
// !\if_id_buffer|ID_rs2_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[22][31]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[18][31]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~531_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~531 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|rd_data2~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y12_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~532 (
// Equation(s):
// \id_stage|reg_file|rd_data2~532_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|rd_data2~531_combout  & (\id_stage|reg_file|reg_file[30][31]~q )) # (!\id_stage|reg_file|rd_data2~531_combout  & ((\id_stage|reg_file|reg_file[26][31]~q ))))) 
// # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|rd_data2~531_combout ))))

	.dataa(\id_stage|reg_file|reg_file[30][31]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[26][31]~q ),
	.datad(\id_stage|reg_file|rd_data2~531_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~532_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~532 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data2~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y12_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~533 (
// Equation(s):
// \id_stage|reg_file|rd_data2~533_combout  = (\if_id_buffer|ID_rs2_ind [2] & (\if_id_buffer|ID_rs2_ind [3])) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[25][31]~q ))) # (!\if_id_buffer|ID_rs2_ind [3] & 
// (\id_stage|reg_file|reg_file[17][31]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[17][31]~q ),
	.datad(\id_stage|reg_file|reg_file[25][31]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~533_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~533 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data2~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y11_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~534 (
// Equation(s):
// \id_stage|reg_file|rd_data2~534_combout  = (\id_stage|reg_file|rd_data2~533_combout  & (((\id_stage|reg_file|reg_file[29][31]~q ) # (!\if_id_buffer|ID_rs2_ind [2])))) # (!\id_stage|reg_file|rd_data2~533_combout  & (\id_stage|reg_file|reg_file[21][31]~q  & 
// ((\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\id_stage|reg_file|rd_data2~533_combout ),
	.datab(\id_stage|reg_file|reg_file[21][31]~q ),
	.datac(\id_stage|reg_file|reg_file[29][31]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~534_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~534 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|rd_data2~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y11_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~535 (
// Equation(s):
// \id_stage|reg_file|rd_data2~535_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|reg_file[20][31]~q ) # ((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|reg_file[16][31]~q  & 
// !\if_id_buffer|ID_rs2_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[20][31]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[16][31]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~535_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~535 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|rd_data2~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y11_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~536 (
// Equation(s):
// \id_stage|reg_file|rd_data2~536_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|rd_data2~535_combout  & ((\id_stage|reg_file|reg_file[28][31]~q ))) # (!\id_stage|reg_file|rd_data2~535_combout  & (\id_stage|reg_file|reg_file[24][31]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|rd_data2~535_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[24][31]~q ),
	.datac(\id_stage|reg_file|reg_file[28][31]~q ),
	.datad(\id_stage|reg_file|rd_data2~535_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~536_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~536 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y11_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~537 (
// Equation(s):
// \id_stage|reg_file|rd_data2~537_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1]) # ((\id_stage|reg_file|rd_data2~534_combout )))) # (!\if_id_buffer|ID_rs2_ind [0] & (!\if_id_buffer|ID_rs2_ind [1] & 
// ((\id_stage|reg_file|rd_data2~536_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|rd_data2~534_combout ),
	.datad(\id_stage|reg_file|rd_data2~536_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~537_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~537 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|rd_data2~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y9_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~538 (
// Equation(s):
// \id_stage|reg_file|rd_data2~538_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[23][31]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[19][31]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[23][31]~q ),
	.datac(\id_stage|reg_file|reg_file[19][31]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~538_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~538 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~539 (
// Equation(s):
// \id_stage|reg_file|rd_data2~539_combout  = (\id_stage|reg_file|rd_data2~538_combout  & (((\id_stage|reg_file|reg_file[31][31]~q ) # (!\if_id_buffer|ID_rs2_ind [3])))) # (!\id_stage|reg_file|rd_data2~538_combout  & (\id_stage|reg_file|reg_file[27][31]~q  & 
// ((\if_id_buffer|ID_rs2_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[27][31]~q ),
	.datab(\id_stage|reg_file|rd_data2~538_combout ),
	.datac(\id_stage|reg_file|reg_file[31][31]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~539_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~539 .lut_mask = 16'hE2CC;
defparam \id_stage|reg_file|rd_data2~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y11_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~540 (
// Equation(s):
// \id_stage|reg_file|rd_data2~540_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~537_combout  & ((\id_stage|reg_file|rd_data2~539_combout ))) # (!\id_stage|reg_file|rd_data2~537_combout  & (\id_stage|reg_file|rd_data2~532_combout 
// )))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~537_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~532_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|rd_data2~537_combout ),
	.datad(\id_stage|reg_file|rd_data2~539_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~540_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~540 .lut_mask = 16'hF838;
defparam \id_stage|reg_file|rd_data2~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y10_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~550 (
// Equation(s):
// \id_stage|reg_file|rd_data2~550_combout  = (\id_stage|reg_file|rd_data2[0]~10_combout  & ((\id_stage|reg_file|rd_data2~547_combout  & (\id_stage|reg_file|rd_data2~549_combout )) # (!\id_stage|reg_file|rd_data2~547_combout  & 
// ((\id_stage|reg_file|rd_data2~540_combout ))))) # (!\id_stage|reg_file|rd_data2[0]~10_combout  & (((\id_stage|reg_file|rd_data2~547_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~549_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.datac(\id_stage|reg_file|rd_data2~547_combout ),
	.datad(\id_stage|reg_file|rd_data2~540_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~550_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~550 .lut_mask = 16'hBCB0;
defparam \id_stage|reg_file|rd_data2~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y10_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~551 (
// Equation(s):
// \id_stage|reg_file|rd_data2~551_combout  = (\id_stage|reg_file|rd_data2~25_combout  & (\id_stage|reg_file|always2~2_combout  & (\wb_stage|wdata_to_reg_file[31]~25_combout ))) # (!\id_stage|reg_file|rd_data2~25_combout  & 
// ((\id_stage|reg_file|rd_data2~550_combout ) # ((\id_stage|reg_file|always2~2_combout  & \wb_stage|wdata_to_reg_file[31]~25_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~25_combout ),
	.datab(\id_stage|reg_file|always2~2_combout ),
	.datac(\wb_stage|wdata_to_reg_file[31]~25_combout ),
	.datad(\id_stage|reg_file|rd_data2~550_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~551_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~551 .lut_mask = 16'hD5C0;
defparam \id_stage|reg_file|rd_data2~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y10_N17
dffeas \id_stage|reg_file|rd_data2[31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data2~551_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2[31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N24
cycloneive_lcell_comb \id_ex_buffer|EX_rs2~25 (
// Equation(s):
// \id_ex_buffer|EX_rs2~25_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\id_stage|reg_file|rd_data2 [31] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\id_stage|SDU|id_ex_flush~7_combout ),
	.datab(\rst~input_o ),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\id_stage|reg_file|rd_data2 [31]),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs2~25_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2~25 .lut_mask = 16'h8A00;
defparam \id_ex_buffer|EX_rs2~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y8_N25
dffeas \id_ex_buffer|EX_rs2[31] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs2~25_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2[31] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y10_N20
cycloneive_lcell_comb \ex_stage|alu_oper2|out~75 (
// Equation(s):
// \ex_stage|alu_oper2|out~75_combout  = (\ex_stage|alu_oper2|sel2|out~0_combout  & ((\FB|forwardB[0]~8_combout  & ((\wb_stage|wdata_to_reg_file[31]~25_combout ))) # (!\FB|forwardB[0]~8_combout  & (\ex_mem_buffer|MEM_ALU_OUT [31]))))

	.dataa(\FB|forwardB[0]~8_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [31]),
	.datac(\wb_stage|wdata_to_reg_file[31]~25_combout ),
	.datad(\ex_stage|alu_oper2|sel2|out~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~75_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~75 .lut_mask = 16'hE400;
defparam \ex_stage|alu_oper2|out~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N28
cycloneive_lcell_comb \ex_stage|alu_oper2|out~76 (
// Equation(s):
// \ex_stage|alu_oper2|out~76_combout  = (\ex_stage|alu_oper2|out~72_combout ) # ((\ex_stage|alu_oper2|out~75_combout ) # ((\id_ex_buffer|EX_rs2 [31] & \FB|forwardB[2]~9_combout )))

	.dataa(\id_ex_buffer|EX_rs2 [31]),
	.datab(\FB|forwardB[2]~9_combout ),
	.datac(\ex_stage|alu_oper2|out~72_combout ),
	.datad(\ex_stage|alu_oper2|out~75_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~76_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~76 .lut_mask = 16'hFFF8;
defparam \ex_stage|alu_oper2|out~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y10_N8
cycloneive_lcell_comb \ex_stage|alu|Mux33~3 (
// Equation(s):
// \ex_stage|alu|Mux33~3_combout  = (\ex_stage|alu_oper2|out~76_combout  & ((\ex_stage|alu_oper|ALU_OP [0]) # ((\ex_stage|alu_oper1|out [31]) # (!\ex_stage|alu|Mux4~2_combout )))) # (!\ex_stage|alu_oper2|out~76_combout  & (\ex_stage|alu_oper1|out [31] & 
// ((\ex_stage|alu_oper|ALU_OP [0]) # (!\ex_stage|alu|Mux4~2_combout ))))

	.dataa(\ex_stage|alu_oper|ALU_OP [0]),
	.datab(\ex_stage|alu_oper2|out~76_combout ),
	.datac(\ex_stage|alu|Mux4~2_combout ),
	.datad(\ex_stage|alu_oper1|out [31]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux33~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux33~3 .lut_mask = 16'hEF8C;
defparam \ex_stage|alu|Mux33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y10_N14
cycloneive_lcell_comb \ex_stage|alu|Mux33~8 (
// Equation(s):
// \ex_stage|alu|Mux33~8_combout  = (!\ex_stage|alu|ShiftLeft0~37_combout  & ((\ex_stage|alu_oper2|out~38_combout  & (\ex_stage|alu|ShiftLeft0~60_combout )) # (!\ex_stage|alu_oper2|out~38_combout  & ((\ex_stage|alu|ShiftLeft0~64_combout )))))

	.dataa(\ex_stage|alu|ShiftLeft0~37_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~60_combout ),
	.datac(\ex_stage|alu_oper2|out~38_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~64_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux33~8_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux33~8 .lut_mask = 16'h4540;
defparam \ex_stage|alu|Mux33~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N2
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~73 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~73_combout  = (\ex_stage|alu_oper1|out [31] & (!\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu|ShiftLeft0~46_combout  & !\ex_stage|alu_oper2|out~38_combout )))

	.dataa(\ex_stage|alu_oper1|out [31]),
	.datab(\ex_stage|alu_oper2|out~32_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~46_combout ),
	.datad(\ex_stage|alu_oper2|out~38_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~73_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~73 .lut_mask = 16'h0020;
defparam \ex_stage|alu|ShiftRight0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y10_N16
cycloneive_lcell_comb \ex_stage|alu|Mux33~9 (
// Equation(s):
// \ex_stage|alu|Mux33~9_combout  = (\ex_stage|alu|Mux33~1_combout  & ((\ex_stage|alu|Mux33~2_combout  & ((\ex_stage|alu|ShiftRight0~73_combout ))) # (!\ex_stage|alu|Mux33~2_combout  & (\ex_stage|alu|Mux33~8_combout )))) # (!\ex_stage|alu|Mux33~1_combout  & 
// (((!\ex_stage|alu|Mux33~2_combout ))))

	.dataa(\ex_stage|alu|Mux33~1_combout ),
	.datab(\ex_stage|alu|Mux33~8_combout ),
	.datac(\ex_stage|alu|Mux33~2_combout ),
	.datad(\ex_stage|alu|ShiftRight0~73_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux33~9_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux33~9 .lut_mask = 16'hAD0D;
defparam \ex_stage|alu|Mux33~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N8
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~106 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~106_combout  = (\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu_oper1|out [28]))) # (!\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu_oper1|out [29]))

	.dataa(\ex_stage|alu_oper1|out [29]),
	.datab(gnd),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(\ex_stage|alu_oper1|out [28]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~106_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~106 .lut_mask = 16'hFA0A;
defparam \ex_stage|alu|ShiftLeft0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N20
cycloneive_lcell_comb \ex_stage|alu|Mux33~6 (
// Equation(s):
// \ex_stage|alu|Mux33~6_combout  = (\ex_stage|alu|ShiftLeft0~46_combout  & ((\ex_stage|alu_oper1|out [31]) # ((\ex_stage|alu|Mux33~5_combout )))) # (!\ex_stage|alu|ShiftLeft0~46_combout  & (((\ex_stage|alu|ShiftLeft0~106_combout  & 
// !\ex_stage|alu|Mux33~5_combout ))))

	.dataa(\ex_stage|alu_oper1|out [31]),
	.datab(\ex_stage|alu|ShiftLeft0~106_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~46_combout ),
	.datad(\ex_stage|alu|Mux33~5_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux33~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux33~6 .lut_mask = 16'hF0AC;
defparam \ex_stage|alu|Mux33~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y10_N8
cycloneive_lcell_comb \ex_stage|alu|Mux33~7 (
// Equation(s):
// \ex_stage|alu|Mux33~7_combout  = (\ex_stage|alu|Mux33~5_combout  & ((\ex_stage|alu|Mux33~6_combout  & (\ex_stage|alu_oper1|out [30])) # (!\ex_stage|alu|Mux33~6_combout  & ((\ex_stage|alu|ShiftLeft0~108_combout ))))) # (!\ex_stage|alu|Mux33~5_combout  & 
// (\ex_stage|alu|Mux33~6_combout ))

	.dataa(\ex_stage|alu|Mux33~5_combout ),
	.datab(\ex_stage|alu|Mux33~6_combout ),
	.datac(\ex_stage|alu_oper1|out [30]),
	.datad(\ex_stage|alu|ShiftLeft0~108_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux33~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux33~7 .lut_mask = 16'hE6C4;
defparam \ex_stage|alu|Mux33~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y10_N6
cycloneive_lcell_comb \ex_stage|alu|Mux33~10 (
// Equation(s):
// \ex_stage|alu|Mux33~10_combout  = (\ex_stage|alu|Mux33~9_combout  & ((\ex_stage|alu|Mux33~0_combout ) # ((\ex_stage|alu|Mux33~7_combout )))) # (!\ex_stage|alu|Mux33~9_combout  & (!\ex_stage|alu|Mux33~0_combout  & ((\ex_stage|alu|ShiftLeft0~100_combout 
// ))))

	.dataa(\ex_stage|alu|Mux33~9_combout ),
	.datab(\ex_stage|alu|Mux33~0_combout ),
	.datac(\ex_stage|alu|Mux33~7_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~100_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux33~10_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux33~10 .lut_mask = 16'hB9A8;
defparam \ex_stage|alu|Mux33~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y10_N22
cycloneive_lcell_comb \ex_stage|Equal2~30 (
// Equation(s):
// \ex_stage|Equal2~30_combout  = \ex_stage|alu_oper2|out~76_combout  $ (((\ex_stage|alu_oper1|out[31]~50_combout ) # (\ex_stage|alu_oper1|out[31]~51_combout )))

	.dataa(\ex_stage|alu_oper1|out[31]~50_combout ),
	.datab(\ex_stage|alu_oper2|out~76_combout ),
	.datac(gnd),
	.datad(\ex_stage|alu_oper1|out[31]~51_combout ),
	.cin(gnd),
	.combout(\ex_stage|Equal2~30_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Equal2~30 .lut_mask = 16'h3366;
defparam \ex_stage|Equal2~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y7_N16
cycloneive_lcell_comb \ex_stage|alu|Add0~92 (
// Equation(s):
// \ex_stage|alu|Add0~92_combout  = \ex_stage|alu_oper|ALU_OP [0] $ (\ex_stage|alu_oper2|out~76_combout )

	.dataa(gnd),
	.datab(\ex_stage|alu_oper|ALU_OP [0]),
	.datac(gnd),
	.datad(\ex_stage|alu_oper2|out~76_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~92_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~92 .lut_mask = 16'h33CC;
defparam \ex_stage|alu|Add0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y7_N16
cycloneive_lcell_comb \ex_stage|alu|Add0~96 (
// Equation(s):
// \ex_stage|alu|Add0~96_combout  = \ex_stage|alu_oper1|out [31] $ (\ex_stage|alu|Add0~95  $ (!\ex_stage|alu|Add0~92_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper1|out [31]),
	.datac(gnd),
	.datad(\ex_stage|alu|Add0~92_combout ),
	.cin(\ex_stage|alu|Add0~95 ),
	.combout(\ex_stage|alu|Add0~96_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~96 .lut_mask = 16'h3CC3;
defparam \ex_stage|alu|Add0~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y10_N24
cycloneive_lcell_comb \ex_stage|alu|Mux33~4 (
// Equation(s):
// \ex_stage|alu|Mux33~4_combout  = (\ex_stage|alu|Mux4~0_combout  & (\ex_stage|Equal2~30_combout  & (!\ex_stage|alu|Mux10~0_combout ))) # (!\ex_stage|alu|Mux4~0_combout  & (((\ex_stage|alu|Mux10~0_combout ) # (\ex_stage|alu|Add0~96_combout ))))

	.dataa(\ex_stage|Equal2~30_combout ),
	.datab(\ex_stage|alu|Mux4~0_combout ),
	.datac(\ex_stage|alu|Mux10~0_combout ),
	.datad(\ex_stage|alu|Add0~96_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux33~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux33~4 .lut_mask = 16'h3B38;
defparam \ex_stage|alu|Mux33~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y10_N6
cycloneive_lcell_comb \ex_stage|alu|Mux33~11 (
// Equation(s):
// \ex_stage|alu|Mux33~11_combout  = (\ex_stage|alu|Mux10~0_combout  & ((\ex_stage|alu|Mux33~4_combout  & (\ex_stage|alu|Mux33~10_combout )) # (!\ex_stage|alu|Mux33~4_combout  & ((!\ex_stage|alu|Mux33~3_combout ))))) # (!\ex_stage|alu|Mux10~0_combout  & 
// (((\ex_stage|alu|Mux33~4_combout ))))

	.dataa(\ex_stage|alu|Mux10~0_combout ),
	.datab(\ex_stage|alu|Mux33~10_combout ),
	.datac(\ex_stage|alu|Mux33~3_combout ),
	.datad(\ex_stage|alu|Mux33~4_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux33~11_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux33~11 .lut_mask = 16'hDD0A;
defparam \ex_stage|alu|Mux33~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y10_N24
cycloneive_lcell_comb \ex_stage|alu|Mux33~12 (
// Equation(s):
// \ex_stage|alu|Mux33~12_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux4~2_combout  & (\ex_stage|alu|Mux33~3_combout )) # (!\ex_stage|alu|Mux4~2_combout  & ((\ex_stage|alu|Mux33~11_combout )))))

	.dataa(\ex_stage|alu_oper|ALU_OP [3]),
	.datab(\ex_stage|alu|Mux33~3_combout ),
	.datac(\ex_stage|alu|Mux4~2_combout ),
	.datad(\ex_stage|alu|Mux33~11_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux33~12_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux33~12 .lut_mask = 16'h4540;
defparam \ex_stage|alu|Mux33~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y10_N16
cycloneive_lcell_comb \ex_stage|alu|res[31] (
// Equation(s):
// \ex_stage|alu|res [31] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux33~12_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [31])))

	.dataa(gnd),
	.datab(\ex_stage|alu|Mux33~12_combout ),
	.datac(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.datad(\ex_stage|alu|res [31]),
	.cin(gnd),
	.combout(\ex_stage|alu|res [31]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[31] .lut_mask = 16'hCFC0;
defparam \ex_stage|alu|res[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y10_N4
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT~25 (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT~25_combout  = (\ex_stage|alu|res [31] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\ex_stage|alu|res [31]),
	.datab(gnd),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT~25_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT~25 .lut_mask = 16'hAA0A;
defparam \ex_mem_buffer|MEM_ALU_OUT~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y10_N5
dffeas \ex_mem_buffer|MEM_ALU_OUT[31] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_ALU_OUT~25_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[31] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y2_N30
cycloneive_lcell_comb \if_stage|new_PC|Add0~60 (
// Equation(s):
// \if_stage|new_PC|Add0~60_combout  = \if_stage|pc_reg|addr_out [31] $ (\if_stage|new_PC|Add0~59 )

	.dataa(gnd),
	.datab(\if_stage|pc_reg|addr_out [31]),
	.datac(gnd),
	.datad(gnd),
	.cin(\if_stage|new_PC|Add0~59 ),
	.combout(\if_stage|new_PC|Add0~60_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|new_PC|Add0~60 .lut_mask = 16'h3C3C;
defparam \if_stage|new_PC|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y4_N30
cycloneive_lcell_comb \id_ex_buffer|EX_PFC[31]~94 (
// Equation(s):
// \id_ex_buffer|EX_PFC[31]~94_combout  = \id_ex_buffer|EX_PFC[30]~93  $ (\if_id_buffer|ID_PC [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\if_id_buffer|ID_PC [31]),
	.cin(\id_ex_buffer|EX_PFC[30]~93 ),
	.combout(\id_ex_buffer|EX_PFC[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[31]~94 .lut_mask = 16'h0FF0;
defparam \id_ex_buffer|EX_PFC[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y4_N31
dffeas \id_ex_buffer|EX_PFC[31] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PFC[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\id_stage|flush~combout ),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PFC [31]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[31] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PFC[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N24
cycloneive_lcell_comb \if_stage|pc_src_mux|out~155 (
// Equation(s):
// \if_stage|pc_src_mux|out~155_combout  = (\ex_stage|Equal1~2_combout  & ((\ex_stage|alu_oper1|out[31]~50_combout ) # ((\ex_stage|alu_oper1|out[31]~51_combout )))) # (!\ex_stage|Equal1~2_combout  & (((\id_ex_buffer|EX_PFC [31]))))

	.dataa(\ex_stage|alu_oper1|out[31]~50_combout ),
	.datab(\id_ex_buffer|EX_PFC [31]),
	.datac(\ex_stage|Equal1~2_combout ),
	.datad(\ex_stage|alu_oper1|out[31]~51_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~155_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~155 .lut_mask = 16'hFCAC;
defparam \if_stage|pc_src_mux|out~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N14
cycloneive_lcell_comb \if_stage|pc_src_mux|out~156 (
// Equation(s):
// \if_stage|pc_src_mux|out~156_combout  = (\if_stage|new_PC|Add0~60_combout  & (((\if_stage|pc_src_mux|out~155_combout  & !\id_stage|BR|PC_src[2]~3_combout )) # (!\if_stage|pc_src_mux|out~46_combout ))) # (!\if_stage|new_PC|Add0~60_combout  & 
// (\if_stage|pc_src_mux|out~155_combout  & ((!\id_stage|BR|PC_src[2]~3_combout ))))

	.dataa(\if_stage|new_PC|Add0~60_combout ),
	.datab(\if_stage|pc_src_mux|out~155_combout ),
	.datac(\if_stage|pc_src_mux|out~46_combout ),
	.datad(\id_stage|BR|PC_src[2]~3_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~156_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~156 .lut_mask = 16'h0ACE;
defparam \if_stage|pc_src_mux|out~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N30
cycloneive_lcell_comb \id_stage|Add0~62 (
// Equation(s):
// \id_stage|Add0~62_combout  = \if_id_buffer|ID_PC [31] $ (\id_stage|Add0~61  $ (\id_stage|immed_gen|Immed[31]~34_combout ))

	.dataa(\if_id_buffer|ID_PC [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_stage|immed_gen|Immed[31]~34_combout ),
	.cin(\id_stage|Add0~61 ),
	.combout(\id_stage|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|Add0~62 .lut_mask = 16'hA55A;
defparam \id_stage|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N0
cycloneive_lcell_comb \if_stage|pc_src_mux|out~157 (
// Equation(s):
// \if_stage|pc_src_mux|out~157_combout  = (\id_stage|BR|PC_src~0_combout  & (\id_stage|immed_gen|Immed[31]~34_combout )) # (!\id_stage|BR|PC_src~0_combout  & ((\id_stage|Add0~62_combout )))

	.dataa(gnd),
	.datab(\id_stage|BR|PC_src~0_combout ),
	.datac(\id_stage|immed_gen|Immed[31]~34_combout ),
	.datad(\id_stage|Add0~62_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~157_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~157 .lut_mask = 16'hF3C0;
defparam \if_stage|pc_src_mux|out~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N10
cycloneive_lcell_comb \if_stage|pc_src_mux|out~158 (
// Equation(s):
// \if_stage|pc_src_mux|out~158_combout  = (\id_stage|BR|PC_src[0]~1_combout  & (!\if_stage|pc_reg|addr_out [31])) # (!\id_stage|BR|PC_src[0]~1_combout  & ((\if_stage|pc_src_mux|out~157_combout )))

	.dataa(gnd),
	.datab(\if_stage|pc_reg|addr_out [31]),
	.datac(\id_stage|BR|PC_src[0]~1_combout ),
	.datad(\if_stage|pc_src_mux|out~157_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~158_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~158 .lut_mask = 16'h3F30;
defparam \if_stage|pc_src_mux|out~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N2
cycloneive_lcell_comb \if_stage|pc_src_mux|out~159 (
// Equation(s):
// \if_stage|pc_src_mux|out~159_combout  = (!\if_stage|pc_src_mux|out~156_combout  & ((!\if_stage|pc_src_mux|out~158_combout ) # (!\id_stage|BR|PC_src[1]~2_combout )))

	.dataa(\id_stage|BR|PC_src[1]~2_combout ),
	.datab(gnd),
	.datac(\if_stage|pc_src_mux|out~156_combout ),
	.datad(\if_stage|pc_src_mux|out~158_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~159_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~159 .lut_mask = 16'h050F;
defparam \if_stage|pc_src_mux|out~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y6_N3
dffeas \if_stage|pc_reg|addr_out[31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out~159_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|addr_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|addr_out[31] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|addr_out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y4_N6
cycloneive_lcell_comb \if_id_buffer|ID_PC~31 (
// Equation(s):
// \if_id_buffer|ID_PC~31_combout  = (!\id_stage|SDU|if_id_flush~0_combout  & !\if_stage|pc_reg|addr_out [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|SDU|if_id_flush~0_combout ),
	.datad(\if_stage|pc_reg|addr_out [31]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~31_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~31 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y4_N7
dffeas \if_id_buffer|ID_PC[31] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~31_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [31]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[31] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y10_N18
cycloneive_lcell_comb \id_ex_buffer|EX_PC~25 (
// Equation(s):
// \id_ex_buffer|EX_PC~25_combout  = (\if_id_buffer|ID_PC [31] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\if_id_buffer|ID_PC [31]),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\id_stage|SDU|id_ex_flush~7_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_PC~25_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_PC~25 .lut_mask = 16'hA020;
defparam \id_ex_buffer|EX_PC~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y10_N19
dffeas \id_ex_buffer|EX_PC[31] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PC~25_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PC [31]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PC[31] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PC[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y10_N22
cycloneive_lcell_comb \ex_stage|alu_oper1|out[31]~50 (
// Equation(s):
// \ex_stage|alu_oper1|out[31]~50_combout  = (\FA|Equal0~1_combout  & (((\id_ex_buffer|EX_PC [31])))) # (!\FA|Equal0~1_combout  & (!\FA|forwardA~3_combout  & (\ex_mem_buffer|MEM_ALU_OUT [31])))

	.dataa(\FA|forwardA~3_combout ),
	.datab(\FA|Equal0~1_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [31]),
	.datad(\id_ex_buffer|EX_PC [31]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out[31]~50_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[31]~50 .lut_mask = 16'hDC10;
defparam \ex_stage|alu_oper1|out[31]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y10_N26
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~128 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~128_combout  = (!\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out[31]~50_combout ) # (\ex_stage|alu_oper1|out[31]~51_combout ))))

	.dataa(\ex_stage|alu_oper1|out[31]~50_combout ),
	.datab(\ex_stage|alu_oper1|out[31]~51_combout ),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(\ex_stage|alu_oper2|out~35_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~128_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~128 .lut_mask = 16'h0E00;
defparam \ex_stage|alu|ShiftRight0~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y10_N28
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~115 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~115_combout  = (\ex_stage|alu_oper2|out~38_combout  & ((\ex_stage|alu_oper2|out~41_combout  & (\ex_stage|alu|ShiftRight0~128_combout )) # (!\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftRight0~67_combout )))))

	.dataa(\ex_stage|alu_oper2|out~38_combout ),
	.datab(\ex_stage|alu_oper2|out~41_combout ),
	.datac(\ex_stage|alu|ShiftRight0~128_combout ),
	.datad(\ex_stage|alu|ShiftRight0~67_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~115_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~115 .lut_mask = 16'hA280;
defparam \ex_stage|alu|ShiftRight0~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y11_N22
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~54 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~54_combout  = (\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out [19]))) # (!\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper1|out [21]))

	.dataa(\ex_stage|alu_oper1|out [21]),
	.datab(\ex_stage|alu_oper1|out [19]),
	.datac(\ex_stage|alu_oper2|out~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~54_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~54 .lut_mask = 16'hCACA;
defparam \ex_stage|alu|ShiftRight0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y12_N24
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~70 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~70_combout  = (\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu|ShiftRight0~120_combout )) # (!\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu|ShiftRight0~54_combout )))

	.dataa(\ex_stage|alu|ShiftRight0~120_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(\ex_stage|alu|ShiftRight0~54_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~70_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~70 .lut_mask = 16'hAFA0;
defparam \ex_stage|alu|ShiftRight0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y10_N26
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~84 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~84_combout  = (\ex_stage|alu_oper2|out~41_combout  & (\ex_stage|alu|ShiftRight0~68_combout )) # (!\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftRight0~70_combout )))

	.dataa(\ex_stage|alu|ShiftRight0~68_combout ),
	.datab(\ex_stage|alu|ShiftRight0~70_combout ),
	.datac(\ex_stage|alu_oper2|out~41_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~84_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~84 .lut_mask = 16'hACAC;
defparam \ex_stage|alu|ShiftRight0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y10_N6
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~116 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~116_combout  = (\ex_stage|alu|ShiftRight0~115_combout ) # ((!\ex_stage|alu_oper2|out~38_combout  & \ex_stage|alu|ShiftRight0~84_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftRight0~115_combout ),
	.datac(\ex_stage|alu_oper2|out~38_combout ),
	.datad(\ex_stage|alu|ShiftRight0~84_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~116_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~116 .lut_mask = 16'hCFCC;
defparam \ex_stage|alu|ShiftRight0~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y10_N20
cycloneive_lcell_comb \ex_stage|alu|Mux21~2 (
// Equation(s):
// \ex_stage|alu|Mux21~2_combout  = (\ex_stage|alu|Mux33~2_combout  & (((\ex_stage|alu|ShiftRight0~116_combout  & \ex_stage|alu|Mux33~1_combout )))) # (!\ex_stage|alu|Mux33~2_combout  & ((\ex_stage|alu|Mux21~1_combout ) # ((!\ex_stage|alu|Mux33~1_combout 
// ))))

	.dataa(\ex_stage|alu|Mux21~1_combout ),
	.datab(\ex_stage|alu|Mux33~2_combout ),
	.datac(\ex_stage|alu|ShiftRight0~116_combout ),
	.datad(\ex_stage|alu|Mux33~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux21~2 .lut_mask = 16'hE233;
defparam \ex_stage|alu|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y10_N22
cycloneive_lcell_comb \ex_stage|alu|Mux21~3 (
// Equation(s):
// \ex_stage|alu|Mux21~3_combout  = (\ex_stage|alu|Mux33~0_combout  & (((\ex_stage|alu|Mux21~2_combout )))) # (!\ex_stage|alu|Mux33~0_combout  & ((\ex_stage|alu|Mux21~2_combout  & (\ex_stage|alu|ShiftLeft0~90_combout )) # (!\ex_stage|alu|Mux21~2_combout  & 
// ((\ex_stage|alu|ShiftLeft0~70_combout )))))

	.dataa(\ex_stage|alu|ShiftLeft0~90_combout ),
	.datab(\ex_stage|alu|Mux33~0_combout ),
	.datac(\ex_stage|alu|Mux21~2_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~70_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux21~3 .lut_mask = 16'hE3E0;
defparam \ex_stage|alu|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y10_N4
cycloneive_lcell_comb \ex_stage|alu|Mux21~5 (
// Equation(s):
// \ex_stage|alu|Mux21~5_combout  = (\ex_stage|alu|Mux10~0_combout  & ((\ex_stage|alu|Mux21~4_combout  & (!\ex_stage|alu|Mux21~0_combout )) # (!\ex_stage|alu|Mux21~4_combout  & ((\ex_stage|alu|Mux21~3_combout ))))) # (!\ex_stage|alu|Mux10~0_combout  & 
// (((\ex_stage|alu|Mux21~4_combout ))))

	.dataa(\ex_stage|alu|Mux10~0_combout ),
	.datab(\ex_stage|alu|Mux21~0_combout ),
	.datac(\ex_stage|alu|Mux21~4_combout ),
	.datad(\ex_stage|alu|Mux21~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux21~5 .lut_mask = 16'h7A70;
defparam \ex_stage|alu|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y10_N14
cycloneive_lcell_comb \ex_stage|alu|Mux21~6 (
// Equation(s):
// \ex_stage|alu|Mux21~6_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux4~2_combout  & ((\ex_stage|alu|Mux21~0_combout ))) # (!\ex_stage|alu|Mux4~2_combout  & (\ex_stage|alu|Mux21~5_combout ))))

	.dataa(\ex_stage|alu_oper|ALU_OP [3]),
	.datab(\ex_stage|alu|Mux21~5_combout ),
	.datac(\ex_stage|alu|Mux4~2_combout ),
	.datad(\ex_stage|alu|Mux21~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux21~6 .lut_mask = 16'h5404;
defparam \ex_stage|alu|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y10_N10
cycloneive_lcell_comb \ex_stage|alu|res[19] (
// Equation(s):
// \ex_stage|alu|res [19] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux21~6_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [19])))

	.dataa(gnd),
	.datab(\ex_stage|alu|Mux21~6_combout ),
	.datac(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.datad(\ex_stage|alu|res [19]),
	.cin(gnd),
	.combout(\ex_stage|alu|res [19]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[19] .lut_mask = 16'hCFC0;
defparam \ex_stage|alu|res[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y10_N12
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT~19 (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT~19_combout  = (\ex_stage|alu|res [19] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\ex_stage|alu|res [19]),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT~19_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT~19 .lut_mask = 16'hAF00;
defparam \ex_mem_buffer|MEM_ALU_OUT~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y8_N23
dffeas \ex_mem_buffer|MEM_ALU_OUT[19] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem_buffer|MEM_ALU_OUT~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[19] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y8_N6
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~38 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~38_combout  = (\FB|forwardB~3_combout  & ((\FB|forwardB~7_combout  & (\id_ex_buffer|EX_rs2 [19])) # (!\FB|forwardB~7_combout  & ((\wb_stage|wdata_to_reg_file[19]~19_combout )))))

	.dataa(\FB|forwardB~3_combout ),
	.datab(\FB|forwardB~7_combout ),
	.datac(\id_ex_buffer|EX_rs2 [19]),
	.datad(\wb_stage|wdata_to_reg_file[19]~19_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~38_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~38 .lut_mask = 16'hA280;
defparam \ex_stage|store_rs2_mux|out~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y8_N16
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~39 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~39_combout  = (\ex_stage|store_rs2_mux|out~38_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [19] & !\FB|forwardB~3_combout ))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [19]),
	.datab(gnd),
	.datac(\FB|forwardB~3_combout ),
	.datad(\ex_stage|store_rs2_mux|out~38_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~39_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~39 .lut_mask = 16'hFF0A;
defparam \ex_stage|store_rs2_mux|out~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y8_N17
dffeas \ex_mem_buffer|MEM_rs2[19] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|store_rs2_mux|out~39_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\EDU|excep_flag~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[19] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y10_N18
cycloneive_lcell_comb \mem_wb_buffer|WB_Data_mem_out~24 (
// Equation(s):
// \mem_wb_buffer|WB_Data_mem_out~24_combout  = (\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a29  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a29 ),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_Data_mem_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out~24 .lut_mask = 16'hA0F0;
defparam \mem_wb_buffer|WB_Data_mem_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y10_N19
dffeas \mem_wb_buffer|WB_Data_mem_out[29] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_Data_mem_out~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_Data_mem_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out[29] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_Data_mem_out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y10_N6
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT~24 (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT~24_combout  = (\ex_mem_buffer|MEM_ALU_OUT [29] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\ex_mem_buffer|MEM_ALU_OUT [29]),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT~24_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT~24 .lut_mask = 16'hF500;
defparam \mem_wb_buffer|WB_ALU_OUT~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y10_N13
dffeas \mem_wb_buffer|WB_ALU_OUT[29] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_wb_buffer|WB_ALU_OUT~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[29] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y10_N12
cycloneive_lcell_comb \wb_stage|wdata_to_reg_file[29]~24 (
// Equation(s):
// \wb_stage|wdata_to_reg_file[29]~24_combout  = (\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_Data_mem_out [29])) # (!\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_ALU_OUT [29])))

	.dataa(gnd),
	.datab(\mem_wb_buffer|WB_Data_mem_out [29]),
	.datac(\mem_wb_buffer|WB_ALU_OUT [29]),
	.datad(\mem_wb_buffer|WB_memread~q ),
	.cin(gnd),
	.combout(\wb_stage|wdata_to_reg_file[29]~24_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|wdata_to_reg_file[29]~24 .lut_mask = 16'hCCF0;
defparam \wb_stage|wdata_to_reg_file[29]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y6_N27
dffeas \id_stage|reg_file|reg_file[13][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[29]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y6_N13
dffeas \id_stage|reg_file|reg_file[12][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[29]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y6_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~527 (
// Equation(s):
// \id_stage|reg_file|rd_data2~527_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[13][29]~q )) # (!\if_id_buffer|ID_rs2_ind [0] & 
// ((\id_stage|reg_file|reg_file[12][29]~q )))))

	.dataa(\id_stage|reg_file|reg_file[13][29]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[12][29]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~527_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~527 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|rd_data2~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y10_N27
dffeas \id_stage|reg_file|reg_file[14][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[29]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y10_N8
cycloneive_lcell_comb \id_stage|reg_file|reg_file[15][29]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[15][29]~feeder_combout  = \wb_stage|wdata_to_reg_file[29]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|wdata_to_reg_file[29]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[15][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][29]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[15][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y10_N9
dffeas \id_stage|reg_file|reg_file[15][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[15][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y10_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~528 (
// Equation(s):
// \id_stage|reg_file|rd_data2~528_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~527_combout  & ((\id_stage|reg_file|reg_file[15][29]~q ))) # (!\id_stage|reg_file|rd_data2~527_combout  & (\id_stage|reg_file|reg_file[14][29]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|rd_data2~527_combout ))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|rd_data2~527_combout ),
	.datac(\id_stage|reg_file|reg_file[14][29]~q ),
	.datad(\id_stage|reg_file|reg_file[15][29]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~528_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~528 .lut_mask = 16'hEC64;
defparam \id_stage|reg_file|rd_data2~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y12_N31
dffeas \id_stage|reg_file|reg_file[17][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[29]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y12_N1
dffeas \id_stage|reg_file|reg_file[25][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[29]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y12_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~512 (
// Equation(s):
// \id_stage|reg_file|rd_data2~512_combout  = (\if_id_buffer|ID_rs2_ind [2] & (\if_id_buffer|ID_rs2_ind [3])) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[25][29]~q ))) # (!\if_id_buffer|ID_rs2_ind [3] & 
// (\id_stage|reg_file|reg_file[17][29]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[17][29]~q ),
	.datad(\id_stage|reg_file|reg_file[25][29]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~512_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~512 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data2~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y11_N29
dffeas \id_stage|reg_file|reg_file[21][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[29]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y11_N31
dffeas \id_stage|reg_file|reg_file[29][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[29]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y11_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~513 (
// Equation(s):
// \id_stage|reg_file|rd_data2~513_combout  = (\id_stage|reg_file|rd_data2~512_combout  & (((\id_stage|reg_file|reg_file[29][29]~q ) # (!\if_id_buffer|ID_rs2_ind [2])))) # (!\id_stage|reg_file|rd_data2~512_combout  & (\id_stage|reg_file|reg_file[21][29]~q  & 
// ((\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\id_stage|reg_file|rd_data2~512_combout ),
	.datab(\id_stage|reg_file|reg_file[21][29]~q ),
	.datac(\id_stage|reg_file|reg_file[29][29]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~513_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~513 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|rd_data2~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y11_N23
dffeas \id_stage|reg_file|reg_file[24][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[29]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y11_N21
dffeas \id_stage|reg_file|reg_file[16][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[29]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y11_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~514 (
// Equation(s):
// \id_stage|reg_file|rd_data2~514_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[24][29]~q )) # (!\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[16][29]~q )))))

	.dataa(\id_stage|reg_file|reg_file[24][29]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[16][29]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~514_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~514 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|rd_data2~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y10_N27
dffeas \id_stage|reg_file|reg_file[28][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[29]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y10_N17
dffeas \id_stage|reg_file|reg_file[20][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[29]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y10_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~515 (
// Equation(s):
// \id_stage|reg_file|rd_data2~515_combout  = (\id_stage|reg_file|rd_data2~514_combout  & (((\id_stage|reg_file|reg_file[28][29]~q )) # (!\if_id_buffer|ID_rs2_ind [2]))) # (!\id_stage|reg_file|rd_data2~514_combout  & (\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[20][29]~q ))))

	.dataa(\id_stage|reg_file|rd_data2~514_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[28][29]~q ),
	.datad(\id_stage|reg_file|reg_file[20][29]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~515_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~515 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|rd_data2~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y10_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~516 (
// Equation(s):
// \id_stage|reg_file|rd_data2~516_combout  = (\if_id_buffer|ID_rs2_ind [1] & (\if_id_buffer|ID_rs2_ind [0])) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|rd_data2~513_combout )) # (!\if_id_buffer|ID_rs2_ind [0] & 
// ((\id_stage|reg_file|rd_data2~515_combout )))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|rd_data2~513_combout ),
	.datad(\id_stage|reg_file|rd_data2~515_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~516_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~516 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|rd_data2~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y12_N5
dffeas \id_stage|reg_file|reg_file[22][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[29]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y12_N15
dffeas \id_stage|reg_file|reg_file[18][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[29]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y12_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~510 (
// Equation(s):
// \id_stage|reg_file|rd_data2~510_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][29]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[18][29]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][29]~q ),
	.datac(\id_stage|reg_file|reg_file[18][29]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~510_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~510 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y12_N21
dffeas \id_stage|reg_file|reg_file[26][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[29]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y12_N7
dffeas \id_stage|reg_file|reg_file[30][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[29]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y12_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~511 (
// Equation(s):
// \id_stage|reg_file|rd_data2~511_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|rd_data2~510_combout  & ((\id_stage|reg_file|reg_file[30][29]~q ))) # (!\id_stage|reg_file|rd_data2~510_combout  & (\id_stage|reg_file|reg_file[26][29]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|rd_data2~510_combout ))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|rd_data2~510_combout ),
	.datac(\id_stage|reg_file|reg_file[26][29]~q ),
	.datad(\id_stage|reg_file|reg_file[30][29]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~511_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~511 .lut_mask = 16'hEC64;
defparam \id_stage|reg_file|rd_data2~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y13_N1
dffeas \id_stage|reg_file|reg_file[27][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[29]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y13_N19
dffeas \id_stage|reg_file|reg_file[31][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[29]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y9_N21
dffeas \id_stage|reg_file|reg_file[23][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[29]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y9_N3
dffeas \id_stage|reg_file|reg_file[19][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[29]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y9_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~517 (
// Equation(s):
// \id_stage|reg_file|rd_data2~517_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[23][29]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[19][29]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[23][29]~q ),
	.datac(\id_stage|reg_file|reg_file[19][29]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~517_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~517 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~518 (
// Equation(s):
// \id_stage|reg_file|rd_data2~518_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|rd_data2~517_combout  & ((\id_stage|reg_file|reg_file[31][29]~q ))) # (!\id_stage|reg_file|rd_data2~517_combout  & (\id_stage|reg_file|reg_file[27][29]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|rd_data2~517_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[27][29]~q ),
	.datac(\id_stage|reg_file|reg_file[31][29]~q ),
	.datad(\id_stage|reg_file|rd_data2~517_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~518_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~518 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y10_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~519 (
// Equation(s):
// \id_stage|reg_file|rd_data2~519_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~516_combout  & ((\id_stage|reg_file|rd_data2~518_combout ))) # (!\id_stage|reg_file|rd_data2~516_combout  & (\id_stage|reg_file|rd_data2~511_combout 
// )))) # (!\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|rd_data2~516_combout ))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|rd_data2~516_combout ),
	.datac(\id_stage|reg_file|rd_data2~511_combout ),
	.datad(\id_stage|reg_file|rd_data2~518_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~519_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~519 .lut_mask = 16'hEC64;
defparam \id_stage|reg_file|rd_data2~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y7_N17
dffeas \id_stage|reg_file|reg_file[9][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[29]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y7_N23
dffeas \id_stage|reg_file|reg_file[11][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[29]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y7_N25
dffeas \id_stage|reg_file|reg_file[10][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[29]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y10_N17
dffeas \id_stage|reg_file|reg_file[8][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[29]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~520 (
// Equation(s):
// \id_stage|reg_file|rd_data2~520_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[10][29]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[8][29]~q  & 
// !\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[10][29]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[8][29]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~520_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~520 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|rd_data2~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~521 (
// Equation(s):
// \id_stage|reg_file|rd_data2~521_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~520_combout  & ((\id_stage|reg_file|reg_file[11][29]~q ))) # (!\id_stage|reg_file|rd_data2~520_combout  & (\id_stage|reg_file|reg_file[9][29]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~520_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[9][29]~q ),
	.datac(\id_stage|reg_file|reg_file[11][29]~q ),
	.datad(\id_stage|reg_file|rd_data2~520_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~521_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~521 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y5_N10
cycloneive_lcell_comb \id_stage|reg_file|reg_file[2][29]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[2][29]~feeder_combout  = \wb_stage|wdata_to_reg_file[29]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|wdata_to_reg_file[29]~24_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[2][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][29]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[2][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y5_N11
dffeas \id_stage|reg_file|reg_file[2][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[2][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y3_N9
dffeas \id_stage|reg_file|reg_file[1][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[29]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y3_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~524 (
// Equation(s):
// \id_stage|reg_file|rd_data2~524_combout  = (\id_stage|reg_file|rd_data2[0]~16_combout  & (((\id_stage|reg_file|rd_data2[0]~17_combout )))) # (!\id_stage|reg_file|rd_data2[0]~16_combout  & ((\id_stage|reg_file|rd_data2[0]~17_combout  & 
// (\id_stage|reg_file|reg_file[2][29]~q )) # (!\id_stage|reg_file|rd_data2[0]~17_combout  & ((\id_stage|reg_file|reg_file[1][29]~q )))))

	.dataa(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.datab(\id_stage|reg_file|reg_file[2][29]~q ),
	.datac(\id_stage|reg_file|reg_file[1][29]~q ),
	.datad(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~524_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~524 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y3_N17
dffeas \id_stage|reg_file|reg_file[3][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[29]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y6_N0
cycloneive_lcell_comb \id_stage|reg_file|reg_file[6][29]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[6][29]~feeder_combout  = \wb_stage|wdata_to_reg_file[29]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|wdata_to_reg_file[29]~24_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[6][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][29]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[6][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y6_N1
dffeas \id_stage|reg_file|reg_file[6][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[6][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y6_N15
dffeas \id_stage|reg_file|reg_file[7][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[29]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y6_N3
dffeas \id_stage|reg_file|reg_file[5][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[29]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y6_N19
dffeas \id_stage|reg_file|reg_file[4][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[29]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y6_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~522 (
// Equation(s):
// \id_stage|reg_file|rd_data2~522_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[5][29]~q )) # (!\if_id_buffer|ID_rs2_ind [0] & 
// ((\id_stage|reg_file|reg_file[4][29]~q )))))

	.dataa(\id_stage|reg_file|reg_file[5][29]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[4][29]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~522_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~522 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|rd_data2~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y6_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~523 (
// Equation(s):
// \id_stage|reg_file|rd_data2~523_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~522_combout  & ((\id_stage|reg_file|reg_file[7][29]~q ))) # (!\id_stage|reg_file|rd_data2~522_combout  & (\id_stage|reg_file|reg_file[6][29]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~522_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[6][29]~q ),
	.datac(\id_stage|reg_file|reg_file[7][29]~q ),
	.datad(\id_stage|reg_file|rd_data2~522_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~523_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~523 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y3_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~525 (
// Equation(s):
// \id_stage|reg_file|rd_data2~525_combout  = (\id_stage|reg_file|rd_data2[0]~16_combout  & ((\id_stage|reg_file|rd_data2~524_combout  & (\id_stage|reg_file|reg_file[3][29]~q )) # (!\id_stage|reg_file|rd_data2~524_combout  & 
// ((\id_stage|reg_file|rd_data2~523_combout ))))) # (!\id_stage|reg_file|rd_data2[0]~16_combout  & (\id_stage|reg_file|rd_data2~524_combout ))

	.dataa(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.datab(\id_stage|reg_file|rd_data2~524_combout ),
	.datac(\id_stage|reg_file|reg_file[3][29]~q ),
	.datad(\id_stage|reg_file|rd_data2~523_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~525_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~525 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|rd_data2~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y10_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~526 (
// Equation(s):
// \id_stage|reg_file|rd_data2~526_combout  = (\id_stage|reg_file|rd_data2[0]~10_combout  & (((\id_stage|reg_file|rd_data2[0]~13_combout )))) # (!\id_stage|reg_file|rd_data2[0]~10_combout  & ((\id_stage|reg_file|rd_data2[0]~13_combout  & 
// (\id_stage|reg_file|rd_data2~521_combout )) # (!\id_stage|reg_file|rd_data2[0]~13_combout  & ((\id_stage|reg_file|rd_data2~525_combout )))))

	.dataa(\id_stage|reg_file|rd_data2~521_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.datac(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.datad(\id_stage|reg_file|rd_data2~525_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~526_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~526 .lut_mask = 16'hE3E0;
defparam \id_stage|reg_file|rd_data2~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y10_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~529 (
// Equation(s):
// \id_stage|reg_file|rd_data2~529_combout  = (\id_stage|reg_file|rd_data2~526_combout  & ((\id_stage|reg_file|rd_data2~528_combout ) # ((!\id_stage|reg_file|rd_data2[0]~10_combout )))) # (!\id_stage|reg_file|rd_data2~526_combout  & 
// (((\id_stage|reg_file|rd_data2~519_combout  & \id_stage|reg_file|rd_data2[0]~10_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~528_combout ),
	.datab(\id_stage|reg_file|rd_data2~519_combout ),
	.datac(\id_stage|reg_file|rd_data2~526_combout ),
	.datad(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~529_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~529 .lut_mask = 16'hACF0;
defparam \id_stage|reg_file|rd_data2~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y10_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~530 (
// Equation(s):
// \id_stage|reg_file|rd_data2~530_combout  = (\id_stage|reg_file|rd_data2~25_combout  & (\id_stage|reg_file|always2~2_combout  & (\wb_stage|wdata_to_reg_file[29]~24_combout ))) # (!\id_stage|reg_file|rd_data2~25_combout  & 
// ((\id_stage|reg_file|rd_data2~529_combout ) # ((\id_stage|reg_file|always2~2_combout  & \wb_stage|wdata_to_reg_file[29]~24_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~25_combout ),
	.datab(\id_stage|reg_file|always2~2_combout ),
	.datac(\wb_stage|wdata_to_reg_file[29]~24_combout ),
	.datad(\id_stage|reg_file|rd_data2~529_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~530_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~530 .lut_mask = 16'hD5C0;
defparam \id_stage|reg_file|rd_data2~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y10_N11
dffeas \id_stage|reg_file|rd_data2[29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data2~530_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2[29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y10_N12
cycloneive_lcell_comb \id_ex_buffer|EX_rs2~24 (
// Equation(s):
// \id_ex_buffer|EX_rs2~24_combout  = (\id_stage|reg_file|rd_data2 [29] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\id_stage|reg_file|rd_data2 [29]),
	.datab(\id_stage|SDU|id_ex_flush~7_combout ),
	.datac(\rst~input_o ),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs2~24_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2~24 .lut_mask = 16'h8088;
defparam \id_ex_buffer|EX_rs2~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y10_N13
dffeas \id_ex_buffer|EX_rs2[29] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs2~24_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2[29] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N28
cycloneive_lcell_comb \ex_stage|alu_oper2|out~73 (
// Equation(s):
// \ex_stage|alu_oper2|out~73_combout  = (\ex_stage|alu_oper2|sel2|out~0_combout  & ((\FB|forwardB[0]~8_combout  & ((\wb_stage|wdata_to_reg_file[29]~24_combout ))) # (!\FB|forwardB[0]~8_combout  & (\ex_mem_buffer|MEM_ALU_OUT [29]))))

	.dataa(\FB|forwardB[0]~8_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [29]),
	.datac(\wb_stage|wdata_to_reg_file[29]~24_combout ),
	.datad(\ex_stage|alu_oper2|sel2|out~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~73_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~73 .lut_mask = 16'hE400;
defparam \ex_stage|alu_oper2|out~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N10
cycloneive_lcell_comb \ex_stage|alu_oper2|out~74 (
// Equation(s):
// \ex_stage|alu_oper2|out~74_combout  = (\ex_stage|alu_oper2|out~72_combout ) # ((\ex_stage|alu_oper2|out~73_combout ) # ((\id_ex_buffer|EX_rs2 [29] & \FB|forwardB[2]~9_combout )))

	.dataa(\id_ex_buffer|EX_rs2 [29]),
	.datab(\ex_stage|alu_oper2|out~72_combout ),
	.datac(\FB|forwardB[2]~9_combout ),
	.datad(\ex_stage|alu_oper2|out~73_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~74_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~74 .lut_mask = 16'hFFEC;
defparam \ex_stage|alu_oper2|out~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y9_N10
cycloneive_lcell_comb \ex_stage|alu|Mux31~3 (
// Equation(s):
// \ex_stage|alu|Mux31~3_combout  = (\ex_stage|alu_oper|ALU_OP [0]) # (!\ex_stage|alu_oper|ALU_OP [1])

	.dataa(gnd),
	.datab(\ex_stage|alu_oper|ALU_OP [1]),
	.datac(gnd),
	.datad(\ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux31~3 .lut_mask = 16'hFF33;
defparam \ex_stage|alu|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y8_N24
cycloneive_lcell_comb \ex_stage|alu|Mux4~6 (
// Equation(s):
// \ex_stage|alu|Mux4~6_combout  = (\ex_stage|alu_oper2|out~38_combout ) # ((!\ex_stage|alu_oper2|out~35_combout  & !\ex_stage|alu_oper2|out~41_combout ))

	.dataa(\ex_stage|alu_oper2|out~38_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu_oper2|out~35_combout ),
	.datad(\ex_stage|alu_oper2|out~41_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux4~6 .lut_mask = 16'hAAAF;
defparam \ex_stage|alu|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y9_N30
cycloneive_lcell_comb \ex_stage|alu|Mux31~1 (
// Equation(s):
// \ex_stage|alu|Mux31~1_combout  = (\ex_stage|alu|ShiftRight0~36_combout  & (((\ex_stage|alu|ShiftLeft0~106_combout  & !\ex_stage|alu|Mux4~6_combout )))) # (!\ex_stage|alu|ShiftRight0~36_combout  & ((\ex_stage|alu|ShiftLeft0~105_combout ) # 
// ((\ex_stage|alu|Mux4~6_combout ))))

	.dataa(\ex_stage|alu|ShiftLeft0~105_combout ),
	.datab(\ex_stage|alu|ShiftRight0~36_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~106_combout ),
	.datad(\ex_stage|alu|Mux4~6_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux31~1 .lut_mask = 16'h33E2;
defparam \ex_stage|alu|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y9_N24
cycloneive_lcell_comb \ex_stage|alu|Mux31~2 (
// Equation(s):
// \ex_stage|alu|Mux31~2_combout  = (\ex_stage|alu|Mux31~1_combout  & ((\ex_stage|alu|ShiftLeft0~95_combout ) # ((!\ex_stage|alu|Mux4~6_combout )))) # (!\ex_stage|alu|Mux31~1_combout  & (((\ex_stage|alu|ShiftLeft0~102_combout  & \ex_stage|alu|Mux4~6_combout 
// ))))

	.dataa(\ex_stage|alu|Mux31~1_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~95_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~102_combout ),
	.datad(\ex_stage|alu|Mux4~6_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux31~2 .lut_mask = 16'hD8AA;
defparam \ex_stage|alu|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y9_N6
cycloneive_lcell_comb \ex_stage|alu|Mux31~5 (
// Equation(s):
// \ex_stage|alu|Mux31~5_combout  = (\ex_stage|alu_oper|ALU_OP [1] & ((\ex_stage|alu_oper2|out~47_combout ) # (\ex_stage|alu_oper|ALU_OP [0])))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper|ALU_OP [1]),
	.datac(\ex_stage|alu_oper2|out~47_combout ),
	.datad(\ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux31~5 .lut_mask = 16'hCCC0;
defparam \ex_stage|alu|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y9_N16
cycloneive_lcell_comb \ex_stage|alu|Mux31~4 (
// Equation(s):
// \ex_stage|alu|Mux31~4_combout  = ((\ex_stage|alu_oper|ALU_OP [0] & (!\ex_stage|alu_oper2|out~47_combout  & !\ex_stage|alu|ShiftLeft0~37_combout ))) # (!\ex_stage|alu_oper|ALU_OP [1])

	.dataa(\ex_stage|alu_oper|ALU_OP [0]),
	.datab(\ex_stage|alu_oper|ALU_OP [1]),
	.datac(\ex_stage|alu_oper2|out~47_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~37_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux31~4 .lut_mask = 16'h333B;
defparam \ex_stage|alu|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N2
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~123 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~123_combout  = (!\ex_stage|alu_oper2|out~41_combout  & (!\ex_stage|alu_oper2|out~38_combout  & \ex_stage|alu|ShiftRight0~49_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper2|out~41_combout ),
	.datac(\ex_stage|alu_oper2|out~38_combout ),
	.datad(\ex_stage|alu|ShiftRight0~49_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~123_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~123 .lut_mask = 16'h0300;
defparam \ex_stage|alu|ShiftRight0~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N16
cycloneive_lcell_comb \ex_stage|Equal2~20 (
// Equation(s):
// \ex_stage|Equal2~20_combout  = \ex_stage|alu_oper1|out [29] $ (\ex_stage|alu_oper2|out~74_combout )

	.dataa(\ex_stage|alu_oper1|out [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_stage|alu_oper2|out~74_combout ),
	.cin(gnd),
	.combout(\ex_stage|Equal2~20_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Equal2~20 .lut_mask = 16'h55AA;
defparam \ex_stage|Equal2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y9_N8
cycloneive_lcell_comb \ex_stage|alu|Mux31~6 (
// Equation(s):
// \ex_stage|alu|Mux31~6_combout  = (\ex_stage|alu|Mux31~5_combout  & (\ex_stage|alu|Mux31~4_combout  & (\ex_stage|alu|ShiftRight0~123_combout ))) # (!\ex_stage|alu|Mux31~5_combout  & (((\ex_stage|Equal2~20_combout )) # (!\ex_stage|alu|Mux31~4_combout )))

	.dataa(\ex_stage|alu|Mux31~5_combout ),
	.datab(\ex_stage|alu|Mux31~4_combout ),
	.datac(\ex_stage|alu|ShiftRight0~123_combout ),
	.datad(\ex_stage|Equal2~20_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux31~6 .lut_mask = 16'hD591;
defparam \ex_stage|alu|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y9_N28
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~101 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~101_combout  = (\ex_stage|alu_oper2|out~38_combout  & (\ex_stage|alu|ShiftLeft0~41_combout )) # (!\ex_stage|alu_oper2|out~38_combout  & ((\ex_stage|alu|ShiftLeft0~45_combout )))

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftLeft0~41_combout ),
	.datac(\ex_stage|alu_oper2|out~38_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~45_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~101_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~101 .lut_mask = 16'hCFC0;
defparam \ex_stage|alu|ShiftLeft0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y9_N18
cycloneive_lcell_comb \ex_stage|alu|Mux31~7 (
// Equation(s):
// \ex_stage|alu|Mux31~7_combout  = (\ex_stage|alu|Mux31~3_combout  & (((\ex_stage|alu|Mux31~6_combout )))) # (!\ex_stage|alu|Mux31~3_combout  & ((\ex_stage|alu|Mux31~6_combout  & (\ex_stage|alu|Mux31~2_combout )) # (!\ex_stage|alu|Mux31~6_combout  & 
// ((\ex_stage|alu|ShiftLeft0~101_combout )))))

	.dataa(\ex_stage|alu|Mux31~3_combout ),
	.datab(\ex_stage|alu|Mux31~2_combout ),
	.datac(\ex_stage|alu|Mux31~6_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~101_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux31~7 .lut_mask = 16'hE5E0;
defparam \ex_stage|alu|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N26
cycloneive_lcell_comb \ex_stage|alu|Mux31~8 (
// Equation(s):
// \ex_stage|alu|Mux31~8_combout  = ((\ex_stage|alu_oper|ALU_OP [2] & ((\ex_stage|alu_oper|ALU_OP [0]) # (!\ex_stage|alu|ShiftLeft0~37_combout )))) # (!\ex_stage|alu_oper|ALU_OP [1])

	.dataa(\ex_stage|alu_oper|ALU_OP [0]),
	.datab(\ex_stage|alu_oper|ALU_OP [1]),
	.datac(\ex_stage|alu_oper|ALU_OP [2]),
	.datad(\ex_stage|alu|ShiftLeft0~37_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux31~8 .lut_mask = 16'hB3F3;
defparam \ex_stage|alu|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y9_N4
cycloneive_lcell_comb \ex_stage|alu|Mux31~9 (
// Equation(s):
// \ex_stage|alu|Mux31~9_combout  = (\ex_stage|alu|Mux4~3_combout  & (((\ex_stage|alu|Mux31~7_combout  & \ex_stage|alu|Mux31~8_combout )))) # (!\ex_stage|alu|Mux4~3_combout  & ((\ex_stage|alu|Add0~90_combout ) # ((!\ex_stage|alu|Mux31~8_combout ))))

	.dataa(\ex_stage|alu|Add0~90_combout ),
	.datab(\ex_stage|alu|Mux31~7_combout ),
	.datac(\ex_stage|alu|Mux4~3_combout ),
	.datad(\ex_stage|alu|Mux31~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux31~9 .lut_mask = 16'hCA0F;
defparam \ex_stage|alu|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y9_N24
cycloneive_lcell_comb \ex_stage|alu|Mux31~10 (
// Equation(s):
// \ex_stage|alu|Mux31~10_combout  = (\ex_stage|alu|Mux31~9_combout  & (((\ex_stage|alu_oper2|out~74_combout  & \ex_stage|alu_oper1|out [29])) # (!\ex_stage|alu|Mux4~2_combout ))) # (!\ex_stage|alu|Mux31~9_combout  & (\ex_stage|alu|Mux4~2_combout  & 
// ((\ex_stage|alu_oper2|out~74_combout ) # (\ex_stage|alu_oper1|out [29]))))

	.dataa(\ex_stage|alu_oper2|out~74_combout ),
	.datab(\ex_stage|alu|Mux31~9_combout ),
	.datac(\ex_stage|alu|Mux4~2_combout ),
	.datad(\ex_stage|alu_oper1|out [29]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux31~10_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux31~10 .lut_mask = 16'hBC2C;
defparam \ex_stage|alu|Mux31~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N2
cycloneive_lcell_comb \ex_stage|alu|Mux4~18 (
// Equation(s):
// \ex_stage|alu|Mux4~18_combout  = (\ex_stage|alu_oper|ALU_OP [0] & (!\ex_stage|alu_oper|ALU_OP [3] & (\ex_stage|alu_oper|ALU_OP [2] & !\ex_stage|alu_oper|ALU_OP [1])))

	.dataa(\ex_stage|alu_oper|ALU_OP [0]),
	.datab(\ex_stage|alu_oper|ALU_OP [3]),
	.datac(\ex_stage|alu_oper|ALU_OP [2]),
	.datad(\ex_stage|alu_oper|ALU_OP [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux4~18_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux4~18 .lut_mask = 16'h0020;
defparam \ex_stage|alu|Mux4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y9_N18
cycloneive_lcell_comb \ex_stage|alu|Mux31~0 (
// Equation(s):
// \ex_stage|alu|Mux31~0_combout  = (!\ex_stage|alu_oper2|out~74_combout  & (\ex_stage|alu|Mux4~18_combout  & !\ex_stage|alu_oper1|out [29]))

	.dataa(\ex_stage|alu_oper2|out~74_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|Mux4~18_combout ),
	.datad(\ex_stage|alu_oper1|out [29]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux31~0 .lut_mask = 16'h0050;
defparam \ex_stage|alu|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y9_N22
cycloneive_lcell_comb \ex_stage|alu|Mux31~11 (
// Equation(s):
// \ex_stage|alu|Mux31~11_combout  = (\ex_stage|alu|Mux31~0_combout ) # ((\ex_stage|alu|Mux31~10_combout  & (!\ex_stage|alu|Mux4~4_combout  & !\ex_stage|alu_oper|ALU_OP [3])))

	.dataa(\ex_stage|alu|Mux31~10_combout ),
	.datab(\ex_stage|alu|Mux31~0_combout ),
	.datac(\ex_stage|alu|Mux4~4_combout ),
	.datad(\ex_stage|alu_oper|ALU_OP [3]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux31~11_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux31~11 .lut_mask = 16'hCCCE;
defparam \ex_stage|alu|Mux31~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y9_N28
cycloneive_lcell_comb \ex_stage|alu|res[29] (
// Equation(s):
// \ex_stage|alu|res [29] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux31~11_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [29])))

	.dataa(\ex_stage|alu|Mux31~11_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.datad(\ex_stage|alu|res [29]),
	.cin(gnd),
	.combout(\ex_stage|alu|res [29]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[29] .lut_mask = 16'hAFA0;
defparam \ex_stage|alu|res[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y9_N20
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT~24 (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT~24_combout  = (\ex_stage|alu|res [29] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\ex_stage|alu|res [29]),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT~24_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT~24 .lut_mask = 16'hCF00;
defparam \ex_mem_buffer|MEM_ALU_OUT~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y9_N21
dffeas \ex_mem_buffer|MEM_ALU_OUT[29] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_ALU_OUT~24_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[29] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N2
cycloneive_lcell_comb \id_ex_buffer|EX_PC~24 (
// Equation(s):
// \id_ex_buffer|EX_PC~24_combout  = (\if_id_buffer|ID_PC [29] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\rst~input_o ),
	.datab(\if_id_buffer|ID_PC [29]),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_PC~24_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_PC~24 .lut_mask = 16'h8C00;
defparam \id_ex_buffer|EX_PC~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y4_N3
dffeas \id_ex_buffer|EX_PC[29] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PC~24_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PC [29]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PC[29] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PC[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N4
cycloneive_lcell_comb \ex_stage|alu_oper1|out~48 (
// Equation(s):
// \ex_stage|alu_oper1|out~48_combout  = (\id_ex_buffer|EX_opcode [6] & (\ex_stage|Equal1~0_combout  & (\FA|Equal0~0_combout  & \id_ex_buffer|EX_PC [29])))

	.dataa(\id_ex_buffer|EX_opcode [6]),
	.datab(\ex_stage|Equal1~0_combout ),
	.datac(\FA|Equal0~0_combout ),
	.datad(\id_ex_buffer|EX_PC [29]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out~48_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out~48 .lut_mask = 16'h8000;
defparam \ex_stage|alu_oper1|out~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~524 (
// Equation(s):
// \id_stage|reg_file|rd_data1~524_combout  = (\id_stage|reg_file|rd_data1[16]~17_combout  & (((\id_stage|reg_file|rd_data1[16]~14_combout )))) # (!\id_stage|reg_file|rd_data1[16]~17_combout  & ((\id_stage|reg_file|rd_data1[16]~14_combout  & 
// (\id_stage|reg_file|reg_file[2][29]~q )) # (!\id_stage|reg_file|rd_data1[16]~14_combout  & ((\id_stage|reg_file|reg_file[1][29]~q )))))

	.dataa(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.datab(\id_stage|reg_file|reg_file[2][29]~q ),
	.datac(\id_stage|reg_file|reg_file[1][29]~q ),
	.datad(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~524_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~524 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data1~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~522 (
// Equation(s):
// \id_stage|reg_file|rd_data1~522_combout  = (\if_id_buffer|ID_rs1_ind [1] & (\if_id_buffer|ID_rs1_ind [0])) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|reg_file[5][29]~q )) # (!\if_id_buffer|ID_rs1_ind [0] & 
// ((\id_stage|reg_file|reg_file[4][29]~q )))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[5][29]~q ),
	.datad(\id_stage|reg_file|reg_file[4][29]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~522_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~522 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|rd_data1~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~523 (
// Equation(s):
// \id_stage|reg_file|rd_data1~523_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~522_combout  & ((\id_stage|reg_file|reg_file[7][29]~q ))) # (!\id_stage|reg_file|rd_data1~522_combout  & (\id_stage|reg_file|reg_file[6][29]~q )))) # 
// (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|rd_data1~522_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[6][29]~q ),
	.datac(\id_stage|reg_file|reg_file[7][29]~q ),
	.datad(\id_stage|reg_file|rd_data1~522_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~523_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~523 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data1~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~525 (
// Equation(s):
// \id_stage|reg_file|rd_data1~525_combout  = (\id_stage|reg_file|rd_data1~524_combout  & (((\id_stage|reg_file|reg_file[3][29]~q ) # (!\id_stage|reg_file|rd_data1[16]~17_combout )))) # (!\id_stage|reg_file|rd_data1~524_combout  & 
// (\id_stage|reg_file|rd_data1~523_combout  & (\id_stage|reg_file|rd_data1[16]~17_combout )))

	.dataa(\id_stage|reg_file|rd_data1~524_combout ),
	.datab(\id_stage|reg_file|rd_data1~523_combout ),
	.datac(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.datad(\id_stage|reg_file|reg_file[3][29]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~525_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~525 .lut_mask = 16'hEA4A;
defparam \id_stage|reg_file|rd_data1~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y7_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~520 (
// Equation(s):
// \id_stage|reg_file|rd_data1~520_combout  = (\if_id_buffer|ID_rs1_ind [0] & (\if_id_buffer|ID_rs1_ind [1])) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[10][29]~q )) # (!\if_id_buffer|ID_rs1_ind [1] & 
// ((\id_stage|reg_file|reg_file[8][29]~q )))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[10][29]~q ),
	.datad(\id_stage|reg_file|reg_file[8][29]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~520_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~520 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|rd_data1~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~521 (
// Equation(s):
// \id_stage|reg_file|rd_data1~521_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~520_combout  & (\id_stage|reg_file|reg_file[11][29]~q )) # (!\id_stage|reg_file|rd_data1~520_combout  & ((\id_stage|reg_file|reg_file[9][29]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|rd_data1~520_combout ))))

	.dataa(\id_stage|reg_file|reg_file[11][29]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[9][29]~q ),
	.datad(\id_stage|reg_file|rd_data1~520_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~521_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~521 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~526 (
// Equation(s):
// \id_stage|reg_file|rd_data1~526_combout  = (\id_stage|reg_file|rd_data1[16]~2_combout  & (((\id_stage|reg_file|rd_data1~521_combout ) # (\id_stage|reg_file|rd_data1[16]~13_combout )))) # (!\id_stage|reg_file|rd_data1[16]~2_combout  & 
// (\id_stage|reg_file|rd_data1~525_combout  & ((!\id_stage|reg_file|rd_data1[16]~13_combout ))))

	.dataa(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datab(\id_stage|reg_file|rd_data1~525_combout ),
	.datac(\id_stage|reg_file|rd_data1~521_combout ),
	.datad(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~526_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~526 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y12_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~510 (
// Equation(s):
// \id_stage|reg_file|rd_data1~510_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[22][29]~q ))) # (!\if_id_buffer|ID_rs1_ind [2] 
// & (\id_stage|reg_file|reg_file[18][29]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[18][29]~q ),
	.datac(\id_stage|reg_file|reg_file[22][29]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~510_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~510 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y12_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~511 (
// Equation(s):
// \id_stage|reg_file|rd_data1~511_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|rd_data1~510_combout  & ((\id_stage|reg_file|reg_file[30][29]~q ))) # (!\id_stage|reg_file|rd_data1~510_combout  & (\id_stage|reg_file|reg_file[26][29]~q )))) 
// # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|rd_data1~510_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[26][29]~q ),
	.datac(\id_stage|reg_file|reg_file[30][29]~q ),
	.datad(\id_stage|reg_file|rd_data1~510_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~511_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~511 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data1~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y12_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~512 (
// Equation(s):
// \id_stage|reg_file|rd_data1~512_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[25][29]~q ))) # (!\if_id_buffer|ID_rs1_ind [3] 
// & (\id_stage|reg_file|reg_file[17][29]~q ))))

	.dataa(\id_stage|reg_file|reg_file[17][29]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[25][29]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~512_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~512 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y11_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~513 (
// Equation(s):
// \id_stage|reg_file|rd_data1~513_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|rd_data1~512_combout  & (\id_stage|reg_file|reg_file[29][29]~q )) # (!\id_stage|reg_file|rd_data1~512_combout  & ((\id_stage|reg_file|reg_file[21][29]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|rd_data1~512_combout ))))

	.dataa(\id_stage|reg_file|reg_file[29][29]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[21][29]~q ),
	.datad(\id_stage|reg_file|rd_data1~512_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~513_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~513 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y11_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~514 (
// Equation(s):
// \id_stage|reg_file|rd_data1~514_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[24][29]~q ))) # (!\if_id_buffer|ID_rs1_ind [3] 
// & (\id_stage|reg_file|reg_file[16][29]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[16][29]~q ),
	.datac(\id_stage|reg_file|reg_file[24][29]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~514_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~514 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y10_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~515 (
// Equation(s):
// \id_stage|reg_file|rd_data1~515_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|rd_data1~514_combout  & (\id_stage|reg_file|reg_file[28][29]~q )) # (!\id_stage|reg_file|rd_data1~514_combout  & ((\id_stage|reg_file|reg_file[20][29]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|rd_data1~514_combout ))))

	.dataa(\id_stage|reg_file|reg_file[28][29]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[20][29]~q ),
	.datad(\id_stage|reg_file|rd_data1~514_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~515_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~515 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y10_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~516 (
// Equation(s):
// \id_stage|reg_file|rd_data1~516_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1]) # ((\id_stage|reg_file|rd_data1~513_combout )))) # (!\if_id_buffer|ID_rs1_ind [0] & (!\if_id_buffer|ID_rs1_ind [1] & 
// ((\id_stage|reg_file|rd_data1~515_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|rd_data1~513_combout ),
	.datad(\id_stage|reg_file|rd_data1~515_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~516_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~516 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|rd_data1~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y9_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~517 (
// Equation(s):
// \id_stage|reg_file|rd_data1~517_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[23][29]~q ))) # (!\if_id_buffer|ID_rs1_ind [2] 
// & (\id_stage|reg_file|reg_file[19][29]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[19][29]~q ),
	.datac(\id_stage|reg_file|reg_file[23][29]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~517_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~517 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~518 (
// Equation(s):
// \id_stage|reg_file|rd_data1~518_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|rd_data1~517_combout  & (\id_stage|reg_file|reg_file[31][29]~q )) # (!\id_stage|reg_file|rd_data1~517_combout  & ((\id_stage|reg_file|reg_file[27][29]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|rd_data1~517_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[31][29]~q ),
	.datac(\id_stage|reg_file|reg_file[27][29]~q ),
	.datad(\id_stage|reg_file|rd_data1~517_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~518_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~518 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data1~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y10_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~519 (
// Equation(s):
// \id_stage|reg_file|rd_data1~519_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~516_combout  & ((\id_stage|reg_file|rd_data1~518_combout ))) # (!\id_stage|reg_file|rd_data1~516_combout  & (\id_stage|reg_file|rd_data1~511_combout 
// )))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|rd_data1~516_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~511_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|rd_data1~516_combout ),
	.datad(\id_stage|reg_file|rd_data1~518_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~519_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~519 .lut_mask = 16'hF838;
defparam \id_stage|reg_file|rd_data1~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~527 (
// Equation(s):
// \id_stage|reg_file|rd_data1~527_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[13][29]~q ))) # (!\if_id_buffer|ID_rs1_ind [0] 
// & (\id_stage|reg_file|reg_file[12][29]~q ))))

	.dataa(\id_stage|reg_file|reg_file[12][29]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[13][29]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~527_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~527 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y10_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~528 (
// Equation(s):
// \id_stage|reg_file|rd_data1~528_combout  = (\id_stage|reg_file|rd_data1~527_combout  & ((\id_stage|reg_file|reg_file[15][29]~q ) # ((!\if_id_buffer|ID_rs1_ind [1])))) # (!\id_stage|reg_file|rd_data1~527_combout  & (((\if_id_buffer|ID_rs1_ind [1] & 
// \id_stage|reg_file|reg_file[14][29]~q ))))

	.dataa(\id_stage|reg_file|rd_data1~527_combout ),
	.datab(\id_stage|reg_file|reg_file[15][29]~q ),
	.datac(\if_id_buffer|ID_rs1_ind [1]),
	.datad(\id_stage|reg_file|reg_file[14][29]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~528_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~528 .lut_mask = 16'hDA8A;
defparam \id_stage|reg_file|rd_data1~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~529 (
// Equation(s):
// \id_stage|reg_file|rd_data1~529_combout  = (\id_stage|reg_file|rd_data1~526_combout  & (((\id_stage|reg_file|rd_data1~528_combout ) # (!\id_stage|reg_file|rd_data1[16]~13_combout )))) # (!\id_stage|reg_file|rd_data1~526_combout  & 
// (\id_stage|reg_file|rd_data1~519_combout  & ((\id_stage|reg_file|rd_data1[16]~13_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~526_combout ),
	.datab(\id_stage|reg_file|rd_data1~519_combout ),
	.datac(\id_stage|reg_file|rd_data1~528_combout ),
	.datad(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~529_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~529 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|rd_data1~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y12_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~530 (
// Equation(s):
// \id_stage|reg_file|rd_data1~530_combout  = (\id_stage|reg_file|always1~2_combout  & ((\wb_stage|wdata_to_reg_file[29]~24_combout ) # ((!\id_stage|reg_file|rd_data1~25_combout  & \id_stage|reg_file|rd_data1~529_combout )))) # 
// (!\id_stage|reg_file|always1~2_combout  & (!\id_stage|reg_file|rd_data1~25_combout  & ((\id_stage|reg_file|rd_data1~529_combout ))))

	.dataa(\id_stage|reg_file|always1~2_combout ),
	.datab(\id_stage|reg_file|rd_data1~25_combout ),
	.datac(\wb_stage|wdata_to_reg_file[29]~24_combout ),
	.datad(\id_stage|reg_file|rd_data1~529_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~530_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~530 .lut_mask = 16'hB3A0;
defparam \id_stage|reg_file|rd_data1~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y12_N17
dffeas \id_stage|reg_file|rd_data1[29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data1~530_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1[29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y11_N30
cycloneive_lcell_comb \id_ex_buffer|EX_rs1~24 (
// Equation(s):
// \id_ex_buffer|EX_rs1~24_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\id_stage|reg_file|rd_data1 [29] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\rst~input_o ),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\id_stage|SDU|id_ex_flush~7_combout ),
	.datad(\id_stage|reg_file|rd_data1 [29]),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs1~24_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1~24 .lut_mask = 16'hB000;
defparam \id_ex_buffer|EX_rs1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y11_N31
dffeas \id_ex_buffer|EX_rs1[29] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs1~24_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1[29] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N12
cycloneive_lcell_comb \ex_stage|alu_oper1|out[29]~49 (
// Equation(s):
// \ex_stage|alu_oper1|out[29]~49_combout  = (\ex_stage|alu_oper1|sel1|out[21]~8_combout  & ((\FA|forwardA~7_combout  & ((\id_ex_buffer|EX_rs1 [29]))) # (!\FA|forwardA~7_combout  & (\wb_stage|wdata_to_reg_file[29]~24_combout ))))

	.dataa(\wb_stage|wdata_to_reg_file[29]~24_combout ),
	.datab(\id_ex_buffer|EX_rs1 [29]),
	.datac(\FA|forwardA~7_combout ),
	.datad(\ex_stage|alu_oper1|sel1|out[21]~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out[29]~49_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[29]~49 .lut_mask = 16'hCA00;
defparam \ex_stage|alu_oper1|out[29]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N6
cycloneive_lcell_comb \ex_stage|alu_oper1|out[29] (
// Equation(s):
// \ex_stage|alu_oper1|out [29] = (\ex_stage|alu_oper1|out~48_combout ) # ((\ex_stage|alu_oper1|out[29]~49_combout ) # ((!\ex_stage|alu_oper1|sel1|out[21]~9_combout  & \ex_mem_buffer|MEM_ALU_OUT [29])))

	.dataa(\ex_stage|alu_oper1|sel1|out[21]~9_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [29]),
	.datac(\ex_stage|alu_oper1|out~48_combout ),
	.datad(\ex_stage|alu_oper1|out[29]~49_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out [29]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[29] .lut_mask = 16'hFFF4;
defparam \ex_stage|alu_oper1|out[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y10_N20
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~37 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~37_combout  = (\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu_oper1|out [29]))) # (!\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu_oper1|out [28]))))

	.dataa(\ex_stage|alu_oper1|out [28]),
	.datab(\ex_stage|alu_oper1|out [29]),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(\ex_stage|alu_oper2|out~35_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~37_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~37 .lut_mask = 16'hCA00;
defparam \ex_stage|alu|ShiftRight0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y10_N20
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~78 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~78_combout  = (\ex_stage|alu|ShiftRight0~37_combout ) # ((\ex_stage|alu|ShiftRight0~121_combout  & !\ex_stage|alu_oper2|out~35_combout ))

	.dataa(\ex_stage|alu|ShiftRight0~37_combout ),
	.datab(\ex_stage|alu|ShiftRight0~121_combout ),
	.datac(gnd),
	.datad(\ex_stage|alu_oper2|out~35_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~78_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~78 .lut_mask = 16'hAAEE;
defparam \ex_stage|alu|ShiftRight0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y8_N10
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~100 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~100_combout  = (\ex_stage|alu_oper2|out~38_combout  & ((\ex_stage|alu_oper2|out~41_combout  & (\ex_stage|alu|ShiftRight0~78_combout )) # (!\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftRight0~25_combout )))))

	.dataa(\ex_stage|alu_oper2|out~41_combout ),
	.datab(\ex_stage|alu|ShiftRight0~78_combout ),
	.datac(\ex_stage|alu_oper2|out~38_combout ),
	.datad(\ex_stage|alu|ShiftRight0~25_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~100_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~100 .lut_mask = 16'hD080;
defparam \ex_stage|alu|ShiftRight0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y12_N24
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~30 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~30_combout  = (\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out [16]))) # (!\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper1|out [18]))

	.dataa(\ex_stage|alu_oper1|out [18]),
	.datab(\ex_stage|alu_oper1|out [16]),
	.datac(\ex_stage|alu_oper2|out~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~30_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~30 .lut_mask = 16'hCACA;
defparam \ex_stage|alu|ShiftRight0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y11_N0
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~29 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~29_combout  = (\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper1|out [17])) # (!\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out [19])))

	.dataa(\ex_stage|alu_oper1|out [17]),
	.datab(\ex_stage|alu_oper1|out [19]),
	.datac(\ex_stage|alu_oper2|out~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~29_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~29 .lut_mask = 16'hACAC;
defparam \ex_stage|alu|ShiftRight0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y12_N20
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~31 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~31_combout  = (\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu|ShiftRight0~29_combout ))) # (!\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu|ShiftRight0~30_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftRight0~30_combout ),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(\ex_stage|alu|ShiftRight0~29_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~31_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~31 .lut_mask = 16'hFC0C;
defparam \ex_stage|alu|ShiftRight0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y8_N18
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~74 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~74_combout  = (\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftRight0~27_combout ))) # (!\ex_stage|alu_oper2|out~41_combout  & (\ex_stage|alu|ShiftRight0~31_combout ))

	.dataa(\ex_stage|alu_oper2|out~41_combout ),
	.datab(\ex_stage|alu|ShiftRight0~31_combout ),
	.datac(\ex_stage|alu|ShiftRight0~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~74_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~74 .lut_mask = 16'hE4E4;
defparam \ex_stage|alu|ShiftRight0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y8_N4
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~101 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~101_combout  = (\ex_stage|alu|ShiftRight0~100_combout ) # ((!\ex_stage|alu_oper2|out~38_combout  & \ex_stage|alu|ShiftRight0~74_combout ))

	.dataa(\ex_stage|alu|ShiftRight0~100_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu_oper2|out~38_combout ),
	.datad(\ex_stage|alu|ShiftRight0~74_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~101_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~101 .lut_mask = 16'hAFAA;
defparam \ex_stage|alu|ShiftRight0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y11_N2
cycloneive_lcell_comb \ex_stage|alu|Mux18~3 (
// Equation(s):
// \ex_stage|alu|Mux18~3_combout  = (\ex_stage|alu|Mux33~2_combout  & (((\ex_stage|alu|ShiftRight0~101_combout  & \ex_stage|alu|Mux33~1_combout )))) # (!\ex_stage|alu|Mux33~2_combout  & ((\ex_stage|alu|Mux18~0_combout ) # ((!\ex_stage|alu|Mux33~1_combout 
// ))))

	.dataa(\ex_stage|alu|Mux33~2_combout ),
	.datab(\ex_stage|alu|Mux18~0_combout ),
	.datac(\ex_stage|alu|ShiftRight0~101_combout ),
	.datad(\ex_stage|alu|Mux33~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux18~3 .lut_mask = 16'hE455;
defparam \ex_stage|alu|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y11_N24
cycloneive_lcell_comb \ex_stage|alu|Mux18~4 (
// Equation(s):
// \ex_stage|alu|Mux18~4_combout  = (\ex_stage|alu|Mux33~0_combout  & (((\ex_stage|alu|Mux18~3_combout )))) # (!\ex_stage|alu|Mux33~0_combout  & ((\ex_stage|alu|Mux18~3_combout  & (\ex_stage|alu|ShiftLeft0~81_combout )) # (!\ex_stage|alu|Mux18~3_combout  & 
// ((\ex_stage|alu|ShiftLeft0~66_combout )))))

	.dataa(\ex_stage|alu|Mux33~0_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~81_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~66_combout ),
	.datad(\ex_stage|alu|Mux18~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux18~4 .lut_mask = 16'hEE50;
defparam \ex_stage|alu|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y10_N18
cycloneive_lcell_comb \ex_stage|alu|Mux18~2 (
// Equation(s):
// \ex_stage|alu|Mux18~2_combout  = (\ex_stage|alu|Mux10~0_combout  & (((!\ex_stage|alu_oper2|out~53_combout  & !\ex_stage|alu_oper1|out [16])) # (!\ex_stage|alu|Mux4~0_combout ))) # (!\ex_stage|alu|Mux10~0_combout  & (\ex_stage|alu|Mux4~0_combout  & 
// (\ex_stage|alu_oper2|out~53_combout  $ (\ex_stage|alu_oper1|out [16]))))

	.dataa(\ex_stage|alu_oper2|out~53_combout ),
	.datab(\ex_stage|alu|Mux10~0_combout ),
	.datac(\ex_stage|alu|Mux4~0_combout ),
	.datad(\ex_stage|alu_oper1|out [16]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux18~2 .lut_mask = 16'h1C6C;
defparam \ex_stage|alu|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y10_N16
cycloneive_lcell_comb \ex_stage|alu|Mux18~5 (
// Equation(s):
// \ex_stage|alu|Mux18~5_combout  = (\ex_stage|alu|Mux4~0_combout  & (((\ex_stage|alu|Mux18~2_combout )))) # (!\ex_stage|alu|Mux4~0_combout  & ((\ex_stage|alu|Mux18~2_combout  & (\ex_stage|alu|Mux18~4_combout )) # (!\ex_stage|alu|Mux18~2_combout  & 
// ((\ex_stage|alu|Add0~51_combout )))))

	.dataa(\ex_stage|alu|Mux18~4_combout ),
	.datab(\ex_stage|alu|Add0~51_combout ),
	.datac(\ex_stage|alu|Mux4~0_combout ),
	.datad(\ex_stage|alu|Mux18~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux18~5 .lut_mask = 16'hFA0C;
defparam \ex_stage|alu|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y10_N0
cycloneive_lcell_comb \ex_stage|alu|Mux18~1 (
// Equation(s):
// \ex_stage|alu|Mux18~1_combout  = (\ex_stage|alu_oper|ALU_OP [0] & ((\ex_stage|alu_oper1|out [16]) # (\ex_stage|alu_oper2|out~53_combout ))) # (!\ex_stage|alu_oper|ALU_OP [0] & (\ex_stage|alu_oper1|out [16] & \ex_stage|alu_oper2|out~53_combout ))

	.dataa(\ex_stage|alu_oper|ALU_OP [0]),
	.datab(\ex_stage|alu_oper1|out [16]),
	.datac(\ex_stage|alu_oper2|out~53_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux18~1 .lut_mask = 16'hE8E8;
defparam \ex_stage|alu|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y10_N22
cycloneive_lcell_comb \ex_stage|alu|Mux18~6 (
// Equation(s):
// \ex_stage|alu|Mux18~6_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux4~2_combout  & ((\ex_stage|alu|Mux18~1_combout ))) # (!\ex_stage|alu|Mux4~2_combout  & (\ex_stage|alu|Mux18~5_combout ))))

	.dataa(\ex_stage|alu|Mux4~2_combout ),
	.datab(\ex_stage|alu|Mux18~5_combout ),
	.datac(\ex_stage|alu_oper|ALU_OP [3]),
	.datad(\ex_stage|alu|Mux18~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux18~6 .lut_mask = 16'h0E04;
defparam \ex_stage|alu|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y11_N24
cycloneive_lcell_comb \ex_stage|alu|res[16] (
// Equation(s):
// \ex_stage|alu|res [16] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux18~6_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [16])))

	.dataa(\ex_stage|alu|Mux18~6_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.datad(\ex_stage|alu|res [16]),
	.cin(gnd),
	.combout(\ex_stage|alu|res [16]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[16] .lut_mask = 16'hAFA0;
defparam \ex_stage|alu|res[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N26
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT~16 (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT~16_combout  = (\ex_stage|alu|res [16] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\rst~input_o ),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(gnd),
	.datad(\ex_stage|alu|res [16]),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT~16_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT~16 .lut_mask = 16'hBB00;
defparam \ex_mem_buffer|MEM_ALU_OUT~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y11_N27
dffeas \ex_mem_buffer|MEM_ALU_OUT[16] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_ALU_OUT~16_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[16] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N18
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~32 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~32_combout  = (\FB|forwardB~3_combout  & ((\FB|forwardB~7_combout  & ((\id_ex_buffer|EX_rs2 [16]))) # (!\FB|forwardB~7_combout  & (\wb_stage|wdata_to_reg_file[16]~16_combout ))))

	.dataa(\FB|forwardB~3_combout ),
	.datab(\wb_stage|wdata_to_reg_file[16]~16_combout ),
	.datac(\id_ex_buffer|EX_rs2 [16]),
	.datad(\FB|forwardB~7_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~32_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~32 .lut_mask = 16'hA088;
defparam \ex_stage|store_rs2_mux|out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N8
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~33 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~33_combout  = (\ex_stage|store_rs2_mux|out~32_combout ) # ((!\FB|forwardB~3_combout  & \ex_mem_buffer|MEM_ALU_OUT [16]))

	.dataa(gnd),
	.datab(\FB|forwardB~3_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [16]),
	.datad(\ex_stage|store_rs2_mux|out~32_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~33_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~33 .lut_mask = 16'hFF30;
defparam \ex_stage|store_rs2_mux|out~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y11_N9
dffeas \ex_mem_buffer|MEM_rs2[16] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|store_rs2_mux|out~33_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\EDU|excep_flag~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[16] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y8_N26
cycloneive_lcell_comb \mem_wb_buffer|WB_Data_mem_out~15 (
// Equation(s):
// \mem_wb_buffer|WB_Data_mem_out~15_combout  = (\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a5  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_Data_mem_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out~15 .lut_mask = 16'hAF00;
defparam \mem_wb_buffer|WB_Data_mem_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y8_N27
dffeas \mem_wb_buffer|WB_Data_mem_out[5] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_Data_mem_out~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_Data_mem_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out[5] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_Data_mem_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y8_N30
cycloneive_lcell_comb \wb_stage|wdata_to_reg_file[5]~15 (
// Equation(s):
// \wb_stage|wdata_to_reg_file[5]~15_combout  = (\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_Data_mem_out [5]))) # (!\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_ALU_OUT [5]))

	.dataa(gnd),
	.datab(\mem_wb_buffer|WB_ALU_OUT [5]),
	.datac(\mem_wb_buffer|WB_Data_mem_out [5]),
	.datad(\mem_wb_buffer|WB_memread~q ),
	.cin(gnd),
	.combout(\wb_stage|wdata_to_reg_file[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|wdata_to_reg_file[5]~15 .lut_mask = 16'hF0CC;
defparam \wb_stage|wdata_to_reg_file[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y8_N12
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~30 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~30_combout  = (\FB|forwardB~3_combout  & ((\FB|forwardB~7_combout  & ((\id_ex_buffer|EX_rs2 [5]))) # (!\FB|forwardB~7_combout  & (\wb_stage|wdata_to_reg_file[5]~15_combout ))))

	.dataa(\wb_stage|wdata_to_reg_file[5]~15_combout ),
	.datab(\id_ex_buffer|EX_rs2 [5]),
	.datac(\FB|forwardB~7_combout ),
	.datad(\FB|forwardB~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~30_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~30 .lut_mask = 16'hCA00;
defparam \ex_stage|store_rs2_mux|out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y8_N18
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~31 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~31_combout  = (\ex_stage|store_rs2_mux|out~30_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [5] & !\FB|forwardB~3_combout ))

	.dataa(\ex_stage|store_rs2_mux|out~30_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [5]),
	.datac(\FB|forwardB~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~31_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~31 .lut_mask = 16'hAEAE;
defparam \ex_stage|store_rs2_mux|out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y8_N19
dffeas \ex_mem_buffer|MEM_rs2[5] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|store_rs2_mux|out~31_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\EDU|excep_flag~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[5] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N14
cycloneive_lcell_comb \mem_wb_buffer|WB_Data_mem_out~17 (
// Equation(s):
// \mem_wb_buffer|WB_Data_mem_out~17_combout  = (\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a17  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\rst~input_o ),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(gnd),
	.datad(\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_Data_mem_out~17_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out~17 .lut_mask = 16'hBB00;
defparam \mem_wb_buffer|WB_Data_mem_out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y8_N15
dffeas \mem_wb_buffer|WB_Data_mem_out[17] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_Data_mem_out~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_Data_mem_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out[17] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_Data_mem_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N6
cycloneive_lcell_comb \wb_stage|wdata_to_reg_file[17]~17 (
// Equation(s):
// \wb_stage|wdata_to_reg_file[17]~17_combout  = (\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_Data_mem_out [17]))) # (!\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_ALU_OUT [17]))

	.dataa(gnd),
	.datab(\mem_wb_buffer|WB_ALU_OUT [17]),
	.datac(\mem_wb_buffer|WB_Data_mem_out [17]),
	.datad(\mem_wb_buffer|WB_memread~q ),
	.cin(gnd),
	.combout(\wb_stage|wdata_to_reg_file[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|wdata_to_reg_file[17]~17 .lut_mask = 16'hF0CC;
defparam \wb_stage|wdata_to_reg_file[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y12_N23
dffeas \id_stage|reg_file|reg_file[30][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y12_N29
dffeas \id_stage|reg_file|reg_file[22][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y12_N23
dffeas \id_stage|reg_file|reg_file[18][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~342 (
// Equation(s):
// \id_stage|reg_file|rd_data2~342_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][17]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[18][17]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][17]~q ),
	.datac(\id_stage|reg_file|reg_file[18][17]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~342_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~342 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y12_N17
dffeas \id_stage|reg_file|reg_file[26][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y12_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~343 (
// Equation(s):
// \id_stage|reg_file|rd_data2~343_combout  = (\id_stage|reg_file|rd_data2~342_combout  & ((\id_stage|reg_file|reg_file[30][17]~q ) # ((!\if_id_buffer|ID_rs2_ind [3])))) # (!\id_stage|reg_file|rd_data2~342_combout  & (((\id_stage|reg_file|reg_file[26][17]~q  
// & \if_id_buffer|ID_rs2_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[30][17]~q ),
	.datab(\id_stage|reg_file|rd_data2~342_combout ),
	.datac(\id_stage|reg_file|reg_file[26][17]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~343_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~343 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|rd_data2~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y9_N13
dffeas \id_stage|reg_file|reg_file[23][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y9_N27
dffeas \id_stage|reg_file|reg_file[19][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y9_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~349 (
// Equation(s):
// \id_stage|reg_file|rd_data2~349_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|reg_file[23][17]~q ) # ((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|reg_file[19][17]~q  & 
// !\if_id_buffer|ID_rs2_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[23][17]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[19][17]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~349_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~349 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|rd_data2~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y9_N15
dffeas \id_stage|reg_file|reg_file[31][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y9_N25
dffeas \id_stage|reg_file|reg_file[27][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y9_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~350 (
// Equation(s):
// \id_stage|reg_file|rd_data2~350_combout  = (\id_stage|reg_file|rd_data2~349_combout  & (((\id_stage|reg_file|reg_file[31][17]~q )) # (!\if_id_buffer|ID_rs2_ind [3]))) # (!\id_stage|reg_file|rd_data2~349_combout  & (\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[27][17]~q ))))

	.dataa(\id_stage|reg_file|rd_data2~349_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[31][17]~q ),
	.datad(\id_stage|reg_file|reg_file[27][17]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~350_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~350 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|rd_data2~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y9_N5
dffeas \id_stage|reg_file|reg_file[20][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y9_N11
dffeas \id_stage|reg_file|reg_file[28][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y9_N5
dffeas \id_stage|reg_file|reg_file[24][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y9_N7
dffeas \id_stage|reg_file|reg_file[16][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y9_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~346 (
// Equation(s):
// \id_stage|reg_file|rd_data2~346_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[24][17]~q ) # ((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|reg_file[16][17]~q  & 
// !\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[24][17]~q ),
	.datac(\id_stage|reg_file|reg_file[16][17]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~346_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~346 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|rd_data2~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y9_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~347 (
// Equation(s):
// \id_stage|reg_file|rd_data2~347_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|rd_data2~346_combout  & ((\id_stage|reg_file|reg_file[28][17]~q ))) # (!\id_stage|reg_file|rd_data2~346_combout  & (\id_stage|reg_file|reg_file[20][17]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|rd_data2~346_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[20][17]~q ),
	.datac(\id_stage|reg_file|reg_file[28][17]~q ),
	.datad(\id_stage|reg_file|rd_data2~346_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~347_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~347 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y12_N9
dffeas \id_stage|reg_file|reg_file[21][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y12_N23
dffeas \id_stage|reg_file|reg_file[29][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y12_N25
dffeas \id_stage|reg_file|reg_file[25][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y12_N15
dffeas \id_stage|reg_file|reg_file[17][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y12_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~344 (
// Equation(s):
// \id_stage|reg_file|rd_data2~344_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[25][17]~q )) # (!\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[17][17]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[25][17]~q ),
	.datac(\id_stage|reg_file|reg_file[17][17]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~344_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~344 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y12_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~345 (
// Equation(s):
// \id_stage|reg_file|rd_data2~345_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|rd_data2~344_combout  & ((\id_stage|reg_file|reg_file[29][17]~q ))) # (!\id_stage|reg_file|rd_data2~344_combout  & (\id_stage|reg_file|reg_file[21][17]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|rd_data2~344_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[21][17]~q ),
	.datac(\id_stage|reg_file|reg_file[29][17]~q ),
	.datad(\id_stage|reg_file|rd_data2~344_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~345_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~345 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y9_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~348 (
// Equation(s):
// \id_stage|reg_file|rd_data2~348_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~345_combout ))) # (!\if_id_buffer|ID_rs2_ind 
// [0] & (\id_stage|reg_file|rd_data2~347_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~347_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\if_id_buffer|ID_rs2_ind [0]),
	.datad(\id_stage|reg_file|rd_data2~345_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~348_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~348 .lut_mask = 16'hF2C2;
defparam \id_stage|reg_file|rd_data2~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y9_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~351 (
// Equation(s):
// \id_stage|reg_file|rd_data2~351_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~348_combout  & ((\id_stage|reg_file|rd_data2~350_combout ))) # (!\id_stage|reg_file|rd_data2~348_combout  & (\id_stage|reg_file|rd_data2~343_combout 
// )))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~348_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~343_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|rd_data2~350_combout ),
	.datad(\id_stage|reg_file|rd_data2~348_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~351_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~351 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N26
cycloneive_lcell_comb \id_stage|reg_file|reg_file[15][17]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[15][17]~feeder_combout  = \wb_stage|wdata_to_reg_file[17]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|wdata_to_reg_file[17]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[15][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][17]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[15][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y8_N27
dffeas \id_stage|reg_file|reg_file[15][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[15][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y10_N11
dffeas \id_stage|reg_file|reg_file[14][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y7_N7
dffeas \id_stage|reg_file|reg_file[13][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y7_N1
dffeas \id_stage|reg_file|reg_file[12][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~359 (
// Equation(s):
// \id_stage|reg_file|rd_data2~359_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[13][17]~q )) # (!\if_id_buffer|ID_rs2_ind [0] & 
// ((\id_stage|reg_file|reg_file[12][17]~q )))))

	.dataa(\id_stage|reg_file|reg_file[13][17]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[12][17]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~359_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~359 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|rd_data2~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y10_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~360 (
// Equation(s):
// \id_stage|reg_file|rd_data2~360_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~359_combout  & (\id_stage|reg_file|reg_file[15][17]~q )) # (!\id_stage|reg_file|rd_data2~359_combout  & ((\id_stage|reg_file|reg_file[14][17]~q ))))) 
// # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~359_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[15][17]~q ),
	.datac(\id_stage|reg_file|reg_file[14][17]~q ),
	.datad(\id_stage|reg_file|rd_data2~359_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~360_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~360 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data2~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y5_N31
dffeas \id_stage|reg_file|reg_file[1][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N1
dffeas \id_stage|reg_file|reg_file[2][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y5_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~356 (
// Equation(s):
// \id_stage|reg_file|rd_data2~356_combout  = (\id_stage|reg_file|rd_data2[0]~16_combout  & (\id_stage|reg_file|rd_data2[0]~17_combout )) # (!\id_stage|reg_file|rd_data2[0]~16_combout  & ((\id_stage|reg_file|rd_data2[0]~17_combout  & 
// ((\id_stage|reg_file|reg_file[2][17]~q ))) # (!\id_stage|reg_file|rd_data2[0]~17_combout  & (\id_stage|reg_file|reg_file[1][17]~q ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[1][17]~q ),
	.datad(\id_stage|reg_file|reg_file[2][17]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~356_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~356 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data2~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y8_N23
dffeas \id_stage|reg_file|reg_file[6][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y9_N24
cycloneive_lcell_comb \id_stage|reg_file|reg_file[7][17]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[7][17]~feeder_combout  = \wb_stage|wdata_to_reg_file[17]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|wdata_to_reg_file[17]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[7][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][17]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[7][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y9_N25
dffeas \id_stage|reg_file|reg_file[7][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[7][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y8_N29
dffeas \id_stage|reg_file|reg_file[5][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y8_N23
dffeas \id_stage|reg_file|reg_file[4][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~354 (
// Equation(s):
// \id_stage|reg_file|rd_data2~354_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|reg_file[5][17]~q ) # ((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|reg_file[4][17]~q  & 
// !\if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[5][17]~q ),
	.datac(\id_stage|reg_file|reg_file[4][17]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~354_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~354 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|rd_data2~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y8_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~355 (
// Equation(s):
// \id_stage|reg_file|rd_data2~355_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~354_combout  & ((\id_stage|reg_file|reg_file[7][17]~q ))) # (!\id_stage|reg_file|rd_data2~354_combout  & (\id_stage|reg_file|reg_file[6][17]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~354_combout ))))

	.dataa(\id_stage|reg_file|reg_file[6][17]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[7][17]~q ),
	.datad(\id_stage|reg_file|rd_data2~354_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~355_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~355 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y5_N9
dffeas \id_stage|reg_file|reg_file[3][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y5_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~357 (
// Equation(s):
// \id_stage|reg_file|rd_data2~357_combout  = (\id_stage|reg_file|rd_data2~356_combout  & (((\id_stage|reg_file|reg_file[3][17]~q ) # (!\id_stage|reg_file|rd_data2[0]~16_combout )))) # (!\id_stage|reg_file|rd_data2~356_combout  & 
// (\id_stage|reg_file|rd_data2~355_combout  & ((\id_stage|reg_file|rd_data2[0]~16_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~356_combout ),
	.datab(\id_stage|reg_file|rd_data2~355_combout ),
	.datac(\id_stage|reg_file|reg_file[3][17]~q ),
	.datad(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~357_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~357 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|rd_data2~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y7_N5
dffeas \id_stage|reg_file|reg_file[10][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y7_N29
dffeas \id_stage|reg_file|reg_file[8][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~352 (
// Equation(s):
// \id_stage|reg_file|rd_data2~352_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|reg_file[10][17]~q )) # (!\if_id_buffer|ID_rs2_ind [1] & 
// ((\id_stage|reg_file|reg_file[8][17]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[10][17]~q ),
	.datac(\id_stage|reg_file|reg_file[8][17]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~352_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~352 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y7_N9
dffeas \id_stage|reg_file|reg_file[9][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y7_N3
dffeas \id_stage|reg_file|reg_file[11][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~353 (
// Equation(s):
// \id_stage|reg_file|rd_data2~353_combout  = (\id_stage|reg_file|rd_data2~352_combout  & (((\id_stage|reg_file|reg_file[11][17]~q ) # (!\if_id_buffer|ID_rs2_ind [0])))) # (!\id_stage|reg_file|rd_data2~352_combout  & (\id_stage|reg_file|reg_file[9][17]~q  & 
// ((\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\id_stage|reg_file|rd_data2~352_combout ),
	.datab(\id_stage|reg_file|reg_file[9][17]~q ),
	.datac(\id_stage|reg_file|reg_file[11][17]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~353_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~353 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|rd_data2~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y9_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~358 (
// Equation(s):
// \id_stage|reg_file|rd_data2~358_combout  = (\id_stage|reg_file|rd_data2[0]~10_combout  & (((\id_stage|reg_file|rd_data2[0]~13_combout )))) # (!\id_stage|reg_file|rd_data2[0]~10_combout  & ((\id_stage|reg_file|rd_data2[0]~13_combout  & 
// ((\id_stage|reg_file|rd_data2~353_combout ))) # (!\id_stage|reg_file|rd_data2[0]~13_combout  & (\id_stage|reg_file|rd_data2~357_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~357_combout ),
	.datab(\id_stage|reg_file|rd_data2~353_combout ),
	.datac(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.datad(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~358_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~358 .lut_mask = 16'hFC0A;
defparam \id_stage|reg_file|rd_data2~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y9_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~361 (
// Equation(s):
// \id_stage|reg_file|rd_data2~361_combout  = (\id_stage|reg_file|rd_data2[0]~10_combout  & ((\id_stage|reg_file|rd_data2~358_combout  & ((\id_stage|reg_file|rd_data2~360_combout ))) # (!\id_stage|reg_file|rd_data2~358_combout  & 
// (\id_stage|reg_file|rd_data2~351_combout )))) # (!\id_stage|reg_file|rd_data2[0]~10_combout  & (((\id_stage|reg_file|rd_data2~358_combout ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.datab(\id_stage|reg_file|rd_data2~351_combout ),
	.datac(\id_stage|reg_file|rd_data2~360_combout ),
	.datad(\id_stage|reg_file|rd_data2~358_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~361_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~361 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y7_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~362 (
// Equation(s):
// \id_stage|reg_file|rd_data2~362_combout  = (\id_stage|reg_file|always2~2_combout  & ((\wb_stage|wdata_to_reg_file[17]~17_combout ) # ((!\id_stage|reg_file|rd_data2~25_combout  & \id_stage|reg_file|rd_data2~361_combout )))) # 
// (!\id_stage|reg_file|always2~2_combout  & (!\id_stage|reg_file|rd_data2~25_combout  & ((\id_stage|reg_file|rd_data2~361_combout ))))

	.dataa(\id_stage|reg_file|always2~2_combout ),
	.datab(\id_stage|reg_file|rd_data2~25_combout ),
	.datac(\wb_stage|wdata_to_reg_file[17]~17_combout ),
	.datad(\id_stage|reg_file|rd_data2~361_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~362_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~362 .lut_mask = 16'hB3A0;
defparam \id_stage|reg_file|rd_data2~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y7_N23
dffeas \id_stage|reg_file|rd_data2[17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data2~362_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2[17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N10
cycloneive_lcell_comb \id_ex_buffer|EX_rs2~16 (
// Equation(s):
// \id_ex_buffer|EX_rs2~16_combout  = (\id_stage|reg_file|rd_data2 [17] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\rst~input_o ),
	.datab(\id_stage|reg_file|rd_data2 [17]),
	.datac(\id_stage|SDU|id_ex_flush~7_combout ),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs2~16_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2~16 .lut_mask = 16'h80C0;
defparam \id_ex_buffer|EX_rs2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y8_N11
dffeas \id_ex_buffer|EX_rs2[17] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs2~16_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2[17] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N30
cycloneive_lcell_comb \ex_stage|alu_oper2|out~48 (
// Equation(s):
// \ex_stage|alu_oper2|out~48_combout  = (\ex_stage|alu_oper2|sel2|out~0_combout  & ((\FB|forwardB[0]~8_combout  & ((\wb_stage|wdata_to_reg_file[17]~17_combout ))) # (!\FB|forwardB[0]~8_combout  & (\ex_mem_buffer|MEM_ALU_OUT [17]))))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [17]),
	.datab(\FB|forwardB[0]~8_combout ),
	.datac(\ex_stage|alu_oper2|sel2|out~0_combout ),
	.datad(\wb_stage|wdata_to_reg_file[17]~17_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~48_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~48 .lut_mask = 16'hE020;
defparam \ex_stage|alu_oper2|out~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y5_N28
cycloneive_lcell_comb \id_ex_buffer|EX_Immed~26 (
// Equation(s):
// \id_ex_buffer|EX_Immed~26_combout  = (\id_ex_buffer|EX_Immed~25_combout  & ((\id_stage|immed_gen|Immed[16]~25_combout ) # ((\if_id_buffer|ID_rs2_ind [1] & !\id_stage|immed_gen|always0~13_combout ))))

	.dataa(\id_ex_buffer|EX_Immed~25_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|immed_gen|always0~13_combout ),
	.datad(\id_stage|immed_gen|Immed[16]~25_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_Immed~26_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed~26 .lut_mask = 16'hAA08;
defparam \id_ex_buffer|EX_Immed~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y5_N29
dffeas \id_ex_buffer|EX_Immed[17] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_Immed~26_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_Immed [17]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed[17] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_Immed[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N12
cycloneive_lcell_comb \ex_stage|alu_oper2|out~49 (
// Equation(s):
// \ex_stage|alu_oper2|out~49_combout  = (!\ex_stage|alu_oper2|sel0|out~0_combout  & (\id_ex_buffer|EX_Immed [17] & !\FB|forwardB[0]~8_combout ))

	.dataa(\ex_stage|alu_oper2|sel0|out~0_combout ),
	.datab(gnd),
	.datac(\id_ex_buffer|EX_Immed [17]),
	.datad(\FB|forwardB[0]~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~49_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~49 .lut_mask = 16'h0050;
defparam \ex_stage|alu_oper2|out~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N20
cycloneive_lcell_comb \ex_stage|alu_oper2|out~50 (
// Equation(s):
// \ex_stage|alu_oper2|out~50_combout  = (\ex_stage|alu_oper2|out~48_combout ) # ((\ex_stage|alu_oper2|out~49_combout ) # ((\id_ex_buffer|EX_rs2 [17] & \FB|forwardB[2]~9_combout )))

	.dataa(\id_ex_buffer|EX_rs2 [17]),
	.datab(\FB|forwardB[2]~9_combout ),
	.datac(\ex_stage|alu_oper2|out~48_combout ),
	.datad(\ex_stage|alu_oper2|out~49_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~50_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~50 .lut_mask = 16'hFFF8;
defparam \ex_stage|alu_oper2|out~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y11_N12
cycloneive_lcell_comb \ex_stage|alu|Mux19~2 (
// Equation(s):
// \ex_stage|alu|Mux19~2_combout  = (\ex_stage|alu|Mux10~0_combout  & (((!\ex_stage|alu_oper2|out~50_combout  & !\ex_stage|alu_oper1|out [17])) # (!\ex_stage|alu|Mux4~0_combout ))) # (!\ex_stage|alu|Mux10~0_combout  & (\ex_stage|alu|Mux4~0_combout  & 
// (\ex_stage|alu_oper2|out~50_combout  $ (\ex_stage|alu_oper1|out [17]))))

	.dataa(\ex_stage|alu|Mux10~0_combout ),
	.datab(\ex_stage|alu_oper2|out~50_combout ),
	.datac(\ex_stage|alu_oper1|out [17]),
	.datad(\ex_stage|alu|Mux4~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux19~2 .lut_mask = 16'h16AA;
defparam \ex_stage|alu|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y11_N4
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~122 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~122_combout  = (\ex_stage|alu_oper2|out~35_combout  & (((\ex_stage|alu_oper1|out [18])))) # (!\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out[20]~40_combout ) # ((\ex_stage|alu_oper1|out[20]~41_combout ))))

	.dataa(\ex_stage|alu_oper2|out~35_combout ),
	.datab(\ex_stage|alu_oper1|out[20]~40_combout ),
	.datac(\ex_stage|alu_oper1|out[20]~41_combout ),
	.datad(\ex_stage|alu_oper1|out [18]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~122_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~122 .lut_mask = 16'hFE54;
defparam \ex_stage|alu|ShiftRight0~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y12_N0
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~44 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~44_combout  = (\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu|ShiftRight0~122_combout )) # (!\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu|ShiftRight0~29_combout )))

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftRight0~122_combout ),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(\ex_stage|alu|ShiftRight0~29_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~44_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~44 .lut_mask = 16'hCFC0;
defparam \ex_stage|alu|ShiftRight0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N14
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~80 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~80_combout  = (\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftRight0~42_combout ))) # (!\ex_stage|alu_oper2|out~41_combout  & (\ex_stage|alu|ShiftRight0~44_combout ))

	.dataa(\ex_stage|alu|ShiftRight0~44_combout ),
	.datab(\ex_stage|alu|ShiftRight0~42_combout ),
	.datac(\ex_stage|alu_oper2|out~41_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~80_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~80 .lut_mask = 16'hCACA;
defparam \ex_stage|alu|ShiftRight0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N12
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~110 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~110_combout  = (\ex_stage|alu_oper2|out~38_combout  & ((\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftRight0~49_combout ))) # (!\ex_stage|alu_oper2|out~41_combout  & (\ex_stage|alu|ShiftRight0~40_combout ))))

	.dataa(\ex_stage|alu|ShiftRight0~40_combout ),
	.datab(\ex_stage|alu_oper2|out~41_combout ),
	.datac(\ex_stage|alu_oper2|out~38_combout ),
	.datad(\ex_stage|alu|ShiftRight0~49_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~110_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~110 .lut_mask = 16'hE020;
defparam \ex_stage|alu|ShiftRight0~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N10
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~111 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~111_combout  = (\ex_stage|alu|ShiftRight0~110_combout ) # ((\ex_stage|alu|ShiftRight0~80_combout  & !\ex_stage|alu_oper2|out~38_combout ))

	.dataa(\ex_stage|alu|ShiftRight0~80_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu_oper2|out~38_combout ),
	.datad(\ex_stage|alu|ShiftRight0~110_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~111_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~111 .lut_mask = 16'hFF0A;
defparam \ex_stage|alu|ShiftRight0~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N28
cycloneive_lcell_comb \ex_stage|alu|Mux19~0 (
// Equation(s):
// \ex_stage|alu|Mux19~0_combout  = (!\ex_stage|alu_oper2|out~38_combout  & (\ex_stage|alu|ShiftLeft0~46_combout  & (\ex_stage|alu|ShiftLeft0~115_combout  & !\ex_stage|alu|ShiftLeft0~37_combout )))

	.dataa(\ex_stage|alu_oper2|out~38_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~46_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~115_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~37_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux19~0 .lut_mask = 16'h0040;
defparam \ex_stage|alu|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N14
cycloneive_lcell_comb \ex_stage|alu|Mux19~3 (
// Equation(s):
// \ex_stage|alu|Mux19~3_combout  = (\ex_stage|alu|Mux33~2_combout  & (\ex_stage|alu|ShiftRight0~111_combout  & ((\ex_stage|alu|Mux33~1_combout )))) # (!\ex_stage|alu|Mux33~2_combout  & (((\ex_stage|alu|Mux19~0_combout ) # (!\ex_stage|alu|Mux33~1_combout 
// ))))

	.dataa(\ex_stage|alu|ShiftRight0~111_combout ),
	.datab(\ex_stage|alu|Mux19~0_combout ),
	.datac(\ex_stage|alu|Mux33~2_combout ),
	.datad(\ex_stage|alu|Mux33~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux19~3 .lut_mask = 16'hAC0F;
defparam \ex_stage|alu|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y11_N14
cycloneive_lcell_comb \ex_stage|alu|Mux19~4 (
// Equation(s):
// \ex_stage|alu|Mux19~4_combout  = (\ex_stage|alu|Mux19~3_combout  & (((\ex_stage|alu|ShiftLeft0~84_combout ) # (\ex_stage|alu|Mux33~0_combout )))) # (!\ex_stage|alu|Mux19~3_combout  & (\ex_stage|alu|ShiftLeft0~68_combout  & ((!\ex_stage|alu|Mux33~0_combout 
// ))))

	.dataa(\ex_stage|alu|Mux19~3_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~68_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~84_combout ),
	.datad(\ex_stage|alu|Mux33~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux19~4 .lut_mask = 16'hAAE4;
defparam \ex_stage|alu|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y11_N28
cycloneive_lcell_comb \ex_stage|alu|Mux19~5 (
// Equation(s):
// \ex_stage|alu|Mux19~5_combout  = (\ex_stage|alu|Mux19~2_combout  & ((\ex_stage|alu|Mux4~0_combout ) # ((\ex_stage|alu|Mux19~4_combout )))) # (!\ex_stage|alu|Mux19~2_combout  & (!\ex_stage|alu|Mux4~0_combout  & ((\ex_stage|alu|Add0~54_combout ))))

	.dataa(\ex_stage|alu|Mux19~2_combout ),
	.datab(\ex_stage|alu|Mux4~0_combout ),
	.datac(\ex_stage|alu|Mux19~4_combout ),
	.datad(\ex_stage|alu|Add0~54_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux19~5 .lut_mask = 16'hB9A8;
defparam \ex_stage|alu|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y11_N26
cycloneive_lcell_comb \ex_stage|alu|Mux19~1 (
// Equation(s):
// \ex_stage|alu|Mux19~1_combout  = (\ex_stage|alu_oper1|out [17] & ((\ex_stage|alu_oper|ALU_OP [0]) # (\ex_stage|alu_oper2|out~50_combout ))) # (!\ex_stage|alu_oper1|out [17] & (\ex_stage|alu_oper|ALU_OP [0] & \ex_stage|alu_oper2|out~50_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper1|out [17]),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\ex_stage|alu_oper2|out~50_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux19~1 .lut_mask = 16'hFCC0;
defparam \ex_stage|alu|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N8
cycloneive_lcell_comb \ex_stage|alu|Mux19~6 (
// Equation(s):
// \ex_stage|alu|Mux19~6_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux4~2_combout  & ((\ex_stage|alu|Mux19~1_combout ))) # (!\ex_stage|alu|Mux4~2_combout  & (\ex_stage|alu|Mux19~5_combout ))))

	.dataa(\ex_stage|alu|Mux4~2_combout ),
	.datab(\ex_stage|alu|Mux19~5_combout ),
	.datac(\ex_stage|alu_oper|ALU_OP [3]),
	.datad(\ex_stage|alu|Mux19~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux19~6 .lut_mask = 16'h0E04;
defparam \ex_stage|alu|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y11_N6
cycloneive_lcell_comb \ex_stage|alu|res[17] (
// Equation(s):
// \ex_stage|alu|res [17] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|Mux19~6_combout ))) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|res [17]))

	.dataa(\ex_stage|alu|res [17]),
	.datab(\ex_stage|alu|Mux19~6_combout ),
	.datac(gnd),
	.datad(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ex_stage|alu|res [17]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[17] .lut_mask = 16'hCCAA;
defparam \ex_stage|alu|res[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N22
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT~17 (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT~17_combout  = (\ex_stage|alu|res [17] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\ex_stage|alu|res [17]),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT~17_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT~17 .lut_mask = 16'hC0F0;
defparam \ex_mem_buffer|MEM_ALU_OUT~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y8_N23
dffeas \ex_mem_buffer|MEM_ALU_OUT[17] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_ALU_OUT~17_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[17] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N24
cycloneive_lcell_comb \id_ex_buffer|EX_PC~17 (
// Equation(s):
// \id_ex_buffer|EX_PC~17_combout  = (\if_id_buffer|ID_PC [17] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\if_id_buffer|ID_PC [17]),
	.datab(\id_stage|SDU|id_ex_flush~7_combout ),
	.datac(\rst~input_o ),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_PC~17_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_PC~17 .lut_mask = 16'h8088;
defparam \id_ex_buffer|EX_PC~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y4_N25
dffeas \id_ex_buffer|EX_PC[17] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PC~17_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PC [17]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PC[17] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PC[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N18
cycloneive_lcell_comb \ex_stage|alu_oper1|out~34 (
// Equation(s):
// \ex_stage|alu_oper1|out~34_combout  = (\ex_stage|Equal1~0_combout  & (\id_ex_buffer|EX_PC [17] & (\id_ex_buffer|EX_opcode [6] & \FA|Equal0~0_combout )))

	.dataa(\ex_stage|Equal1~0_combout ),
	.datab(\id_ex_buffer|EX_PC [17]),
	.datac(\id_ex_buffer|EX_opcode [6]),
	.datad(\FA|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out~34_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out~34 .lut_mask = 16'h8000;
defparam \ex_stage|alu_oper1|out~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~377 (
// Equation(s):
// \id_stage|reg_file|rd_data1~377_combout  = (\id_stage|reg_file|rd_data1[16]~14_combout  & (((\id_stage|reg_file|reg_file[2][17]~q ) # (\id_stage|reg_file|rd_data1[16]~17_combout )))) # (!\id_stage|reg_file|rd_data1[16]~14_combout  & 
// (\id_stage|reg_file|reg_file[1][17]~q  & ((!\id_stage|reg_file|rd_data1[16]~17_combout ))))

	.dataa(\id_stage|reg_file|reg_file[1][17]~q ),
	.datab(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.datac(\id_stage|reg_file|reg_file[2][17]~q ),
	.datad(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~377_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~377 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~375 (
// Equation(s):
// \id_stage|reg_file|rd_data1~375_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[5][17]~q ))) # (!\if_id_buffer|ID_rs1_ind [0] 
// & (\id_stage|reg_file|reg_file[4][17]~q ))))

	.dataa(\id_stage|reg_file|reg_file[4][17]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[5][17]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~375_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~375 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y8_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~376 (
// Equation(s):
// \id_stage|reg_file|rd_data1~376_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~375_combout  & (\id_stage|reg_file|reg_file[7][17]~q )) # (!\id_stage|reg_file|rd_data1~375_combout  & ((\id_stage|reg_file|reg_file[6][17]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|rd_data1~375_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[7][17]~q ),
	.datac(\id_stage|reg_file|reg_file[6][17]~q ),
	.datad(\id_stage|reg_file|rd_data1~375_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~376_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~376 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data1~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~378 (
// Equation(s):
// \id_stage|reg_file|rd_data1~378_combout  = (\id_stage|reg_file|rd_data1~377_combout  & (((\id_stage|reg_file|reg_file[3][17]~q )) # (!\id_stage|reg_file|rd_data1[16]~17_combout ))) # (!\id_stage|reg_file|rd_data1~377_combout  & 
// (\id_stage|reg_file|rd_data1[16]~17_combout  & ((\id_stage|reg_file|rd_data1~376_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~377_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[3][17]~q ),
	.datad(\id_stage|reg_file|rd_data1~376_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~378_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~378 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|rd_data1~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y7_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~373 (
// Equation(s):
// \id_stage|reg_file|rd_data1~373_combout  = (\if_id_buffer|ID_rs1_ind [0] & (\if_id_buffer|ID_rs1_ind [1])) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[10][17]~q )) # (!\if_id_buffer|ID_rs1_ind [1] & 
// ((\id_stage|reg_file|reg_file[8][17]~q )))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[10][17]~q ),
	.datad(\id_stage|reg_file|reg_file[8][17]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~373_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~373 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|rd_data1~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~374 (
// Equation(s):
// \id_stage|reg_file|rd_data1~374_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~373_combout  & (\id_stage|reg_file|reg_file[11][17]~q )) # (!\id_stage|reg_file|rd_data1~373_combout  & ((\id_stage|reg_file|reg_file[9][17]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|rd_data1~373_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[11][17]~q ),
	.datac(\id_stage|reg_file|reg_file[9][17]~q ),
	.datad(\id_stage|reg_file|rd_data1~373_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~374_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~374 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data1~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~379 (
// Equation(s):
// \id_stage|reg_file|rd_data1~379_combout  = (\id_stage|reg_file|rd_data1[16]~13_combout  & (\id_stage|reg_file|rd_data1[16]~2_combout )) # (!\id_stage|reg_file|rd_data1[16]~13_combout  & ((\id_stage|reg_file|rd_data1[16]~2_combout  & 
// ((\id_stage|reg_file|rd_data1~374_combout ))) # (!\id_stage|reg_file|rd_data1[16]~2_combout  & (\id_stage|reg_file|rd_data1~378_combout ))))

	.dataa(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datac(\id_stage|reg_file|rd_data1~378_combout ),
	.datad(\id_stage|reg_file|rd_data1~374_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~379_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~379 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data1~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~380 (
// Equation(s):
// \id_stage|reg_file|rd_data1~380_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1]) # ((\id_stage|reg_file|reg_file[13][17]~q )))) # (!\if_id_buffer|ID_rs1_ind [0] & (!\if_id_buffer|ID_rs1_ind [1] & 
// ((\id_stage|reg_file|reg_file[12][17]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[13][17]~q ),
	.datad(\id_stage|reg_file|reg_file[12][17]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~380_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~380 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|rd_data1~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y10_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~381 (
// Equation(s):
// \id_stage|reg_file|rd_data1~381_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~380_combout  & ((\id_stage|reg_file|reg_file[15][17]~q ))) # (!\id_stage|reg_file|rd_data1~380_combout  & (\id_stage|reg_file|reg_file[14][17]~q )))) 
// # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|rd_data1~380_combout ))))

	.dataa(\id_stage|reg_file|reg_file[14][17]~q ),
	.datab(\id_stage|reg_file|reg_file[15][17]~q ),
	.datac(\if_id_buffer|ID_rs1_ind [1]),
	.datad(\id_stage|reg_file|rd_data1~380_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~381_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~381 .lut_mask = 16'hCFA0;
defparam \id_stage|reg_file|rd_data1~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y9_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~367 (
// Equation(s):
// \id_stage|reg_file|rd_data1~367_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[24][17]~q ))) # (!\if_id_buffer|ID_rs1_ind [3] 
// & (\id_stage|reg_file|reg_file[16][17]~q ))))

	.dataa(\id_stage|reg_file|reg_file[16][17]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[24][17]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~367_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~367 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y9_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~368 (
// Equation(s):
// \id_stage|reg_file|rd_data1~368_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|rd_data1~367_combout  & (\id_stage|reg_file|reg_file[28][17]~q )) # (!\id_stage|reg_file|rd_data1~367_combout  & ((\id_stage|reg_file|reg_file[20][17]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|rd_data1~367_combout ))))

	.dataa(\id_stage|reg_file|reg_file[28][17]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[20][17]~q ),
	.datad(\id_stage|reg_file|rd_data1~367_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~368_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~368 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y12_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~365 (
// Equation(s):
// \id_stage|reg_file|rd_data1~365_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[25][17]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[17][17]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[17][17]~q ),
	.datac(\id_stage|reg_file|reg_file[25][17]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~365_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~365 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y12_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~366 (
// Equation(s):
// \id_stage|reg_file|rd_data1~366_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|rd_data1~365_combout  & (\id_stage|reg_file|reg_file[29][17]~q )) # (!\id_stage|reg_file|rd_data1~365_combout  & ((\id_stage|reg_file|reg_file[21][17]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|rd_data1~365_combout ))))

	.dataa(\id_stage|reg_file|reg_file[29][17]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[21][17]~q ),
	.datad(\id_stage|reg_file|rd_data1~365_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~366_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~366 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y2_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~369 (
// Equation(s):
// \id_stage|reg_file|rd_data1~369_combout  = (\if_id_buffer|ID_rs1_ind [1] & (\if_id_buffer|ID_rs1_ind [0])) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~366_combout ))) # (!\if_id_buffer|ID_rs1_ind [0] & 
// (\id_stage|reg_file|rd_data1~368_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|rd_data1~368_combout ),
	.datad(\id_stage|reg_file|rd_data1~366_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~369_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~369 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data1~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y9_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~370 (
// Equation(s):
// \id_stage|reg_file|rd_data1~370_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[23][17]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[19][17]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[19][17]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[23][17]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~370_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~370 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y9_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~371 (
// Equation(s):
// \id_stage|reg_file|rd_data1~371_combout  = (\id_stage|reg_file|rd_data1~370_combout  & ((\id_stage|reg_file|reg_file[31][17]~q ) # ((!\if_id_buffer|ID_rs1_ind [3])))) # (!\id_stage|reg_file|rd_data1~370_combout  & (((\id_stage|reg_file|reg_file[27][17]~q  
// & \if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|rd_data1~370_combout ),
	.datab(\id_stage|reg_file|reg_file[31][17]~q ),
	.datac(\id_stage|reg_file|reg_file[27][17]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~371_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~371 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|rd_data1~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~363 (
// Equation(s):
// \id_stage|reg_file|rd_data1~363_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[22][17]~q ))) # (!\if_id_buffer|ID_rs1_ind [2] 
// & (\id_stage|reg_file|reg_file[18][17]~q ))))

	.dataa(\id_stage|reg_file|reg_file[18][17]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[22][17]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~363_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~363 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y12_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~364 (
// Equation(s):
// \id_stage|reg_file|rd_data1~364_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|rd_data1~363_combout  & ((\id_stage|reg_file|reg_file[30][17]~q ))) # (!\id_stage|reg_file|rd_data1~363_combout  & (\id_stage|reg_file|reg_file[26][17]~q )))) 
// # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|rd_data1~363_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[26][17]~q ),
	.datac(\id_stage|reg_file|reg_file[30][17]~q ),
	.datad(\id_stage|reg_file|rd_data1~363_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~364_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~364 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data1~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y2_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~372 (
// Equation(s):
// \id_stage|reg_file|rd_data1~372_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~369_combout  & (\id_stage|reg_file|rd_data1~371_combout )) # (!\id_stage|reg_file|rd_data1~369_combout  & ((\id_stage|reg_file|rd_data1~364_combout 
// ))))) # (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|rd_data1~369_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|rd_data1~369_combout ),
	.datac(\id_stage|reg_file|rd_data1~371_combout ),
	.datad(\id_stage|reg_file|rd_data1~364_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~372_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~372 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|rd_data1~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~382 (
// Equation(s):
// \id_stage|reg_file|rd_data1~382_combout  = (\id_stage|reg_file|rd_data1~379_combout  & ((\id_stage|reg_file|rd_data1~381_combout ) # ((!\id_stage|reg_file|rd_data1[16]~13_combout )))) # (!\id_stage|reg_file|rd_data1~379_combout  & 
// (((\id_stage|reg_file|rd_data1[16]~13_combout  & \id_stage|reg_file|rd_data1~372_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~379_combout ),
	.datab(\id_stage|reg_file|rd_data1~381_combout ),
	.datac(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.datad(\id_stage|reg_file|rd_data1~372_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~382_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~382 .lut_mask = 16'hDA8A;
defparam \id_stage|reg_file|rd_data1~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~383 (
// Equation(s):
// \id_stage|reg_file|rd_data1~383_combout  = (\id_stage|reg_file|always1~2_combout  & ((\wb_stage|wdata_to_reg_file[17]~17_combout ) # ((!\id_stage|reg_file|rd_data1~25_combout  & \id_stage|reg_file|rd_data1~382_combout )))) # 
// (!\id_stage|reg_file|always1~2_combout  & (((!\id_stage|reg_file|rd_data1~25_combout  & \id_stage|reg_file|rd_data1~382_combout ))))

	.dataa(\id_stage|reg_file|always1~2_combout ),
	.datab(\wb_stage|wdata_to_reg_file[17]~17_combout ),
	.datac(\id_stage|reg_file|rd_data1~25_combout ),
	.datad(\id_stage|reg_file|rd_data1~382_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~383_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~383 .lut_mask = 16'h8F88;
defparam \id_stage|reg_file|rd_data1~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y10_N15
dffeas \id_stage|reg_file|rd_data1[17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data1~383_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1[17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N4
cycloneive_lcell_comb \id_ex_buffer|EX_rs1~17 (
// Equation(s):
// \id_ex_buffer|EX_rs1~17_combout  = (\id_stage|reg_file|rd_data1 [17] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\id_stage|reg_file|rd_data1 [17]),
	.datab(\rst~input_o ),
	.datac(\id_stage|SDU|id_ex_flush~7_combout ),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs1~17_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1~17 .lut_mask = 16'h80A0;
defparam \id_ex_buffer|EX_rs1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y8_N5
dffeas \id_ex_buffer|EX_rs1[17] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs1~17_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1[17] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N8
cycloneive_lcell_comb \ex_stage|alu_oper1|out[17]~35 (
// Equation(s):
// \ex_stage|alu_oper1|out[17]~35_combout  = (\ex_stage|alu_oper1|sel1|out[21]~8_combout  & ((\FA|forwardA~7_combout  & ((\id_ex_buffer|EX_rs1 [17]))) # (!\FA|forwardA~7_combout  & (\wb_stage|wdata_to_reg_file[17]~17_combout ))))

	.dataa(\wb_stage|wdata_to_reg_file[17]~17_combout ),
	.datab(\id_ex_buffer|EX_rs1 [17]),
	.datac(\ex_stage|alu_oper1|sel1|out[21]~8_combout ),
	.datad(\FA|forwardA~7_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out[17]~35_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[17]~35 .lut_mask = 16'hC0A0;
defparam \ex_stage|alu_oper1|out[17]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N16
cycloneive_lcell_comb \ex_stage|alu_oper1|out[17] (
// Equation(s):
// \ex_stage|alu_oper1|out [17] = (\ex_stage|alu_oper1|out~34_combout ) # ((\ex_stage|alu_oper1|out[17]~35_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [17] & !\ex_stage|alu_oper1|sel1|out[21]~9_combout )))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [17]),
	.datab(\ex_stage|alu_oper1|out~34_combout ),
	.datac(\ex_stage|alu_oper1|out[17]~35_combout ),
	.datad(\ex_stage|alu_oper1|sel1|out[21]~9_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out [17]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[17] .lut_mask = 16'hFCFE;
defparam \ex_stage|alu_oper1|out[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y12_N22
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~56 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~56_combout  = (\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper1|out [15])) # (!\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out [17])))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper1|out [15]),
	.datac(\ex_stage|alu_oper2|out~35_combout ),
	.datad(\ex_stage|alu_oper1|out [17]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~56_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~56 .lut_mask = 16'hCFC0;
defparam \ex_stage|alu|ShiftRight0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y12_N18
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~45 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~45_combout  = (\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out [14]))) # (!\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper1|out [16]))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper1|out [16]),
	.datac(\ex_stage|alu_oper2|out~35_combout ),
	.datad(\ex_stage|alu_oper1|out [14]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~45_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~45 .lut_mask = 16'hFC0C;
defparam \ex_stage|alu|ShiftRight0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y12_N26
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~57 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~57_combout  = (\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu|ShiftRight0~56_combout )) # (!\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu|ShiftRight0~45_combout )))

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftRight0~56_combout ),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(\ex_stage|alu|ShiftRight0~45_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~57_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~57 .lut_mask = 16'hCFC0;
defparam \ex_stage|alu|ShiftRight0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y12_N22
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~89 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~89_combout  = (\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftRight0~57_combout ))) # (!\ex_stage|alu_oper2|out~41_combout  & (\ex_stage|alu|ShiftRight0~62_combout ))

	.dataa(\ex_stage|alu|ShiftRight0~62_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|ShiftRight0~57_combout ),
	.datad(\ex_stage|alu_oper2|out~41_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~89_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~89 .lut_mask = 16'hF0AA;
defparam \ex_stage|alu|ShiftRight0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y12_N4
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~55 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~55_combout  = (\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu|ShiftRight0~54_combout ))) # (!\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu|ShiftRight0~122_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftRight0~122_combout ),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(\ex_stage|alu|ShiftRight0~54_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~55_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~55 .lut_mask = 16'hFC0C;
defparam \ex_stage|alu|ShiftRight0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y12_N28
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~88 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~88_combout  = (\ex_stage|alu_oper2|out~41_combout  & (\ex_stage|alu|ShiftRight0~52_combout )) # (!\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftRight0~55_combout )))

	.dataa(\ex_stage|alu|ShiftRight0~52_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu_oper2|out~41_combout ),
	.datad(\ex_stage|alu|ShiftRight0~55_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~88_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~88 .lut_mask = 16'hAFA0;
defparam \ex_stage|alu|ShiftRight0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y9_N12
cycloneive_lcell_comb \ex_stage|alu|Mux10~2 (
// Equation(s):
// \ex_stage|alu|Mux10~2_combout  = ((\ex_stage|alu_oper2|out~47_combout  & !\ex_stage|alu|ShiftLeft0~37_combout )) # (!\ex_stage|alu_oper|ALU_OP [0])

	.dataa(\ex_stage|alu_oper|ALU_OP [0]),
	.datab(gnd),
	.datac(\ex_stage|alu_oper2|out~47_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~37_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux10~2 .lut_mask = 16'h55F5;
defparam \ex_stage|alu|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N16
cycloneive_lcell_comb \ex_stage|alu|Mux10~3 (
// Equation(s):
// \ex_stage|alu|Mux10~3_combout  = (\ex_stage|alu_oper|ALU_OP [0] & ((\ex_stage|alu_oper2|out~38_combout ) # (!\ex_stage|alu|Mux4~1_combout )))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper2|out~38_combout ),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\ex_stage|alu|Mux4~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux10~3 .lut_mask = 16'hC0F0;
defparam \ex_stage|alu|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y10_N12
cycloneive_lcell_comb \ex_stage|alu|Mux12~2 (
// Equation(s):
// \ex_stage|alu|Mux12~2_combout  = (\ex_stage|alu|Mux4~1_combout  & \ex_stage|alu|ShiftLeft0~75_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu|Mux4~1_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~75_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux12~2 .lut_mask = 16'hF000;
defparam \ex_stage|alu|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y10_N10
cycloneive_lcell_comb \ex_stage|alu|Mux12~3 (
// Equation(s):
// \ex_stage|alu|Mux12~3_combout  = (\ex_stage|alu|Mux10~2_combout  & ((\ex_stage|alu|Mux10~3_combout  & (\ex_stage|alu|ShiftRight0~90_combout )) # (!\ex_stage|alu|Mux10~3_combout  & ((\ex_stage|alu|Mux12~2_combout ))))) # (!\ex_stage|alu|Mux10~2_combout  & 
// (((!\ex_stage|alu|Mux10~3_combout ))))

	.dataa(\ex_stage|alu|Mux10~2_combout ),
	.datab(\ex_stage|alu|ShiftRight0~90_combout ),
	.datac(\ex_stage|alu|Mux10~3_combout ),
	.datad(\ex_stage|alu|Mux12~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux12~3 .lut_mask = 16'h8F85;
defparam \ex_stage|alu|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y10_N2
cycloneive_lcell_comb \ex_stage|alu|Mux12~4 (
// Equation(s):
// \ex_stage|alu|Mux12~4_combout  = (\ex_stage|alu|Mux10~1_combout  & (((\ex_stage|alu|Mux12~3_combout )))) # (!\ex_stage|alu|Mux10~1_combout  & ((\ex_stage|alu|Mux12~3_combout  & (\ex_stage|alu|ShiftRight0~89_combout )) # (!\ex_stage|alu|Mux12~3_combout  & 
// ((\ex_stage|alu|ShiftRight0~88_combout )))))

	.dataa(\ex_stage|alu|Mux10~1_combout ),
	.datab(\ex_stage|alu|ShiftRight0~89_combout ),
	.datac(\ex_stage|alu|ShiftRight0~88_combout ),
	.datad(\ex_stage|alu|Mux12~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux12~4 .lut_mask = 16'hEE50;
defparam \ex_stage|alu|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N24
cycloneive_lcell_comb \ex_stage|alu|Add0~2 (
// Equation(s):
// \ex_stage|alu|Add0~2_combout  = \ex_stage|alu_oper2|out~24_combout  $ (\ex_stage|alu_oper|ALU_OP [0])

	.dataa(gnd),
	.datab(\ex_stage|alu_oper2|out~24_combout ),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~2 .lut_mask = 16'h3C3C;
defparam \ex_stage|alu|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y7_N6
cycloneive_lcell_comb \ex_stage|alu_oper1|out[9] (
// Equation(s):
// \ex_stage|alu_oper1|out [9] = (\ex_stage|alu_oper1|out[9]~13_combout ) # (\ex_stage|alu_oper1|out[9]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper1|out[9]~13_combout ),
	.datad(\ex_stage|alu_oper1|out[9]~12_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out [9]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[9] .lut_mask = 16'hFFF0;
defparam \ex_stage|alu_oper1|out[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N22
cycloneive_lcell_comb \ex_stage|alu|Add0~3 (
// Equation(s):
// \ex_stage|alu|Add0~3_combout  = \ex_stage|alu_oper|ALU_OP [0] $ (\ex_stage|alu_oper2|out~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\ex_stage|alu_oper2|out~16_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~3 .lut_mask = 16'h0FF0;
defparam \ex_stage|alu|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N6
cycloneive_lcell_comb \ex_stage|alu|Add0~5 (
// Equation(s):
// \ex_stage|alu|Add0~5_combout  = \ex_stage|alu_oper|ALU_OP [0] $ (\ex_stage|alu_oper2|out~27_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\ex_stage|alu_oper2|out~27_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~5 .lut_mask = 16'h0FF0;
defparam \ex_stage|alu|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y9_N0
cycloneive_lcell_comb \ex_stage|alu|Add0~6 (
// Equation(s):
// \ex_stage|alu|Add0~6_combout  = \ex_stage|alu_oper|ALU_OP [0] $ (\ex_stage|alu_oper2|out~11_combout )

	.dataa(gnd),
	.datab(\ex_stage|alu_oper|ALU_OP [0]),
	.datac(gnd),
	.datad(\ex_stage|alu_oper2|out~11_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~6 .lut_mask = 16'h33CC;
defparam \ex_stage|alu|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y9_N12
cycloneive_lcell_comb \ex_stage|alu|Add0~7 (
// Equation(s):
// \ex_stage|alu|Add0~7_combout  = \ex_stage|alu_oper|ALU_OP [0] $ (\ex_stage|alu_oper2|out~44_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\ex_stage|alu_oper2|out~44_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~7 .lut_mask = 16'h0FF0;
defparam \ex_stage|alu|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y9_N28
cycloneive_lcell_comb \ex_stage|alu|Add0~25 (
// Equation(s):
// \ex_stage|alu|Add0~25_combout  = ((\ex_stage|alu|Add0~7_combout  $ (\ex_stage|alu_oper1|out [5] $ (!\ex_stage|alu|Add0~24 )))) # (GND)
// \ex_stage|alu|Add0~26  = CARRY((\ex_stage|alu|Add0~7_combout  & ((\ex_stage|alu_oper1|out [5]) # (!\ex_stage|alu|Add0~24 ))) # (!\ex_stage|alu|Add0~7_combout  & (\ex_stage|alu_oper1|out [5] & !\ex_stage|alu|Add0~24 )))

	.dataa(\ex_stage|alu|Add0~7_combout ),
	.datab(\ex_stage|alu_oper1|out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~24 ),
	.combout(\ex_stage|alu|Add0~25_combout ),
	.cout(\ex_stage|alu|Add0~26 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~25 .lut_mask = 16'h698E;
defparam \ex_stage|alu|Add0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y9_N30
cycloneive_lcell_comb \ex_stage|alu|Add0~27 (
// Equation(s):
// \ex_stage|alu|Add0~27_combout  = (\ex_stage|alu_oper1|out [6] & ((\ex_stage|alu|Add0~6_combout  & (\ex_stage|alu|Add0~26  & VCC)) # (!\ex_stage|alu|Add0~6_combout  & (!\ex_stage|alu|Add0~26 )))) # (!\ex_stage|alu_oper1|out [6] & 
// ((\ex_stage|alu|Add0~6_combout  & (!\ex_stage|alu|Add0~26 )) # (!\ex_stage|alu|Add0~6_combout  & ((\ex_stage|alu|Add0~26 ) # (GND)))))
// \ex_stage|alu|Add0~28  = CARRY((\ex_stage|alu_oper1|out [6] & (!\ex_stage|alu|Add0~6_combout  & !\ex_stage|alu|Add0~26 )) # (!\ex_stage|alu_oper1|out [6] & ((!\ex_stage|alu|Add0~26 ) # (!\ex_stage|alu|Add0~6_combout ))))

	.dataa(\ex_stage|alu_oper1|out [6]),
	.datab(\ex_stage|alu|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~26 ),
	.combout(\ex_stage|alu|Add0~27_combout ),
	.cout(\ex_stage|alu|Add0~28 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~27 .lut_mask = 16'h9617;
defparam \ex_stage|alu|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y8_N0
cycloneive_lcell_comb \ex_stage|alu|Add0~29 (
// Equation(s):
// \ex_stage|alu|Add0~29_combout  = ((\ex_stage|alu_oper1|out [7] $ (\ex_stage|alu|Add0~5_combout  $ (!\ex_stage|alu|Add0~28 )))) # (GND)
// \ex_stage|alu|Add0~30  = CARRY((\ex_stage|alu_oper1|out [7] & ((\ex_stage|alu|Add0~5_combout ) # (!\ex_stage|alu|Add0~28 ))) # (!\ex_stage|alu_oper1|out [7] & (\ex_stage|alu|Add0~5_combout  & !\ex_stage|alu|Add0~28 )))

	.dataa(\ex_stage|alu_oper1|out [7]),
	.datab(\ex_stage|alu|Add0~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~28 ),
	.combout(\ex_stage|alu|Add0~29_combout ),
	.cout(\ex_stage|alu|Add0~30 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~29 .lut_mask = 16'h698E;
defparam \ex_stage|alu|Add0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y8_N2
cycloneive_lcell_comb \ex_stage|alu|Add0~31 (
// Equation(s):
// \ex_stage|alu|Add0~31_combout  = (\ex_stage|alu|Add0~4_combout  & ((\ex_stage|alu_oper1|out [8] & (\ex_stage|alu|Add0~30  & VCC)) # (!\ex_stage|alu_oper1|out [8] & (!\ex_stage|alu|Add0~30 )))) # (!\ex_stage|alu|Add0~4_combout  & ((\ex_stage|alu_oper1|out 
// [8] & (!\ex_stage|alu|Add0~30 )) # (!\ex_stage|alu_oper1|out [8] & ((\ex_stage|alu|Add0~30 ) # (GND)))))
// \ex_stage|alu|Add0~32  = CARRY((\ex_stage|alu|Add0~4_combout  & (!\ex_stage|alu_oper1|out [8] & !\ex_stage|alu|Add0~30 )) # (!\ex_stage|alu|Add0~4_combout  & ((!\ex_stage|alu|Add0~30 ) # (!\ex_stage|alu_oper1|out [8]))))

	.dataa(\ex_stage|alu|Add0~4_combout ),
	.datab(\ex_stage|alu_oper1|out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~30 ),
	.combout(\ex_stage|alu|Add0~31_combout ),
	.cout(\ex_stage|alu|Add0~32 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~31 .lut_mask = 16'h9617;
defparam \ex_stage|alu|Add0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y8_N4
cycloneive_lcell_comb \ex_stage|alu|Add0~33 (
// Equation(s):
// \ex_stage|alu|Add0~33_combout  = ((\ex_stage|alu_oper1|out [9] $ (\ex_stage|alu|Add0~3_combout  $ (!\ex_stage|alu|Add0~32 )))) # (GND)
// \ex_stage|alu|Add0~34  = CARRY((\ex_stage|alu_oper1|out [9] & ((\ex_stage|alu|Add0~3_combout ) # (!\ex_stage|alu|Add0~32 ))) # (!\ex_stage|alu_oper1|out [9] & (\ex_stage|alu|Add0~3_combout  & !\ex_stage|alu|Add0~32 )))

	.dataa(\ex_stage|alu_oper1|out [9]),
	.datab(\ex_stage|alu|Add0~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~32 ),
	.combout(\ex_stage|alu|Add0~33_combout ),
	.cout(\ex_stage|alu|Add0~34 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~33 .lut_mask = 16'h698E;
defparam \ex_stage|alu|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y8_N6
cycloneive_lcell_comb \ex_stage|alu|Add0~35 (
// Equation(s):
// \ex_stage|alu|Add0~35_combout  = (\ex_stage|alu_oper1|out [10] & ((\ex_stage|alu|Add0~2_combout  & (\ex_stage|alu|Add0~34  & VCC)) # (!\ex_stage|alu|Add0~2_combout  & (!\ex_stage|alu|Add0~34 )))) # (!\ex_stage|alu_oper1|out [10] & 
// ((\ex_stage|alu|Add0~2_combout  & (!\ex_stage|alu|Add0~34 )) # (!\ex_stage|alu|Add0~2_combout  & ((\ex_stage|alu|Add0~34 ) # (GND)))))
// \ex_stage|alu|Add0~36  = CARRY((\ex_stage|alu_oper1|out [10] & (!\ex_stage|alu|Add0~2_combout  & !\ex_stage|alu|Add0~34 )) # (!\ex_stage|alu_oper1|out [10] & ((!\ex_stage|alu|Add0~34 ) # (!\ex_stage|alu|Add0~2_combout ))))

	.dataa(\ex_stage|alu_oper1|out [10]),
	.datab(\ex_stage|alu|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~34 ),
	.combout(\ex_stage|alu|Add0~35_combout ),
	.cout(\ex_stage|alu|Add0~36 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~35 .lut_mask = 16'h9617;
defparam \ex_stage|alu|Add0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y8_N6
cycloneive_lcell_comb \ex_stage|alu|Mux12~5 (
// Equation(s):
// \ex_stage|alu|Mux12~5_combout  = (\ex_stage|alu|Mux4~0_combout  & (\ex_stage|alu|Mux12~1_combout )) # (!\ex_stage|alu|Mux4~0_combout  & ((\ex_stage|alu|Mux12~1_combout  & (\ex_stage|alu|Mux12~4_combout )) # (!\ex_stage|alu|Mux12~1_combout  & 
// ((\ex_stage|alu|Add0~35_combout )))))

	.dataa(\ex_stage|alu|Mux4~0_combout ),
	.datab(\ex_stage|alu|Mux12~1_combout ),
	.datac(\ex_stage|alu|Mux12~4_combout ),
	.datad(\ex_stage|alu|Add0~35_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux12~5 .lut_mask = 16'hD9C8;
defparam \ex_stage|alu|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y8_N30
cycloneive_lcell_comb \ex_stage|alu|Mux12~0 (
// Equation(s):
// \ex_stage|alu|Mux12~0_combout  = (\ex_stage|alu_oper1|out [10] & ((\ex_stage|alu_oper|ALU_OP [0]) # (\ex_stage|alu_oper2|out~24_combout ))) # (!\ex_stage|alu_oper1|out [10] & (\ex_stage|alu_oper|ALU_OP [0] & \ex_stage|alu_oper2|out~24_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper1|out [10]),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\ex_stage|alu_oper2|out~24_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux12~0 .lut_mask = 16'hFCC0;
defparam \ex_stage|alu|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y8_N20
cycloneive_lcell_comb \ex_stage|alu|Mux12~6 (
// Equation(s):
// \ex_stage|alu|Mux12~6_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux4~2_combout  & ((\ex_stage|alu|Mux12~0_combout ))) # (!\ex_stage|alu|Mux4~2_combout  & (\ex_stage|alu|Mux12~5_combout ))))

	.dataa(\ex_stage|alu|Mux12~5_combout ),
	.datab(\ex_stage|alu_oper|ALU_OP [3]),
	.datac(\ex_stage|alu|Mux12~0_combout ),
	.datad(\ex_stage|alu|Mux4~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux12~6 .lut_mask = 16'h3022;
defparam \ex_stage|alu|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y8_N4
cycloneive_lcell_comb \ex_stage|alu|res[10] (
// Equation(s):
// \ex_stage|alu|res [10] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux12~6_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [10])))

	.dataa(gnd),
	.datab(\ex_stage|alu|Mux12~6_combout ),
	.datac(\ex_stage|alu|res [10]),
	.datad(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ex_stage|alu|res [10]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[10] .lut_mask = 16'hCCF0;
defparam \ex_stage|alu|res[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N28
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT~8 (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT~8_combout  = (\ex_stage|alu|res [10] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|res [10]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT~8_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT~8 .lut_mask = 16'hF050;
defparam \ex_mem_buffer|MEM_ALU_OUT~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y6_N29
dffeas \ex_mem_buffer|MEM_ALU_OUT[10] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_ALU_OUT~8_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[10] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~191 (
// Equation(s):
// \id_stage|reg_file|rd_data1~191_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|reg_file[14][10]~q ))) # (!\if_id_buffer|ID_rs1_ind [1] 
// & (\id_stage|reg_file|reg_file[12][10]~q ))))

	.dataa(\id_stage|reg_file|reg_file[12][10]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[14][10]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~191_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~191 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~192 (
// Equation(s):
// \id_stage|reg_file|rd_data1~192_combout  = (\id_stage|reg_file|rd_data1~191_combout  & (((\id_stage|reg_file|reg_file[15][10]~q ) # (!\if_id_buffer|ID_rs1_ind [0])))) # (!\id_stage|reg_file|rd_data1~191_combout  & (\id_stage|reg_file|reg_file[13][10]~q  & 
// (\if_id_buffer|ID_rs1_ind [0])))

	.dataa(\id_stage|reg_file|reg_file[13][10]~q ),
	.datab(\id_stage|reg_file|rd_data1~191_combout ),
	.datac(\if_id_buffer|ID_rs1_ind [0]),
	.datad(\id_stage|reg_file|reg_file[15][10]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~192_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~192 .lut_mask = 16'hEC2C;
defparam \id_stage|reg_file|rd_data1~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~174 (
// Equation(s):
// \id_stage|reg_file|rd_data1~174_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|reg_file[9][10]~q ) # (\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|reg_file[8][10]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[8][10]~q ),
	.datac(\id_stage|reg_file|reg_file[9][10]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~174_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~174 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~175 (
// Equation(s):
// \id_stage|reg_file|rd_data1~175_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~174_combout  & (\id_stage|reg_file|reg_file[11][10]~q )) # (!\id_stage|reg_file|rd_data1~174_combout  & ((\id_stage|reg_file|reg_file[10][10]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|rd_data1~174_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|rd_data1~174_combout ),
	.datac(\id_stage|reg_file|reg_file[11][10]~q ),
	.datad(\id_stage|reg_file|reg_file[10][10]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~175_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~175 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|rd_data1~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~186 (
// Equation(s):
// \id_stage|reg_file|rd_data1~186_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|reg_file[6][10]~q ))) # (!\if_id_buffer|ID_rs1_ind [1] 
// & (\id_stage|reg_file|reg_file[4][10]~q ))))

	.dataa(\id_stage|reg_file|reg_file[4][10]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[6][10]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~186_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~186 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~187 (
// Equation(s):
// \id_stage|reg_file|rd_data1~187_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~186_combout  & (\id_stage|reg_file|reg_file[7][10]~q )) # (!\id_stage|reg_file|rd_data1~186_combout  & ((\id_stage|reg_file|reg_file[5][10]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|rd_data1~186_combout ))))

	.dataa(\id_stage|reg_file|reg_file[7][10]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[5][10]~q ),
	.datad(\id_stage|reg_file|rd_data1~186_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~187_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~187 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~188 (
// Equation(s):
// \id_stage|reg_file|rd_data1~188_combout  = (\id_stage|reg_file|rd_data1[16]~14_combout  & (((\id_stage|reg_file|rd_data1[16]~17_combout )))) # (!\id_stage|reg_file|rd_data1[16]~14_combout  & ((\id_stage|reg_file|rd_data1[16]~17_combout  & 
// ((\id_stage|reg_file|rd_data1~187_combout ))) # (!\id_stage|reg_file|rd_data1[16]~17_combout  & (\id_stage|reg_file|reg_file[1][10]~q ))))

	.dataa(\id_stage|reg_file|reg_file[1][10]~q ),
	.datab(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.datac(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.datad(\id_stage|reg_file|rd_data1~187_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~188_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~188 .lut_mask = 16'hF2C2;
defparam \id_stage|reg_file|rd_data1~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~189 (
// Equation(s):
// \id_stage|reg_file|rd_data1~189_combout  = (\id_stage|reg_file|rd_data1[16]~14_combout  & ((\id_stage|reg_file|rd_data1~188_combout  & (\id_stage|reg_file|reg_file[3][10]~q )) # (!\id_stage|reg_file|rd_data1~188_combout  & 
// ((\id_stage|reg_file|reg_file[2][10]~q ))))) # (!\id_stage|reg_file|rd_data1[16]~14_combout  & (((\id_stage|reg_file|rd_data1~188_combout ))))

	.dataa(\id_stage|reg_file|reg_file[3][10]~q ),
	.datab(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.datac(\id_stage|reg_file|reg_file[2][10]~q ),
	.datad(\id_stage|reg_file|rd_data1~188_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~189_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~189 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y5_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~183 (
// Equation(s):
// \id_stage|reg_file|rd_data1~183_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[23][10]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[19][10]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[19][10]~q ),
	.datac(\id_stage|reg_file|reg_file[23][10]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~183_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~183 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y5_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~184 (
// Equation(s):
// \id_stage|reg_file|rd_data1~184_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|rd_data1~183_combout  & (\id_stage|reg_file|reg_file[31][10]~q )) # (!\id_stage|reg_file|rd_data1~183_combout  & ((\id_stage|reg_file|reg_file[27][10]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|rd_data1~183_combout ))))

	.dataa(\id_stage|reg_file|reg_file[31][10]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[27][10]~q ),
	.datad(\id_stage|reg_file|rd_data1~183_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~184_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~184 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y11_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~176 (
// Equation(s):
// \id_stage|reg_file|rd_data1~176_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[25][10]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[17][10]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[17][10]~q ),
	.datac(\id_stage|reg_file|reg_file[25][10]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~176_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~176 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~177 (
// Equation(s):
// \id_stage|reg_file|rd_data1~177_combout  = (\id_stage|reg_file|rd_data1~176_combout  & ((\id_stage|reg_file|reg_file[29][10]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|rd_data1~176_combout  & (((\id_stage|reg_file|reg_file[21][10]~q  
// & \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[29][10]~q ),
	.datab(\id_stage|reg_file|rd_data1~176_combout ),
	.datac(\id_stage|reg_file|reg_file[21][10]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~177_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~177 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|rd_data1~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y8_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~178 (
// Equation(s):
// \id_stage|reg_file|rd_data1~178_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[22][10]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[18][10]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[18][10]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[22][10]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~178_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~178 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~179 (
// Equation(s):
// \id_stage|reg_file|rd_data1~179_combout  = (\id_stage|reg_file|rd_data1~178_combout  & ((\id_stage|reg_file|reg_file[30][10]~q ) # ((!\if_id_buffer|ID_rs1_ind [3])))) # (!\id_stage|reg_file|rd_data1~178_combout  & (((\id_stage|reg_file|reg_file[26][10]~q  
// & \if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[30][10]~q ),
	.datab(\id_stage|reg_file|rd_data1~178_combout ),
	.datac(\id_stage|reg_file|reg_file[26][10]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~179_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~179 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|rd_data1~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y5_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~180 (
// Equation(s):
// \id_stage|reg_file|rd_data1~180_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[24][10]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[16][10]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[16][10]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[24][10]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~180_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~180 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y5_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~181 (
// Equation(s):
// \id_stage|reg_file|rd_data1~181_combout  = (\id_stage|reg_file|rd_data1~180_combout  & ((\id_stage|reg_file|reg_file[28][10]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|rd_data1~180_combout  & (((\id_stage|reg_file|reg_file[20][10]~q  
// & \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|rd_data1~180_combout ),
	.datab(\id_stage|reg_file|reg_file[28][10]~q ),
	.datac(\id_stage|reg_file|reg_file[20][10]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~181_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~181 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|rd_data1~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~182 (
// Equation(s):
// \id_stage|reg_file|rd_data1~182_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0]) # ((\id_stage|reg_file|rd_data1~179_combout )))) # (!\if_id_buffer|ID_rs1_ind [1] & (!\if_id_buffer|ID_rs1_ind [0] & 
// ((\id_stage|reg_file|rd_data1~181_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|rd_data1~179_combout ),
	.datad(\id_stage|reg_file|rd_data1~181_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~182_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~182 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|rd_data1~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~185 (
// Equation(s):
// \id_stage|reg_file|rd_data1~185_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~182_combout  & (\id_stage|reg_file|rd_data1~184_combout )) # (!\id_stage|reg_file|rd_data1~182_combout  & ((\id_stage|reg_file|rd_data1~177_combout 
// ))))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|rd_data1~182_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~184_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|rd_data1~177_combout ),
	.datad(\id_stage|reg_file|rd_data1~182_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~185_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~185 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~190 (
// Equation(s):
// \id_stage|reg_file|rd_data1~190_combout  = (\id_stage|reg_file|rd_data1[16]~13_combout  & (((\id_stage|reg_file|rd_data1[16]~2_combout ) # (\id_stage|reg_file|rd_data1~185_combout )))) # (!\id_stage|reg_file|rd_data1[16]~13_combout  & 
// (\id_stage|reg_file|rd_data1~189_combout  & (!\id_stage|reg_file|rd_data1[16]~2_combout )))

	.dataa(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.datab(\id_stage|reg_file|rd_data1~189_combout ),
	.datac(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datad(\id_stage|reg_file|rd_data1~185_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~190_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~190 .lut_mask = 16'hAEA4;
defparam \id_stage|reg_file|rd_data1~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~193 (
// Equation(s):
// \id_stage|reg_file|rd_data1~193_combout  = (\id_stage|reg_file|rd_data1[16]~2_combout  & ((\id_stage|reg_file|rd_data1~190_combout  & (\id_stage|reg_file|rd_data1~192_combout )) # (!\id_stage|reg_file|rd_data1~190_combout  & 
// ((\id_stage|reg_file|rd_data1~175_combout ))))) # (!\id_stage|reg_file|rd_data1[16]~2_combout  & (((\id_stage|reg_file|rd_data1~190_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~192_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datac(\id_stage|reg_file|rd_data1~175_combout ),
	.datad(\id_stage|reg_file|rd_data1~190_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~193_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~193 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~194 (
// Equation(s):
// \id_stage|reg_file|rd_data1~194_combout  = (\id_stage|reg_file|always1~2_combout  & ((\wb_stage|wdata_to_reg_file[10]~8_combout ) # ((\id_stage|reg_file|rd_data1~193_combout  & !\id_stage|reg_file|rd_data1~25_combout )))) # 
// (!\id_stage|reg_file|always1~2_combout  & (((\id_stage|reg_file|rd_data1~193_combout  & !\id_stage|reg_file|rd_data1~25_combout ))))

	.dataa(\id_stage|reg_file|always1~2_combout ),
	.datab(\wb_stage|wdata_to_reg_file[10]~8_combout ),
	.datac(\id_stage|reg_file|rd_data1~193_combout ),
	.datad(\id_stage|reg_file|rd_data1~25_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~194_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~194 .lut_mask = 16'h88F8;
defparam \id_stage|reg_file|rd_data1~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y4_N29
dffeas \id_stage|reg_file|rd_data1[10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data1~194_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1[10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N2
cycloneive_lcell_comb \id_ex_buffer|EX_rs1~8 (
// Equation(s):
// \id_ex_buffer|EX_rs1~8_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\id_stage|reg_file|rd_data1 [10] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\rst~input_o ),
	.datab(\id_stage|SDU|id_ex_flush~7_combout ),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\id_stage|reg_file|rd_data1 [10]),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs1~8_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1~8 .lut_mask = 16'h8C00;
defparam \id_ex_buffer|EX_rs1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y4_N3
dffeas \id_ex_buffer|EX_rs1[10] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs1~8_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1[10] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N22
cycloneive_lcell_comb \ex_stage|alu_oper1|out[10]~17 (
// Equation(s):
// \ex_stage|alu_oper1|out[10]~17_combout  = (\ex_stage|alu_oper1|sel1|out[21]~8_combout  & ((\FA|forwardA~7_combout  & ((\id_ex_buffer|EX_rs1 [10]))) # (!\FA|forwardA~7_combout  & (\wb_stage|wdata_to_reg_file[10]~8_combout ))))

	.dataa(\wb_stage|wdata_to_reg_file[10]~8_combout ),
	.datab(\id_ex_buffer|EX_rs1 [10]),
	.datac(\ex_stage|alu_oper1|sel1|out[21]~8_combout ),
	.datad(\FA|forwardA~7_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out[10]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[10]~17 .lut_mask = 16'hC0A0;
defparam \ex_stage|alu_oper1|out[10]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N14
cycloneive_lcell_comb \ex_stage|alu_oper1|out[10] (
// Equation(s):
// \ex_stage|alu_oper1|out [10] = (\ex_stage|alu_oper1|out~16_combout ) # ((\ex_stage|alu_oper1|out[10]~17_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [10] & !\ex_stage|alu_oper1|sel1|out[21]~9_combout )))

	.dataa(\ex_stage|alu_oper1|out~16_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [10]),
	.datac(\ex_stage|alu_oper1|out[10]~17_combout ),
	.datad(\ex_stage|alu_oper1|sel1|out[21]~9_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out [10]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[10] .lut_mask = 16'hFAFE;
defparam \ex_stage|alu_oper1|out[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y8_N8
cycloneive_lcell_comb \ex_stage|alu|Add0~37 (
// Equation(s):
// \ex_stage|alu|Add0~37_combout  = ((\ex_stage|alu_oper1|out [11] $ (\ex_stage|alu|Add0~1_combout  $ (!\ex_stage|alu|Add0~36 )))) # (GND)
// \ex_stage|alu|Add0~38  = CARRY((\ex_stage|alu_oper1|out [11] & ((\ex_stage|alu|Add0~1_combout ) # (!\ex_stage|alu|Add0~36 ))) # (!\ex_stage|alu_oper1|out [11] & (\ex_stage|alu|Add0~1_combout  & !\ex_stage|alu|Add0~36 )))

	.dataa(\ex_stage|alu_oper1|out [11]),
	.datab(\ex_stage|alu|Add0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~36 ),
	.combout(\ex_stage|alu|Add0~37_combout ),
	.cout(\ex_stage|alu|Add0~38 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~37 .lut_mask = 16'h698E;
defparam \ex_stage|alu|Add0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y8_N10
cycloneive_lcell_comb \ex_stage|alu|Add0~39 (
// Equation(s):
// \ex_stage|alu|Add0~39_combout  = (\ex_stage|alu_oper1|out [12] & ((\ex_stage|alu|Add0~0_combout  & (\ex_stage|alu|Add0~38  & VCC)) # (!\ex_stage|alu|Add0~0_combout  & (!\ex_stage|alu|Add0~38 )))) # (!\ex_stage|alu_oper1|out [12] & 
// ((\ex_stage|alu|Add0~0_combout  & (!\ex_stage|alu|Add0~38 )) # (!\ex_stage|alu|Add0~0_combout  & ((\ex_stage|alu|Add0~38 ) # (GND)))))
// \ex_stage|alu|Add0~40  = CARRY((\ex_stage|alu_oper1|out [12] & (!\ex_stage|alu|Add0~0_combout  & !\ex_stage|alu|Add0~38 )) # (!\ex_stage|alu_oper1|out [12] & ((!\ex_stage|alu|Add0~38 ) # (!\ex_stage|alu|Add0~0_combout ))))

	.dataa(\ex_stage|alu_oper1|out [12]),
	.datab(\ex_stage|alu|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~38 ),
	.combout(\ex_stage|alu|Add0~39_combout ),
	.cout(\ex_stage|alu|Add0~40 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~39 .lut_mask = 16'h9617;
defparam \ex_stage|alu|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y8_N12
cycloneive_lcell_comb \ex_stage|alu|Add0~42 (
// Equation(s):
// \ex_stage|alu|Add0~42_combout  = ((\ex_stage|alu_oper1|out [13] $ (\ex_stage|alu|Add0~41_combout  $ (!\ex_stage|alu|Add0~40 )))) # (GND)
// \ex_stage|alu|Add0~43  = CARRY((\ex_stage|alu_oper1|out [13] & ((\ex_stage|alu|Add0~41_combout ) # (!\ex_stage|alu|Add0~40 ))) # (!\ex_stage|alu_oper1|out [13] & (\ex_stage|alu|Add0~41_combout  & !\ex_stage|alu|Add0~40 )))

	.dataa(\ex_stage|alu_oper1|out [13]),
	.datab(\ex_stage|alu|Add0~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~40 ),
	.combout(\ex_stage|alu|Add0~42_combout ),
	.cout(\ex_stage|alu|Add0~43 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~42 .lut_mask = 16'h698E;
defparam \ex_stage|alu|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y8_N14
cycloneive_lcell_comb \ex_stage|alu|Add0~45 (
// Equation(s):
// \ex_stage|alu|Add0~45_combout  = (\ex_stage|alu|Add0~44_combout  & ((\ex_stage|alu_oper1|out [14] & (\ex_stage|alu|Add0~43  & VCC)) # (!\ex_stage|alu_oper1|out [14] & (!\ex_stage|alu|Add0~43 )))) # (!\ex_stage|alu|Add0~44_combout  & 
// ((\ex_stage|alu_oper1|out [14] & (!\ex_stage|alu|Add0~43 )) # (!\ex_stage|alu_oper1|out [14] & ((\ex_stage|alu|Add0~43 ) # (GND)))))
// \ex_stage|alu|Add0~46  = CARRY((\ex_stage|alu|Add0~44_combout  & (!\ex_stage|alu_oper1|out [14] & !\ex_stage|alu|Add0~43 )) # (!\ex_stage|alu|Add0~44_combout  & ((!\ex_stage|alu|Add0~43 ) # (!\ex_stage|alu_oper1|out [14]))))

	.dataa(\ex_stage|alu|Add0~44_combout ),
	.datab(\ex_stage|alu_oper1|out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~43 ),
	.combout(\ex_stage|alu|Add0~45_combout ),
	.cout(\ex_stage|alu|Add0~46 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~45 .lut_mask = 16'h9617;
defparam \ex_stage|alu|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y12_N22
cycloneive_lcell_comb \ex_stage|alu|Mux17~4 (
// Equation(s):
// \ex_stage|alu|Mux17~4_combout  = (\ex_stage|alu|Mux10~0_combout  & (((\ex_stage|alu|Mux4~0_combout )))) # (!\ex_stage|alu|Mux10~0_combout  & ((\ex_stage|alu|Mux4~0_combout  & (\ex_stage|Equal2~4_combout )) # (!\ex_stage|alu|Mux4~0_combout  & 
// ((\ex_stage|alu|Add0~48_combout )))))

	.dataa(\ex_stage|Equal2~4_combout ),
	.datab(\ex_stage|alu|Mux10~0_combout ),
	.datac(\ex_stage|alu|Mux4~0_combout ),
	.datad(\ex_stage|alu|Add0~48_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux17~4 .lut_mask = 16'hE3E0;
defparam \ex_stage|alu|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y10_N24
cycloneive_lcell_comb \ex_stage|alu|Mux17~1 (
// Equation(s):
// \ex_stage|alu|Mux17~1_combout  = (\ex_stage|alu|Mux4~1_combout  & ((\ex_stage|alu_oper2|out~38_combout  & (\ex_stage|alu|ShiftLeft0~60_combout )) # (!\ex_stage|alu_oper2|out~38_combout  & ((\ex_stage|alu|ShiftLeft0~64_combout )))))

	.dataa(\ex_stage|alu|Mux4~1_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~60_combout ),
	.datac(\ex_stage|alu_oper2|out~38_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~64_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux17~1 .lut_mask = 16'h8A80;
defparam \ex_stage|alu|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y10_N14
cycloneive_lcell_comb \ex_stage|alu|Mux17~2 (
// Equation(s):
// \ex_stage|alu|Mux17~2_combout  = (\ex_stage|alu|Mux10~3_combout  & (\ex_stage|alu|ShiftRight0~73_combout  & (\ex_stage|alu|Mux10~2_combout ))) # (!\ex_stage|alu|Mux10~3_combout  & (((\ex_stage|alu|Mux17~1_combout ) # (!\ex_stage|alu|Mux10~2_combout ))))

	.dataa(\ex_stage|alu|Mux10~3_combout ),
	.datab(\ex_stage|alu|ShiftRight0~73_combout ),
	.datac(\ex_stage|alu|Mux10~2_combout ),
	.datad(\ex_stage|alu|Mux17~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux17~2 .lut_mask = 16'hD585;
defparam \ex_stage|alu|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y12_N18
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~71 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~71_combout  = (\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu|ShiftRight0~30_combout ))) # (!\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu|ShiftRight0~56_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftRight0~56_combout ),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(\ex_stage|alu|ShiftRight0~30_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~71_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~71 .lut_mask = 16'hFC0C;
defparam \ex_stage|alu|ShiftRight0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y12_N12
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~72 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~72_combout  = (\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftRight0~70_combout ))) # (!\ex_stage|alu_oper2|out~41_combout  & (\ex_stage|alu|ShiftRight0~71_combout ))

	.dataa(\ex_stage|alu_oper2|out~41_combout ),
	.datab(\ex_stage|alu|ShiftRight0~71_combout ),
	.datac(gnd),
	.datad(\ex_stage|alu|ShiftRight0~70_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~72_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~72 .lut_mask = 16'hEE44;
defparam \ex_stage|alu|ShiftRight0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y12_N12
cycloneive_lcell_comb \ex_stage|alu|Mux17~3 (
// Equation(s):
// \ex_stage|alu|Mux17~3_combout  = (\ex_stage|alu|Mux10~1_combout  & (\ex_stage|alu|Mux17~2_combout )) # (!\ex_stage|alu|Mux10~1_combout  & ((\ex_stage|alu|Mux17~2_combout  & ((\ex_stage|alu|ShiftRight0~72_combout ))) # (!\ex_stage|alu|Mux17~2_combout  & 
// (\ex_stage|alu|ShiftRight0~69_combout ))))

	.dataa(\ex_stage|alu|Mux10~1_combout ),
	.datab(\ex_stage|alu|Mux17~2_combout ),
	.datac(\ex_stage|alu|ShiftRight0~69_combout ),
	.datad(\ex_stage|alu|ShiftRight0~72_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux17~3 .lut_mask = 16'hDC98;
defparam \ex_stage|alu|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y12_N8
cycloneive_lcell_comb \ex_stage|alu|Mux17~5 (
// Equation(s):
// \ex_stage|alu|Mux17~5_combout  = (\ex_stage|alu|Mux10~0_combout  & ((\ex_stage|alu|Mux17~4_combout  & (!\ex_stage|alu|Mux17~0_combout )) # (!\ex_stage|alu|Mux17~4_combout  & ((\ex_stage|alu|Mux17~3_combout ))))) # (!\ex_stage|alu|Mux10~0_combout  & 
// (((\ex_stage|alu|Mux17~4_combout ))))

	.dataa(\ex_stage|alu|Mux17~0_combout ),
	.datab(\ex_stage|alu|Mux10~0_combout ),
	.datac(\ex_stage|alu|Mux17~4_combout ),
	.datad(\ex_stage|alu|Mux17~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux17~5 .lut_mask = 16'h7C70;
defparam \ex_stage|alu|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y12_N14
cycloneive_lcell_comb \ex_stage|alu|Mux17~6 (
// Equation(s):
// \ex_stage|alu|Mux17~6_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux4~2_combout  & ((\ex_stage|alu|Mux17~0_combout ))) # (!\ex_stage|alu|Mux4~2_combout  & (\ex_stage|alu|Mux17~5_combout ))))

	.dataa(\ex_stage|alu|Mux4~2_combout ),
	.datab(\ex_stage|alu|Mux17~5_combout ),
	.datac(\ex_stage|alu_oper|ALU_OP [3]),
	.datad(\ex_stage|alu|Mux17~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux17~6 .lut_mask = 16'h0E04;
defparam \ex_stage|alu|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y8_N10
cycloneive_lcell_comb \ex_stage|alu|res[15] (
// Equation(s):
// \ex_stage|alu|res [15] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|Mux17~6_combout ))) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|res [15]))

	.dataa(\ex_stage|alu|res [15]),
	.datab(gnd),
	.datac(\ex_stage|alu|Mux17~6_combout ),
	.datad(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ex_stage|alu|res [15]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[15] .lut_mask = 16'hF0AA;
defparam \ex_stage|alu|res[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N14
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT~4 (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT~4_combout  = (\ex_stage|alu|res [15] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\ex_stage|alu|res [15]),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT~4 .lut_mask = 16'hA0F0;
defparam \ex_mem_buffer|MEM_ALU_OUT~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y5_N15
dffeas \ex_mem_buffer|MEM_ALU_OUT[15] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_ALU_OUT~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[15] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N18
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~8 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~8_combout  = (\FB|forwardB~3_combout  & ((\FB|forwardB~7_combout  & (\id_ex_buffer|EX_rs2 [15])) # (!\FB|forwardB~7_combout  & ((\wb_stage|wdata_to_reg_file[15]~4_combout )))))

	.dataa(\FB|forwardB~3_combout ),
	.datab(\FB|forwardB~7_combout ),
	.datac(\id_ex_buffer|EX_rs2 [15]),
	.datad(\wb_stage|wdata_to_reg_file[15]~4_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~8_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~8 .lut_mask = 16'hA280;
defparam \ex_stage|store_rs2_mux|out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N4
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~9 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~9_combout  = (\ex_stage|store_rs2_mux|out~8_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [15] & !\FB|forwardB~3_combout ))

	.dataa(gnd),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [15]),
	.datac(\ex_stage|store_rs2_mux|out~8_combout ),
	.datad(\FB|forwardB~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~9_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~9 .lut_mask = 16'hF0FC;
defparam \ex_stage|store_rs2_mux|out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y5_N5
dffeas \ex_mem_buffer|MEM_rs2[15] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|store_rs2_mux|out~9_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\EDU|excep_flag~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[15] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N22
cycloneive_lcell_comb \mem_wb_buffer|WB_Data_mem_out~1 (
// Equation(s):
// \mem_wb_buffer|WB_Data_mem_out~1_combout  = (\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a13  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_Data_mem_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out~1 .lut_mask = 16'hAF00;
defparam \mem_wb_buffer|WB_Data_mem_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y5_N23
dffeas \mem_wb_buffer|WB_Data_mem_out[13] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_Data_mem_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_Data_mem_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out[13] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_Data_mem_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N14
cycloneive_lcell_comb \wb_stage|wdata_to_reg_file[13]~1 (
// Equation(s):
// \wb_stage|wdata_to_reg_file[13]~1_combout  = (\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_Data_mem_out [13]))) # (!\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_ALU_OUT [13]))

	.dataa(gnd),
	.datab(\mem_wb_buffer|WB_ALU_OUT [13]),
	.datac(\mem_wb_buffer|WB_Data_mem_out [13]),
	.datad(\mem_wb_buffer|WB_memread~q ),
	.cin(gnd),
	.combout(\wb_stage|wdata_to_reg_file[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|wdata_to_reg_file[13]~1 .lut_mask = 16'hF0CC;
defparam \wb_stage|wdata_to_reg_file[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y6_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~34 (
// Equation(s):
// \id_stage|reg_file|rd_data1~34_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[23][13]~q ))) # (!\if_id_buffer|ID_rs1_ind [2] 
// & (\id_stage|reg_file|reg_file[19][13]~q ))))

	.dataa(\id_stage|reg_file|reg_file[19][13]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[23][13]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~34_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~34 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y6_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~35 (
// Equation(s):
// \id_stage|reg_file|rd_data1~35_combout  = (\id_stage|reg_file|rd_data1~34_combout  & ((\id_stage|reg_file|reg_file[31][13]~q ) # ((!\if_id_buffer|ID_rs1_ind [3])))) # (!\id_stage|reg_file|rd_data1~34_combout  & (((\id_stage|reg_file|reg_file[27][13]~q  & 
// \if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[31][13]~q ),
	.datab(\id_stage|reg_file|rd_data1~34_combout ),
	.datac(\id_stage|reg_file|reg_file[27][13]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~35_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~35 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|rd_data1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~27 (
// Equation(s):
// \id_stage|reg_file|rd_data1~27_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[22][13]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[18][13]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[18][13]~q ),
	.datac(\id_stage|reg_file|reg_file[22][13]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~27_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~27 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~28 (
// Equation(s):
// \id_stage|reg_file|rd_data1~28_combout  = (\id_stage|reg_file|rd_data1~27_combout  & (((\id_stage|reg_file|reg_file[30][13]~q ) # (!\if_id_buffer|ID_rs1_ind [3])))) # (!\id_stage|reg_file|rd_data1~27_combout  & (\id_stage|reg_file|reg_file[26][13]~q  & 
// ((\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|rd_data1~27_combout ),
	.datab(\id_stage|reg_file|reg_file[26][13]~q ),
	.datac(\id_stage|reg_file|reg_file[30][13]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~28_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~28 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|rd_data1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y3_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~31 (
// Equation(s):
// \id_stage|reg_file|rd_data1~31_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[24][13]~q ))) # (!\if_id_buffer|ID_rs1_ind [3] 
// & (\id_stage|reg_file|reg_file[16][13]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[16][13]~q ),
	.datac(\id_stage|reg_file|reg_file[24][13]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~31_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~31 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y5_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~32 (
// Equation(s):
// \id_stage|reg_file|rd_data1~32_combout  = (\id_stage|reg_file|rd_data1~31_combout  & ((\id_stage|reg_file|reg_file[28][13]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|rd_data1~31_combout  & (((\id_stage|reg_file|reg_file[20][13]~q  & 
// \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[28][13]~q ),
	.datab(\id_stage|reg_file|rd_data1~31_combout ),
	.datac(\id_stage|reg_file|reg_file[20][13]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~32_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~32 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|rd_data1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y11_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~29 (
// Equation(s):
// \id_stage|reg_file|rd_data1~29_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[25][13]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[17][13]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[17][13]~q ),
	.datac(\id_stage|reg_file|reg_file[25][13]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~29_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~29 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y11_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~30 (
// Equation(s):
// \id_stage|reg_file|rd_data1~30_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|rd_data1~29_combout  & (\id_stage|reg_file|reg_file[29][13]~q )) # (!\id_stage|reg_file|rd_data1~29_combout  & ((\id_stage|reg_file|reg_file[21][13]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|rd_data1~29_combout ))))

	.dataa(\id_stage|reg_file|reg_file[29][13]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[21][13]~q ),
	.datad(\id_stage|reg_file|rd_data1~29_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~30_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~30 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~33 (
// Equation(s):
// \id_stage|reg_file|rd_data1~33_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1]) # ((\id_stage|reg_file|rd_data1~30_combout )))) # (!\if_id_buffer|ID_rs1_ind [0] & (!\if_id_buffer|ID_rs1_ind [1] & 
// (\id_stage|reg_file|rd_data1~32_combout )))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|rd_data1~32_combout ),
	.datad(\id_stage|reg_file|rd_data1~30_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~33_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~33 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|rd_data1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~36 (
// Equation(s):
// \id_stage|reg_file|rd_data1~36_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~33_combout  & (\id_stage|reg_file|rd_data1~35_combout )) # (!\id_stage|reg_file|rd_data1~33_combout  & ((\id_stage|reg_file|rd_data1~28_combout ))))) # 
// (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|rd_data1~33_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~35_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|rd_data1~28_combout ),
	.datad(\id_stage|reg_file|rd_data1~33_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~36_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~36 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y5_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~41 (
// Equation(s):
// \id_stage|reg_file|rd_data1~41_combout  = (\id_stage|reg_file|rd_data1[16]~17_combout  & (((\id_stage|reg_file|rd_data1[16]~14_combout )))) # (!\id_stage|reg_file|rd_data1[16]~17_combout  & ((\id_stage|reg_file|rd_data1[16]~14_combout  & 
// ((\id_stage|reg_file|reg_file[2][13]~q ))) # (!\id_stage|reg_file|rd_data1[16]~14_combout  & (\id_stage|reg_file|reg_file[1][13]~q ))))

	.dataa(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.datab(\id_stage|reg_file|reg_file[1][13]~q ),
	.datac(\id_stage|reg_file|reg_file[2][13]~q ),
	.datad(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~41_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~41 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~39 (
// Equation(s):
// \id_stage|reg_file|rd_data1~39_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[5][13]~q ))) # (!\if_id_buffer|ID_rs1_ind [0] & 
// (\id_stage|reg_file|reg_file[4][13]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[4][13]~q ),
	.datac(\id_stage|reg_file|reg_file[5][13]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~39_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~39 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~40 (
// Equation(s):
// \id_stage|reg_file|rd_data1~40_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~39_combout  & (\id_stage|reg_file|reg_file[7][13]~q )) # (!\id_stage|reg_file|rd_data1~39_combout  & ((\id_stage|reg_file|reg_file[6][13]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|rd_data1~39_combout ))))

	.dataa(\id_stage|reg_file|reg_file[7][13]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[6][13]~q ),
	.datad(\id_stage|reg_file|rd_data1~39_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~40_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~40 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~42 (
// Equation(s):
// \id_stage|reg_file|rd_data1~42_combout  = (\id_stage|reg_file|rd_data1~41_combout  & (((\id_stage|reg_file|reg_file[3][13]~q )) # (!\id_stage|reg_file|rd_data1[16]~17_combout ))) # (!\id_stage|reg_file|rd_data1~41_combout  & 
// (\id_stage|reg_file|rd_data1[16]~17_combout  & ((\id_stage|reg_file|rd_data1~40_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~41_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[3][13]~q ),
	.datad(\id_stage|reg_file|rd_data1~40_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~42_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~42 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|rd_data1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y8_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~37 (
// Equation(s):
// \id_stage|reg_file|rd_data1~37_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|reg_file[10][13]~q ) # (\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[8][13]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[8][13]~q ),
	.datac(\id_stage|reg_file|reg_file[10][13]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~37_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~37 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y8_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~38 (
// Equation(s):
// \id_stage|reg_file|rd_data1~38_combout  = (\id_stage|reg_file|rd_data1~37_combout  & (((\id_stage|reg_file|reg_file[11][13]~q )) # (!\if_id_buffer|ID_rs1_ind [0]))) # (!\id_stage|reg_file|rd_data1~37_combout  & (\if_id_buffer|ID_rs1_ind [0] & 
// (\id_stage|reg_file|reg_file[9][13]~q )))

	.dataa(\id_stage|reg_file|rd_data1~37_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[9][13]~q ),
	.datad(\id_stage|reg_file|reg_file[11][13]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~38_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~38 .lut_mask = 16'hEA62;
defparam \id_stage|reg_file|rd_data1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~43 (
// Equation(s):
// \id_stage|reg_file|rd_data1~43_combout  = (\id_stage|reg_file|rd_data1[16]~2_combout  & ((\id_stage|reg_file|rd_data1[16]~13_combout ) # ((\id_stage|reg_file|rd_data1~38_combout )))) # (!\id_stage|reg_file|rd_data1[16]~2_combout  & 
// (!\id_stage|reg_file|rd_data1[16]~13_combout  & (\id_stage|reg_file|rd_data1~42_combout )))

	.dataa(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.datac(\id_stage|reg_file|rd_data1~42_combout ),
	.datad(\id_stage|reg_file|rd_data1~38_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~43_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~43 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|rd_data1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~44 (
// Equation(s):
// \id_stage|reg_file|rd_data1~44_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[13][13]~q ))) # (!\if_id_buffer|ID_rs1_ind [0] 
// & (\id_stage|reg_file|reg_file[12][13]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[12][13]~q ),
	.datac(\id_stage|reg_file|reg_file[13][13]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~44_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~44 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y5_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~45 (
// Equation(s):
// \id_stage|reg_file|rd_data1~45_combout  = (\id_stage|reg_file|rd_data1~44_combout  & (((\id_stage|reg_file|reg_file[15][13]~q ) # (!\if_id_buffer|ID_rs1_ind [1])))) # (!\id_stage|reg_file|rd_data1~44_combout  & (\id_stage|reg_file|reg_file[14][13]~q  & 
// (\if_id_buffer|ID_rs1_ind [1])))

	.dataa(\id_stage|reg_file|rd_data1~44_combout ),
	.datab(\id_stage|reg_file|reg_file[14][13]~q ),
	.datac(\if_id_buffer|ID_rs1_ind [1]),
	.datad(\id_stage|reg_file|reg_file[15][13]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~45_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~45 .lut_mask = 16'hEA4A;
defparam \id_stage|reg_file|rd_data1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~46 (
// Equation(s):
// \id_stage|reg_file|rd_data1~46_combout  = (\id_stage|reg_file|rd_data1[16]~13_combout  & ((\id_stage|reg_file|rd_data1~43_combout  & ((\id_stage|reg_file|rd_data1~45_combout ))) # (!\id_stage|reg_file|rd_data1~43_combout  & 
// (\id_stage|reg_file|rd_data1~36_combout )))) # (!\id_stage|reg_file|rd_data1[16]~13_combout  & (((\id_stage|reg_file|rd_data1~43_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~36_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.datac(\id_stage|reg_file|rd_data1~43_combout ),
	.datad(\id_stage|reg_file|rd_data1~45_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~46_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~46 .lut_mask = 16'hF838;
defparam \id_stage|reg_file|rd_data1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~47 (
// Equation(s):
// \id_stage|reg_file|rd_data1~47_combout  = (\id_stage|reg_file|always1~2_combout  & ((\wb_stage|wdata_to_reg_file[13]~1_combout ) # ((!\id_stage|reg_file|rd_data1~25_combout  & \id_stage|reg_file|rd_data1~46_combout )))) # 
// (!\id_stage|reg_file|always1~2_combout  & (!\id_stage|reg_file|rd_data1~25_combout  & ((\id_stage|reg_file|rd_data1~46_combout ))))

	.dataa(\id_stage|reg_file|always1~2_combout ),
	.datab(\id_stage|reg_file|rd_data1~25_combout ),
	.datac(\wb_stage|wdata_to_reg_file[13]~1_combout ),
	.datad(\id_stage|reg_file|rd_data1~46_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~47_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~47 .lut_mask = 16'hB3A0;
defparam \id_stage|reg_file|rd_data1~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y5_N13
dffeas \id_stage|reg_file|rd_data1[13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data1~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1[13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N24
cycloneive_lcell_comb \id_ex_buffer|EX_rs1~1 (
// Equation(s):
// \id_ex_buffer|EX_rs1~1_combout  = (\id_stage|reg_file|rd_data1 [13] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\rst~input_o ),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\id_stage|reg_file|rd_data1 [13]),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs1~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1~1 .lut_mask = 16'hB000;
defparam \id_ex_buffer|EX_rs1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y5_N25
dffeas \id_ex_buffer|EX_rs1[13] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs1~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1[13] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N12
cycloneive_lcell_comb \ex_stage|alu_oper1|out[13]~3 (
// Equation(s):
// \ex_stage|alu_oper1|out[13]~3_combout  = (\ex_stage|alu_oper1|sel1|out[21]~8_combout  & ((\FA|forwardA~7_combout  & (\id_ex_buffer|EX_rs1 [13])) # (!\FA|forwardA~7_combout  & ((\wb_stage|wdata_to_reg_file[13]~1_combout )))))

	.dataa(\id_ex_buffer|EX_rs1 [13]),
	.datab(\wb_stage|wdata_to_reg_file[13]~1_combout ),
	.datac(\FA|forwardA~7_combout ),
	.datad(\ex_stage|alu_oper1|sel1|out[21]~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[13]~3 .lut_mask = 16'hAC00;
defparam \ex_stage|alu_oper1|out[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N16
cycloneive_lcell_comb \ex_stage|alu_oper1|out[13] (
// Equation(s):
// \ex_stage|alu_oper1|out [13] = (\ex_stage|alu_oper1|out~2_combout ) # ((\ex_stage|alu_oper1|out[13]~3_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [13] & !\ex_stage|alu_oper1|sel1|out[21]~9_combout )))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [13]),
	.datab(\ex_stage|alu_oper1|out~2_combout ),
	.datac(\ex_stage|alu_oper1|sel1|out[21]~9_combout ),
	.datad(\ex_stage|alu_oper1|out[13]~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out [13]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[13] .lut_mask = 16'hFFCE;
defparam \ex_stage|alu_oper1|out[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y8_N28
cycloneive_lcell_comb \ex_stage|alu|Mux15~0 (
// Equation(s):
// \ex_stage|alu|Mux15~0_combout  = (\ex_stage|alu_oper1|out [13] & ((\ex_stage|alu_oper|ALU_OP [0]) # (\ex_stage|alu_oper2|out~2_combout ))) # (!\ex_stage|alu_oper1|out [13] & (\ex_stage|alu_oper|ALU_OP [0] & \ex_stage|alu_oper2|out~2_combout ))

	.dataa(\ex_stage|alu_oper1|out [13]),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\ex_stage|alu_oper2|out~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux15~0 .lut_mask = 16'hFAA0;
defparam \ex_stage|alu|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y8_N2
cycloneive_lcell_comb \ex_stage|alu|Mux15~1 (
// Equation(s):
// \ex_stage|alu|Mux15~1_combout  = (\ex_stage|alu|Mux10~0_combout  & (((!\ex_stage|alu_oper1|out [13] & !\ex_stage|alu_oper2|out~2_combout )) # (!\ex_stage|alu|Mux4~0_combout ))) # (!\ex_stage|alu|Mux10~0_combout  & (\ex_stage|alu|Mux4~0_combout  & 
// (\ex_stage|alu_oper1|out [13] $ (\ex_stage|alu_oper2|out~2_combout ))))

	.dataa(\ex_stage|alu_oper1|out [13]),
	.datab(\ex_stage|alu|Mux10~0_combout ),
	.datac(\ex_stage|alu|Mux4~0_combout ),
	.datad(\ex_stage|alu_oper2|out~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux15~1 .lut_mask = 16'h1C6C;
defparam \ex_stage|alu|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N0
cycloneive_lcell_comb \ex_stage|alu|Mux15~2 (
// Equation(s):
// \ex_stage|alu|Mux15~2_combout  = (\ex_stage|alu|Mux4~1_combout  & ((\ex_stage|alu_oper2|out~38_combout  & ((\ex_stage|alu|ShiftLeft0~41_combout ))) # (!\ex_stage|alu_oper2|out~38_combout  & (\ex_stage|alu|ShiftLeft0~45_combout ))))

	.dataa(\ex_stage|alu|Mux4~1_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~45_combout ),
	.datac(\ex_stage|alu_oper2|out~38_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~41_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux15~2 .lut_mask = 16'hA808;
defparam \ex_stage|alu|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N26
cycloneive_lcell_comb \ex_stage|alu|Mux15~3 (
// Equation(s):
// \ex_stage|alu|Mux15~3_combout  = (\ex_stage|alu|Mux10~3_combout  & (\ex_stage|alu|ShiftRight0~123_combout  & (\ex_stage|alu|Mux10~2_combout ))) # (!\ex_stage|alu|Mux10~3_combout  & (((\ex_stage|alu|Mux15~2_combout ) # (!\ex_stage|alu|Mux10~2_combout ))))

	.dataa(\ex_stage|alu|Mux10~3_combout ),
	.datab(\ex_stage|alu|ShiftRight0~123_combout ),
	.datac(\ex_stage|alu|Mux10~2_combout ),
	.datad(\ex_stage|alu|Mux15~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux15~3 .lut_mask = 16'hD585;
defparam \ex_stage|alu|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y12_N6
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~32 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~32_combout  = (\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper1|out [13])) # (!\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out [15])))

	.dataa(\ex_stage|alu_oper2|out~35_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu_oper1|out [13]),
	.datad(\ex_stage|alu_oper1|out [15]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~32_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~32 .lut_mask = 16'hF5A0;
defparam \ex_stage|alu|ShiftRight0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y12_N30
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~46 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~46_combout  = (\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu|ShiftRight0~45_combout )) # (!\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu|ShiftRight0~32_combout )))

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftRight0~45_combout ),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(\ex_stage|alu|ShiftRight0~32_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~46_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~46 .lut_mask = 16'hCFC0;
defparam \ex_stage|alu|ShiftRight0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N10
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~47 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~47_combout  = (\ex_stage|alu_oper2|out~41_combout  & (\ex_stage|alu|ShiftRight0~44_combout )) # (!\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftRight0~46_combout )))

	.dataa(\ex_stage|alu|ShiftRight0~44_combout ),
	.datab(\ex_stage|alu|ShiftRight0~46_combout ),
	.datac(\ex_stage|alu_oper2|out~41_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~47_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~47 .lut_mask = 16'hACAC;
defparam \ex_stage|alu|ShiftRight0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N4
cycloneive_lcell_comb \ex_stage|alu|Mux15~4 (
// Equation(s):
// \ex_stage|alu|Mux15~4_combout  = (\ex_stage|alu|Mux15~3_combout  & (((\ex_stage|alu|Mux10~1_combout ) # (\ex_stage|alu|ShiftRight0~47_combout )))) # (!\ex_stage|alu|Mux15~3_combout  & (\ex_stage|alu|ShiftRight0~43_combout  & 
// (!\ex_stage|alu|Mux10~1_combout )))

	.dataa(\ex_stage|alu|Mux15~3_combout ),
	.datab(\ex_stage|alu|ShiftRight0~43_combout ),
	.datac(\ex_stage|alu|Mux10~1_combout ),
	.datad(\ex_stage|alu|ShiftRight0~47_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux15~4 .lut_mask = 16'hAEA4;
defparam \ex_stage|alu|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y8_N0
cycloneive_lcell_comb \ex_stage|alu|Mux15~5 (
// Equation(s):
// \ex_stage|alu|Mux15~5_combout  = (\ex_stage|alu|Mux4~0_combout  & (\ex_stage|alu|Mux15~1_combout )) # (!\ex_stage|alu|Mux4~0_combout  & ((\ex_stage|alu|Mux15~1_combout  & (\ex_stage|alu|Mux15~4_combout )) # (!\ex_stage|alu|Mux15~1_combout  & 
// ((\ex_stage|alu|Add0~42_combout )))))

	.dataa(\ex_stage|alu|Mux4~0_combout ),
	.datab(\ex_stage|alu|Mux15~1_combout ),
	.datac(\ex_stage|alu|Mux15~4_combout ),
	.datad(\ex_stage|alu|Add0~42_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux15~5 .lut_mask = 16'hD9C8;
defparam \ex_stage|alu|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y8_N22
cycloneive_lcell_comb \ex_stage|alu|Mux15~6 (
// Equation(s):
// \ex_stage|alu|Mux15~6_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux4~2_combout  & (\ex_stage|alu|Mux15~0_combout )) # (!\ex_stage|alu|Mux4~2_combout  & ((\ex_stage|alu|Mux15~5_combout )))))

	.dataa(\ex_stage|alu|Mux15~0_combout ),
	.datab(\ex_stage|alu|Mux15~5_combout ),
	.datac(\ex_stage|alu_oper|ALU_OP [3]),
	.datad(\ex_stage|alu|Mux4~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux15~6 .lut_mask = 16'h0A0C;
defparam \ex_stage|alu|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y8_N8
cycloneive_lcell_comb \ex_stage|alu|res[13] (
// Equation(s):
// \ex_stage|alu|res [13] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux15~6_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [13])))

	.dataa(\ex_stage|alu|Mux15~6_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|res [13]),
	.datad(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ex_stage|alu|res [13]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[13] .lut_mask = 16'hAAF0;
defparam \ex_stage|alu|res[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N26
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT~1 (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT~1_combout  = (\ex_stage|alu|res [13] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\ex_stage|alu|res [13]),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT~1 .lut_mask = 16'hAF00;
defparam \ex_mem_buffer|MEM_ALU_OUT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y5_N27
dffeas \ex_mem_buffer|MEM_ALU_OUT[13] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_ALU_OUT~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[13] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N28
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~2 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~2_combout  = (\FB|forwardB~3_combout  & ((\FB|forwardB~7_combout  & (\id_ex_buffer|EX_rs2 [13])) # (!\FB|forwardB~7_combout  & ((\wb_stage|wdata_to_reg_file[13]~1_combout )))))

	.dataa(\id_ex_buffer|EX_rs2 [13]),
	.datab(\wb_stage|wdata_to_reg_file[13]~1_combout ),
	.datac(\FB|forwardB~3_combout ),
	.datad(\FB|forwardB~7_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~2 .lut_mask = 16'hA0C0;
defparam \ex_stage|store_rs2_mux|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N0
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~3 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~3_combout  = (\ex_stage|store_rs2_mux|out~2_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [13] & !\FB|forwardB~3_combout ))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [13]),
	.datab(gnd),
	.datac(\FB|forwardB~3_combout ),
	.datad(\ex_stage|store_rs2_mux|out~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~3 .lut_mask = 16'hFF0A;
defparam \ex_stage|store_rs2_mux|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y5_N1
dffeas \ex_mem_buffer|MEM_rs2[13] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|store_rs2_mux|out~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\EDU|excep_flag~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[13] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y9_N28
cycloneive_lcell_comb \mem_wb_buffer|WB_Data_mem_out~0 (
// Equation(s):
// \mem_wb_buffer|WB_Data_mem_out~0_combout  = (\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a12  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_Data_mem_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out~0 .lut_mask = 16'hF500;
defparam \mem_wb_buffer|WB_Data_mem_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y9_N29
dffeas \mem_wb_buffer|WB_Data_mem_out[12] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_Data_mem_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_Data_mem_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out[12] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_Data_mem_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y9_N16
cycloneive_lcell_comb \wb_stage|wdata_to_reg_file[12]~0 (
// Equation(s):
// \wb_stage|wdata_to_reg_file[12]~0_combout  = (\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_Data_mem_out [12]))) # (!\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_ALU_OUT [12]))

	.dataa(gnd),
	.datab(\mem_wb_buffer|WB_memread~q ),
	.datac(\mem_wb_buffer|WB_ALU_OUT [12]),
	.datad(\mem_wb_buffer|WB_Data_mem_out [12]),
	.cin(gnd),
	.combout(\wb_stage|wdata_to_reg_file[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|wdata_to_reg_file[12]~0 .lut_mask = 16'hFC30;
defparam \wb_stage|wdata_to_reg_file[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y8_N29
dffeas \id_stage|reg_file|reg_file[14][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[12]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N3
dffeas \id_stage|reg_file|reg_file[12][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[12]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~44 (
// Equation(s):
// \id_stage|reg_file|rd_data2~44_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[14][12]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[12][12]~q  & 
// !\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[14][12]~q ),
	.datac(\id_stage|reg_file|reg_file[12][12]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~44_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~44 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|rd_data2~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y7_N9
dffeas \id_stage|reg_file|reg_file[13][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[12]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y9_N17
dffeas \id_stage|reg_file|reg_file[15][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\wb_stage|wdata_to_reg_file[12]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y7_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~45 (
// Equation(s):
// \id_stage|reg_file|rd_data2~45_combout  = (\id_stage|reg_file|rd_data2~44_combout  & (((\id_stage|reg_file|reg_file[15][12]~q )) # (!\if_id_buffer|ID_rs2_ind [0]))) # (!\id_stage|reg_file|rd_data2~44_combout  & (\if_id_buffer|ID_rs2_ind [0] & 
// (\id_stage|reg_file|reg_file[13][12]~q )))

	.dataa(\id_stage|reg_file|rd_data2~44_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[13][12]~q ),
	.datad(\id_stage|reg_file|reg_file[15][12]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~45_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~45 .lut_mask = 16'hEA62;
defparam \id_stage|reg_file|rd_data2~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y6_N5
dffeas \id_stage|reg_file|reg_file[27][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[12]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y6_N15
dffeas \id_stage|reg_file|reg_file[31][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[12]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N15
dffeas \id_stage|reg_file|reg_file[19][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[12]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N29
dffeas \id_stage|reg_file|reg_file[23][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[12]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y6_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~36 (
// Equation(s):
// \id_stage|reg_file|rd_data2~36_combout  = (\if_id_buffer|ID_rs2_ind [3] & (\if_id_buffer|ID_rs2_ind [2])) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|reg_file[23][12]~q ))) # (!\if_id_buffer|ID_rs2_ind [2] & 
// (\id_stage|reg_file|reg_file[19][12]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[19][12]~q ),
	.datad(\id_stage|reg_file|reg_file[23][12]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~36_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~36 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data2~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y6_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~37 (
// Equation(s):
// \id_stage|reg_file|rd_data2~37_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|rd_data2~36_combout  & ((\id_stage|reg_file|reg_file[31][12]~q ))) # (!\id_stage|reg_file|rd_data2~36_combout  & (\id_stage|reg_file|reg_file[27][12]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|rd_data2~36_combout ))))

	.dataa(\id_stage|reg_file|reg_file[27][12]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[31][12]~q ),
	.datad(\id_stage|reg_file|rd_data2~36_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~37_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~37 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y11_N27
dffeas \id_stage|reg_file|reg_file[17][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[12]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y11_N13
dffeas \id_stage|reg_file|reg_file[25][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[12]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y11_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~29 (
// Equation(s):
// \id_stage|reg_file|rd_data2~29_combout  = (\if_id_buffer|ID_rs2_ind [2] & (\if_id_buffer|ID_rs2_ind [3])) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[25][12]~q ))) # (!\if_id_buffer|ID_rs2_ind [3] & 
// (\id_stage|reg_file|reg_file[17][12]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[17][12]~q ),
	.datad(\id_stage|reg_file|reg_file[25][12]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~29_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~29 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data2~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y11_N3
dffeas \id_stage|reg_file|reg_file[29][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[12]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y11_N1
dffeas \id_stage|reg_file|reg_file[21][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[12]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y11_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~30 (
// Equation(s):
// \id_stage|reg_file|rd_data2~30_combout  = (\id_stage|reg_file|rd_data2~29_combout  & (((\id_stage|reg_file|reg_file[29][12]~q )) # (!\if_id_buffer|ID_rs2_ind [2]))) # (!\id_stage|reg_file|rd_data2~29_combout  & (\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[21][12]~q ))))

	.dataa(\id_stage|reg_file|rd_data2~29_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[29][12]~q ),
	.datad(\id_stage|reg_file|reg_file[21][12]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~30_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~30 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|rd_data2~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y7_N31
dffeas \id_stage|reg_file|reg_file[26][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[12]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N25
dffeas \id_stage|reg_file|reg_file[22][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[12]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N31
dffeas \id_stage|reg_file|reg_file[18][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[12]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~31 (
// Equation(s):
// \id_stage|reg_file|rd_data2~31_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][12]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[18][12]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][12]~q ),
	.datac(\id_stage|reg_file|reg_file[18][12]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~31_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~31 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y7_N25
dffeas \id_stage|reg_file|reg_file[30][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[12]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~32 (
// Equation(s):
// \id_stage|reg_file|rd_data2~32_combout  = (\id_stage|reg_file|rd_data2~31_combout  & (((\id_stage|reg_file|reg_file[30][12]~q ) # (!\if_id_buffer|ID_rs2_ind [3])))) # (!\id_stage|reg_file|rd_data2~31_combout  & (\id_stage|reg_file|reg_file[26][12]~q  & 
// ((\if_id_buffer|ID_rs2_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[26][12]~q ),
	.datab(\id_stage|reg_file|rd_data2~31_combout ),
	.datac(\id_stage|reg_file|reg_file[30][12]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~32_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~32 .lut_mask = 16'hE2CC;
defparam \id_stage|reg_file|rd_data2~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y3_N15
dffeas \id_stage|reg_file|reg_file[16][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[12]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N29
dffeas \id_stage|reg_file|reg_file[24][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[12]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y3_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~33 (
// Equation(s):
// \id_stage|reg_file|rd_data2~33_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2]) # ((\id_stage|reg_file|reg_file[24][12]~q )))) # (!\if_id_buffer|ID_rs2_ind [3] & (!\if_id_buffer|ID_rs2_ind [2] & 
// (\id_stage|reg_file|reg_file[16][12]~q )))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[16][12]~q ),
	.datad(\id_stage|reg_file|reg_file[24][12]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~33_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~33 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|rd_data2~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y6_N19
dffeas \id_stage|reg_file|reg_file[28][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[12]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N1
dffeas \id_stage|reg_file|reg_file[20][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[12]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y6_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~34 (
// Equation(s):
// \id_stage|reg_file|rd_data2~34_combout  = (\id_stage|reg_file|rd_data2~33_combout  & (((\id_stage|reg_file|reg_file[28][12]~q )) # (!\if_id_buffer|ID_rs2_ind [2]))) # (!\id_stage|reg_file|rd_data2~33_combout  & (\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[20][12]~q ))))

	.dataa(\id_stage|reg_file|rd_data2~33_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[28][12]~q ),
	.datad(\id_stage|reg_file|reg_file[20][12]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~34_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~34 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|rd_data2~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y6_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~35 (
// Equation(s):
// \id_stage|reg_file|rd_data2~35_combout  = (\if_id_buffer|ID_rs2_ind [0] & (\if_id_buffer|ID_rs2_ind [1])) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|rd_data2~32_combout )) # (!\if_id_buffer|ID_rs2_ind [1] & 
// ((\id_stage|reg_file|rd_data2~34_combout )))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|rd_data2~32_combout ),
	.datad(\id_stage|reg_file|rd_data2~34_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~35_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~35 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|rd_data2~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y7_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~38 (
// Equation(s):
// \id_stage|reg_file|rd_data2~38_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~35_combout  & (\id_stage|reg_file|rd_data2~37_combout )) # (!\id_stage|reg_file|rd_data2~35_combout  & ((\id_stage|reg_file|rd_data2~30_combout ))))) # 
// (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~35_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~37_combout ),
	.datab(\id_stage|reg_file|rd_data2~30_combout ),
	.datac(\if_id_buffer|ID_rs2_ind [0]),
	.datad(\id_stage|reg_file|rd_data2~35_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~38_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~38 .lut_mask = 16'hAFC0;
defparam \id_stage|reg_file|rd_data2~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y3_N29
dffeas \id_stage|reg_file|reg_file[2][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[12]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y3_N3
dffeas \id_stage|reg_file|reg_file[3][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[12]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y3_N21
dffeas \id_stage|reg_file|reg_file[5][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[12]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y3_N27
dffeas \id_stage|reg_file|reg_file[7][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[12]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N9
dffeas \id_stage|reg_file|reg_file[6][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[12]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N7
dffeas \id_stage|reg_file|reg_file[4][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[12]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y3_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~39 (
// Equation(s):
// \id_stage|reg_file|rd_data2~39_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[6][12]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[4][12]~q  & !\if_id_buffer|ID_rs2_ind 
// [0]))))

	.dataa(\id_stage|reg_file|reg_file[6][12]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[4][12]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~39_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~39 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|rd_data2~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y3_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~40 (
// Equation(s):
// \id_stage|reg_file|rd_data2~40_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~39_combout  & ((\id_stage|reg_file|reg_file[7][12]~q ))) # (!\id_stage|reg_file|rd_data2~39_combout  & (\id_stage|reg_file|reg_file[5][12]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~39_combout ))))

	.dataa(\id_stage|reg_file|reg_file[5][12]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[7][12]~q ),
	.datad(\id_stage|reg_file|rd_data2~39_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~40_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~40 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y3_N25
dffeas \id_stage|reg_file|reg_file[1][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[12]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y3_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~41 (
// Equation(s):
// \id_stage|reg_file|rd_data2~41_combout  = (\id_stage|reg_file|rd_data2[0]~16_combout  & ((\id_stage|reg_file|rd_data2~40_combout ) # ((\id_stage|reg_file|rd_data2[0]~17_combout )))) # (!\id_stage|reg_file|rd_data2[0]~16_combout  & 
// (((\id_stage|reg_file|reg_file[1][12]~q  & !\id_stage|reg_file|rd_data2[0]~17_combout ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.datab(\id_stage|reg_file|rd_data2~40_combout ),
	.datac(\id_stage|reg_file|reg_file[1][12]~q ),
	.datad(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~41_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~41 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|rd_data2~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y3_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~42 (
// Equation(s):
// \id_stage|reg_file|rd_data2~42_combout  = (\id_stage|reg_file|rd_data2[0]~17_combout  & ((\id_stage|reg_file|rd_data2~41_combout  & ((\id_stage|reg_file|reg_file[3][12]~q ))) # (!\id_stage|reg_file|rd_data2~41_combout  & 
// (\id_stage|reg_file|reg_file[2][12]~q )))) # (!\id_stage|reg_file|rd_data2[0]~17_combout  & (((\id_stage|reg_file|rd_data2~41_combout ))))

	.dataa(\id_stage|reg_file|reg_file[2][12]~q ),
	.datab(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[3][12]~q ),
	.datad(\id_stage|reg_file|rd_data2~41_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~42_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~42 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y7_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~43 (
// Equation(s):
// \id_stage|reg_file|rd_data2~43_combout  = (\id_stage|reg_file|rd_data2[0]~13_combout  & (((\id_stage|reg_file|rd_data2[0]~10_combout )))) # (!\id_stage|reg_file|rd_data2[0]~13_combout  & ((\id_stage|reg_file|rd_data2[0]~10_combout  & 
// (\id_stage|reg_file|rd_data2~38_combout )) # (!\id_stage|reg_file|rd_data2[0]~10_combout  & ((\id_stage|reg_file|rd_data2~42_combout )))))

	.dataa(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.datab(\id_stage|reg_file|rd_data2~38_combout ),
	.datac(\id_stage|reg_file|rd_data2~42_combout ),
	.datad(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~43_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~43 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y8_N31
dffeas \id_stage|reg_file|reg_file[11][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[12]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y8_N9
dffeas \id_stage|reg_file|reg_file[10][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[12]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y7_N17
dffeas \id_stage|reg_file|reg_file[9][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[12]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y7_N17
dffeas \id_stage|reg_file|reg_file[8][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[12]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~27 (
// Equation(s):
// \id_stage|reg_file|rd_data2~27_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|reg_file[9][12]~q ) # ((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|reg_file[8][12]~q  & !\if_id_buffer|ID_rs2_ind 
// [1]))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[9][12]~q ),
	.datac(\id_stage|reg_file|reg_file[8][12]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~27_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~27 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|rd_data2~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y8_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~28 (
// Equation(s):
// \id_stage|reg_file|rd_data2~28_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~27_combout  & (\id_stage|reg_file|reg_file[11][12]~q )) # (!\id_stage|reg_file|rd_data2~27_combout  & ((\id_stage|reg_file|reg_file[10][12]~q ))))) # 
// (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~27_combout ))))

	.dataa(\id_stage|reg_file|reg_file[11][12]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[10][12]~q ),
	.datad(\id_stage|reg_file|rd_data2~27_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~28_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~28 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data2~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y7_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~46 (
// Equation(s):
// \id_stage|reg_file|rd_data2~46_combout  = (\id_stage|reg_file|rd_data2[0]~13_combout  & ((\id_stage|reg_file|rd_data2~43_combout  & (\id_stage|reg_file|rd_data2~45_combout )) # (!\id_stage|reg_file|rd_data2~43_combout  & 
// ((\id_stage|reg_file|rd_data2~28_combout ))))) # (!\id_stage|reg_file|rd_data2[0]~13_combout  & (((\id_stage|reg_file|rd_data2~43_combout ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.datab(\id_stage|reg_file|rd_data2~45_combout ),
	.datac(\id_stage|reg_file|rd_data2~43_combout ),
	.datad(\id_stage|reg_file|rd_data2~28_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~46_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~46 .lut_mask = 16'hDAD0;
defparam \id_stage|reg_file|rd_data2~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y7_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~47 (
// Equation(s):
// \id_stage|reg_file|rd_data2~47_combout  = (\id_stage|reg_file|always2~2_combout  & ((\wb_stage|wdata_to_reg_file[12]~0_combout ) # ((!\id_stage|reg_file|rd_data2~25_combout  & \id_stage|reg_file|rd_data2~46_combout )))) # 
// (!\id_stage|reg_file|always2~2_combout  & (!\id_stage|reg_file|rd_data2~25_combout  & ((\id_stage|reg_file|rd_data2~46_combout ))))

	.dataa(\id_stage|reg_file|always2~2_combout ),
	.datab(\id_stage|reg_file|rd_data2~25_combout ),
	.datac(\wb_stage|wdata_to_reg_file[12]~0_combout ),
	.datad(\id_stage|reg_file|rd_data2~46_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~47_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~47 .lut_mask = 16'hB3A0;
defparam \id_stage|reg_file|rd_data2~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y7_N21
dffeas \id_stage|reg_file|rd_data2[12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data2~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2[12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y9_N6
cycloneive_lcell_comb \id_ex_buffer|EX_rs2~1 (
// Equation(s):
// \id_ex_buffer|EX_rs2~1_combout  = (\id_stage|reg_file|rd_data2 [12] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\id_stage|reg_file|rd_data2 [12]),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\rst~input_o ),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs2~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2~1 .lut_mask = 16'hA200;
defparam \id_ex_buffer|EX_rs2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y9_N7
dffeas \id_ex_buffer|EX_rs2[12] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs2~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2[12] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y9_N0
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~0 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~0_combout  = (\FB|forwardB~3_combout  & ((\FB|forwardB~7_combout  & (\id_ex_buffer|EX_rs2 [12])) # (!\FB|forwardB~7_combout  & ((\wb_stage|wdata_to_reg_file[12]~0_combout )))))

	.dataa(\FB|forwardB~3_combout ),
	.datab(\FB|forwardB~7_combout ),
	.datac(\id_ex_buffer|EX_rs2 [12]),
	.datad(\wb_stage|wdata_to_reg_file[12]~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~0 .lut_mask = 16'hA280;
defparam \ex_stage|store_rs2_mux|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y9_N24
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~1 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~1_combout  = (\ex_stage|store_rs2_mux|out~0_combout ) # ((!\FB|forwardB~3_combout  & \ex_mem_buffer|MEM_ALU_OUT [12]))

	.dataa(\FB|forwardB~3_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [12]),
	.datac(gnd),
	.datad(\ex_stage|store_rs2_mux|out~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~1 .lut_mask = 16'hFF44;
defparam \ex_stage|store_rs2_mux|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y9_N25
dffeas \ex_mem_buffer|MEM_rs2[12] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|store_rs2_mux|out~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\EDU|excep_flag~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[12] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N6
cycloneive_lcell_comb \mem_wb_buffer|WB_Data_mem_out~8 (
// Equation(s):
// \mem_wb_buffer|WB_Data_mem_out~8_combout  = (\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a10  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_Data_mem_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out~8 .lut_mask = 16'hAF00;
defparam \mem_wb_buffer|WB_Data_mem_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y5_N7
dffeas \mem_wb_buffer|WB_Data_mem_out[10] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_Data_mem_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_Data_mem_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out[10] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_Data_mem_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N4
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT~8 (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT~8_combout  = (\ex_mem_buffer|MEM_ALU_OUT [10] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\ex_mem_buffer|MEM_ALU_OUT [10]),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT~8_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT~8 .lut_mask = 16'hAF00;
defparam \mem_wb_buffer|WB_ALU_OUT~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y5_N5
dffeas \mem_wb_buffer|WB_ALU_OUT[10] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[10] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N30
cycloneive_lcell_comb \wb_stage|wdata_to_reg_file[10]~8 (
// Equation(s):
// \wb_stage|wdata_to_reg_file[10]~8_combout  = (\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_Data_mem_out [10])) # (!\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_ALU_OUT [10])))

	.dataa(\mem_wb_buffer|WB_Data_mem_out [10]),
	.datab(gnd),
	.datac(\mem_wb_buffer|WB_ALU_OUT [10]),
	.datad(\mem_wb_buffer|WB_memread~q ),
	.cin(gnd),
	.combout(\wb_stage|wdata_to_reg_file[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|wdata_to_reg_file[10]~8 .lut_mask = 16'hAAF0;
defparam \wb_stage|wdata_to_reg_file[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N18
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~16 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~16_combout  = (\FB|forwardB~3_combout  & ((\FB|forwardB~7_combout  & ((\id_ex_buffer|EX_rs2 [10]))) # (!\FB|forwardB~7_combout  & (\wb_stage|wdata_to_reg_file[10]~8_combout ))))

	.dataa(\wb_stage|wdata_to_reg_file[10]~8_combout ),
	.datab(\id_ex_buffer|EX_rs2 [10]),
	.datac(\FB|forwardB~3_combout ),
	.datad(\FB|forwardB~7_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~16_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~16 .lut_mask = 16'hC0A0;
defparam \ex_stage|store_rs2_mux|out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N2
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~17 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~17_combout  = (\ex_stage|store_rs2_mux|out~16_combout ) # ((!\FB|forwardB~3_combout  & \ex_mem_buffer|MEM_ALU_OUT [10]))

	.dataa(gnd),
	.datab(\ex_stage|store_rs2_mux|out~16_combout ),
	.datac(\FB|forwardB~3_combout ),
	.datad(\ex_mem_buffer|MEM_ALU_OUT [10]),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~17_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~17 .lut_mask = 16'hCFCC;
defparam \ex_stage|store_rs2_mux|out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y5_N3
dffeas \ex_mem_buffer|MEM_rs2[10] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|store_rs2_mux|out~17_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\EDU|excep_flag~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[10] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y11_N28
cycloneive_lcell_comb \mem_wb_buffer|WB_Data_mem_out~6 (
// Equation(s):
// \mem_wb_buffer|WB_Data_mem_out~6_combout  = (\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a9  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_Data_mem_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out~6 .lut_mask = 16'hF500;
defparam \mem_wb_buffer|WB_Data_mem_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y11_N29
dffeas \mem_wb_buffer|WB_Data_mem_out[9] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_Data_mem_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_Data_mem_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out[9] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_Data_mem_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y11_N0
cycloneive_lcell_comb \wb_stage|wdata_to_reg_file[9]~6 (
// Equation(s):
// \wb_stage|wdata_to_reg_file[9]~6_combout  = (\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_Data_mem_out [9]))) # (!\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_ALU_OUT [9]))

	.dataa(\mem_wb_buffer|WB_ALU_OUT [9]),
	.datab(gnd),
	.datac(\mem_wb_buffer|WB_memread~q ),
	.datad(\mem_wb_buffer|WB_Data_mem_out [9]),
	.cin(gnd),
	.combout(\wb_stage|wdata_to_reg_file[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|wdata_to_reg_file[9]~6 .lut_mask = 16'hFA0A;
defparam \wb_stage|wdata_to_reg_file[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y6_N19
dffeas \id_stage|reg_file|reg_file[6][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[9]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~123 (
// Equation(s):
// \id_stage|reg_file|rd_data2~123_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|reg_file[5][9]~q ) # ((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|reg_file[4][9]~q  & !\if_id_buffer|ID_rs2_ind 
// [1]))))

	.dataa(\id_stage|reg_file|reg_file[5][9]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[4][9]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~123_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~123 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|rd_data2~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y6_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~124 (
// Equation(s):
// \id_stage|reg_file|rd_data2~124_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~123_combout  & ((\id_stage|reg_file|reg_file[7][9]~q ))) # (!\id_stage|reg_file|rd_data2~123_combout  & (\id_stage|reg_file|reg_file[6][9]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~123_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[6][9]~q ),
	.datac(\id_stage|reg_file|reg_file[7][9]~q ),
	.datad(\id_stage|reg_file|rd_data2~123_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~124_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~124 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y3_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~125 (
// Equation(s):
// \id_stage|reg_file|rd_data2~125_combout  = (\id_stage|reg_file|rd_data2[0]~16_combout  & (((\id_stage|reg_file|rd_data2[0]~17_combout )))) # (!\id_stage|reg_file|rd_data2[0]~16_combout  & ((\id_stage|reg_file|rd_data2[0]~17_combout  & 
// (\id_stage|reg_file|reg_file[2][9]~q )) # (!\id_stage|reg_file|rd_data2[0]~17_combout  & ((\id_stage|reg_file|reg_file[1][9]~q )))))

	.dataa(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.datab(\id_stage|reg_file|reg_file[2][9]~q ),
	.datac(\id_stage|reg_file|reg_file[1][9]~q ),
	.datad(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~125_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~125 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y3_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~126 (
// Equation(s):
// \id_stage|reg_file|rd_data2~126_combout  = (\id_stage|reg_file|rd_data2[0]~16_combout  & ((\id_stage|reg_file|rd_data2~125_combout  & ((\id_stage|reg_file|reg_file[3][9]~q ))) # (!\id_stage|reg_file|rd_data2~125_combout  & 
// (\id_stage|reg_file|rd_data2~124_combout )))) # (!\id_stage|reg_file|rd_data2[0]~16_combout  & (((\id_stage|reg_file|rd_data2~125_combout ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.datab(\id_stage|reg_file|rd_data2~124_combout ),
	.datac(\id_stage|reg_file|reg_file[3][9]~q ),
	.datad(\id_stage|reg_file|rd_data2~125_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~126_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~126 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~121 (
// Equation(s):
// \id_stage|reg_file|rd_data2~121_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|reg_file[10][9]~q )) # (!\if_id_buffer|ID_rs2_ind [1] & 
// ((\id_stage|reg_file|reg_file[8][9]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[10][9]~q ),
	.datac(\id_stage|reg_file|reg_file[8][9]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~121_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~121 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~122 (
// Equation(s):
// \id_stage|reg_file|rd_data2~122_combout  = (\id_stage|reg_file|rd_data2~121_combout  & (((\id_stage|reg_file|reg_file[11][9]~q ) # (!\if_id_buffer|ID_rs2_ind [0])))) # (!\id_stage|reg_file|rd_data2~121_combout  & (\id_stage|reg_file|reg_file[9][9]~q  & 
// ((\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\id_stage|reg_file|rd_data2~121_combout ),
	.datab(\id_stage|reg_file|reg_file[9][9]~q ),
	.datac(\id_stage|reg_file|reg_file[11][9]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~122_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~122 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|rd_data2~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y5_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~127 (
// Equation(s):
// \id_stage|reg_file|rd_data2~127_combout  = (\id_stage|reg_file|rd_data2[0]~13_combout  & (((\id_stage|reg_file|rd_data2[0]~10_combout ) # (\id_stage|reg_file|rd_data2~122_combout )))) # (!\id_stage|reg_file|rd_data2[0]~13_combout  & 
// (\id_stage|reg_file|rd_data2~126_combout  & (!\id_stage|reg_file|rd_data2[0]~10_combout )))

	.dataa(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.datab(\id_stage|reg_file|rd_data2~126_combout ),
	.datac(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.datad(\id_stage|reg_file|rd_data2~122_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~127_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~127 .lut_mask = 16'hAEA4;
defparam \id_stage|reg_file|rd_data2~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~128 (
// Equation(s):
// \id_stage|reg_file|rd_data2~128_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1]) # ((\id_stage|reg_file|reg_file[13][9]~q )))) # (!\if_id_buffer|ID_rs2_ind [0] & (!\if_id_buffer|ID_rs2_ind [1] & 
// (\id_stage|reg_file|reg_file[12][9]~q )))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[12][9]~q ),
	.datad(\id_stage|reg_file|reg_file[13][9]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~128_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~128 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|rd_data2~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y5_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~129 (
// Equation(s):
// \id_stage|reg_file|rd_data2~129_combout  = (\id_stage|reg_file|rd_data2~128_combout  & ((\id_stage|reg_file|reg_file[15][9]~q ) # ((!\if_id_buffer|ID_rs2_ind [1])))) # (!\id_stage|reg_file|rd_data2~128_combout  & (((\id_stage|reg_file|reg_file[14][9]~q  & 
// \if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\id_stage|reg_file|rd_data2~128_combout ),
	.datab(\id_stage|reg_file|reg_file[15][9]~q ),
	.datac(\id_stage|reg_file|reg_file[14][9]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~129_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~129 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|rd_data2~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y6_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~118 (
// Equation(s):
// \id_stage|reg_file|rd_data2~118_combout  = (\if_id_buffer|ID_rs2_ind [3] & (\if_id_buffer|ID_rs2_ind [2])) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|reg_file[23][9]~q ))) # (!\if_id_buffer|ID_rs2_ind [2] & 
// (\id_stage|reg_file|reg_file[19][9]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[19][9]~q ),
	.datad(\id_stage|reg_file|reg_file[23][9]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~118_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~118 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data2~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y6_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~119 (
// Equation(s):
// \id_stage|reg_file|rd_data2~119_combout  = (\id_stage|reg_file|rd_data2~118_combout  & (((\id_stage|reg_file|reg_file[31][9]~q )) # (!\if_id_buffer|ID_rs2_ind [3]))) # (!\id_stage|reg_file|rd_data2~118_combout  & (\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[27][9]~q ))))

	.dataa(\id_stage|reg_file|rd_data2~118_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[31][9]~q ),
	.datad(\id_stage|reg_file|reg_file[27][9]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~119_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~119 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|rd_data2~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~111 (
// Equation(s):
// \id_stage|reg_file|rd_data2~111_combout  = (\if_id_buffer|ID_rs2_ind [3] & (\if_id_buffer|ID_rs2_ind [2])) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|reg_file[22][9]~q ))) # (!\if_id_buffer|ID_rs2_ind [2] & 
// (\id_stage|reg_file|reg_file[18][9]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[18][9]~q ),
	.datad(\id_stage|reg_file|reg_file[22][9]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~111_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~111 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data2~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~112 (
// Equation(s):
// \id_stage|reg_file|rd_data2~112_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|rd_data2~111_combout  & ((\id_stage|reg_file|reg_file[30][9]~q ))) # (!\id_stage|reg_file|rd_data2~111_combout  & (\id_stage|reg_file|reg_file[26][9]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|rd_data2~111_combout ))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|rd_data2~111_combout ),
	.datac(\id_stage|reg_file|reg_file[26][9]~q ),
	.datad(\id_stage|reg_file|reg_file[30][9]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~112_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~112 .lut_mask = 16'hEC64;
defparam \id_stage|reg_file|rd_data2~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y5_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~115 (
// Equation(s):
// \id_stage|reg_file|rd_data2~115_combout  = (\if_id_buffer|ID_rs2_ind [2] & (\if_id_buffer|ID_rs2_ind [3])) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[24][9]~q ))) # (!\if_id_buffer|ID_rs2_ind [3] & 
// (\id_stage|reg_file|reg_file[16][9]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[16][9]~q ),
	.datad(\id_stage|reg_file|reg_file[24][9]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~115_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~115 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data2~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y5_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~116 (
// Equation(s):
// \id_stage|reg_file|rd_data2~116_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|rd_data2~115_combout  & ((\id_stage|reg_file|reg_file[28][9]~q ))) # (!\id_stage|reg_file|rd_data2~115_combout  & (\id_stage|reg_file|reg_file[20][9]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|rd_data2~115_combout ))))

	.dataa(\id_stage|reg_file|reg_file[20][9]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[28][9]~q ),
	.datad(\id_stage|reg_file|rd_data2~115_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~116_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~116 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y11_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~113 (
// Equation(s):
// \id_stage|reg_file|rd_data2~113_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[25][9]~q )) # (!\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[17][9]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[25][9]~q ),
	.datac(\id_stage|reg_file|reg_file[17][9]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~113_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~113 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~114 (
// Equation(s):
// \id_stage|reg_file|rd_data2~114_combout  = (\id_stage|reg_file|rd_data2~113_combout  & (((\id_stage|reg_file|reg_file[29][9]~q ) # (!\if_id_buffer|ID_rs2_ind [2])))) # (!\id_stage|reg_file|rd_data2~113_combout  & (\id_stage|reg_file|reg_file[21][9]~q  & 
// ((\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\id_stage|reg_file|rd_data2~113_combout ),
	.datab(\id_stage|reg_file|reg_file[21][9]~q ),
	.datac(\id_stage|reg_file|reg_file[29][9]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~114_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~114 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|rd_data2~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y5_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~117 (
// Equation(s):
// \id_stage|reg_file|rd_data2~117_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~114_combout ))) # (!\if_id_buffer|ID_rs2_ind 
// [0] & (\id_stage|reg_file|rd_data2~116_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|rd_data2~116_combout ),
	.datac(\if_id_buffer|ID_rs2_ind [0]),
	.datad(\id_stage|reg_file|rd_data2~114_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~117_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~117 .lut_mask = 16'hF4A4;
defparam \id_stage|reg_file|rd_data2~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y5_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~120 (
// Equation(s):
// \id_stage|reg_file|rd_data2~120_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~117_combout  & (\id_stage|reg_file|rd_data2~119_combout )) # (!\id_stage|reg_file|rd_data2~117_combout  & ((\id_stage|reg_file|rd_data2~112_combout 
// ))))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~117_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|rd_data2~119_combout ),
	.datac(\id_stage|reg_file|rd_data2~112_combout ),
	.datad(\id_stage|reg_file|rd_data2~117_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~120_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~120 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data2~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y5_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~130 (
// Equation(s):
// \id_stage|reg_file|rd_data2~130_combout  = (\id_stage|reg_file|rd_data2[0]~10_combout  & ((\id_stage|reg_file|rd_data2~127_combout  & (\id_stage|reg_file|rd_data2~129_combout )) # (!\id_stage|reg_file|rd_data2~127_combout  & 
// ((\id_stage|reg_file|rd_data2~120_combout ))))) # (!\id_stage|reg_file|rd_data2[0]~10_combout  & (\id_stage|reg_file|rd_data2~127_combout ))

	.dataa(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.datab(\id_stage|reg_file|rd_data2~127_combout ),
	.datac(\id_stage|reg_file|rd_data2~129_combout ),
	.datad(\id_stage|reg_file|rd_data2~120_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~130_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~130 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|rd_data2~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y5_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~131 (
// Equation(s):
// \id_stage|reg_file|rd_data2~131_combout  = (\id_stage|reg_file|rd_data2~130_combout  & (((\wb_stage|wdata_to_reg_file[9]~6_combout  & \id_stage|reg_file|always2~2_combout )) # (!\id_stage|reg_file|rd_data2~25_combout ))) # 
// (!\id_stage|reg_file|rd_data2~130_combout  & (\wb_stage|wdata_to_reg_file[9]~6_combout  & (\id_stage|reg_file|always2~2_combout )))

	.dataa(\id_stage|reg_file|rd_data2~130_combout ),
	.datab(\wb_stage|wdata_to_reg_file[9]~6_combout ),
	.datac(\id_stage|reg_file|always2~2_combout ),
	.datad(\id_stage|reg_file|rd_data2~25_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~131_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~131 .lut_mask = 16'hC0EA;
defparam \id_stage|reg_file|rd_data2~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y5_N1
dffeas \id_stage|reg_file|rd_data2[9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data2~131_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2[9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y11_N28
cycloneive_lcell_comb \id_ex_buffer|EX_rs2~5 (
// Equation(s):
// \id_ex_buffer|EX_rs2~5_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\id_stage|reg_file|rd_data2 [9] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\id_stage|SDU|id_ex_flush~7_combout ),
	.datab(\rst~input_o ),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\id_stage|reg_file|rd_data2 [9]),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs2~5_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2~5 .lut_mask = 16'h8A00;
defparam \id_ex_buffer|EX_rs2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y11_N29
dffeas \id_ex_buffer|EX_rs2[9] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs2~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2[9] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y7_N12
cycloneive_lcell_comb \ex_stage|alu_oper2|out~14 (
// Equation(s):
// \ex_stage|alu_oper2|out~14_combout  = (\ex_stage|alu_oper2|sel2|out~0_combout  & ((\FB|forwardB[0]~8_combout  & (\wb_stage|wdata_to_reg_file[9]~6_combout )) # (!\FB|forwardB[0]~8_combout  & ((\ex_mem_buffer|MEM_ALU_OUT [9])))))

	.dataa(\wb_stage|wdata_to_reg_file[9]~6_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [9]),
	.datac(\ex_stage|alu_oper2|sel2|out~0_combout ),
	.datad(\FB|forwardB[0]~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~14_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~14 .lut_mask = 16'hA0C0;
defparam \ex_stage|alu_oper2|out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y7_N2
cycloneive_lcell_comb \ex_stage|alu_oper2|out~16 (
// Equation(s):
// \ex_stage|alu_oper2|out~16_combout  = (\ex_stage|alu_oper2|out~15_combout ) # ((\ex_stage|alu_oper2|out~14_combout ) # ((\id_ex_buffer|EX_rs2 [9] & \FB|forwardB[2]~9_combout )))

	.dataa(\ex_stage|alu_oper2|out~15_combout ),
	.datab(\id_ex_buffer|EX_rs2 [9]),
	.datac(\FB|forwardB[2]~9_combout ),
	.datad(\ex_stage|alu_oper2|out~14_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~16_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~16 .lut_mask = 16'hFFEA;
defparam \ex_stage|alu_oper2|out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y7_N30
cycloneive_lcell_comb \ex_stage|alu|Mux11~8 (
// Equation(s):
// \ex_stage|alu|Mux11~8_combout  = (\ex_stage|alu_oper2|out~16_combout  & ((\ex_stage|alu_oper1|out[9]~13_combout ) # ((\ex_stage|alu_oper|ALU_OP [0]) # (\ex_stage|alu_oper1|out[9]~12_combout )))) # (!\ex_stage|alu_oper2|out~16_combout  & 
// (\ex_stage|alu_oper|ALU_OP [0] & ((\ex_stage|alu_oper1|out[9]~13_combout ) # (\ex_stage|alu_oper1|out[9]~12_combout ))))

	.dataa(\ex_stage|alu_oper2|out~16_combout ),
	.datab(\ex_stage|alu_oper1|out[9]~13_combout ),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\ex_stage|alu_oper1|out[9]~12_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux11~8 .lut_mask = 16'hFAE8;
defparam \ex_stage|alu|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y9_N6
cycloneive_lcell_comb \ex_stage|alu|Mux11~2 (
// Equation(s):
// \ex_stage|alu|Mux11~2_combout  = (\ex_stage|alu|Mux10~0_combout  & (((!\ex_stage|alu_oper2|out~16_combout  & !\ex_stage|alu_oper1|out [9])) # (!\ex_stage|alu|Mux4~0_combout ))) # (!\ex_stage|alu|Mux10~0_combout  & (\ex_stage|alu|Mux4~0_combout  & 
// (\ex_stage|alu_oper2|out~16_combout  $ (\ex_stage|alu_oper1|out [9]))))

	.dataa(\ex_stage|alu|Mux10~0_combout ),
	.datab(\ex_stage|alu|Mux4~0_combout ),
	.datac(\ex_stage|alu_oper2|out~16_combout ),
	.datad(\ex_stage|alu_oper1|out [9]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux11~2 .lut_mask = 16'h266A;
defparam \ex_stage|alu|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y11_N22
cycloneive_lcell_comb \ex_stage|alu|Mux11~3 (
// Equation(s):
// \ex_stage|alu|Mux11~3_combout  = (\ex_stage|alu|Mux4~1_combout  & \ex_stage|alu|ShiftLeft0~69_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu|Mux4~1_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~69_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux11~3 .lut_mask = 16'hF000;
defparam \ex_stage|alu|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N24
cycloneive_lcell_comb \ex_stage|alu|Mux11~4 (
// Equation(s):
// \ex_stage|alu|Mux11~4_combout  = (\ex_stage|alu|Mux10~2_combout  & ((\ex_stage|alu|Mux10~3_combout  & (\ex_stage|alu|ShiftRight0~83_combout )) # (!\ex_stage|alu|Mux10~3_combout  & ((\ex_stage|alu|Mux11~3_combout ))))) # (!\ex_stage|alu|Mux10~2_combout  & 
// (((!\ex_stage|alu|Mux10~3_combout ))))

	.dataa(\ex_stage|alu|ShiftRight0~83_combout ),
	.datab(\ex_stage|alu|Mux10~2_combout ),
	.datac(\ex_stage|alu|Mux11~3_combout ),
	.datad(\ex_stage|alu|Mux10~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux11~4 .lut_mask = 16'h88F3;
defparam \ex_stage|alu|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N20
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~82 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~82_combout  = (\ex_stage|alu_oper2|out~41_combout  & (\ex_stage|alu|ShiftRight0~46_combout )) # (!\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftRight0~81_combout )))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper2|out~41_combout ),
	.datac(\ex_stage|alu|ShiftRight0~46_combout ),
	.datad(\ex_stage|alu|ShiftRight0~81_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~82_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~82 .lut_mask = 16'hF3C0;
defparam \ex_stage|alu|ShiftRight0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N6
cycloneive_lcell_comb \ex_stage|alu|Mux11~5 (
// Equation(s):
// \ex_stage|alu|Mux11~5_combout  = (\ex_stage|alu|Mux10~1_combout  & (\ex_stage|alu|Mux11~4_combout )) # (!\ex_stage|alu|Mux10~1_combout  & ((\ex_stage|alu|Mux11~4_combout  & ((\ex_stage|alu|ShiftRight0~82_combout ))) # (!\ex_stage|alu|Mux11~4_combout  & 
// (\ex_stage|alu|ShiftRight0~80_combout ))))

	.dataa(\ex_stage|alu|Mux10~1_combout ),
	.datab(\ex_stage|alu|Mux11~4_combout ),
	.datac(\ex_stage|alu|ShiftRight0~80_combout ),
	.datad(\ex_stage|alu|ShiftRight0~82_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux11~5 .lut_mask = 16'hDC98;
defparam \ex_stage|alu|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y9_N28
cycloneive_lcell_comb \ex_stage|alu|Mux11~6 (
// Equation(s):
// \ex_stage|alu|Mux11~6_combout  = (\ex_stage|alu|Mux11~2_combout  & ((\ex_stage|alu|Mux4~0_combout ) # ((\ex_stage|alu|Mux11~5_combout )))) # (!\ex_stage|alu|Mux11~2_combout  & (!\ex_stage|alu|Mux4~0_combout  & (\ex_stage|alu|Add0~33_combout )))

	.dataa(\ex_stage|alu|Mux11~2_combout ),
	.datab(\ex_stage|alu|Mux4~0_combout ),
	.datac(\ex_stage|alu|Add0~33_combout ),
	.datad(\ex_stage|alu|Mux11~5_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux11~6 .lut_mask = 16'hBA98;
defparam \ex_stage|alu|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y9_N30
cycloneive_lcell_comb \ex_stage|alu|Mux11~7 (
// Equation(s):
// \ex_stage|alu|Mux11~7_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux4~2_combout  & (\ex_stage|alu|Mux11~8_combout )) # (!\ex_stage|alu|Mux4~2_combout  & ((\ex_stage|alu|Mux11~6_combout )))))

	.dataa(\ex_stage|alu|Mux11~8_combout ),
	.datab(\ex_stage|alu|Mux11~6_combout ),
	.datac(\ex_stage|alu_oper|ALU_OP [3]),
	.datad(\ex_stage|alu|Mux4~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux11~7 .lut_mask = 16'h0A0C;
defparam \ex_stage|alu|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y9_N24
cycloneive_lcell_comb \ex_stage|alu|res[9] (
// Equation(s):
// \ex_stage|alu|res [9] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux11~7_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [9])))

	.dataa(\ex_stage|alu|Mux11~7_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.datad(\ex_stage|alu|res [9]),
	.cin(gnd),
	.combout(\ex_stage|alu|res [9]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[9] .lut_mask = 16'hAFA0;
defparam \ex_stage|alu|res[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y9_N18
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT~6 (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT~6_combout  = (\ex_stage|alu|res [9] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\rst~input_o ),
	.datab(\ex_stage|alu|res [9]),
	.datac(gnd),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT~6 .lut_mask = 16'h88CC;
defparam \ex_mem_buffer|MEM_ALU_OUT~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y7_N19
dffeas \ex_mem_buffer|MEM_ALU_OUT[9] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem_buffer|MEM_ALU_OUT~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[9] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N0
cycloneive_lcell_comb \mem_wb_buffer|WB_Data_mem_out~5 (
// Equation(s):
// \mem_wb_buffer|WB_Data_mem_out~5_combout  = (\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a8  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(gnd),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\rst~input_o ),
	.datad(\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_Data_mem_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out~5 .lut_mask = 16'hF300;
defparam \mem_wb_buffer|WB_Data_mem_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y7_N1
dffeas \mem_wb_buffer|WB_Data_mem_out[8] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_Data_mem_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_Data_mem_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out[8] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_Data_mem_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N4
cycloneive_lcell_comb \wb_stage|wdata_to_reg_file[8]~5 (
// Equation(s):
// \wb_stage|wdata_to_reg_file[8]~5_combout  = (\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_Data_mem_out [8]))) # (!\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_ALU_OUT [8]))

	.dataa(\mem_wb_buffer|WB_ALU_OUT [8]),
	.datab(\mem_wb_buffer|WB_memread~q ),
	.datac(gnd),
	.datad(\mem_wb_buffer|WB_Data_mem_out [8]),
	.cin(gnd),
	.combout(\wb_stage|wdata_to_reg_file[8]~5_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|wdata_to_reg_file[8]~5 .lut_mask = 16'hEE22;
defparam \wb_stage|wdata_to_reg_file[8]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~132 (
// Equation(s):
// \id_stage|reg_file|rd_data2~132_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|reg_file[9][8]~q ) # ((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|reg_file[8][8]~q  & !\if_id_buffer|ID_rs2_ind 
// [1]))))

	.dataa(\id_stage|reg_file|reg_file[9][8]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[8][8]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~132_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~132 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|rd_data2~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~133 (
// Equation(s):
// \id_stage|reg_file|rd_data2~133_combout  = (\id_stage|reg_file|rd_data2~132_combout  & ((\id_stage|reg_file|reg_file[11][8]~q ) # ((!\if_id_buffer|ID_rs2_ind [1])))) # (!\id_stage|reg_file|rd_data2~132_combout  & (((\id_stage|reg_file|reg_file[10][8]~q  & 
// \if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\id_stage|reg_file|rd_data2~132_combout ),
	.datab(\id_stage|reg_file|reg_file[11][8]~q ),
	.datac(\id_stage|reg_file|reg_file[10][8]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~133_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~133 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|rd_data2~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~149 (
// Equation(s):
// \id_stage|reg_file|rd_data2~149_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[14][8]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[12][8]~q  & 
// !\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[14][8]~q ),
	.datac(\id_stage|reg_file|reg_file[12][8]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~149_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~149 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|rd_data2~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y7_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~150 (
// Equation(s):
// \id_stage|reg_file|rd_data2~150_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~149_combout  & (\id_stage|reg_file|reg_file[15][8]~q )) # (!\id_stage|reg_file|rd_data2~149_combout  & ((\id_stage|reg_file|reg_file[13][8]~q ))))) # 
// (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~149_combout ))))

	.dataa(\id_stage|reg_file|reg_file[15][8]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[13][8]~q ),
	.datad(\id_stage|reg_file|rd_data2~149_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~150_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~150 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data2~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y3_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~144 (
// Equation(s):
// \id_stage|reg_file|rd_data2~144_combout  = (\if_id_buffer|ID_rs2_ind [0] & (\if_id_buffer|ID_rs2_ind [1])) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[6][8]~q ))) # (!\if_id_buffer|ID_rs2_ind [1] & 
// (\id_stage|reg_file|reg_file[4][8]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[4][8]~q ),
	.datad(\id_stage|reg_file|reg_file[6][8]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~144_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~144 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data2~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y3_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~145 (
// Equation(s):
// \id_stage|reg_file|rd_data2~145_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~144_combout  & ((\id_stage|reg_file|reg_file[7][8]~q ))) # (!\id_stage|reg_file|rd_data2~144_combout  & (\id_stage|reg_file|reg_file[5][8]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~144_combout ))))

	.dataa(\id_stage|reg_file|reg_file[5][8]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[7][8]~q ),
	.datad(\id_stage|reg_file|rd_data2~144_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~145_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~145 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y4_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~146 (
// Equation(s):
// \id_stage|reg_file|rd_data2~146_combout  = (\id_stage|reg_file|rd_data2[0]~16_combout  & ((\id_stage|reg_file|rd_data2~145_combout ) # ((\id_stage|reg_file|rd_data2[0]~17_combout )))) # (!\id_stage|reg_file|rd_data2[0]~16_combout  & 
// (((\id_stage|reg_file|reg_file[1][8]~q  & !\id_stage|reg_file|rd_data2[0]~17_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~145_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.datac(\id_stage|reg_file|reg_file[1][8]~q ),
	.datad(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~146_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~146 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|rd_data2~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y4_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~147 (
// Equation(s):
// \id_stage|reg_file|rd_data2~147_combout  = (\id_stage|reg_file|rd_data2[0]~17_combout  & ((\id_stage|reg_file|rd_data2~146_combout  & ((\id_stage|reg_file|reg_file[3][8]~q ))) # (!\id_stage|reg_file|rd_data2~146_combout  & 
// (\id_stage|reg_file|reg_file[2][8]~q )))) # (!\id_stage|reg_file|rd_data2[0]~17_combout  & (((\id_stage|reg_file|rd_data2~146_combout ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.datab(\id_stage|reg_file|reg_file[2][8]~q ),
	.datac(\id_stage|reg_file|reg_file[3][8]~q ),
	.datad(\id_stage|reg_file|rd_data2~146_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~147_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~147 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y6_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~141 (
// Equation(s):
// \id_stage|reg_file|rd_data2~141_combout  = (\if_id_buffer|ID_rs2_ind [3] & (\if_id_buffer|ID_rs2_ind [2])) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|reg_file[23][8]~q ))) # (!\if_id_buffer|ID_rs2_ind [2] & 
// (\id_stage|reg_file|reg_file[19][8]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[19][8]~q ),
	.datad(\id_stage|reg_file|reg_file[23][8]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~141_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~141 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data2~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y6_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~142 (
// Equation(s):
// \id_stage|reg_file|rd_data2~142_combout  = (\id_stage|reg_file|rd_data2~141_combout  & (((\id_stage|reg_file|reg_file[31][8]~q ) # (!\if_id_buffer|ID_rs2_ind [3])))) # (!\id_stage|reg_file|rd_data2~141_combout  & (\id_stage|reg_file|reg_file[27][8]~q  & 
// ((\if_id_buffer|ID_rs2_ind [3]))))

	.dataa(\id_stage|reg_file|rd_data2~141_combout ),
	.datab(\id_stage|reg_file|reg_file[27][8]~q ),
	.datac(\id_stage|reg_file|reg_file[31][8]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~142_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~142 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|rd_data2~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y11_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~134 (
// Equation(s):
// \id_stage|reg_file|rd_data2~134_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[25][8]~q )) # (!\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[17][8]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[25][8]~q ),
	.datac(\id_stage|reg_file|reg_file[17][8]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~134_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~134 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~135 (
// Equation(s):
// \id_stage|reg_file|rd_data2~135_combout  = (\id_stage|reg_file|rd_data2~134_combout  & (((\id_stage|reg_file|reg_file[29][8]~q ) # (!\if_id_buffer|ID_rs2_ind [2])))) # (!\id_stage|reg_file|rd_data2~134_combout  & (\id_stage|reg_file|reg_file[21][8]~q  & 
// ((\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\id_stage|reg_file|rd_data2~134_combout ),
	.datab(\id_stage|reg_file|reg_file[21][8]~q ),
	.datac(\id_stage|reg_file|reg_file[29][8]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~135_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~135 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|rd_data2~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y5_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~138 (
// Equation(s):
// \id_stage|reg_file|rd_data2~138_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[24][8]~q )) # (!\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[16][8]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[24][8]~q ),
	.datac(\id_stage|reg_file|reg_file[16][8]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~138_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~138 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y5_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~139 (
// Equation(s):
// \id_stage|reg_file|rd_data2~139_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|rd_data2~138_combout  & (\id_stage|reg_file|reg_file[28][8]~q )) # (!\id_stage|reg_file|rd_data2~138_combout  & ((\id_stage|reg_file|reg_file[20][8]~q ))))) # 
// (!\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|rd_data2~138_combout ))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|rd_data2~138_combout ),
	.datac(\id_stage|reg_file|reg_file[28][8]~q ),
	.datad(\id_stage|reg_file|reg_file[20][8]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~139_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~139 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|rd_data2~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~136 (
// Equation(s):
// \id_stage|reg_file|rd_data2~136_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][8]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[18][8]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][8]~q ),
	.datac(\id_stage|reg_file|reg_file[18][8]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~136_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~136 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~137 (
// Equation(s):
// \id_stage|reg_file|rd_data2~137_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|rd_data2~136_combout  & ((\id_stage|reg_file|reg_file[30][8]~q ))) # (!\id_stage|reg_file|rd_data2~136_combout  & (\id_stage|reg_file|reg_file[26][8]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|rd_data2~136_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[26][8]~q ),
	.datac(\id_stage|reg_file|reg_file[30][8]~q ),
	.datad(\id_stage|reg_file|rd_data2~136_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~137_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~137 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y5_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~140 (
// Equation(s):
// \id_stage|reg_file|rd_data2~140_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0]) # (\id_stage|reg_file|rd_data2~137_combout )))) # (!\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|rd_data2~139_combout  & 
// (!\if_id_buffer|ID_rs2_ind [0])))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|rd_data2~139_combout ),
	.datac(\if_id_buffer|ID_rs2_ind [0]),
	.datad(\id_stage|reg_file|rd_data2~137_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~140_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~140 .lut_mask = 16'hAEA4;
defparam \id_stage|reg_file|rd_data2~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y5_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~143 (
// Equation(s):
// \id_stage|reg_file|rd_data2~143_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~140_combout  & (\id_stage|reg_file|rd_data2~142_combout )) # (!\id_stage|reg_file|rd_data2~140_combout  & ((\id_stage|reg_file|rd_data2~135_combout 
// ))))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~140_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|rd_data2~142_combout ),
	.datac(\id_stage|reg_file|rd_data2~135_combout ),
	.datad(\id_stage|reg_file|rd_data2~140_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~143_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~143 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data2~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y7_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~148 (
// Equation(s):
// \id_stage|reg_file|rd_data2~148_combout  = (\id_stage|reg_file|rd_data2[0]~13_combout  & (((\id_stage|reg_file|rd_data2[0]~10_combout )))) # (!\id_stage|reg_file|rd_data2[0]~13_combout  & ((\id_stage|reg_file|rd_data2[0]~10_combout  & 
// ((\id_stage|reg_file|rd_data2~143_combout ))) # (!\id_stage|reg_file|rd_data2[0]~10_combout  & (\id_stage|reg_file|rd_data2~147_combout ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.datab(\id_stage|reg_file|rd_data2~147_combout ),
	.datac(\id_stage|reg_file|rd_data2~143_combout ),
	.datad(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~148_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~148 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data2~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y7_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~151 (
// Equation(s):
// \id_stage|reg_file|rd_data2~151_combout  = (\id_stage|reg_file|rd_data2[0]~13_combout  & ((\id_stage|reg_file|rd_data2~148_combout  & ((\id_stage|reg_file|rd_data2~150_combout ))) # (!\id_stage|reg_file|rd_data2~148_combout  & 
// (\id_stage|reg_file|rd_data2~133_combout )))) # (!\id_stage|reg_file|rd_data2[0]~13_combout  & (((\id_stage|reg_file|rd_data2~148_combout ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.datab(\id_stage|reg_file|rd_data2~133_combout ),
	.datac(\id_stage|reg_file|rd_data2~150_combout ),
	.datad(\id_stage|reg_file|rd_data2~148_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~151_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~151 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y7_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~152 (
// Equation(s):
// \id_stage|reg_file|rd_data2~152_combout  = (\id_stage|reg_file|always2~2_combout  & ((\wb_stage|wdata_to_reg_file[8]~5_combout ) # ((!\id_stage|reg_file|rd_data2~25_combout  & \id_stage|reg_file|rd_data2~151_combout )))) # 
// (!\id_stage|reg_file|always2~2_combout  & (!\id_stage|reg_file|rd_data2~25_combout  & ((\id_stage|reg_file|rd_data2~151_combout ))))

	.dataa(\id_stage|reg_file|always2~2_combout ),
	.datab(\id_stage|reg_file|rd_data2~25_combout ),
	.datac(\wb_stage|wdata_to_reg_file[8]~5_combout ),
	.datad(\id_stage|reg_file|rd_data2~151_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~152_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~152 .lut_mask = 16'hB3A0;
defparam \id_stage|reg_file|rd_data2~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y7_N13
dffeas \id_stage|reg_file|rd_data2[8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data2~152_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2[8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y7_N24
cycloneive_lcell_comb \id_ex_buffer|EX_rs2~6 (
// Equation(s):
// \id_ex_buffer|EX_rs2~6_combout  = (\id_stage|reg_file|rd_data2 [8] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\rst~input_o ),
	.datac(\id_stage|reg_file|rd_data2 [8]),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs2~6_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2~6 .lut_mask = 16'hD000;
defparam \id_ex_buffer|EX_rs2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y7_N25
dffeas \id_ex_buffer|EX_rs2[8] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs2~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2[8] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y7_N16
cycloneive_lcell_comb \ex_stage|alu_oper2|out~17 (
// Equation(s):
// \ex_stage|alu_oper2|out~17_combout  = (\ex_stage|alu_oper2|sel2|out~0_combout  & ((\FB|forwardB[0]~8_combout  & ((\wb_stage|wdata_to_reg_file[8]~5_combout ))) # (!\FB|forwardB[0]~8_combout  & (\ex_mem_buffer|MEM_ALU_OUT [8]))))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [8]),
	.datab(\wb_stage|wdata_to_reg_file[8]~5_combout ),
	.datac(\ex_stage|alu_oper2|sel2|out~0_combout ),
	.datad(\FB|forwardB[0]~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~17_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~17 .lut_mask = 16'hC0A0;
defparam \ex_stage|alu_oper2|out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y7_N22
cycloneive_lcell_comb \ex_stage|alu_oper2|out~19 (
// Equation(s):
// \ex_stage|alu_oper2|out~19_combout  = (\ex_stage|alu_oper2|out~18_combout ) # ((\ex_stage|alu_oper2|out~17_combout ) # ((\id_ex_buffer|EX_rs2 [8] & \FB|forwardB[2]~9_combout )))

	.dataa(\ex_stage|alu_oper2|out~18_combout ),
	.datab(\id_ex_buffer|EX_rs2 [8]),
	.datac(\FB|forwardB[2]~9_combout ),
	.datad(\ex_stage|alu_oper2|out~17_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~19_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~19 .lut_mask = 16'hFFEA;
defparam \ex_stage|alu_oper2|out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N16
cycloneive_lcell_comb \ex_stage|alu|Add0~4 (
// Equation(s):
// \ex_stage|alu|Add0~4_combout  = \ex_stage|alu_oper2|out~19_combout  $ (\ex_stage|alu_oper|ALU_OP [0])

	.dataa(\ex_stage|alu_oper2|out~19_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~4 .lut_mask = 16'h5A5A;
defparam \ex_stage|alu|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y8_N16
cycloneive_lcell_comb \ex_stage|alu|Mux10~5 (
// Equation(s):
// \ex_stage|alu|Mux10~5_combout  = (\ex_stage|alu|Mux4~1_combout  & \ex_stage|alu|ShiftLeft0~67_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu|Mux4~1_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~67_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux10~5 .lut_mask = 16'hF000;
defparam \ex_stage|alu|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y8_N30
cycloneive_lcell_comb \ex_stage|alu|Mux10~6 (
// Equation(s):
// \ex_stage|alu|Mux10~6_combout  = (\ex_stage|alu|Mux10~3_combout  & (((\ex_stage|alu|ShiftRight0~79_combout  & \ex_stage|alu|Mux10~2_combout )))) # (!\ex_stage|alu|Mux10~3_combout  & ((\ex_stage|alu|Mux10~5_combout ) # ((!\ex_stage|alu|Mux10~2_combout ))))

	.dataa(\ex_stage|alu|Mux10~3_combout ),
	.datab(\ex_stage|alu|Mux10~5_combout ),
	.datac(\ex_stage|alu|ShiftRight0~79_combout ),
	.datad(\ex_stage|alu|Mux10~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux10~6 .lut_mask = 16'hE455;
defparam \ex_stage|alu|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N18
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~75 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~75_combout  = (\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out [8]))) # (!\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper1|out [10]))

	.dataa(\ex_stage|alu_oper2|out~35_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu_oper1|out [10]),
	.datad(\ex_stage|alu_oper1|out [8]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~75_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~75 .lut_mask = 16'hFA50;
defparam \ex_stage|alu|ShiftRight0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N4
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~76 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~76_combout  = (\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu|ShiftRight0~127_combout )) # (!\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu|ShiftRight0~75_combout )))

	.dataa(\ex_stage|alu|ShiftRight0~127_combout ),
	.datab(\ex_stage|alu|ShiftRight0~75_combout ),
	.datac(gnd),
	.datad(\ex_stage|alu_oper2|out~32_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~76_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~76 .lut_mask = 16'hAACC;
defparam \ex_stage|alu|ShiftRight0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y8_N24
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~77 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~77_combout  = (\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftRight0~34_combout ))) # (!\ex_stage|alu_oper2|out~41_combout  & (\ex_stage|alu|ShiftRight0~76_combout ))

	.dataa(\ex_stage|alu_oper2|out~41_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|ShiftRight0~76_combout ),
	.datad(\ex_stage|alu|ShiftRight0~34_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~77_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~77 .lut_mask = 16'hFA50;
defparam \ex_stage|alu|ShiftRight0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y8_N28
cycloneive_lcell_comb \ex_stage|alu|Mux10~7 (
// Equation(s):
// \ex_stage|alu|Mux10~7_combout  = (\ex_stage|alu|Mux10~6_combout  & (((\ex_stage|alu|Mux10~1_combout ) # (\ex_stage|alu|ShiftRight0~77_combout )))) # (!\ex_stage|alu|Mux10~6_combout  & (\ex_stage|alu|ShiftRight0~74_combout  & 
// (!\ex_stage|alu|Mux10~1_combout )))

	.dataa(\ex_stage|alu|Mux10~6_combout ),
	.datab(\ex_stage|alu|ShiftRight0~74_combout ),
	.datac(\ex_stage|alu|Mux10~1_combout ),
	.datad(\ex_stage|alu|ShiftRight0~77_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux10~7 .lut_mask = 16'hAEA4;
defparam \ex_stage|alu|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y10_N10
cycloneive_lcell_comb \ex_stage|alu|Mux10~8 (
// Equation(s):
// \ex_stage|alu|Mux10~8_combout  = (\ex_stage|alu|Mux10~0_combout  & (((!\ex_stage|alu_oper2|out~19_combout  & !\ex_stage|alu_oper1|out [8])) # (!\ex_stage|alu|Mux4~0_combout ))) # (!\ex_stage|alu|Mux10~0_combout  & (\ex_stage|alu|Mux4~0_combout  & 
// (\ex_stage|alu_oper2|out~19_combout  $ (\ex_stage|alu_oper1|out [8]))))

	.dataa(\ex_stage|alu_oper2|out~19_combout ),
	.datab(\ex_stage|alu|Mux10~0_combout ),
	.datac(\ex_stage|alu|Mux4~0_combout ),
	.datad(\ex_stage|alu_oper1|out [8]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux10~8 .lut_mask = 16'h1C6C;
defparam \ex_stage|alu|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y10_N8
cycloneive_lcell_comb \ex_stage|alu|Mux10~9 (
// Equation(s):
// \ex_stage|alu|Mux10~9_combout  = (\ex_stage|alu|Mux4~0_combout  & (((\ex_stage|alu|Mux10~8_combout )))) # (!\ex_stage|alu|Mux4~0_combout  & ((\ex_stage|alu|Mux10~8_combout  & ((\ex_stage|alu|Mux10~7_combout ))) # (!\ex_stage|alu|Mux10~8_combout  & 
// (\ex_stage|alu|Add0~31_combout ))))

	.dataa(\ex_stage|alu|Add0~31_combout ),
	.datab(\ex_stage|alu|Mux10~7_combout ),
	.datac(\ex_stage|alu|Mux4~0_combout ),
	.datad(\ex_stage|alu|Mux10~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux10~9 .lut_mask = 16'hFC0A;
defparam \ex_stage|alu|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y10_N28
cycloneive_lcell_comb \ex_stage|alu|Mux10~4 (
// Equation(s):
// \ex_stage|alu|Mux10~4_combout  = (\ex_stage|alu_oper2|out~19_combout  & ((\ex_stage|alu_oper|ALU_OP [0]) # (\ex_stage|alu_oper1|out [8]))) # (!\ex_stage|alu_oper2|out~19_combout  & (\ex_stage|alu_oper|ALU_OP [0] & \ex_stage|alu_oper1|out [8]))

	.dataa(\ex_stage|alu_oper2|out~19_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\ex_stage|alu_oper1|out [8]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux10~4 .lut_mask = 16'hFAA0;
defparam \ex_stage|alu|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y10_N26
cycloneive_lcell_comb \ex_stage|alu|Mux10~10 (
// Equation(s):
// \ex_stage|alu|Mux10~10_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux4~2_combout  & ((\ex_stage|alu|Mux10~4_combout ))) # (!\ex_stage|alu|Mux4~2_combout  & (\ex_stage|alu|Mux10~9_combout ))))

	.dataa(\ex_stage|alu|Mux4~2_combout ),
	.datab(\ex_stage|alu|Mux10~9_combout ),
	.datac(\ex_stage|alu_oper|ALU_OP [3]),
	.datad(\ex_stage|alu|Mux10~4_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux10~10_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux10~10 .lut_mask = 16'h0E04;
defparam \ex_stage|alu|Mux10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y8_N8
cycloneive_lcell_comb \ex_stage|alu|res[8] (
// Equation(s):
// \ex_stage|alu|res [8] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux10~10_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [8])))

	.dataa(\ex_stage|alu|Mux10~10_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|res [8]),
	.datad(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ex_stage|alu|res [8]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[8] .lut_mask = 16'hAAF0;
defparam \ex_stage|alu|res[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y8_N20
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT~5 (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT~5_combout  = (\ex_stage|alu|res [8] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(gnd),
	.datab(\ex_stage|alu|res [8]),
	.datac(\rst~input_o ),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT~5 .lut_mask = 16'hC0CC;
defparam \ex_mem_buffer|MEM_ALU_OUT~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y7_N15
dffeas \ex_mem_buffer|MEM_ALU_OUT[8] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem_buffer|MEM_ALU_OUT~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[8] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y11_N16
cycloneive_lcell_comb \mem_wb_buffer|WB_Data_mem_out~9 (
// Equation(s):
// \mem_wb_buffer|WB_Data_mem_out~9_combout  = (\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a7  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(gnd),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\rst~input_o ),
	.datad(\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_Data_mem_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out~9 .lut_mask = 16'hF300;
defparam \mem_wb_buffer|WB_Data_mem_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y11_N17
dffeas \mem_wb_buffer|WB_Data_mem_out[7] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_Data_mem_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_Data_mem_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out[7] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_Data_mem_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y11_N12
cycloneive_lcell_comb \wb_stage|wdata_to_reg_file[7]~9 (
// Equation(s):
// \wb_stage|wdata_to_reg_file[7]~9_combout  = (\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_Data_mem_out [7]))) # (!\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_ALU_OUT [7]))

	.dataa(gnd),
	.datab(\mem_wb_buffer|WB_ALU_OUT [7]),
	.datac(\mem_wb_buffer|WB_memread~q ),
	.datad(\mem_wb_buffer|WB_Data_mem_out [7]),
	.cin(gnd),
	.combout(\wb_stage|wdata_to_reg_file[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|wdata_to_reg_file[7]~9 .lut_mask = 16'hFC0C;
defparam \wb_stage|wdata_to_reg_file[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~212 (
// Equation(s):
// \id_stage|reg_file|rd_data1~212_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|reg_file[13][7]~q ) # (\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|reg_file[12][7]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\id_stage|reg_file|reg_file[12][7]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[13][7]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~212_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~212 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y10_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~213 (
// Equation(s):
// \id_stage|reg_file|rd_data1~213_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~212_combout  & ((\id_stage|reg_file|reg_file[15][7]~q ))) # (!\id_stage|reg_file|rd_data1~212_combout  & (\id_stage|reg_file|reg_file[14][7]~q )))) # 
// (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|rd_data1~212_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[14][7]~q ),
	.datac(\id_stage|reg_file|reg_file[15][7]~q ),
	.datad(\id_stage|reg_file|rd_data1~212_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~213_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~213 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data1~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y9_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~207 (
// Equation(s):
// \id_stage|reg_file|rd_data1~207_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[5][7]~q ))) # (!\if_id_buffer|ID_rs1_ind [0] & 
// (\id_stage|reg_file|reg_file[4][7]~q ))))

	.dataa(\id_stage|reg_file|reg_file[4][7]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[5][7]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~207_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~207 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y9_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~208 (
// Equation(s):
// \id_stage|reg_file|rd_data1~208_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~207_combout  & (\id_stage|reg_file|reg_file[7][7]~q )) # (!\id_stage|reg_file|rd_data1~207_combout  & ((\id_stage|reg_file|reg_file[6][7]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|rd_data1~207_combout ))))

	.dataa(\id_stage|reg_file|reg_file[7][7]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[6][7]~q ),
	.datad(\id_stage|reg_file|rd_data1~207_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~208_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~208 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~209 (
// Equation(s):
// \id_stage|reg_file|rd_data1~209_combout  = (\id_stage|reg_file|rd_data1[16]~17_combout  & (\id_stage|reg_file|rd_data1[16]~14_combout )) # (!\id_stage|reg_file|rd_data1[16]~17_combout  & ((\id_stage|reg_file|rd_data1[16]~14_combout  & 
// (\id_stage|reg_file|reg_file[2][7]~q )) # (!\id_stage|reg_file|rd_data1[16]~14_combout  & ((\id_stage|reg_file|reg_file[1][7]~q )))))

	.dataa(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.datac(\id_stage|reg_file|reg_file[2][7]~q ),
	.datad(\id_stage|reg_file|reg_file[1][7]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~209_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~209 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|rd_data1~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y5_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~210 (
// Equation(s):
// \id_stage|reg_file|rd_data1~210_combout  = (\id_stage|reg_file|rd_data1~209_combout  & (((\id_stage|reg_file|reg_file[3][7]~q ) # (!\id_stage|reg_file|rd_data1[16]~17_combout )))) # (!\id_stage|reg_file|rd_data1~209_combout  & 
// (\id_stage|reg_file|rd_data1~208_combout  & ((\id_stage|reg_file|rd_data1[16]~17_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~208_combout ),
	.datab(\id_stage|reg_file|reg_file[3][7]~q ),
	.datac(\id_stage|reg_file|rd_data1~209_combout ),
	.datad(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~210_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~210 .lut_mask = 16'hCAF0;
defparam \id_stage|reg_file|rd_data1~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~205 (
// Equation(s):
// \id_stage|reg_file|rd_data1~205_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|reg_file[10][7]~q ))) # (!\if_id_buffer|ID_rs1_ind [1] 
// & (\id_stage|reg_file|reg_file[8][7]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[8][7]~q ),
	.datac(\id_stage|reg_file|reg_file[10][7]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~205_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~205 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~206 (
// Equation(s):
// \id_stage|reg_file|rd_data1~206_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~205_combout  & (\id_stage|reg_file|reg_file[11][7]~q )) # (!\id_stage|reg_file|rd_data1~205_combout  & ((\id_stage|reg_file|reg_file[9][7]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|rd_data1~205_combout ))))

	.dataa(\id_stage|reg_file|reg_file[11][7]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[9][7]~q ),
	.datad(\id_stage|reg_file|rd_data1~205_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~206_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~206 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~211 (
// Equation(s):
// \id_stage|reg_file|rd_data1~211_combout  = (\id_stage|reg_file|rd_data1[16]~2_combout  & ((\id_stage|reg_file|rd_data1[16]~13_combout ) # ((\id_stage|reg_file|rd_data1~206_combout )))) # (!\id_stage|reg_file|rd_data1[16]~2_combout  & 
// (!\id_stage|reg_file|rd_data1[16]~13_combout  & (\id_stage|reg_file|rd_data1~210_combout )))

	.dataa(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.datac(\id_stage|reg_file|rd_data1~210_combout ),
	.datad(\id_stage|reg_file|rd_data1~206_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~211_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~211 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|rd_data1~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y5_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~202 (
// Equation(s):
// \id_stage|reg_file|rd_data1~202_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[23][7]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[19][7]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[19][7]~q ),
	.datac(\id_stage|reg_file|reg_file[23][7]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~202_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~202 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y5_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~203 (
// Equation(s):
// \id_stage|reg_file|rd_data1~203_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|rd_data1~202_combout  & ((\id_stage|reg_file|reg_file[31][7]~q ))) # (!\id_stage|reg_file|rd_data1~202_combout  & (\id_stage|reg_file|reg_file[27][7]~q )))) # 
// (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|rd_data1~202_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|rd_data1~202_combout ),
	.datac(\id_stage|reg_file|reg_file[27][7]~q ),
	.datad(\id_stage|reg_file|reg_file[31][7]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~203_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~203 .lut_mask = 16'hEC64;
defparam \id_stage|reg_file|rd_data1~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y8_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~195 (
// Equation(s):
// \id_stage|reg_file|rd_data1~195_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[22][7]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[18][7]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[18][7]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[22][7]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~195_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~195 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~196 (
// Equation(s):
// \id_stage|reg_file|rd_data1~196_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|rd_data1~195_combout  & ((\id_stage|reg_file|reg_file[30][7]~q ))) # (!\id_stage|reg_file|rd_data1~195_combout  & (\id_stage|reg_file|reg_file[26][7]~q )))) # 
// (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|rd_data1~195_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[26][7]~q ),
	.datac(\id_stage|reg_file|reg_file[30][7]~q ),
	.datad(\id_stage|reg_file|rd_data1~195_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~196_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~196 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data1~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y5_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~199 (
// Equation(s):
// \id_stage|reg_file|rd_data1~199_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[24][7]~q ))) # (!\if_id_buffer|ID_rs1_ind [3] 
// & (\id_stage|reg_file|reg_file[16][7]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[16][7]~q ),
	.datac(\id_stage|reg_file|reg_file[24][7]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~199_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~199 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y5_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~200 (
// Equation(s):
// \id_stage|reg_file|rd_data1~200_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|rd_data1~199_combout  & (\id_stage|reg_file|reg_file[28][7]~q )) # (!\id_stage|reg_file|rd_data1~199_combout  & ((\id_stage|reg_file|reg_file[20][7]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|rd_data1~199_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[28][7]~q ),
	.datac(\id_stage|reg_file|reg_file[20][7]~q ),
	.datad(\id_stage|reg_file|rd_data1~199_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~200_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~200 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data1~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y11_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~197 (
// Equation(s):
// \id_stage|reg_file|rd_data1~197_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[25][7]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[17][7]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[17][7]~q ),
	.datac(\id_stage|reg_file|reg_file[25][7]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~197_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~197 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~198 (
// Equation(s):
// \id_stage|reg_file|rd_data1~198_combout  = (\id_stage|reg_file|rd_data1~197_combout  & ((\id_stage|reg_file|reg_file[29][7]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|rd_data1~197_combout  & (((\id_stage|reg_file|reg_file[21][7]~q  & 
// \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|rd_data1~197_combout ),
	.datab(\id_stage|reg_file|reg_file[29][7]~q ),
	.datac(\id_stage|reg_file|reg_file[21][7]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~198_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~198 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|rd_data1~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~201 (
// Equation(s):
// \id_stage|reg_file|rd_data1~201_combout  = (\if_id_buffer|ID_rs1_ind [1] & (\if_id_buffer|ID_rs1_ind [0])) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~198_combout ))) # (!\if_id_buffer|ID_rs1_ind [0] & 
// (\id_stage|reg_file|rd_data1~200_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|rd_data1~200_combout ),
	.datad(\id_stage|reg_file|rd_data1~198_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~201_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~201 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data1~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~204 (
// Equation(s):
// \id_stage|reg_file|rd_data1~204_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~201_combout  & (\id_stage|reg_file|rd_data1~203_combout )) # (!\id_stage|reg_file|rd_data1~201_combout  & ((\id_stage|reg_file|rd_data1~196_combout 
// ))))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|rd_data1~201_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~203_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|rd_data1~196_combout ),
	.datad(\id_stage|reg_file|rd_data1~201_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~204_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~204 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~214 (
// Equation(s):
// \id_stage|reg_file|rd_data1~214_combout  = (\id_stage|reg_file|rd_data1[16]~13_combout  & ((\id_stage|reg_file|rd_data1~211_combout  & (\id_stage|reg_file|rd_data1~213_combout )) # (!\id_stage|reg_file|rd_data1~211_combout  & 
// ((\id_stage|reg_file|rd_data1~204_combout ))))) # (!\id_stage|reg_file|rd_data1[16]~13_combout  & (((\id_stage|reg_file|rd_data1~211_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~213_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.datac(\id_stage|reg_file|rd_data1~211_combout ),
	.datad(\id_stage|reg_file|rd_data1~204_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~214_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~214 .lut_mask = 16'hBCB0;
defparam \id_stage|reg_file|rd_data1~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~215 (
// Equation(s):
// \id_stage|reg_file|rd_data1~215_combout  = (\id_stage|reg_file|always1~2_combout  & ((\wb_stage|wdata_to_reg_file[7]~9_combout ) # ((!\id_stage|reg_file|rd_data1~25_combout  & \id_stage|reg_file|rd_data1~214_combout )))) # 
// (!\id_stage|reg_file|always1~2_combout  & (!\id_stage|reg_file|rd_data1~25_combout  & ((\id_stage|reg_file|rd_data1~214_combout ))))

	.dataa(\id_stage|reg_file|always1~2_combout ),
	.datab(\id_stage|reg_file|rd_data1~25_combout ),
	.datac(\wb_stage|wdata_to_reg_file[7]~9_combout ),
	.datad(\id_stage|reg_file|rd_data1~214_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~215_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~215 .lut_mask = 16'hB3A0;
defparam \id_stage|reg_file|rd_data1~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y4_N11
dffeas \id_stage|reg_file|rd_data1[7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data1~215_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1[7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N18
cycloneive_lcell_comb \id_ex_buffer|EX_rs1~9 (
// Equation(s):
// \id_ex_buffer|EX_rs1~9_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\id_stage|reg_file|rd_data1 [7] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\id_stage|SDU|id_ex_flush~7_combout ),
	.datac(\id_stage|reg_file|rd_data1 [7]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs1~9_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1~9 .lut_mask = 16'hC040;
defparam \id_ex_buffer|EX_rs1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y6_N19
dffeas \id_ex_buffer|EX_rs1[7] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs1~9_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1[7] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N0
cycloneive_lcell_comb \ex_stage|alu_oper1|out[7]~19 (
// Equation(s):
// \ex_stage|alu_oper1|out[7]~19_combout  = (\ex_stage|alu_oper1|sel1|out[21]~8_combout  & ((\FA|forwardA~7_combout  & ((\id_ex_buffer|EX_rs1 [7]))) # (!\FA|forwardA~7_combout  & (\wb_stage|wdata_to_reg_file[7]~9_combout ))))

	.dataa(\wb_stage|wdata_to_reg_file[7]~9_combout ),
	.datab(\id_ex_buffer|EX_rs1 [7]),
	.datac(\ex_stage|alu_oper1|sel1|out[21]~8_combout ),
	.datad(\FA|forwardA~7_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[7]~19 .lut_mask = 16'hC0A0;
defparam \ex_stage|alu_oper1|out[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N6
cycloneive_lcell_comb \ex_stage|alu_oper1|out[7] (
// Equation(s):
// \ex_stage|alu_oper1|out [7] = (\ex_stage|alu_oper1|out~18_combout ) # ((\ex_stage|alu_oper1|out[7]~19_combout ) # ((!\ex_stage|alu_oper1|sel1|out[21]~9_combout  & \ex_mem_buffer|MEM_ALU_OUT [7])))

	.dataa(\ex_stage|alu_oper1|sel1|out[21]~9_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [7]),
	.datac(\ex_stage|alu_oper1|out~18_combout ),
	.datad(\ex_stage|alu_oper1|out[7]~19_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out [7]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[7] .lut_mask = 16'hFFF4;
defparam \ex_stage|alu_oper1|out[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y12_N14
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~85 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~85_combout  = (\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu|ShiftRight0~33_combout ))) # (!\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu|ShiftRight0~60_combout ))

	.dataa(\ex_stage|alu|ShiftRight0~60_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(\ex_stage|alu|ShiftRight0~33_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~85_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~85 .lut_mask = 16'hFA0A;
defparam \ex_stage|alu|ShiftRight0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N20
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~126 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~126_combout  = (\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper1|out [7])) # (!\ex_stage|alu_oper2|out~35_combout  & (((\ex_stage|alu_oper1|out[9]~13_combout ) # (\ex_stage|alu_oper1|out[9]~12_combout ))))

	.dataa(\ex_stage|alu_oper2|out~35_combout ),
	.datab(\ex_stage|alu_oper1|out [7]),
	.datac(\ex_stage|alu_oper1|out[9]~13_combout ),
	.datad(\ex_stage|alu_oper1|out[9]~12_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~126_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~126 .lut_mask = 16'hDDD8;
defparam \ex_stage|alu|ShiftRight0~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N0
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~91 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~91_combout  = (\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu|ShiftRight0~75_combout ))) # (!\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu|ShiftRight0~126_combout ))

	.dataa(\ex_stage|alu_oper2|out~32_combout ),
	.datab(\ex_stage|alu|ShiftRight0~126_combout ),
	.datac(gnd),
	.datad(\ex_stage|alu|ShiftRight0~75_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~91_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~91 .lut_mask = 16'hEE44;
defparam \ex_stage|alu|ShiftRight0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y12_N28
cycloneive_lcell_comb \ex_stage|alu|Mux9~1 (
// Equation(s):
// \ex_stage|alu|Mux9~1_combout  = (\ex_stage|alu|Mux6~1_combout  & (\ex_stage|alu|Mux6~0_combout )) # (!\ex_stage|alu|Mux6~1_combout  & ((\ex_stage|alu|Mux6~0_combout  & ((\ex_stage|alu|ShiftRight0~72_combout ))) # (!\ex_stage|alu|Mux6~0_combout  & 
// (\ex_stage|alu|ShiftRight0~91_combout ))))

	.dataa(\ex_stage|alu|Mux6~1_combout ),
	.datab(\ex_stage|alu|Mux6~0_combout ),
	.datac(\ex_stage|alu|ShiftRight0~91_combout ),
	.datad(\ex_stage|alu|ShiftRight0~72_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux9~1 .lut_mask = 16'hDC98;
defparam \ex_stage|alu|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y12_N10
cycloneive_lcell_comb \ex_stage|alu|Mux9~2 (
// Equation(s):
// \ex_stage|alu|Mux9~2_combout  = (\ex_stage|alu|Mux6~1_combout  & ((\ex_stage|alu|Mux9~1_combout  & (\ex_stage|alu|ShiftRight0~92_combout )) # (!\ex_stage|alu|Mux9~1_combout  & ((\ex_stage|alu|ShiftRight0~85_combout ))))) # (!\ex_stage|alu|Mux6~1_combout  
// & (((\ex_stage|alu|Mux9~1_combout ))))

	.dataa(\ex_stage|alu|ShiftRight0~92_combout ),
	.datab(\ex_stage|alu|ShiftRight0~85_combout ),
	.datac(\ex_stage|alu|Mux6~1_combout ),
	.datad(\ex_stage|alu|Mux9~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux9~2 .lut_mask = 16'hAFC0;
defparam \ex_stage|alu|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y10_N28
cycloneive_lcell_comb \ex_stage|alu|Mux9~3 (
// Equation(s):
// \ex_stage|alu|Mux9~3_combout  = (\ex_stage|alu|Mux4~1_combout  & (!\ex_stage|alu_oper2|out~38_combout  & \ex_stage|alu|ShiftLeft0~60_combout ))

	.dataa(\ex_stage|alu|Mux4~1_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu_oper2|out~38_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~60_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux9~3 .lut_mask = 16'h0A00;
defparam \ex_stage|alu|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y12_N24
cycloneive_lcell_comb \ex_stage|alu|Mux9~4 (
// Equation(s):
// \ex_stage|alu|Mux9~4_combout  = (\ex_stage|alu_oper2|out~27_combout  & (!\ex_stage|alu_oper|ALU_OP [0] & ((\ex_stage|alu_oper|ALU_OP [1]) # (!\ex_stage|alu_oper1|out [7])))) # (!\ex_stage|alu_oper2|out~27_combout  & (\ex_stage|alu_oper|ALU_OP [0] $ 
// (((\ex_stage|alu_oper|ALU_OP [1]) # (\ex_stage|alu_oper1|out [7])))))

	.dataa(\ex_stage|alu_oper2|out~27_combout ),
	.datab(\ex_stage|alu_oper|ALU_OP [0]),
	.datac(\ex_stage|alu_oper|ALU_OP [1]),
	.datad(\ex_stage|alu_oper1|out [7]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux9~4 .lut_mask = 16'h3136;
defparam \ex_stage|alu|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y12_N16
cycloneive_lcell_comb \ex_stage|alu|Mux9~5 (
// Equation(s):
// \ex_stage|alu|Mux9~5_combout  = (\ex_stage|alu|Mux6~2_combout  & ((\ex_stage|alu|Mux9~4_combout  & ((\ex_stage|alu|Mux9~3_combout ))) # (!\ex_stage|alu|Mux9~4_combout  & (\ex_stage|alu|Mux9~2_combout )))) # (!\ex_stage|alu|Mux6~2_combout  & 
// (((\ex_stage|alu|Mux9~4_combout ))))

	.dataa(\ex_stage|alu|Mux9~2_combout ),
	.datab(\ex_stage|alu|Mux6~2_combout ),
	.datac(\ex_stage|alu|Mux9~3_combout ),
	.datad(\ex_stage|alu|Mux9~4_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux9~5 .lut_mask = 16'hF388;
defparam \ex_stage|alu|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y12_N2
cycloneive_lcell_comb \ex_stage|alu|Mux9~6 (
// Equation(s):
// \ex_stage|alu|Mux9~6_combout  = (\ex_stage|alu|Mux4~3_combout  & ((\ex_stage|alu|Mux9~5_combout ))) # (!\ex_stage|alu|Mux4~3_combout  & (\ex_stage|alu|Add0~29_combout ))

	.dataa(\ex_stage|alu|Mux4~3_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|Add0~29_combout ),
	.datad(\ex_stage|alu|Mux9~5_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux9~6 .lut_mask = 16'hFA50;
defparam \ex_stage|alu|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y12_N10
cycloneive_lcell_comb \ex_stage|alu|Mux9~0 (
// Equation(s):
// \ex_stage|alu|Mux9~0_combout  = (\ex_stage|alu_oper2|out~27_combout  & ((\ex_stage|alu|Mux4~3_combout ) # (\ex_stage|alu_oper1|out [7]))) # (!\ex_stage|alu_oper2|out~27_combout  & (\ex_stage|alu|Mux4~3_combout  & \ex_stage|alu_oper1|out [7]))

	.dataa(\ex_stage|alu_oper2|out~27_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|Mux4~3_combout ),
	.datad(\ex_stage|alu_oper1|out [7]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux9~0 .lut_mask = 16'hFAA0;
defparam \ex_stage|alu|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y12_N4
cycloneive_lcell_comb \ex_stage|alu|Mux9~7 (
// Equation(s):
// \ex_stage|alu|Mux9~7_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux4~2_combout  & ((\ex_stage|alu|Mux9~0_combout ))) # (!\ex_stage|alu|Mux4~2_combout  & (\ex_stage|alu|Mux9~6_combout ))))

	.dataa(\ex_stage|alu|Mux4~2_combout ),
	.datab(\ex_stage|alu|Mux9~6_combout ),
	.datac(\ex_stage|alu_oper|ALU_OP [3]),
	.datad(\ex_stage|alu|Mux9~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux9~7 .lut_mask = 16'h0E04;
defparam \ex_stage|alu|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y8_N26
cycloneive_lcell_comb \ex_stage|alu|res[7] (
// Equation(s):
// \ex_stage|alu|res [7] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux9~7_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [7])))

	.dataa(\ex_stage|alu|Mux9~7_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|res [7]),
	.datad(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ex_stage|alu|res [7]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[7] .lut_mask = 16'hAAF0;
defparam \ex_stage|alu|res[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y8_N2
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT~9 (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT~9_combout  = (\ex_stage|alu|res [7] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\ex_stage|alu|res [7]),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT~9_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT~9 .lut_mask = 16'hA0AA;
defparam \ex_mem_buffer|MEM_ALU_OUT~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y6_N1
dffeas \ex_mem_buffer|MEM_ALU_OUT[7] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem_buffer|MEM_ALU_OUT~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[7] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y8_N8
cycloneive_lcell_comb \mem_wb_buffer|WB_Data_mem_out~7 (
// Equation(s):
// \mem_wb_buffer|WB_Data_mem_out~7_combout  = (\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a11  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(gnd),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\rst~input_o ),
	.datad(\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_Data_mem_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out~7 .lut_mask = 16'hF300;
defparam \mem_wb_buffer|WB_Data_mem_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y8_N9
dffeas \mem_wb_buffer|WB_Data_mem_out[11] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_Data_mem_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_Data_mem_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out[11] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_Data_mem_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y8_N24
cycloneive_lcell_comb \wb_stage|wdata_to_reg_file[11]~7 (
// Equation(s):
// \wb_stage|wdata_to_reg_file[11]~7_combout  = (\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_Data_mem_out [11]))) # (!\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_ALU_OUT [11]))

	.dataa(gnd),
	.datab(\mem_wb_buffer|WB_ALU_OUT [11]),
	.datac(\mem_wb_buffer|WB_Data_mem_out [11]),
	.datad(\mem_wb_buffer|WB_memread~q ),
	.cin(gnd),
	.combout(\wb_stage|wdata_to_reg_file[11]~7_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|wdata_to_reg_file[11]~7 .lut_mask = 16'hF0CC;
defparam \wb_stage|wdata_to_reg_file[11]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y8_N3
dffeas \id_stage|reg_file|reg_file[30][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[11]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y8_N17
dffeas \id_stage|reg_file|reg_file[26][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[11]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y8_N21
dffeas \id_stage|reg_file|reg_file[22][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[11]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y8_N19
dffeas \id_stage|reg_file|reg_file[18][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[11]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y8_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~153 (
// Equation(s):
// \id_stage|reg_file|rd_data2~153_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][11]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[18][11]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][11]~q ),
	.datac(\id_stage|reg_file|reg_file[18][11]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~153_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~153 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~154 (
// Equation(s):
// \id_stage|reg_file|rd_data2~154_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|rd_data2~153_combout  & (\id_stage|reg_file|reg_file[30][11]~q )) # (!\id_stage|reg_file|rd_data2~153_combout  & ((\id_stage|reg_file|reg_file[26][11]~q ))))) 
// # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|rd_data2~153_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[30][11]~q ),
	.datac(\id_stage|reg_file|reg_file[26][11]~q ),
	.datad(\id_stage|reg_file|rd_data2~153_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~154_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~154 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data2~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y11_N29
dffeas \id_stage|reg_file|reg_file[21][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[11]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y11_N7
dffeas \id_stage|reg_file|reg_file[29][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[11]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y11_N25
dffeas \id_stage|reg_file|reg_file[25][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[11]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y11_N23
dffeas \id_stage|reg_file|reg_file[17][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[11]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y11_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~155 (
// Equation(s):
// \id_stage|reg_file|rd_data2~155_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[25][11]~q )) # (!\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[17][11]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[25][11]~q ),
	.datac(\id_stage|reg_file|reg_file[17][11]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~155_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~155 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~156 (
// Equation(s):
// \id_stage|reg_file|rd_data2~156_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|rd_data2~155_combout  & ((\id_stage|reg_file|reg_file[29][11]~q ))) # (!\id_stage|reg_file|rd_data2~155_combout  & (\id_stage|reg_file|reg_file[21][11]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|rd_data2~155_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[21][11]~q ),
	.datac(\id_stage|reg_file|reg_file[29][11]~q ),
	.datad(\id_stage|reg_file|rd_data2~155_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~156_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~156 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y5_N13
dffeas \id_stage|reg_file|reg_file[20][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[11]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y5_N23
dffeas \id_stage|reg_file|reg_file[28][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[11]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y5_N9
dffeas \id_stage|reg_file|reg_file[24][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[11]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y5_N23
dffeas \id_stage|reg_file|reg_file[16][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[11]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y5_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~157 (
// Equation(s):
// \id_stage|reg_file|rd_data2~157_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[24][11]~q )) # (!\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[16][11]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[24][11]~q ),
	.datac(\id_stage|reg_file|reg_file[16][11]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~157_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~157 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y5_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~158 (
// Equation(s):
// \id_stage|reg_file|rd_data2~158_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|rd_data2~157_combout  & ((\id_stage|reg_file|reg_file[28][11]~q ))) # (!\id_stage|reg_file|rd_data2~157_combout  & (\id_stage|reg_file|reg_file[20][11]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|rd_data2~157_combout ))))

	.dataa(\id_stage|reg_file|reg_file[20][11]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[28][11]~q ),
	.datad(\id_stage|reg_file|rd_data2~157_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~158_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~158 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y7_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~159 (
// Equation(s):
// \id_stage|reg_file|rd_data2~159_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~156_combout ) # ((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & (((!\if_id_buffer|ID_rs2_ind [1] & 
// \id_stage|reg_file|rd_data2~158_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~156_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\if_id_buffer|ID_rs2_ind [1]),
	.datad(\id_stage|reg_file|rd_data2~158_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~159_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~159 .lut_mask = 16'hCBC8;
defparam \id_stage|reg_file|rd_data2~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y6_N9
dffeas \id_stage|reg_file|reg_file[27][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[11]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y6_N7
dffeas \id_stage|reg_file|reg_file[31][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[11]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N31
dffeas \id_stage|reg_file|reg_file[19][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[11]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N1
dffeas \id_stage|reg_file|reg_file[23][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[11]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y6_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~160 (
// Equation(s):
// \id_stage|reg_file|rd_data2~160_combout  = (\if_id_buffer|ID_rs2_ind [3] & (\if_id_buffer|ID_rs2_ind [2])) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|reg_file[23][11]~q ))) # (!\if_id_buffer|ID_rs2_ind [2] & 
// (\id_stage|reg_file|reg_file[19][11]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[19][11]~q ),
	.datad(\id_stage|reg_file|reg_file[23][11]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~160_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~160 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data2~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y6_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~161 (
// Equation(s):
// \id_stage|reg_file|rd_data2~161_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|rd_data2~160_combout  & ((\id_stage|reg_file|reg_file[31][11]~q ))) # (!\id_stage|reg_file|rd_data2~160_combout  & (\id_stage|reg_file|reg_file[27][11]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|rd_data2~160_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[27][11]~q ),
	.datac(\id_stage|reg_file|reg_file[31][11]~q ),
	.datad(\id_stage|reg_file|rd_data2~160_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~161_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~161 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y7_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~162 (
// Equation(s):
// \id_stage|reg_file|rd_data2~162_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~159_combout  & ((\id_stage|reg_file|rd_data2~161_combout ))) # (!\id_stage|reg_file|rd_data2~159_combout  & (\id_stage|reg_file|rd_data2~154_combout 
// )))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~159_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~154_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|rd_data2~159_combout ),
	.datad(\id_stage|reg_file|rd_data2~161_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~162_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~162 .lut_mask = 16'hF838;
defparam \id_stage|reg_file|rd_data2~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y8_N25
dffeas \id_stage|reg_file|reg_file[15][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\wb_stage|wdata_to_reg_file[11]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N27
dffeas \id_stage|reg_file|reg_file[14][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[11]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N19
dffeas \id_stage|reg_file|reg_file[12][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[11]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N13
dffeas \id_stage|reg_file|reg_file[13][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[11]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~170 (
// Equation(s):
// \id_stage|reg_file|rd_data2~170_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1]) # ((\id_stage|reg_file|reg_file[13][11]~q )))) # (!\if_id_buffer|ID_rs2_ind [0] & (!\if_id_buffer|ID_rs2_ind [1] & 
// (\id_stage|reg_file|reg_file[12][11]~q )))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[12][11]~q ),
	.datad(\id_stage|reg_file|reg_file[13][11]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~170_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~170 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|rd_data2~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~171 (
// Equation(s):
// \id_stage|reg_file|rd_data2~171_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~170_combout  & (\id_stage|reg_file|reg_file[15][11]~q )) # (!\id_stage|reg_file|rd_data2~170_combout  & ((\id_stage|reg_file|reg_file[14][11]~q ))))) 
// # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~170_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[15][11]~q ),
	.datac(\id_stage|reg_file|reg_file[14][11]~q ),
	.datad(\id_stage|reg_file|rd_data2~170_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~171_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~171 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data2~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y6_N11
dffeas \id_stage|reg_file|reg_file[6][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[11]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y9_N13
dffeas \id_stage|reg_file|reg_file[7][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[11]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y8_N25
dffeas \id_stage|reg_file|reg_file[5][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[11]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y7_N23
dffeas \id_stage|reg_file|reg_file[4][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[11]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~165 (
// Equation(s):
// \id_stage|reg_file|rd_data2~165_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|reg_file[5][11]~q ) # ((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|reg_file[4][11]~q  & 
// !\if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[5][11]~q ),
	.datac(\id_stage|reg_file|reg_file[4][11]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~165_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~165 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|rd_data2~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y9_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~166 (
// Equation(s):
// \id_stage|reg_file|rd_data2~166_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~165_combout  & ((\id_stage|reg_file|reg_file[7][11]~q ))) # (!\id_stage|reg_file|rd_data2~165_combout  & (\id_stage|reg_file|reg_file[6][11]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~165_combout ))))

	.dataa(\id_stage|reg_file|reg_file[6][11]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[7][11]~q ),
	.datad(\id_stage|reg_file|rd_data2~165_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~166_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~166 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y5_N19
dffeas \id_stage|reg_file|reg_file[3][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[11]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y6_N1
dffeas \id_stage|reg_file|reg_file[2][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[11]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y6_N7
dffeas \id_stage|reg_file|reg_file[1][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[11]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~167 (
// Equation(s):
// \id_stage|reg_file|rd_data2~167_combout  = (\id_stage|reg_file|rd_data2[0]~17_combout  & ((\id_stage|reg_file|reg_file[2][11]~q ) # ((\id_stage|reg_file|rd_data2[0]~16_combout )))) # (!\id_stage|reg_file|rd_data2[0]~17_combout  & 
// (((\id_stage|reg_file|reg_file[1][11]~q  & !\id_stage|reg_file|rd_data2[0]~16_combout ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.datab(\id_stage|reg_file|reg_file[2][11]~q ),
	.datac(\id_stage|reg_file|reg_file[1][11]~q ),
	.datad(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~167_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~167 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|rd_data2~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y5_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~168 (
// Equation(s):
// \id_stage|reg_file|rd_data2~168_combout  = (\id_stage|reg_file|rd_data2[0]~16_combout  & ((\id_stage|reg_file|rd_data2~167_combout  & ((\id_stage|reg_file|reg_file[3][11]~q ))) # (!\id_stage|reg_file|rd_data2~167_combout  & 
// (\id_stage|reg_file|rd_data2~166_combout )))) # (!\id_stage|reg_file|rd_data2[0]~16_combout  & (((\id_stage|reg_file|rd_data2~167_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~166_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.datac(\id_stage|reg_file|reg_file[3][11]~q ),
	.datad(\id_stage|reg_file|rd_data2~167_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~168_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~168 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y7_N31
dffeas \id_stage|reg_file|reg_file[9][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[11]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y7_N13
dffeas \id_stage|reg_file|reg_file[11][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[11]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y7_N17
dffeas \id_stage|reg_file|reg_file[10][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[11]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y7_N5
dffeas \id_stage|reg_file|reg_file[8][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[11]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~163 (
// Equation(s):
// \id_stage|reg_file|rd_data2~163_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|reg_file[10][11]~q )) # (!\if_id_buffer|ID_rs2_ind [1] & 
// ((\id_stage|reg_file|reg_file[8][11]~q )))))

	.dataa(\id_stage|reg_file|reg_file[10][11]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[8][11]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~163_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~163 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|rd_data2~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~164 (
// Equation(s):
// \id_stage|reg_file|rd_data2~164_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~163_combout  & ((\id_stage|reg_file|reg_file[11][11]~q ))) # (!\id_stage|reg_file|rd_data2~163_combout  & (\id_stage|reg_file|reg_file[9][11]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~163_combout ))))

	.dataa(\id_stage|reg_file|reg_file[9][11]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[11][11]~q ),
	.datad(\id_stage|reg_file|rd_data2~163_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~164_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~164 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y5_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~169 (
// Equation(s):
// \id_stage|reg_file|rd_data2~169_combout  = (\id_stage|reg_file|rd_data2[0]~13_combout  & (((\id_stage|reg_file|rd_data2[0]~10_combout ) # (\id_stage|reg_file|rd_data2~164_combout )))) # (!\id_stage|reg_file|rd_data2[0]~13_combout  & 
// (\id_stage|reg_file|rd_data2~168_combout  & (!\id_stage|reg_file|rd_data2[0]~10_combout )))

	.dataa(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.datab(\id_stage|reg_file|rd_data2~168_combout ),
	.datac(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.datad(\id_stage|reg_file|rd_data2~164_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~169_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~169 .lut_mask = 16'hAEA4;
defparam \id_stage|reg_file|rd_data2~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y5_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~172 (
// Equation(s):
// \id_stage|reg_file|rd_data2~172_combout  = (\id_stage|reg_file|rd_data2[0]~10_combout  & ((\id_stage|reg_file|rd_data2~169_combout  & ((\id_stage|reg_file|rd_data2~171_combout ))) # (!\id_stage|reg_file|rd_data2~169_combout  & 
// (\id_stage|reg_file|rd_data2~162_combout )))) # (!\id_stage|reg_file|rd_data2[0]~10_combout  & (((\id_stage|reg_file|rd_data2~169_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~162_combout ),
	.datab(\id_stage|reg_file|rd_data2~171_combout ),
	.datac(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.datad(\id_stage|reg_file|rd_data2~169_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~172_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~172 .lut_mask = 16'hCFA0;
defparam \id_stage|reg_file|rd_data2~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y5_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~173 (
// Equation(s):
// \id_stage|reg_file|rd_data2~173_combout  = (\wb_stage|wdata_to_reg_file[11]~7_combout  & ((\id_stage|reg_file|always2~2_combout ) # ((\id_stage|reg_file|rd_data2~172_combout  & !\id_stage|reg_file|rd_data2~25_combout )))) # 
// (!\wb_stage|wdata_to_reg_file[11]~7_combout  & (((\id_stage|reg_file|rd_data2~172_combout  & !\id_stage|reg_file|rd_data2~25_combout ))))

	.dataa(\wb_stage|wdata_to_reg_file[11]~7_combout ),
	.datab(\id_stage|reg_file|always2~2_combout ),
	.datac(\id_stage|reg_file|rd_data2~172_combout ),
	.datad(\id_stage|reg_file|rd_data2~25_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~173_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~173 .lut_mask = 16'h88F8;
defparam \id_stage|reg_file|rd_data2~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y5_N19
dffeas \id_stage|reg_file|rd_data2[11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data2~173_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2[11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y8_N20
cycloneive_lcell_comb \id_ex_buffer|EX_rs2~7 (
// Equation(s):
// \id_ex_buffer|EX_rs2~7_combout  = (\id_stage|reg_file|rd_data2 [11] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\id_stage|reg_file|rd_data2 [11]),
	.datab(\rst~input_o ),
	.datac(\id_stage|SDU|id_ex_flush~7_combout ),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs2~7_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2~7 .lut_mask = 16'h80A0;
defparam \id_ex_buffer|EX_rs2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y8_N21
dffeas \id_ex_buffer|EX_rs2[11] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs2~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2[11] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y8_N16
cycloneive_lcell_comb \ex_stage|alu_oper2|out~20 (
// Equation(s):
// \ex_stage|alu_oper2|out~20_combout  = (\ex_stage|alu_oper2|sel2|out~0_combout  & ((\FB|forwardB[0]~8_combout  & ((\wb_stage|wdata_to_reg_file[11]~7_combout ))) # (!\FB|forwardB[0]~8_combout  & (\ex_mem_buffer|MEM_ALU_OUT [11]))))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [11]),
	.datab(\wb_stage|wdata_to_reg_file[11]~7_combout ),
	.datac(\FB|forwardB[0]~8_combout ),
	.datad(\ex_stage|alu_oper2|sel2|out~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~20_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~20 .lut_mask = 16'hCA00;
defparam \ex_stage|alu_oper2|out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N16
cycloneive_lcell_comb \id_ex_buffer|EX_Immed~22 (
// Equation(s):
// \id_ex_buffer|EX_Immed~22_combout  = (\if_id_buffer|ID_INST [11] & \id_ex_buffer|EX_Immed~14_combout )

	.dataa(\if_id_buffer|ID_INST [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_ex_buffer|EX_Immed~14_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_Immed~22_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed~22 .lut_mask = 16'hAA00;
defparam \id_ex_buffer|EX_Immed~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y4_N1
dffeas \id_ex_buffer|EX_Immed[11] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer|EX_Immed~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_Immed [11]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed[11] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_Immed[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y8_N6
cycloneive_lcell_comb \ex_stage|alu_oper2|out~21 (
// Equation(s):
// \ex_stage|alu_oper2|out~21_combout  = (\id_ex_buffer|EX_Immed [11] & (!\ex_stage|alu_oper2|sel0|out~0_combout  & !\FB|forwardB[0]~8_combout ))

	.dataa(\id_ex_buffer|EX_Immed [11]),
	.datab(gnd),
	.datac(\ex_stage|alu_oper2|sel0|out~0_combout ),
	.datad(\FB|forwardB[0]~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~21_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~21 .lut_mask = 16'h000A;
defparam \ex_stage|alu_oper2|out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y8_N2
cycloneive_lcell_comb \ex_stage|alu_oper2|out~22 (
// Equation(s):
// \ex_stage|alu_oper2|out~22_combout  = (\ex_stage|alu_oper2|out~20_combout ) # ((\ex_stage|alu_oper2|out~21_combout ) # ((\id_ex_buffer|EX_rs2 [11] & \FB|forwardB[2]~9_combout )))

	.dataa(\id_ex_buffer|EX_rs2 [11]),
	.datab(\ex_stage|alu_oper2|out~20_combout ),
	.datac(\FB|forwardB[2]~9_combout ),
	.datad(\ex_stage|alu_oper2|out~21_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~22_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~22 .lut_mask = 16'hFFEC;
defparam \ex_stage|alu_oper2|out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y8_N12
cycloneive_lcell_comb \ex_stage|alu|Mux13~0 (
// Equation(s):
// \ex_stage|alu|Mux13~0_combout  = (\ex_stage|alu_oper2|out~22_combout  & ((\ex_stage|alu_oper|ALU_OP [0]) # ((\ex_stage|alu_oper1|out [11]) # (!\ex_stage|alu|Mux4~2_combout )))) # (!\ex_stage|alu_oper2|out~22_combout  & (\ex_stage|alu_oper1|out [11] & 
// ((\ex_stage|alu_oper|ALU_OP [0]) # (!\ex_stage|alu|Mux4~2_combout ))))

	.dataa(\ex_stage|alu_oper2|out~22_combout ),
	.datab(\ex_stage|alu_oper|ALU_OP [0]),
	.datac(\ex_stage|alu_oper1|out [11]),
	.datad(\ex_stage|alu|Mux4~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux13~0 .lut_mask = 16'hE8FA;
defparam \ex_stage|alu|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y8_N28
cycloneive_lcell_comb \ex_stage|Equal2~6 (
// Equation(s):
// \ex_stage|Equal2~6_combout  = \ex_stage|alu_oper1|out [11] $ (\ex_stage|alu_oper2|out~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper1|out [11]),
	.datad(\ex_stage|alu_oper2|out~22_combout ),
	.cin(gnd),
	.combout(\ex_stage|Equal2~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Equal2~6 .lut_mask = 16'h0FF0;
defparam \ex_stage|Equal2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y8_N24
cycloneive_lcell_comb \ex_stage|alu|Mux13~1 (
// Equation(s):
// \ex_stage|alu|Mux13~1_combout  = (\ex_stage|alu|Mux10~0_combout  & (((!\ex_stage|alu|Mux4~0_combout )))) # (!\ex_stage|alu|Mux10~0_combout  & ((\ex_stage|alu|Mux4~0_combout  & ((\ex_stage|Equal2~6_combout ))) # (!\ex_stage|alu|Mux4~0_combout  & 
// (\ex_stage|alu|Add0~37_combout ))))

	.dataa(\ex_stage|alu|Add0~37_combout ),
	.datab(\ex_stage|alu|Mux10~0_combout ),
	.datac(\ex_stage|alu|Mux4~0_combout ),
	.datad(\ex_stage|Equal2~6_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux13~1 .lut_mask = 16'h3E0E;
defparam \ex_stage|alu|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y12_N8
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~86 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~86_combout  = (\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftRight0~71_combout ))) # (!\ex_stage|alu_oper2|out~41_combout  & (\ex_stage|alu|ShiftRight0~85_combout ))

	.dataa(\ex_stage|alu_oper2|out~41_combout ),
	.datab(\ex_stage|alu|ShiftRight0~85_combout ),
	.datac(gnd),
	.datad(\ex_stage|alu|ShiftRight0~71_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~86_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~86 .lut_mask = 16'hEE44;
defparam \ex_stage|alu|ShiftRight0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y10_N16
cycloneive_lcell_comb \ex_stage|alu|Mux13~2 (
// Equation(s):
// \ex_stage|alu|Mux13~2_combout  = (\ex_stage|alu|Mux4~1_combout  & \ex_stage|alu|ShiftLeft0~71_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu|Mux4~1_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~71_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux13~2 .lut_mask = 16'hF000;
defparam \ex_stage|alu|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y10_N2
cycloneive_lcell_comb \ex_stage|alu|Mux13~3 (
// Equation(s):
// \ex_stage|alu|Mux13~3_combout  = (\ex_stage|alu|Mux10~3_combout  & (((\ex_stage|alu|Mux10~2_combout  & \ex_stage|alu|ShiftRight0~87_combout )))) # (!\ex_stage|alu|Mux10~3_combout  & ((\ex_stage|alu|Mux13~2_combout ) # ((!\ex_stage|alu|Mux10~2_combout ))))

	.dataa(\ex_stage|alu|Mux10~3_combout ),
	.datab(\ex_stage|alu|Mux13~2_combout ),
	.datac(\ex_stage|alu|Mux10~2_combout ),
	.datad(\ex_stage|alu|ShiftRight0~87_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux13~3 .lut_mask = 16'hE545;
defparam \ex_stage|alu|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y10_N20
cycloneive_lcell_comb \ex_stage|alu|Mux13~4 (
// Equation(s):
// \ex_stage|alu|Mux13~4_combout  = (\ex_stage|alu|Mux10~1_combout  & (((\ex_stage|alu|Mux13~3_combout )))) # (!\ex_stage|alu|Mux10~1_combout  & ((\ex_stage|alu|Mux13~3_combout  & (\ex_stage|alu|ShiftRight0~86_combout )) # (!\ex_stage|alu|Mux13~3_combout  & 
// ((\ex_stage|alu|ShiftRight0~84_combout )))))

	.dataa(\ex_stage|alu|Mux10~1_combout ),
	.datab(\ex_stage|alu|ShiftRight0~86_combout ),
	.datac(\ex_stage|alu|Mux13~3_combout ),
	.datad(\ex_stage|alu|ShiftRight0~84_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux13~4 .lut_mask = 16'hE5E0;
defparam \ex_stage|alu|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y8_N26
cycloneive_lcell_comb \ex_stage|alu|Mux13~5 (
// Equation(s):
// \ex_stage|alu|Mux13~5_combout  = (\ex_stage|alu|Mux10~0_combout  & ((\ex_stage|alu|Mux13~1_combout  & (\ex_stage|alu|Mux13~4_combout )) # (!\ex_stage|alu|Mux13~1_combout  & ((!\ex_stage|alu|Mux13~0_combout ))))) # (!\ex_stage|alu|Mux10~0_combout  & 
// (\ex_stage|alu|Mux13~1_combout ))

	.dataa(\ex_stage|alu|Mux10~0_combout ),
	.datab(\ex_stage|alu|Mux13~1_combout ),
	.datac(\ex_stage|alu|Mux13~4_combout ),
	.datad(\ex_stage|alu|Mux13~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux13~5 .lut_mask = 16'hC4E6;
defparam \ex_stage|alu|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y8_N16
cycloneive_lcell_comb \ex_stage|alu|Mux13~6 (
// Equation(s):
// \ex_stage|alu|Mux13~6_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux4~2_combout  & (\ex_stage|alu|Mux13~0_combout )) # (!\ex_stage|alu|Mux4~2_combout  & ((\ex_stage|alu|Mux13~5_combout )))))

	.dataa(\ex_stage|alu|Mux13~0_combout ),
	.datab(\ex_stage|alu|Mux4~2_combout ),
	.datac(\ex_stage|alu|Mux13~5_combout ),
	.datad(\ex_stage|alu_oper|ALU_OP [3]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux13~6 .lut_mask = 16'h00B8;
defparam \ex_stage|alu|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N10
cycloneive_lcell_comb \ex_stage|alu|res[11] (
// Equation(s):
// \ex_stage|alu|res [11] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux13~6_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [11])))

	.dataa(gnd),
	.datab(\ex_stage|alu|Mux13~6_combout ),
	.datac(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.datad(\ex_stage|alu|res [11]),
	.cin(gnd),
	.combout(\ex_stage|alu|res [11]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[11] .lut_mask = 16'hCFC0;
defparam \ex_stage|alu|res[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y8_N4
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT~7 (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT~7_combout  = (\ex_stage|alu|res [11] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\ex_stage|alu|res [11]),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT~7 .lut_mask = 16'h88AA;
defparam \ex_mem_buffer|MEM_ALU_OUT~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y8_N5
dffeas \ex_mem_buffer|MEM_ALU_OUT[11] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_ALU_OUT~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[11] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N8
cycloneive_lcell_comb \id_ex_buffer|EX_PC~7 (
// Equation(s):
// \id_ex_buffer|EX_PC~7_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\if_id_buffer|ID_PC [11] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\id_stage|SDU|id_ex_flush~7_combout ),
	.datac(\rst~input_o ),
	.datad(\if_id_buffer|ID_PC [11]),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_PC~7_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_PC~7 .lut_mask = 16'hC400;
defparam \id_ex_buffer|EX_PC~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y6_N9
dffeas \id_ex_buffer|EX_PC[11] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PC~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PC[11] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PC[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N2
cycloneive_lcell_comb \ex_stage|alu_oper1|out~14 (
// Equation(s):
// \ex_stage|alu_oper1|out~14_combout  = (\id_ex_buffer|EX_opcode [0] & (\FA|Equal0~3_combout  & (\id_ex_buffer|EX_PC [11] & \FA|Equal0~2_combout )))

	.dataa(\id_ex_buffer|EX_opcode [0]),
	.datab(\FA|Equal0~3_combout ),
	.datac(\id_ex_buffer|EX_PC [11]),
	.datad(\FA|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out~14_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out~14 .lut_mask = 16'h8000;
defparam \ex_stage|alu_oper1|out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~170 (
// Equation(s):
// \id_stage|reg_file|rd_data1~170_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[13][11]~q ))) # (!\if_id_buffer|ID_rs1_ind [0] 
// & (\id_stage|reg_file|reg_file[12][11]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[12][11]~q ),
	.datac(\id_stage|reg_file|reg_file[13][11]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~170_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~170 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~171 (
// Equation(s):
// \id_stage|reg_file|rd_data1~171_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~170_combout  & (\id_stage|reg_file|reg_file[15][11]~q )) # (!\id_stage|reg_file|rd_data1~170_combout  & ((\id_stage|reg_file|reg_file[14][11]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|rd_data1~170_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[15][11]~q ),
	.datac(\id_stage|reg_file|reg_file[14][11]~q ),
	.datad(\id_stage|reg_file|rd_data1~170_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~171_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~171 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data1~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y7_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~163 (
// Equation(s):
// \id_stage|reg_file|rd_data1~163_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|reg_file[10][11]~q ) # (\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[8][11]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[8][11]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[10][11]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~163_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~163 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~164 (
// Equation(s):
// \id_stage|reg_file|rd_data1~164_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~163_combout  & (\id_stage|reg_file|reg_file[11][11]~q )) # (!\id_stage|reg_file|rd_data1~163_combout  & ((\id_stage|reg_file|reg_file[9][11]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|rd_data1~163_combout ))))

	.dataa(\id_stage|reg_file|reg_file[11][11]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[9][11]~q ),
	.datad(\id_stage|reg_file|rd_data1~163_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~164_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~164 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~167 (
// Equation(s):
// \id_stage|reg_file|rd_data1~167_combout  = (\id_stage|reg_file|rd_data1[16]~17_combout  & (\id_stage|reg_file|rd_data1[16]~14_combout )) # (!\id_stage|reg_file|rd_data1[16]~17_combout  & ((\id_stage|reg_file|rd_data1[16]~14_combout  & 
// (\id_stage|reg_file|reg_file[2][11]~q )) # (!\id_stage|reg_file|rd_data1[16]~14_combout  & ((\id_stage|reg_file|reg_file[1][11]~q )))))

	.dataa(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.datac(\id_stage|reg_file|reg_file[2][11]~q ),
	.datad(\id_stage|reg_file|reg_file[1][11]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~167_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~167 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|rd_data1~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~165 (
// Equation(s):
// \id_stage|reg_file|rd_data1~165_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[5][11]~q ))) # (!\if_id_buffer|ID_rs1_ind [0] 
// & (\id_stage|reg_file|reg_file[4][11]~q ))))

	.dataa(\id_stage|reg_file|reg_file[4][11]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[5][11]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~165_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~165 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y6_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~166 (
// Equation(s):
// \id_stage|reg_file|rd_data1~166_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~165_combout  & (\id_stage|reg_file|reg_file[7][11]~q )) # (!\id_stage|reg_file|rd_data1~165_combout  & ((\id_stage|reg_file|reg_file[6][11]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|rd_data1~165_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[7][11]~q ),
	.datac(\id_stage|reg_file|reg_file[6][11]~q ),
	.datad(\id_stage|reg_file|rd_data1~165_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~166_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~166 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data1~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~168 (
// Equation(s):
// \id_stage|reg_file|rd_data1~168_combout  = (\id_stage|reg_file|rd_data1~167_combout  & ((\id_stage|reg_file|reg_file[3][11]~q ) # ((!\id_stage|reg_file|rd_data1[16]~17_combout )))) # (!\id_stage|reg_file|rd_data1~167_combout  & 
// (((\id_stage|reg_file|rd_data1[16]~17_combout  & \id_stage|reg_file|rd_data1~166_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~167_combout ),
	.datab(\id_stage|reg_file|reg_file[3][11]~q ),
	.datac(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.datad(\id_stage|reg_file|rd_data1~166_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~168_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~168 .lut_mask = 16'hDA8A;
defparam \id_stage|reg_file|rd_data1~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y6_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~169 (
// Equation(s):
// \id_stage|reg_file|rd_data1~169_combout  = (\id_stage|reg_file|rd_data1[16]~2_combout  & ((\id_stage|reg_file|rd_data1[16]~13_combout ) # ((\id_stage|reg_file|rd_data1~164_combout )))) # (!\id_stage|reg_file|rd_data1[16]~2_combout  & 
// (!\id_stage|reg_file|rd_data1[16]~13_combout  & ((\id_stage|reg_file|rd_data1~168_combout ))))

	.dataa(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.datac(\id_stage|reg_file|rd_data1~164_combout ),
	.datad(\id_stage|reg_file|rd_data1~168_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~169_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~169 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|rd_data1~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y8_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~153 (
// Equation(s):
// \id_stage|reg_file|rd_data1~153_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3]) # ((\id_stage|reg_file|reg_file[22][11]~q )))) # (!\if_id_buffer|ID_rs1_ind [2] & (!\if_id_buffer|ID_rs1_ind [3] & 
// ((\id_stage|reg_file|reg_file[18][11]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[22][11]~q ),
	.datad(\id_stage|reg_file|reg_file[18][11]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~153_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~153 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|rd_data1~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~154 (
// Equation(s):
// \id_stage|reg_file|rd_data1~154_combout  = (\id_stage|reg_file|rd_data1~153_combout  & (((\id_stage|reg_file|reg_file[30][11]~q ) # (!\if_id_buffer|ID_rs1_ind [3])))) # (!\id_stage|reg_file|rd_data1~153_combout  & (\id_stage|reg_file|reg_file[26][11]~q  & 
// ((\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|rd_data1~153_combout ),
	.datab(\id_stage|reg_file|reg_file[26][11]~q ),
	.datac(\id_stage|reg_file|reg_file[30][11]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~154_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~154 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|rd_data1~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y11_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~155 (
// Equation(s):
// \id_stage|reg_file|rd_data1~155_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[25][11]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[17][11]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[17][11]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[25][11]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~155_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~155 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~156 (
// Equation(s):
// \id_stage|reg_file|rd_data1~156_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|rd_data1~155_combout  & (\id_stage|reg_file|reg_file[29][11]~q )) # (!\id_stage|reg_file|rd_data1~155_combout  & ((\id_stage|reg_file|reg_file[21][11]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|rd_data1~155_combout ))))

	.dataa(\id_stage|reg_file|reg_file[29][11]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[21][11]~q ),
	.datad(\id_stage|reg_file|rd_data1~155_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~156_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~156 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y5_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~157 (
// Equation(s):
// \id_stage|reg_file|rd_data1~157_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[24][11]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[16][11]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[16][11]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[24][11]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~157_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~157 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y5_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~158 (
// Equation(s):
// \id_stage|reg_file|rd_data1~158_combout  = (\id_stage|reg_file|rd_data1~157_combout  & ((\id_stage|reg_file|reg_file[28][11]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|rd_data1~157_combout  & (((\id_stage|reg_file|reg_file[20][11]~q  
// & \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[28][11]~q ),
	.datab(\id_stage|reg_file|rd_data1~157_combout ),
	.datac(\id_stage|reg_file|reg_file[20][11]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~158_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~158 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|rd_data1~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~159 (
// Equation(s):
// \id_stage|reg_file|rd_data1~159_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|rd_data1~156_combout )) # (!\if_id_buffer|ID_rs1_ind [0] 
// & ((\id_stage|reg_file|rd_data1~158_combout )))))

	.dataa(\id_stage|reg_file|rd_data1~156_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\if_id_buffer|ID_rs1_ind [0]),
	.datad(\id_stage|reg_file|rd_data1~158_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~159_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~159 .lut_mask = 16'hE3E0;
defparam \id_stage|reg_file|rd_data1~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y6_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~160 (
// Equation(s):
// \id_stage|reg_file|rd_data1~160_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[23][11]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[19][11]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[19][11]~q ),
	.datac(\id_stage|reg_file|reg_file[23][11]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~160_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~160 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y6_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~161 (
// Equation(s):
// \id_stage|reg_file|rd_data1~161_combout  = (\id_stage|reg_file|rd_data1~160_combout  & (((\id_stage|reg_file|reg_file[31][11]~q )) # (!\if_id_buffer|ID_rs1_ind [3]))) # (!\id_stage|reg_file|rd_data1~160_combout  & (\if_id_buffer|ID_rs1_ind [3] & 
// (\id_stage|reg_file|reg_file[27][11]~q )))

	.dataa(\id_stage|reg_file|rd_data1~160_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[27][11]~q ),
	.datad(\id_stage|reg_file|reg_file[31][11]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~161_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~161 .lut_mask = 16'hEA62;
defparam \id_stage|reg_file|rd_data1~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~162 (
// Equation(s):
// \id_stage|reg_file|rd_data1~162_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~159_combout  & ((\id_stage|reg_file|rd_data1~161_combout ))) # (!\id_stage|reg_file|rd_data1~159_combout  & (\id_stage|reg_file|rd_data1~154_combout 
// )))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|rd_data1~159_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~154_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|rd_data1~159_combout ),
	.datad(\id_stage|reg_file|rd_data1~161_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~162_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~162 .lut_mask = 16'hF838;
defparam \id_stage|reg_file|rd_data1~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~172 (
// Equation(s):
// \id_stage|reg_file|rd_data1~172_combout  = (\id_stage|reg_file|rd_data1[16]~13_combout  & ((\id_stage|reg_file|rd_data1~169_combout  & (\id_stage|reg_file|rd_data1~171_combout )) # (!\id_stage|reg_file|rd_data1~169_combout  & 
// ((\id_stage|reg_file|rd_data1~162_combout ))))) # (!\id_stage|reg_file|rd_data1[16]~13_combout  & (((\id_stage|reg_file|rd_data1~169_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~171_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.datac(\id_stage|reg_file|rd_data1~169_combout ),
	.datad(\id_stage|reg_file|rd_data1~162_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~172_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~172 .lut_mask = 16'hBCB0;
defparam \id_stage|reg_file|rd_data1~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~173 (
// Equation(s):
// \id_stage|reg_file|rd_data1~173_combout  = (\id_stage|reg_file|always1~2_combout  & ((\wb_stage|wdata_to_reg_file[11]~7_combout ) # ((\id_stage|reg_file|rd_data1~172_combout  & !\id_stage|reg_file|rd_data1~25_combout )))) # 
// (!\id_stage|reg_file|always1~2_combout  & (((\id_stage|reg_file|rd_data1~172_combout  & !\id_stage|reg_file|rd_data1~25_combout ))))

	.dataa(\id_stage|reg_file|always1~2_combout ),
	.datab(\wb_stage|wdata_to_reg_file[11]~7_combout ),
	.datac(\id_stage|reg_file|rd_data1~172_combout ),
	.datad(\id_stage|reg_file|rd_data1~25_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~173_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~173 .lut_mask = 16'h88F8;
defparam \id_stage|reg_file|rd_data1~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y4_N7
dffeas \id_stage|reg_file|rd_data1[11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data1~173_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1[11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y8_N10
cycloneive_lcell_comb \id_ex_buffer|EX_rs1~7 (
// Equation(s):
// \id_ex_buffer|EX_rs1~7_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\id_stage|reg_file|rd_data1 [11] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\id_stage|SDU|id_ex_flush~7_combout ),
	.datab(\id_stage|reg_file|rd_data1 [11]),
	.datac(\rst~input_o ),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs1~7_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1~7 .lut_mask = 16'h8088;
defparam \id_ex_buffer|EX_rs1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y8_N11
dffeas \id_ex_buffer|EX_rs1[11] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs1~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1[11] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y8_N18
cycloneive_lcell_comb \ex_stage|alu_oper1|out[11]~15 (
// Equation(s):
// \ex_stage|alu_oper1|out[11]~15_combout  = (\ex_stage|alu_oper1|sel1|out[21]~8_combout  & ((\FA|forwardA~7_combout  & (\id_ex_buffer|EX_rs1 [11])) # (!\FA|forwardA~7_combout  & ((\wb_stage|wdata_to_reg_file[11]~7_combout )))))

	.dataa(\id_ex_buffer|EX_rs1 [11]),
	.datab(\wb_stage|wdata_to_reg_file[11]~7_combout ),
	.datac(\ex_stage|alu_oper1|sel1|out[21]~8_combout ),
	.datad(\FA|forwardA~7_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[11]~15 .lut_mask = 16'hA0C0;
defparam \ex_stage|alu_oper1|out[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y8_N26
cycloneive_lcell_comb \ex_stage|alu_oper1|out[11] (
// Equation(s):
// \ex_stage|alu_oper1|out [11] = (\ex_stage|alu_oper1|out~14_combout ) # ((\ex_stage|alu_oper1|out[11]~15_combout ) # ((!\ex_stage|alu_oper1|sel1|out[21]~9_combout  & \ex_mem_buffer|MEM_ALU_OUT [11])))

	.dataa(\ex_stage|alu_oper1|sel1|out[21]~9_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [11]),
	.datac(\ex_stage|alu_oper1|out~14_combout ),
	.datad(\ex_stage|alu_oper1|out[11]~15_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out [11]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[11] .lut_mask = 16'hFFF4;
defparam \ex_stage|alu_oper1|out[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N10
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~127 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~127_combout  = (\ex_stage|alu_oper2|out~35_combout  & (((\ex_stage|alu_oper1|out[9]~13_combout ) # (\ex_stage|alu_oper1|out[9]~12_combout )))) # (!\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper1|out [11]))

	.dataa(\ex_stage|alu_oper2|out~35_combout ),
	.datab(\ex_stage|alu_oper1|out [11]),
	.datac(\ex_stage|alu_oper1|out[9]~13_combout ),
	.datad(\ex_stage|alu_oper1|out[9]~12_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~127_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~127 .lut_mask = 16'hEEE4;
defparam \ex_stage|alu|ShiftRight0~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N30
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~81 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~81_combout  = (\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu|ShiftRight0~61_combout ))) # (!\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu|ShiftRight0~127_combout ))

	.dataa(\ex_stage|alu|ShiftRight0~127_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|ShiftRight0~61_combout ),
	.datad(\ex_stage|alu_oper2|out~32_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~81_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~81 .lut_mask = 16'hF0AA;
defparam \ex_stage|alu|ShiftRight0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N2
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~105 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~105_combout  = (!\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu_oper1|out [8]))) # (!\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu_oper1|out [7]))))

	.dataa(\ex_stage|alu_oper2|out~32_combout ),
	.datab(\ex_stage|alu_oper1|out [7]),
	.datac(\ex_stage|alu_oper2|out~35_combout ),
	.datad(\ex_stage|alu_oper1|out [8]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~105_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~105 .lut_mask = 16'h0E04;
defparam \ex_stage|alu|ShiftRight0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y10_N18
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~106 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~106_combout  = (\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu_oper1|out [6]))) # (!\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu_oper1|out [5]))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper1|out [5]),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(\ex_stage|alu_oper1|out [6]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~106_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~106 .lut_mask = 16'hFC0C;
defparam \ex_stage|alu|ShiftRight0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y10_N28
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~107 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~107_combout  = (\ex_stage|alu|ShiftRight0~105_combout ) # ((\ex_stage|alu|ShiftRight0~106_combout  & \ex_stage|alu_oper2|out~35_combout ))

	.dataa(\ex_stage|alu|ShiftRight0~105_combout ),
	.datab(\ex_stage|alu|ShiftRight0~106_combout ),
	.datac(gnd),
	.datad(\ex_stage|alu_oper2|out~35_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~107_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~107 .lut_mask = 16'hEEAA;
defparam \ex_stage|alu|ShiftRight0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N16
cycloneive_lcell_comb \ex_stage|alu|Mux7~1 (
// Equation(s):
// \ex_stage|alu|Mux7~1_combout  = (\ex_stage|alu|Mux6~1_combout  & (((\ex_stage|alu|Mux6~0_combout )))) # (!\ex_stage|alu|Mux6~1_combout  & ((\ex_stage|alu|Mux6~0_combout  & (\ex_stage|alu|ShiftRight0~47_combout )) # (!\ex_stage|alu|Mux6~0_combout  & 
// ((\ex_stage|alu|ShiftRight0~107_combout )))))

	.dataa(\ex_stage|alu|ShiftRight0~47_combout ),
	.datab(\ex_stage|alu|Mux6~1_combout ),
	.datac(\ex_stage|alu|ShiftRight0~107_combout ),
	.datad(\ex_stage|alu|Mux6~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux7~1 .lut_mask = 16'hEE30;
defparam \ex_stage|alu|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N8
cycloneive_lcell_comb \ex_stage|alu|Mux7~2 (
// Equation(s):
// \ex_stage|alu|Mux7~2_combout  = (\ex_stage|alu|Mux6~1_combout  & ((\ex_stage|alu|Mux7~1_combout  & ((\ex_stage|alu|ShiftRight0~118_combout ))) # (!\ex_stage|alu|Mux7~1_combout  & (\ex_stage|alu|ShiftRight0~81_combout )))) # (!\ex_stage|alu|Mux6~1_combout  
// & (((\ex_stage|alu|Mux7~1_combout ))))

	.dataa(\ex_stage|alu|ShiftRight0~81_combout ),
	.datab(\ex_stage|alu|ShiftRight0~118_combout ),
	.datac(\ex_stage|alu|Mux6~1_combout ),
	.datad(\ex_stage|alu|Mux7~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux7~2 .lut_mask = 16'hCFA0;
defparam \ex_stage|alu|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y9_N16
cycloneive_lcell_comb \ex_stage|alu|Mux7~4 (
// Equation(s):
// \ex_stage|alu|Mux7~4_combout  = (\ex_stage|alu_oper1|out [5] & (!\ex_stage|alu_oper|ALU_OP [0] & ((\ex_stage|alu_oper|ALU_OP [1]) # (!\ex_stage|alu_oper2|out~44_combout )))) # (!\ex_stage|alu_oper1|out [5] & (\ex_stage|alu_oper|ALU_OP [0] $ 
// (((\ex_stage|alu_oper2|out~44_combout ) # (\ex_stage|alu_oper|ALU_OP [1])))))

	.dataa(\ex_stage|alu_oper1|out [5]),
	.datab(\ex_stage|alu_oper|ALU_OP [0]),
	.datac(\ex_stage|alu_oper2|out~44_combout ),
	.datad(\ex_stage|alu_oper|ALU_OP [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux7~4 .lut_mask = 16'h3316;
defparam \ex_stage|alu|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N6
cycloneive_lcell_comb \ex_stage|alu|Mux7~3 (
// Equation(s):
// \ex_stage|alu|Mux7~3_combout  = (!\ex_stage|alu_oper2|out~38_combout  & (\ex_stage|alu|ShiftLeft0~41_combout  & \ex_stage|alu|Mux4~1_combout ))

	.dataa(\ex_stage|alu_oper2|out~38_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|ShiftLeft0~41_combout ),
	.datad(\ex_stage|alu|Mux4~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux7~3 .lut_mask = 16'h5000;
defparam \ex_stage|alu|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y9_N10
cycloneive_lcell_comb \ex_stage|alu|Mux7~5 (
// Equation(s):
// \ex_stage|alu|Mux7~5_combout  = (\ex_stage|alu|Mux6~2_combout  & ((\ex_stage|alu|Mux7~4_combout  & ((\ex_stage|alu|Mux7~3_combout ))) # (!\ex_stage|alu|Mux7~4_combout  & (\ex_stage|alu|Mux7~2_combout )))) # (!\ex_stage|alu|Mux6~2_combout  & 
// (((\ex_stage|alu|Mux7~4_combout ))))

	.dataa(\ex_stage|alu|Mux6~2_combout ),
	.datab(\ex_stage|alu|Mux7~2_combout ),
	.datac(\ex_stage|alu|Mux7~4_combout ),
	.datad(\ex_stage|alu|Mux7~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux7~5 .lut_mask = 16'hF858;
defparam \ex_stage|alu|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y9_N0
cycloneive_lcell_comb \ex_stage|alu|Mux7~6 (
// Equation(s):
// \ex_stage|alu|Mux7~6_combout  = (\ex_stage|alu|Mux4~3_combout  & (\ex_stage|alu|Mux7~5_combout )) # (!\ex_stage|alu|Mux4~3_combout  & ((\ex_stage|alu|Add0~25_combout )))

	.dataa(\ex_stage|alu|Mux7~5_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|Mux4~3_combout ),
	.datad(\ex_stage|alu|Add0~25_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux7~6 .lut_mask = 16'hAFA0;
defparam \ex_stage|alu|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y9_N8
cycloneive_lcell_comb \ex_stage|alu|Mux7~0 (
// Equation(s):
// \ex_stage|alu|Mux7~0_combout  = (\ex_stage|alu|Mux4~3_combout  & ((\ex_stage|alu_oper1|out [5]) # (\ex_stage|alu_oper2|out~44_combout ))) # (!\ex_stage|alu|Mux4~3_combout  & (\ex_stage|alu_oper1|out [5] & \ex_stage|alu_oper2|out~44_combout ))

	.dataa(\ex_stage|alu|Mux4~3_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu_oper1|out [5]),
	.datad(\ex_stage|alu_oper2|out~44_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux7~0 .lut_mask = 16'hFAA0;
defparam \ex_stage|alu|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y9_N22
cycloneive_lcell_comb \ex_stage|alu|Mux7~7 (
// Equation(s):
// \ex_stage|alu|Mux7~7_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux4~2_combout  & ((\ex_stage|alu|Mux7~0_combout ))) # (!\ex_stage|alu|Mux4~2_combout  & (\ex_stage|alu|Mux7~6_combout ))))

	.dataa(\ex_stage|alu_oper|ALU_OP [3]),
	.datab(\ex_stage|alu|Mux7~6_combout ),
	.datac(\ex_stage|alu|Mux7~0_combout ),
	.datad(\ex_stage|alu|Mux4~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux7~7 .lut_mask = 16'h5044;
defparam \ex_stage|alu|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y9_N20
cycloneive_lcell_comb \ex_stage|alu|res[5] (
// Equation(s):
// \ex_stage|alu|res [5] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux7~7_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [5])))

	.dataa(\ex_stage|alu|Mux7~7_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.datad(\ex_stage|alu|res [5]),
	.cin(gnd),
	.combout(\ex_stage|alu|res [5]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[5] .lut_mask = 16'hAFA0;
defparam \ex_stage|alu|res[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y9_N12
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT~15 (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT~15_combout  = (\ex_stage|alu|res [5] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\rst~input_o ),
	.datab(\ex_stage|alu|res [5]),
	.datac(gnd),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT~15_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT~15 .lut_mask = 16'h88CC;
defparam \ex_mem_buffer|MEM_ALU_OUT~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y9_N13
dffeas \ex_mem_buffer|MEM_ALU_OUT[5] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_ALU_OUT~15_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[5] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N0
cycloneive_lcell_comb \mem_wb_buffer|WB_Data_mem_out~18 (
// Equation(s):
// \mem_wb_buffer|WB_Data_mem_out~18_combout  = (\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a18~portadataout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\rst~input_o ),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(gnd),
	.datad(\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_Data_mem_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out~18 .lut_mask = 16'hBB00;
defparam \mem_wb_buffer|WB_Data_mem_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y11_N1
dffeas \mem_wb_buffer|WB_Data_mem_out[18] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_Data_mem_out~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_Data_mem_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out[18] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_Data_mem_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N2
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT~18 (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT~18_combout  = (\ex_mem_buffer|MEM_ALU_OUT [18] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\rst~input_o ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [18]),
	.datac(gnd),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT~18_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT~18 .lut_mask = 16'h88CC;
defparam \mem_wb_buffer|WB_ALU_OUT~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y11_N3
dffeas \mem_wb_buffer|WB_ALU_OUT[18] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[18] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N20
cycloneive_lcell_comb \wb_stage|wdata_to_reg_file[18]~18 (
// Equation(s):
// \wb_stage|wdata_to_reg_file[18]~18_combout  = (\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_Data_mem_out [18])) # (!\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_ALU_OUT [18])))

	.dataa(gnd),
	.datab(\mem_wb_buffer|WB_Data_mem_out [18]),
	.datac(\mem_wb_buffer|WB_memread~q ),
	.datad(\mem_wb_buffer|WB_ALU_OUT [18]),
	.cin(gnd),
	.combout(\wb_stage|wdata_to_reg_file[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|wdata_to_reg_file[18]~18 .lut_mask = 16'hCFC0;
defparam \wb_stage|wdata_to_reg_file[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~401 (
// Equation(s):
// \id_stage|reg_file|rd_data2~401_combout  = (\if_id_buffer|ID_rs2_ind [0] & (\if_id_buffer|ID_rs2_ind [1])) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[14][18]~q ))) # (!\if_id_buffer|ID_rs2_ind [1] & 
// (\id_stage|reg_file|reg_file[12][18]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[12][18]~q ),
	.datad(\id_stage|reg_file|reg_file[14][18]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~401_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~401 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data2~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~402 (
// Equation(s):
// \id_stage|reg_file|rd_data2~402_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~401_combout  & (\id_stage|reg_file|reg_file[15][18]~q )) # (!\id_stage|reg_file|rd_data2~401_combout  & ((\id_stage|reg_file|reg_file[13][18]~q ))))) 
// # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~401_combout ))))

	.dataa(\id_stage|reg_file|reg_file[15][18]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[13][18]~q ),
	.datad(\id_stage|reg_file|rd_data2~401_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~402_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~402 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data2~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~384 (
// Equation(s):
// \id_stage|reg_file|rd_data2~384_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[9][18]~q )) # (!\if_id_buffer|ID_rs2_ind [0] & 
// ((\id_stage|reg_file|reg_file[8][18]~q )))))

	.dataa(\id_stage|reg_file|reg_file[9][18]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[8][18]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~384_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~384 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|rd_data2~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y10_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~385 (
// Equation(s):
// \id_stage|reg_file|rd_data2~385_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~384_combout  & (\id_stage|reg_file|reg_file[11][18]~q )) # (!\id_stage|reg_file|rd_data2~384_combout  & ((\id_stage|reg_file|reg_file[10][18]~q ))))) 
// # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~384_combout ))))

	.dataa(\id_stage|reg_file|reg_file[11][18]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[10][18]~q ),
	.datad(\id_stage|reg_file|rd_data2~384_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~385_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~385 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data2~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y12_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~386 (
// Equation(s):
// \id_stage|reg_file|rd_data2~386_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[25][18]~q ) # ((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|reg_file[17][18]~q  & 
// !\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[25][18]~q ),
	.datac(\id_stage|reg_file|reg_file[17][18]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~386_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~386 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|rd_data2~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y12_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~387 (
// Equation(s):
// \id_stage|reg_file|rd_data2~387_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|rd_data2~386_combout  & ((\id_stage|reg_file|reg_file[29][18]~q ))) # (!\id_stage|reg_file|rd_data2~386_combout  & (\id_stage|reg_file|reg_file[21][18]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|rd_data2~386_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[21][18]~q ),
	.datac(\id_stage|reg_file|reg_file[29][18]~q ),
	.datad(\id_stage|reg_file|rd_data2~386_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~387_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~387 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y9_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~393 (
// Equation(s):
// \id_stage|reg_file|rd_data2~393_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[23][18]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[19][18]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[23][18]~q ),
	.datac(\id_stage|reg_file|reg_file[19][18]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~393_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~393 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y9_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~394 (
// Equation(s):
// \id_stage|reg_file|rd_data2~394_combout  = (\id_stage|reg_file|rd_data2~393_combout  & (((\id_stage|reg_file|reg_file[31][18]~q )) # (!\if_id_buffer|ID_rs2_ind [3]))) # (!\id_stage|reg_file|rd_data2~393_combout  & (\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[27][18]~q ))))

	.dataa(\id_stage|reg_file|rd_data2~393_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[31][18]~q ),
	.datad(\id_stage|reg_file|reg_file[27][18]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~394_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~394 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|rd_data2~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y9_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~390 (
// Equation(s):
// \id_stage|reg_file|rd_data2~390_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[24][18]~q ) # ((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|reg_file[16][18]~q  & 
// !\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[24][18]~q ),
	.datac(\id_stage|reg_file|reg_file[16][18]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~390_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~390 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|rd_data2~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y9_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~391 (
// Equation(s):
// \id_stage|reg_file|rd_data2~391_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|rd_data2~390_combout  & ((\id_stage|reg_file|reg_file[28][18]~q ))) # (!\id_stage|reg_file|rd_data2~390_combout  & (\id_stage|reg_file|reg_file[20][18]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|rd_data2~390_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[20][18]~q ),
	.datac(\id_stage|reg_file|reg_file[28][18]~q ),
	.datad(\id_stage|reg_file|rd_data2~390_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~391_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~391 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~388 (
// Equation(s):
// \id_stage|reg_file|rd_data2~388_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][18]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[18][18]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][18]~q ),
	.datac(\id_stage|reg_file|reg_file[18][18]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~388_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~388 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y12_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~389 (
// Equation(s):
// \id_stage|reg_file|rd_data2~389_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|rd_data2~388_combout  & ((\id_stage|reg_file|reg_file[30][18]~q ))) # (!\id_stage|reg_file|rd_data2~388_combout  & (\id_stage|reg_file|reg_file[26][18]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|rd_data2~388_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[26][18]~q ),
	.datac(\id_stage|reg_file|reg_file[30][18]~q ),
	.datad(\id_stage|reg_file|rd_data2~388_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~389_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~389 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y8_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~392 (
// Equation(s):
// \id_stage|reg_file|rd_data2~392_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0]) # (\id_stage|reg_file|rd_data2~389_combout )))) # (!\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|rd_data2~391_combout  & 
// (!\if_id_buffer|ID_rs2_ind [0])))

	.dataa(\id_stage|reg_file|rd_data2~391_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\if_id_buffer|ID_rs2_ind [0]),
	.datad(\id_stage|reg_file|rd_data2~389_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~392_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~392 .lut_mask = 16'hCEC2;
defparam \id_stage|reg_file|rd_data2~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y8_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~395 (
// Equation(s):
// \id_stage|reg_file|rd_data2~395_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~392_combout  & ((\id_stage|reg_file|rd_data2~394_combout ))) # (!\id_stage|reg_file|rd_data2~392_combout  & (\id_stage|reg_file|rd_data2~387_combout 
// )))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~392_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|rd_data2~387_combout ),
	.datac(\id_stage|reg_file|rd_data2~394_combout ),
	.datad(\id_stage|reg_file|rd_data2~392_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~395_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~395 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~396 (
// Equation(s):
// \id_stage|reg_file|rd_data2~396_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[6][18]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[4][18]~q  & 
// !\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[6][18]~q ),
	.datac(\id_stage|reg_file|reg_file[4][18]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~396_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~396 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|rd_data2~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~397 (
// Equation(s):
// \id_stage|reg_file|rd_data2~397_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~396_combout  & ((\id_stage|reg_file|reg_file[7][18]~q ))) # (!\id_stage|reg_file|rd_data2~396_combout  & (\id_stage|reg_file|reg_file[5][18]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~396_combout ))))

	.dataa(\id_stage|reg_file|reg_file[5][18]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[7][18]~q ),
	.datad(\id_stage|reg_file|rd_data2~396_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~397_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~397 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y8_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~398 (
// Equation(s):
// \id_stage|reg_file|rd_data2~398_combout  = (\id_stage|reg_file|rd_data2[0]~16_combout  & ((\id_stage|reg_file|rd_data2[0]~17_combout ) # ((\id_stage|reg_file|rd_data2~397_combout )))) # (!\id_stage|reg_file|rd_data2[0]~16_combout  & 
// (!\id_stage|reg_file|rd_data2[0]~17_combout  & (\id_stage|reg_file|reg_file[1][18]~q )))

	.dataa(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[1][18]~q ),
	.datad(\id_stage|reg_file|rd_data2~397_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~398_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~398 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|rd_data2~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y8_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~399 (
// Equation(s):
// \id_stage|reg_file|rd_data2~399_combout  = (\id_stage|reg_file|rd_data2[0]~17_combout  & ((\id_stage|reg_file|rd_data2~398_combout  & ((\id_stage|reg_file|reg_file[3][18]~q ))) # (!\id_stage|reg_file|rd_data2~398_combout  & 
// (\id_stage|reg_file|reg_file[2][18]~q )))) # (!\id_stage|reg_file|rd_data2[0]~17_combout  & (((\id_stage|reg_file|rd_data2~398_combout ))))

	.dataa(\id_stage|reg_file|reg_file[2][18]~q ),
	.datab(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[3][18]~q ),
	.datad(\id_stage|reg_file|rd_data2~398_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~399_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~399 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y8_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~400 (
// Equation(s):
// \id_stage|reg_file|rd_data2~400_combout  = (\id_stage|reg_file|rd_data2[0]~13_combout  & (((\id_stage|reg_file|rd_data2[0]~10_combout )))) # (!\id_stage|reg_file|rd_data2[0]~13_combout  & ((\id_stage|reg_file|rd_data2[0]~10_combout  & 
// (\id_stage|reg_file|rd_data2~395_combout )) # (!\id_stage|reg_file|rd_data2[0]~10_combout  & ((\id_stage|reg_file|rd_data2~399_combout )))))

	.dataa(\id_stage|reg_file|rd_data2~395_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.datac(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.datad(\id_stage|reg_file|rd_data2~399_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~400_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~400 .lut_mask = 16'hE3E0;
defparam \id_stage|reg_file|rd_data2~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y8_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~403 (
// Equation(s):
// \id_stage|reg_file|rd_data2~403_combout  = (\id_stage|reg_file|rd_data2[0]~13_combout  & ((\id_stage|reg_file|rd_data2~400_combout  & (\id_stage|reg_file|rd_data2~402_combout )) # (!\id_stage|reg_file|rd_data2~400_combout  & 
// ((\id_stage|reg_file|rd_data2~385_combout ))))) # (!\id_stage|reg_file|rd_data2[0]~13_combout  & (((\id_stage|reg_file|rd_data2~400_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~402_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.datac(\id_stage|reg_file|rd_data2~385_combout ),
	.datad(\id_stage|reg_file|rd_data2~400_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~403_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~403 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data2~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y8_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~404 (
// Equation(s):
// \id_stage|reg_file|rd_data2~404_combout  = (\id_stage|reg_file|always2~2_combout  & ((\wb_stage|wdata_to_reg_file[18]~18_combout ) # ((!\id_stage|reg_file|rd_data2~25_combout  & \id_stage|reg_file|rd_data2~403_combout )))) # 
// (!\id_stage|reg_file|always2~2_combout  & (!\id_stage|reg_file|rd_data2~25_combout  & ((\id_stage|reg_file|rd_data2~403_combout ))))

	.dataa(\id_stage|reg_file|always2~2_combout ),
	.datab(\id_stage|reg_file|rd_data2~25_combout ),
	.datac(\wb_stage|wdata_to_reg_file[18]~18_combout ),
	.datad(\id_stage|reg_file|rd_data2~403_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~404_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~404 .lut_mask = 16'hB3A0;
defparam \id_stage|reg_file|rd_data2~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y8_N25
dffeas \id_stage|reg_file|rd_data2[18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data2~404_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2[18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N28
cycloneive_lcell_comb \id_ex_buffer|EX_rs2~18 (
// Equation(s):
// \id_ex_buffer|EX_rs2~18_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\id_stage|reg_file|rd_data2 [18] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\id_stage|SDU|id_ex_flush~7_combout ),
	.datab(\rst~input_o ),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\id_stage|reg_file|rd_data2 [18]),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs2~18_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2~18 .lut_mask = 16'h8A00;
defparam \id_ex_buffer|EX_rs2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y8_N29
dffeas \id_ex_buffer|EX_rs2[18] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs2~18_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2[18] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y5_N18
cycloneive_lcell_comb \id_ex_buffer|EX_Immed~28 (
// Equation(s):
// \id_ex_buffer|EX_Immed~28_combout  = (\id_ex_buffer|EX_Immed~25_combout  & ((\id_stage|immed_gen|Immed[16]~25_combout ) # ((\if_id_buffer|ID_rs2_ind [2] & !\id_stage|immed_gen|always0~13_combout ))))

	.dataa(\id_ex_buffer|EX_Immed~25_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|immed_gen|always0~13_combout ),
	.datad(\id_stage|immed_gen|Immed[16]~25_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_Immed~28_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed~28 .lut_mask = 16'hAA08;
defparam \id_ex_buffer|EX_Immed~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y5_N19
dffeas \id_ex_buffer|EX_Immed[18] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_Immed~28_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_Immed [18]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed[18] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_Immed[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N8
cycloneive_lcell_comb \ex_stage|alu_oper2|out~55 (
// Equation(s):
// \ex_stage|alu_oper2|out~55_combout  = (\id_ex_buffer|EX_Immed [18] & (!\FB|forwardB[0]~8_combout  & !\ex_stage|alu_oper2|sel0|out~0_combout ))

	.dataa(\id_ex_buffer|EX_Immed [18]),
	.datab(\FB|forwardB[0]~8_combout ),
	.datac(gnd),
	.datad(\ex_stage|alu_oper2|sel0|out~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~55_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~55 .lut_mask = 16'h0022;
defparam \ex_stage|alu_oper2|out~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N18
cycloneive_lcell_comb \ex_stage|alu_oper2|out~54 (
// Equation(s):
// \ex_stage|alu_oper2|out~54_combout  = (\ex_stage|alu_oper2|sel2|out~0_combout  & ((\FB|forwardB[0]~8_combout  & (\wb_stage|wdata_to_reg_file[18]~18_combout )) # (!\FB|forwardB[0]~8_combout  & ((\ex_mem_buffer|MEM_ALU_OUT [18])))))

	.dataa(\wb_stage|wdata_to_reg_file[18]~18_combout ),
	.datab(\FB|forwardB[0]~8_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [18]),
	.datad(\ex_stage|alu_oper2|sel2|out~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~54_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~54 .lut_mask = 16'hB800;
defparam \ex_stage|alu_oper2|out~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N26
cycloneive_lcell_comb \ex_stage|alu_oper2|out~56 (
// Equation(s):
// \ex_stage|alu_oper2|out~56_combout  = (\ex_stage|alu_oper2|out~55_combout ) # ((\ex_stage|alu_oper2|out~54_combout ) # ((\FB|forwardB[2]~9_combout  & \id_ex_buffer|EX_rs2 [18])))

	.dataa(\FB|forwardB[2]~9_combout ),
	.datab(\id_ex_buffer|EX_rs2 [18]),
	.datac(\ex_stage|alu_oper2|out~55_combout ),
	.datad(\ex_stage|alu_oper2|out~54_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~56_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~56 .lut_mask = 16'hFFF8;
defparam \ex_stage|alu_oper2|out~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y8_N12
cycloneive_lcell_comb \ex_stage|alu|Mux20~1 (
// Equation(s):
// \ex_stage|alu|Mux20~1_combout  = (\ex_stage|alu|Mux4~0_combout  & ((\ex_stage|alu_oper2|out~56_combout  & (!\ex_stage|alu_oper1|out [18] & !\ex_stage|alu|Mux10~0_combout )) # (!\ex_stage|alu_oper2|out~56_combout  & (\ex_stage|alu_oper1|out [18] $ 
// (\ex_stage|alu|Mux10~0_combout ))))) # (!\ex_stage|alu|Mux4~0_combout  & (((\ex_stage|alu|Mux10~0_combout ))))

	.dataa(\ex_stage|alu|Mux4~0_combout ),
	.datab(\ex_stage|alu_oper2|out~56_combout ),
	.datac(\ex_stage|alu_oper1|out [18]),
	.datad(\ex_stage|alu|Mux10~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux20~1 .lut_mask = 16'h5728;
defparam \ex_stage|alu|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y8_N14
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~113 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~113_combout  = (\ex_stage|alu_oper2|out~41_combout  & (((\ex_stage|alu_oper2|out~35_combout  & \ex_stage|alu|ShiftRight0~121_combout )))) # (!\ex_stage|alu_oper2|out~41_combout  & (\ex_stage|alu|ShiftRight0~51_combout ))

	.dataa(\ex_stage|alu_oper2|out~41_combout ),
	.datab(\ex_stage|alu|ShiftRight0~51_combout ),
	.datac(\ex_stage|alu_oper2|out~35_combout ),
	.datad(\ex_stage|alu|ShiftRight0~121_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~113_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~113 .lut_mask = 16'hE444;
defparam \ex_stage|alu|ShiftRight0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y10_N0
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~114 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~114_combout  = (\ex_stage|alu_oper2|out~38_combout  & ((\ex_stage|alu|ShiftRight0~113_combout ))) # (!\ex_stage|alu_oper2|out~38_combout  & (\ex_stage|alu|ShiftRight0~88_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftRight0~88_combout ),
	.datac(\ex_stage|alu_oper2|out~38_combout ),
	.datad(\ex_stage|alu|ShiftRight0~113_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~114_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~114 .lut_mask = 16'hFC0C;
defparam \ex_stage|alu|ShiftRight0~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y8_N8
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~117 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~117_combout  = (!\ex_stage|alu_oper2|out~38_combout  & (!\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftLeft0~49_combout ) # (\ex_stage|alu|ShiftLeft0~50_combout ))))

	.dataa(\ex_stage|alu_oper2|out~38_combout ),
	.datab(\ex_stage|alu_oper2|out~41_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~49_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~50_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~117_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~117 .lut_mask = 16'h1110;
defparam \ex_stage|alu|ShiftLeft0~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y7_N10
cycloneive_lcell_comb \ex_stage|alu|Mux20~2 (
// Equation(s):
// \ex_stage|alu|Mux20~2_combout  = (\ex_stage|alu|ShiftLeft0~117_combout  & (!\ex_stage|alu|ShiftLeft0~25_combout  & (!\ex_stage|alu|ShiftLeft0~26_combout  & !\ex_stage|alu|ShiftLeft0~24_combout )))

	.dataa(\ex_stage|alu|ShiftLeft0~117_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~25_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~26_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~24_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux20~2 .lut_mask = 16'h0002;
defparam \ex_stage|alu|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y11_N20
cycloneive_lcell_comb \ex_stage|alu|Mux20~3 (
// Equation(s):
// \ex_stage|alu|Mux20~3_combout  = (\ex_stage|alu|Mux33~2_combout  & (\ex_stage|alu|ShiftRight0~114_combout  & ((\ex_stage|alu|Mux33~1_combout )))) # (!\ex_stage|alu|Mux33~2_combout  & (((\ex_stage|alu|Mux20~2_combout ) # (!\ex_stage|alu|Mux33~1_combout 
// ))))

	.dataa(\ex_stage|alu|ShiftRight0~114_combout ),
	.datab(\ex_stage|alu|Mux33~2_combout ),
	.datac(\ex_stage|alu|Mux20~2_combout ),
	.datad(\ex_stage|alu|Mux33~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux20~3 .lut_mask = 16'hB833;
defparam \ex_stage|alu|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y11_N22
cycloneive_lcell_comb \ex_stage|alu|Mux20~4 (
// Equation(s):
// \ex_stage|alu|Mux20~4_combout  = (\ex_stage|alu|Mux20~3_combout  & ((\ex_stage|alu|ShiftLeft0~87_combout ) # ((\ex_stage|alu|Mux33~0_combout )))) # (!\ex_stage|alu|Mux20~3_combout  & (((!\ex_stage|alu|Mux33~0_combout  & \ex_stage|alu|ShiftLeft0~73_combout 
// ))))

	.dataa(\ex_stage|alu|ShiftLeft0~87_combout ),
	.datab(\ex_stage|alu|Mux20~3_combout ),
	.datac(\ex_stage|alu|Mux33~0_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~73_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux20~4 .lut_mask = 16'hCBC8;
defparam \ex_stage|alu|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y8_N6
cycloneive_lcell_comb \ex_stage|alu|Mux20~5 (
// Equation(s):
// \ex_stage|alu|Mux20~5_combout  = (\ex_stage|alu|Mux20~1_combout  & (((\ex_stage|alu|Mux20~4_combout ) # (\ex_stage|alu|Mux4~0_combout )))) # (!\ex_stage|alu|Mux20~1_combout  & (\ex_stage|alu|Add0~57_combout  & ((!\ex_stage|alu|Mux4~0_combout ))))

	.dataa(\ex_stage|alu|Mux20~1_combout ),
	.datab(\ex_stage|alu|Add0~57_combout ),
	.datac(\ex_stage|alu|Mux20~4_combout ),
	.datad(\ex_stage|alu|Mux4~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux20~5 .lut_mask = 16'hAAE4;
defparam \ex_stage|alu|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y8_N18
cycloneive_lcell_comb \ex_stage|alu|Mux20~0 (
// Equation(s):
// \ex_stage|alu|Mux20~0_combout  = (\ex_stage|alu_oper1|out [18] & ((\ex_stage|alu_oper|ALU_OP [0]) # (\ex_stage|alu_oper2|out~56_combout ))) # (!\ex_stage|alu_oper1|out [18] & (\ex_stage|alu_oper|ALU_OP [0] & \ex_stage|alu_oper2|out~56_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper1|out [18]),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\ex_stage|alu_oper2|out~56_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux20~0 .lut_mask = 16'hFCC0;
defparam \ex_stage|alu|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y8_N26
cycloneive_lcell_comb \ex_stage|alu|Mux20~6 (
// Equation(s):
// \ex_stage|alu|Mux20~6_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux4~2_combout  & ((\ex_stage|alu|Mux20~0_combout ))) # (!\ex_stage|alu|Mux4~2_combout  & (\ex_stage|alu|Mux20~5_combout ))))

	.dataa(\ex_stage|alu|Mux20~5_combout ),
	.datab(\ex_stage|alu|Mux20~0_combout ),
	.datac(\ex_stage|alu_oper|ALU_OP [3]),
	.datad(\ex_stage|alu|Mux4~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux20~6 .lut_mask = 16'h0C0A;
defparam \ex_stage|alu|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y8_N14
cycloneive_lcell_comb \ex_stage|alu|res[18] (
// Equation(s):
// \ex_stage|alu|res [18] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux20~6_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [18])))

	.dataa(\ex_stage|alu|Mux20~6_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|res [18]),
	.datad(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ex_stage|alu|res [18]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[18] .lut_mask = 16'hAAF0;
defparam \ex_stage|alu|res[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y8_N12
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT~18 (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT~18_combout  = (\ex_stage|alu|res [18] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(gnd),
	.datab(\ex_stage|alu|res [18]),
	.datac(\rst~input_o ),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT~18_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT~18 .lut_mask = 16'hC0CC;
defparam \ex_mem_buffer|MEM_ALU_OUT~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y8_N13
dffeas \ex_mem_buffer|MEM_ALU_OUT[18] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem_buffer|MEM_ALU_OUT~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[18] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N12
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~36 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~36_combout  = (\FB|forwardB~3_combout  & ((\FB|forwardB~7_combout  & (\id_ex_buffer|EX_rs2 [18])) # (!\FB|forwardB~7_combout  & ((\wb_stage|wdata_to_reg_file[18]~18_combout )))))

	.dataa(\id_ex_buffer|EX_rs2 [18]),
	.datab(\FB|forwardB~7_combout ),
	.datac(\FB|forwardB~3_combout ),
	.datad(\wb_stage|wdata_to_reg_file[18]~18_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~36_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~36 .lut_mask = 16'hB080;
defparam \ex_stage|store_rs2_mux|out~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N14
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~37 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~37_combout  = (\ex_stage|store_rs2_mux|out~36_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [18] & !\FB|forwardB~3_combout ))

	.dataa(gnd),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [18]),
	.datac(\FB|forwardB~3_combout ),
	.datad(\ex_stage|store_rs2_mux|out~36_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~37_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~37 .lut_mask = 16'hFF0C;
defparam \ex_stage|store_rs2_mux|out~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y11_N15
dffeas \ex_mem_buffer|MEM_rs2[18] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|store_rs2_mux|out~37_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\EDU|excep_flag~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[18] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y8_N2
cycloneive_lcell_comb \mem_wb_buffer|WB_Data_mem_out~19 (
// Equation(s):
// \mem_wb_buffer|WB_Data_mem_out~19_combout  = (\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a19  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_Data_mem_out~19_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out~19 .lut_mask = 16'hAF00;
defparam \mem_wb_buffer|WB_Data_mem_out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y8_N3
dffeas \mem_wb_buffer|WB_Data_mem_out[19] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_Data_mem_out~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_Data_mem_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out[19] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_Data_mem_out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y8_N8
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT~19 (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT~19_combout  = (\ex_mem_buffer|MEM_ALU_OUT [19] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [19]),
	.datab(gnd),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT~19_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT~19 .lut_mask = 16'hAA0A;
defparam \mem_wb_buffer|WB_ALU_OUT~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y8_N9
dffeas \mem_wb_buffer|WB_ALU_OUT[19] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[19] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y8_N10
cycloneive_lcell_comb \wb_stage|wdata_to_reg_file[19]~19 (
// Equation(s):
// \wb_stage|wdata_to_reg_file[19]~19_combout  = (\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_Data_mem_out [19])) # (!\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_ALU_OUT [19])))

	.dataa(gnd),
	.datab(\mem_wb_buffer|WB_Data_mem_out [19]),
	.datac(\mem_wb_buffer|WB_ALU_OUT [19]),
	.datad(\mem_wb_buffer|WB_memread~q ),
	.cin(gnd),
	.combout(\wb_stage|wdata_to_reg_file[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|wdata_to_reg_file[19]~19 .lut_mask = 16'hCCF0;
defparam \wb_stage|wdata_to_reg_file[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y8_N11
dffeas \id_stage|reg_file|reg_file[15][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\wb_stage|wdata_to_reg_file[19]~19_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~422 (
// Equation(s):
// \id_stage|reg_file|rd_data2~422_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|reg_file[13][19]~q ) # ((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|reg_file[12][19]~q  & 
// !\if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[13][19]~q ),
	.datac(\id_stage|reg_file|reg_file[12][19]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~422_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~422 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|rd_data2~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y10_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~423 (
// Equation(s):
// \id_stage|reg_file|rd_data2~423_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~422_combout  & (\id_stage|reg_file|reg_file[15][19]~q )) # (!\id_stage|reg_file|rd_data2~422_combout  & ((\id_stage|reg_file|reg_file[14][19]~q ))))) 
// # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~422_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[15][19]~q ),
	.datac(\id_stage|reg_file|reg_file[14][19]~q ),
	.datad(\id_stage|reg_file|rd_data2~422_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~423_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~423 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data2~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y7_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~415 (
// Equation(s):
// \id_stage|reg_file|rd_data2~415_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[10][19]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[8][19]~q  & 
// !\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[10][19]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[8][19]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~415_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~415 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|rd_data2~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~416 (
// Equation(s):
// \id_stage|reg_file|rd_data2~416_combout  = (\id_stage|reg_file|rd_data2~415_combout  & (((\id_stage|reg_file|reg_file[11][19]~q ) # (!\if_id_buffer|ID_rs2_ind [0])))) # (!\id_stage|reg_file|rd_data2~415_combout  & (\id_stage|reg_file|reg_file[9][19]~q  & 
// ((\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[9][19]~q ),
	.datab(\id_stage|reg_file|rd_data2~415_combout ),
	.datac(\id_stage|reg_file|reg_file[11][19]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~416_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~416 .lut_mask = 16'hE2CC;
defparam \id_stage|reg_file|rd_data2~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y8_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~417 (
// Equation(s):
// \id_stage|reg_file|rd_data2~417_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[5][19]~q )) # (!\if_id_buffer|ID_rs2_ind [0] & 
// ((\id_stage|reg_file|reg_file[4][19]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[5][19]~q ),
	.datac(\id_stage|reg_file|reg_file[4][19]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~417_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~417 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y9_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~418 (
// Equation(s):
// \id_stage|reg_file|rd_data2~418_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~417_combout  & ((\id_stage|reg_file|reg_file[7][19]~q ))) # (!\id_stage|reg_file|rd_data2~417_combout  & (\id_stage|reg_file|reg_file[6][19]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~417_combout ))))

	.dataa(\id_stage|reg_file|reg_file[6][19]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[7][19]~q ),
	.datad(\id_stage|reg_file|rd_data2~417_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~418_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~418 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y5_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~419 (
// Equation(s):
// \id_stage|reg_file|rd_data2~419_combout  = (\id_stage|reg_file|rd_data2[0]~16_combout  & (\id_stage|reg_file|rd_data2[0]~17_combout )) # (!\id_stage|reg_file|rd_data2[0]~16_combout  & ((\id_stage|reg_file|rd_data2[0]~17_combout  & 
// ((\id_stage|reg_file|reg_file[2][19]~q ))) # (!\id_stage|reg_file|rd_data2[0]~17_combout  & (\id_stage|reg_file|reg_file[1][19]~q ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[1][19]~q ),
	.datad(\id_stage|reg_file|reg_file[2][19]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~419_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~419 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data2~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y9_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~420 (
// Equation(s):
// \id_stage|reg_file|rd_data2~420_combout  = (\id_stage|reg_file|rd_data2[0]~16_combout  & ((\id_stage|reg_file|rd_data2~419_combout  & ((\id_stage|reg_file|reg_file[3][19]~q ))) # (!\id_stage|reg_file|rd_data2~419_combout  & 
// (\id_stage|reg_file|rd_data2~418_combout )))) # (!\id_stage|reg_file|rd_data2[0]~16_combout  & (((\id_stage|reg_file|rd_data2~419_combout ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.datab(\id_stage|reg_file|rd_data2~418_combout ),
	.datac(\id_stage|reg_file|reg_file[3][19]~q ),
	.datad(\id_stage|reg_file|rd_data2~419_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~420_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~420 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y9_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~421 (
// Equation(s):
// \id_stage|reg_file|rd_data2~421_combout  = (\id_stage|reg_file|rd_data2[0]~13_combout  & ((\id_stage|reg_file|rd_data2~416_combout ) # ((\id_stage|reg_file|rd_data2[0]~10_combout )))) # (!\id_stage|reg_file|rd_data2[0]~13_combout  & 
// (((!\id_stage|reg_file|rd_data2[0]~10_combout  & \id_stage|reg_file|rd_data2~420_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~416_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.datac(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.datad(\id_stage|reg_file|rd_data2~420_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~421_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~421 .lut_mask = 16'hCBC8;
defparam \id_stage|reg_file|rd_data2~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y9_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~412 (
// Equation(s):
// \id_stage|reg_file|rd_data2~412_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[23][19]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[19][19]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[23][19]~q ),
	.datac(\id_stage|reg_file|reg_file[19][19]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~412_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~412 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y9_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~413 (
// Equation(s):
// \id_stage|reg_file|rd_data2~413_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|rd_data2~412_combout  & ((\id_stage|reg_file|reg_file[31][19]~q ))) # (!\id_stage|reg_file|rd_data2~412_combout  & (\id_stage|reg_file|reg_file[27][19]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|rd_data2~412_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[27][19]~q ),
	.datac(\id_stage|reg_file|reg_file[31][19]~q ),
	.datad(\id_stage|reg_file|rd_data2~412_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~413_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~413 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~405 (
// Equation(s):
// \id_stage|reg_file|rd_data2~405_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|reg_file[22][19]~q ) # ((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|reg_file[18][19]~q  & 
// !\if_id_buffer|ID_rs2_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[22][19]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[18][19]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~405_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~405 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|rd_data2~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y12_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~406 (
// Equation(s):
// \id_stage|reg_file|rd_data2~406_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|rd_data2~405_combout  & ((\id_stage|reg_file|reg_file[30][19]~q ))) # (!\id_stage|reg_file|rd_data2~405_combout  & (\id_stage|reg_file|reg_file[26][19]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|rd_data2~405_combout ))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|rd_data2~405_combout ),
	.datac(\id_stage|reg_file|reg_file[26][19]~q ),
	.datad(\id_stage|reg_file|reg_file[30][19]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~406_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~406 .lut_mask = 16'hEC64;
defparam \id_stage|reg_file|rd_data2~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y9_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~409 (
// Equation(s):
// \id_stage|reg_file|rd_data2~409_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[24][19]~q ) # ((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|reg_file[16][19]~q  & 
// !\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[24][19]~q ),
	.datac(\id_stage|reg_file|reg_file[16][19]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~409_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~409 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|rd_data2~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y9_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~410 (
// Equation(s):
// \id_stage|reg_file|rd_data2~410_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|rd_data2~409_combout  & (\id_stage|reg_file|reg_file[28][19]~q )) # (!\id_stage|reg_file|rd_data2~409_combout  & ((\id_stage|reg_file|reg_file[20][19]~q ))))) 
// # (!\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|rd_data2~409_combout ))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|rd_data2~409_combout ),
	.datac(\id_stage|reg_file|reg_file[28][19]~q ),
	.datad(\id_stage|reg_file|reg_file[20][19]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~410_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~410 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|rd_data2~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y12_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~407 (
// Equation(s):
// \id_stage|reg_file|rd_data2~407_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[25][19]~q ) # ((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|reg_file[17][19]~q  & 
// !\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[25][19]~q ),
	.datac(\id_stage|reg_file|reg_file[17][19]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~407_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~407 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|rd_data2~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y12_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~408 (
// Equation(s):
// \id_stage|reg_file|rd_data2~408_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|rd_data2~407_combout  & ((\id_stage|reg_file|reg_file[29][19]~q ))) # (!\id_stage|reg_file|rd_data2~407_combout  & (\id_stage|reg_file|reg_file[21][19]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|rd_data2~407_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[21][19]~q ),
	.datac(\id_stage|reg_file|reg_file[29][19]~q ),
	.datad(\id_stage|reg_file|rd_data2~407_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~408_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~408 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y9_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~411 (
// Equation(s):
// \id_stage|reg_file|rd_data2~411_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~408_combout ))) # (!\if_id_buffer|ID_rs2_ind 
// [0] & (\id_stage|reg_file|rd_data2~410_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~410_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\if_id_buffer|ID_rs2_ind [0]),
	.datad(\id_stage|reg_file|rd_data2~408_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~411_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~411 .lut_mask = 16'hF2C2;
defparam \id_stage|reg_file|rd_data2~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y9_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~414 (
// Equation(s):
// \id_stage|reg_file|rd_data2~414_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~411_combout  & (\id_stage|reg_file|rd_data2~413_combout )) # (!\id_stage|reg_file|rd_data2~411_combout  & ((\id_stage|reg_file|rd_data2~406_combout 
// ))))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~411_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|rd_data2~413_combout ),
	.datac(\id_stage|reg_file|rd_data2~406_combout ),
	.datad(\id_stage|reg_file|rd_data2~411_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~414_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~414 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data2~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y9_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~424 (
// Equation(s):
// \id_stage|reg_file|rd_data2~424_combout  = (\id_stage|reg_file|rd_data2~421_combout  & ((\id_stage|reg_file|rd_data2~423_combout ) # ((!\id_stage|reg_file|rd_data2[0]~10_combout )))) # (!\id_stage|reg_file|rd_data2~421_combout  & 
// (((\id_stage|reg_file|rd_data2~414_combout  & \id_stage|reg_file|rd_data2[0]~10_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~423_combout ),
	.datab(\id_stage|reg_file|rd_data2~421_combout ),
	.datac(\id_stage|reg_file|rd_data2~414_combout ),
	.datad(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~424_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~424 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|rd_data2~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~425 (
// Equation(s):
// \id_stage|reg_file|rd_data2~425_combout  = (\id_stage|reg_file|rd_data2~424_combout  & (((\wb_stage|wdata_to_reg_file[19]~19_combout  & \id_stage|reg_file|always2~2_combout )) # (!\id_stage|reg_file|rd_data2~25_combout ))) # 
// (!\id_stage|reg_file|rd_data2~424_combout  & (((\wb_stage|wdata_to_reg_file[19]~19_combout  & \id_stage|reg_file|always2~2_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~424_combout ),
	.datab(\id_stage|reg_file|rd_data2~25_combout ),
	.datac(\wb_stage|wdata_to_reg_file[19]~19_combout ),
	.datad(\id_stage|reg_file|always2~2_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~425_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~425 .lut_mask = 16'hF222;
defparam \id_stage|reg_file|rd_data2~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y9_N21
dffeas \id_stage|reg_file|rd_data2[19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data2~425_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2[19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N30
cycloneive_lcell_comb \id_ex_buffer|EX_rs2~19 (
// Equation(s):
// \id_ex_buffer|EX_rs2~19_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\id_stage|reg_file|rd_data2 [19] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\id_stage|SDU|id_ex_flush~7_combout ),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\rst~input_o ),
	.datad(\id_stage|reg_file|rd_data2 [19]),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs2~19_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2~19 .lut_mask = 16'hA200;
defparam \id_ex_buffer|EX_rs2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y8_N1
dffeas \id_ex_buffer|EX_rs2[19] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer|EX_rs2~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2[19] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N22
cycloneive_lcell_comb \ex_stage|alu_oper2|out~57 (
// Equation(s):
// \ex_stage|alu_oper2|out~57_combout  = (\ex_stage|alu_oper2|sel2|out~0_combout  & ((\FB|forwardB[0]~8_combout  & (\wb_stage|wdata_to_reg_file[19]~19_combout )) # (!\FB|forwardB[0]~8_combout  & ((\ex_mem_buffer|MEM_ALU_OUT [19])))))

	.dataa(\wb_stage|wdata_to_reg_file[19]~19_combout ),
	.datab(\ex_stage|alu_oper2|sel2|out~0_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [19]),
	.datad(\FB|forwardB[0]~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~57_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~57 .lut_mask = 16'h88C0;
defparam \ex_stage|alu_oper2|out~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y5_N0
cycloneive_lcell_comb \id_ex_buffer|EX_Immed~29 (
// Equation(s):
// \id_ex_buffer|EX_Immed~29_combout  = (\id_ex_buffer|EX_Immed~25_combout  & ((\id_stage|immed_gen|Immed[16]~25_combout ) # ((!\id_stage|immed_gen|always0~13_combout  & \if_id_buffer|ID_rs2_ind [3]))))

	.dataa(\id_ex_buffer|EX_Immed~25_combout ),
	.datab(\id_stage|immed_gen|always0~13_combout ),
	.datac(\if_id_buffer|ID_rs2_ind [3]),
	.datad(\id_stage|immed_gen|Immed[16]~25_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_Immed~29_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed~29 .lut_mask = 16'hAA20;
defparam \id_ex_buffer|EX_Immed~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y5_N1
dffeas \id_ex_buffer|EX_Immed[19] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_Immed~29_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_Immed [19]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed[19] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_Immed[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N2
cycloneive_lcell_comb \ex_stage|alu_oper2|out~58 (
// Equation(s):
// \ex_stage|alu_oper2|out~58_combout  = (!\ex_stage|alu_oper2|sel0|out~0_combout  & (\id_ex_buffer|EX_Immed [19] & !\FB|forwardB[0]~8_combout ))

	.dataa(\ex_stage|alu_oper2|sel0|out~0_combout ),
	.datab(gnd),
	.datac(\id_ex_buffer|EX_Immed [19]),
	.datad(\FB|forwardB[0]~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~58_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~58 .lut_mask = 16'h0050;
defparam \ex_stage|alu_oper2|out~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N14
cycloneive_lcell_comb \ex_stage|alu_oper2|out~59 (
// Equation(s):
// \ex_stage|alu_oper2|out~59_combout  = (\ex_stage|alu_oper2|out~57_combout ) # ((\ex_stage|alu_oper2|out~58_combout ) # ((\FB|forwardB[2]~9_combout  & \id_ex_buffer|EX_rs2 [19])))

	.dataa(\FB|forwardB[2]~9_combout ),
	.datab(\id_ex_buffer|EX_rs2 [19]),
	.datac(\ex_stage|alu_oper2|out~57_combout ),
	.datad(\ex_stage|alu_oper2|out~58_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~59_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~59 .lut_mask = 16'hFFF8;
defparam \ex_stage|alu_oper2|out~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y7_N14
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~19 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~19_combout  = (\ex_stage|alu_oper2|out~59_combout ) # ((\ex_stage|alu_oper2|out~50_combout ) # ((\ex_stage|alu_oper2|out~65_combout ) # (\ex_stage|alu_oper2|out~56_combout )))

	.dataa(\ex_stage|alu_oper2|out~59_combout ),
	.datab(\ex_stage|alu_oper2|out~50_combout ),
	.datac(\ex_stage|alu_oper2|out~65_combout ),
	.datad(\ex_stage|alu_oper2|out~56_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~19 .lut_mask = 16'hFFFE;
defparam \ex_stage|alu|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y7_N12
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~20 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~20_combout  = (\ex_stage|alu|ShiftLeft0~19_combout ) # ((\ex_stage|alu|ShiftLeft0~18_combout ) # ((\ex_stage|alu|ShiftLeft0~17_combout ) # (\ex_stage|alu|ShiftLeft0~16_combout )))

	.dataa(\ex_stage|alu|ShiftLeft0~19_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~18_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~17_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~16_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~20 .lut_mask = 16'hFFFE;
defparam \ex_stage|alu|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y7_N18
cycloneive_lcell_comb \ex_stage|alu|Mux6~2 (
// Equation(s):
// \ex_stage|alu|Mux6~2_combout  = (\ex_stage|alu_oper|ALU_OP [1] & (((!\ex_stage|alu|ShiftLeft0~20_combout  & !\ex_stage|alu|ShiftLeft0~24_combout )) # (!\ex_stage|alu_oper|ALU_OP [0])))

	.dataa(\ex_stage|alu|ShiftLeft0~20_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~24_combout ),
	.datac(\ex_stage|alu_oper|ALU_OP [1]),
	.datad(\ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux6~2 .lut_mask = 16'h10F0;
defparam \ex_stage|alu|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N14
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~63 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~63_combout  = (!\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper1|out [6])) # (!\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out [8])))))

	.dataa(\ex_stage|alu_oper2|out~32_combout ),
	.datab(\ex_stage|alu_oper2|out~35_combout ),
	.datac(\ex_stage|alu_oper1|out [6]),
	.datad(\ex_stage|alu_oper1|out [8]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~63_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~63 .lut_mask = 16'h5140;
defparam \ex_stage|alu|ShiftRight0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N28
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~64 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~64_combout  = (\ex_stage|alu|ShiftRight0~63_combout ) # ((\ex_stage|alu|ShiftRight0~126_combout  & \ex_stage|alu_oper2|out~32_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftRight0~126_combout ),
	.datac(\ex_stage|alu|ShiftRight0~63_combout ),
	.datad(\ex_stage|alu_oper2|out~32_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~64_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~64 .lut_mask = 16'hFCF0;
defparam \ex_stage|alu|ShiftRight0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y10_N30
cycloneive_lcell_comb \ex_stage|alu|Mux8~1 (
// Equation(s):
// \ex_stage|alu|Mux8~1_combout  = (\ex_stage|alu|Mux6~0_combout  & (((\ex_stage|alu|Mux6~1_combout )))) # (!\ex_stage|alu|Mux6~0_combout  & ((\ex_stage|alu|Mux6~1_combout  & ((\ex_stage|alu|ShiftRight0~62_combout ))) # (!\ex_stage|alu|Mux6~1_combout  & 
// (\ex_stage|alu|ShiftRight0~64_combout ))))

	.dataa(\ex_stage|alu|ShiftRight0~64_combout ),
	.datab(\ex_stage|alu|Mux6~0_combout ),
	.datac(\ex_stage|alu|Mux6~1_combout ),
	.datad(\ex_stage|alu|ShiftRight0~62_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux8~1 .lut_mask = 16'hF2C2;
defparam \ex_stage|alu|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y12_N16
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~58 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~58_combout  = (\ex_stage|alu_oper2|out~41_combout  & (\ex_stage|alu|ShiftRight0~55_combout )) # (!\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftRight0~57_combout )))

	.dataa(\ex_stage|alu|ShiftRight0~55_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu_oper2|out~41_combout ),
	.datad(\ex_stage|alu|ShiftRight0~57_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~58_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~58 .lut_mask = 16'hAFA0;
defparam \ex_stage|alu|ShiftRight0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y9_N4
cycloneive_lcell_comb \ex_stage|alu|Mux8~2 (
// Equation(s):
// \ex_stage|alu|Mux8~2_combout  = (\ex_stage|alu|Mux8~1_combout  & (((\ex_stage|alu|ShiftRight0~65_combout ) # (!\ex_stage|alu|Mux6~0_combout )))) # (!\ex_stage|alu|Mux8~1_combout  & (\ex_stage|alu|ShiftRight0~58_combout  & ((\ex_stage|alu|Mux6~0_combout 
// ))))

	.dataa(\ex_stage|alu|Mux8~1_combout ),
	.datab(\ex_stage|alu|ShiftRight0~58_combout ),
	.datac(\ex_stage|alu|ShiftRight0~65_combout ),
	.datad(\ex_stage|alu|Mux6~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux8~2 .lut_mask = 16'hE4AA;
defparam \ex_stage|alu|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N30
cycloneive_lcell_comb \ex_stage|alu|Mux8~4 (
// Equation(s):
// \ex_stage|alu|Mux8~4_combout  = (\ex_stage|alu_oper|ALU_OP [1] & (((!\ex_stage|alu_oper|ALU_OP [0])))) # (!\ex_stage|alu_oper|ALU_OP [1] & ((\ex_stage|alu_oper1|out [6] & (!\ex_stage|alu_oper2|out~11_combout  & !\ex_stage|alu_oper|ALU_OP [0])) # 
// (!\ex_stage|alu_oper1|out [6] & (\ex_stage|alu_oper2|out~11_combout  $ (\ex_stage|alu_oper|ALU_OP [0])))))

	.dataa(\ex_stage|alu_oper|ALU_OP [1]),
	.datab(\ex_stage|alu_oper1|out [6]),
	.datac(\ex_stage|alu_oper2|out~11_combout ),
	.datad(\ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux8~4 .lut_mask = 16'h01BE;
defparam \ex_stage|alu|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N0
cycloneive_lcell_comb \ex_stage|alu|Mux8~3 (
// Equation(s):
// \ex_stage|alu|Mux8~3_combout  = (!\ex_stage|alu_oper2|out~38_combout  & (\ex_stage|alu|ShiftLeft0~51_combout  & \ex_stage|alu|Mux4~1_combout ))

	.dataa(\ex_stage|alu_oper2|out~38_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|ShiftLeft0~51_combout ),
	.datad(\ex_stage|alu|Mux4~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux8~3 .lut_mask = 16'h5000;
defparam \ex_stage|alu|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N12
cycloneive_lcell_comb \ex_stage|alu|Mux8~5 (
// Equation(s):
// \ex_stage|alu|Mux8~5_combout  = (\ex_stage|alu|Mux6~2_combout  & ((\ex_stage|alu|Mux8~4_combout  & ((\ex_stage|alu|Mux8~3_combout ))) # (!\ex_stage|alu|Mux8~4_combout  & (\ex_stage|alu|Mux8~2_combout )))) # (!\ex_stage|alu|Mux6~2_combout  & 
// (((\ex_stage|alu|Mux8~4_combout ))))

	.dataa(\ex_stage|alu|Mux6~2_combout ),
	.datab(\ex_stage|alu|Mux8~2_combout ),
	.datac(\ex_stage|alu|Mux8~4_combout ),
	.datad(\ex_stage|alu|Mux8~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux8~5 .lut_mask = 16'hF858;
defparam \ex_stage|alu|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N14
cycloneive_lcell_comb \ex_stage|alu|Mux8~6 (
// Equation(s):
// \ex_stage|alu|Mux8~6_combout  = (\ex_stage|alu|Mux4~3_combout  & (\ex_stage|alu|Mux8~5_combout )) # (!\ex_stage|alu|Mux4~3_combout  & ((\ex_stage|alu|Add0~27_combout )))

	.dataa(\ex_stage|alu|Mux8~5_combout ),
	.datab(\ex_stage|alu|Mux4~3_combout ),
	.datac(gnd),
	.datad(\ex_stage|alu|Add0~27_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux8~6 .lut_mask = 16'hBB88;
defparam \ex_stage|alu|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N2
cycloneive_lcell_comb \ex_stage|alu|Mux8~0 (
// Equation(s):
// \ex_stage|alu|Mux8~0_combout  = (\ex_stage|alu_oper1|out [6] & ((\ex_stage|alu_oper2|out~11_combout ) # (\ex_stage|alu|Mux4~3_combout ))) # (!\ex_stage|alu_oper1|out [6] & (\ex_stage|alu_oper2|out~11_combout  & \ex_stage|alu|Mux4~3_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper1|out [6]),
	.datac(\ex_stage|alu_oper2|out~11_combout ),
	.datad(\ex_stage|alu|Mux4~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux8~0 .lut_mask = 16'hFCC0;
defparam \ex_stage|alu|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N8
cycloneive_lcell_comb \ex_stage|alu|Mux8~7 (
// Equation(s):
// \ex_stage|alu|Mux8~7_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux4~2_combout  & ((\ex_stage|alu|Mux8~0_combout ))) # (!\ex_stage|alu|Mux4~2_combout  & (\ex_stage|alu|Mux8~6_combout ))))

	.dataa(\ex_stage|alu|Mux4~2_combout ),
	.datab(\ex_stage|alu|Mux8~6_combout ),
	.datac(\ex_stage|alu_oper|ALU_OP [3]),
	.datad(\ex_stage|alu|Mux8~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux8~7 .lut_mask = 16'h0E04;
defparam \ex_stage|alu|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N10
cycloneive_lcell_comb \ex_stage|alu|res[6] (
// Equation(s):
// \ex_stage|alu|res [6] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux8~7_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [6])))

	.dataa(gnd),
	.datab(\ex_stage|alu|Mux8~7_combout ),
	.datac(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.datad(\ex_stage|alu|res [6]),
	.cin(gnd),
	.combout(\ex_stage|alu|res [6]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[6] .lut_mask = 16'hCFC0;
defparam \ex_stage|alu|res[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N16
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT~3 (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT~3_combout  = (\ex_stage|alu|res [6] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\ex_stage|alu|res [6]),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT~3 .lut_mask = 16'hA0AA;
defparam \ex_mem_buffer|MEM_ALU_OUT~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y5_N4
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT[6]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT[6]~feeder_combout  = \ex_mem_buffer|MEM_ALU_OUT~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_mem_buffer|MEM_ALU_OUT~3_combout ),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[6]~feeder .lut_mask = 16'hFF00;
defparam \ex_mem_buffer|MEM_ALU_OUT[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y5_N5
dffeas \ex_mem_buffer|MEM_ALU_OUT[6] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_ALU_OUT[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[6] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y11_N2
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~6 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~6_combout  = (\FB|forwardB~3_combout  & ((\FB|forwardB~7_combout  & (\id_ex_buffer|EX_rs2 [6])) # (!\FB|forwardB~7_combout  & ((\wb_stage|wdata_to_reg_file[6]~3_combout )))))

	.dataa(\FB|forwardB~7_combout ),
	.datab(\FB|forwardB~3_combout ),
	.datac(\id_ex_buffer|EX_rs2 [6]),
	.datad(\wb_stage|wdata_to_reg_file[6]~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~6 .lut_mask = 16'hC480;
defparam \ex_stage|store_rs2_mux|out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y11_N24
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~7 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~7_combout  = (\ex_stage|store_rs2_mux|out~6_combout ) # ((!\FB|forwardB~3_combout  & \ex_mem_buffer|MEM_ALU_OUT [6]))

	.dataa(gnd),
	.datab(\FB|forwardB~3_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [6]),
	.datad(\ex_stage|store_rs2_mux|out~6_combout ),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~7 .lut_mask = 16'hFF30;
defparam \ex_stage|store_rs2_mux|out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y11_N25
dffeas \ex_mem_buffer|MEM_rs2[6] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|store_rs2_mux|out~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\EDU|excep_flag~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[6] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y12_N28
cycloneive_lcell_comb \mem_wb_buffer|WB_Data_mem_out~2 (
// Equation(s):
// \mem_wb_buffer|WB_Data_mem_out~2_combout  = (\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a14  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(gnd),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\rst~input_o ),
	.datad(\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_Data_mem_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out~2 .lut_mask = 16'hF300;
defparam \mem_wb_buffer|WB_Data_mem_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y12_N29
dffeas \mem_wb_buffer|WB_Data_mem_out[14] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_Data_mem_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_Data_mem_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out[14] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_Data_mem_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y12_N22
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT~2 (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT~2_combout  = (\ex_mem_buffer|MEM_ALU_OUT [14] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\rst~input_o ),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT~2 .lut_mask = 16'hB0B0;
defparam \mem_wb_buffer|WB_ALU_OUT~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y12_N23
dffeas \mem_wb_buffer|WB_ALU_OUT[14] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[14] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y12_N12
cycloneive_lcell_comb \wb_stage|wdata_to_reg_file[14]~2 (
// Equation(s):
// \wb_stage|wdata_to_reg_file[14]~2_combout  = (\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_Data_mem_out [14])) # (!\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_ALU_OUT [14])))

	.dataa(gnd),
	.datab(\mem_wb_buffer|WB_Data_mem_out [14]),
	.datac(\mem_wb_buffer|WB_ALU_OUT [14]),
	.datad(\mem_wb_buffer|WB_memread~q ),
	.cin(gnd),
	.combout(\wb_stage|wdata_to_reg_file[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|wdata_to_reg_file[14]~2 .lut_mask = 16'hCCF0;
defparam \wb_stage|wdata_to_reg_file[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y7_N17
dffeas \id_stage|reg_file|reg_file[11][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[14]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y7_N13
dffeas \id_stage|reg_file|reg_file[10][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[14]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y7_N15
dffeas \id_stage|reg_file|reg_file[9][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[14]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y7_N27
dffeas \id_stage|reg_file|reg_file[8][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[14]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~48 (
// Equation(s):
// \id_stage|reg_file|rd_data2~48_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|reg_file[9][14]~q ) # ((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|reg_file[8][14]~q  & !\if_id_buffer|ID_rs2_ind 
// [1]))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[9][14]~q ),
	.datac(\id_stage|reg_file|reg_file[8][14]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~48_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~48 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|rd_data2~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y7_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~49 (
// Equation(s):
// \id_stage|reg_file|rd_data2~49_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~48_combout  & (\id_stage|reg_file|reg_file[11][14]~q )) # (!\id_stage|reg_file|rd_data2~48_combout  & ((\id_stage|reg_file|reg_file[10][14]~q ))))) # 
// (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~48_combout ))))

	.dataa(\id_stage|reg_file|reg_file[11][14]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[10][14]~q ),
	.datad(\id_stage|reg_file|rd_data2~48_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~49_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~49 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data2~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y12_N24
cycloneive_lcell_comb \id_stage|reg_file|reg_file[15][14]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[15][14]~feeder_combout  = \wb_stage|wdata_to_reg_file[14]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|wdata_to_reg_file[14]~2_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[15][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][14]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[15][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y12_N25
dffeas \id_stage|reg_file|reg_file[15][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[15][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y7_N25
dffeas \id_stage|reg_file|reg_file[13][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[14]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N25
dffeas \id_stage|reg_file|reg_file[14][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[14]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N7
dffeas \id_stage|reg_file|reg_file[12][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[14]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~65 (
// Equation(s):
// \id_stage|reg_file|rd_data2~65_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[14][14]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[12][14]~q  & 
// !\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[14][14]~q ),
	.datac(\id_stage|reg_file|reg_file[12][14]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~65_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~65 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|rd_data2~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y7_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~66 (
// Equation(s):
// \id_stage|reg_file|rd_data2~66_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~65_combout  & (\id_stage|reg_file|reg_file[15][14]~q )) # (!\id_stage|reg_file|rd_data2~65_combout  & ((\id_stage|reg_file|reg_file[13][14]~q ))))) # 
// (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~65_combout ))))

	.dataa(\id_stage|reg_file|reg_file[15][14]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[13][14]~q ),
	.datad(\id_stage|reg_file|rd_data2~65_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~66_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~66 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data2~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y3_N24
cycloneive_lcell_comb \id_stage|reg_file|reg_file[3][14]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[3][14]~feeder_combout  = \wb_stage|wdata_to_reg_file[14]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|wdata_to_reg_file[14]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[3][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][14]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[3][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y3_N25
dffeas \id_stage|reg_file|reg_file[3][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[3][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N31
dffeas \id_stage|reg_file|reg_file[2][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[14]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y3_N15
dffeas \id_stage|reg_file|reg_file[1][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[14]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y3_N3
dffeas \id_stage|reg_file|reg_file[5][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[14]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y3_N5
dffeas \id_stage|reg_file|reg_file[7][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[14]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N27
dffeas \id_stage|reg_file|reg_file[6][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[14]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N17
dffeas \id_stage|reg_file|reg_file[4][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[14]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y3_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~60 (
// Equation(s):
// \id_stage|reg_file|rd_data2~60_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[6][14]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[4][14]~q  & !\if_id_buffer|ID_rs2_ind 
// [0]))))

	.dataa(\id_stage|reg_file|reg_file[6][14]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[4][14]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~60_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~60 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|rd_data2~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y3_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~61 (
// Equation(s):
// \id_stage|reg_file|rd_data2~61_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~60_combout  & ((\id_stage|reg_file|reg_file[7][14]~q ))) # (!\id_stage|reg_file|rd_data2~60_combout  & (\id_stage|reg_file|reg_file[5][14]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~60_combout ))))

	.dataa(\id_stage|reg_file|reg_file[5][14]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[7][14]~q ),
	.datad(\id_stage|reg_file|rd_data2~60_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~61_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~61 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y3_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~62 (
// Equation(s):
// \id_stage|reg_file|rd_data2~62_combout  = (\id_stage|reg_file|rd_data2[0]~16_combout  & ((\id_stage|reg_file|rd_data2[0]~17_combout ) # ((\id_stage|reg_file|rd_data2~61_combout )))) # (!\id_stage|reg_file|rd_data2[0]~16_combout  & 
// (!\id_stage|reg_file|rd_data2[0]~17_combout  & (\id_stage|reg_file|reg_file[1][14]~q )))

	.dataa(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[1][14]~q ),
	.datad(\id_stage|reg_file|rd_data2~61_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~62_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~62 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|rd_data2~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y3_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~63 (
// Equation(s):
// \id_stage|reg_file|rd_data2~63_combout  = (\id_stage|reg_file|rd_data2[0]~17_combout  & ((\id_stage|reg_file|rd_data2~62_combout  & (\id_stage|reg_file|reg_file[3][14]~q )) # (!\id_stage|reg_file|rd_data2~62_combout  & 
// ((\id_stage|reg_file|reg_file[2][14]~q ))))) # (!\id_stage|reg_file|rd_data2[0]~17_combout  & (((\id_stage|reg_file|rd_data2~62_combout ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.datab(\id_stage|reg_file|reg_file[3][14]~q ),
	.datac(\id_stage|reg_file|reg_file[2][14]~q ),
	.datad(\id_stage|reg_file|rd_data2~62_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~63_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~63 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data2~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y6_N1
dffeas \id_stage|reg_file|reg_file[27][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[14]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y6_N11
dffeas \id_stage|reg_file|reg_file[31][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[14]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N19
dffeas \id_stage|reg_file|reg_file[19][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[14]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N17
dffeas \id_stage|reg_file|reg_file[23][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[14]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y6_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~57 (
// Equation(s):
// \id_stage|reg_file|rd_data2~57_combout  = (\if_id_buffer|ID_rs2_ind [3] & (\if_id_buffer|ID_rs2_ind [2])) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|reg_file[23][14]~q ))) # (!\if_id_buffer|ID_rs2_ind [2] & 
// (\id_stage|reg_file|reg_file[19][14]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[19][14]~q ),
	.datad(\id_stage|reg_file|reg_file[23][14]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~57_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~57 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data2~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y6_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~58 (
// Equation(s):
// \id_stage|reg_file|rd_data2~58_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|rd_data2~57_combout  & ((\id_stage|reg_file|reg_file[31][14]~q ))) # (!\id_stage|reg_file|rd_data2~57_combout  & (\id_stage|reg_file|reg_file[27][14]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|rd_data2~57_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[27][14]~q ),
	.datac(\id_stage|reg_file|reg_file[31][14]~q ),
	.datad(\id_stage|reg_file|rd_data2~57_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~58_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~58 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y4_N5
dffeas \id_stage|reg_file|reg_file[26][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[14]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N27
dffeas \id_stage|reg_file|reg_file[30][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[14]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N13
dffeas \id_stage|reg_file|reg_file[22][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[14]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N19
dffeas \id_stage|reg_file|reg_file[18][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[14]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~52 (
// Equation(s):
// \id_stage|reg_file|rd_data2~52_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|reg_file[22][14]~q ) # ((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|reg_file[18][14]~q  & 
// !\if_id_buffer|ID_rs2_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[22][14]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[18][14]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~52_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~52 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|rd_data2~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~53 (
// Equation(s):
// \id_stage|reg_file|rd_data2~53_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|rd_data2~52_combout  & ((\id_stage|reg_file|reg_file[30][14]~q ))) # (!\id_stage|reg_file|rd_data2~52_combout  & (\id_stage|reg_file|reg_file[26][14]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|rd_data2~52_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[26][14]~q ),
	.datac(\id_stage|reg_file|reg_file[30][14]~q ),
	.datad(\id_stage|reg_file|rd_data2~52_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~53_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~53 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y5_N25
dffeas \id_stage|reg_file|reg_file[24][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[14]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y5_N19
dffeas \id_stage|reg_file|reg_file[16][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[14]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y5_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~54 (
// Equation(s):
// \id_stage|reg_file|rd_data2~54_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[24][14]~q )) # (!\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[16][14]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[24][14]~q ),
	.datac(\id_stage|reg_file|reg_file[16][14]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~54_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~54 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y5_N1
dffeas \id_stage|reg_file|reg_file[20][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[14]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N27
dffeas \id_stage|reg_file|reg_file[28][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[14]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y5_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~55 (
// Equation(s):
// \id_stage|reg_file|rd_data2~55_combout  = (\id_stage|reg_file|rd_data2~54_combout  & (((\id_stage|reg_file|reg_file[28][14]~q ) # (!\if_id_buffer|ID_rs2_ind [2])))) # (!\id_stage|reg_file|rd_data2~54_combout  & (\id_stage|reg_file|reg_file[20][14]~q  & 
// ((\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\id_stage|reg_file|rd_data2~54_combout ),
	.datab(\id_stage|reg_file|reg_file[20][14]~q ),
	.datac(\id_stage|reg_file|reg_file[28][14]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~55_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~55 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|rd_data2~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y7_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~56 (
// Equation(s):
// \id_stage|reg_file|rd_data2~56_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|rd_data2~53_combout )) # (!\if_id_buffer|ID_rs2_ind [1] & 
// ((\id_stage|reg_file|rd_data2~55_combout )))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|rd_data2~53_combout ),
	.datac(\if_id_buffer|ID_rs2_ind [1]),
	.datad(\id_stage|reg_file|rd_data2~55_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~56_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~56 .lut_mask = 16'hE5E0;
defparam \id_stage|reg_file|rd_data2~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y11_N21
dffeas \id_stage|reg_file|reg_file[25][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[14]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y11_N11
dffeas \id_stage|reg_file|reg_file[17][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[14]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y11_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~50 (
// Equation(s):
// \id_stage|reg_file|rd_data2~50_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[25][14]~q ) # ((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|reg_file[17][14]~q  & 
// !\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[25][14]~q ),
	.datac(\id_stage|reg_file|reg_file[17][14]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~50_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~50 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|rd_data2~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y11_N23
dffeas \id_stage|reg_file|reg_file[29][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[14]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y11_N21
dffeas \id_stage|reg_file|reg_file[21][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[14]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y11_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~51 (
// Equation(s):
// \id_stage|reg_file|rd_data2~51_combout  = (\id_stage|reg_file|rd_data2~50_combout  & (((\id_stage|reg_file|reg_file[29][14]~q )) # (!\if_id_buffer|ID_rs2_ind [2]))) # (!\id_stage|reg_file|rd_data2~50_combout  & (\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[21][14]~q ))))

	.dataa(\id_stage|reg_file|rd_data2~50_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[29][14]~q ),
	.datad(\id_stage|reg_file|reg_file[21][14]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~51_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~51 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|rd_data2~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y7_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~59 (
// Equation(s):
// \id_stage|reg_file|rd_data2~59_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~56_combout  & (\id_stage|reg_file|rd_data2~58_combout )) # (!\id_stage|reg_file|rd_data2~56_combout  & ((\id_stage|reg_file|rd_data2~51_combout ))))) # 
// (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~56_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~58_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|rd_data2~56_combout ),
	.datad(\id_stage|reg_file|rd_data2~51_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~59_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~59 .lut_mask = 16'hBCB0;
defparam \id_stage|reg_file|rd_data2~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y7_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~64 (
// Equation(s):
// \id_stage|reg_file|rd_data2~64_combout  = (\id_stage|reg_file|rd_data2[0]~13_combout  & (((\id_stage|reg_file|rd_data2[0]~10_combout )))) # (!\id_stage|reg_file|rd_data2[0]~13_combout  & ((\id_stage|reg_file|rd_data2[0]~10_combout  & 
// ((\id_stage|reg_file|rd_data2~59_combout ))) # (!\id_stage|reg_file|rd_data2[0]~10_combout  & (\id_stage|reg_file|rd_data2~63_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~63_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.datac(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.datad(\id_stage|reg_file|rd_data2~59_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~64_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~64 .lut_mask = 16'hF2C2;
defparam \id_stage|reg_file|rd_data2~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y7_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~67 (
// Equation(s):
// \id_stage|reg_file|rd_data2~67_combout  = (\id_stage|reg_file|rd_data2[0]~13_combout  & ((\id_stage|reg_file|rd_data2~64_combout  & ((\id_stage|reg_file|rd_data2~66_combout ))) # (!\id_stage|reg_file|rd_data2~64_combout  & 
// (\id_stage|reg_file|rd_data2~49_combout )))) # (!\id_stage|reg_file|rd_data2[0]~13_combout  & (((\id_stage|reg_file|rd_data2~64_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~49_combout ),
	.datab(\id_stage|reg_file|rd_data2~66_combout ),
	.datac(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.datad(\id_stage|reg_file|rd_data2~64_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~67_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~67 .lut_mask = 16'hCFA0;
defparam \id_stage|reg_file|rd_data2~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y8_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~68 (
// Equation(s):
// \id_stage|reg_file|rd_data2~68_combout  = (\id_stage|reg_file|always2~2_combout  & ((\wb_stage|wdata_to_reg_file[14]~2_combout ) # ((!\id_stage|reg_file|rd_data2~25_combout  & \id_stage|reg_file|rd_data2~67_combout )))) # 
// (!\id_stage|reg_file|always2~2_combout  & (!\id_stage|reg_file|rd_data2~25_combout  & ((\id_stage|reg_file|rd_data2~67_combout ))))

	.dataa(\id_stage|reg_file|always2~2_combout ),
	.datab(\id_stage|reg_file|rd_data2~25_combout ),
	.datac(\wb_stage|wdata_to_reg_file[14]~2_combout ),
	.datad(\id_stage|reg_file|rd_data2~67_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~68_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~68 .lut_mask = 16'hB3A0;
defparam \id_stage|reg_file|rd_data2~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y8_N13
dffeas \id_stage|reg_file|rd_data2[14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data2~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2[14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y12_N16
cycloneive_lcell_comb \id_ex_buffer|EX_rs2~2 (
// Equation(s):
// \id_ex_buffer|EX_rs2~2_combout  = (\id_stage|reg_file|rd_data2 [14] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\rst~input_o ),
	.datab(\id_stage|reg_file|rd_data2 [14]),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs2~2_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2~2 .lut_mask = 16'h8C00;
defparam \id_ex_buffer|EX_rs2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y12_N17
dffeas \id_ex_buffer|EX_rs2[14] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs2~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2[14] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y5_N4
cycloneive_lcell_comb \ex_stage|alu_oper2|out~6 (
// Equation(s):
// \ex_stage|alu_oper2|out~6_combout  = (\ex_stage|alu_oper2|sel2|out~0_combout  & ((\FB|forwardB[0]~8_combout  & ((\wb_stage|wdata_to_reg_file[14]~2_combout ))) # (!\FB|forwardB[0]~8_combout  & (\ex_mem_buffer|MEM_ALU_OUT [14]))))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [14]),
	.datab(\FB|forwardB[0]~8_combout ),
	.datac(\wb_stage|wdata_to_reg_file[14]~2_combout ),
	.datad(\ex_stage|alu_oper2|sel2|out~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~6 .lut_mask = 16'hE200;
defparam \ex_stage|alu_oper2|out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y7_N12
cycloneive_lcell_comb \id_ex_buffer|EX_Immed~17 (
// Equation(s):
// \id_ex_buffer|EX_Immed~17_combout  = (\if_id_buffer|ID_INST [14] & \id_ex_buffer|EX_Immed~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\if_id_buffer|ID_INST [14]),
	.datad(\id_ex_buffer|EX_Immed~14_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_Immed~17_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed~17 .lut_mask = 16'hF000;
defparam \id_ex_buffer|EX_Immed~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y7_N13
dffeas \id_ex_buffer|EX_Immed[14] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_Immed~17_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_Immed [14]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed[14] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_Immed[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y7_N14
cycloneive_lcell_comb \ex_stage|alu_oper2|out~7 (
// Equation(s):
// \ex_stage|alu_oper2|out~7_combout  = (\id_ex_buffer|EX_Immed [14] & (!\FB|forwardB[0]~8_combout  & !\ex_stage|alu_oper2|sel0|out~0_combout ))

	.dataa(\id_ex_buffer|EX_Immed [14]),
	.datab(gnd),
	.datac(\FB|forwardB[0]~8_combout ),
	.datad(\ex_stage|alu_oper2|sel0|out~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~7 .lut_mask = 16'h000A;
defparam \ex_stage|alu_oper2|out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y5_N2
cycloneive_lcell_comb \ex_stage|alu_oper2|out~8 (
// Equation(s):
// \ex_stage|alu_oper2|out~8_combout  = (\ex_stage|alu_oper2|out~6_combout ) # ((\ex_stage|alu_oper2|out~7_combout ) # ((\FB|forwardB[2]~9_combout  & \id_ex_buffer|EX_rs2 [14])))

	.dataa(\FB|forwardB[2]~9_combout ),
	.datab(\id_ex_buffer|EX_rs2 [14]),
	.datac(\ex_stage|alu_oper2|out~6_combout ),
	.datad(\ex_stage|alu_oper2|out~7_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~8_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~8 .lut_mask = 16'hFFF8;
defparam \ex_stage|alu_oper2|out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N26
cycloneive_lcell_comb \ex_stage|alu|Add0~44 (
// Equation(s):
// \ex_stage|alu|Add0~44_combout  = \ex_stage|alu_oper2|out~8_combout  $ (\ex_stage|alu_oper|ALU_OP [0])

	.dataa(gnd),
	.datab(\ex_stage|alu_oper2|out~8_combout ),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~44 .lut_mask = 16'h3C3C;
defparam \ex_stage|alu|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y8_N28
cycloneive_lcell_comb \ex_stage|alu|Mux16~1 (
// Equation(s):
// \ex_stage|alu|Mux16~1_combout  = (\ex_stage|alu|Mux4~0_combout  & ((\ex_stage|alu_oper2|out~8_combout  & (!\ex_stage|alu_oper1|out [14] & !\ex_stage|alu|Mux10~0_combout )) # (!\ex_stage|alu_oper2|out~8_combout  & (\ex_stage|alu_oper1|out [14] $ 
// (\ex_stage|alu|Mux10~0_combout ))))) # (!\ex_stage|alu|Mux4~0_combout  & (((\ex_stage|alu|Mux10~0_combout ))))

	.dataa(\ex_stage|alu_oper2|out~8_combout ),
	.datab(\ex_stage|alu|Mux4~0_combout ),
	.datac(\ex_stage|alu_oper1|out [14]),
	.datad(\ex_stage|alu|Mux10~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux16~1 .lut_mask = 16'h3748;
defparam \ex_stage|alu|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N0
cycloneive_lcell_comb \ex_stage|alu|Mux16~2 (
// Equation(s):
// \ex_stage|alu|Mux16~2_combout  = (\ex_stage|alu|Mux4~1_combout  & ((\ex_stage|alu_oper2|out~38_combout  & (\ex_stage|alu|ShiftLeft0~51_combout )) # (!\ex_stage|alu_oper2|out~38_combout  & ((\ex_stage|alu|ShiftLeft0~56_combout )))))

	.dataa(\ex_stage|alu|ShiftLeft0~51_combout ),
	.datab(\ex_stage|alu|Mux4~1_combout ),
	.datac(\ex_stage|alu_oper2|out~38_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~56_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux16~2 .lut_mask = 16'h8C80;
defparam \ex_stage|alu|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N30
cycloneive_lcell_comb \ex_stage|alu|Mux16~3 (
// Equation(s):
// \ex_stage|alu|Mux16~3_combout  = (\ex_stage|alu|Mux10~3_combout  & (((\ex_stage|alu|Mux10~2_combout  & \ex_stage|alu|ShiftRight0~125_combout )))) # (!\ex_stage|alu|Mux10~3_combout  & ((\ex_stage|alu|Mux16~2_combout ) # ((!\ex_stage|alu|Mux10~2_combout 
// ))))

	.dataa(\ex_stage|alu|Mux10~3_combout ),
	.datab(\ex_stage|alu|Mux16~2_combout ),
	.datac(\ex_stage|alu|Mux10~2_combout ),
	.datad(\ex_stage|alu|ShiftRight0~125_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux16~3 .lut_mask = 16'hE545;
defparam \ex_stage|alu|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y8_N4
cycloneive_lcell_comb \ex_stage|alu|Mux16~4 (
// Equation(s):
// \ex_stage|alu|Mux16~4_combout  = (\ex_stage|alu|Mux16~3_combout  & (((\ex_stage|alu|Mux10~1_combout ) # (\ex_stage|alu|ShiftRight0~58_combout )))) # (!\ex_stage|alu|Mux16~3_combout  & (\ex_stage|alu|ShiftRight0~53_combout  & 
// (!\ex_stage|alu|Mux10~1_combout )))

	.dataa(\ex_stage|alu|Mux16~3_combout ),
	.datab(\ex_stage|alu|ShiftRight0~53_combout ),
	.datac(\ex_stage|alu|Mux10~1_combout ),
	.datad(\ex_stage|alu|ShiftRight0~58_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux16~4 .lut_mask = 16'hAEA4;
defparam \ex_stage|alu|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y8_N30
cycloneive_lcell_comb \ex_stage|alu|Mux16~5 (
// Equation(s):
// \ex_stage|alu|Mux16~5_combout  = (\ex_stage|alu|Mux16~1_combout  & (((\ex_stage|alu|Mux16~4_combout ) # (\ex_stage|alu|Mux4~0_combout )))) # (!\ex_stage|alu|Mux16~1_combout  & (\ex_stage|alu|Add0~45_combout  & ((!\ex_stage|alu|Mux4~0_combout ))))

	.dataa(\ex_stage|alu|Add0~45_combout ),
	.datab(\ex_stage|alu|Mux16~1_combout ),
	.datac(\ex_stage|alu|Mux16~4_combout ),
	.datad(\ex_stage|alu|Mux4~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux16~5 .lut_mask = 16'hCCE2;
defparam \ex_stage|alu|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y8_N10
cycloneive_lcell_comb \ex_stage|alu|Mux16~0 (
// Equation(s):
// \ex_stage|alu|Mux16~0_combout  = (\ex_stage|alu_oper|ALU_OP [0] & ((\ex_stage|alu_oper1|out [14]) # (\ex_stage|alu_oper2|out~8_combout ))) # (!\ex_stage|alu_oper|ALU_OP [0] & (\ex_stage|alu_oper1|out [14] & \ex_stage|alu_oper2|out~8_combout ))

	.dataa(\ex_stage|alu_oper|ALU_OP [0]),
	.datab(gnd),
	.datac(\ex_stage|alu_oper1|out [14]),
	.datad(\ex_stage|alu_oper2|out~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux16~0 .lut_mask = 16'hFAA0;
defparam \ex_stage|alu|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y8_N20
cycloneive_lcell_comb \ex_stage|alu|Mux16~6 (
// Equation(s):
// \ex_stage|alu|Mux16~6_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux4~2_combout  & ((\ex_stage|alu|Mux16~0_combout ))) # (!\ex_stage|alu|Mux4~2_combout  & (\ex_stage|alu|Mux16~5_combout ))))

	.dataa(\ex_stage|alu_oper|ALU_OP [3]),
	.datab(\ex_stage|alu|Mux4~2_combout ),
	.datac(\ex_stage|alu|Mux16~5_combout ),
	.datad(\ex_stage|alu|Mux16~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux16~6 .lut_mask = 16'h5410;
defparam \ex_stage|alu|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y12_N24
cycloneive_lcell_comb \ex_stage|alu|res[14] (
// Equation(s):
// \ex_stage|alu|res [14] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux16~6_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [14])))

	.dataa(gnd),
	.datab(\ex_stage|alu|Mux16~6_combout ),
	.datac(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.datad(\ex_stage|alu|res [14]),
	.cin(gnd),
	.combout(\ex_stage|alu|res [14]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[14] .lut_mask = 16'hCFC0;
defparam \ex_stage|alu|res[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y12_N14
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT~2 (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT~2_combout  = (\ex_stage|alu|res [14] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(gnd),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\rst~input_o ),
	.datad(\ex_stage|alu|res [14]),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT~2 .lut_mask = 16'hF300;
defparam \ex_mem_buffer|MEM_ALU_OUT~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y12_N15
dffeas \ex_mem_buffer|MEM_ALU_OUT[14] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_ALU_OUT~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[14] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N24
cycloneive_lcell_comb \id_ex_buffer|EX_PC~2 (
// Equation(s):
// \id_ex_buffer|EX_PC~2_combout  = (\if_id_buffer|ID_PC [14] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\if_id_buffer|ID_PC [14]),
	.datac(\rst~input_o ),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_PC~2_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_PC~2 .lut_mask = 16'hC400;
defparam \id_ex_buffer|EX_PC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y4_N25
dffeas \id_ex_buffer|EX_PC[14] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PC~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PC[14] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PC[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N6
cycloneive_lcell_comb \ex_stage|alu_oper1|out~4 (
// Equation(s):
// \ex_stage|alu_oper1|out~4_combout  = (\id_ex_buffer|EX_PC [14] & (\FA|Equal0~0_combout  & \FA|Equal0~2_combout ))

	.dataa(gnd),
	.datab(\id_ex_buffer|EX_PC [14]),
	.datac(\FA|Equal0~0_combout ),
	.datad(\FA|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out~4 .lut_mask = 16'hC000;
defparam \ex_stage|alu_oper1|out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~65 (
// Equation(s):
// \id_stage|reg_file|rd_data1~65_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|reg_file[14][14]~q ))) # (!\if_id_buffer|ID_rs1_ind [1] 
// & (\id_stage|reg_file|reg_file[12][14]~q ))))

	.dataa(\id_stage|reg_file|reg_file[12][14]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[14][14]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~65_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~65 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y7_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~66 (
// Equation(s):
// \id_stage|reg_file|rd_data1~66_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~65_combout  & ((\id_stage|reg_file|reg_file[15][14]~q ))) # (!\id_stage|reg_file|rd_data1~65_combout  & (\id_stage|reg_file|reg_file[13][14]~q )))) # 
// (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|rd_data1~65_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|rd_data1~65_combout ),
	.datac(\id_stage|reg_file|reg_file[13][14]~q ),
	.datad(\id_stage|reg_file|reg_file[15][14]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~66_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~66 .lut_mask = 16'hEC64;
defparam \id_stage|reg_file|rd_data1~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~48 (
// Equation(s):
// \id_stage|reg_file|rd_data1~48_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|reg_file[9][14]~q ) # (\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|reg_file[8][14]~q  & ((!\if_id_buffer|ID_rs1_ind 
// [1]))))

	.dataa(\id_stage|reg_file|reg_file[8][14]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[9][14]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~48_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~48 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~49 (
// Equation(s):
// \id_stage|reg_file|rd_data1~49_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~48_combout  & ((\id_stage|reg_file|reg_file[11][14]~q ))) # (!\id_stage|reg_file|rd_data1~48_combout  & (\id_stage|reg_file|reg_file[10][14]~q )))) # 
// (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|rd_data1~48_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[10][14]~q ),
	.datac(\id_stage|reg_file|reg_file[11][14]~q ),
	.datad(\id_stage|reg_file|rd_data1~48_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~49_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~49 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data1~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y3_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~60 (
// Equation(s):
// \id_stage|reg_file|rd_data1~60_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|reg_file[6][14]~q ) # (\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[4][14]~q  & ((!\if_id_buffer|ID_rs1_ind 
// [0]))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[4][14]~q ),
	.datac(\id_stage|reg_file|reg_file[6][14]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~60_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~60 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y3_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~61 (
// Equation(s):
// \id_stage|reg_file|rd_data1~61_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~60_combout  & (\id_stage|reg_file|reg_file[7][14]~q )) # (!\id_stage|reg_file|rd_data1~60_combout  & ((\id_stage|reg_file|reg_file[5][14]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|rd_data1~60_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[7][14]~q ),
	.datac(\id_stage|reg_file|reg_file[5][14]~q ),
	.datad(\id_stage|reg_file|rd_data1~60_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~61_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~61 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data1~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y3_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~62 (
// Equation(s):
// \id_stage|reg_file|rd_data1~62_combout  = (\id_stage|reg_file|rd_data1[16]~14_combout  & (((\id_stage|reg_file|rd_data1[16]~17_combout )))) # (!\id_stage|reg_file|rd_data1[16]~14_combout  & ((\id_stage|reg_file|rd_data1[16]~17_combout  & 
// ((\id_stage|reg_file|rd_data1~61_combout ))) # (!\id_stage|reg_file|rd_data1[16]~17_combout  & (\id_stage|reg_file|reg_file[1][14]~q ))))

	.dataa(\id_stage|reg_file|reg_file[1][14]~q ),
	.datab(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.datac(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.datad(\id_stage|reg_file|rd_data1~61_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~62_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~62 .lut_mask = 16'hF2C2;
defparam \id_stage|reg_file|rd_data1~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y3_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~63 (
// Equation(s):
// \id_stage|reg_file|rd_data1~63_combout  = (\id_stage|reg_file|rd_data1[16]~14_combout  & ((\id_stage|reg_file|rd_data1~62_combout  & (\id_stage|reg_file|reg_file[3][14]~q )) # (!\id_stage|reg_file|rd_data1~62_combout  & 
// ((\id_stage|reg_file|reg_file[2][14]~q ))))) # (!\id_stage|reg_file|rd_data1[16]~14_combout  & (((\id_stage|reg_file|rd_data1~62_combout ))))

	.dataa(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.datab(\id_stage|reg_file|reg_file[3][14]~q ),
	.datac(\id_stage|reg_file|reg_file[2][14]~q ),
	.datad(\id_stage|reg_file|rd_data1~62_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~63_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~63 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data1~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y6_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~57 (
// Equation(s):
// \id_stage|reg_file|rd_data1~57_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[23][14]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[19][14]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[19][14]~q ),
	.datac(\id_stage|reg_file|reg_file[23][14]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~57_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~57 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y6_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~58 (
// Equation(s):
// \id_stage|reg_file|rd_data1~58_combout  = (\id_stage|reg_file|rd_data1~57_combout  & (((\id_stage|reg_file|reg_file[31][14]~q )) # (!\if_id_buffer|ID_rs1_ind [3]))) # (!\id_stage|reg_file|rd_data1~57_combout  & (\if_id_buffer|ID_rs1_ind [3] & 
// (\id_stage|reg_file|reg_file[27][14]~q )))

	.dataa(\id_stage|reg_file|rd_data1~57_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[27][14]~q ),
	.datad(\id_stage|reg_file|reg_file[31][14]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~58_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~58 .lut_mask = 16'hEA62;
defparam \id_stage|reg_file|rd_data1~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y5_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~54 (
// Equation(s):
// \id_stage|reg_file|rd_data1~54_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[24][14]~q ))) # (!\if_id_buffer|ID_rs1_ind [3] 
// & (\id_stage|reg_file|reg_file[16][14]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[16][14]~q ),
	.datac(\id_stage|reg_file|reg_file[24][14]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~54_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~54 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y5_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~55 (
// Equation(s):
// \id_stage|reg_file|rd_data1~55_combout  = (\id_stage|reg_file|rd_data1~54_combout  & ((\id_stage|reg_file|reg_file[28][14]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|rd_data1~54_combout  & (((\id_stage|reg_file|reg_file[20][14]~q  & 
// \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[28][14]~q ),
	.datab(\id_stage|reg_file|rd_data1~54_combout ),
	.datac(\id_stage|reg_file|reg_file[20][14]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~55_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~55 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|rd_data1~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~52 (
// Equation(s):
// \id_stage|reg_file|rd_data1~52_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[22][14]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[18][14]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[18][14]~q ),
	.datac(\id_stage|reg_file|reg_file[22][14]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~52_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~52 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~53 (
// Equation(s):
// \id_stage|reg_file|rd_data1~53_combout  = (\id_stage|reg_file|rd_data1~52_combout  & ((\id_stage|reg_file|reg_file[30][14]~q ) # ((!\if_id_buffer|ID_rs1_ind [3])))) # (!\id_stage|reg_file|rd_data1~52_combout  & (((\id_stage|reg_file|reg_file[26][14]~q  & 
// \if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[30][14]~q ),
	.datab(\id_stage|reg_file|rd_data1~52_combout ),
	.datac(\id_stage|reg_file|reg_file[26][14]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~53_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~53 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|rd_data1~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y7_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~56 (
// Equation(s):
// \id_stage|reg_file|rd_data1~56_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0]) # (\id_stage|reg_file|rd_data1~53_combout )))) # (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|rd_data1~55_combout  & 
// (!\if_id_buffer|ID_rs1_ind [0])))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|rd_data1~55_combout ),
	.datac(\if_id_buffer|ID_rs1_ind [0]),
	.datad(\id_stage|reg_file|rd_data1~53_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~56_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~56 .lut_mask = 16'hAEA4;
defparam \id_stage|reg_file|rd_data1~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y11_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~50 (
// Equation(s):
// \id_stage|reg_file|rd_data1~50_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[25][14]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[17][14]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[17][14]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[25][14]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~50_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~50 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y11_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~51 (
// Equation(s):
// \id_stage|reg_file|rd_data1~51_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|rd_data1~50_combout  & (\id_stage|reg_file|reg_file[29][14]~q )) # (!\id_stage|reg_file|rd_data1~50_combout  & ((\id_stage|reg_file|reg_file[21][14]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|rd_data1~50_combout ))))

	.dataa(\id_stage|reg_file|reg_file[29][14]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[21][14]~q ),
	.datad(\id_stage|reg_file|rd_data1~50_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~51_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~51 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y7_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~59 (
// Equation(s):
// \id_stage|reg_file|rd_data1~59_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~56_combout  & (\id_stage|reg_file|rd_data1~58_combout )) # (!\id_stage|reg_file|rd_data1~56_combout  & ((\id_stage|reg_file|rd_data1~51_combout ))))) # 
// (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|rd_data1~56_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|rd_data1~58_combout ),
	.datac(\id_stage|reg_file|rd_data1~56_combout ),
	.datad(\id_stage|reg_file|rd_data1~51_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~59_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~59 .lut_mask = 16'hDAD0;
defparam \id_stage|reg_file|rd_data1~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y7_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~64 (
// Equation(s):
// \id_stage|reg_file|rd_data1~64_combout  = (\id_stage|reg_file|rd_data1[16]~2_combout  & (((\id_stage|reg_file|rd_data1[16]~13_combout )))) # (!\id_stage|reg_file|rd_data1[16]~2_combout  & ((\id_stage|reg_file|rd_data1[16]~13_combout  & 
// ((\id_stage|reg_file|rd_data1~59_combout ))) # (!\id_stage|reg_file|rd_data1[16]~13_combout  & (\id_stage|reg_file|rd_data1~63_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~63_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datac(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.datad(\id_stage|reg_file|rd_data1~59_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~64_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~64 .lut_mask = 16'hF2C2;
defparam \id_stage|reg_file|rd_data1~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y7_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~67 (
// Equation(s):
// \id_stage|reg_file|rd_data1~67_combout  = (\id_stage|reg_file|rd_data1[16]~2_combout  & ((\id_stage|reg_file|rd_data1~64_combout  & (\id_stage|reg_file|rd_data1~66_combout )) # (!\id_stage|reg_file|rd_data1~64_combout  & 
// ((\id_stage|reg_file|rd_data1~49_combout ))))) # (!\id_stage|reg_file|rd_data1[16]~2_combout  & (((\id_stage|reg_file|rd_data1~64_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~66_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datac(\id_stage|reg_file|rd_data1~49_combout ),
	.datad(\id_stage|reg_file|rd_data1~64_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~67_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~67 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~68 (
// Equation(s):
// \id_stage|reg_file|rd_data1~68_combout  = (\wb_stage|wdata_to_reg_file[14]~2_combout  & ((\id_stage|reg_file|always1~2_combout ) # ((!\id_stage|reg_file|rd_data1~25_combout  & \id_stage|reg_file|rd_data1~67_combout )))) # 
// (!\wb_stage|wdata_to_reg_file[14]~2_combout  & (!\id_stage|reg_file|rd_data1~25_combout  & ((\id_stage|reg_file|rd_data1~67_combout ))))

	.dataa(\wb_stage|wdata_to_reg_file[14]~2_combout ),
	.datab(\id_stage|reg_file|rd_data1~25_combout ),
	.datac(\id_stage|reg_file|always1~2_combout ),
	.datad(\id_stage|reg_file|rd_data1~67_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~68_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~68 .lut_mask = 16'hB3A0;
defparam \id_stage|reg_file|rd_data1~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y4_N19
dffeas \id_stage|reg_file|rd_data1[14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data1~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1[14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N0
cycloneive_lcell_comb \id_ex_buffer|EX_rs1~2 (
// Equation(s):
// \id_ex_buffer|EX_rs1~2_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\id_stage|reg_file|rd_data1 [14] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\rst~input_o ),
	.datab(\id_stage|SDU|id_ex_flush~7_combout ),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\id_stage|reg_file|rd_data1 [14]),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs1~2_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1~2 .lut_mask = 16'h8C00;
defparam \id_ex_buffer|EX_rs1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y4_N1
dffeas \id_ex_buffer|EX_rs1[14] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs1~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1[14] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y5_N28
cycloneive_lcell_comb \ex_stage|alu_oper1|out[14]~5 (
// Equation(s):
// \ex_stage|alu_oper1|out[14]~5_combout  = (\ex_stage|alu_oper1|sel1|out[21]~8_combout  & ((\FA|forwardA~7_combout  & ((\id_ex_buffer|EX_rs1 [14]))) # (!\FA|forwardA~7_combout  & (\wb_stage|wdata_to_reg_file[14]~2_combout ))))

	.dataa(\wb_stage|wdata_to_reg_file[14]~2_combout ),
	.datab(\id_ex_buffer|EX_rs1 [14]),
	.datac(\ex_stage|alu_oper1|sel1|out[21]~8_combout ),
	.datad(\FA|forwardA~7_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out[14]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[14]~5 .lut_mask = 16'hC0A0;
defparam \ex_stage|alu_oper1|out[14]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y5_N26
cycloneive_lcell_comb \ex_stage|alu_oper1|out[14] (
// Equation(s):
// \ex_stage|alu_oper1|out [14] = (\ex_stage|alu_oper1|out~4_combout ) # ((\ex_stage|alu_oper1|out[14]~5_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [14] & !\ex_stage|alu_oper1|sel1|out[21]~9_combout )))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [14]),
	.datab(\ex_stage|alu_oper1|out~4_combout ),
	.datac(\ex_stage|alu_oper1|sel1|out[21]~9_combout ),
	.datad(\ex_stage|alu_oper1|out[14]~5_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out [14]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[14] .lut_mask = 16'hFFCE;
defparam \ex_stage|alu_oper1|out[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y12_N4
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~33 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~33_combout  = (\ex_stage|alu_oper2|out~35_combout  & (\ex_stage|alu_oper1|out [12])) # (!\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper1|out [14])))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper1|out [12]),
	.datac(\ex_stage|alu_oper2|out~35_combout ),
	.datad(\ex_stage|alu_oper1|out [14]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~33_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~33 .lut_mask = 16'hCFC0;
defparam \ex_stage|alu|ShiftRight0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y12_N2
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~34 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~34_combout  = (\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu|ShiftRight0~32_combout ))) # (!\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu|ShiftRight0~33_combout ))

	.dataa(\ex_stage|alu|ShiftRight0~33_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(\ex_stage|alu|ShiftRight0~32_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~34_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~34 .lut_mask = 16'hFA0A;
defparam \ex_stage|alu|ShiftRight0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y8_N0
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~35 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~35_combout  = (\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftRight0~31_combout ))) # (!\ex_stage|alu_oper2|out~41_combout  & (\ex_stage|alu|ShiftRight0~34_combout ))

	.dataa(\ex_stage|alu|ShiftRight0~34_combout ),
	.datab(\ex_stage|alu|ShiftRight0~31_combout ),
	.datac(\ex_stage|alu_oper2|out~41_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~35_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~35 .lut_mask = 16'hCACA;
defparam \ex_stage|alu|ShiftRight0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y10_N8
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~38 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~38_combout  = (\ex_stage|alu|ShiftRight0~36_combout  & ((\ex_stage|alu|ShiftRight0~37_combout ) # ((\ex_stage|alu|ShiftRight0~121_combout  & !\ex_stage|alu_oper2|out~35_combout ))))

	.dataa(\ex_stage|alu|ShiftRight0~37_combout ),
	.datab(\ex_stage|alu|ShiftRight0~121_combout ),
	.datac(\ex_stage|alu_oper2|out~35_combout ),
	.datad(\ex_stage|alu|ShiftRight0~36_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~38_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~38 .lut_mask = 16'hAE00;
defparam \ex_stage|alu|ShiftRight0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N28
cycloneive_lcell_comb \ex_stage|alu|Mux14~2 (
// Equation(s):
// \ex_stage|alu|Mux14~2_combout  = (\ex_stage|alu|Mux4~1_combout  & ((\ex_stage|alu_oper2|out~38_combout  & (\ex_stage|alu|ShiftLeft0~30_combout )) # (!\ex_stage|alu_oper2|out~38_combout  & ((\ex_stage|alu|ShiftLeft0~36_combout )))))

	.dataa(\ex_stage|alu|Mux4~1_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~30_combout ),
	.datac(\ex_stage|alu_oper2|out~38_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~36_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux14~2 .lut_mask = 16'h8A80;
defparam \ex_stage|alu|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y9_N14
cycloneive_lcell_comb \ex_stage|alu|Mux14~3 (
// Equation(s):
// \ex_stage|alu|Mux14~3_combout  = (\ex_stage|alu|Mux10~2_combout  & ((\ex_stage|alu|Mux10~3_combout  & (\ex_stage|alu|ShiftRight0~38_combout )) # (!\ex_stage|alu|Mux10~3_combout  & ((\ex_stage|alu|Mux14~2_combout ))))) # (!\ex_stage|alu|Mux10~2_combout  & 
// (((!\ex_stage|alu|Mux10~3_combout ))))

	.dataa(\ex_stage|alu|ShiftRight0~38_combout ),
	.datab(\ex_stage|alu|Mux10~2_combout ),
	.datac(\ex_stage|alu|Mux14~2_combout ),
	.datad(\ex_stage|alu|Mux10~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux14~3 .lut_mask = 16'h88F3;
defparam \ex_stage|alu|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y9_N10
cycloneive_lcell_comb \ex_stage|alu|Mux14~4 (
// Equation(s):
// \ex_stage|alu|Mux14~4_combout  = (\ex_stage|alu|Mux10~1_combout  & (((\ex_stage|alu|Mux14~3_combout )))) # (!\ex_stage|alu|Mux10~1_combout  & ((\ex_stage|alu|Mux14~3_combout  & (\ex_stage|alu|ShiftRight0~35_combout )) # (!\ex_stage|alu|Mux14~3_combout  & 
// ((\ex_stage|alu|ShiftRight0~28_combout )))))

	.dataa(\ex_stage|alu|ShiftRight0~35_combout ),
	.datab(\ex_stage|alu|ShiftRight0~28_combout ),
	.datac(\ex_stage|alu|Mux10~1_combout ),
	.datad(\ex_stage|alu|Mux14~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux14~4 .lut_mask = 16'hFA0C;
defparam \ex_stage|alu|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y9_N20
cycloneive_lcell_comb \ex_stage|alu|Mux14~1 (
// Equation(s):
// \ex_stage|alu|Mux14~1_combout  = (\ex_stage|alu|Mux4~0_combout  & ((\ex_stage|alu_oper1|out [12] & (!\ex_stage|alu_oper2|out~5_combout  & !\ex_stage|alu|Mux10~0_combout )) # (!\ex_stage|alu_oper1|out [12] & (\ex_stage|alu_oper2|out~5_combout  $ 
// (\ex_stage|alu|Mux10~0_combout ))))) # (!\ex_stage|alu|Mux4~0_combout  & (((\ex_stage|alu|Mux10~0_combout ))))

	.dataa(\ex_stage|alu|Mux4~0_combout ),
	.datab(\ex_stage|alu_oper1|out [12]),
	.datac(\ex_stage|alu_oper2|out~5_combout ),
	.datad(\ex_stage|alu|Mux10~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux14~1 .lut_mask = 16'h5728;
defparam \ex_stage|alu|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y9_N12
cycloneive_lcell_comb \ex_stage|alu|Mux14~5 (
// Equation(s):
// \ex_stage|alu|Mux14~5_combout  = (\ex_stage|alu|Mux14~1_combout  & ((\ex_stage|alu|Mux14~4_combout ) # ((\ex_stage|alu|Mux4~0_combout )))) # (!\ex_stage|alu|Mux14~1_combout  & (((\ex_stage|alu|Add0~39_combout  & !\ex_stage|alu|Mux4~0_combout ))))

	.dataa(\ex_stage|alu|Mux14~4_combout ),
	.datab(\ex_stage|alu|Mux14~1_combout ),
	.datac(\ex_stage|alu|Add0~39_combout ),
	.datad(\ex_stage|alu|Mux4~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux14~5 .lut_mask = 16'hCCB8;
defparam \ex_stage|alu|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y9_N22
cycloneive_lcell_comb \ex_stage|alu|Mux14~0 (
// Equation(s):
// \ex_stage|alu|Mux14~0_combout  = (\ex_stage|alu_oper|ALU_OP [0] & ((\ex_stage|alu_oper1|out [12]) # (\ex_stage|alu_oper2|out~5_combout ))) # (!\ex_stage|alu_oper|ALU_OP [0] & (\ex_stage|alu_oper1|out [12] & \ex_stage|alu_oper2|out~5_combout ))

	.dataa(\ex_stage|alu_oper|ALU_OP [0]),
	.datab(\ex_stage|alu_oper1|out [12]),
	.datac(gnd),
	.datad(\ex_stage|alu_oper2|out~5_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux14~0 .lut_mask = 16'hEE88;
defparam \ex_stage|alu|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y9_N6
cycloneive_lcell_comb \ex_stage|alu|Mux14~6 (
// Equation(s):
// \ex_stage|alu|Mux14~6_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux4~2_combout  & ((\ex_stage|alu|Mux14~0_combout ))) # (!\ex_stage|alu|Mux4~2_combout  & (\ex_stage|alu|Mux14~5_combout ))))

	.dataa(\ex_stage|alu|Mux14~5_combout ),
	.datab(\ex_stage|alu_oper|ALU_OP [3]),
	.datac(\ex_stage|alu|Mux14~0_combout ),
	.datad(\ex_stage|alu|Mux4~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux14~6 .lut_mask = 16'h3022;
defparam \ex_stage|alu|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y9_N6
cycloneive_lcell_comb \ex_stage|alu|res[12] (
// Equation(s):
// \ex_stage|alu|res [12] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux14~6_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [12])))

	.dataa(gnd),
	.datab(\ex_stage|alu|Mux14~6_combout ),
	.datac(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.datad(\ex_stage|alu|res [12]),
	.cin(gnd),
	.combout(\ex_stage|alu|res [12]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[12] .lut_mask = 16'hCFC0;
defparam \ex_stage|alu|res[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y9_N8
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT~0 (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT~0_combout  = (\ex_stage|alu|res [12] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\ex_stage|alu|res [12]),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT~0 .lut_mask = 16'hC4C4;
defparam \ex_mem_buffer|MEM_ALU_OUT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y9_N9
dffeas \ex_mem_buffer|MEM_ALU_OUT[12] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_ALU_OUT~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[12] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N20
cycloneive_lcell_comb \id_ex_buffer|EX_PC~0 (
// Equation(s):
// \id_ex_buffer|EX_PC~0_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\if_id_buffer|ID_PC [12] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\rst~input_o ),
	.datab(\id_stage|SDU|id_ex_flush~7_combout ),
	.datac(\if_id_buffer|ID_PC [12]),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_PC~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_PC~0 .lut_mask = 16'h80C0;
defparam \id_ex_buffer|EX_PC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y4_N21
dffeas \id_ex_buffer|EX_PC[12] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PC~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PC[12] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PC[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N6
cycloneive_lcell_comb \ex_stage|alu_oper1|out~0 (
// Equation(s):
// \ex_stage|alu_oper1|out~0_combout  = (\id_ex_buffer|EX_opcode [6] & (\ex_stage|Equal1~0_combout  & (\FA|Equal0~0_combout  & \id_ex_buffer|EX_PC [12])))

	.dataa(\id_ex_buffer|EX_opcode [6]),
	.datab(\ex_stage|Equal1~0_combout ),
	.datac(\FA|Equal0~0_combout ),
	.datad(\id_ex_buffer|EX_PC [12]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out~0 .lut_mask = 16'h8000;
defparam \ex_stage|alu_oper1|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~21 (
// Equation(s):
// \id_stage|reg_file|rd_data1~21_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0]) # ((\id_stage|reg_file|reg_file[14][12]~q )))) # (!\if_id_buffer|ID_rs1_ind [1] & (!\if_id_buffer|ID_rs1_ind [0] & 
// ((\id_stage|reg_file|reg_file[12][12]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[14][12]~q ),
	.datad(\id_stage|reg_file|reg_file[12][12]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~21_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~21 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|rd_data1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y7_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~22 (
// Equation(s):
// \id_stage|reg_file|rd_data1~22_combout  = (\id_stage|reg_file|rd_data1~21_combout  & (((\id_stage|reg_file|reg_file[15][12]~q ) # (!\if_id_buffer|ID_rs1_ind [0])))) # (!\id_stage|reg_file|rd_data1~21_combout  & (\id_stage|reg_file|reg_file[13][12]~q  & 
// (\if_id_buffer|ID_rs1_ind [0])))

	.dataa(\id_stage|reg_file|reg_file[13][12]~q ),
	.datab(\id_stage|reg_file|rd_data1~21_combout ),
	.datac(\if_id_buffer|ID_rs1_ind [0]),
	.datad(\id_stage|reg_file|reg_file[15][12]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~22_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~22 .lut_mask = 16'hEC2C;
defparam \id_stage|reg_file|rd_data1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~0 (
// Equation(s):
// \id_stage|reg_file|rd_data1~0_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|reg_file[9][12]~q ) # (\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|reg_file[8][12]~q  & ((!\if_id_buffer|ID_rs1_ind 
// [1]))))

	.dataa(\id_stage|reg_file|reg_file[8][12]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[9][12]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~0 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y8_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~1 (
// Equation(s):
// \id_stage|reg_file|rd_data1~1_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~0_combout  & ((\id_stage|reg_file|reg_file[11][12]~q ))) # (!\id_stage|reg_file|rd_data1~0_combout  & (\id_stage|reg_file|reg_file[10][12]~q )))) # 
// (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|rd_data1~0_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[10][12]~q ),
	.datac(\id_stage|reg_file|reg_file[11][12]~q ),
	.datad(\id_stage|reg_file|rd_data1~0_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~1 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~5 (
// Equation(s):
// \id_stage|reg_file|rd_data1~5_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[22][12]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[18][12]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[18][12]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[22][12]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~5_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~5 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~6 (
// Equation(s):
// \id_stage|reg_file|rd_data1~6_combout  = (\id_stage|reg_file|rd_data1~5_combout  & (((\id_stage|reg_file|reg_file[30][12]~q )) # (!\if_id_buffer|ID_rs1_ind [3]))) # (!\id_stage|reg_file|rd_data1~5_combout  & (\if_id_buffer|ID_rs1_ind [3] & 
// (\id_stage|reg_file|reg_file[26][12]~q )))

	.dataa(\id_stage|reg_file|rd_data1~5_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[26][12]~q ),
	.datad(\id_stage|reg_file|reg_file[30][12]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~6_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~6 .lut_mask = 16'hEA62;
defparam \id_stage|reg_file|rd_data1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y3_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~7 (
// Equation(s):
// \id_stage|reg_file|rd_data1~7_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[24][12]~q ))) # (!\if_id_buffer|ID_rs1_ind [3] & 
// (\id_stage|reg_file|reg_file[16][12]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[16][12]~q ),
	.datac(\id_stage|reg_file|reg_file[24][12]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~7_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~7 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y6_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~8 (
// Equation(s):
// \id_stage|reg_file|rd_data1~8_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|rd_data1~7_combout  & (\id_stage|reg_file|reg_file[28][12]~q )) # (!\id_stage|reg_file|rd_data1~7_combout  & ((\id_stage|reg_file|reg_file[20][12]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|rd_data1~7_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[28][12]~q ),
	.datac(\id_stage|reg_file|reg_file[20][12]~q ),
	.datad(\id_stage|reg_file|rd_data1~7_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~8_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~8 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~9 (
// Equation(s):
// \id_stage|reg_file|rd_data1~9_combout  = (\if_id_buffer|ID_rs1_ind [0] & (\if_id_buffer|ID_rs1_ind [1])) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|rd_data1~6_combout )) # (!\if_id_buffer|ID_rs1_ind [1] & 
// ((\id_stage|reg_file|rd_data1~8_combout )))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|rd_data1~6_combout ),
	.datad(\id_stage|reg_file|rd_data1~8_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~9_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~9 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|rd_data1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y6_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~10 (
// Equation(s):
// \id_stage|reg_file|rd_data1~10_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[23][12]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[19][12]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[19][12]~q ),
	.datac(\id_stage|reg_file|reg_file[23][12]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~10_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~10 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y6_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~11 (
// Equation(s):
// \id_stage|reg_file|rd_data1~11_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|rd_data1~10_combout  & (\id_stage|reg_file|reg_file[31][12]~q )) # (!\id_stage|reg_file|rd_data1~10_combout  & ((\id_stage|reg_file|reg_file[27][12]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|rd_data1~10_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[31][12]~q ),
	.datac(\id_stage|reg_file|reg_file[27][12]~q ),
	.datad(\id_stage|reg_file|rd_data1~10_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~11_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~11 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y11_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~3 (
// Equation(s):
// \id_stage|reg_file|rd_data1~3_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[25][12]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[17][12]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[17][12]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[25][12]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~3_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~3 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y11_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~4 (
// Equation(s):
// \id_stage|reg_file|rd_data1~4_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|rd_data1~3_combout  & (\id_stage|reg_file|reg_file[29][12]~q )) # (!\id_stage|reg_file|rd_data1~3_combout  & ((\id_stage|reg_file|reg_file[21][12]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|rd_data1~3_combout ))))

	.dataa(\id_stage|reg_file|reg_file[29][12]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[21][12]~q ),
	.datad(\id_stage|reg_file|rd_data1~3_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~4_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~4 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~12 (
// Equation(s):
// \id_stage|reg_file|rd_data1~12_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~9_combout  & (\id_stage|reg_file|rd_data1~11_combout )) # (!\id_stage|reg_file|rd_data1~9_combout  & ((\id_stage|reg_file|rd_data1~4_combout ))))) # 
// (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|rd_data1~9_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|rd_data1~9_combout ),
	.datac(\id_stage|reg_file|rd_data1~11_combout ),
	.datad(\id_stage|reg_file|rd_data1~4_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~12_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~12 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|rd_data1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y3_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~15 (
// Equation(s):
// \id_stage|reg_file|rd_data1~15_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|reg_file[6][12]~q ) # (\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[4][12]~q  & ((!\if_id_buffer|ID_rs1_ind 
// [0]))))

	.dataa(\id_stage|reg_file|reg_file[4][12]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[6][12]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~15_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~15 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y3_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~16 (
// Equation(s):
// \id_stage|reg_file|rd_data1~16_combout  = (\id_stage|reg_file|rd_data1~15_combout  & ((\id_stage|reg_file|reg_file[7][12]~q ) # ((!\if_id_buffer|ID_rs1_ind [0])))) # (!\id_stage|reg_file|rd_data1~15_combout  & (((\id_stage|reg_file|reg_file[5][12]~q  & 
// \if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[7][12]~q ),
	.datab(\id_stage|reg_file|rd_data1~15_combout ),
	.datac(\id_stage|reg_file|reg_file[5][12]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~16_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~16 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|rd_data1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y3_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~18 (
// Equation(s):
// \id_stage|reg_file|rd_data1~18_combout  = (\id_stage|reg_file|rd_data1[16]~14_combout  & (((\id_stage|reg_file|rd_data1[16]~17_combout )))) # (!\id_stage|reg_file|rd_data1[16]~14_combout  & ((\id_stage|reg_file|rd_data1[16]~17_combout  & 
// ((\id_stage|reg_file|rd_data1~16_combout ))) # (!\id_stage|reg_file|rd_data1[16]~17_combout  & (\id_stage|reg_file|reg_file[1][12]~q ))))

	.dataa(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.datab(\id_stage|reg_file|reg_file[1][12]~q ),
	.datac(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.datad(\id_stage|reg_file|rd_data1~16_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~18_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~18 .lut_mask = 16'hF4A4;
defparam \id_stage|reg_file|rd_data1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y3_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~19 (
// Equation(s):
// \id_stage|reg_file|rd_data1~19_combout  = (\id_stage|reg_file|rd_data1[16]~14_combout  & ((\id_stage|reg_file|rd_data1~18_combout  & (\id_stage|reg_file|reg_file[3][12]~q )) # (!\id_stage|reg_file|rd_data1~18_combout  & 
// ((\id_stage|reg_file|reg_file[2][12]~q ))))) # (!\id_stage|reg_file|rd_data1[16]~14_combout  & (((\id_stage|reg_file|rd_data1~18_combout ))))

	.dataa(\id_stage|reg_file|reg_file[3][12]~q ),
	.datab(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.datac(\id_stage|reg_file|reg_file[2][12]~q ),
	.datad(\id_stage|reg_file|rd_data1~18_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~19_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~19 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~20 (
// Equation(s):
// \id_stage|reg_file|rd_data1~20_combout  = (\id_stage|reg_file|rd_data1[16]~13_combout  & ((\id_stage|reg_file|rd_data1[16]~2_combout ) # ((\id_stage|reg_file|rd_data1~12_combout )))) # (!\id_stage|reg_file|rd_data1[16]~13_combout  & 
// (!\id_stage|reg_file|rd_data1[16]~2_combout  & ((\id_stage|reg_file|rd_data1~19_combout ))))

	.dataa(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datac(\id_stage|reg_file|rd_data1~12_combout ),
	.datad(\id_stage|reg_file|rd_data1~19_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~20_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~20 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|rd_data1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~23 (
// Equation(s):
// \id_stage|reg_file|rd_data1~23_combout  = (\id_stage|reg_file|rd_data1[16]~2_combout  & ((\id_stage|reg_file|rd_data1~20_combout  & (\id_stage|reg_file|rd_data1~22_combout )) # (!\id_stage|reg_file|rd_data1~20_combout  & 
// ((\id_stage|reg_file|rd_data1~1_combout ))))) # (!\id_stage|reg_file|rd_data1[16]~2_combout  & (((\id_stage|reg_file|rd_data1~20_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~22_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datac(\id_stage|reg_file|rd_data1~1_combout ),
	.datad(\id_stage|reg_file|rd_data1~20_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~23_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~23 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~26 (
// Equation(s):
// \id_stage|reg_file|rd_data1~26_combout  = (\id_stage|reg_file|always1~2_combout  & ((\wb_stage|wdata_to_reg_file[12]~0_combout ) # ((!\id_stage|reg_file|rd_data1~25_combout  & \id_stage|reg_file|rd_data1~23_combout )))) # 
// (!\id_stage|reg_file|always1~2_combout  & (((!\id_stage|reg_file|rd_data1~25_combout  & \id_stage|reg_file|rd_data1~23_combout ))))

	.dataa(\id_stage|reg_file|always1~2_combout ),
	.datab(\wb_stage|wdata_to_reg_file[12]~0_combout ),
	.datac(\id_stage|reg_file|rd_data1~25_combout ),
	.datad(\id_stage|reg_file|rd_data1~23_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~26_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~26 .lut_mask = 16'h8F88;
defparam \id_stage|reg_file|rd_data1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y7_N5
dffeas \id_stage|reg_file|rd_data1[12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data1~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1[12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y9_N10
cycloneive_lcell_comb \id_ex_buffer|EX_rs1~0 (
// Equation(s):
// \id_ex_buffer|EX_rs1~0_combout  = (\id_stage|reg_file|rd_data1 [12] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\rst~input_o ),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\id_stage|reg_file|rd_data1 [12]),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs1~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1~0 .lut_mask = 16'hB000;
defparam \id_ex_buffer|EX_rs1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y9_N11
dffeas \id_ex_buffer|EX_rs1[12] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1[12] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y9_N2
cycloneive_lcell_comb \ex_stage|alu_oper1|out[12]~1 (
// Equation(s):
// \ex_stage|alu_oper1|out[12]~1_combout  = (\ex_stage|alu_oper1|sel1|out[21]~8_combout  & ((\FA|forwardA~7_combout  & (\id_ex_buffer|EX_rs1 [12])) # (!\FA|forwardA~7_combout  & ((\wb_stage|wdata_to_reg_file[12]~0_combout )))))

	.dataa(\id_ex_buffer|EX_rs1 [12]),
	.datab(\wb_stage|wdata_to_reg_file[12]~0_combout ),
	.datac(\ex_stage|alu_oper1|sel1|out[21]~8_combout ),
	.datad(\FA|forwardA~7_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out[12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[12]~1 .lut_mask = 16'hA0C0;
defparam \ex_stage|alu_oper1|out[12]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y5_N4
cycloneive_lcell_comb \ex_stage|alu_oper1|out[12] (
// Equation(s):
// \ex_stage|alu_oper1|out [12] = (\ex_stage|alu_oper1|out~0_combout ) # ((\ex_stage|alu_oper1|out[12]~1_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [12] & !\ex_stage|alu_oper1|sel1|out[21]~9_combout )))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [12]),
	.datab(\ex_stage|alu_oper1|sel1|out[21]~9_combout ),
	.datac(\ex_stage|alu_oper1|out~0_combout ),
	.datad(\ex_stage|alu_oper1|out[12]~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out [12]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[12] .lut_mask = 16'hFFF2;
defparam \ex_stage|alu_oper1|out[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y5_N24
cycloneive_lcell_comb \id_ex_buffer|EX_PFC[12]~56 (
// Equation(s):
// \id_ex_buffer|EX_PFC[12]~56_combout  = (\if_id_buffer|ID_PC [12] & (\id_ex_buffer|EX_PFC[11]~55  $ (GND))) # (!\if_id_buffer|ID_PC [12] & (!\id_ex_buffer|EX_PFC[11]~55  & VCC))
// \id_ex_buffer|EX_PFC[12]~57  = CARRY((\if_id_buffer|ID_PC [12] & !\id_ex_buffer|EX_PFC[11]~55 ))

	.dataa(\if_id_buffer|ID_PC [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_ex_buffer|EX_PFC[11]~55 ),
	.combout(\id_ex_buffer|EX_PFC[12]~56_combout ),
	.cout(\id_ex_buffer|EX_PFC[12]~57 ));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[12]~56 .lut_mask = 16'hA50A;
defparam \id_ex_buffer|EX_PFC[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y5_N25
dffeas \id_ex_buffer|EX_PFC[12] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PFC[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\id_stage|flush~combout ),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PFC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[12] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PFC[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y6_N6
cycloneive_lcell_comb \if_stage|pc_src_mux|out~83 (
// Equation(s):
// \if_stage|pc_src_mux|out~83_combout  = (!\id_stage|BR|PC_src[2]~3_combout  & ((\ex_stage|Equal1~2_combout  & (\ex_stage|alu_oper1|out [12])) # (!\ex_stage|Equal1~2_combout  & ((\id_ex_buffer|EX_PFC [12])))))

	.dataa(\ex_stage|alu_oper1|out [12]),
	.datab(\id_ex_buffer|EX_PFC [12]),
	.datac(\ex_stage|Equal1~2_combout ),
	.datad(\id_stage|BR|PC_src[2]~3_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~83_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~83 .lut_mask = 16'h00AC;
defparam \if_stage|pc_src_mux|out~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y3_N24
cycloneive_lcell_comb \if_stage|new_PC|Add0~22 (
// Equation(s):
// \if_stage|new_PC|Add0~22_combout  = (\if_stage|pc_reg|addr_out [12] & ((\if_stage|new_PC|Add0~21 ) # (GND))) # (!\if_stage|pc_reg|addr_out [12] & (!\if_stage|new_PC|Add0~21 ))
// \if_stage|new_PC|Add0~23  = CARRY((\if_stage|pc_reg|addr_out [12]) # (!\if_stage|new_PC|Add0~21 ))

	.dataa(\if_stage|pc_reg|addr_out [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|new_PC|Add0~21 ),
	.combout(\if_stage|new_PC|Add0~22_combout ),
	.cout(\if_stage|new_PC|Add0~23 ));
// synopsys translate_off
defparam \if_stage|new_PC|Add0~22 .lut_mask = 16'hA5AF;
defparam \if_stage|new_PC|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y6_N8
cycloneive_lcell_comb \if_stage|pc_src_mux|out~167 (
// Equation(s):
// \if_stage|pc_src_mux|out~167_combout  = (\id_stage|BR|PC_src~0_combout  & (\id_stage|immed_gen|Immed[10]~4_combout  & (\if_id_buffer|ID_INST [12]))) # (!\id_stage|BR|PC_src~0_combout  & (((\id_stage|Add0~24_combout ))))

	.dataa(\id_stage|BR|PC_src~0_combout ),
	.datab(\id_stage|immed_gen|Immed[10]~4_combout ),
	.datac(\if_id_buffer|ID_INST [12]),
	.datad(\id_stage|Add0~24_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~167_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~167 .lut_mask = 16'hD580;
defparam \if_stage|pc_src_mux|out~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y6_N16
cycloneive_lcell_comb \if_stage|pc_src_mux|out~84 (
// Equation(s):
// \if_stage|pc_src_mux|out~84_combout  = (\id_stage|BR|PC_src[1]~2_combout  & ((\id_stage|BR|PC_src[0]~1_combout  & (!\if_stage|pc_reg|addr_out [12])) # (!\id_stage|BR|PC_src[0]~1_combout  & ((\if_stage|pc_src_mux|out~167_combout )))))

	.dataa(\id_stage|BR|PC_src[0]~1_combout ),
	.datab(\if_stage|pc_reg|addr_out [12]),
	.datac(\if_stage|pc_src_mux|out~167_combout ),
	.datad(\id_stage|BR|PC_src[1]~2_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~84_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~84 .lut_mask = 16'h7200;
defparam \if_stage|pc_src_mux|out~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y6_N2
cycloneive_lcell_comb \if_stage|pc_src_mux|out~85 (
// Equation(s):
// \if_stage|pc_src_mux|out~85_combout  = (!\if_stage|pc_src_mux|out~83_combout  & (!\if_stage|pc_src_mux|out~84_combout  & ((\if_stage|pc_src_mux|out~46_combout ) # (!\if_stage|new_PC|Add0~22_combout ))))

	.dataa(\if_stage|pc_src_mux|out~83_combout ),
	.datab(\if_stage|new_PC|Add0~22_combout ),
	.datac(\if_stage|pc_src_mux|out~46_combout ),
	.datad(\if_stage|pc_src_mux|out~84_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~85_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~85 .lut_mask = 16'h0051;
defparam \if_stage|pc_src_mux|out~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y6_N3
dffeas \if_stage|pc_reg|addr_out[12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out~85_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|addr_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|addr_out[12] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|addr_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y3_N26
cycloneive_lcell_comb \if_stage|new_PC|Add0~24 (
// Equation(s):
// \if_stage|new_PC|Add0~24_combout  = (\if_stage|pc_reg|addr_out [13] & (!\if_stage|new_PC|Add0~23  & VCC)) # (!\if_stage|pc_reg|addr_out [13] & (\if_stage|new_PC|Add0~23  $ (GND)))
// \if_stage|new_PC|Add0~25  = CARRY((!\if_stage|pc_reg|addr_out [13] & !\if_stage|new_PC|Add0~23 ))

	.dataa(gnd),
	.datab(\if_stage|pc_reg|addr_out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|new_PC|Add0~23 ),
	.combout(\if_stage|new_PC|Add0~24_combout ),
	.cout(\if_stage|new_PC|Add0~25 ));
// synopsys translate_off
defparam \if_stage|new_PC|Add0~24 .lut_mask = 16'h3C03;
defparam \if_stage|new_PC|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y5_N14
cycloneive_lcell_comb \if_stage|pc_src_mux|out~168 (
// Equation(s):
// \if_stage|pc_src_mux|out~168_combout  = (\id_stage|BR|PC_src~0_combout  & (\id_stage|immed_gen|Immed[10]~4_combout  & (\if_id_buffer|ID_INST [13]))) # (!\id_stage|BR|PC_src~0_combout  & (((\id_stage|Add0~26_combout ))))

	.dataa(\id_stage|immed_gen|Immed[10]~4_combout ),
	.datab(\id_stage|BR|PC_src~0_combout ),
	.datac(\if_id_buffer|ID_INST [13]),
	.datad(\id_stage|Add0~26_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~168_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~168 .lut_mask = 16'hB380;
defparam \if_stage|pc_src_mux|out~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N30
cycloneive_lcell_comb \if_stage|pc_src_mux|out~87 (
// Equation(s):
// \if_stage|pc_src_mux|out~87_combout  = (\id_stage|BR|PC_src[1]~2_combout  & ((\id_stage|BR|PC_src[0]~1_combout  & ((!\if_stage|pc_reg|addr_out [13]))) # (!\id_stage|BR|PC_src[0]~1_combout  & (\if_stage|pc_src_mux|out~168_combout ))))

	.dataa(\id_stage|BR|PC_src[0]~1_combout ),
	.datab(\if_stage|pc_src_mux|out~168_combout ),
	.datac(\id_stage|BR|PC_src[1]~2_combout ),
	.datad(\if_stage|pc_reg|addr_out [13]),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~87_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~87 .lut_mask = 16'h40E0;
defparam \if_stage|pc_src_mux|out~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y5_N26
cycloneive_lcell_comb \id_ex_buffer|EX_PFC[13]~58 (
// Equation(s):
// \id_ex_buffer|EX_PFC[13]~58_combout  = (\if_id_buffer|ID_PC [13] & (!\id_ex_buffer|EX_PFC[12]~57 )) # (!\if_id_buffer|ID_PC [13] & ((\id_ex_buffer|EX_PFC[12]~57 ) # (GND)))
// \id_ex_buffer|EX_PFC[13]~59  = CARRY((!\id_ex_buffer|EX_PFC[12]~57 ) # (!\if_id_buffer|ID_PC [13]))

	.dataa(gnd),
	.datab(\if_id_buffer|ID_PC [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_ex_buffer|EX_PFC[12]~57 ),
	.combout(\id_ex_buffer|EX_PFC[13]~58_combout ),
	.cout(\id_ex_buffer|EX_PFC[13]~59 ));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[13]~58 .lut_mask = 16'h3C3F;
defparam \id_ex_buffer|EX_PFC[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y5_N27
dffeas \id_ex_buffer|EX_PFC[13] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PFC[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\id_stage|flush~combout ),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PFC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[13] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PFC[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N12
cycloneive_lcell_comb \if_stage|pc_src_mux|out~86 (
// Equation(s):
// \if_stage|pc_src_mux|out~86_combout  = (!\id_stage|BR|PC_src[2]~3_combout  & ((\ex_stage|Equal1~2_combout  & (\ex_stage|alu_oper1|out [13])) # (!\ex_stage|Equal1~2_combout  & ((\id_ex_buffer|EX_PFC [13])))))

	.dataa(\ex_stage|alu_oper1|out [13]),
	.datab(\id_ex_buffer|EX_PFC [13]),
	.datac(\id_stage|BR|PC_src[2]~3_combout ),
	.datad(\ex_stage|Equal1~2_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~86_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~86 .lut_mask = 16'h0A0C;
defparam \if_stage|pc_src_mux|out~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N24
cycloneive_lcell_comb \if_stage|pc_src_mux|out~88 (
// Equation(s):
// \if_stage|pc_src_mux|out~88_combout  = (!\if_stage|pc_src_mux|out~87_combout  & (!\if_stage|pc_src_mux|out~86_combout  & ((\if_stage|pc_src_mux|out~46_combout ) # (!\if_stage|new_PC|Add0~24_combout ))))

	.dataa(\if_stage|new_PC|Add0~24_combout ),
	.datab(\if_stage|pc_src_mux|out~46_combout ),
	.datac(\if_stage|pc_src_mux|out~87_combout ),
	.datad(\if_stage|pc_src_mux|out~86_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~88_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~88 .lut_mask = 16'h000D;
defparam \if_stage|pc_src_mux|out~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y4_N25
dffeas \if_stage|pc_reg|addr_out[13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out~88_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|addr_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|addr_out[13] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|addr_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y3_N28
cycloneive_lcell_comb \if_stage|new_PC|Add0~26 (
// Equation(s):
// \if_stage|new_PC|Add0~26_combout  = (\if_stage|pc_reg|addr_out [14] & ((\if_stage|new_PC|Add0~25 ) # (GND))) # (!\if_stage|pc_reg|addr_out [14] & (!\if_stage|new_PC|Add0~25 ))
// \if_stage|new_PC|Add0~27  = CARRY((\if_stage|pc_reg|addr_out [14]) # (!\if_stage|new_PC|Add0~25 ))

	.dataa(gnd),
	.datab(\if_stage|pc_reg|addr_out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|new_PC|Add0~25 ),
	.combout(\if_stage|new_PC|Add0~26_combout ),
	.cout(\if_stage|new_PC|Add0~27 ));
// synopsys translate_off
defparam \if_stage|new_PC|Add0~26 .lut_mask = 16'hC3CF;
defparam \if_stage|new_PC|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y6_N14
cycloneive_lcell_comb \if_stage|pc_src_mux|out~169 (
// Equation(s):
// \if_stage|pc_src_mux|out~169_combout  = (\id_stage|BR|PC_src~0_combout  & (\id_stage|immed_gen|Immed[10]~4_combout  & (\if_id_buffer|ID_INST [14]))) # (!\id_stage|BR|PC_src~0_combout  & (((\id_stage|Add0~28_combout ))))

	.dataa(\id_stage|BR|PC_src~0_combout ),
	.datab(\id_stage|immed_gen|Immed[10]~4_combout ),
	.datac(\if_id_buffer|ID_INST [14]),
	.datad(\id_stage|Add0~28_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~169_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~169 .lut_mask = 16'hD580;
defparam \if_stage|pc_src_mux|out~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y6_N4
cycloneive_lcell_comb \if_stage|pc_src_mux|out~90 (
// Equation(s):
// \if_stage|pc_src_mux|out~90_combout  = (\id_stage|BR|PC_src[1]~2_combout  & ((\id_stage|BR|PC_src[0]~1_combout  & (!\if_stage|pc_reg|addr_out [14])) # (!\id_stage|BR|PC_src[0]~1_combout  & ((\if_stage|pc_src_mux|out~169_combout )))))

	.dataa(\if_stage|pc_reg|addr_out [14]),
	.datab(\id_stage|BR|PC_src[0]~1_combout ),
	.datac(\if_stage|pc_src_mux|out~169_combout ),
	.datad(\id_stage|BR|PC_src[1]~2_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~90_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~90 .lut_mask = 16'h7400;
defparam \if_stage|pc_src_mux|out~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y5_N28
cycloneive_lcell_comb \id_ex_buffer|EX_PFC[14]~60 (
// Equation(s):
// \id_ex_buffer|EX_PFC[14]~60_combout  = (\if_id_buffer|ID_PC [14] & (\id_ex_buffer|EX_PFC[13]~59  $ (GND))) # (!\if_id_buffer|ID_PC [14] & (!\id_ex_buffer|EX_PFC[13]~59  & VCC))
// \id_ex_buffer|EX_PFC[14]~61  = CARRY((\if_id_buffer|ID_PC [14] & !\id_ex_buffer|EX_PFC[13]~59 ))

	.dataa(\if_id_buffer|ID_PC [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_ex_buffer|EX_PFC[13]~59 ),
	.combout(\id_ex_buffer|EX_PFC[14]~60_combout ),
	.cout(\id_ex_buffer|EX_PFC[14]~61 ));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[14]~60 .lut_mask = 16'hA50A;
defparam \id_ex_buffer|EX_PFC[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y5_N29
dffeas \id_ex_buffer|EX_PFC[14] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PFC[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\id_stage|flush~combout ),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PFC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[14] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PFC[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y6_N10
cycloneive_lcell_comb \if_stage|pc_src_mux|out~89 (
// Equation(s):
// \if_stage|pc_src_mux|out~89_combout  = (!\id_stage|BR|PC_src[2]~3_combout  & ((\ex_stage|Equal1~2_combout  & ((\ex_stage|alu_oper1|out [14]))) # (!\ex_stage|Equal1~2_combout  & (\id_ex_buffer|EX_PFC [14]))))

	.dataa(\ex_stage|Equal1~2_combout ),
	.datab(\id_ex_buffer|EX_PFC [14]),
	.datac(\ex_stage|alu_oper1|out [14]),
	.datad(\id_stage|BR|PC_src[2]~3_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~89_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~89 .lut_mask = 16'h00E4;
defparam \if_stage|pc_src_mux|out~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y6_N28
cycloneive_lcell_comb \if_stage|pc_src_mux|out~91 (
// Equation(s):
// \if_stage|pc_src_mux|out~91_combout  = (!\if_stage|pc_src_mux|out~90_combout  & (!\if_stage|pc_src_mux|out~89_combout  & ((\if_stage|pc_src_mux|out~46_combout ) # (!\if_stage|new_PC|Add0~26_combout ))))

	.dataa(\if_stage|pc_src_mux|out~46_combout ),
	.datab(\if_stage|new_PC|Add0~26_combout ),
	.datac(\if_stage|pc_src_mux|out~90_combout ),
	.datad(\if_stage|pc_src_mux|out~89_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~91_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~91 .lut_mask = 16'h000B;
defparam \if_stage|pc_src_mux|out~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y6_N29
dffeas \if_stage|pc_reg|addr_out[14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out~91_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|addr_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|addr_out[14] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|addr_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y3_N30
cycloneive_lcell_comb \if_stage|new_PC|Add0~28 (
// Equation(s):
// \if_stage|new_PC|Add0~28_combout  = (\if_stage|pc_reg|addr_out [15] & (!\if_stage|new_PC|Add0~27  & VCC)) # (!\if_stage|pc_reg|addr_out [15] & (\if_stage|new_PC|Add0~27  $ (GND)))
// \if_stage|new_PC|Add0~29  = CARRY((!\if_stage|pc_reg|addr_out [15] & !\if_stage|new_PC|Add0~27 ))

	.dataa(\if_stage|pc_reg|addr_out [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|new_PC|Add0~27 ),
	.combout(\if_stage|new_PC|Add0~28_combout ),
	.cout(\if_stage|new_PC|Add0~29 ));
// synopsys translate_off
defparam \if_stage|new_PC|Add0~28 .lut_mask = 16'h5A05;
defparam \if_stage|new_PC|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y5_N30
cycloneive_lcell_comb \id_ex_buffer|EX_PFC[15]~62 (
// Equation(s):
// \id_ex_buffer|EX_PFC[15]~62_combout  = (\if_id_buffer|ID_PC [15] & (!\id_ex_buffer|EX_PFC[14]~61 )) # (!\if_id_buffer|ID_PC [15] & ((\id_ex_buffer|EX_PFC[14]~61 ) # (GND)))
// \id_ex_buffer|EX_PFC[15]~63  = CARRY((!\id_ex_buffer|EX_PFC[14]~61 ) # (!\if_id_buffer|ID_PC [15]))

	.dataa(\if_id_buffer|ID_PC [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_ex_buffer|EX_PFC[14]~61 ),
	.combout(\id_ex_buffer|EX_PFC[15]~62_combout ),
	.cout(\id_ex_buffer|EX_PFC[15]~63 ));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[15]~62 .lut_mask = 16'h5A5F;
defparam \id_ex_buffer|EX_PFC[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y5_N31
dffeas \id_ex_buffer|EX_PFC[15] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PFC[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\id_stage|flush~combout ),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PFC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[15] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PFC[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N4
cycloneive_lcell_comb \if_stage|pc_src_mux|out~92 (
// Equation(s):
// \if_stage|pc_src_mux|out~92_combout  = (!\id_stage|BR|PC_src[2]~3_combout  & ((\ex_stage|Equal1~2_combout  & (\ex_stage|alu_oper1|out [15])) # (!\ex_stage|Equal1~2_combout  & ((\id_ex_buffer|EX_PFC [15])))))

	.dataa(\ex_stage|alu_oper1|out [15]),
	.datab(\id_ex_buffer|EX_PFC [15]),
	.datac(\id_stage|BR|PC_src[2]~3_combout ),
	.datad(\ex_stage|Equal1~2_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~92_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~92 .lut_mask = 16'h0A0C;
defparam \if_stage|pc_src_mux|out~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N18
cycloneive_lcell_comb \if_stage|pc_src_mux|out~170 (
// Equation(s):
// \if_stage|pc_src_mux|out~170_combout  = (\id_stage|BR|PC_src~0_combout  & (\if_id_buffer|ID_INST [15] & (\id_stage|immed_gen|Immed[10]~4_combout ))) # (!\id_stage|BR|PC_src~0_combout  & (((\id_stage|Add0~30_combout ))))

	.dataa(\if_id_buffer|ID_INST [15]),
	.datab(\id_stage|BR|PC_src~0_combout ),
	.datac(\id_stage|immed_gen|Immed[10]~4_combout ),
	.datad(\id_stage|Add0~30_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~170_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~170 .lut_mask = 16'hB380;
defparam \if_stage|pc_src_mux|out~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N6
cycloneive_lcell_comb \if_stage|pc_src_mux|out~93 (
// Equation(s):
// \if_stage|pc_src_mux|out~93_combout  = (\id_stage|BR|PC_src[1]~2_combout  & ((\id_stage|BR|PC_src[0]~1_combout  & ((!\if_stage|pc_reg|addr_out [15]))) # (!\id_stage|BR|PC_src[0]~1_combout  & (\if_stage|pc_src_mux|out~170_combout ))))

	.dataa(\id_stage|BR|PC_src[0]~1_combout ),
	.datab(\if_stage|pc_src_mux|out~170_combout ),
	.datac(\id_stage|BR|PC_src[1]~2_combout ),
	.datad(\if_stage|pc_reg|addr_out [15]),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~93_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~93 .lut_mask = 16'h40E0;
defparam \if_stage|pc_src_mux|out~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N14
cycloneive_lcell_comb \if_stage|pc_src_mux|out~94 (
// Equation(s):
// \if_stage|pc_src_mux|out~94_combout  = (!\if_stage|pc_src_mux|out~92_combout  & (!\if_stage|pc_src_mux|out~93_combout  & ((\if_stage|pc_src_mux|out~46_combout ) # (!\if_stage|new_PC|Add0~28_combout ))))

	.dataa(\if_stage|new_PC|Add0~28_combout ),
	.datab(\if_stage|pc_src_mux|out~46_combout ),
	.datac(\if_stage|pc_src_mux|out~92_combout ),
	.datad(\if_stage|pc_src_mux|out~93_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~94_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~94 .lut_mask = 16'h000D;
defparam \if_stage|pc_src_mux|out~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y4_N15
dffeas \if_stage|pc_reg|addr_out[15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out~94_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|addr_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|addr_out[15] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|addr_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y2_N0
cycloneive_lcell_comb \if_stage|new_PC|Add0~30 (
// Equation(s):
// \if_stage|new_PC|Add0~30_combout  = (\if_stage|pc_reg|addr_out [16] & ((\if_stage|new_PC|Add0~29 ) # (GND))) # (!\if_stage|pc_reg|addr_out [16] & (!\if_stage|new_PC|Add0~29 ))
// \if_stage|new_PC|Add0~31  = CARRY((\if_stage|pc_reg|addr_out [16]) # (!\if_stage|new_PC|Add0~29 ))

	.dataa(gnd),
	.datab(\if_stage|pc_reg|addr_out [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|new_PC|Add0~29 ),
	.combout(\if_stage|new_PC|Add0~30_combout ),
	.cout(\if_stage|new_PC|Add0~31 ));
// synopsys translate_off
defparam \if_stage|new_PC|Add0~30 .lut_mask = 16'hC3CF;
defparam \if_stage|new_PC|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y4_N0
cycloneive_lcell_comb \id_ex_buffer|EX_PFC[16]~64 (
// Equation(s):
// \id_ex_buffer|EX_PFC[16]~64_combout  = (\if_id_buffer|ID_PC [16] & (\id_ex_buffer|EX_PFC[15]~63  $ (GND))) # (!\if_id_buffer|ID_PC [16] & (!\id_ex_buffer|EX_PFC[15]~63  & VCC))
// \id_ex_buffer|EX_PFC[16]~65  = CARRY((\if_id_buffer|ID_PC [16] & !\id_ex_buffer|EX_PFC[15]~63 ))

	.dataa(\if_id_buffer|ID_PC [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_ex_buffer|EX_PFC[15]~63 ),
	.combout(\id_ex_buffer|EX_PFC[16]~64_combout ),
	.cout(\id_ex_buffer|EX_PFC[16]~65 ));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[16]~64 .lut_mask = 16'hA50A;
defparam \id_ex_buffer|EX_PFC[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y4_N1
dffeas \id_ex_buffer|EX_PFC[16] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PFC[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\id_stage|flush~combout ),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PFC [16]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[16] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PFC[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y6_N18
cycloneive_lcell_comb \if_stage|pc_src_mux|out~95 (
// Equation(s):
// \if_stage|pc_src_mux|out~95_combout  = (!\id_stage|BR|PC_src[2]~3_combout  & ((\ex_stage|Equal1~2_combout  & ((\ex_stage|alu_oper1|out [16]))) # (!\ex_stage|Equal1~2_combout  & (\id_ex_buffer|EX_PFC [16]))))

	.dataa(\id_ex_buffer|EX_PFC [16]),
	.datab(\ex_stage|Equal1~2_combout ),
	.datac(\ex_stage|alu_oper1|out [16]),
	.datad(\id_stage|BR|PC_src[2]~3_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~95_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~95 .lut_mask = 16'h00E2;
defparam \if_stage|pc_src_mux|out~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y6_N4
cycloneive_lcell_comb \if_stage|pc_src_mux|out~96 (
// Equation(s):
// \if_stage|pc_src_mux|out~96_combout  = (\id_stage|BR|PC_src~0_combout  & (\id_stage|immed_gen|Immed[16]~22_combout )) # (!\id_stage|BR|PC_src~0_combout  & ((\id_stage|Add0~32_combout )))

	.dataa(gnd),
	.datab(\id_stage|BR|PC_src~0_combout ),
	.datac(\id_stage|immed_gen|Immed[16]~22_combout ),
	.datad(\id_stage|Add0~32_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~96_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~96 .lut_mask = 16'hF3C0;
defparam \if_stage|pc_src_mux|out~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y6_N10
cycloneive_lcell_comb \if_stage|pc_src_mux|out~97 (
// Equation(s):
// \if_stage|pc_src_mux|out~97_combout  = (\id_stage|BR|PC_src[1]~2_combout  & ((\id_stage|BR|PC_src[0]~1_combout  & (!\if_stage|pc_reg|addr_out [16])) # (!\id_stage|BR|PC_src[0]~1_combout  & ((\if_stage|pc_src_mux|out~96_combout )))))

	.dataa(\id_stage|BR|PC_src[1]~2_combout ),
	.datab(\if_stage|pc_reg|addr_out [16]),
	.datac(\if_stage|pc_src_mux|out~96_combout ),
	.datad(\id_stage|BR|PC_src[0]~1_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~97_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~97 .lut_mask = 16'h22A0;
defparam \if_stage|pc_src_mux|out~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y6_N14
cycloneive_lcell_comb \if_stage|pc_src_mux|out~98 (
// Equation(s):
// \if_stage|pc_src_mux|out~98_combout  = (!\if_stage|pc_src_mux|out~95_combout  & (!\if_stage|pc_src_mux|out~97_combout  & ((\if_stage|pc_src_mux|out~46_combout ) # (!\if_stage|new_PC|Add0~30_combout ))))

	.dataa(\if_stage|new_PC|Add0~30_combout ),
	.datab(\if_stage|pc_src_mux|out~95_combout ),
	.datac(\if_stage|pc_src_mux|out~46_combout ),
	.datad(\if_stage|pc_src_mux|out~97_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~98_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~98 .lut_mask = 16'h0031;
defparam \if_stage|pc_src_mux|out~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y6_N15
dffeas \if_stage|pc_reg|addr_out[16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out~98_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|addr_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|addr_out[16] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|addr_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y2_N2
cycloneive_lcell_comb \if_stage|new_PC|Add0~32 (
// Equation(s):
// \if_stage|new_PC|Add0~32_combout  = (\if_stage|pc_reg|addr_out [17] & (!\if_stage|new_PC|Add0~31  & VCC)) # (!\if_stage|pc_reg|addr_out [17] & (\if_stage|new_PC|Add0~31  $ (GND)))
// \if_stage|new_PC|Add0~33  = CARRY((!\if_stage|pc_reg|addr_out [17] & !\if_stage|new_PC|Add0~31 ))

	.dataa(gnd),
	.datab(\if_stage|pc_reg|addr_out [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|new_PC|Add0~31 ),
	.combout(\if_stage|new_PC|Add0~32_combout ),
	.cout(\if_stage|new_PC|Add0~33 ));
// synopsys translate_off
defparam \if_stage|new_PC|Add0~32 .lut_mask = 16'h3C03;
defparam \if_stage|new_PC|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N4
cycloneive_lcell_comb \if_stage|pc_src_mux|out~100 (
// Equation(s):
// \if_stage|pc_src_mux|out~100_combout  = (\id_stage|BR|PC_src~0_combout  & ((\id_stage|immed_gen|Immed[17]~24_combout ))) # (!\id_stage|BR|PC_src~0_combout  & (\id_stage|Add0~34_combout ))

	.dataa(\id_stage|BR|PC_src~0_combout ),
	.datab(gnd),
	.datac(\id_stage|Add0~34_combout ),
	.datad(\id_stage|immed_gen|Immed[17]~24_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~100_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~100 .lut_mask = 16'hFA50;
defparam \if_stage|pc_src_mux|out~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N30
cycloneive_lcell_comb \if_stage|pc_src_mux|out~101 (
// Equation(s):
// \if_stage|pc_src_mux|out~101_combout  = (\id_stage|BR|PC_src[1]~2_combout  & ((\id_stage|BR|PC_src[0]~1_combout  & (!\if_stage|pc_reg|addr_out [17])) # (!\id_stage|BR|PC_src[0]~1_combout  & ((\if_stage|pc_src_mux|out~100_combout )))))

	.dataa(\id_stage|BR|PC_src[1]~2_combout ),
	.datab(\if_stage|pc_reg|addr_out [17]),
	.datac(\if_stage|pc_src_mux|out~100_combout ),
	.datad(\id_stage|BR|PC_src[0]~1_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~101_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~101 .lut_mask = 16'h22A0;
defparam \if_stage|pc_src_mux|out~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y4_N2
cycloneive_lcell_comb \id_ex_buffer|EX_PFC[17]~66 (
// Equation(s):
// \id_ex_buffer|EX_PFC[17]~66_combout  = (\if_id_buffer|ID_PC [17] & (!\id_ex_buffer|EX_PFC[16]~65 )) # (!\if_id_buffer|ID_PC [17] & ((\id_ex_buffer|EX_PFC[16]~65 ) # (GND)))
// \id_ex_buffer|EX_PFC[17]~67  = CARRY((!\id_ex_buffer|EX_PFC[16]~65 ) # (!\if_id_buffer|ID_PC [17]))

	.dataa(gnd),
	.datab(\if_id_buffer|ID_PC [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_ex_buffer|EX_PFC[16]~65 ),
	.combout(\id_ex_buffer|EX_PFC[17]~66_combout ),
	.cout(\id_ex_buffer|EX_PFC[17]~67 ));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[17]~66 .lut_mask = 16'h3C3F;
defparam \id_ex_buffer|EX_PFC[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y4_N3
dffeas \id_ex_buffer|EX_PFC[17] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PFC[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\id_stage|flush~combout ),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PFC [17]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[17] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PFC[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N2
cycloneive_lcell_comb \if_stage|pc_src_mux|out~99 (
// Equation(s):
// \if_stage|pc_src_mux|out~99_combout  = (!\id_stage|BR|PC_src[2]~3_combout  & ((\ex_stage|Equal1~2_combout  & ((\ex_stage|alu_oper1|out [17]))) # (!\ex_stage|Equal1~2_combout  & (\id_ex_buffer|EX_PFC [17]))))

	.dataa(\id_ex_buffer|EX_PFC [17]),
	.datab(\ex_stage|alu_oper1|out [17]),
	.datac(\ex_stage|Equal1~2_combout ),
	.datad(\id_stage|BR|PC_src[2]~3_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~99_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~99 .lut_mask = 16'h00CA;
defparam \if_stage|pc_src_mux|out~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N28
cycloneive_lcell_comb \if_stage|pc_src_mux|out~102 (
// Equation(s):
// \if_stage|pc_src_mux|out~102_combout  = (!\if_stage|pc_src_mux|out~101_combout  & (!\if_stage|pc_src_mux|out~99_combout  & ((\if_stage|pc_src_mux|out~46_combout ) # (!\if_stage|new_PC|Add0~32_combout ))))

	.dataa(\if_stage|new_PC|Add0~32_combout ),
	.datab(\if_stage|pc_src_mux|out~46_combout ),
	.datac(\if_stage|pc_src_mux|out~101_combout ),
	.datad(\if_stage|pc_src_mux|out~99_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~102_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~102 .lut_mask = 16'h000D;
defparam \if_stage|pc_src_mux|out~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y4_N29
dffeas \if_stage|pc_reg|addr_out[17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out~102_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|addr_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|addr_out[17] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|addr_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y2_N4
cycloneive_lcell_comb \if_stage|new_PC|Add0~34 (
// Equation(s):
// \if_stage|new_PC|Add0~34_combout  = (\if_stage|pc_reg|addr_out [18] & ((\if_stage|new_PC|Add0~33 ) # (GND))) # (!\if_stage|pc_reg|addr_out [18] & (!\if_stage|new_PC|Add0~33 ))
// \if_stage|new_PC|Add0~35  = CARRY((\if_stage|pc_reg|addr_out [18]) # (!\if_stage|new_PC|Add0~33 ))

	.dataa(\if_stage|pc_reg|addr_out [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|new_PC|Add0~33 ),
	.combout(\if_stage|new_PC|Add0~34_combout ),
	.cout(\if_stage|new_PC|Add0~35 ));
// synopsys translate_off
defparam \if_stage|new_PC|Add0~34 .lut_mask = 16'hA5AF;
defparam \if_stage|new_PC|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y4_N4
cycloneive_lcell_comb \id_ex_buffer|EX_PFC[18]~68 (
// Equation(s):
// \id_ex_buffer|EX_PFC[18]~68_combout  = (\if_id_buffer|ID_PC [18] & (\id_ex_buffer|EX_PFC[17]~67  $ (GND))) # (!\if_id_buffer|ID_PC [18] & (!\id_ex_buffer|EX_PFC[17]~67  & VCC))
// \id_ex_buffer|EX_PFC[18]~69  = CARRY((\if_id_buffer|ID_PC [18] & !\id_ex_buffer|EX_PFC[17]~67 ))

	.dataa(\if_id_buffer|ID_PC [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_ex_buffer|EX_PFC[17]~67 ),
	.combout(\id_ex_buffer|EX_PFC[18]~68_combout ),
	.cout(\id_ex_buffer|EX_PFC[18]~69 ));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[18]~68 .lut_mask = 16'hA50A;
defparam \id_ex_buffer|EX_PFC[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y4_N5
dffeas \id_ex_buffer|EX_PFC[18] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PFC[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\id_stage|flush~combout ),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PFC [18]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[18] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PFC[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y3_N14
cycloneive_lcell_comb \if_stage|pc_src_mux|out~103 (
// Equation(s):
// \if_stage|pc_src_mux|out~103_combout  = (!\id_stage|BR|PC_src[2]~3_combout  & ((\ex_stage|Equal1~2_combout  & ((\ex_stage|alu_oper1|out [18]))) # (!\ex_stage|Equal1~2_combout  & (\id_ex_buffer|EX_PFC [18]))))

	.dataa(\ex_stage|Equal1~2_combout ),
	.datab(\id_ex_buffer|EX_PFC [18]),
	.datac(\ex_stage|alu_oper1|out [18]),
	.datad(\id_stage|BR|PC_src[2]~3_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~103_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~103 .lut_mask = 16'h00E4;
defparam \if_stage|pc_src_mux|out~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y3_N18
cycloneive_lcell_comb \if_stage|pc_src_mux|out~104 (
// Equation(s):
// \if_stage|pc_src_mux|out~104_combout  = (\id_stage|BR|PC_src~0_combout  & (\id_stage|immed_gen|Immed[18]~26_combout )) # (!\id_stage|BR|PC_src~0_combout  & ((\id_stage|Add0~36_combout )))

	.dataa(\id_stage|immed_gen|Immed[18]~26_combout ),
	.datab(gnd),
	.datac(\id_stage|BR|PC_src~0_combout ),
	.datad(\id_stage|Add0~36_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~104_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~104 .lut_mask = 16'hAFA0;
defparam \if_stage|pc_src_mux|out~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y3_N28
cycloneive_lcell_comb \if_stage|pc_src_mux|out~105 (
// Equation(s):
// \if_stage|pc_src_mux|out~105_combout  = (\id_stage|BR|PC_src[1]~2_combout  & ((\id_stage|BR|PC_src[0]~1_combout  & (!\if_stage|pc_reg|addr_out [18])) # (!\id_stage|BR|PC_src[0]~1_combout  & ((\if_stage|pc_src_mux|out~104_combout )))))

	.dataa(\if_stage|pc_reg|addr_out [18]),
	.datab(\if_stage|pc_src_mux|out~104_combout ),
	.datac(\id_stage|BR|PC_src[1]~2_combout ),
	.datad(\id_stage|BR|PC_src[0]~1_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~105_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~105 .lut_mask = 16'h50C0;
defparam \if_stage|pc_src_mux|out~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y3_N12
cycloneive_lcell_comb \if_stage|pc_src_mux|out~106 (
// Equation(s):
// \if_stage|pc_src_mux|out~106_combout  = (!\if_stage|pc_src_mux|out~103_combout  & (!\if_stage|pc_src_mux|out~105_combout  & ((\if_stage|pc_src_mux|out~46_combout ) # (!\if_stage|new_PC|Add0~34_combout ))))

	.dataa(\if_stage|pc_src_mux|out~46_combout ),
	.datab(\if_stage|new_PC|Add0~34_combout ),
	.datac(\if_stage|pc_src_mux|out~103_combout ),
	.datad(\if_stage|pc_src_mux|out~105_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~106_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~106 .lut_mask = 16'h000B;
defparam \if_stage|pc_src_mux|out~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y3_N13
dffeas \if_stage|pc_reg|addr_out[18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out~106_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|addr_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|addr_out[18] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|addr_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y2_N6
cycloneive_lcell_comb \if_stage|new_PC|Add0~36 (
// Equation(s):
// \if_stage|new_PC|Add0~36_combout  = (\if_stage|pc_reg|addr_out [19] & (!\if_stage|new_PC|Add0~35  & VCC)) # (!\if_stage|pc_reg|addr_out [19] & (\if_stage|new_PC|Add0~35  $ (GND)))
// \if_stage|new_PC|Add0~37  = CARRY((!\if_stage|pc_reg|addr_out [19] & !\if_stage|new_PC|Add0~35 ))

	.dataa(gnd),
	.datab(\if_stage|pc_reg|addr_out [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|new_PC|Add0~35 ),
	.combout(\if_stage|new_PC|Add0~36_combout ),
	.cout(\if_stage|new_PC|Add0~37 ));
// synopsys translate_off
defparam \if_stage|new_PC|Add0~36 .lut_mask = 16'h3C03;
defparam \if_stage|new_PC|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y4_N6
cycloneive_lcell_comb \id_ex_buffer|EX_PFC[19]~70 (
// Equation(s):
// \id_ex_buffer|EX_PFC[19]~70_combout  = (\if_id_buffer|ID_PC [19] & (!\id_ex_buffer|EX_PFC[18]~69 )) # (!\if_id_buffer|ID_PC [19] & ((\id_ex_buffer|EX_PFC[18]~69 ) # (GND)))
// \id_ex_buffer|EX_PFC[19]~71  = CARRY((!\id_ex_buffer|EX_PFC[18]~69 ) # (!\if_id_buffer|ID_PC [19]))

	.dataa(gnd),
	.datab(\if_id_buffer|ID_PC [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_ex_buffer|EX_PFC[18]~69 ),
	.combout(\id_ex_buffer|EX_PFC[19]~70_combout ),
	.cout(\id_ex_buffer|EX_PFC[19]~71 ));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[19]~70 .lut_mask = 16'h3C3F;
defparam \id_ex_buffer|EX_PFC[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y4_N7
dffeas \id_ex_buffer|EX_PFC[19] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PFC[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\id_stage|flush~combout ),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PFC [19]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[19] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PFC[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y6_N30
cycloneive_lcell_comb \if_stage|pc_src_mux|out~107 (
// Equation(s):
// \if_stage|pc_src_mux|out~107_combout  = (!\id_stage|BR|PC_src[2]~3_combout  & ((\ex_stage|Equal1~2_combout  & (\ex_stage|alu_oper1|out [19])) # (!\ex_stage|Equal1~2_combout  & ((\id_ex_buffer|EX_PFC [19])))))

	.dataa(\ex_stage|Equal1~2_combout ),
	.datab(\ex_stage|alu_oper1|out [19]),
	.datac(\id_ex_buffer|EX_PFC [19]),
	.datad(\id_stage|BR|PC_src[2]~3_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~107_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~107 .lut_mask = 16'h00D8;
defparam \if_stage|pc_src_mux|out~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y6_N12
cycloneive_lcell_comb \if_stage|pc_src_mux|out~108 (
// Equation(s):
// \if_stage|pc_src_mux|out~108_combout  = (\id_stage|BR|PC_src~0_combout  & (\id_stage|immed_gen|Immed[19]~27_combout )) # (!\id_stage|BR|PC_src~0_combout  & ((\id_stage|Add0~38_combout )))

	.dataa(gnd),
	.datab(\id_stage|immed_gen|Immed[19]~27_combout ),
	.datac(\id_stage|BR|PC_src~0_combout ),
	.datad(\id_stage|Add0~38_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~108_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~108 .lut_mask = 16'hCFC0;
defparam \if_stage|pc_src_mux|out~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y6_N10
cycloneive_lcell_comb \if_stage|pc_src_mux|out~109 (
// Equation(s):
// \if_stage|pc_src_mux|out~109_combout  = (\id_stage|BR|PC_src[1]~2_combout  & ((\id_stage|BR|PC_src[0]~1_combout  & (!\if_stage|pc_reg|addr_out [19])) # (!\id_stage|BR|PC_src[0]~1_combout  & ((\if_stage|pc_src_mux|out~108_combout )))))

	.dataa(\id_stage|BR|PC_src[0]~1_combout ),
	.datab(\if_stage|pc_reg|addr_out [19]),
	.datac(\id_stage|BR|PC_src[1]~2_combout ),
	.datad(\if_stage|pc_src_mux|out~108_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~109_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~109 .lut_mask = 16'h7020;
defparam \if_stage|pc_src_mux|out~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y6_N8
cycloneive_lcell_comb \if_stage|pc_src_mux|out~110 (
// Equation(s):
// \if_stage|pc_src_mux|out~110_combout  = (!\if_stage|pc_src_mux|out~107_combout  & (!\if_stage|pc_src_mux|out~109_combout  & ((\if_stage|pc_src_mux|out~46_combout ) # (!\if_stage|new_PC|Add0~36_combout ))))

	.dataa(\if_stage|pc_src_mux|out~46_combout ),
	.datab(\if_stage|new_PC|Add0~36_combout ),
	.datac(\if_stage|pc_src_mux|out~107_combout ),
	.datad(\if_stage|pc_src_mux|out~109_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~110_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~110 .lut_mask = 16'h000B;
defparam \if_stage|pc_src_mux|out~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y6_N9
dffeas \if_stage|pc_reg|addr_out[19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out~110_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|addr_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|addr_out[19] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|addr_out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y2_N8
cycloneive_lcell_comb \if_stage|new_PC|Add0~38 (
// Equation(s):
// \if_stage|new_PC|Add0~38_combout  = (\if_stage|pc_reg|addr_out [20] & ((\if_stage|new_PC|Add0~37 ) # (GND))) # (!\if_stage|pc_reg|addr_out [20] & (!\if_stage|new_PC|Add0~37 ))
// \if_stage|new_PC|Add0~39  = CARRY((\if_stage|pc_reg|addr_out [20]) # (!\if_stage|new_PC|Add0~37 ))

	.dataa(gnd),
	.datab(\if_stage|pc_reg|addr_out [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|new_PC|Add0~37 ),
	.combout(\if_stage|new_PC|Add0~38_combout ),
	.cout(\if_stage|new_PC|Add0~39 ));
// synopsys translate_off
defparam \if_stage|new_PC|Add0~38 .lut_mask = 16'hC3CF;
defparam \if_stage|new_PC|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y4_N8
cycloneive_lcell_comb \id_ex_buffer|EX_PFC[20]~72 (
// Equation(s):
// \id_ex_buffer|EX_PFC[20]~72_combout  = (\if_id_buffer|ID_PC [20] & (\id_ex_buffer|EX_PFC[19]~71  $ (GND))) # (!\if_id_buffer|ID_PC [20] & (!\id_ex_buffer|EX_PFC[19]~71  & VCC))
// \id_ex_buffer|EX_PFC[20]~73  = CARRY((\if_id_buffer|ID_PC [20] & !\id_ex_buffer|EX_PFC[19]~71 ))

	.dataa(gnd),
	.datab(\if_id_buffer|ID_PC [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_ex_buffer|EX_PFC[19]~71 ),
	.combout(\id_ex_buffer|EX_PFC[20]~72_combout ),
	.cout(\id_ex_buffer|EX_PFC[20]~73 ));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[20]~72 .lut_mask = 16'hC30C;
defparam \id_ex_buffer|EX_PFC[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y4_N9
dffeas \id_ex_buffer|EX_PFC[20] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PFC[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\id_stage|flush~combout ),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PFC [20]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[20] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PFC[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y6_N20
cycloneive_lcell_comb \if_stage|pc_src_mux|out~111 (
// Equation(s):
// \if_stage|pc_src_mux|out~111_combout  = (!\id_stage|BR|PC_src[2]~3_combout  & ((\ex_stage|Equal1~2_combout  & (\ex_stage|alu_oper1|out [20])) # (!\ex_stage|Equal1~2_combout  & ((\id_ex_buffer|EX_PFC [20])))))

	.dataa(\ex_stage|Equal1~2_combout ),
	.datab(\ex_stage|alu_oper1|out [20]),
	.datac(\id_ex_buffer|EX_PFC [20]),
	.datad(\id_stage|BR|PC_src[2]~3_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~111_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~111 .lut_mask = 16'h00D8;
defparam \if_stage|pc_src_mux|out~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N10
cycloneive_lcell_comb \if_stage|pc_src_mux|out~112 (
// Equation(s):
// \if_stage|pc_src_mux|out~112_combout  = (\id_stage|BR|PC_src~0_combout  & ((\id_stage|immed_gen|Immed[20]~28_combout ))) # (!\id_stage|BR|PC_src~0_combout  & (\id_stage|Add0~40_combout ))

	.dataa(gnd),
	.datab(\id_stage|BR|PC_src~0_combout ),
	.datac(\id_stage|Add0~40_combout ),
	.datad(\id_stage|immed_gen|Immed[20]~28_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~112_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~112 .lut_mask = 16'hFC30;
defparam \if_stage|pc_src_mux|out~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N0
cycloneive_lcell_comb \if_stage|pc_src_mux|out~113 (
// Equation(s):
// \if_stage|pc_src_mux|out~113_combout  = (\id_stage|BR|PC_src[1]~2_combout  & ((\id_stage|BR|PC_src[0]~1_combout  & (!\if_stage|pc_reg|addr_out [20])) # (!\id_stage|BR|PC_src[0]~1_combout  & ((\if_stage|pc_src_mux|out~112_combout )))))

	.dataa(\id_stage|BR|PC_src[0]~1_combout ),
	.datab(\if_stage|pc_reg|addr_out [20]),
	.datac(\id_stage|BR|PC_src[1]~2_combout ),
	.datad(\if_stage|pc_src_mux|out~112_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~113_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~113 .lut_mask = 16'h7020;
defparam \if_stage|pc_src_mux|out~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N16
cycloneive_lcell_comb \if_stage|pc_src_mux|out~114 (
// Equation(s):
// \if_stage|pc_src_mux|out~114_combout  = (!\if_stage|pc_src_mux|out~111_combout  & (!\if_stage|pc_src_mux|out~113_combout  & ((\if_stage|pc_src_mux|out~46_combout ) # (!\if_stage|new_PC|Add0~38_combout ))))

	.dataa(\if_stage|new_PC|Add0~38_combout ),
	.datab(\if_stage|pc_src_mux|out~46_combout ),
	.datac(\if_stage|pc_src_mux|out~111_combout ),
	.datad(\if_stage|pc_src_mux|out~113_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~114_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~114 .lut_mask = 16'h000D;
defparam \if_stage|pc_src_mux|out~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y4_N17
dffeas \if_stage|pc_reg|addr_out[20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out~114_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|addr_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|addr_out[20] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|addr_out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y2_N10
cycloneive_lcell_comb \if_stage|new_PC|Add0~40 (
// Equation(s):
// \if_stage|new_PC|Add0~40_combout  = (\if_stage|pc_reg|addr_out [21] & (!\if_stage|new_PC|Add0~39  & VCC)) # (!\if_stage|pc_reg|addr_out [21] & (\if_stage|new_PC|Add0~39  $ (GND)))
// \if_stage|new_PC|Add0~41  = CARRY((!\if_stage|pc_reg|addr_out [21] & !\if_stage|new_PC|Add0~39 ))

	.dataa(\if_stage|pc_reg|addr_out [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|new_PC|Add0~39 ),
	.combout(\if_stage|new_PC|Add0~40_combout ),
	.cout(\if_stage|new_PC|Add0~41 ));
// synopsys translate_off
defparam \if_stage|new_PC|Add0~40 .lut_mask = 16'h5A05;
defparam \if_stage|new_PC|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y4_N10
cycloneive_lcell_comb \id_ex_buffer|EX_PFC[21]~74 (
// Equation(s):
// \id_ex_buffer|EX_PFC[21]~74_combout  = (\if_id_buffer|ID_PC [21] & (!\id_ex_buffer|EX_PFC[20]~73 )) # (!\if_id_buffer|ID_PC [21] & ((\id_ex_buffer|EX_PFC[20]~73 ) # (GND)))
// \id_ex_buffer|EX_PFC[21]~75  = CARRY((!\id_ex_buffer|EX_PFC[20]~73 ) # (!\if_id_buffer|ID_PC [21]))

	.dataa(gnd),
	.datab(\if_id_buffer|ID_PC [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_ex_buffer|EX_PFC[20]~73 ),
	.combout(\id_ex_buffer|EX_PFC[21]~74_combout ),
	.cout(\id_ex_buffer|EX_PFC[21]~75 ));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[21]~74 .lut_mask = 16'h3C3F;
defparam \id_ex_buffer|EX_PFC[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y4_N11
dffeas \id_ex_buffer|EX_PFC[21] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PFC[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\id_stage|flush~combout ),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PFC [21]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[21] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PFC[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N26
cycloneive_lcell_comb \if_stage|pc_src_mux|out~115 (
// Equation(s):
// \if_stage|pc_src_mux|out~115_combout  = (!\id_stage|BR|PC_src[2]~3_combout  & ((\ex_stage|Equal1~2_combout  & ((\ex_stage|alu_oper1|out [21]))) # (!\ex_stage|Equal1~2_combout  & (\id_ex_buffer|EX_PFC [21]))))

	.dataa(\id_ex_buffer|EX_PFC [21]),
	.datab(\ex_stage|alu_oper1|out [21]),
	.datac(\id_stage|BR|PC_src[2]~3_combout ),
	.datad(\ex_stage|Equal1~2_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~115_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~115 .lut_mask = 16'h0C0A;
defparam \if_stage|pc_src_mux|out~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N20
cycloneive_lcell_comb \if_stage|pc_src_mux|out~116 (
// Equation(s):
// \if_stage|pc_src_mux|out~116_combout  = (\id_stage|BR|PC_src~0_combout  & ((\id_stage|immed_gen|Immed[21]~29_combout ))) # (!\id_stage|BR|PC_src~0_combout  & (\id_stage|Add0~42_combout ))

	.dataa(gnd),
	.datab(\id_stage|BR|PC_src~0_combout ),
	.datac(\id_stage|Add0~42_combout ),
	.datad(\id_stage|immed_gen|Immed[21]~29_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~116_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~116 .lut_mask = 16'hFC30;
defparam \if_stage|pc_src_mux|out~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N2
cycloneive_lcell_comb \if_stage|pc_src_mux|out~117 (
// Equation(s):
// \if_stage|pc_src_mux|out~117_combout  = (\id_stage|BR|PC_src[1]~2_combout  & ((\id_stage|BR|PC_src[0]~1_combout  & ((!\if_stage|pc_reg|addr_out [21]))) # (!\id_stage|BR|PC_src[0]~1_combout  & (\if_stage|pc_src_mux|out~116_combout ))))

	.dataa(\id_stage|BR|PC_src[0]~1_combout ),
	.datab(\if_stage|pc_src_mux|out~116_combout ),
	.datac(\id_stage|BR|PC_src[1]~2_combout ),
	.datad(\if_stage|pc_reg|addr_out [21]),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~117_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~117 .lut_mask = 16'h40E0;
defparam \if_stage|pc_src_mux|out~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N22
cycloneive_lcell_comb \if_stage|pc_src_mux|out~118 (
// Equation(s):
// \if_stage|pc_src_mux|out~118_combout  = (!\if_stage|pc_src_mux|out~115_combout  & (!\if_stage|pc_src_mux|out~117_combout  & ((\if_stage|pc_src_mux|out~46_combout ) # (!\if_stage|new_PC|Add0~40_combout ))))

	.dataa(\if_stage|new_PC|Add0~40_combout ),
	.datab(\if_stage|pc_src_mux|out~46_combout ),
	.datac(\if_stage|pc_src_mux|out~115_combout ),
	.datad(\if_stage|pc_src_mux|out~117_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~118_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~118 .lut_mask = 16'h000D;
defparam \if_stage|pc_src_mux|out~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y4_N23
dffeas \if_stage|pc_reg|addr_out[21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out~118_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|addr_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|addr_out[21] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|addr_out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y2_N12
cycloneive_lcell_comb \if_stage|new_PC|Add0~42 (
// Equation(s):
// \if_stage|new_PC|Add0~42_combout  = (\if_stage|pc_reg|addr_out [22] & ((\if_stage|new_PC|Add0~41 ) # (GND))) # (!\if_stage|pc_reg|addr_out [22] & (!\if_stage|new_PC|Add0~41 ))
// \if_stage|new_PC|Add0~43  = CARRY((\if_stage|pc_reg|addr_out [22]) # (!\if_stage|new_PC|Add0~41 ))

	.dataa(gnd),
	.datab(\if_stage|pc_reg|addr_out [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|new_PC|Add0~41 ),
	.combout(\if_stage|new_PC|Add0~42_combout ),
	.cout(\if_stage|new_PC|Add0~43 ));
// synopsys translate_off
defparam \if_stage|new_PC|Add0~42 .lut_mask = 16'hC3CF;
defparam \if_stage|new_PC|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y4_N12
cycloneive_lcell_comb \id_ex_buffer|EX_PFC[22]~76 (
// Equation(s):
// \id_ex_buffer|EX_PFC[22]~76_combout  = (\if_id_buffer|ID_PC [22] & (\id_ex_buffer|EX_PFC[21]~75  $ (GND))) # (!\if_id_buffer|ID_PC [22] & (!\id_ex_buffer|EX_PFC[21]~75  & VCC))
// \id_ex_buffer|EX_PFC[22]~77  = CARRY((\if_id_buffer|ID_PC [22] & !\id_ex_buffer|EX_PFC[21]~75 ))

	.dataa(gnd),
	.datab(\if_id_buffer|ID_PC [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_ex_buffer|EX_PFC[21]~75 ),
	.combout(\id_ex_buffer|EX_PFC[22]~76_combout ),
	.cout(\id_ex_buffer|EX_PFC[22]~77 ));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[22]~76 .lut_mask = 16'hC30C;
defparam \id_ex_buffer|EX_PFC[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y4_N13
dffeas \id_ex_buffer|EX_PFC[22] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PFC[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\id_stage|flush~combout ),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PFC [22]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[22] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PFC[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y6_N22
cycloneive_lcell_comb \if_stage|pc_src_mux|out~119 (
// Equation(s):
// \if_stage|pc_src_mux|out~119_combout  = (!\id_stage|BR|PC_src[2]~3_combout  & ((\ex_stage|Equal1~2_combout  & ((\ex_stage|alu_oper1|out [22]))) # (!\ex_stage|Equal1~2_combout  & (\id_ex_buffer|EX_PFC [22]))))

	.dataa(\id_ex_buffer|EX_PFC [22]),
	.datab(\ex_stage|alu_oper1|out [22]),
	.datac(\ex_stage|Equal1~2_combout ),
	.datad(\id_stage|BR|PC_src[2]~3_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~119_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~119 .lut_mask = 16'h00CA;
defparam \if_stage|pc_src_mux|out~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y6_N16
cycloneive_lcell_comb \if_stage|pc_src_mux|out~120 (
// Equation(s):
// \if_stage|pc_src_mux|out~120_combout  = (\id_stage|BR|PC_src~0_combout  & (\id_stage|immed_gen|Immed[22]~30_combout )) # (!\id_stage|BR|PC_src~0_combout  & ((\id_stage|Add0~44_combout )))

	.dataa(gnd),
	.datab(\id_stage|immed_gen|Immed[22]~30_combout ),
	.datac(\id_stage|BR|PC_src~0_combout ),
	.datad(\id_stage|Add0~44_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~120_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~120 .lut_mask = 16'hCFC0;
defparam \if_stage|pc_src_mux|out~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y6_N2
cycloneive_lcell_comb \if_stage|pc_src_mux|out~121 (
// Equation(s):
// \if_stage|pc_src_mux|out~121_combout  = (\id_stage|BR|PC_src[1]~2_combout  & ((\id_stage|BR|PC_src[0]~1_combout  & (!\if_stage|pc_reg|addr_out [22])) # (!\id_stage|BR|PC_src[0]~1_combout  & ((\if_stage|pc_src_mux|out~120_combout )))))

	.dataa(\if_stage|pc_reg|addr_out [22]),
	.datab(\if_stage|pc_src_mux|out~120_combout ),
	.datac(\id_stage|BR|PC_src[1]~2_combout ),
	.datad(\id_stage|BR|PC_src[0]~1_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~121_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~121 .lut_mask = 16'h50C0;
defparam \if_stage|pc_src_mux|out~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y6_N14
cycloneive_lcell_comb \if_stage|pc_src_mux|out~122 (
// Equation(s):
// \if_stage|pc_src_mux|out~122_combout  = (!\if_stage|pc_src_mux|out~119_combout  & (!\if_stage|pc_src_mux|out~121_combout  & ((\if_stage|pc_src_mux|out~46_combout ) # (!\if_stage|new_PC|Add0~42_combout ))))

	.dataa(\if_stage|new_PC|Add0~42_combout ),
	.datab(\if_stage|pc_src_mux|out~119_combout ),
	.datac(\if_stage|pc_src_mux|out~46_combout ),
	.datad(\if_stage|pc_src_mux|out~121_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~122_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~122 .lut_mask = 16'h0031;
defparam \if_stage|pc_src_mux|out~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y6_N15
dffeas \if_stage|pc_reg|addr_out[22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out~122_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|addr_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|addr_out[22] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|addr_out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y2_N14
cycloneive_lcell_comb \if_stage|new_PC|Add0~44 (
// Equation(s):
// \if_stage|new_PC|Add0~44_combout  = (\if_stage|pc_reg|addr_out [23] & (!\if_stage|new_PC|Add0~43  & VCC)) # (!\if_stage|pc_reg|addr_out [23] & (\if_stage|new_PC|Add0~43  $ (GND)))
// \if_stage|new_PC|Add0~45  = CARRY((!\if_stage|pc_reg|addr_out [23] & !\if_stage|new_PC|Add0~43 ))

	.dataa(\if_stage|pc_reg|addr_out [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|new_PC|Add0~43 ),
	.combout(\if_stage|new_PC|Add0~44_combout ),
	.cout(\if_stage|new_PC|Add0~45 ));
// synopsys translate_off
defparam \if_stage|new_PC|Add0~44 .lut_mask = 16'h5A05;
defparam \if_stage|new_PC|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N0
cycloneive_lcell_comb \if_stage|pc_src_mux|out~124 (
// Equation(s):
// \if_stage|pc_src_mux|out~124_combout  = (\id_stage|BR|PC_src~0_combout  & (\id_stage|immed_gen|Immed[23]~31_combout )) # (!\id_stage|BR|PC_src~0_combout  & ((\id_stage|Add0~46_combout )))

	.dataa(\id_stage|BR|PC_src~0_combout ),
	.datab(\id_stage|immed_gen|Immed[23]~31_combout ),
	.datac(gnd),
	.datad(\id_stage|Add0~46_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~124_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~124 .lut_mask = 16'hDD88;
defparam \if_stage|pc_src_mux|out~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N14
cycloneive_lcell_comb \if_stage|pc_src_mux|out~125 (
// Equation(s):
// \if_stage|pc_src_mux|out~125_combout  = (\id_stage|BR|PC_src[1]~2_combout  & ((\id_stage|BR|PC_src[0]~1_combout  & (!\if_stage|pc_reg|addr_out [23])) # (!\id_stage|BR|PC_src[0]~1_combout  & ((\if_stage|pc_src_mux|out~124_combout )))))

	.dataa(\id_stage|BR|PC_src[1]~2_combout ),
	.datab(\if_stage|pc_reg|addr_out [23]),
	.datac(\if_stage|pc_src_mux|out~124_combout ),
	.datad(\id_stage|BR|PC_src[0]~1_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~125_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~125 .lut_mask = 16'h22A0;
defparam \if_stage|pc_src_mux|out~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y4_N14
cycloneive_lcell_comb \id_ex_buffer|EX_PFC[23]~78 (
// Equation(s):
// \id_ex_buffer|EX_PFC[23]~78_combout  = (\if_id_buffer|ID_PC [23] & (!\id_ex_buffer|EX_PFC[22]~77 )) # (!\if_id_buffer|ID_PC [23] & ((\id_ex_buffer|EX_PFC[22]~77 ) # (GND)))
// \id_ex_buffer|EX_PFC[23]~79  = CARRY((!\id_ex_buffer|EX_PFC[22]~77 ) # (!\if_id_buffer|ID_PC [23]))

	.dataa(\if_id_buffer|ID_PC [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_ex_buffer|EX_PFC[22]~77 ),
	.combout(\id_ex_buffer|EX_PFC[23]~78_combout ),
	.cout(\id_ex_buffer|EX_PFC[23]~79 ));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[23]~78 .lut_mask = 16'h5A5F;
defparam \id_ex_buffer|EX_PFC[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y4_N15
dffeas \id_ex_buffer|EX_PFC[23] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PFC[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\id_stage|flush~combout ),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PFC [23]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[23] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PFC[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N24
cycloneive_lcell_comb \if_stage|pc_src_mux|out~123 (
// Equation(s):
// \if_stage|pc_src_mux|out~123_combout  = (!\id_stage|BR|PC_src[2]~3_combout  & ((\ex_stage|Equal1~2_combout  & ((\ex_stage|alu_oper1|out [23]))) # (!\ex_stage|Equal1~2_combout  & (\id_ex_buffer|EX_PFC [23]))))

	.dataa(\id_ex_buffer|EX_PFC [23]),
	.datab(\ex_stage|Equal1~2_combout ),
	.datac(\ex_stage|alu_oper1|out [23]),
	.datad(\id_stage|BR|PC_src[2]~3_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~123_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~123 .lut_mask = 16'h00E2;
defparam \if_stage|pc_src_mux|out~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N18
cycloneive_lcell_comb \if_stage|pc_src_mux|out~126 (
// Equation(s):
// \if_stage|pc_src_mux|out~126_combout  = (!\if_stage|pc_src_mux|out~125_combout  & (!\if_stage|pc_src_mux|out~123_combout  & ((\if_stage|pc_src_mux|out~46_combout ) # (!\if_stage|new_PC|Add0~44_combout ))))

	.dataa(\if_stage|new_PC|Add0~44_combout ),
	.datab(\if_stage|pc_src_mux|out~46_combout ),
	.datac(\if_stage|pc_src_mux|out~125_combout ),
	.datad(\if_stage|pc_src_mux|out~123_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~126_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~126 .lut_mask = 16'h000D;
defparam \if_stage|pc_src_mux|out~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y4_N19
dffeas \if_stage|pc_reg|addr_out[23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out~126_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|addr_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|addr_out[23] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|addr_out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y2_N16
cycloneive_lcell_comb \if_stage|new_PC|Add0~46 (
// Equation(s):
// \if_stage|new_PC|Add0~46_combout  = (\if_stage|pc_reg|addr_out [24] & ((\if_stage|new_PC|Add0~45 ) # (GND))) # (!\if_stage|pc_reg|addr_out [24] & (!\if_stage|new_PC|Add0~45 ))
// \if_stage|new_PC|Add0~47  = CARRY((\if_stage|pc_reg|addr_out [24]) # (!\if_stage|new_PC|Add0~45 ))

	.dataa(gnd),
	.datab(\if_stage|pc_reg|addr_out [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|new_PC|Add0~45 ),
	.combout(\if_stage|new_PC|Add0~46_combout ),
	.cout(\if_stage|new_PC|Add0~47 ));
// synopsys translate_off
defparam \if_stage|new_PC|Add0~46 .lut_mask = 16'hC3CF;
defparam \if_stage|new_PC|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y4_N16
cycloneive_lcell_comb \id_ex_buffer|EX_PFC[24]~80 (
// Equation(s):
// \id_ex_buffer|EX_PFC[24]~80_combout  = (\if_id_buffer|ID_PC [24] & (\id_ex_buffer|EX_PFC[23]~79  $ (GND))) # (!\if_id_buffer|ID_PC [24] & (!\id_ex_buffer|EX_PFC[23]~79  & VCC))
// \id_ex_buffer|EX_PFC[24]~81  = CARRY((\if_id_buffer|ID_PC [24] & !\id_ex_buffer|EX_PFC[23]~79 ))

	.dataa(gnd),
	.datab(\if_id_buffer|ID_PC [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_ex_buffer|EX_PFC[23]~79 ),
	.combout(\id_ex_buffer|EX_PFC[24]~80_combout ),
	.cout(\id_ex_buffer|EX_PFC[24]~81 ));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[24]~80 .lut_mask = 16'hC30C;
defparam \id_ex_buffer|EX_PFC[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y4_N17
dffeas \id_ex_buffer|EX_PFC[24] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PFC[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\id_stage|flush~combout ),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PFC [24]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[24] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PFC[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y6_N28
cycloneive_lcell_comb \if_stage|pc_src_mux|out~127 (
// Equation(s):
// \if_stage|pc_src_mux|out~127_combout  = (!\id_stage|BR|PC_src[2]~3_combout  & ((\ex_stage|Equal1~2_combout  & ((\ex_stage|alu_oper1|out [24]))) # (!\ex_stage|Equal1~2_combout  & (\id_ex_buffer|EX_PFC [24]))))

	.dataa(\id_ex_buffer|EX_PFC [24]),
	.datab(\ex_stage|Equal1~2_combout ),
	.datac(\ex_stage|alu_oper1|out [24]),
	.datad(\id_stage|BR|PC_src[2]~3_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~127_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~127 .lut_mask = 16'h00E2;
defparam \if_stage|pc_src_mux|out~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y6_N22
cycloneive_lcell_comb \if_stage|pc_src_mux|out~128 (
// Equation(s):
// \if_stage|pc_src_mux|out~128_combout  = (\id_stage|BR|PC_src~0_combout  & ((\id_stage|immed_gen|Immed[24]~32_combout ))) # (!\id_stage|BR|PC_src~0_combout  & (\id_stage|Add0~48_combout ))

	.dataa(gnd),
	.datab(\id_stage|BR|PC_src~0_combout ),
	.datac(\id_stage|Add0~48_combout ),
	.datad(\id_stage|immed_gen|Immed[24]~32_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~128_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~128 .lut_mask = 16'hFC30;
defparam \if_stage|pc_src_mux|out~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y6_N24
cycloneive_lcell_comb \if_stage|pc_src_mux|out~129 (
// Equation(s):
// \if_stage|pc_src_mux|out~129_combout  = (\id_stage|BR|PC_src[1]~2_combout  & ((\id_stage|BR|PC_src[0]~1_combout  & (!\if_stage|pc_reg|addr_out [24])) # (!\id_stage|BR|PC_src[0]~1_combout  & ((\if_stage|pc_src_mux|out~128_combout )))))

	.dataa(\id_stage|BR|PC_src[1]~2_combout ),
	.datab(\if_stage|pc_reg|addr_out [24]),
	.datac(\if_stage|pc_src_mux|out~128_combout ),
	.datad(\id_stage|BR|PC_src[0]~1_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~129_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~129 .lut_mask = 16'h22A0;
defparam \if_stage|pc_src_mux|out~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y6_N20
cycloneive_lcell_comb \if_stage|pc_src_mux|out~130 (
// Equation(s):
// \if_stage|pc_src_mux|out~130_combout  = (!\if_stage|pc_src_mux|out~127_combout  & (!\if_stage|pc_src_mux|out~129_combout  & ((\if_stage|pc_src_mux|out~46_combout ) # (!\if_stage|new_PC|Add0~46_combout ))))

	.dataa(\if_stage|new_PC|Add0~46_combout ),
	.datab(\if_stage|pc_src_mux|out~127_combout ),
	.datac(\if_stage|pc_src_mux|out~46_combout ),
	.datad(\if_stage|pc_src_mux|out~129_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~130_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~130 .lut_mask = 16'h0031;
defparam \if_stage|pc_src_mux|out~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y6_N21
dffeas \if_stage|pc_reg|addr_out[24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out~130_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|addr_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|addr_out[24] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|addr_out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y2_N18
cycloneive_lcell_comb \if_stage|new_PC|Add0~48 (
// Equation(s):
// \if_stage|new_PC|Add0~48_combout  = (\if_stage|pc_reg|addr_out [25] & (!\if_stage|new_PC|Add0~47  & VCC)) # (!\if_stage|pc_reg|addr_out [25] & (\if_stage|new_PC|Add0~47  $ (GND)))
// \if_stage|new_PC|Add0~49  = CARRY((!\if_stage|pc_reg|addr_out [25] & !\if_stage|new_PC|Add0~47 ))

	.dataa(gnd),
	.datab(\if_stage|pc_reg|addr_out [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|new_PC|Add0~47 ),
	.combout(\if_stage|new_PC|Add0~48_combout ),
	.cout(\if_stage|new_PC|Add0~49 ));
// synopsys translate_off
defparam \if_stage|new_PC|Add0~48 .lut_mask = 16'h3C03;
defparam \if_stage|new_PC|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y6_N8
cycloneive_lcell_comb \if_stage|pc_src_mux|out~132 (
// Equation(s):
// \if_stage|pc_src_mux|out~132_combout  = (\id_stage|BR|PC_src~0_combout  & (\id_stage|immed_gen|Immed[25]~33_combout )) # (!\id_stage|BR|PC_src~0_combout  & ((\id_stage|Add0~50_combout )))

	.dataa(gnd),
	.datab(\id_stage|BR|PC_src~0_combout ),
	.datac(\id_stage|immed_gen|Immed[25]~33_combout ),
	.datad(\id_stage|Add0~50_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~132_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~132 .lut_mask = 16'hF3C0;
defparam \if_stage|pc_src_mux|out~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y6_N30
cycloneive_lcell_comb \if_stage|pc_src_mux|out~133 (
// Equation(s):
// \if_stage|pc_src_mux|out~133_combout  = (\id_stage|BR|PC_src[1]~2_combout  & ((\id_stage|BR|PC_src[0]~1_combout  & (!\if_stage|pc_reg|addr_out [25])) # (!\id_stage|BR|PC_src[0]~1_combout  & ((\if_stage|pc_src_mux|out~132_combout )))))

	.dataa(\id_stage|BR|PC_src[1]~2_combout ),
	.datab(\if_stage|pc_reg|addr_out [25]),
	.datac(\if_stage|pc_src_mux|out~132_combout ),
	.datad(\id_stage|BR|PC_src[0]~1_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~133_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~133 .lut_mask = 16'h22A0;
defparam \if_stage|pc_src_mux|out~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y4_N18
cycloneive_lcell_comb \id_ex_buffer|EX_PFC[25]~82 (
// Equation(s):
// \id_ex_buffer|EX_PFC[25]~82_combout  = (\if_id_buffer|ID_PC [25] & (!\id_ex_buffer|EX_PFC[24]~81 )) # (!\if_id_buffer|ID_PC [25] & ((\id_ex_buffer|EX_PFC[24]~81 ) # (GND)))
// \id_ex_buffer|EX_PFC[25]~83  = CARRY((!\id_ex_buffer|EX_PFC[24]~81 ) # (!\if_id_buffer|ID_PC [25]))

	.dataa(gnd),
	.datab(\if_id_buffer|ID_PC [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_ex_buffer|EX_PFC[24]~81 ),
	.combout(\id_ex_buffer|EX_PFC[25]~82_combout ),
	.cout(\id_ex_buffer|EX_PFC[25]~83 ));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[25]~82 .lut_mask = 16'h3C3F;
defparam \id_ex_buffer|EX_PFC[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y4_N19
dffeas \id_ex_buffer|EX_PFC[25] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PFC[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\id_stage|flush~combout ),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PFC [25]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[25] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PFC[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y6_N6
cycloneive_lcell_comb \if_stage|pc_src_mux|out~131 (
// Equation(s):
// \if_stage|pc_src_mux|out~131_combout  = (!\id_stage|BR|PC_src[2]~3_combout  & ((\ex_stage|Equal1~2_combout  & (\ex_stage|alu_oper1|out [25])) # (!\ex_stage|Equal1~2_combout  & ((\id_ex_buffer|EX_PFC [25])))))

	.dataa(\ex_stage|alu_oper1|out [25]),
	.datab(\ex_stage|Equal1~2_combout ),
	.datac(\id_ex_buffer|EX_PFC [25]),
	.datad(\id_stage|BR|PC_src[2]~3_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~131_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~131 .lut_mask = 16'h00B8;
defparam \if_stage|pc_src_mux|out~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y6_N26
cycloneive_lcell_comb \if_stage|pc_src_mux|out~134 (
// Equation(s):
// \if_stage|pc_src_mux|out~134_combout  = (!\if_stage|pc_src_mux|out~133_combout  & (!\if_stage|pc_src_mux|out~131_combout  & ((\if_stage|pc_src_mux|out~46_combout ) # (!\if_stage|new_PC|Add0~48_combout ))))

	.dataa(\if_stage|pc_src_mux|out~46_combout ),
	.datab(\if_stage|new_PC|Add0~48_combout ),
	.datac(\if_stage|pc_src_mux|out~133_combout ),
	.datad(\if_stage|pc_src_mux|out~131_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~134_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~134 .lut_mask = 16'h000B;
defparam \if_stage|pc_src_mux|out~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y6_N27
dffeas \if_stage|pc_reg|addr_out[25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out~134_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|addr_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|addr_out[25] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|addr_out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y2_N20
cycloneive_lcell_comb \if_stage|new_PC|Add0~50 (
// Equation(s):
// \if_stage|new_PC|Add0~50_combout  = (\if_stage|pc_reg|addr_out [26] & ((\if_stage|new_PC|Add0~49 ) # (GND))) # (!\if_stage|pc_reg|addr_out [26] & (!\if_stage|new_PC|Add0~49 ))
// \if_stage|new_PC|Add0~51  = CARRY((\if_stage|pc_reg|addr_out [26]) # (!\if_stage|new_PC|Add0~49 ))

	.dataa(\if_stage|pc_reg|addr_out [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|new_PC|Add0~49 ),
	.combout(\if_stage|new_PC|Add0~50_combout ),
	.cout(\if_stage|new_PC|Add0~51 ));
// synopsys translate_off
defparam \if_stage|new_PC|Add0~50 .lut_mask = 16'hA5AF;
defparam \if_stage|new_PC|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y4_N20
cycloneive_lcell_comb \id_ex_buffer|EX_PFC[26]~84 (
// Equation(s):
// \id_ex_buffer|EX_PFC[26]~84_combout  = (\if_id_buffer|ID_PC [26] & (\id_ex_buffer|EX_PFC[25]~83  $ (GND))) # (!\if_id_buffer|ID_PC [26] & (!\id_ex_buffer|EX_PFC[25]~83  & VCC))
// \id_ex_buffer|EX_PFC[26]~85  = CARRY((\if_id_buffer|ID_PC [26] & !\id_ex_buffer|EX_PFC[25]~83 ))

	.dataa(\if_id_buffer|ID_PC [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_ex_buffer|EX_PFC[25]~83 ),
	.combout(\id_ex_buffer|EX_PFC[26]~84_combout ),
	.cout(\id_ex_buffer|EX_PFC[26]~85 ));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[26]~84 .lut_mask = 16'hA50A;
defparam \id_ex_buffer|EX_PFC[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y4_N21
dffeas \id_ex_buffer|EX_PFC[26] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PFC[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\id_stage|flush~combout ),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PFC [26]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[26] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PFC[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N8
cycloneive_lcell_comb \if_stage|pc_src_mux|out~135 (
// Equation(s):
// \if_stage|pc_src_mux|out~135_combout  = (!\id_stage|BR|PC_src[2]~3_combout  & ((\ex_stage|Equal1~2_combout  & (\ex_stage|alu_oper1|out [26])) # (!\ex_stage|Equal1~2_combout  & ((\id_ex_buffer|EX_PFC [26])))))

	.dataa(\ex_stage|alu_oper1|out [26]),
	.datab(\ex_stage|Equal1~2_combout ),
	.datac(\id_ex_buffer|EX_PFC [26]),
	.datad(\id_stage|BR|PC_src[2]~3_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~135_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~135 .lut_mask = 16'h00B8;
defparam \if_stage|pc_src_mux|out~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N22
cycloneive_lcell_comb \if_stage|pc_src_mux|out~136 (
// Equation(s):
// \if_stage|pc_src_mux|out~136_combout  = (\id_stage|BR|PC_src~0_combout  & (\id_stage|immed_gen|Immed[31]~34_combout )) # (!\id_stage|BR|PC_src~0_combout  & ((\id_stage|Add0~52_combout )))

	.dataa(gnd),
	.datab(\id_stage|immed_gen|Immed[31]~34_combout ),
	.datac(\id_stage|BR|PC_src~0_combout ),
	.datad(\id_stage|Add0~52_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~136_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~136 .lut_mask = 16'hCFC0;
defparam \if_stage|pc_src_mux|out~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N20
cycloneive_lcell_comb \if_stage|pc_src_mux|out~137 (
// Equation(s):
// \if_stage|pc_src_mux|out~137_combout  = (\id_stage|BR|PC_src[1]~2_combout  & ((\id_stage|BR|PC_src[0]~1_combout  & (!\if_stage|pc_reg|addr_out [26])) # (!\id_stage|BR|PC_src[0]~1_combout  & ((\if_stage|pc_src_mux|out~136_combout )))))

	.dataa(\id_stage|BR|PC_src[1]~2_combout ),
	.datab(\if_stage|pc_reg|addr_out [26]),
	.datac(\if_stage|pc_src_mux|out~136_combout ),
	.datad(\id_stage|BR|PC_src[0]~1_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~137_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~137 .lut_mask = 16'h22A0;
defparam \if_stage|pc_src_mux|out~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N12
cycloneive_lcell_comb \if_stage|pc_src_mux|out~138 (
// Equation(s):
// \if_stage|pc_src_mux|out~138_combout  = (!\if_stage|pc_src_mux|out~135_combout  & (!\if_stage|pc_src_mux|out~137_combout  & ((\if_stage|pc_src_mux|out~46_combout ) # (!\if_stage|new_PC|Add0~50_combout ))))

	.dataa(\if_stage|new_PC|Add0~50_combout ),
	.datab(\if_stage|pc_src_mux|out~46_combout ),
	.datac(\if_stage|pc_src_mux|out~135_combout ),
	.datad(\if_stage|pc_src_mux|out~137_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~138_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~138 .lut_mask = 16'h000D;
defparam \if_stage|pc_src_mux|out~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y4_N13
dffeas \if_stage|pc_reg|addr_out[26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out~138_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|addr_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|addr_out[26] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|addr_out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y4_N22
cycloneive_lcell_comb \id_ex_buffer|EX_PFC[27]~86 (
// Equation(s):
// \id_ex_buffer|EX_PFC[27]~86_combout  = (\if_id_buffer|ID_PC [27] & (!\id_ex_buffer|EX_PFC[26]~85 )) # (!\if_id_buffer|ID_PC [27] & ((\id_ex_buffer|EX_PFC[26]~85 ) # (GND)))
// \id_ex_buffer|EX_PFC[27]~87  = CARRY((!\id_ex_buffer|EX_PFC[26]~85 ) # (!\if_id_buffer|ID_PC [27]))

	.dataa(\if_id_buffer|ID_PC [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_ex_buffer|EX_PFC[26]~85 ),
	.combout(\id_ex_buffer|EX_PFC[27]~86_combout ),
	.cout(\id_ex_buffer|EX_PFC[27]~87 ));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[27]~86 .lut_mask = 16'h5A5F;
defparam \id_ex_buffer|EX_PFC[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y4_N23
dffeas \id_ex_buffer|EX_PFC[27] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PFC[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\id_stage|flush~combout ),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PFC [27]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[27] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PFC[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N8
cycloneive_lcell_comb \if_stage|pc_src_mux|out~139 (
// Equation(s):
// \if_stage|pc_src_mux|out~139_combout  = (!\id_stage|BR|PC_src[2]~3_combout  & ((\ex_stage|Equal1~2_combout  & (\ex_stage|alu_oper1|out [27])) # (!\ex_stage|Equal1~2_combout  & ((\id_ex_buffer|EX_PFC [27])))))

	.dataa(\ex_stage|alu_oper1|out [27]),
	.datab(\id_ex_buffer|EX_PFC [27]),
	.datac(\ex_stage|Equal1~2_combout ),
	.datad(\id_stage|BR|PC_src[2]~3_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~139_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~139 .lut_mask = 16'h00AC;
defparam \if_stage|pc_src_mux|out~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N16
cycloneive_lcell_comb \if_stage|pc_src_mux|out~140 (
// Equation(s):
// \if_stage|pc_src_mux|out~140_combout  = (\id_stage|BR|PC_src~0_combout  & (\id_stage|immed_gen|Immed[31]~34_combout )) # (!\id_stage|BR|PC_src~0_combout  & ((\id_stage|Add0~54_combout )))

	.dataa(gnd),
	.datab(\id_stage|BR|PC_src~0_combout ),
	.datac(\id_stage|immed_gen|Immed[31]~34_combout ),
	.datad(\id_stage|Add0~54_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~140_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~140 .lut_mask = 16'hF3C0;
defparam \if_stage|pc_src_mux|out~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N18
cycloneive_lcell_comb \if_stage|pc_src_mux|out~141 (
// Equation(s):
// \if_stage|pc_src_mux|out~141_combout  = (\id_stage|BR|PC_src[1]~2_combout  & ((\id_stage|BR|PC_src[0]~1_combout  & (!\if_stage|pc_reg|addr_out [27])) # (!\id_stage|BR|PC_src[0]~1_combout  & ((\if_stage|pc_src_mux|out~140_combout )))))

	.dataa(\if_stage|pc_reg|addr_out [27]),
	.datab(\id_stage|BR|PC_src[0]~1_combout ),
	.datac(\id_stage|BR|PC_src[1]~2_combout ),
	.datad(\if_stage|pc_src_mux|out~140_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~141_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~141 .lut_mask = 16'h7040;
defparam \if_stage|pc_src_mux|out~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N12
cycloneive_lcell_comb \if_stage|pc_src_mux|out~142 (
// Equation(s):
// \if_stage|pc_src_mux|out~142_combout  = (!\if_stage|pc_src_mux|out~139_combout  & (!\if_stage|pc_src_mux|out~141_combout  & ((\if_stage|pc_src_mux|out~46_combout ) # (!\if_stage|new_PC|Add0~52_combout ))))

	.dataa(\if_stage|new_PC|Add0~52_combout ),
	.datab(\if_stage|pc_src_mux|out~46_combout ),
	.datac(\if_stage|pc_src_mux|out~139_combout ),
	.datad(\if_stage|pc_src_mux|out~141_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~142_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~142 .lut_mask = 16'h000D;
defparam \if_stage|pc_src_mux|out~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y6_N13
dffeas \if_stage|pc_reg|addr_out[27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out~142_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|addr_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|addr_out[27] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|addr_out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N26
cycloneive_lcell_comb \if_id_buffer|ID_PC~27 (
// Equation(s):
// \if_id_buffer|ID_PC~27_combout  = (!\id_stage|SDU|if_id_flush~0_combout  & !\if_stage|pc_reg|addr_out [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|SDU|if_id_flush~0_combout ),
	.datad(\if_stage|pc_reg|addr_out [27]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~27_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~27 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y6_N27
dffeas \if_id_buffer|ID_PC[27] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~27_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [27]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[27] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y4_N25
dffeas \id_ex_buffer|EX_PFC[28] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PFC[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\id_stage|flush~combout ),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PFC [28]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[28] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PFC[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N10
cycloneive_lcell_comb \if_stage|pc_src_mux|out~143 (
// Equation(s):
// \if_stage|pc_src_mux|out~143_combout  = (!\id_stage|BR|PC_src[2]~3_combout  & ((\ex_stage|Equal1~2_combout  & (\ex_stage|alu_oper1|out [28])) # (!\ex_stage|Equal1~2_combout  & ((\id_ex_buffer|EX_PFC [28])))))

	.dataa(\ex_stage|alu_oper1|out [28]),
	.datab(\id_ex_buffer|EX_PFC [28]),
	.datac(\ex_stage|Equal1~2_combout ),
	.datad(\id_stage|BR|PC_src[2]~3_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~143_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~143 .lut_mask = 16'h00AC;
defparam \if_stage|pc_src_mux|out~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N16
cycloneive_lcell_comb \if_stage|pc_src_mux|out~144 (
// Equation(s):
// \if_stage|pc_src_mux|out~144_combout  = (\id_stage|BR|PC_src~0_combout  & (\id_stage|immed_gen|Immed[31]~34_combout )) # (!\id_stage|BR|PC_src~0_combout  & ((\id_stage|Add0~56_combout )))

	.dataa(\id_stage|BR|PC_src~0_combout ),
	.datab(\id_stage|immed_gen|Immed[31]~34_combout ),
	.datac(gnd),
	.datad(\id_stage|Add0~56_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~144_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~144 .lut_mask = 16'hDD88;
defparam \if_stage|pc_src_mux|out~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N6
cycloneive_lcell_comb \if_stage|pc_src_mux|out~145 (
// Equation(s):
// \if_stage|pc_src_mux|out~145_combout  = (\id_stage|BR|PC_src[1]~2_combout  & ((\id_stage|BR|PC_src[0]~1_combout  & ((!\if_stage|pc_reg|addr_out [28]))) # (!\id_stage|BR|PC_src[0]~1_combout  & (\if_stage|pc_src_mux|out~144_combout ))))

	.dataa(\id_stage|BR|PC_src[1]~2_combout ),
	.datab(\if_stage|pc_src_mux|out~144_combout ),
	.datac(\if_stage|pc_reg|addr_out [28]),
	.datad(\id_stage|BR|PC_src[0]~1_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~145_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~145 .lut_mask = 16'h0A88;
defparam \if_stage|pc_src_mux|out~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N26
cycloneive_lcell_comb \if_stage|pc_src_mux|out~146 (
// Equation(s):
// \if_stage|pc_src_mux|out~146_combout  = (!\if_stage|pc_src_mux|out~143_combout  & (!\if_stage|pc_src_mux|out~145_combout  & ((\if_stage|pc_src_mux|out~46_combout ) # (!\if_stage|new_PC|Add0~54_combout ))))

	.dataa(\if_stage|pc_src_mux|out~143_combout ),
	.datab(\if_stage|pc_src_mux|out~46_combout ),
	.datac(\if_stage|new_PC|Add0~54_combout ),
	.datad(\if_stage|pc_src_mux|out~145_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~146_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~146 .lut_mask = 16'h0045;
defparam \if_stage|pc_src_mux|out~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y4_N27
dffeas \if_stage|pc_reg|addr_out[28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out~146_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|addr_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|addr_out[28] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|addr_out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N22
cycloneive_lcell_comb \if_id_buffer|ID_PC~28 (
// Equation(s):
// \if_id_buffer|ID_PC~28_combout  = (!\id_stage|SDU|if_id_flush~0_combout  & !\if_stage|pc_reg|addr_out [28])

	.dataa(\id_stage|SDU|if_id_flush~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\if_stage|pc_reg|addr_out [28]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~28_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~28 .lut_mask = 16'h0055;
defparam \if_id_buffer|ID_PC~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y6_N23
dffeas \if_id_buffer|ID_PC[28] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~28_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [28]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[28] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N12
cycloneive_lcell_comb \id_ex_buffer|EX_PC~29 (
// Equation(s):
// \id_ex_buffer|EX_PC~29_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\if_id_buffer|ID_PC [28] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\id_stage|SDU|id_ex_flush~7_combout ),
	.datac(\rst~input_o ),
	.datad(\if_id_buffer|ID_PC [28]),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_PC~29_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_PC~29 .lut_mask = 16'hC400;
defparam \id_ex_buffer|EX_PC~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y6_N13
dffeas \id_ex_buffer|EX_PC[28] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PC~29_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PC [28]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PC[28] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PC[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N26
cycloneive_lcell_comb \ex_stage|alu_oper1|out~58 (
// Equation(s):
// \ex_stage|alu_oper1|out~58_combout  = (\id_ex_buffer|EX_PC [28] & (\FA|Equal0~2_combout  & (\id_ex_buffer|EX_opcode [0] & \FA|Equal0~3_combout )))

	.dataa(\id_ex_buffer|EX_PC [28]),
	.datab(\FA|Equal0~2_combout ),
	.datac(\id_ex_buffer|EX_opcode [0]),
	.datad(\FA|Equal0~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out~58_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out~58 .lut_mask = 16'h8000;
defparam \ex_stage|alu_oper1|out~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y10_N5
dffeas \id_stage|reg_file|reg_file[15][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\wb_stage|wdata_to_reg_file[28]~29_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y8_N29
dffeas \id_stage|reg_file|reg_file[12][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[28]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N21
dffeas \id_stage|reg_file|reg_file[14][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[28]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~632 (
// Equation(s):
// \id_stage|reg_file|rd_data1~632_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|reg_file[14][28]~q ) # (\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[12][28]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[12][28]~q ),
	.datac(\id_stage|reg_file|reg_file[14][28]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~632_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~632 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y8_N3
dffeas \id_stage|reg_file|reg_file[13][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[28]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y8_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~633 (
// Equation(s):
// \id_stage|reg_file|rd_data1~633_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~632_combout  & (\id_stage|reg_file|reg_file[15][28]~q )) # (!\id_stage|reg_file|rd_data1~632_combout  & ((\id_stage|reg_file|reg_file[13][28]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|rd_data1~632_combout ))))

	.dataa(\id_stage|reg_file|reg_file[15][28]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|rd_data1~632_combout ),
	.datad(\id_stage|reg_file|reg_file[13][28]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~633_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~633 .lut_mask = 16'hBCB0;
defparam \id_stage|reg_file|rd_data1~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y10_N17
dffeas \id_stage|reg_file|reg_file[10][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[28]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y10_N13
dffeas \id_stage|reg_file|reg_file[11][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[28]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y10_N25
dffeas \id_stage|reg_file|reg_file[8][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[28]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y10_N7
dffeas \id_stage|reg_file|reg_file[9][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[28]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y10_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~615 (
// Equation(s):
// \id_stage|reg_file|rd_data1~615_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|reg_file[9][28]~q ) # (\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|reg_file[8][28]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[8][28]~q ),
	.datac(\id_stage|reg_file|reg_file[9][28]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~615_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~615 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y10_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~616 (
// Equation(s):
// \id_stage|reg_file|rd_data1~616_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~615_combout  & ((\id_stage|reg_file|reg_file[11][28]~q ))) # (!\id_stage|reg_file|rd_data1~615_combout  & (\id_stage|reg_file|reg_file[10][28]~q )))) 
// # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|rd_data1~615_combout ))))

	.dataa(\id_stage|reg_file|reg_file[10][28]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[11][28]~q ),
	.datad(\id_stage|reg_file|rd_data1~615_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~616_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~616 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data1~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y8_N31
dffeas \id_stage|reg_file|reg_file[30][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[28]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y8_N9
dffeas \id_stage|reg_file|reg_file[26][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[28]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y12_N15
dffeas \id_stage|reg_file|reg_file[18][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[28]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y12_N9
dffeas \id_stage|reg_file|reg_file[22][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[28]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~619 (
// Equation(s):
// \id_stage|reg_file|rd_data1~619_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[22][28]~q ))) # (!\if_id_buffer|ID_rs1_ind [2] 
// & (\id_stage|reg_file|reg_file[18][28]~q ))))

	.dataa(\id_stage|reg_file|reg_file[18][28]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[22][28]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~619_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~619 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~620 (
// Equation(s):
// \id_stage|reg_file|rd_data1~620_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|rd_data1~619_combout  & (\id_stage|reg_file|reg_file[30][28]~q )) # (!\id_stage|reg_file|rd_data1~619_combout  & ((\id_stage|reg_file|reg_file[26][28]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|rd_data1~619_combout ))))

	.dataa(\id_stage|reg_file|reg_file[30][28]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[26][28]~q ),
	.datad(\id_stage|reg_file|rd_data1~619_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~620_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~620 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y10_N3
dffeas \id_stage|reg_file|reg_file[16][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[28]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y10_N5
dffeas \id_stage|reg_file|reg_file[24][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[28]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y10_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~621 (
// Equation(s):
// \id_stage|reg_file|rd_data1~621_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[24][28]~q ))) # (!\if_id_buffer|ID_rs1_ind [3] 
// & (\id_stage|reg_file|reg_file[16][28]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[16][28]~q ),
	.datac(\id_stage|reg_file|reg_file[24][28]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~621_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~621 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y10_N3
dffeas \id_stage|reg_file|reg_file[28][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[28]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y10_N1
dffeas \id_stage|reg_file|reg_file[20][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[28]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y10_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~622 (
// Equation(s):
// \id_stage|reg_file|rd_data1~622_combout  = (\id_stage|reg_file|rd_data1~621_combout  & ((\id_stage|reg_file|reg_file[28][28]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|rd_data1~621_combout  & (((\id_stage|reg_file|reg_file[20][28]~q  
// & \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|rd_data1~621_combout ),
	.datab(\id_stage|reg_file|reg_file[28][28]~q ),
	.datac(\id_stage|reg_file|reg_file[20][28]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~622_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~622 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|rd_data1~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y8_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~623 (
// Equation(s):
// \id_stage|reg_file|rd_data1~623_combout  = (\if_id_buffer|ID_rs1_ind [0] & (\if_id_buffer|ID_rs1_ind [1])) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|rd_data1~620_combout )) # (!\if_id_buffer|ID_rs1_ind [1] & 
// ((\id_stage|reg_file|rd_data1~622_combout )))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|rd_data1~620_combout ),
	.datad(\id_stage|reg_file|rd_data1~622_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~623_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~623 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|rd_data1~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y13_N27
dffeas \id_stage|reg_file|reg_file[31][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[28]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y9_N23
dffeas \id_stage|reg_file|reg_file[19][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[28]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y9_N1
dffeas \id_stage|reg_file|reg_file[23][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[28]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y9_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~624 (
// Equation(s):
// \id_stage|reg_file|rd_data1~624_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[23][28]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[19][28]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[19][28]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[23][28]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~624_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~624 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y13_N17
dffeas \id_stage|reg_file|reg_file[27][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[28]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~625 (
// Equation(s):
// \id_stage|reg_file|rd_data1~625_combout  = (\id_stage|reg_file|rd_data1~624_combout  & ((\id_stage|reg_file|reg_file[31][28]~q ) # ((!\if_id_buffer|ID_rs1_ind [3])))) # (!\id_stage|reg_file|rd_data1~624_combout  & (((\id_stage|reg_file|reg_file[27][28]~q  
// & \if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[31][28]~q ),
	.datab(\id_stage|reg_file|rd_data1~624_combout ),
	.datac(\id_stage|reg_file|reg_file[27][28]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~625_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~625 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|rd_data1~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y11_N27
dffeas \id_stage|reg_file|reg_file[29][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[28]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y11_N5
dffeas \id_stage|reg_file|reg_file[21][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[28]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y12_N27
dffeas \id_stage|reg_file|reg_file[17][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[28]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y12_N25
dffeas \id_stage|reg_file|reg_file[25][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[28]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y12_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~617 (
// Equation(s):
// \id_stage|reg_file|rd_data1~617_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[25][28]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[17][28]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[17][28]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[25][28]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~617_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~617 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y11_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~618 (
// Equation(s):
// \id_stage|reg_file|rd_data1~618_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|rd_data1~617_combout  & (\id_stage|reg_file|reg_file[29][28]~q )) # (!\id_stage|reg_file|rd_data1~617_combout  & ((\id_stage|reg_file|reg_file[21][28]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|rd_data1~617_combout ))))

	.dataa(\id_stage|reg_file|reg_file[29][28]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[21][28]~q ),
	.datad(\id_stage|reg_file|rd_data1~617_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~618_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~618 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y8_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~626 (
// Equation(s):
// \id_stage|reg_file|rd_data1~626_combout  = (\id_stage|reg_file|rd_data1~623_combout  & ((\id_stage|reg_file|rd_data1~625_combout ) # ((!\if_id_buffer|ID_rs1_ind [0])))) # (!\id_stage|reg_file|rd_data1~623_combout  & 
// (((\id_stage|reg_file|rd_data1~618_combout  & \if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\id_stage|reg_file|rd_data1~623_combout ),
	.datab(\id_stage|reg_file|rd_data1~625_combout ),
	.datac(\id_stage|reg_file|rd_data1~618_combout ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~626_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~626 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|rd_data1~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N26
cycloneive_lcell_comb \id_stage|reg_file|reg_file[3][28]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[3][28]~feeder_combout  = \wb_stage|wdata_to_reg_file[28]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|wdata_to_reg_file[28]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[3][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][28]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[3][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y4_N27
dffeas \id_stage|reg_file|reg_file[3][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[3][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N1
dffeas \id_stage|reg_file|reg_file[2][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[28]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N1
dffeas \id_stage|reg_file|reg_file[7][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[28]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N7
dffeas \id_stage|reg_file|reg_file[5][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[28]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N11
dffeas \id_stage|reg_file|reg_file[4][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[28]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N25
dffeas \id_stage|reg_file|reg_file[6][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[28]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~627 (
// Equation(s):
// \id_stage|reg_file|rd_data1~627_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|reg_file[6][28]~q ) # (\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[4][28]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[4][28]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[6][28]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~627_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~627 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~628 (
// Equation(s):
// \id_stage|reg_file|rd_data1~628_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~627_combout  & (\id_stage|reg_file|reg_file[7][28]~q )) # (!\id_stage|reg_file|rd_data1~627_combout  & ((\id_stage|reg_file|reg_file[5][28]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|rd_data1~627_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[7][28]~q ),
	.datac(\id_stage|reg_file|reg_file[5][28]~q ),
	.datad(\id_stage|reg_file|rd_data1~627_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~628_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~628 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data1~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y5_N21
dffeas \id_stage|reg_file|reg_file[1][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[28]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~629 (
// Equation(s):
// \id_stage|reg_file|rd_data1~629_combout  = (\id_stage|reg_file|rd_data1[16]~14_combout  & (((\id_stage|reg_file|rd_data1[16]~17_combout )))) # (!\id_stage|reg_file|rd_data1[16]~14_combout  & ((\id_stage|reg_file|rd_data1[16]~17_combout  & 
// (\id_stage|reg_file|rd_data1~628_combout )) # (!\id_stage|reg_file|rd_data1[16]~17_combout  & ((\id_stage|reg_file|reg_file[1][28]~q )))))

	.dataa(\id_stage|reg_file|rd_data1~628_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.datac(\id_stage|reg_file|reg_file[1][28]~q ),
	.datad(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~629_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~629 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|rd_data1~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~630 (
// Equation(s):
// \id_stage|reg_file|rd_data1~630_combout  = (\id_stage|reg_file|rd_data1[16]~14_combout  & ((\id_stage|reg_file|rd_data1~629_combout  & (\id_stage|reg_file|reg_file[3][28]~q )) # (!\id_stage|reg_file|rd_data1~629_combout  & 
// ((\id_stage|reg_file|reg_file[2][28]~q ))))) # (!\id_stage|reg_file|rd_data1[16]~14_combout  & (((\id_stage|reg_file|rd_data1~629_combout ))))

	.dataa(\id_stage|reg_file|reg_file[3][28]~q ),
	.datab(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.datac(\id_stage|reg_file|reg_file[2][28]~q ),
	.datad(\id_stage|reg_file|rd_data1~629_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~630_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~630 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y8_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~631 (
// Equation(s):
// \id_stage|reg_file|rd_data1~631_combout  = (\id_stage|reg_file|rd_data1[16]~2_combout  & (\id_stage|reg_file|rd_data1[16]~13_combout )) # (!\id_stage|reg_file|rd_data1[16]~2_combout  & ((\id_stage|reg_file|rd_data1[16]~13_combout  & 
// (\id_stage|reg_file|rd_data1~626_combout )) # (!\id_stage|reg_file|rd_data1[16]~13_combout  & ((\id_stage|reg_file|rd_data1~630_combout )))))

	.dataa(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.datac(\id_stage|reg_file|rd_data1~626_combout ),
	.datad(\id_stage|reg_file|rd_data1~630_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~631_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~631 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|rd_data1~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y8_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~634 (
// Equation(s):
// \id_stage|reg_file|rd_data1~634_combout  = (\id_stage|reg_file|rd_data1[16]~2_combout  & ((\id_stage|reg_file|rd_data1~631_combout  & (\id_stage|reg_file|rd_data1~633_combout )) # (!\id_stage|reg_file|rd_data1~631_combout  & 
// ((\id_stage|reg_file|rd_data1~616_combout ))))) # (!\id_stage|reg_file|rd_data1[16]~2_combout  & (((\id_stage|reg_file|rd_data1~631_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~633_combout ),
	.datab(\id_stage|reg_file|rd_data1~616_combout ),
	.datac(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datad(\id_stage|reg_file|rd_data1~631_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~634_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~634 .lut_mask = 16'hAFC0;
defparam \id_stage|reg_file|rd_data1~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~635 (
// Equation(s):
// \id_stage|reg_file|rd_data1~635_combout  = (\id_stage|reg_file|always1~2_combout  & ((\wb_stage|wdata_to_reg_file[28]~29_combout ) # ((!\id_stage|reg_file|rd_data1~25_combout  & \id_stage|reg_file|rd_data1~634_combout )))) # 
// (!\id_stage|reg_file|always1~2_combout  & (((!\id_stage|reg_file|rd_data1~25_combout  & \id_stage|reg_file|rd_data1~634_combout ))))

	.dataa(\id_stage|reg_file|always1~2_combout ),
	.datab(\wb_stage|wdata_to_reg_file[28]~29_combout ),
	.datac(\id_stage|reg_file|rd_data1~25_combout ),
	.datad(\id_stage|reg_file|rd_data1~634_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~635_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~635 .lut_mask = 16'h8F88;
defparam \id_stage|reg_file|rd_data1~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y10_N7
dffeas \id_stage|reg_file|rd_data1[28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data1~635_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1[28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N8
cycloneive_lcell_comb \id_ex_buffer|EX_rs1~29 (
// Equation(s):
// \id_ex_buffer|EX_rs1~29_combout  = (\id_stage|reg_file|rd_data1 [28] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\id_stage|reg_file|rd_data1 [28]),
	.datab(\rst~input_o ),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs1~29_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1~29 .lut_mask = 16'h8A00;
defparam \id_ex_buffer|EX_rs1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y10_N9
dffeas \id_ex_buffer|EX_rs1[28] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs1~29_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1[28] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N22
cycloneive_lcell_comb \ex_stage|alu_oper1|out[28]~59 (
// Equation(s):
// \ex_stage|alu_oper1|out[28]~59_combout  = (\ex_stage|alu_oper1|sel1|out[21]~8_combout  & ((\FA|forwardA~7_combout  & ((\id_ex_buffer|EX_rs1 [28]))) # (!\FA|forwardA~7_combout  & (\wb_stage|wdata_to_reg_file[28]~29_combout ))))

	.dataa(\wb_stage|wdata_to_reg_file[28]~29_combout ),
	.datab(\id_ex_buffer|EX_rs1 [28]),
	.datac(\FA|forwardA~7_combout ),
	.datad(\ex_stage|alu_oper1|sel1|out[21]~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out[28]~59_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[28]~59 .lut_mask = 16'hCA00;
defparam \ex_stage|alu_oper1|out[28]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N14
cycloneive_lcell_comb \ex_stage|alu_oper1|out[28] (
// Equation(s):
// \ex_stage|alu_oper1|out [28] = (\ex_stage|alu_oper1|out~58_combout ) # ((\ex_stage|alu_oper1|out[28]~59_combout ) # ((!\ex_stage|alu_oper1|sel1|out[21]~9_combout  & \ex_mem_buffer|MEM_ALU_OUT [28])))

	.dataa(\ex_stage|alu_oper1|sel1|out[21]~9_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [28]),
	.datac(\ex_stage|alu_oper1|out~58_combout ),
	.datad(\ex_stage|alu_oper1|out[28]~59_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out [28]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[28] .lut_mask = 16'hFFF4;
defparam \ex_stage|alu_oper1|out[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N26
cycloneive_lcell_comb \ex_stage|Equal2~23 (
// Equation(s):
// \ex_stage|Equal2~23_combout  = \ex_stage|alu_oper1|out [28] $ (\ex_stage|alu_oper2|out~84_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper1|out [28]),
	.datad(\ex_stage|alu_oper2|out~84_combout ),
	.cin(gnd),
	.combout(\ex_stage|Equal2~23_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Equal2~23 .lut_mask = 16'h0FF0;
defparam \ex_stage|Equal2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y9_N26
cycloneive_lcell_comb \ex_stage|alu|Mux30~3 (
// Equation(s):
// \ex_stage|alu|Mux30~3_combout  = (\ex_stage|alu|Mux31~5_combout  & (((\ex_stage|alu|ShiftRight0~38_combout  & \ex_stage|alu|Mux31~4_combout )))) # (!\ex_stage|alu|Mux31~5_combout  & ((\ex_stage|Equal2~23_combout ) # ((!\ex_stage|alu|Mux31~4_combout ))))

	.dataa(\ex_stage|alu|Mux31~5_combout ),
	.datab(\ex_stage|Equal2~23_combout ),
	.datac(\ex_stage|alu|ShiftRight0~38_combout ),
	.datad(\ex_stage|alu|Mux31~4_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux30~3 .lut_mask = 16'hE455;
defparam \ex_stage|alu|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N20
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~112 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~112_combout  = (\ex_stage|alu_oper2|out~38_combout  & (\ex_stage|alu|ShiftLeft0~30_combout )) # (!\ex_stage|alu_oper2|out~38_combout  & ((\ex_stage|alu|ShiftLeft0~36_combout )))

	.dataa(\ex_stage|alu_oper2|out~38_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|ShiftLeft0~30_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~36_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~112_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~112 .lut_mask = 16'hF5A0;
defparam \ex_stage|alu|ShiftLeft0~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y11_N16
cycloneive_lcell_comb \ex_stage|alu|Mux30~1 (
// Equation(s):
// \ex_stage|alu|Mux30~1_combout  = (\ex_stage|alu|Mux4~6_combout  & (((!\ex_stage|alu|ShiftRight0~36_combout )))) # (!\ex_stage|alu|Mux4~6_combout  & ((\ex_stage|alu|ShiftRight0~36_combout  & ((\ex_stage|alu|ShiftLeft0~111_combout ))) # 
// (!\ex_stage|alu|ShiftRight0~36_combout  & (\ex_stage|alu|ShiftLeft0~113_combout ))))

	.dataa(\ex_stage|alu|Mux4~6_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~113_combout ),
	.datac(\ex_stage|alu|ShiftRight0~36_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~111_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux30~1 .lut_mask = 16'h5E0E;
defparam \ex_stage|alu|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y11_N18
cycloneive_lcell_comb \ex_stage|alu|Mux30~2 (
// Equation(s):
// \ex_stage|alu|Mux30~2_combout  = (\ex_stage|alu|Mux30~1_combout  & (((\ex_stage|alu|ShiftLeft0~92_combout ) # (!\ex_stage|alu|Mux4~6_combout )))) # (!\ex_stage|alu|Mux30~1_combout  & (\ex_stage|alu|ShiftLeft0~120_combout  & (\ex_stage|alu|Mux4~6_combout 
// )))

	.dataa(\ex_stage|alu|ShiftLeft0~120_combout ),
	.datab(\ex_stage|alu|Mux30~1_combout ),
	.datac(\ex_stage|alu|Mux4~6_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~92_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux30~2 .lut_mask = 16'hEC2C;
defparam \ex_stage|alu|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y9_N20
cycloneive_lcell_comb \ex_stage|alu|Mux30~4 (
// Equation(s):
// \ex_stage|alu|Mux30~4_combout  = (\ex_stage|alu|Mux30~3_combout  & (((\ex_stage|alu|Mux30~2_combout ) # (\ex_stage|alu|Mux31~3_combout )))) # (!\ex_stage|alu|Mux30~3_combout  & (\ex_stage|alu|ShiftLeft0~112_combout  & ((!\ex_stage|alu|Mux31~3_combout ))))

	.dataa(\ex_stage|alu|Mux30~3_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~112_combout ),
	.datac(\ex_stage|alu|Mux30~2_combout ),
	.datad(\ex_stage|alu|Mux31~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux30~4 .lut_mask = 16'hAAE4;
defparam \ex_stage|alu|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y9_N22
cycloneive_lcell_comb \ex_stage|alu|Mux30~5 (
// Equation(s):
// \ex_stage|alu|Mux30~5_combout  = (\ex_stage|alu|Mux4~3_combout  & (((\ex_stage|alu|Mux30~4_combout  & \ex_stage|alu|Mux31~8_combout )))) # (!\ex_stage|alu|Mux4~3_combout  & ((\ex_stage|alu|Add0~88_combout ) # ((!\ex_stage|alu|Mux31~8_combout ))))

	.dataa(\ex_stage|alu|Add0~88_combout ),
	.datab(\ex_stage|alu|Mux30~4_combout ),
	.datac(\ex_stage|alu|Mux4~3_combout ),
	.datad(\ex_stage|alu|Mux31~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux30~5 .lut_mask = 16'hCA0F;
defparam \ex_stage|alu|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y9_N26
cycloneive_lcell_comb \ex_stage|alu|Mux30~6 (
// Equation(s):
// \ex_stage|alu|Mux30~6_combout  = (\ex_stage|alu|Mux4~2_combout  & ((\ex_stage|alu_oper2|out~84_combout  & ((\ex_stage|alu_oper1|out [28]) # (!\ex_stage|alu|Mux30~5_combout ))) # (!\ex_stage|alu_oper2|out~84_combout  & (\ex_stage|alu_oper1|out [28] & 
// !\ex_stage|alu|Mux30~5_combout )))) # (!\ex_stage|alu|Mux4~2_combout  & (((\ex_stage|alu|Mux30~5_combout ))))

	.dataa(\ex_stage|alu|Mux4~2_combout ),
	.datab(\ex_stage|alu_oper2|out~84_combout ),
	.datac(\ex_stage|alu_oper1|out [28]),
	.datad(\ex_stage|alu|Mux30~5_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux30~6 .lut_mask = 16'hD5A8;
defparam \ex_stage|alu|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y9_N8
cycloneive_lcell_comb \ex_stage|alu|Mux30~0 (
// Equation(s):
// \ex_stage|alu|Mux30~0_combout  = (\ex_stage|alu|Mux4~4_combout  & (!\ex_stage|alu_oper2|out~84_combout  & (!\ex_stage|alu_oper1|out [28] & !\ex_stage|alu_oper|ALU_OP [3])))

	.dataa(\ex_stage|alu|Mux4~4_combout ),
	.datab(\ex_stage|alu_oper2|out~84_combout ),
	.datac(\ex_stage|alu_oper1|out [28]),
	.datad(\ex_stage|alu_oper|ALU_OP [3]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux30~0 .lut_mask = 16'h0002;
defparam \ex_stage|alu|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y9_N4
cycloneive_lcell_comb \ex_stage|alu|Mux30~7 (
// Equation(s):
// \ex_stage|alu|Mux30~7_combout  = (\ex_stage|alu|Mux30~0_combout ) # ((\ex_stage|alu|Mux30~6_combout  & (!\ex_stage|alu|Mux4~4_combout  & !\ex_stage|alu_oper|ALU_OP [3])))

	.dataa(\ex_stage|alu|Mux30~6_combout ),
	.datab(\ex_stage|alu|Mux30~0_combout ),
	.datac(\ex_stage|alu|Mux4~4_combout ),
	.datad(\ex_stage|alu_oper|ALU_OP [3]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux30~7 .lut_mask = 16'hCCCE;
defparam \ex_stage|alu|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y9_N10
cycloneive_lcell_comb \ex_stage|alu|res[28] (
// Equation(s):
// \ex_stage|alu|res [28] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux30~7_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [28])))

	.dataa(gnd),
	.datab(\ex_stage|alu|Mux30~7_combout ),
	.datac(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.datad(\ex_stage|alu|res [28]),
	.cin(gnd),
	.combout(\ex_stage|alu|res [28]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[28] .lut_mask = 16'hCFC0;
defparam \ex_stage|alu|res[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y9_N30
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT~29 (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT~29_combout  = (\ex_stage|alu|res [28] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\ex_stage|alu|res [28]),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT~29_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT~29 .lut_mask = 16'h88AA;
defparam \ex_mem_buffer|MEM_ALU_OUT~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y6_N9
dffeas \ex_mem_buffer|MEM_ALU_OUT[28] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem_buffer|MEM_ALU_OUT~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[28] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y10_N22
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT~29 (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT~29_combout  = (\ex_mem_buffer|MEM_ALU_OUT [28] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(gnd),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\rst~input_o ),
	.datad(\ex_mem_buffer|MEM_ALU_OUT [28]),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT~29_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT~29 .lut_mask = 16'hF300;
defparam \mem_wb_buffer|WB_ALU_OUT~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y10_N23
dffeas \mem_wb_buffer|WB_ALU_OUT[28] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[28] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y10_N28
cycloneive_lcell_comb \mem_wb_buffer|WB_Data_mem_out~29 (
// Equation(s):
// \mem_wb_buffer|WB_Data_mem_out~29_combout  = (\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a28  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(gnd),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\rst~input_o ),
	.datad(\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_Data_mem_out~29_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out~29 .lut_mask = 16'hF300;
defparam \mem_wb_buffer|WB_Data_mem_out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y10_N29
dffeas \mem_wb_buffer|WB_Data_mem_out[28] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_Data_mem_out~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_Data_mem_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out[28] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_Data_mem_out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y10_N4
cycloneive_lcell_comb \wb_stage|wdata_to_reg_file[28]~29 (
// Equation(s):
// \wb_stage|wdata_to_reg_file[28]~29_combout  = (\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_Data_mem_out [28]))) # (!\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_ALU_OUT [28]))

	.dataa(\mem_wb_buffer|WB_ALU_OUT [28]),
	.datab(gnd),
	.datac(\mem_wb_buffer|WB_memread~q ),
	.datad(\mem_wb_buffer|WB_Data_mem_out [28]),
	.cin(gnd),
	.combout(\wb_stage|wdata_to_reg_file[28]~29_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|wdata_to_reg_file[28]~29 .lut_mask = 16'hFA0A;
defparam \wb_stage|wdata_to_reg_file[28]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~632 (
// Equation(s):
// \id_stage|reg_file|rd_data2~632_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|reg_file[14][28]~q )) # (!\if_id_buffer|ID_rs2_ind [1] & 
// ((\id_stage|reg_file|reg_file[12][28]~q )))))

	.dataa(\id_stage|reg_file|reg_file[14][28]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[12][28]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~632_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~632 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|rd_data2~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~633 (
// Equation(s):
// \id_stage|reg_file|rd_data2~633_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~632_combout  & (\id_stage|reg_file|reg_file[15][28]~q )) # (!\id_stage|reg_file|rd_data2~632_combout  & ((\id_stage|reg_file|reg_file[13][28]~q ))))) 
// # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~632_combout ))))

	.dataa(\id_stage|reg_file|reg_file[15][28]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[13][28]~q ),
	.datad(\id_stage|reg_file|rd_data2~632_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~633_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~633 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data2~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~615 (
// Equation(s):
// \id_stage|reg_file|rd_data2~615_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1]) # ((\id_stage|reg_file|reg_file[9][28]~q )))) # (!\if_id_buffer|ID_rs2_ind [0] & (!\if_id_buffer|ID_rs2_ind [1] & 
// (\id_stage|reg_file|reg_file[8][28]~q )))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[8][28]~q ),
	.datad(\id_stage|reg_file|reg_file[9][28]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~615_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~615 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|rd_data2~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y10_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~616 (
// Equation(s):
// \id_stage|reg_file|rd_data2~616_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~615_combout  & (\id_stage|reg_file|reg_file[11][28]~q )) # (!\id_stage|reg_file|rd_data2~615_combout  & ((\id_stage|reg_file|reg_file[10][28]~q ))))) 
// # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~615_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[11][28]~q ),
	.datac(\id_stage|reg_file|reg_file[10][28]~q ),
	.datad(\id_stage|reg_file|rd_data2~615_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~616_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~616 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data2~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~627 (
// Equation(s):
// \id_stage|reg_file|rd_data2~627_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|reg_file[6][28]~q )) # (!\if_id_buffer|ID_rs2_ind [1] & 
// ((\id_stage|reg_file|reg_file[4][28]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[6][28]~q ),
	.datac(\id_stage|reg_file|reg_file[4][28]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~627_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~627 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~628 (
// Equation(s):
// \id_stage|reg_file|rd_data2~628_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~627_combout  & (\id_stage|reg_file|reg_file[7][28]~q )) # (!\id_stage|reg_file|rd_data2~627_combout  & ((\id_stage|reg_file|reg_file[5][28]~q ))))) # 
// (!\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|rd_data2~627_combout ))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|rd_data2~627_combout ),
	.datac(\id_stage|reg_file|reg_file[7][28]~q ),
	.datad(\id_stage|reg_file|reg_file[5][28]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~628_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~628 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|rd_data2~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y5_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~629 (
// Equation(s):
// \id_stage|reg_file|rd_data2~629_combout  = (\id_stage|reg_file|rd_data2[0]~16_combout  & ((\id_stage|reg_file|rd_data2[0]~17_combout ) # ((\id_stage|reg_file|rd_data2~628_combout )))) # (!\id_stage|reg_file|rd_data2[0]~16_combout  & 
// (!\id_stage|reg_file|rd_data2[0]~17_combout  & (\id_stage|reg_file|reg_file[1][28]~q )))

	.dataa(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[1][28]~q ),
	.datad(\id_stage|reg_file|rd_data2~628_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~629_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~629 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|rd_data2~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y5_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~630 (
// Equation(s):
// \id_stage|reg_file|rd_data2~630_combout  = (\id_stage|reg_file|rd_data2[0]~17_combout  & ((\id_stage|reg_file|rd_data2~629_combout  & (\id_stage|reg_file|reg_file[3][28]~q )) # (!\id_stage|reg_file|rd_data2~629_combout  & 
// ((\id_stage|reg_file|reg_file[2][28]~q ))))) # (!\id_stage|reg_file|rd_data2[0]~17_combout  & (((\id_stage|reg_file|rd_data2~629_combout ))))

	.dataa(\id_stage|reg_file|reg_file[3][28]~q ),
	.datab(\id_stage|reg_file|reg_file[2][28]~q ),
	.datac(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.datad(\id_stage|reg_file|rd_data2~629_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~630_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~630 .lut_mask = 16'hAFC0;
defparam \id_stage|reg_file|rd_data2~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y12_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~617 (
// Equation(s):
// \id_stage|reg_file|rd_data2~617_combout  = (\if_id_buffer|ID_rs2_ind [2] & (\if_id_buffer|ID_rs2_ind [3])) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[25][28]~q ))) # (!\if_id_buffer|ID_rs2_ind [3] & 
// (\id_stage|reg_file|reg_file[17][28]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[17][28]~q ),
	.datad(\id_stage|reg_file|reg_file[25][28]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~617_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~617 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data2~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y11_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~618 (
// Equation(s):
// \id_stage|reg_file|rd_data2~618_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|rd_data2~617_combout  & ((\id_stage|reg_file|reg_file[29][28]~q ))) # (!\id_stage|reg_file|rd_data2~617_combout  & (\id_stage|reg_file|reg_file[21][28]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|rd_data2~617_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[21][28]~q ),
	.datac(\id_stage|reg_file|reg_file[29][28]~q ),
	.datad(\id_stage|reg_file|rd_data2~617_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~618_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~618 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~619 (
// Equation(s):
// \id_stage|reg_file|rd_data2~619_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][28]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[18][28]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][28]~q ),
	.datac(\id_stage|reg_file|reg_file[18][28]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~619_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~619 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~620 (
// Equation(s):
// \id_stage|reg_file|rd_data2~620_combout  = (\id_stage|reg_file|rd_data2~619_combout  & (((\id_stage|reg_file|reg_file[30][28]~q ) # (!\if_id_buffer|ID_rs2_ind [3])))) # (!\id_stage|reg_file|rd_data2~619_combout  & (\id_stage|reg_file|reg_file[26][28]~q  & 
// ((\if_id_buffer|ID_rs2_ind [3]))))

	.dataa(\id_stage|reg_file|rd_data2~619_combout ),
	.datab(\id_stage|reg_file|reg_file[26][28]~q ),
	.datac(\id_stage|reg_file|reg_file[30][28]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~620_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~620 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|rd_data2~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y10_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~621 (
// Equation(s):
// \id_stage|reg_file|rd_data2~621_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[24][28]~q )) # (!\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[16][28]~q )))))

	.dataa(\id_stage|reg_file|reg_file[24][28]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[16][28]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~621_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~621 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|rd_data2~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y10_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~622 (
// Equation(s):
// \id_stage|reg_file|rd_data2~622_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|rd_data2~621_combout  & ((\id_stage|reg_file|reg_file[28][28]~q ))) # (!\id_stage|reg_file|rd_data2~621_combout  & (\id_stage|reg_file|reg_file[20][28]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|rd_data2~621_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[20][28]~q ),
	.datac(\id_stage|reg_file|reg_file[28][28]~q ),
	.datad(\id_stage|reg_file|rd_data2~621_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~622_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~622 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y10_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~623 (
// Equation(s):
// \id_stage|reg_file|rd_data2~623_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0]) # ((\id_stage|reg_file|rd_data2~620_combout )))) # (!\if_id_buffer|ID_rs2_ind [1] & (!\if_id_buffer|ID_rs2_ind [0] & 
// ((\id_stage|reg_file|rd_data2~622_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|rd_data2~620_combout ),
	.datad(\id_stage|reg_file|rd_data2~622_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~623_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~623 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|rd_data2~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y9_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~624 (
// Equation(s):
// \id_stage|reg_file|rd_data2~624_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[23][28]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[19][28]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[23][28]~q ),
	.datac(\id_stage|reg_file|reg_file[19][28]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~624_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~624 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~625 (
// Equation(s):
// \id_stage|reg_file|rd_data2~625_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|rd_data2~624_combout  & ((\id_stage|reg_file|reg_file[31][28]~q ))) # (!\id_stage|reg_file|rd_data2~624_combout  & (\id_stage|reg_file|reg_file[27][28]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|rd_data2~624_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[27][28]~q ),
	.datac(\id_stage|reg_file|reg_file[31][28]~q ),
	.datad(\id_stage|reg_file|rd_data2~624_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~625_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~625 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y10_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~626 (
// Equation(s):
// \id_stage|reg_file|rd_data2~626_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~623_combout  & ((\id_stage|reg_file|rd_data2~625_combout ))) # (!\id_stage|reg_file|rd_data2~623_combout  & (\id_stage|reg_file|rd_data2~618_combout 
// )))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~623_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~618_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|rd_data2~623_combout ),
	.datad(\id_stage|reg_file|rd_data2~625_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~626_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~626 .lut_mask = 16'hF838;
defparam \id_stage|reg_file|rd_data2~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y10_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~631 (
// Equation(s):
// \id_stage|reg_file|rd_data2~631_combout  = (\id_stage|reg_file|rd_data2[0]~10_combout  & (((\id_stage|reg_file|rd_data2~626_combout ) # (\id_stage|reg_file|rd_data2[0]~13_combout )))) # (!\id_stage|reg_file|rd_data2[0]~10_combout  & 
// (\id_stage|reg_file|rd_data2~630_combout  & ((!\id_stage|reg_file|rd_data2[0]~13_combout ))))

	.dataa(\id_stage|reg_file|rd_data2~630_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.datac(\id_stage|reg_file|rd_data2~626_combout ),
	.datad(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~631_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~631 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data2~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y10_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~634 (
// Equation(s):
// \id_stage|reg_file|rd_data2~634_combout  = (\id_stage|reg_file|rd_data2[0]~13_combout  & ((\id_stage|reg_file|rd_data2~631_combout  & (\id_stage|reg_file|rd_data2~633_combout )) # (!\id_stage|reg_file|rd_data2~631_combout  & 
// ((\id_stage|reg_file|rd_data2~616_combout ))))) # (!\id_stage|reg_file|rd_data2[0]~13_combout  & (((\id_stage|reg_file|rd_data2~631_combout ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.datab(\id_stage|reg_file|rd_data2~633_combout ),
	.datac(\id_stage|reg_file|rd_data2~616_combout ),
	.datad(\id_stage|reg_file|rd_data2~631_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~634_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~634 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data2~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y10_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~635 (
// Equation(s):
// \id_stage|reg_file|rd_data2~635_combout  = (\wb_stage|wdata_to_reg_file[28]~29_combout  & ((\id_stage|reg_file|always2~2_combout ) # ((!\id_stage|reg_file|rd_data2~25_combout  & \id_stage|reg_file|rd_data2~634_combout )))) # 
// (!\wb_stage|wdata_to_reg_file[28]~29_combout  & (((!\id_stage|reg_file|rd_data2~25_combout  & \id_stage|reg_file|rd_data2~634_combout ))))

	.dataa(\wb_stage|wdata_to_reg_file[28]~29_combout ),
	.datab(\id_stage|reg_file|always2~2_combout ),
	.datac(\id_stage|reg_file|rd_data2~25_combout ),
	.datad(\id_stage|reg_file|rd_data2~634_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~635_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~635 .lut_mask = 16'h8F88;
defparam \id_stage|reg_file|rd_data2~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y10_N19
dffeas \id_stage|reg_file|rd_data2[28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data2~635_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2[28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y2_N12
cycloneive_lcell_comb \id_ex_buffer|EX_rs2~29 (
// Equation(s):
// \id_ex_buffer|EX_rs2~29_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\id_stage|reg_file|rd_data2 [28] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\rst~input_o ),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\id_stage|SDU|id_ex_flush~7_combout ),
	.datad(\id_stage|reg_file|rd_data2 [28]),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs2~29_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2~29 .lut_mask = 16'hB000;
defparam \id_ex_buffer|EX_rs2~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y6_N25
dffeas \id_ex_buffer|EX_rs2[28] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer|EX_rs2~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2[28] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N8
cycloneive_lcell_comb \ex_stage|alu_oper2|out~83 (
// Equation(s):
// \ex_stage|alu_oper2|out~83_combout  = (\ex_stage|alu_oper2|sel2|out~0_combout  & ((\FB|forwardB[0]~8_combout  & (\wb_stage|wdata_to_reg_file[28]~29_combout )) # (!\FB|forwardB[0]~8_combout  & ((\ex_mem_buffer|MEM_ALU_OUT [28])))))

	.dataa(\FB|forwardB[0]~8_combout ),
	.datab(\wb_stage|wdata_to_reg_file[28]~29_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [28]),
	.datad(\ex_stage|alu_oper2|sel2|out~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~83_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~83 .lut_mask = 16'hD800;
defparam \ex_stage|alu_oper2|out~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N24
cycloneive_lcell_comb \ex_stage|alu_oper2|out~84 (
// Equation(s):
// \ex_stage|alu_oper2|out~84_combout  = (\ex_stage|alu_oper2|out~72_combout ) # ((\ex_stage|alu_oper2|out~83_combout ) # ((\FB|forwardB[2]~9_combout  & \id_ex_buffer|EX_rs2 [28])))

	.dataa(\FB|forwardB[2]~9_combout ),
	.datab(\ex_stage|alu_oper2|out~72_combout ),
	.datac(\id_ex_buffer|EX_rs2 [28]),
	.datad(\ex_stage|alu_oper2|out~83_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~84_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~84 .lut_mask = 16'hFFEC;
defparam \ex_stage|alu_oper2|out~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y7_N26
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~22 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~22_combout  = (\ex_stage|alu_oper2|out~84_combout ) # ((\ex_stage|alu_oper2|out~90_combout ) # ((\ex_stage|alu_oper2|out~78_combout ) # (\ex_stage|alu_oper2|out~82_combout )))

	.dataa(\ex_stage|alu_oper2|out~84_combout ),
	.datab(\ex_stage|alu_oper2|out~90_combout ),
	.datac(\ex_stage|alu_oper2|out~78_combout ),
	.datad(\ex_stage|alu_oper2|out~82_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~22 .lut_mask = 16'hFFFE;
defparam \ex_stage|alu|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y7_N24
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~23 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~23_combout  = (\ex_stage|alu_oper2|out~80_combout ) # (\ex_stage|alu_oper2|out~74_combout )

	.dataa(\ex_stage|alu_oper2|out~80_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_stage|alu_oper2|out~74_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~23 .lut_mask = 16'hFFAA;
defparam \ex_stage|alu|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y7_N4
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~21 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~21_combout  = (\ex_stage|alu_oper2|out~71_combout ) # ((\ex_stage|alu_oper2|out~62_combout ) # ((\ex_stage|alu_oper2|out~87_combout ) # (\ex_stage|alu_oper2|out~68_combout )))

	.dataa(\ex_stage|alu_oper2|out~71_combout ),
	.datab(\ex_stage|alu_oper2|out~62_combout ),
	.datac(\ex_stage|alu_oper2|out~87_combout ),
	.datad(\ex_stage|alu_oper2|out~68_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~21 .lut_mask = 16'hFFFE;
defparam \ex_stage|alu|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y7_N18
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~24 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~24_combout  = (\ex_stage|alu|ShiftLeft0~22_combout ) # ((\ex_stage|alu|ShiftLeft0~23_combout ) # ((\ex_stage|alu|ShiftLeft0~21_combout ) # (\ex_stage|alu_oper2|out~76_combout )))

	.dataa(\ex_stage|alu|ShiftLeft0~22_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~23_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~21_combout ),
	.datad(\ex_stage|alu_oper2|out~76_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~24 .lut_mask = 16'hFFFE;
defparam \ex_stage|alu|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y7_N6
cycloneive_lcell_comb \ex_stage|alu|Mux4~1 (
// Equation(s):
// \ex_stage|alu|Mux4~1_combout  = (!\ex_stage|alu_oper2|out~47_combout  & (!\ex_stage|alu|ShiftLeft0~24_combout  & (!\ex_stage|alu|ShiftLeft0~25_combout  & !\ex_stage|alu|ShiftLeft0~26_combout )))

	.dataa(\ex_stage|alu_oper2|out~47_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~24_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~25_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~26_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux4~1 .lut_mask = 16'h0001;
defparam \ex_stage|alu|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N24
cycloneive_lcell_comb \ex_stage|alu|Mux6~6 (
// Equation(s):
// \ex_stage|alu|Mux6~6_combout  = (!\ex_stage|alu_oper2|out~38_combout  & (\ex_stage|alu|ShiftLeft0~30_combout  & \ex_stage|alu|Mux4~1_combout ))

	.dataa(\ex_stage|alu_oper2|out~38_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|ShiftLeft0~30_combout ),
	.datad(\ex_stage|alu|Mux4~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux6~6 .lut_mask = 16'h5000;
defparam \ex_stage|alu|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y10_N0
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~95 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~95_combout  = (!\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu_oper1|out [7])) # (!\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu_oper1|out [6])))))

	.dataa(\ex_stage|alu_oper2|out~35_combout ),
	.datab(\ex_stage|alu_oper1|out [7]),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(\ex_stage|alu_oper1|out [6]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~95_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~95 .lut_mask = 16'h4540;
defparam \ex_stage|alu|ShiftRight0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y10_N10
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~96 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~96_combout  = (\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu_oper1|out [5]))) # (!\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu_oper1|out [4]))

	.dataa(\ex_stage|alu_oper1|out [4]),
	.datab(\ex_stage|alu_oper1|out [5]),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~96_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~96 .lut_mask = 16'hCACA;
defparam \ex_stage|alu|ShiftRight0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y10_N4
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~97 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~97_combout  = (\ex_stage|alu|ShiftRight0~95_combout ) # ((\ex_stage|alu_oper2|out~35_combout  & \ex_stage|alu|ShiftRight0~96_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftRight0~95_combout ),
	.datac(\ex_stage|alu_oper2|out~35_combout ),
	.datad(\ex_stage|alu|ShiftRight0~96_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~97_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~97 .lut_mask = 16'hFCCC;
defparam \ex_stage|alu|ShiftRight0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y11_N24
cycloneive_lcell_comb \ex_stage|alu|Mux6~4 (
// Equation(s):
// \ex_stage|alu|Mux6~4_combout  = (\ex_stage|alu|Mux6~1_combout  & ((\ex_stage|alu|ShiftRight0~76_combout ) # ((\ex_stage|alu|Mux6~0_combout )))) # (!\ex_stage|alu|Mux6~1_combout  & (((!\ex_stage|alu|Mux6~0_combout  & \ex_stage|alu|ShiftRight0~97_combout 
// ))))

	.dataa(\ex_stage|alu|ShiftRight0~76_combout ),
	.datab(\ex_stage|alu|Mux6~1_combout ),
	.datac(\ex_stage|alu|Mux6~0_combout ),
	.datad(\ex_stage|alu|ShiftRight0~97_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux6~4 .lut_mask = 16'hCBC8;
defparam \ex_stage|alu|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N18
cycloneive_lcell_comb \ex_stage|alu|Mux6~5 (
// Equation(s):
// \ex_stage|alu|Mux6~5_combout  = (\ex_stage|alu|Mux6~0_combout  & ((\ex_stage|alu|Mux6~4_combout  & ((\ex_stage|alu|ShiftRight0~117_combout ))) # (!\ex_stage|alu|Mux6~4_combout  & (\ex_stage|alu|ShiftRight0~35_combout )))) # (!\ex_stage|alu|Mux6~0_combout  
// & (((\ex_stage|alu|Mux6~4_combout ))))

	.dataa(\ex_stage|alu|ShiftRight0~35_combout ),
	.datab(\ex_stage|alu|Mux6~0_combout ),
	.datac(\ex_stage|alu|ShiftRight0~117_combout ),
	.datad(\ex_stage|alu|Mux6~4_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux6~5 .lut_mask = 16'hF388;
defparam \ex_stage|alu|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N4
cycloneive_lcell_comb \ex_stage|alu|Mux6~8 (
// Equation(s):
// \ex_stage|alu|Mux6~8_combout  = (\ex_stage|alu|Mux6~7_combout  & ((\ex_stage|alu|Mux6~6_combout ) # ((!\ex_stage|alu|Mux6~2_combout )))) # (!\ex_stage|alu|Mux6~7_combout  & (((\ex_stage|alu|Mux6~2_combout  & \ex_stage|alu|Mux6~5_combout ))))

	.dataa(\ex_stage|alu|Mux6~7_combout ),
	.datab(\ex_stage|alu|Mux6~6_combout ),
	.datac(\ex_stage|alu|Mux6~2_combout ),
	.datad(\ex_stage|alu|Mux6~5_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux6~8 .lut_mask = 16'hDA8A;
defparam \ex_stage|alu|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y9_N18
cycloneive_lcell_comb \ex_stage|alu|Mux6~9 (
// Equation(s):
// \ex_stage|alu|Mux6~9_combout  = (\ex_stage|alu|Mux4~3_combout  & ((\ex_stage|alu|Mux6~8_combout ))) # (!\ex_stage|alu|Mux4~3_combout  & (\ex_stage|alu|Add0~23_combout ))

	.dataa(\ex_stage|alu|Add0~23_combout ),
	.datab(\ex_stage|alu|Mux6~8_combout ),
	.datac(\ex_stage|alu|Mux4~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux6~9 .lut_mask = 16'hCACA;
defparam \ex_stage|alu|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y9_N4
cycloneive_lcell_comb \ex_stage|alu|Mux6~3 (
// Equation(s):
// \ex_stage|alu|Mux6~3_combout  = (\ex_stage|alu|Mux4~3_combout  & ((\ex_stage|alu_oper1|out [4]) # (\ex_stage|alu_oper2|out~47_combout ))) # (!\ex_stage|alu|Mux4~3_combout  & (\ex_stage|alu_oper1|out [4] & \ex_stage|alu_oper2|out~47_combout ))

	.dataa(\ex_stage|alu|Mux4~3_combout ),
	.datab(\ex_stage|alu_oper1|out [4]),
	.datac(gnd),
	.datad(\ex_stage|alu_oper2|out~47_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux6~3 .lut_mask = 16'hEE88;
defparam \ex_stage|alu|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y9_N14
cycloneive_lcell_comb \ex_stage|alu|Mux6~10 (
// Equation(s):
// \ex_stage|alu|Mux6~10_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux4~2_combout  & ((\ex_stage|alu|Mux6~3_combout ))) # (!\ex_stage|alu|Mux4~2_combout  & (\ex_stage|alu|Mux6~9_combout ))))

	.dataa(\ex_stage|alu_oper|ALU_OP [3]),
	.datab(\ex_stage|alu|Mux6~9_combout ),
	.datac(\ex_stage|alu|Mux6~3_combout ),
	.datad(\ex_stage|alu|Mux4~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux6~10 .lut_mask = 16'h5044;
defparam \ex_stage|alu|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y9_N2
cycloneive_lcell_comb \ex_stage|alu|res[4] (
// Equation(s):
// \ex_stage|alu|res [4] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux6~10_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [4])))

	.dataa(gnd),
	.datab(\ex_stage|alu|Mux6~10_combout ),
	.datac(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.datad(\ex_stage|alu|res [4]),
	.cin(gnd),
	.combout(\ex_stage|alu|res [4]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[4] .lut_mask = 16'hCFC0;
defparam \ex_stage|alu|res[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y9_N16
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT~14 (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT~14_combout  = (\ex_stage|alu|res [4] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\rst~input_o ),
	.datab(\ex_stage|alu|res [4]),
	.datac(gnd),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT~14_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT~14 .lut_mask = 16'h88CC;
defparam \ex_mem_buffer|MEM_ALU_OUT~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y6_N5
dffeas \ex_mem_buffer|MEM_ALU_OUT[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem_buffer|MEM_ALU_OUT~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[4] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y11_N2
cycloneive_lcell_comb \mem_wb_buffer|WB_Data_mem_out~12 (
// Equation(s):
// \mem_wb_buffer|WB_Data_mem_out~12_combout  = (\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a2  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_Data_mem_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out~12 .lut_mask = 16'hF500;
defparam \mem_wb_buffer|WB_Data_mem_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y11_N3
dffeas \mem_wb_buffer|WB_Data_mem_out[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_Data_mem_out~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_Data_mem_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out[2] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_Data_mem_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y11_N30
cycloneive_lcell_comb \wb_stage|wdata_to_reg_file[2]~12 (
// Equation(s):
// \wb_stage|wdata_to_reg_file[2]~12_combout  = (\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_Data_mem_out [2]))) # (!\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_ALU_OUT [2]))

	.dataa(\mem_wb_buffer|WB_memread~q ),
	.datab(gnd),
	.datac(\mem_wb_buffer|WB_ALU_OUT [2]),
	.datad(\mem_wb_buffer|WB_Data_mem_out [2]),
	.cin(gnd),
	.combout(\wb_stage|wdata_to_reg_file[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|wdata_to_reg_file[2]~12 .lut_mask = 16'hFA50;
defparam \wb_stage|wdata_to_reg_file[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y4_N21
dffeas \id_stage|reg_file|reg_file[3][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|wdata_to_reg_file[2]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~270 (
// Equation(s):
// \id_stage|reg_file|rd_data1~270_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|reg_file[6][2]~q ) # (\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[4][2]~q  & ((!\if_id_buffer|ID_rs1_ind 
// [0]))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[4][2]~q ),
	.datac(\id_stage|reg_file|reg_file[6][2]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~270_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~270 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~271 (
// Equation(s):
// \id_stage|reg_file|rd_data1~271_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~270_combout  & ((\id_stage|reg_file|reg_file[7][2]~q ))) # (!\id_stage|reg_file|rd_data1~270_combout  & (\id_stage|reg_file|reg_file[5][2]~q )))) # 
// (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|rd_data1~270_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|rd_data1~270_combout ),
	.datac(\id_stage|reg_file|reg_file[5][2]~q ),
	.datad(\id_stage|reg_file|reg_file[7][2]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~271_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~271 .lut_mask = 16'hEC64;
defparam \id_stage|reg_file|rd_data1~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~272 (
// Equation(s):
// \id_stage|reg_file|rd_data1~272_combout  = (\id_stage|reg_file|rd_data1[16]~14_combout  & (((\id_stage|reg_file|rd_data1[16]~17_combout )))) # (!\id_stage|reg_file|rd_data1[16]~14_combout  & ((\id_stage|reg_file|rd_data1[16]~17_combout  & 
// (\id_stage|reg_file|rd_data1~271_combout )) # (!\id_stage|reg_file|rd_data1[16]~17_combout  & ((\id_stage|reg_file|reg_file[1][2]~q )))))

	.dataa(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.datab(\id_stage|reg_file|rd_data1~271_combout ),
	.datac(\id_stage|reg_file|reg_file[1][2]~q ),
	.datad(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~272_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~272 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data1~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~273 (
// Equation(s):
// \id_stage|reg_file|rd_data1~273_combout  = (\id_stage|reg_file|rd_data1[16]~14_combout  & ((\id_stage|reg_file|rd_data1~272_combout  & (\id_stage|reg_file|reg_file[3][2]~q )) # (!\id_stage|reg_file|rd_data1~272_combout  & 
// ((\id_stage|reg_file|reg_file[2][2]~q ))))) # (!\id_stage|reg_file|rd_data1[16]~14_combout  & (((\id_stage|reg_file|rd_data1~272_combout ))))

	.dataa(\id_stage|reg_file|reg_file[3][2]~q ),
	.datab(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.datac(\id_stage|reg_file|reg_file[2][2]~q ),
	.datad(\id_stage|reg_file|rd_data1~272_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~273_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~273 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y5_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~267 (
// Equation(s):
// \id_stage|reg_file|rd_data1~267_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[23][2]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[19][2]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[19][2]~q ),
	.datac(\id_stage|reg_file|reg_file[23][2]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~267_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~267 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y5_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~268 (
// Equation(s):
// \id_stage|reg_file|rd_data1~268_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|rd_data1~267_combout  & (\id_stage|reg_file|reg_file[31][2]~q )) # (!\id_stage|reg_file|rd_data1~267_combout  & ((\id_stage|reg_file|reg_file[27][2]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|rd_data1~267_combout ))))

	.dataa(\id_stage|reg_file|reg_file[31][2]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[27][2]~q ),
	.datad(\id_stage|reg_file|rd_data1~267_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~268_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~268 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y11_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~260 (
// Equation(s):
// \id_stage|reg_file|rd_data1~260_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[25][2]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[17][2]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[17][2]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[25][2]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~260_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~260 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~261 (
// Equation(s):
// \id_stage|reg_file|rd_data1~261_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|rd_data1~260_combout  & ((\id_stage|reg_file|reg_file[29][2]~q ))) # (!\id_stage|reg_file|rd_data1~260_combout  & (\id_stage|reg_file|reg_file[21][2]~q )))) # 
// (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|rd_data1~260_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|rd_data1~260_combout ),
	.datac(\id_stage|reg_file|reg_file[21][2]~q ),
	.datad(\id_stage|reg_file|reg_file[29][2]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~261_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~261 .lut_mask = 16'hEC64;
defparam \id_stage|reg_file|rd_data1~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y8_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~262 (
// Equation(s):
// \id_stage|reg_file|rd_data1~262_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[22][2]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[18][2]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[18][2]~q ),
	.datac(\id_stage|reg_file|reg_file[22][2]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~262_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~262 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~263 (
// Equation(s):
// \id_stage|reg_file|rd_data1~263_combout  = (\id_stage|reg_file|rd_data1~262_combout  & ((\id_stage|reg_file|reg_file[30][2]~q ) # ((!\if_id_buffer|ID_rs1_ind [3])))) # (!\id_stage|reg_file|rd_data1~262_combout  & (((\id_stage|reg_file|reg_file[26][2]~q  & 
// \if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[30][2]~q ),
	.datab(\id_stage|reg_file|rd_data1~262_combout ),
	.datac(\id_stage|reg_file|reg_file[26][2]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~263_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~263 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|rd_data1~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y10_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~264 (
// Equation(s):
// \id_stage|reg_file|rd_data1~264_combout  = (\if_id_buffer|ID_rs1_ind [2] & (\if_id_buffer|ID_rs1_ind [3])) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[24][2]~q )) # (!\if_id_buffer|ID_rs1_ind [3] & 
// ((\id_stage|reg_file|reg_file[16][2]~q )))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[24][2]~q ),
	.datad(\id_stage|reg_file|reg_file[16][2]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~264_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~264 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|rd_data1~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y11_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~265 (
// Equation(s):
// \id_stage|reg_file|rd_data1~265_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|rd_data1~264_combout  & (\id_stage|reg_file|reg_file[28][2]~q )) # (!\id_stage|reg_file|rd_data1~264_combout  & ((\id_stage|reg_file|reg_file[20][2]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|rd_data1~264_combout ))))

	.dataa(\id_stage|reg_file|reg_file[28][2]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[20][2]~q ),
	.datad(\id_stage|reg_file|rd_data1~264_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~265_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~265 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~266 (
// Equation(s):
// \id_stage|reg_file|rd_data1~266_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0]) # ((\id_stage|reg_file|rd_data1~263_combout )))) # (!\if_id_buffer|ID_rs1_ind [1] & (!\if_id_buffer|ID_rs1_ind [0] & 
// ((\id_stage|reg_file|rd_data1~265_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|rd_data1~263_combout ),
	.datad(\id_stage|reg_file|rd_data1~265_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~266_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~266 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|rd_data1~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~269 (
// Equation(s):
// \id_stage|reg_file|rd_data1~269_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~266_combout  & (\id_stage|reg_file|rd_data1~268_combout )) # (!\id_stage|reg_file|rd_data1~266_combout  & ((\id_stage|reg_file|rd_data1~261_combout 
// ))))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|rd_data1~266_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~268_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|rd_data1~261_combout ),
	.datad(\id_stage|reg_file|rd_data1~266_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~269_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~269 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~274 (
// Equation(s):
// \id_stage|reg_file|rd_data1~274_combout  = (\id_stage|reg_file|rd_data1[16]~2_combout  & (\id_stage|reg_file|rd_data1[16]~13_combout )) # (!\id_stage|reg_file|rd_data1[16]~2_combout  & ((\id_stage|reg_file|rd_data1[16]~13_combout  & 
// ((\id_stage|reg_file|rd_data1~269_combout ))) # (!\id_stage|reg_file|rd_data1[16]~13_combout  & (\id_stage|reg_file|rd_data1~273_combout ))))

	.dataa(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.datac(\id_stage|reg_file|rd_data1~273_combout ),
	.datad(\id_stage|reg_file|rd_data1~269_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~274_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~274 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data1~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~275 (
// Equation(s):
// \id_stage|reg_file|rd_data1~275_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0]) # ((\id_stage|reg_file|reg_file[14][2]~q )))) # (!\if_id_buffer|ID_rs1_ind [1] & (!\if_id_buffer|ID_rs1_ind [0] & 
// ((\id_stage|reg_file|reg_file[12][2]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[14][2]~q ),
	.datad(\id_stage|reg_file|reg_file[12][2]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~275_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~275 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|rd_data1~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~276 (
// Equation(s):
// \id_stage|reg_file|rd_data1~276_combout  = (\id_stage|reg_file|rd_data1~275_combout  & ((\id_stage|reg_file|reg_file[15][2]~q ) # ((!\if_id_buffer|ID_rs1_ind [0])))) # (!\id_stage|reg_file|rd_data1~275_combout  & (((\id_stage|reg_file|reg_file[13][2]~q  & 
// \if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[15][2]~q ),
	.datab(\id_stage|reg_file|reg_file[13][2]~q ),
	.datac(\id_stage|reg_file|rd_data1~275_combout ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~276_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~276 .lut_mask = 16'hACF0;
defparam \id_stage|reg_file|rd_data1~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y8_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~258 (
// Equation(s):
// \id_stage|reg_file|rd_data1~258_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[9][2]~q ))) # (!\if_id_buffer|ID_rs1_ind [0] & 
// (\id_stage|reg_file|reg_file[8][2]~q ))))

	.dataa(\id_stage|reg_file|reg_file[8][2]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[9][2]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~258_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~258 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~259 (
// Equation(s):
// \id_stage|reg_file|rd_data1~259_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~258_combout  & ((\id_stage|reg_file|reg_file[11][2]~q ))) # (!\id_stage|reg_file|rd_data1~258_combout  & (\id_stage|reg_file|reg_file[10][2]~q )))) # 
// (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|rd_data1~258_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[10][2]~q ),
	.datac(\id_stage|reg_file|reg_file[11][2]~q ),
	.datad(\id_stage|reg_file|rd_data1~258_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~259_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~259 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data1~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~277 (
// Equation(s):
// \id_stage|reg_file|rd_data1~277_combout  = (\id_stage|reg_file|rd_data1[16]~2_combout  & ((\id_stage|reg_file|rd_data1~274_combout  & (\id_stage|reg_file|rd_data1~276_combout )) # (!\id_stage|reg_file|rd_data1~274_combout  & 
// ((\id_stage|reg_file|rd_data1~259_combout ))))) # (!\id_stage|reg_file|rd_data1[16]~2_combout  & (\id_stage|reg_file|rd_data1~274_combout ))

	.dataa(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datab(\id_stage|reg_file|rd_data1~274_combout ),
	.datac(\id_stage|reg_file|rd_data1~276_combout ),
	.datad(\id_stage|reg_file|rd_data1~259_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~277_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~277 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|rd_data1~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~278 (
// Equation(s):
// \id_stage|reg_file|rd_data1~278_combout  = (\id_stage|reg_file|rd_data1~277_combout  & (((\wb_stage|wdata_to_reg_file[2]~12_combout  & \id_stage|reg_file|always1~2_combout )) # (!\id_stage|reg_file|rd_data1~25_combout ))) # 
// (!\id_stage|reg_file|rd_data1~277_combout  & (\wb_stage|wdata_to_reg_file[2]~12_combout  & (\id_stage|reg_file|always1~2_combout )))

	.dataa(\id_stage|reg_file|rd_data1~277_combout ),
	.datab(\wb_stage|wdata_to_reg_file[2]~12_combout ),
	.datac(\id_stage|reg_file|always1~2_combout ),
	.datad(\id_stage|reg_file|rd_data1~25_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~278_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~278 .lut_mask = 16'hC0EA;
defparam \id_stage|reg_file|rd_data1~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y4_N15
dffeas \id_stage|reg_file|rd_data1[2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data1~278_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1[2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y10_N16
cycloneive_lcell_comb \id_ex_buffer|EX_rs1~12 (
// Equation(s):
// \id_ex_buffer|EX_rs1~12_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\id_stage|reg_file|rd_data1 [2] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\id_stage|SDU|id_ex_flush~7_combout ),
	.datac(\rst~input_o ),
	.datad(\id_stage|reg_file|rd_data1 [2]),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs1~12_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1~12 .lut_mask = 16'hC400;
defparam \id_ex_buffer|EX_rs1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y10_N17
dffeas \id_ex_buffer|EX_rs1[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs1~12_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1[2] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y10_N24
cycloneive_lcell_comb \ex_stage|alu_oper1|out[2]~25 (
// Equation(s):
// \ex_stage|alu_oper1|out[2]~25_combout  = (\ex_stage|alu_oper1|sel1|out[21]~8_combout  & ((\FA|forwardA~7_combout  & (\id_ex_buffer|EX_rs1 [2])) # (!\FA|forwardA~7_combout  & ((\wb_stage|wdata_to_reg_file[2]~12_combout )))))

	.dataa(\id_ex_buffer|EX_rs1 [2]),
	.datab(\wb_stage|wdata_to_reg_file[2]~12_combout ),
	.datac(\FA|forwardA~7_combout ),
	.datad(\ex_stage|alu_oper1|sel1|out[21]~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[2]~25 .lut_mask = 16'hAC00;
defparam \ex_stage|alu_oper1|out[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y10_N6
cycloneive_lcell_comb \ex_stage|alu_oper1|out[2] (
// Equation(s):
// \ex_stage|alu_oper1|out [2] = (\ex_stage|alu_oper1|out~24_combout ) # ((\ex_stage|alu_oper1|out[2]~25_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [2] & !\ex_stage|alu_oper1|sel1|out[21]~9_combout )))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [2]),
	.datab(\ex_stage|alu_oper1|sel1|out[21]~9_combout ),
	.datac(\ex_stage|alu_oper1|out~24_combout ),
	.datad(\ex_stage|alu_oper1|out[2]~25_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out [2]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[2] .lut_mask = 16'hFFF2;
defparam \ex_stage|alu_oper1|out[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y10_N8
cycloneive_lcell_comb \ex_stage|alu|Mux4~5 (
// Equation(s):
// \ex_stage|alu|Mux4~5_combout  = (!\ex_stage|alu_oper1|out [2] & (!\ex_stage|alu_oper2|out~41_combout  & (!\ex_stage|alu_oper|ALU_OP [3] & \ex_stage|alu|Mux4~4_combout )))

	.dataa(\ex_stage|alu_oper1|out [2]),
	.datab(\ex_stage|alu_oper2|out~41_combout ),
	.datac(\ex_stage|alu_oper|ALU_OP [3]),
	.datad(\ex_stage|alu|Mux4~4_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux4~5 .lut_mask = 16'h0100;
defparam \ex_stage|alu|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y10_N22
cycloneive_lcell_comb \ex_stage|alu|Mux4~9 (
// Equation(s):
// \ex_stage|alu|Mux4~9_combout  = (\ex_stage|alu_oper|ALU_OP [1] & \ex_stage|alu_oper|ALU_OP [0])

	.dataa(gnd),
	.datab(\ex_stage|alu_oper|ALU_OP [1]),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux4~9 .lut_mask = 16'hC0C0;
defparam \ex_stage|alu|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y10_N8
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~129 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~129_combout  = (\ex_stage|alu_oper2|out~32_combout  & (((\ex_stage|alu_oper1|out[3]~26_combout ) # (\ex_stage|alu_oper1|out[3]~27_combout )))) # (!\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu_oper1|out [2]))

	.dataa(\ex_stage|alu_oper2|out~32_combout ),
	.datab(\ex_stage|alu_oper1|out [2]),
	.datac(\ex_stage|alu_oper1|out[3]~26_combout ),
	.datad(\ex_stage|alu_oper1|out[3]~27_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~129_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~129 .lut_mask = 16'hEEE4;
defparam \ex_stage|alu|ShiftRight0~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y10_N26
cycloneive_lcell_comb \ex_stage|alu|Mux4~7 (
// Equation(s):
// \ex_stage|alu|Mux4~7_combout  = (\ex_stage|alu|Mux4~6_combout  & (!\ex_stage|alu|ShiftRight0~36_combout )) # (!\ex_stage|alu|Mux4~6_combout  & ((\ex_stage|alu|ShiftRight0~36_combout  & ((\ex_stage|alu|ShiftRight0~129_combout ))) # 
// (!\ex_stage|alu|ShiftRight0~36_combout  & (\ex_stage|alu|ShiftRight0~64_combout ))))

	.dataa(\ex_stage|alu|Mux4~6_combout ),
	.datab(\ex_stage|alu|ShiftRight0~36_combout ),
	.datac(\ex_stage|alu|ShiftRight0~64_combout ),
	.datad(\ex_stage|alu|ShiftRight0~129_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux4~7 .lut_mask = 16'h7632;
defparam \ex_stage|alu|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y10_N4
cycloneive_lcell_comb \ex_stage|alu|Mux4~8 (
// Equation(s):
// \ex_stage|alu|Mux4~8_combout  = (\ex_stage|alu|Mux4~6_combout  & ((\ex_stage|alu|Mux4~7_combout  & (\ex_stage|alu|ShiftRight0~89_combout )) # (!\ex_stage|alu|Mux4~7_combout  & ((\ex_stage|alu|ShiftRight0~96_combout ))))) # (!\ex_stage|alu|Mux4~6_combout  
// & (((\ex_stage|alu|Mux4~7_combout ))))

	.dataa(\ex_stage|alu|Mux4~6_combout ),
	.datab(\ex_stage|alu|ShiftRight0~89_combout ),
	.datac(\ex_stage|alu|Mux4~7_combout ),
	.datad(\ex_stage|alu|ShiftRight0~96_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux4~8 .lut_mask = 16'hDAD0;
defparam \ex_stage|alu|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y10_N16
cycloneive_lcell_comb \ex_stage|Equal2~28 (
// Equation(s):
// \ex_stage|Equal2~28_combout  = \ex_stage|alu_oper2|out~41_combout  $ (\ex_stage|alu_oper1|out [2])

	.dataa(\ex_stage|alu_oper2|out~41_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_stage|alu_oper1|out [2]),
	.cin(gnd),
	.combout(\ex_stage|Equal2~28_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Equal2~28 .lut_mask = 16'h55AA;
defparam \ex_stage|Equal2~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y9_N0
cycloneive_lcell_comb \ex_stage|alu|Mux4~10 (
// Equation(s):
// \ex_stage|alu|Mux4~10_combout  = ((!\ex_stage|alu_oper|ALU_OP [0] & (!\ex_stage|alu_oper2|out~47_combout  & !\ex_stage|alu|ShiftLeft0~37_combout ))) # (!\ex_stage|alu_oper|ALU_OP [1])

	.dataa(\ex_stage|alu_oper|ALU_OP [0]),
	.datab(\ex_stage|alu_oper|ALU_OP [1]),
	.datac(\ex_stage|alu_oper2|out~47_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~37_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux4~10 .lut_mask = 16'h3337;
defparam \ex_stage|alu|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y10_N12
cycloneive_lcell_comb \ex_stage|alu|Mux4~11 (
// Equation(s):
// \ex_stage|alu|Mux4~11_combout  = (\ex_stage|alu_oper|ALU_OP [1] & ((\ex_stage|alu_oper2|out~47_combout ) # (!\ex_stage|alu_oper|ALU_OP [0])))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper|ALU_OP [1]),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\ex_stage|alu_oper2|out~47_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux4~11 .lut_mask = 16'hCC0C;
defparam \ex_stage|alu|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y10_N14
cycloneive_lcell_comb \ex_stage|alu|Mux4~12 (
// Equation(s):
// \ex_stage|alu|Mux4~12_combout  = (\ex_stage|alu|Mux4~10_combout  & ((\ex_stage|alu|Mux4~11_combout  & ((\ex_stage|alu|ShiftLeft0~117_combout ))) # (!\ex_stage|alu|Mux4~11_combout  & (\ex_stage|Equal2~28_combout )))) # (!\ex_stage|alu|Mux4~10_combout  & 
// (((!\ex_stage|alu|Mux4~11_combout ))))

	.dataa(\ex_stage|Equal2~28_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~117_combout ),
	.datac(\ex_stage|alu|Mux4~10_combout ),
	.datad(\ex_stage|alu|Mux4~11_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux4~12 .lut_mask = 16'hC0AF;
defparam \ex_stage|alu|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y10_N28
cycloneive_lcell_comb \ex_stage|alu|Mux4~13 (
// Equation(s):
// \ex_stage|alu|Mux4~13_combout  = (\ex_stage|alu|Mux4~9_combout  & ((\ex_stage|alu|Mux4~12_combout  & (\ex_stage|alu|Mux4~8_combout )) # (!\ex_stage|alu|Mux4~12_combout  & ((\ex_stage|alu|ShiftRight0~114_combout ))))) # (!\ex_stage|alu|Mux4~9_combout  & 
// (((\ex_stage|alu|Mux4~12_combout ))))

	.dataa(\ex_stage|alu|Mux4~9_combout ),
	.datab(\ex_stage|alu|Mux4~8_combout ),
	.datac(\ex_stage|alu|Mux4~12_combout ),
	.datad(\ex_stage|alu|ShiftRight0~114_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux4~13 .lut_mask = 16'hDAD0;
defparam \ex_stage|alu|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y10_N20
cycloneive_lcell_comb \ex_stage|alu|Mux4~14 (
// Equation(s):
// \ex_stage|alu|Mux4~14_combout  = ((\ex_stage|alu_oper|ALU_OP [2] & ((!\ex_stage|alu|ShiftLeft0~37_combout ) # (!\ex_stage|alu_oper|ALU_OP [0])))) # (!\ex_stage|alu_oper|ALU_OP [1])

	.dataa(\ex_stage|alu_oper|ALU_OP [2]),
	.datab(\ex_stage|alu_oper|ALU_OP [0]),
	.datac(\ex_stage|alu|ShiftLeft0~37_combout ),
	.datad(\ex_stage|alu_oper|ALU_OP [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux4~14 .lut_mask = 16'h2AFF;
defparam \ex_stage|alu|Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y10_N2
cycloneive_lcell_comb \ex_stage|alu|Mux4~15 (
// Equation(s):
// \ex_stage|alu|Mux4~15_combout  = (\ex_stage|alu|Mux4~3_combout  & (((\ex_stage|alu|Mux4~13_combout  & \ex_stage|alu|Mux4~14_combout )))) # (!\ex_stage|alu|Mux4~3_combout  & ((\ex_stage|alu|Add0~19_combout ) # ((!\ex_stage|alu|Mux4~14_combout ))))

	.dataa(\ex_stage|alu|Mux4~3_combout ),
	.datab(\ex_stage|alu|Add0~19_combout ),
	.datac(\ex_stage|alu|Mux4~13_combout ),
	.datad(\ex_stage|alu|Mux4~14_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux4~15_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux4~15 .lut_mask = 16'hE455;
defparam \ex_stage|alu|Mux4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y10_N14
cycloneive_lcell_comb \ex_stage|alu|Mux4~16 (
// Equation(s):
// \ex_stage|alu|Mux4~16_combout  = (\ex_stage|alu|Mux4~15_combout  & (((\ex_stage|alu_oper1|out [2] & \ex_stage|alu_oper2|out~41_combout )) # (!\ex_stage|alu|Mux4~2_combout ))) # (!\ex_stage|alu|Mux4~15_combout  & (\ex_stage|alu|Mux4~2_combout  & 
// ((\ex_stage|alu_oper1|out [2]) # (\ex_stage|alu_oper2|out~41_combout ))))

	.dataa(\ex_stage|alu_oper1|out [2]),
	.datab(\ex_stage|alu|Mux4~15_combout ),
	.datac(\ex_stage|alu|Mux4~2_combout ),
	.datad(\ex_stage|alu_oper2|out~41_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux4~16_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux4~16 .lut_mask = 16'hBC2C;
defparam \ex_stage|alu|Mux4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y10_N0
cycloneive_lcell_comb \ex_stage|alu|Mux4~17 (
// Equation(s):
// \ex_stage|alu|Mux4~17_combout  = (\ex_stage|alu|Mux4~5_combout ) # ((!\ex_stage|alu_oper|ALU_OP [3] & (\ex_stage|alu|Mux4~16_combout  & !\ex_stage|alu|Mux4~4_combout )))

	.dataa(\ex_stage|alu_oper|ALU_OP [3]),
	.datab(\ex_stage|alu|Mux4~5_combout ),
	.datac(\ex_stage|alu|Mux4~16_combout ),
	.datad(\ex_stage|alu|Mux4~4_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux4~17_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux4~17 .lut_mask = 16'hCCDC;
defparam \ex_stage|alu|Mux4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y11_N14
cycloneive_lcell_comb \ex_stage|alu|res[2] (
// Equation(s):
// \ex_stage|alu|res [2] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux4~17_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [2])))

	.dataa(\ex_stage|alu|Mux4~17_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|res [2]),
	.datad(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ex_stage|alu|res [2]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[2] .lut_mask = 16'hAAF0;
defparam \ex_stage|alu|res[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y11_N26
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT~12 (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT~12_combout  = (\ex_stage|alu|res [2] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\rst~input_o ),
	.datab(\ex_stage|alu|res [2]),
	.datac(gnd),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT~12_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT~12 .lut_mask = 16'h88CC;
defparam \ex_mem_buffer|MEM_ALU_OUT~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y11_N30
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT[2]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT[2]~feeder_combout  = \ex_mem_buffer|MEM_ALU_OUT~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_mem_buffer|MEM_ALU_OUT~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[2]~feeder .lut_mask = 16'hF0F0;
defparam \ex_mem_buffer|MEM_ALU_OUT[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y11_N31
dffeas \ex_mem_buffer|MEM_ALU_OUT[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_ALU_OUT[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[2] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y11_N16
cycloneive_lcell_comb \mem_wb_buffer|WB_Data_mem_out~11 (
// Equation(s):
// \mem_wb_buffer|WB_Data_mem_out~11_combout  = (\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a1  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_Data_mem_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out~11 .lut_mask = 16'hA0F0;
defparam \mem_wb_buffer|WB_Data_mem_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y11_N17
dffeas \mem_wb_buffer|WB_Data_mem_out[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_Data_mem_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_Data_mem_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out[1] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_Data_mem_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y11_N24
cycloneive_lcell_comb \wb_stage|wdata_to_reg_file[1]~11 (
// Equation(s):
// \wb_stage|wdata_to_reg_file[1]~11_combout  = (\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_Data_mem_out [1]))) # (!\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_ALU_OUT [1]))

	.dataa(\mem_wb_buffer|WB_ALU_OUT [1]),
	.datab(gnd),
	.datac(\mem_wb_buffer|WB_memread~q ),
	.datad(\mem_wb_buffer|WB_Data_mem_out [1]),
	.cin(gnd),
	.combout(\wb_stage|wdata_to_reg_file[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|wdata_to_reg_file[1]~11 .lut_mask = 16'hFA0A;
defparam \wb_stage|wdata_to_reg_file[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y11_N25
dffeas \id_stage|reg_file|reg_file[15][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\wb_stage|wdata_to_reg_file[1]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~254 (
// Equation(s):
// \id_stage|reg_file|rd_data1~254_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[13][1]~q ))) # (!\if_id_buffer|ID_rs1_ind [0] 
// & (\id_stage|reg_file|reg_file[12][1]~q ))))

	.dataa(\id_stage|reg_file|reg_file[12][1]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[13][1]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~254_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~254 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y6_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~255 (
// Equation(s):
// \id_stage|reg_file|rd_data1~255_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~254_combout  & (\id_stage|reg_file|reg_file[15][1]~q )) # (!\id_stage|reg_file|rd_data1~254_combout  & ((\id_stage|reg_file|reg_file[14][1]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|rd_data1~254_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[15][1]~q ),
	.datac(\id_stage|reg_file|rd_data1~254_combout ),
	.datad(\id_stage|reg_file|reg_file[14][1]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~255_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~255 .lut_mask = 16'hDAD0;
defparam \id_stage|reg_file|rd_data1~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~247 (
// Equation(s):
// \id_stage|reg_file|rd_data1~247_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|reg_file[10][1]~q ))) # (!\if_id_buffer|ID_rs1_ind [1] 
// & (\id_stage|reg_file|reg_file[8][1]~q ))))

	.dataa(\id_stage|reg_file|reg_file[8][1]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[10][1]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~247_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~247 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~248 (
// Equation(s):
// \id_stage|reg_file|rd_data1~248_combout  = (\id_stage|reg_file|rd_data1~247_combout  & (((\id_stage|reg_file|reg_file[11][1]~q )) # (!\if_id_buffer|ID_rs1_ind [0]))) # (!\id_stage|reg_file|rd_data1~247_combout  & (\if_id_buffer|ID_rs1_ind [0] & 
// (\id_stage|reg_file|reg_file[9][1]~q )))

	.dataa(\id_stage|reg_file|rd_data1~247_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[9][1]~q ),
	.datad(\id_stage|reg_file|reg_file[11][1]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~248_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~248 .lut_mask = 16'hEA62;
defparam \id_stage|reg_file|rd_data1~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~251 (
// Equation(s):
// \id_stage|reg_file|rd_data1~251_combout  = (\id_stage|reg_file|rd_data1[16]~17_combout  & (\id_stage|reg_file|rd_data1[16]~14_combout )) # (!\id_stage|reg_file|rd_data1[16]~17_combout  & ((\id_stage|reg_file|rd_data1[16]~14_combout  & 
// (\id_stage|reg_file|reg_file[2][1]~q )) # (!\id_stage|reg_file|rd_data1[16]~14_combout  & ((\id_stage|reg_file|reg_file[1][1]~q )))))

	.dataa(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.datac(\id_stage|reg_file|reg_file[2][1]~q ),
	.datad(\id_stage|reg_file|reg_file[1][1]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~251_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~251 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|rd_data1~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~249 (
// Equation(s):
// \id_stage|reg_file|rd_data1~249_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[5][1]~q ))) # (!\if_id_buffer|ID_rs1_ind [0] & 
// (\id_stage|reg_file|reg_file[4][1]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[4][1]~q ),
	.datac(\id_stage|reg_file|reg_file[5][1]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~249_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~249 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y8_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~250 (
// Equation(s):
// \id_stage|reg_file|rd_data1~250_combout  = (\id_stage|reg_file|rd_data1~249_combout  & (((\id_stage|reg_file|reg_file[7][1]~q )) # (!\if_id_buffer|ID_rs1_ind [1]))) # (!\id_stage|reg_file|rd_data1~249_combout  & (\if_id_buffer|ID_rs1_ind [1] & 
// (\id_stage|reg_file|reg_file[6][1]~q )))

	.dataa(\id_stage|reg_file|rd_data1~249_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[6][1]~q ),
	.datad(\id_stage|reg_file|reg_file[7][1]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~250_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~250 .lut_mask = 16'hEA62;
defparam \id_stage|reg_file|rd_data1~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~252 (
// Equation(s):
// \id_stage|reg_file|rd_data1~252_combout  = (\id_stage|reg_file|rd_data1~251_combout  & (((\id_stage|reg_file|reg_file[3][1]~q ) # (!\id_stage|reg_file|rd_data1[16]~17_combout )))) # (!\id_stage|reg_file|rd_data1~251_combout  & 
// (\id_stage|reg_file|rd_data1~250_combout  & (\id_stage|reg_file|rd_data1[16]~17_combout )))

	.dataa(\id_stage|reg_file|rd_data1~251_combout ),
	.datab(\id_stage|reg_file|rd_data1~250_combout ),
	.datac(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.datad(\id_stage|reg_file|reg_file[3][1]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~252_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~252 .lut_mask = 16'hEA4A;
defparam \id_stage|reg_file|rd_data1~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y6_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~253 (
// Equation(s):
// \id_stage|reg_file|rd_data1~253_combout  = (\id_stage|reg_file|rd_data1[16]~13_combout  & (((\id_stage|reg_file|rd_data1[16]~2_combout )))) # (!\id_stage|reg_file|rd_data1[16]~13_combout  & ((\id_stage|reg_file|rd_data1[16]~2_combout  & 
// (\id_stage|reg_file|rd_data1~248_combout )) # (!\id_stage|reg_file|rd_data1[16]~2_combout  & ((\id_stage|reg_file|rd_data1~252_combout )))))

	.dataa(\id_stage|reg_file|rd_data1~248_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.datac(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datad(\id_stage|reg_file|rd_data1~252_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~253_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~253 .lut_mask = 16'hE3E0;
defparam \id_stage|reg_file|rd_data1~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y5_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~244 (
// Equation(s):
// \id_stage|reg_file|rd_data1~244_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[23][1]~q ))) # (!\if_id_buffer|ID_rs1_ind [2] 
// & (\id_stage|reg_file|reg_file[19][1]~q ))))

	.dataa(\id_stage|reg_file|reg_file[19][1]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[23][1]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~244_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~244 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y5_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~245 (
// Equation(s):
// \id_stage|reg_file|rd_data1~245_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|rd_data1~244_combout  & (\id_stage|reg_file|reg_file[31][1]~q )) # (!\id_stage|reg_file|rd_data1~244_combout  & ((\id_stage|reg_file|reg_file[27][1]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|rd_data1~244_combout ))))

	.dataa(\id_stage|reg_file|reg_file[31][1]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[27][1]~q ),
	.datad(\id_stage|reg_file|rd_data1~244_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~245_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~245 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y10_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~241 (
// Equation(s):
// \id_stage|reg_file|rd_data1~241_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[24][1]~q ))) # (!\if_id_buffer|ID_rs1_ind [3] 
// & (\id_stage|reg_file|reg_file[16][1]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[16][1]~q ),
	.datac(\id_stage|reg_file|reg_file[24][1]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~241_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~241 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y10_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~242 (
// Equation(s):
// \id_stage|reg_file|rd_data1~242_combout  = (\id_stage|reg_file|rd_data1~241_combout  & ((\id_stage|reg_file|reg_file[28][1]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|rd_data1~241_combout  & (((\id_stage|reg_file|reg_file[20][1]~q  & 
// \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|rd_data1~241_combout ),
	.datab(\id_stage|reg_file|reg_file[28][1]~q ),
	.datac(\id_stage|reg_file|reg_file[20][1]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~242_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~242 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|rd_data1~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y11_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~239 (
// Equation(s):
// \id_stage|reg_file|rd_data1~239_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[25][1]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[17][1]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[17][1]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[25][1]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~239_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~239 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y11_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~240 (
// Equation(s):
// \id_stage|reg_file|rd_data1~240_combout  = (\id_stage|reg_file|rd_data1~239_combout  & ((\id_stage|reg_file|reg_file[29][1]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|rd_data1~239_combout  & (((\id_stage|reg_file|reg_file[21][1]~q  & 
// \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|rd_data1~239_combout ),
	.datab(\id_stage|reg_file|reg_file[29][1]~q ),
	.datac(\id_stage|reg_file|reg_file[21][1]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~240_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~240 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|rd_data1~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y10_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~243 (
// Equation(s):
// \id_stage|reg_file|rd_data1~243_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|rd_data1~240_combout ))) # (!\if_id_buffer|ID_rs1_ind 
// [0] & (\id_stage|reg_file|rd_data1~242_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~242_combout ),
	.datab(\id_stage|reg_file|rd_data1~240_combout ),
	.datac(\if_id_buffer|ID_rs1_ind [1]),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~243_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~243 .lut_mask = 16'hFC0A;
defparam \id_stage|reg_file|rd_data1~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y8_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~237 (
// Equation(s):
// \id_stage|reg_file|rd_data1~237_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[22][1]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[18][1]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[18][1]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[22][1]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~237_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~237 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~238 (
// Equation(s):
// \id_stage|reg_file|rd_data1~238_combout  = (\id_stage|reg_file|rd_data1~237_combout  & (((\id_stage|reg_file|reg_file[30][1]~q ) # (!\if_id_buffer|ID_rs1_ind [3])))) # (!\id_stage|reg_file|rd_data1~237_combout  & (\id_stage|reg_file|reg_file[26][1]~q  & 
// ((\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|rd_data1~237_combout ),
	.datab(\id_stage|reg_file|reg_file[26][1]~q ),
	.datac(\id_stage|reg_file|reg_file[30][1]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~238_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~238 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|rd_data1~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y6_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~246 (
// Equation(s):
// \id_stage|reg_file|rd_data1~246_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~243_combout  & (\id_stage|reg_file|rd_data1~245_combout )) # (!\id_stage|reg_file|rd_data1~243_combout  & ((\id_stage|reg_file|rd_data1~238_combout 
// ))))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|rd_data1~243_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~245_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|rd_data1~243_combout ),
	.datad(\id_stage|reg_file|rd_data1~238_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~246_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~246 .lut_mask = 16'hBCB0;
defparam \id_stage|reg_file|rd_data1~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y6_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~256 (
// Equation(s):
// \id_stage|reg_file|rd_data1~256_combout  = (\id_stage|reg_file|rd_data1~253_combout  & ((\id_stage|reg_file|rd_data1~255_combout ) # ((!\id_stage|reg_file|rd_data1[16]~13_combout )))) # (!\id_stage|reg_file|rd_data1~253_combout  & 
// (((\id_stage|reg_file|rd_data1~246_combout  & \id_stage|reg_file|rd_data1[16]~13_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~255_combout ),
	.datab(\id_stage|reg_file|rd_data1~253_combout ),
	.datac(\id_stage|reg_file|rd_data1~246_combout ),
	.datad(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~256_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~256 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|rd_data1~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y6_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~257 (
// Equation(s):
// \id_stage|reg_file|rd_data1~257_combout  = (\id_stage|reg_file|rd_data1~256_combout  & (((\id_stage|reg_file|always1~2_combout  & \wb_stage|wdata_to_reg_file[1]~11_combout )) # (!\id_stage|reg_file|rd_data1~25_combout ))) # 
// (!\id_stage|reg_file|rd_data1~256_combout  & (\id_stage|reg_file|always1~2_combout  & (\wb_stage|wdata_to_reg_file[1]~11_combout )))

	.dataa(\id_stage|reg_file|rd_data1~256_combout ),
	.datab(\id_stage|reg_file|always1~2_combout ),
	.datac(\wb_stage|wdata_to_reg_file[1]~11_combout ),
	.datad(\id_stage|reg_file|rd_data1~25_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~257_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~257 .lut_mask = 16'hC0EA;
defparam \id_stage|reg_file|rd_data1~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y6_N21
dffeas \id_stage|reg_file|rd_data1[1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data1~257_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1[1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N16
cycloneive_lcell_comb \id_ex_buffer|EX_rs1~11 (
// Equation(s):
// \id_ex_buffer|EX_rs1~11_combout  = (\id_stage|reg_file|rd_data1 [1] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\rst~input_o ),
	.datab(\id_stage|reg_file|rd_data1 [1]),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs1~11_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1~11 .lut_mask = 16'h8C00;
defparam \id_ex_buffer|EX_rs1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y7_N9
dffeas \id_ex_buffer|EX_rs1[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer|EX_rs1~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1[1] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y7_N20
cycloneive_lcell_comb \ex_stage|alu_oper1|out[1]~23 (
// Equation(s):
// \ex_stage|alu_oper1|out[1]~23_combout  = (\ex_stage|alu_oper1|sel1|out[21]~8_combout  & ((\FA|forwardA~7_combout  & (\id_ex_buffer|EX_rs1 [1])) # (!\FA|forwardA~7_combout  & ((\wb_stage|wdata_to_reg_file[1]~11_combout )))))

	.dataa(\id_ex_buffer|EX_rs1 [1]),
	.datab(\wb_stage|wdata_to_reg_file[1]~11_combout ),
	.datac(\ex_stage|alu_oper1|sel1|out[21]~8_combout ),
	.datad(\FA|forwardA~7_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[1]~23 .lut_mask = 16'hA0C0;
defparam \ex_stage|alu_oper1|out[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y7_N28
cycloneive_lcell_comb \ex_stage|alu_oper1|out[1] (
// Equation(s):
// \ex_stage|alu_oper1|out [1] = (\ex_stage|alu_oper1|out[1]~22_combout ) # (\ex_stage|alu_oper1|out[1]~23_combout )

	.dataa(\ex_stage|alu_oper1|out[1]~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_stage|alu_oper1|out[1]~23_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out [1]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[1] .lut_mask = 16'hFFAA;
defparam \ex_stage|alu_oper1|out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y9_N14
cycloneive_lcell_comb \ex_stage|alu|Mux3~0 (
// Equation(s):
// \ex_stage|alu|Mux3~0_combout  = (\ex_stage|alu_oper|ALU_OP [1] & ((\ex_stage|alu_oper1|out [1] & ((\ex_stage|alu_oper|ALU_OP [0]) # (!\ex_stage|alu_oper2|out~35_combout ))) # (!\ex_stage|alu_oper1|out [1] & (!\ex_stage|alu_oper2|out~35_combout  & 
// \ex_stage|alu_oper|ALU_OP [0]))))

	.dataa(\ex_stage|alu_oper|ALU_OP [1]),
	.datab(\ex_stage|alu_oper1|out [1]),
	.datac(\ex_stage|alu_oper2|out~35_combout ),
	.datad(\ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux3~0 .lut_mask = 16'h8A08;
defparam \ex_stage|alu|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y9_N4
cycloneive_lcell_comb \ex_stage|alu|Mux3~1 (
// Equation(s):
// \ex_stage|alu|Mux3~1_combout  = (!\ex_stage|alu_oper|ALU_OP [2] & ((\ex_stage|alu|Mux3~0_combout ) # ((!\ex_stage|alu_oper|ALU_OP [1] & \ex_stage|alu|Add0~17_combout ))))

	.dataa(\ex_stage|alu_oper|ALU_OP [2]),
	.datab(\ex_stage|alu|Mux3~0_combout ),
	.datac(\ex_stage|alu_oper|ALU_OP [1]),
	.datad(\ex_stage|alu|Add0~17_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux3~1 .lut_mask = 16'h4544;
defparam \ex_stage|alu|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N12
cycloneive_lcell_comb \ex_stage|alu|Mux3~2 (
// Equation(s):
// \ex_stage|alu|Mux3~2_combout  = (\ex_stage|alu_oper|ALU_OP [0] & ((\ex_stage|alu_oper|ALU_OP [1]) # ((\ex_stage|alu_oper2|out~35_combout  & !\ex_stage|alu_oper1|out [1])))) # (!\ex_stage|alu_oper|ALU_OP [0] & (!\ex_stage|alu_oper|ALU_OP [1] & 
// (\ex_stage|alu_oper2|out~35_combout  $ (!\ex_stage|alu_oper1|out [1]))))

	.dataa(\ex_stage|alu_oper|ALU_OP [0]),
	.datab(\ex_stage|alu_oper|ALU_OP [1]),
	.datac(\ex_stage|alu_oper2|out~35_combout ),
	.datad(\ex_stage|alu_oper1|out [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux3~2 .lut_mask = 16'h98A9;
defparam \ex_stage|alu|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N22
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~77 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~77_combout  = (!\ex_stage|alu_oper2|out~47_combout  & \ex_stage|alu|Mux19~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper2|out~47_combout ),
	.datad(\ex_stage|alu|Mux19~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~77_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~77 .lut_mask = 16'h0F00;
defparam \ex_stage|alu|ShiftLeft0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y10_N14
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~130 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~130_combout  = (\ex_stage|alu_oper2|out~32_combout  & (((\ex_stage|alu_oper1|out [4])))) # (!\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu_oper1|out[3]~27_combout ) # ((\ex_stage|alu_oper1|out[3]~26_combout ))))

	.dataa(\ex_stage|alu_oper1|out[3]~27_combout ),
	.datab(\ex_stage|alu_oper1|out [4]),
	.datac(\ex_stage|alu_oper1|out[3]~26_combout ),
	.datad(\ex_stage|alu_oper2|out~32_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~130_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~130 .lut_mask = 16'hCCFA;
defparam \ex_stage|alu|ShiftRight0~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y10_N12
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~103 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~103_combout  = (\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu_oper1|out [2])) # (!\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu_oper1|out [1])))))

	.dataa(\ex_stage|alu_oper2|out~35_combout ),
	.datab(\ex_stage|alu_oper1|out [2]),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(\ex_stage|alu_oper1|out [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~103_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~103 .lut_mask = 16'h8A80;
defparam \ex_stage|alu|ShiftRight0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y10_N10
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~104 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~104_combout  = (!\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftRight0~103_combout ) # ((\ex_stage|alu|ShiftRight0~130_combout  & !\ex_stage|alu_oper2|out~35_combout ))))

	.dataa(\ex_stage|alu_oper2|out~41_combout ),
	.datab(\ex_stage|alu|ShiftRight0~130_combout ),
	.datac(\ex_stage|alu_oper2|out~35_combout ),
	.datad(\ex_stage|alu|ShiftRight0~103_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~104_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~104 .lut_mask = 16'h5504;
defparam \ex_stage|alu|ShiftRight0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N18
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~108 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~108_combout  = (!\ex_stage|alu_oper2|out~38_combout  & ((\ex_stage|alu|ShiftRight0~104_combout ) # ((\ex_stage|alu|ShiftRight0~107_combout  & \ex_stage|alu_oper2|out~41_combout ))))

	.dataa(\ex_stage|alu_oper2|out~38_combout ),
	.datab(\ex_stage|alu|ShiftRight0~104_combout ),
	.datac(\ex_stage|alu|ShiftRight0~107_combout ),
	.datad(\ex_stage|alu_oper2|out~41_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~108_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~108 .lut_mask = 16'h5444;
defparam \ex_stage|alu|ShiftRight0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N0
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~109 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~109_combout  = (!\ex_stage|alu_oper2|out~47_combout  & ((\ex_stage|alu|ShiftRight0~108_combout ) # ((\ex_stage|alu_oper2|out~38_combout  & \ex_stage|alu|ShiftRight0~82_combout ))))

	.dataa(\ex_stage|alu_oper2|out~38_combout ),
	.datab(\ex_stage|alu|ShiftRight0~82_combout ),
	.datac(\ex_stage|alu_oper2|out~47_combout ),
	.datad(\ex_stage|alu|ShiftRight0~108_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~109_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~109 .lut_mask = 16'h0F08;
defparam \ex_stage|alu|ShiftRight0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N24
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~112 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~112_combout  = (!\ex_stage|alu|ShiftLeft0~37_combout  & ((\ex_stage|alu|ShiftRight0~109_combout ) # ((\ex_stage|alu_oper2|out~47_combout  & \ex_stage|alu|ShiftRight0~111_combout ))))

	.dataa(\ex_stage|alu|ShiftLeft0~37_combout ),
	.datab(\ex_stage|alu|ShiftRight0~109_combout ),
	.datac(\ex_stage|alu_oper2|out~47_combout ),
	.datad(\ex_stage|alu|ShiftRight0~111_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~112_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~112 .lut_mask = 16'h5444;
defparam \ex_stage|alu|ShiftRight0~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N6
cycloneive_lcell_comb \ex_stage|alu|Mux3~3 (
// Equation(s):
// \ex_stage|alu|Mux3~3_combout  = (\ex_stage|alu|Mux3~2_combout  & (((\ex_stage|alu|ShiftRight0~112_combout )) # (!\ex_stage|alu_oper|ALU_OP [1]))) # (!\ex_stage|alu|Mux3~2_combout  & (\ex_stage|alu_oper|ALU_OP [1] & (\ex_stage|alu|ShiftLeft0~77_combout )))

	.dataa(\ex_stage|alu|Mux3~2_combout ),
	.datab(\ex_stage|alu_oper|ALU_OP [1]),
	.datac(\ex_stage|alu|ShiftLeft0~77_combout ),
	.datad(\ex_stage|alu|ShiftRight0~112_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux3~3 .lut_mask = 16'hEA62;
defparam \ex_stage|alu|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N4
cycloneive_lcell_comb \ex_stage|alu|Mux3~4 (
// Equation(s):
// \ex_stage|alu|Mux3~4_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux3~1_combout ) # ((\ex_stage|alu_oper|ALU_OP [2] & \ex_stage|alu|Mux3~3_combout ))))

	.dataa(\ex_stage|alu|Mux3~1_combout ),
	.datab(\ex_stage|alu_oper|ALU_OP [2]),
	.datac(\ex_stage|alu_oper|ALU_OP [3]),
	.datad(\ex_stage|alu|Mux3~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux3~4 .lut_mask = 16'h0E0A;
defparam \ex_stage|alu|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y11_N26
cycloneive_lcell_comb \ex_stage|alu|res[1] (
// Equation(s):
// \ex_stage|alu|res [1] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux3~4_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [1])))

	.dataa(gnd),
	.datab(\ex_stage|alu|Mux3~4_combout ),
	.datac(\ex_stage|alu|res [1]),
	.datad(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ex_stage|alu|res [1]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[1] .lut_mask = 16'hCCF0;
defparam \ex_stage|alu|res[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y11_N28
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT~11 (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT~11_combout  = (\ex_stage|alu|res [1] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\ex_stage|alu|res [1]),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT~11_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT~11 .lut_mask = 16'hA2A2;
defparam \ex_mem_buffer|MEM_ALU_OUT~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y7_N11
dffeas \ex_mem_buffer|MEM_ALU_OUT[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem_buffer|MEM_ALU_OUT~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[1] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y8_N24
cycloneive_lcell_comb \mem_wb_buffer|WB_Data_mem_out~14 (
// Equation(s):
// \mem_wb_buffer|WB_Data_mem_out~14_combout  = (\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a4  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_Data_mem_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out~14 .lut_mask = 16'hAF00;
defparam \mem_wb_buffer|WB_Data_mem_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y8_N25
dffeas \mem_wb_buffer|WB_Data_mem_out[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_Data_mem_out~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_Data_mem_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out[4] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_Data_mem_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y8_N22
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT~14 (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT~14_combout  = (\ex_mem_buffer|MEM_ALU_OUT [4] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [4]),
	.datab(gnd),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT~14 .lut_mask = 16'hAA0A;
defparam \mem_wb_buffer|WB_ALU_OUT~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y8_N23
dffeas \mem_wb_buffer|WB_ALU_OUT[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[4] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y8_N28
cycloneive_lcell_comb \wb_stage|wdata_to_reg_file[4]~14 (
// Equation(s):
// \wb_stage|wdata_to_reg_file[4]~14_combout  = (\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_Data_mem_out [4])) # (!\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_ALU_OUT [4])))

	.dataa(gnd),
	.datab(\mem_wb_buffer|WB_Data_mem_out [4]),
	.datac(\mem_wb_buffer|WB_ALU_OUT [4]),
	.datad(\mem_wb_buffer|WB_memread~q ),
	.cin(gnd),
	.combout(\wb_stage|wdata_to_reg_file[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|wdata_to_reg_file[4]~14 .lut_mask = 16'hCCF0;
defparam \wb_stage|wdata_to_reg_file[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N0
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~321 (
// Equation(s):
// \id_stage|reg_file|rd_data2~321_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[9][4]~q )) # (!\if_id_buffer|ID_rs2_ind [0] & 
// ((\id_stage|reg_file|reg_file[8][4]~q )))))

	.dataa(\id_stage|reg_file|reg_file[9][4]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[8][4]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~321_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~321 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|rd_data2~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y7_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~322 (
// Equation(s):
// \id_stage|reg_file|rd_data2~322_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~321_combout  & (\id_stage|reg_file|reg_file[11][4]~q )) # (!\id_stage|reg_file|rd_data2~321_combout  & ((\id_stage|reg_file|reg_file[10][4]~q ))))) # 
// (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|rd_data2~321_combout ))))

	.dataa(\id_stage|reg_file|reg_file[11][4]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[10][4]~q ),
	.datad(\id_stage|reg_file|rd_data2~321_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~322_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~322 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data2~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~338 (
// Equation(s):
// \id_stage|reg_file|rd_data2~338_combout  = (\if_id_buffer|ID_rs2_ind [0] & (\if_id_buffer|ID_rs2_ind [1])) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[14][4]~q ))) # (!\if_id_buffer|ID_rs2_ind [1] & 
// (\id_stage|reg_file|reg_file[12][4]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[12][4]~q ),
	.datad(\id_stage|reg_file|reg_file[14][4]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~338_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~338 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data2~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~339 (
// Equation(s):
// \id_stage|reg_file|rd_data2~339_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~338_combout  & (\id_stage|reg_file|reg_file[15][4]~q )) # (!\id_stage|reg_file|rd_data2~338_combout  & ((\id_stage|reg_file|reg_file[13][4]~q ))))) # 
// (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~338_combout ))))

	.dataa(\id_stage|reg_file|reg_file[15][4]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[13][4]~q ),
	.datad(\id_stage|reg_file|rd_data2~338_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~339_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~339 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data2~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y3_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~333 (
// Equation(s):
// \id_stage|reg_file|rd_data2~333_combout  = (\if_id_buffer|ID_rs2_ind [0] & (\if_id_buffer|ID_rs2_ind [1])) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[6][4]~q ))) # (!\if_id_buffer|ID_rs2_ind [1] & 
// (\id_stage|reg_file|reg_file[4][4]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[4][4]~q ),
	.datad(\id_stage|reg_file|reg_file[6][4]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~333_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~333 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data2~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~334 (
// Equation(s):
// \id_stage|reg_file|rd_data2~334_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~333_combout  & ((\id_stage|reg_file|reg_file[7][4]~q ))) # (!\id_stage|reg_file|rd_data2~333_combout  & (\id_stage|reg_file|reg_file[5][4]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~333_combout ))))

	.dataa(\id_stage|reg_file|reg_file[5][4]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[7][4]~q ),
	.datad(\id_stage|reg_file|rd_data2~333_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~334_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~334 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y5_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~335 (
// Equation(s):
// \id_stage|reg_file|rd_data2~335_combout  = (\id_stage|reg_file|rd_data2[0]~16_combout  & ((\id_stage|reg_file|rd_data2[0]~17_combout ) # ((\id_stage|reg_file|rd_data2~334_combout )))) # (!\id_stage|reg_file|rd_data2[0]~16_combout  & 
// (!\id_stage|reg_file|rd_data2[0]~17_combout  & (\id_stage|reg_file|reg_file[1][4]~q )))

	.dataa(\id_stage|reg_file|rd_data2[0]~16_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[1][4]~q ),
	.datad(\id_stage|reg_file|rd_data2~334_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~335_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~335 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|rd_data2~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y5_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~336 (
// Equation(s):
// \id_stage|reg_file|rd_data2~336_combout  = (\id_stage|reg_file|rd_data2[0]~17_combout  & ((\id_stage|reg_file|rd_data2~335_combout  & ((\id_stage|reg_file|reg_file[3][4]~q ))) # (!\id_stage|reg_file|rd_data2~335_combout  & 
// (\id_stage|reg_file|reg_file[2][4]~q )))) # (!\id_stage|reg_file|rd_data2[0]~17_combout  & (((\id_stage|reg_file|rd_data2~335_combout ))))

	.dataa(\id_stage|reg_file|reg_file[2][4]~q ),
	.datab(\id_stage|reg_file|rd_data2[0]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[3][4]~q ),
	.datad(\id_stage|reg_file|rd_data2~335_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~336_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~336 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|rd_data2~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y5_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~330 (
// Equation(s):
// \id_stage|reg_file|rd_data2~330_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[23][4]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[19][4]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[23][4]~q ),
	.datac(\id_stage|reg_file|reg_file[19][4]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~330_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~330 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y5_N14
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~331 (
// Equation(s):
// \id_stage|reg_file|rd_data2~331_combout  = (\id_stage|reg_file|rd_data2~330_combout  & (((\id_stage|reg_file|reg_file[31][4]~q )) # (!\if_id_buffer|ID_rs2_ind [3]))) # (!\id_stage|reg_file|rd_data2~330_combout  & (\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[27][4]~q ))))

	.dataa(\id_stage|reg_file|rd_data2~330_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[31][4]~q ),
	.datad(\id_stage|reg_file|reg_file[27][4]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~331_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~331 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|rd_data2~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y10_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~327 (
// Equation(s):
// \id_stage|reg_file|rd_data2~327_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2]) # ((\id_stage|reg_file|reg_file[24][4]~q )))) # (!\if_id_buffer|ID_rs2_ind [3] & (!\if_id_buffer|ID_rs2_ind [2] & 
// (\id_stage|reg_file|reg_file[16][4]~q )))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[16][4]~q ),
	.datad(\id_stage|reg_file|reg_file[24][4]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~327_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~327 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|rd_data2~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y9_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~328 (
// Equation(s):
// \id_stage|reg_file|rd_data2~328_combout  = (\id_stage|reg_file|rd_data2~327_combout  & (((\id_stage|reg_file|reg_file[28][4]~q )) # (!\if_id_buffer|ID_rs2_ind [2]))) # (!\id_stage|reg_file|rd_data2~327_combout  & (\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[20][4]~q ))))

	.dataa(\id_stage|reg_file|rd_data2~327_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[28][4]~q ),
	.datad(\id_stage|reg_file|reg_file[20][4]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~328_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~328 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|rd_data2~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~325 (
// Equation(s):
// \id_stage|reg_file|rd_data2~325_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][4]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[18][4]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][4]~q ),
	.datac(\id_stage|reg_file|reg_file[18][4]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~325_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~325 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|rd_data2~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y12_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~326 (
// Equation(s):
// \id_stage|reg_file|rd_data2~326_combout  = (\id_stage|reg_file|rd_data2~325_combout  & (((\id_stage|reg_file|reg_file[30][4]~q ) # (!\if_id_buffer|ID_rs2_ind [3])))) # (!\id_stage|reg_file|rd_data2~325_combout  & (\id_stage|reg_file|reg_file[26][4]~q  & 
// ((\if_id_buffer|ID_rs2_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[26][4]~q ),
	.datab(\id_stage|reg_file|rd_data2~325_combout ),
	.datac(\id_stage|reg_file|reg_file[30][4]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~326_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~326 .lut_mask = 16'hE2CC;
defparam \id_stage|reg_file|rd_data2~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y9_N26
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~329 (
// Equation(s):
// \id_stage|reg_file|rd_data2~329_combout  = (\if_id_buffer|ID_rs2_ind [0] & (\if_id_buffer|ID_rs2_ind [1])) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|rd_data2~326_combout ))) # (!\if_id_buffer|ID_rs2_ind [1] & 
// (\id_stage|reg_file|rd_data2~328_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|rd_data2~328_combout ),
	.datad(\id_stage|reg_file|rd_data2~326_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~329_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~329 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data2~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y12_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~323 (
// Equation(s):
// \id_stage|reg_file|rd_data2~323_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[25][4]~q ) # ((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|reg_file[17][4]~q  & 
// !\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[25][4]~q ),
	.datac(\id_stage|reg_file|reg_file[17][4]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~323_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~323 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|rd_data2~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~324 (
// Equation(s):
// \id_stage|reg_file|rd_data2~324_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|rd_data2~323_combout  & ((\id_stage|reg_file|reg_file[29][4]~q ))) # (!\id_stage|reg_file|rd_data2~323_combout  & (\id_stage|reg_file|reg_file[21][4]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|rd_data2~323_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[21][4]~q ),
	.datac(\id_stage|reg_file|reg_file[29][4]~q ),
	.datad(\id_stage|reg_file|rd_data2~323_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~324_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~324 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y9_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~332 (
// Equation(s):
// \id_stage|reg_file|rd_data2~332_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|rd_data2~329_combout  & (\id_stage|reg_file|rd_data2~331_combout )) # (!\id_stage|reg_file|rd_data2~329_combout  & ((\id_stage|reg_file|rd_data2~324_combout 
// ))))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|rd_data2~329_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|rd_data2~331_combout ),
	.datac(\id_stage|reg_file|rd_data2~329_combout ),
	.datad(\id_stage|reg_file|rd_data2~324_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~332_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~332 .lut_mask = 16'hDAD0;
defparam \id_stage|reg_file|rd_data2~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y9_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~337 (
// Equation(s):
// \id_stage|reg_file|rd_data2~337_combout  = (\id_stage|reg_file|rd_data2[0]~13_combout  & (\id_stage|reg_file|rd_data2[0]~10_combout )) # (!\id_stage|reg_file|rd_data2[0]~13_combout  & ((\id_stage|reg_file|rd_data2[0]~10_combout  & 
// ((\id_stage|reg_file|rd_data2~332_combout ))) # (!\id_stage|reg_file|rd_data2[0]~10_combout  & (\id_stage|reg_file|rd_data2~336_combout ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.datab(\id_stage|reg_file|rd_data2[0]~10_combout ),
	.datac(\id_stage|reg_file|rd_data2~336_combout ),
	.datad(\id_stage|reg_file|rd_data2~332_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~337_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~337 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|rd_data2~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y9_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~340 (
// Equation(s):
// \id_stage|reg_file|rd_data2~340_combout  = (\id_stage|reg_file|rd_data2[0]~13_combout  & ((\id_stage|reg_file|rd_data2~337_combout  & ((\id_stage|reg_file|rd_data2~339_combout ))) # (!\id_stage|reg_file|rd_data2~337_combout  & 
// (\id_stage|reg_file|rd_data2~322_combout )))) # (!\id_stage|reg_file|rd_data2[0]~13_combout  & (((\id_stage|reg_file|rd_data2~337_combout ))))

	.dataa(\id_stage|reg_file|rd_data2[0]~13_combout ),
	.datab(\id_stage|reg_file|rd_data2~322_combout ),
	.datac(\id_stage|reg_file|rd_data2~339_combout ),
	.datad(\id_stage|reg_file|rd_data2~337_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~340_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~340 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data2~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N2
cycloneive_lcell_comb \id_stage|reg_file|rd_data2~341 (
// Equation(s):
// \id_stage|reg_file|rd_data2~341_combout  = (\id_stage|reg_file|always2~2_combout  & ((\wb_stage|wdata_to_reg_file[4]~14_combout ) # ((!\id_stage|reg_file|rd_data2~25_combout  & \id_stage|reg_file|rd_data2~340_combout )))) # 
// (!\id_stage|reg_file|always2~2_combout  & (((!\id_stage|reg_file|rd_data2~25_combout  & \id_stage|reg_file|rd_data2~340_combout ))))

	.dataa(\id_stage|reg_file|always2~2_combout ),
	.datab(\wb_stage|wdata_to_reg_file[4]~14_combout ),
	.datac(\id_stage|reg_file|rd_data2~25_combout ),
	.datad(\id_stage|reg_file|rd_data2~340_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data2~341_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2~341 .lut_mask = 16'h8F88;
defparam \id_stage|reg_file|rd_data2~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y9_N3
dffeas \id_stage|reg_file|rd_data2[4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data2~341_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data2[4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N30
cycloneive_lcell_comb \id_ex_buffer|EX_rs2~15 (
// Equation(s):
// \id_ex_buffer|EX_rs2~15_combout  = (\id_stage|reg_file|rd_data2 [4] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\id_stage|reg_file|rd_data2 [4]),
	.datac(\rst~input_o ),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs2~15_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2~15 .lut_mask = 16'hC400;
defparam \id_ex_buffer|EX_rs2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y6_N31
dffeas \id_ex_buffer|EX_rs2[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs2~15_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs2[4] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N16
cycloneive_lcell_comb \id_ex_buffer|EX_Immed~40 (
// Equation(s):
// \id_ex_buffer|EX_Immed~40_combout  = (\id_stage|immed_gen|Immed[4]~9_combout  & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\id_stage|immed_gen|Immed[4]~9_combout ),
	.datac(\rst~input_o ),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_Immed~40_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed~40 .lut_mask = 16'hC400;
defparam \id_ex_buffer|EX_Immed~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y6_N17
dffeas \id_ex_buffer|EX_Immed[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_Immed~40_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_Immed [4]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_Immed[4] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_Immed[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y6_N2
cycloneive_lcell_comb \ex_stage|alu_oper2|out~46 (
// Equation(s):
// \ex_stage|alu_oper2|out~46_combout  = (!\ex_stage|alu_oper2|sel0|out~0_combout  & (\id_ex_buffer|EX_Immed [4] & !\FB|forwardB[0]~8_combout ))

	.dataa(\ex_stage|alu_oper2|sel0|out~0_combout ),
	.datab(\id_ex_buffer|EX_Immed [4]),
	.datac(gnd),
	.datad(\FB|forwardB[0]~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~46_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~46 .lut_mask = 16'h0044;
defparam \ex_stage|alu_oper2|out~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y6_N4
cycloneive_lcell_comb \ex_stage|alu_oper2|out~45 (
// Equation(s):
// \ex_stage|alu_oper2|out~45_combout  = (\ex_stage|alu_oper2|sel2|out~0_combout  & ((\FB|forwardB[0]~8_combout  & (\wb_stage|wdata_to_reg_file[4]~14_combout )) # (!\FB|forwardB[0]~8_combout  & ((\ex_mem_buffer|MEM_ALU_OUT [4])))))

	.dataa(\ex_stage|alu_oper2|sel2|out~0_combout ),
	.datab(\wb_stage|wdata_to_reg_file[4]~14_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [4]),
	.datad(\FB|forwardB[0]~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~45_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~45 .lut_mask = 16'h88A0;
defparam \ex_stage|alu_oper2|out~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y6_N20
cycloneive_lcell_comb \ex_stage|alu_oper2|out~47 (
// Equation(s):
// \ex_stage|alu_oper2|out~47_combout  = (\ex_stage|alu_oper2|out~46_combout ) # ((\ex_stage|alu_oper2|out~45_combout ) # ((\id_ex_buffer|EX_rs2 [4] & \FB|forwardB[2]~9_combout )))

	.dataa(\id_ex_buffer|EX_rs2 [4]),
	.datab(\ex_stage|alu_oper2|out~46_combout ),
	.datac(\ex_stage|alu_oper2|out~45_combout ),
	.datad(\FB|forwardB[2]~9_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper2|out~47_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper2|out~47 .lut_mask = 16'hFEFC;
defparam \ex_stage|alu_oper2|out~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y2_N14
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~76 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~76_combout  = (!\ex_stage|alu_oper2|out~47_combout  & \ex_stage|alu|Mux18~0_combout )

	.dataa(gnd),
	.datab(\ex_stage|alu_oper2|out~47_combout ),
	.datac(gnd),
	.datad(\ex_stage|alu|Mux18~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~76_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~76 .lut_mask = 16'h3300;
defparam \ex_stage|alu|ShiftLeft0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y10_N24
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~93 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~93_combout  = (\ex_stage|alu_oper2|out~35_combout  & ((\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu_oper1|out [1])) # (!\ex_stage|alu_oper2|out~32_combout  & ((\ex_stage|alu_oper1|out [0])))))

	.dataa(\ex_stage|alu_oper1|out [1]),
	.datab(\ex_stage|alu_oper2|out~32_combout ),
	.datac(\ex_stage|alu_oper2|out~35_combout ),
	.datad(\ex_stage|alu_oper1|out [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~93_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~93 .lut_mask = 16'hB080;
defparam \ex_stage|alu|ShiftRight0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y10_N26
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~94 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~94_combout  = (!\ex_stage|alu_oper2|out~41_combout  & ((\ex_stage|alu|ShiftRight0~93_combout ) # ((\ex_stage|alu|ShiftRight0~129_combout  & !\ex_stage|alu_oper2|out~35_combout ))))

	.dataa(\ex_stage|alu|ShiftRight0~129_combout ),
	.datab(\ex_stage|alu|ShiftRight0~93_combout ),
	.datac(\ex_stage|alu_oper2|out~35_combout ),
	.datad(\ex_stage|alu_oper2|out~41_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~94_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~94 .lut_mask = 16'h00CE;
defparam \ex_stage|alu|ShiftRight0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y11_N26
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~98 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~98_combout  = (!\ex_stage|alu_oper2|out~38_combout  & ((\ex_stage|alu|ShiftRight0~94_combout ) # ((\ex_stage|alu_oper2|out~41_combout  & \ex_stage|alu|ShiftRight0~97_combout ))))

	.dataa(\ex_stage|alu|ShiftRight0~94_combout ),
	.datab(\ex_stage|alu_oper2|out~38_combout ),
	.datac(\ex_stage|alu_oper2|out~41_combout ),
	.datad(\ex_stage|alu|ShiftRight0~97_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~98_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~98 .lut_mask = 16'h3222;
defparam \ex_stage|alu|ShiftRight0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y11_N28
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~99 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~99_combout  = (!\ex_stage|alu_oper2|out~47_combout  & ((\ex_stage|alu|ShiftRight0~98_combout ) # ((\ex_stage|alu|ShiftRight0~77_combout  & \ex_stage|alu_oper2|out~38_combout ))))

	.dataa(\ex_stage|alu|ShiftRight0~98_combout ),
	.datab(\ex_stage|alu|ShiftRight0~77_combout ),
	.datac(\ex_stage|alu_oper2|out~38_combout ),
	.datad(\ex_stage|alu_oper2|out~47_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~99_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~99 .lut_mask = 16'h00EA;
defparam \ex_stage|alu|ShiftRight0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y11_N30
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~102 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~102_combout  = (!\ex_stage|alu|ShiftLeft0~37_combout  & ((\ex_stage|alu|ShiftRight0~99_combout ) # ((\ex_stage|alu_oper2|out~47_combout  & \ex_stage|alu|ShiftRight0~101_combout ))))

	.dataa(\ex_stage|alu|ShiftLeft0~37_combout ),
	.datab(\ex_stage|alu_oper2|out~47_combout ),
	.datac(\ex_stage|alu|ShiftRight0~101_combout ),
	.datad(\ex_stage|alu|ShiftRight0~99_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~102_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~102 .lut_mask = 16'h5540;
defparam \ex_stage|alu|ShiftRight0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y2_N24
cycloneive_lcell_comb \ex_stage|alu|Mux2~2 (
// Equation(s):
// \ex_stage|alu|Mux2~2_combout  = (\ex_stage|alu_oper|ALU_OP [0] & ((\ex_stage|alu_oper|ALU_OP [1]) # ((!\ex_stage|alu_oper2|out~32_combout  & !\ex_stage|alu_oper1|out [0])))) # (!\ex_stage|alu_oper|ALU_OP [0] & (!\ex_stage|alu_oper|ALU_OP [1] & 
// (\ex_stage|alu_oper2|out~32_combout  $ (\ex_stage|alu_oper1|out [0]))))

	.dataa(\ex_stage|alu_oper2|out~32_combout ),
	.datab(\ex_stage|alu_oper|ALU_OP [0]),
	.datac(\ex_stage|alu_oper1|out [0]),
	.datad(\ex_stage|alu_oper|ALU_OP [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux2~2 .lut_mask = 16'hCC16;
defparam \ex_stage|alu|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y2_N28
cycloneive_lcell_comb \ex_stage|alu|Mux2~3 (
// Equation(s):
// \ex_stage|alu|Mux2~3_combout  = (\ex_stage|alu_oper|ALU_OP [1] & ((\ex_stage|alu|Mux2~2_combout  & ((\ex_stage|alu|ShiftRight0~102_combout ))) # (!\ex_stage|alu|Mux2~2_combout  & (\ex_stage|alu|ShiftLeft0~76_combout )))) # (!\ex_stage|alu_oper|ALU_OP [1] 
// & (((\ex_stage|alu|Mux2~2_combout ))))

	.dataa(\ex_stage|alu|ShiftLeft0~76_combout ),
	.datab(\ex_stage|alu_oper|ALU_OP [1]),
	.datac(\ex_stage|alu|ShiftRight0~102_combout ),
	.datad(\ex_stage|alu|Mux2~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux2~3 .lut_mask = 16'hF388;
defparam \ex_stage|alu|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y2_N30
cycloneive_lcell_comb \ex_stage|alu|Mux2~4 (
// Equation(s):
// \ex_stage|alu|Mux2~4_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux2~1_combout ) # ((\ex_stage|alu_oper|ALU_OP [2] & \ex_stage|alu|Mux2~3_combout ))))

	.dataa(\ex_stage|alu|Mux2~1_combout ),
	.datab(\ex_stage|alu_oper|ALU_OP [2]),
	.datac(\ex_stage|alu_oper|ALU_OP [3]),
	.datad(\ex_stage|alu|Mux2~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux2~4 .lut_mask = 16'h0E0A;
defparam \ex_stage|alu|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y8_N0
cycloneive_lcell_comb \ex_stage|alu|LessThan2~1 (
// Equation(s):
// \ex_stage|alu|LessThan2~1_cout  = CARRY((\ex_stage|alu_oper1|out [0] & !\ex_stage|alu_oper2|out~32_combout ))

	.dataa(\ex_stage|alu_oper1|out [0]),
	.datab(\ex_stage|alu_oper2|out~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~1_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~1 .lut_mask = 16'h0022;
defparam \ex_stage|alu|LessThan2~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y8_N2
cycloneive_lcell_comb \ex_stage|alu|LessThan2~3 (
// Equation(s):
// \ex_stage|alu|LessThan2~3_cout  = CARRY((\ex_stage|alu_oper2|out~35_combout  & (!\ex_stage|alu_oper1|out [1] & !\ex_stage|alu|LessThan2~1_cout )) # (!\ex_stage|alu_oper2|out~35_combout  & ((!\ex_stage|alu|LessThan2~1_cout ) # (!\ex_stage|alu_oper1|out 
// [1]))))

	.dataa(\ex_stage|alu_oper2|out~35_combout ),
	.datab(\ex_stage|alu_oper1|out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~1_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~3_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~3 .lut_mask = 16'h0017;
defparam \ex_stage|alu|LessThan2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y8_N4
cycloneive_lcell_comb \ex_stage|alu|LessThan2~5 (
// Equation(s):
// \ex_stage|alu|LessThan2~5_cout  = CARRY((\ex_stage|alu_oper1|out [2] & ((!\ex_stage|alu|LessThan2~3_cout ) # (!\ex_stage|alu_oper2|out~41_combout ))) # (!\ex_stage|alu_oper1|out [2] & (!\ex_stage|alu_oper2|out~41_combout  & !\ex_stage|alu|LessThan2~3_cout 
// )))

	.dataa(\ex_stage|alu_oper1|out [2]),
	.datab(\ex_stage|alu_oper2|out~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~3_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~5_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~5 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y8_N6
cycloneive_lcell_comb \ex_stage|alu|LessThan2~7 (
// Equation(s):
// \ex_stage|alu|LessThan2~7_cout  = CARRY((\ex_stage|alu_oper1|out [3] & (\ex_stage|alu_oper2|out~38_combout  & !\ex_stage|alu|LessThan2~5_cout )) # (!\ex_stage|alu_oper1|out [3] & ((\ex_stage|alu_oper2|out~38_combout ) # (!\ex_stage|alu|LessThan2~5_cout 
// ))))

	.dataa(\ex_stage|alu_oper1|out [3]),
	.datab(\ex_stage|alu_oper2|out~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~5_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~7_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~7 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y8_N8
cycloneive_lcell_comb \ex_stage|alu|LessThan2~9 (
// Equation(s):
// \ex_stage|alu|LessThan2~9_cout  = CARRY((\ex_stage|alu_oper2|out~47_combout  & (\ex_stage|alu_oper1|out [4] & !\ex_stage|alu|LessThan2~7_cout )) # (!\ex_stage|alu_oper2|out~47_combout  & ((\ex_stage|alu_oper1|out [4]) # (!\ex_stage|alu|LessThan2~7_cout 
// ))))

	.dataa(\ex_stage|alu_oper2|out~47_combout ),
	.datab(\ex_stage|alu_oper1|out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~7_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~9_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~9 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y8_N10
cycloneive_lcell_comb \ex_stage|alu|LessThan2~11 (
// Equation(s):
// \ex_stage|alu|LessThan2~11_cout  = CARRY((\ex_stage|alu_oper1|out [5] & (\ex_stage|alu_oper2|out~44_combout  & !\ex_stage|alu|LessThan2~9_cout )) # (!\ex_stage|alu_oper1|out [5] & ((\ex_stage|alu_oper2|out~44_combout ) # (!\ex_stage|alu|LessThan2~9_cout 
// ))))

	.dataa(\ex_stage|alu_oper1|out [5]),
	.datab(\ex_stage|alu_oper2|out~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~9_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~11_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~11 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y8_N12
cycloneive_lcell_comb \ex_stage|alu|LessThan2~13 (
// Equation(s):
// \ex_stage|alu|LessThan2~13_cout  = CARRY((\ex_stage|alu_oper2|out~11_combout  & (\ex_stage|alu_oper1|out [6] & !\ex_stage|alu|LessThan2~11_cout )) # (!\ex_stage|alu_oper2|out~11_combout  & ((\ex_stage|alu_oper1|out [6]) # (!\ex_stage|alu|LessThan2~11_cout 
// ))))

	.dataa(\ex_stage|alu_oper2|out~11_combout ),
	.datab(\ex_stage|alu_oper1|out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~11_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~13_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~13 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y8_N14
cycloneive_lcell_comb \ex_stage|alu|LessThan2~15 (
// Equation(s):
// \ex_stage|alu|LessThan2~15_cout  = CARRY((\ex_stage|alu_oper2|out~27_combout  & ((!\ex_stage|alu|LessThan2~13_cout ) # (!\ex_stage|alu_oper1|out [7]))) # (!\ex_stage|alu_oper2|out~27_combout  & (!\ex_stage|alu_oper1|out [7] & 
// !\ex_stage|alu|LessThan2~13_cout )))

	.dataa(\ex_stage|alu_oper2|out~27_combout ),
	.datab(\ex_stage|alu_oper1|out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~13_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~15_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~15 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y8_N16
cycloneive_lcell_comb \ex_stage|alu|LessThan2~17 (
// Equation(s):
// \ex_stage|alu|LessThan2~17_cout  = CARRY((\ex_stage|alu_oper1|out [8] & ((!\ex_stage|alu|LessThan2~15_cout ) # (!\ex_stage|alu_oper2|out~19_combout ))) # (!\ex_stage|alu_oper1|out [8] & (!\ex_stage|alu_oper2|out~19_combout  & 
// !\ex_stage|alu|LessThan2~15_cout )))

	.dataa(\ex_stage|alu_oper1|out [8]),
	.datab(\ex_stage|alu_oper2|out~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~15_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~17_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~17 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan2~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y8_N18
cycloneive_lcell_comb \ex_stage|alu|LessThan2~19 (
// Equation(s):
// \ex_stage|alu|LessThan2~19_cout  = CARRY((\ex_stage|alu_oper2|out~16_combout  & ((!\ex_stage|alu|LessThan2~17_cout ) # (!\ex_stage|alu_oper1|out [9]))) # (!\ex_stage|alu_oper2|out~16_combout  & (!\ex_stage|alu_oper1|out [9] & 
// !\ex_stage|alu|LessThan2~17_cout )))

	.dataa(\ex_stage|alu_oper2|out~16_combout ),
	.datab(\ex_stage|alu_oper1|out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~17_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~19_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~19 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan2~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y8_N20
cycloneive_lcell_comb \ex_stage|alu|LessThan2~21 (
// Equation(s):
// \ex_stage|alu|LessThan2~21_cout  = CARRY((\ex_stage|alu_oper1|out [10] & ((!\ex_stage|alu|LessThan2~19_cout ) # (!\ex_stage|alu_oper2|out~24_combout ))) # (!\ex_stage|alu_oper1|out [10] & (!\ex_stage|alu_oper2|out~24_combout  & 
// !\ex_stage|alu|LessThan2~19_cout )))

	.dataa(\ex_stage|alu_oper1|out [10]),
	.datab(\ex_stage|alu_oper2|out~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~19_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~21_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~21 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan2~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y8_N22
cycloneive_lcell_comb \ex_stage|alu|LessThan2~23 (
// Equation(s):
// \ex_stage|alu|LessThan2~23_cout  = CARRY((\ex_stage|alu_oper2|out~22_combout  & ((!\ex_stage|alu|LessThan2~21_cout ) # (!\ex_stage|alu_oper1|out [11]))) # (!\ex_stage|alu_oper2|out~22_combout  & (!\ex_stage|alu_oper1|out [11] & 
// !\ex_stage|alu|LessThan2~21_cout )))

	.dataa(\ex_stage|alu_oper2|out~22_combout ),
	.datab(\ex_stage|alu_oper1|out [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~21_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~23_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~23 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan2~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y8_N24
cycloneive_lcell_comb \ex_stage|alu|LessThan2~25 (
// Equation(s):
// \ex_stage|alu|LessThan2~25_cout  = CARRY((\ex_stage|alu_oper1|out [12] & ((!\ex_stage|alu|LessThan2~23_cout ) # (!\ex_stage|alu_oper2|out~5_combout ))) # (!\ex_stage|alu_oper1|out [12] & (!\ex_stage|alu_oper2|out~5_combout  & 
// !\ex_stage|alu|LessThan2~23_cout )))

	.dataa(\ex_stage|alu_oper1|out [12]),
	.datab(\ex_stage|alu_oper2|out~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~23_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~25_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~25 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan2~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y8_N26
cycloneive_lcell_comb \ex_stage|alu|LessThan2~27 (
// Equation(s):
// \ex_stage|alu|LessThan2~27_cout  = CARRY((\ex_stage|alu_oper1|out [13] & (\ex_stage|alu_oper2|out~2_combout  & !\ex_stage|alu|LessThan2~25_cout )) # (!\ex_stage|alu_oper1|out [13] & ((\ex_stage|alu_oper2|out~2_combout ) # (!\ex_stage|alu|LessThan2~25_cout 
// ))))

	.dataa(\ex_stage|alu_oper1|out [13]),
	.datab(\ex_stage|alu_oper2|out~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~25_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~27_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~27 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan2~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y8_N28
cycloneive_lcell_comb \ex_stage|alu|LessThan2~29 (
// Equation(s):
// \ex_stage|alu|LessThan2~29_cout  = CARRY((\ex_stage|alu_oper1|out [14] & ((!\ex_stage|alu|LessThan2~27_cout ) # (!\ex_stage|alu_oper2|out~8_combout ))) # (!\ex_stage|alu_oper1|out [14] & (!\ex_stage|alu_oper2|out~8_combout  & 
// !\ex_stage|alu|LessThan2~27_cout )))

	.dataa(\ex_stage|alu_oper1|out [14]),
	.datab(\ex_stage|alu_oper2|out~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~27_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~29_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~29 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan2~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y8_N30
cycloneive_lcell_comb \ex_stage|alu|LessThan2~31 (
// Equation(s):
// \ex_stage|alu|LessThan2~31_cout  = CARRY((\ex_stage|alu_oper2|out~91_combout  & ((!\ex_stage|alu|LessThan2~29_cout ) # (!\ex_stage|alu_oper1|out [15]))) # (!\ex_stage|alu_oper2|out~91_combout  & (!\ex_stage|alu_oper1|out [15] & 
// !\ex_stage|alu|LessThan2~29_cout )))

	.dataa(\ex_stage|alu_oper2|out~91_combout ),
	.datab(\ex_stage|alu_oper1|out [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~29_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~31_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~31 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan2~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y7_N0
cycloneive_lcell_comb \ex_stage|alu|LessThan2~33 (
// Equation(s):
// \ex_stage|alu|LessThan2~33_cout  = CARRY((\ex_stage|alu_oper1|out [16] & ((!\ex_stage|alu|LessThan2~31_cout ) # (!\ex_stage|alu_oper2|out~53_combout ))) # (!\ex_stage|alu_oper1|out [16] & (!\ex_stage|alu_oper2|out~53_combout  & 
// !\ex_stage|alu|LessThan2~31_cout )))

	.dataa(\ex_stage|alu_oper1|out [16]),
	.datab(\ex_stage|alu_oper2|out~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~31_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~33_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~33 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan2~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y7_N2
cycloneive_lcell_comb \ex_stage|alu|LessThan2~35 (
// Equation(s):
// \ex_stage|alu|LessThan2~35_cout  = CARRY((\ex_stage|alu_oper2|out~50_combout  & ((!\ex_stage|alu|LessThan2~33_cout ) # (!\ex_stage|alu_oper1|out [17]))) # (!\ex_stage|alu_oper2|out~50_combout  & (!\ex_stage|alu_oper1|out [17] & 
// !\ex_stage|alu|LessThan2~33_cout )))

	.dataa(\ex_stage|alu_oper2|out~50_combout ),
	.datab(\ex_stage|alu_oper1|out [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~33_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~35_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~35 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan2~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y7_N4
cycloneive_lcell_comb \ex_stage|alu|LessThan2~37 (
// Equation(s):
// \ex_stage|alu|LessThan2~37_cout  = CARRY((\ex_stage|alu_oper1|out [18] & ((!\ex_stage|alu|LessThan2~35_cout ) # (!\ex_stage|alu_oper2|out~56_combout ))) # (!\ex_stage|alu_oper1|out [18] & (!\ex_stage|alu_oper2|out~56_combout  & 
// !\ex_stage|alu|LessThan2~35_cout )))

	.dataa(\ex_stage|alu_oper1|out [18]),
	.datab(\ex_stage|alu_oper2|out~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~35_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~37_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~37 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan2~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y7_N6
cycloneive_lcell_comb \ex_stage|alu|LessThan2~39 (
// Equation(s):
// \ex_stage|alu|LessThan2~39_cout  = CARRY((\ex_stage|alu_oper1|out [19] & (\ex_stage|alu_oper2|out~59_combout  & !\ex_stage|alu|LessThan2~37_cout )) # (!\ex_stage|alu_oper1|out [19] & ((\ex_stage|alu_oper2|out~59_combout ) # 
// (!\ex_stage|alu|LessThan2~37_cout ))))

	.dataa(\ex_stage|alu_oper1|out [19]),
	.datab(\ex_stage|alu_oper2|out~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~37_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~39_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~39 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan2~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y7_N8
cycloneive_lcell_comb \ex_stage|alu|LessThan2~41 (
// Equation(s):
// \ex_stage|alu|LessThan2~41_cout  = CARRY((\ex_stage|alu_oper1|out [20] & ((!\ex_stage|alu|LessThan2~39_cout ) # (!\ex_stage|alu_oper2|out~65_combout ))) # (!\ex_stage|alu_oper1|out [20] & (!\ex_stage|alu_oper2|out~65_combout  & 
// !\ex_stage|alu|LessThan2~39_cout )))

	.dataa(\ex_stage|alu_oper1|out [20]),
	.datab(\ex_stage|alu_oper2|out~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~39_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~41_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~41 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan2~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y7_N10
cycloneive_lcell_comb \ex_stage|alu|LessThan2~43 (
// Equation(s):
// \ex_stage|alu|LessThan2~43_cout  = CARRY((\ex_stage|alu_oper2|out~62_combout  & ((!\ex_stage|alu|LessThan2~41_cout ) # (!\ex_stage|alu_oper1|out [21]))) # (!\ex_stage|alu_oper2|out~62_combout  & (!\ex_stage|alu_oper1|out [21] & 
// !\ex_stage|alu|LessThan2~41_cout )))

	.dataa(\ex_stage|alu_oper2|out~62_combout ),
	.datab(\ex_stage|alu_oper1|out [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~41_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~43_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~43 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan2~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y7_N12
cycloneive_lcell_comb \ex_stage|alu|LessThan2~45 (
// Equation(s):
// \ex_stage|alu|LessThan2~45_cout  = CARRY((\ex_stage|alu_oper1|out [22] & ((!\ex_stage|alu|LessThan2~43_cout ) # (!\ex_stage|alu_oper2|out~68_combout ))) # (!\ex_stage|alu_oper1|out [22] & (!\ex_stage|alu_oper2|out~68_combout  & 
// !\ex_stage|alu|LessThan2~43_cout )))

	.dataa(\ex_stage|alu_oper1|out [22]),
	.datab(\ex_stage|alu_oper2|out~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~43_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~45_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~45 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan2~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y7_N14
cycloneive_lcell_comb \ex_stage|alu|LessThan2~47 (
// Equation(s):
// \ex_stage|alu|LessThan2~47_cout  = CARRY((\ex_stage|alu_oper1|out [23] & (\ex_stage|alu_oper2|out~71_combout  & !\ex_stage|alu|LessThan2~45_cout )) # (!\ex_stage|alu_oper1|out [23] & ((\ex_stage|alu_oper2|out~71_combout ) # 
// (!\ex_stage|alu|LessThan2~45_cout ))))

	.dataa(\ex_stage|alu_oper1|out [23]),
	.datab(\ex_stage|alu_oper2|out~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~45_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~47_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~47 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan2~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y7_N16
cycloneive_lcell_comb \ex_stage|alu|LessThan2~49 (
// Equation(s):
// \ex_stage|alu|LessThan2~49_cout  = CARRY((\ex_stage|alu_oper2|out~87_combout  & (\ex_stage|alu_oper1|out [24] & !\ex_stage|alu|LessThan2~47_cout )) # (!\ex_stage|alu_oper2|out~87_combout  & ((\ex_stage|alu_oper1|out [24]) # 
// (!\ex_stage|alu|LessThan2~47_cout ))))

	.dataa(\ex_stage|alu_oper2|out~87_combout ),
	.datab(\ex_stage|alu_oper1|out [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~47_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~49_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~49 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan2~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y7_N18
cycloneive_lcell_comb \ex_stage|alu|LessThan2~51 (
// Equation(s):
// \ex_stage|alu|LessThan2~51_cout  = CARRY((\ex_stage|alu_oper2|out~90_combout  & ((!\ex_stage|alu|LessThan2~49_cout ) # (!\ex_stage|alu_oper1|out [25]))) # (!\ex_stage|alu_oper2|out~90_combout  & (!\ex_stage|alu_oper1|out [25] & 
// !\ex_stage|alu|LessThan2~49_cout )))

	.dataa(\ex_stage|alu_oper2|out~90_combout ),
	.datab(\ex_stage|alu_oper1|out [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~49_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~51_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~51 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan2~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y7_N20
cycloneive_lcell_comb \ex_stage|alu|LessThan2~53 (
// Equation(s):
// \ex_stage|alu|LessThan2~53_cout  = CARRY((\ex_stage|alu_oper1|out [26] & ((!\ex_stage|alu|LessThan2~51_cout ) # (!\ex_stage|alu_oper2|out~78_combout ))) # (!\ex_stage|alu_oper1|out [26] & (!\ex_stage|alu_oper2|out~78_combout  & 
// !\ex_stage|alu|LessThan2~51_cout )))

	.dataa(\ex_stage|alu_oper1|out [26]),
	.datab(\ex_stage|alu_oper2|out~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~51_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~53_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~53 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan2~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y7_N22
cycloneive_lcell_comb \ex_stage|alu|LessThan2~55 (
// Equation(s):
// \ex_stage|alu|LessThan2~55_cout  = CARRY((\ex_stage|alu_oper2|out~82_combout  & ((!\ex_stage|alu|LessThan2~53_cout ) # (!\ex_stage|alu_oper1|out [27]))) # (!\ex_stage|alu_oper2|out~82_combout  & (!\ex_stage|alu_oper1|out [27] & 
// !\ex_stage|alu|LessThan2~53_cout )))

	.dataa(\ex_stage|alu_oper2|out~82_combout ),
	.datab(\ex_stage|alu_oper1|out [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~53_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~55_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~55 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan2~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y7_N24
cycloneive_lcell_comb \ex_stage|alu|LessThan2~57 (
// Equation(s):
// \ex_stage|alu|LessThan2~57_cout  = CARRY((\ex_stage|alu_oper2|out~84_combout  & (\ex_stage|alu_oper1|out [28] & !\ex_stage|alu|LessThan2~55_cout )) # (!\ex_stage|alu_oper2|out~84_combout  & ((\ex_stage|alu_oper1|out [28]) # 
// (!\ex_stage|alu|LessThan2~55_cout ))))

	.dataa(\ex_stage|alu_oper2|out~84_combout ),
	.datab(\ex_stage|alu_oper1|out [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~55_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~57_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~57 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan2~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y7_N26
cycloneive_lcell_comb \ex_stage|alu|LessThan2~59 (
// Equation(s):
// \ex_stage|alu|LessThan2~59_cout  = CARRY((\ex_stage|alu_oper1|out [29] & (\ex_stage|alu_oper2|out~74_combout  & !\ex_stage|alu|LessThan2~57_cout )) # (!\ex_stage|alu_oper1|out [29] & ((\ex_stage|alu_oper2|out~74_combout ) # 
// (!\ex_stage|alu|LessThan2~57_cout ))))

	.dataa(\ex_stage|alu_oper1|out [29]),
	.datab(\ex_stage|alu_oper2|out~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~57_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~59_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~59 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan2~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y7_N28
cycloneive_lcell_comb \ex_stage|alu|LessThan2~61 (
// Equation(s):
// \ex_stage|alu|LessThan2~61_cout  = CARRY((\ex_stage|alu_oper1|out [30] & ((!\ex_stage|alu|LessThan2~59_cout ) # (!\ex_stage|alu_oper2|out~80_combout ))) # (!\ex_stage|alu_oper1|out [30] & (!\ex_stage|alu_oper2|out~80_combout  & 
// !\ex_stage|alu|LessThan2~59_cout )))

	.dataa(\ex_stage|alu_oper1|out [30]),
	.datab(\ex_stage|alu_oper2|out~80_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~59_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~61_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~61 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan2~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y7_N30
cycloneive_lcell_comb \ex_stage|alu|LessThan2~62 (
// Equation(s):
// \ex_stage|alu|LessThan2~62_combout  = (\ex_stage|alu_oper2|out~76_combout  & ((\ex_stage|alu|LessThan2~61_cout ) # (!\ex_stage|alu_oper1|out [31]))) # (!\ex_stage|alu_oper2|out~76_combout  & (\ex_stage|alu|LessThan2~61_cout  & !\ex_stage|alu_oper1|out 
// [31]))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper2|out~76_combout ),
	.datac(gnd),
	.datad(\ex_stage|alu_oper1|out [31]),
	.cin(\ex_stage|alu|LessThan2~61_cout ),
	.combout(\ex_stage|alu|LessThan2~62_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~62 .lut_mask = 16'hC0FC;
defparam \ex_stage|alu|LessThan2~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N0
cycloneive_lcell_comb \ex_stage|alu|LessThan1~1 (
// Equation(s):
// \ex_stage|alu|LessThan1~1_cout  = CARRY((\ex_stage|alu_oper2|out~32_combout  & !\ex_stage|alu_oper1|out [0]))

	.dataa(\ex_stage|alu_oper2|out~32_combout ),
	.datab(\ex_stage|alu_oper1|out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~1_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~1 .lut_mask = 16'h0022;
defparam \ex_stage|alu|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N2
cycloneive_lcell_comb \ex_stage|alu|LessThan1~3 (
// Equation(s):
// \ex_stage|alu|LessThan1~3_cout  = CARRY((\ex_stage|alu_oper1|out [1] & ((\ex_stage|alu_oper2|out~35_combout ) # (!\ex_stage|alu|LessThan1~1_cout ))) # (!\ex_stage|alu_oper1|out [1] & (\ex_stage|alu_oper2|out~35_combout  & !\ex_stage|alu|LessThan1~1_cout 
// )))

	.dataa(\ex_stage|alu_oper1|out [1]),
	.datab(\ex_stage|alu_oper2|out~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~1_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~3_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~3 .lut_mask = 16'h008E;
defparam \ex_stage|alu|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N4
cycloneive_lcell_comb \ex_stage|alu|LessThan1~5 (
// Equation(s):
// \ex_stage|alu|LessThan1~5_cout  = CARRY((\ex_stage|alu_oper2|out~41_combout  & ((!\ex_stage|alu|LessThan1~3_cout ) # (!\ex_stage|alu_oper1|out [2]))) # (!\ex_stage|alu_oper2|out~41_combout  & (!\ex_stage|alu_oper1|out [2] & !\ex_stage|alu|LessThan1~3_cout 
// )))

	.dataa(\ex_stage|alu_oper2|out~41_combout ),
	.datab(\ex_stage|alu_oper1|out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~3_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~5_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~5 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N6
cycloneive_lcell_comb \ex_stage|alu|LessThan1~7 (
// Equation(s):
// \ex_stage|alu|LessThan1~7_cout  = CARRY((\ex_stage|alu_oper1|out [3] & ((!\ex_stage|alu|LessThan1~5_cout ) # (!\ex_stage|alu_oper2|out~38_combout ))) # (!\ex_stage|alu_oper1|out [3] & (!\ex_stage|alu_oper2|out~38_combout  & !\ex_stage|alu|LessThan1~5_cout 
// )))

	.dataa(\ex_stage|alu_oper1|out [3]),
	.datab(\ex_stage|alu_oper2|out~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~5_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~7_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~7 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N8
cycloneive_lcell_comb \ex_stage|alu|LessThan1~9 (
// Equation(s):
// \ex_stage|alu|LessThan1~9_cout  = CARRY((\ex_stage|alu_oper1|out [4] & (\ex_stage|alu_oper2|out~47_combout  & !\ex_stage|alu|LessThan1~7_cout )) # (!\ex_stage|alu_oper1|out [4] & ((\ex_stage|alu_oper2|out~47_combout ) # (!\ex_stage|alu|LessThan1~7_cout 
// ))))

	.dataa(\ex_stage|alu_oper1|out [4]),
	.datab(\ex_stage|alu_oper2|out~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~7_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~9_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~9 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N10
cycloneive_lcell_comb \ex_stage|alu|LessThan1~11 (
// Equation(s):
// \ex_stage|alu|LessThan1~11_cout  = CARRY((\ex_stage|alu_oper2|out~44_combout  & (\ex_stage|alu_oper1|out [5] & !\ex_stage|alu|LessThan1~9_cout )) # (!\ex_stage|alu_oper2|out~44_combout  & ((\ex_stage|alu_oper1|out [5]) # (!\ex_stage|alu|LessThan1~9_cout 
// ))))

	.dataa(\ex_stage|alu_oper2|out~44_combout ),
	.datab(\ex_stage|alu_oper1|out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~9_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~11_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~11 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N12
cycloneive_lcell_comb \ex_stage|alu|LessThan1~13 (
// Equation(s):
// \ex_stage|alu|LessThan1~13_cout  = CARRY((\ex_stage|alu_oper1|out [6] & (\ex_stage|alu_oper2|out~11_combout  & !\ex_stage|alu|LessThan1~11_cout )) # (!\ex_stage|alu_oper1|out [6] & ((\ex_stage|alu_oper2|out~11_combout ) # (!\ex_stage|alu|LessThan1~11_cout 
// ))))

	.dataa(\ex_stage|alu_oper1|out [6]),
	.datab(\ex_stage|alu_oper2|out~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~11_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~13_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~13 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N14
cycloneive_lcell_comb \ex_stage|alu|LessThan1~15 (
// Equation(s):
// \ex_stage|alu|LessThan1~15_cout  = CARRY((\ex_stage|alu_oper1|out [7] & ((!\ex_stage|alu|LessThan1~13_cout ) # (!\ex_stage|alu_oper2|out~27_combout ))) # (!\ex_stage|alu_oper1|out [7] & (!\ex_stage|alu_oper2|out~27_combout  & 
// !\ex_stage|alu|LessThan1~13_cout )))

	.dataa(\ex_stage|alu_oper1|out [7]),
	.datab(\ex_stage|alu_oper2|out~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~13_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~15_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~15 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N16
cycloneive_lcell_comb \ex_stage|alu|LessThan1~17 (
// Equation(s):
// \ex_stage|alu|LessThan1~17_cout  = CARRY((\ex_stage|alu_oper2|out~19_combout  & ((!\ex_stage|alu|LessThan1~15_cout ) # (!\ex_stage|alu_oper1|out [8]))) # (!\ex_stage|alu_oper2|out~19_combout  & (!\ex_stage|alu_oper1|out [8] & 
// !\ex_stage|alu|LessThan1~15_cout )))

	.dataa(\ex_stage|alu_oper2|out~19_combout ),
	.datab(\ex_stage|alu_oper1|out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~15_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~17_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~17 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N18
cycloneive_lcell_comb \ex_stage|alu|LessThan1~19 (
// Equation(s):
// \ex_stage|alu|LessThan1~19_cout  = CARRY((\ex_stage|alu_oper1|out [9] & ((!\ex_stage|alu|LessThan1~17_cout ) # (!\ex_stage|alu_oper2|out~16_combout ))) # (!\ex_stage|alu_oper1|out [9] & (!\ex_stage|alu_oper2|out~16_combout  & 
// !\ex_stage|alu|LessThan1~17_cout )))

	.dataa(\ex_stage|alu_oper1|out [9]),
	.datab(\ex_stage|alu_oper2|out~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~17_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~19_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~19 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N20
cycloneive_lcell_comb \ex_stage|alu|LessThan1~21 (
// Equation(s):
// \ex_stage|alu|LessThan1~21_cout  = CARRY((\ex_stage|alu_oper2|out~24_combout  & ((!\ex_stage|alu|LessThan1~19_cout ) # (!\ex_stage|alu_oper1|out [10]))) # (!\ex_stage|alu_oper2|out~24_combout  & (!\ex_stage|alu_oper1|out [10] & 
// !\ex_stage|alu|LessThan1~19_cout )))

	.dataa(\ex_stage|alu_oper2|out~24_combout ),
	.datab(\ex_stage|alu_oper1|out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~19_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~21_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~21 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan1~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N22
cycloneive_lcell_comb \ex_stage|alu|LessThan1~23 (
// Equation(s):
// \ex_stage|alu|LessThan1~23_cout  = CARRY((\ex_stage|alu_oper2|out~22_combout  & (\ex_stage|alu_oper1|out [11] & !\ex_stage|alu|LessThan1~21_cout )) # (!\ex_stage|alu_oper2|out~22_combout  & ((\ex_stage|alu_oper1|out [11]) # 
// (!\ex_stage|alu|LessThan1~21_cout ))))

	.dataa(\ex_stage|alu_oper2|out~22_combout ),
	.datab(\ex_stage|alu_oper1|out [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~21_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~23_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~23 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N24
cycloneive_lcell_comb \ex_stage|alu|LessThan1~25 (
// Equation(s):
// \ex_stage|alu|LessThan1~25_cout  = CARRY((\ex_stage|alu_oper2|out~5_combout  & ((!\ex_stage|alu|LessThan1~23_cout ) # (!\ex_stage|alu_oper1|out [12]))) # (!\ex_stage|alu_oper2|out~5_combout  & (!\ex_stage|alu_oper1|out [12] & 
// !\ex_stage|alu|LessThan1~23_cout )))

	.dataa(\ex_stage|alu_oper2|out~5_combout ),
	.datab(\ex_stage|alu_oper1|out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~23_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~25_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~25 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan1~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N26
cycloneive_lcell_comb \ex_stage|alu|LessThan1~27 (
// Equation(s):
// \ex_stage|alu|LessThan1~27_cout  = CARRY((\ex_stage|alu_oper1|out [13] & ((!\ex_stage|alu|LessThan1~25_cout ) # (!\ex_stage|alu_oper2|out~2_combout ))) # (!\ex_stage|alu_oper1|out [13] & (!\ex_stage|alu_oper2|out~2_combout  & 
// !\ex_stage|alu|LessThan1~25_cout )))

	.dataa(\ex_stage|alu_oper1|out [13]),
	.datab(\ex_stage|alu_oper2|out~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~25_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~27_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~27 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan1~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N28
cycloneive_lcell_comb \ex_stage|alu|LessThan1~29 (
// Equation(s):
// \ex_stage|alu|LessThan1~29_cout  = CARRY((\ex_stage|alu_oper2|out~8_combout  & ((!\ex_stage|alu|LessThan1~27_cout ) # (!\ex_stage|alu_oper1|out [14]))) # (!\ex_stage|alu_oper2|out~8_combout  & (!\ex_stage|alu_oper1|out [14] & 
// !\ex_stage|alu|LessThan1~27_cout )))

	.dataa(\ex_stage|alu_oper2|out~8_combout ),
	.datab(\ex_stage|alu_oper1|out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~27_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~29_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~29 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan1~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N30
cycloneive_lcell_comb \ex_stage|alu|LessThan1~31 (
// Equation(s):
// \ex_stage|alu|LessThan1~31_cout  = CARRY((\ex_stage|alu_oper1|out [15] & ((!\ex_stage|alu|LessThan1~29_cout ) # (!\ex_stage|alu_oper2|out~91_combout ))) # (!\ex_stage|alu_oper1|out [15] & (!\ex_stage|alu_oper2|out~91_combout  & 
// !\ex_stage|alu|LessThan1~29_cout )))

	.dataa(\ex_stage|alu_oper1|out [15]),
	.datab(\ex_stage|alu_oper2|out~91_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~29_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~31_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~31 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan1~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y7_N0
cycloneive_lcell_comb \ex_stage|alu|LessThan1~33 (
// Equation(s):
// \ex_stage|alu|LessThan1~33_cout  = CARRY((\ex_stage|alu_oper2|out~53_combout  & ((!\ex_stage|alu|LessThan1~31_cout ) # (!\ex_stage|alu_oper1|out [16]))) # (!\ex_stage|alu_oper2|out~53_combout  & (!\ex_stage|alu_oper1|out [16] & 
// !\ex_stage|alu|LessThan1~31_cout )))

	.dataa(\ex_stage|alu_oper2|out~53_combout ),
	.datab(\ex_stage|alu_oper1|out [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~31_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~33_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~33 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan1~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y7_N2
cycloneive_lcell_comb \ex_stage|alu|LessThan1~35 (
// Equation(s):
// \ex_stage|alu|LessThan1~35_cout  = CARRY((\ex_stage|alu_oper1|out [17] & ((!\ex_stage|alu|LessThan1~33_cout ) # (!\ex_stage|alu_oper2|out~50_combout ))) # (!\ex_stage|alu_oper1|out [17] & (!\ex_stage|alu_oper2|out~50_combout  & 
// !\ex_stage|alu|LessThan1~33_cout )))

	.dataa(\ex_stage|alu_oper1|out [17]),
	.datab(\ex_stage|alu_oper2|out~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~33_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~35_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~35 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan1~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y7_N4
cycloneive_lcell_comb \ex_stage|alu|LessThan1~37 (
// Equation(s):
// \ex_stage|alu|LessThan1~37_cout  = CARRY((\ex_stage|alu_oper1|out [18] & (\ex_stage|alu_oper2|out~56_combout  & !\ex_stage|alu|LessThan1~35_cout )) # (!\ex_stage|alu_oper1|out [18] & ((\ex_stage|alu_oper2|out~56_combout ) # 
// (!\ex_stage|alu|LessThan1~35_cout ))))

	.dataa(\ex_stage|alu_oper1|out [18]),
	.datab(\ex_stage|alu_oper2|out~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~35_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~37_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~37 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan1~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y7_N6
cycloneive_lcell_comb \ex_stage|alu|LessThan1~39 (
// Equation(s):
// \ex_stage|alu|LessThan1~39_cout  = CARRY((\ex_stage|alu_oper2|out~59_combout  & (\ex_stage|alu_oper1|out [19] & !\ex_stage|alu|LessThan1~37_cout )) # (!\ex_stage|alu_oper2|out~59_combout  & ((\ex_stage|alu_oper1|out [19]) # 
// (!\ex_stage|alu|LessThan1~37_cout ))))

	.dataa(\ex_stage|alu_oper2|out~59_combout ),
	.datab(\ex_stage|alu_oper1|out [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~37_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~39_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~39 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan1~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y7_N8
cycloneive_lcell_comb \ex_stage|alu|LessThan1~41 (
// Equation(s):
// \ex_stage|alu|LessThan1~41_cout  = CARRY((\ex_stage|alu_oper1|out [20] & (\ex_stage|alu_oper2|out~65_combout  & !\ex_stage|alu|LessThan1~39_cout )) # (!\ex_stage|alu_oper1|out [20] & ((\ex_stage|alu_oper2|out~65_combout ) # 
// (!\ex_stage|alu|LessThan1~39_cout ))))

	.dataa(\ex_stage|alu_oper1|out [20]),
	.datab(\ex_stage|alu_oper2|out~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~39_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~41_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~41 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan1~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y7_N10
cycloneive_lcell_comb \ex_stage|alu|LessThan1~43 (
// Equation(s):
// \ex_stage|alu|LessThan1~43_cout  = CARRY((\ex_stage|alu_oper2|out~62_combout  & (\ex_stage|alu_oper1|out [21] & !\ex_stage|alu|LessThan1~41_cout )) # (!\ex_stage|alu_oper2|out~62_combout  & ((\ex_stage|alu_oper1|out [21]) # 
// (!\ex_stage|alu|LessThan1~41_cout ))))

	.dataa(\ex_stage|alu_oper2|out~62_combout ),
	.datab(\ex_stage|alu_oper1|out [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~41_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~43_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~43 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan1~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y7_N12
cycloneive_lcell_comb \ex_stage|alu|LessThan1~45 (
// Equation(s):
// \ex_stage|alu|LessThan1~45_cout  = CARRY((\ex_stage|alu_oper2|out~68_combout  & ((!\ex_stage|alu|LessThan1~43_cout ) # (!\ex_stage|alu_oper1|out [22]))) # (!\ex_stage|alu_oper2|out~68_combout  & (!\ex_stage|alu_oper1|out [22] & 
// !\ex_stage|alu|LessThan1~43_cout )))

	.dataa(\ex_stage|alu_oper2|out~68_combout ),
	.datab(\ex_stage|alu_oper1|out [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~43_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~45_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~45 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan1~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y7_N14
cycloneive_lcell_comb \ex_stage|alu|LessThan1~47 (
// Equation(s):
// \ex_stage|alu|LessThan1~47_cout  = CARRY((\ex_stage|alu_oper2|out~71_combout  & (\ex_stage|alu_oper1|out [23] & !\ex_stage|alu|LessThan1~45_cout )) # (!\ex_stage|alu_oper2|out~71_combout  & ((\ex_stage|alu_oper1|out [23]) # 
// (!\ex_stage|alu|LessThan1~45_cout ))))

	.dataa(\ex_stage|alu_oper2|out~71_combout ),
	.datab(\ex_stage|alu_oper1|out [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~45_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~47_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~47 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan1~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y7_N16
cycloneive_lcell_comb \ex_stage|alu|LessThan1~49 (
// Equation(s):
// \ex_stage|alu|LessThan1~49_cout  = CARRY((\ex_stage|alu_oper1|out [24] & (\ex_stage|alu_oper2|out~87_combout  & !\ex_stage|alu|LessThan1~47_cout )) # (!\ex_stage|alu_oper1|out [24] & ((\ex_stage|alu_oper2|out~87_combout ) # 
// (!\ex_stage|alu|LessThan1~47_cout ))))

	.dataa(\ex_stage|alu_oper1|out [24]),
	.datab(\ex_stage|alu_oper2|out~87_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~47_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~49_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~49 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan1~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y7_N18
cycloneive_lcell_comb \ex_stage|alu|LessThan1~51 (
// Equation(s):
// \ex_stage|alu|LessThan1~51_cout  = CARRY((\ex_stage|alu_oper2|out~90_combout  & (\ex_stage|alu_oper1|out [25] & !\ex_stage|alu|LessThan1~49_cout )) # (!\ex_stage|alu_oper2|out~90_combout  & ((\ex_stage|alu_oper1|out [25]) # 
// (!\ex_stage|alu|LessThan1~49_cout ))))

	.dataa(\ex_stage|alu_oper2|out~90_combout ),
	.datab(\ex_stage|alu_oper1|out [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~49_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~51_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~51 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan1~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y7_N20
cycloneive_lcell_comb \ex_stage|alu|LessThan1~53 (
// Equation(s):
// \ex_stage|alu|LessThan1~53_cout  = CARRY((\ex_stage|alu_oper2|out~78_combout  & ((!\ex_stage|alu|LessThan1~51_cout ) # (!\ex_stage|alu_oper1|out [26]))) # (!\ex_stage|alu_oper2|out~78_combout  & (!\ex_stage|alu_oper1|out [26] & 
// !\ex_stage|alu|LessThan1~51_cout )))

	.dataa(\ex_stage|alu_oper2|out~78_combout ),
	.datab(\ex_stage|alu_oper1|out [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~51_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~53_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~53 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan1~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y7_N22
cycloneive_lcell_comb \ex_stage|alu|LessThan1~55 (
// Equation(s):
// \ex_stage|alu|LessThan1~55_cout  = CARRY((\ex_stage|alu_oper1|out [27] & ((!\ex_stage|alu|LessThan1~53_cout ) # (!\ex_stage|alu_oper2|out~82_combout ))) # (!\ex_stage|alu_oper1|out [27] & (!\ex_stage|alu_oper2|out~82_combout  & 
// !\ex_stage|alu|LessThan1~53_cout )))

	.dataa(\ex_stage|alu_oper1|out [27]),
	.datab(\ex_stage|alu_oper2|out~82_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~53_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~55_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~55 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan1~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y7_N24
cycloneive_lcell_comb \ex_stage|alu|LessThan1~57 (
// Equation(s):
// \ex_stage|alu|LessThan1~57_cout  = CARRY((\ex_stage|alu_oper1|out [28] & (\ex_stage|alu_oper2|out~84_combout  & !\ex_stage|alu|LessThan1~55_cout )) # (!\ex_stage|alu_oper1|out [28] & ((\ex_stage|alu_oper2|out~84_combout ) # 
// (!\ex_stage|alu|LessThan1~55_cout ))))

	.dataa(\ex_stage|alu_oper1|out [28]),
	.datab(\ex_stage|alu_oper2|out~84_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~55_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~57_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~57 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan1~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y7_N26
cycloneive_lcell_comb \ex_stage|alu|LessThan1~59 (
// Equation(s):
// \ex_stage|alu|LessThan1~59_cout  = CARRY((\ex_stage|alu_oper1|out [29] & ((!\ex_stage|alu|LessThan1~57_cout ) # (!\ex_stage|alu_oper2|out~74_combout ))) # (!\ex_stage|alu_oper1|out [29] & (!\ex_stage|alu_oper2|out~74_combout  & 
// !\ex_stage|alu|LessThan1~57_cout )))

	.dataa(\ex_stage|alu_oper1|out [29]),
	.datab(\ex_stage|alu_oper2|out~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~57_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~59_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~59 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan1~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y7_N28
cycloneive_lcell_comb \ex_stage|alu|LessThan1~61 (
// Equation(s):
// \ex_stage|alu|LessThan1~61_cout  = CARRY((\ex_stage|alu_oper1|out [30] & (\ex_stage|alu_oper2|out~80_combout  & !\ex_stage|alu|LessThan1~59_cout )) # (!\ex_stage|alu_oper1|out [30] & ((\ex_stage|alu_oper2|out~80_combout ) # 
// (!\ex_stage|alu|LessThan1~59_cout ))))

	.dataa(\ex_stage|alu_oper1|out [30]),
	.datab(\ex_stage|alu_oper2|out~80_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~59_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~61_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~61 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan1~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y7_N30
cycloneive_lcell_comb \ex_stage|alu|LessThan1~62 (
// Equation(s):
// \ex_stage|alu|LessThan1~62_combout  = (\ex_stage|alu_oper2|out~76_combout  & (\ex_stage|alu|LessThan1~61_cout  & \ex_stage|alu_oper1|out [31])) # (!\ex_stage|alu_oper2|out~76_combout  & ((\ex_stage|alu|LessThan1~61_cout ) # (\ex_stage|alu_oper1|out 
// [31])))

	.dataa(\ex_stage|alu_oper2|out~76_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_stage|alu_oper1|out [31]),
	.cin(\ex_stage|alu|LessThan1~61_cout ),
	.combout(\ex_stage|alu|LessThan1~62_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~62 .lut_mask = 16'hF550;
defparam \ex_stage|alu|LessThan1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y6_N20
cycloneive_lcell_comb \ex_stage|alu|Mux2~5 (
// Equation(s):
// \ex_stage|alu|Mux2~5_combout  = (\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu_oper|ALU_OP [0] & (\ex_stage|alu|LessThan2~62_combout )) # (!\ex_stage|alu_oper|ALU_OP [0] & ((\ex_stage|alu|LessThan1~62_combout )))))

	.dataa(\ex_stage|alu|LessThan2~62_combout ),
	.datab(\ex_stage|alu_oper|ALU_OP [3]),
	.datac(\ex_stage|alu|LessThan1~62_combout ),
	.datad(\ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux2~5 .lut_mask = 16'h88C0;
defparam \ex_stage|alu|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y2_N6
cycloneive_lcell_comb \ex_stage|alu|Mux2~6 (
// Equation(s):
// \ex_stage|alu|Mux2~6_combout  = (\ex_stage|alu|Mux2~4_combout ) # ((!\ex_stage|alu_oper|ALU_OP [2] & (!\ex_stage|alu_oper|ALU_OP [1] & \ex_stage|alu|Mux2~5_combout )))

	.dataa(\ex_stage|alu|Mux2~4_combout ),
	.datab(\ex_stage|alu_oper|ALU_OP [2]),
	.datac(\ex_stage|alu_oper|ALU_OP [1]),
	.datad(\ex_stage|alu|Mux2~5_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux2~6 .lut_mask = 16'hABAA;
defparam \ex_stage|alu|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y11_N20
cycloneive_lcell_comb \ex_stage|alu|res[0] (
// Equation(s):
// \ex_stage|alu|res [0] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|Mux2~6_combout ))) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|res [0]))

	.dataa(gnd),
	.datab(\ex_stage|alu|res [0]),
	.datac(\ex_stage|alu|Mux2~6_combout ),
	.datad(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ex_stage|alu|res [0]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[0] .lut_mask = 16'hF0CC;
defparam \ex_stage|alu|res[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y11_N12
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT~10 (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT~10_combout  = (\ex_stage|alu|res [0] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\ex_stage|alu|res [0]),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT~10_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT~10 .lut_mask = 16'hC4C4;
defparam \ex_mem_buffer|MEM_ALU_OUT~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y7_N3
dffeas \ex_mem_buffer|MEM_ALU_OUT[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem_buffer|MEM_ALU_OUT~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[0] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y11_N8
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT~10 (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT~10_combout  = (\ex_mem_buffer|MEM_ALU_OUT [0] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\ex_mem_buffer|MEM_ALU_OUT [0]),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT~10 .lut_mask = 16'hF500;
defparam \mem_wb_buffer|WB_ALU_OUT~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y11_N9
dffeas \mem_wb_buffer|WB_ALU_OUT[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[0] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y11_N18
cycloneive_lcell_comb \mem_wb_buffer|WB_Data_mem_out~10 (
// Equation(s):
// \mem_wb_buffer|WB_Data_mem_out~10_combout  = (\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a0~portadataout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_Data_mem_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out~10 .lut_mask = 16'hF500;
defparam \mem_wb_buffer|WB_Data_mem_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y11_N19
dffeas \mem_wb_buffer|WB_Data_mem_out[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_Data_mem_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_Data_mem_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out[0] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_Data_mem_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y11_N10
cycloneive_lcell_comb \wb_stage|wdata_to_reg_file[0]~10 (
// Equation(s):
// \wb_stage|wdata_to_reg_file[0]~10_combout  = (\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_Data_mem_out [0]))) # (!\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_ALU_OUT [0]))

	.dataa(gnd),
	.datab(\mem_wb_buffer|WB_ALU_OUT [0]),
	.datac(\mem_wb_buffer|WB_memread~q ),
	.datad(\mem_wb_buffer|WB_Data_mem_out [0]),
	.cin(gnd),
	.combout(\wb_stage|wdata_to_reg_file[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|wdata_to_reg_file[0]~10 .lut_mask = 16'hFC0C;
defparam \wb_stage|wdata_to_reg_file[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N6
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~20 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~20_combout  = (\FB|forwardB~3_combout  & ((\FB|forwardB~7_combout  & ((\id_ex_buffer|EX_rs2 [0]))) # (!\FB|forwardB~7_combout  & (\wb_stage|wdata_to_reg_file[0]~10_combout ))))

	.dataa(\wb_stage|wdata_to_reg_file[0]~10_combout ),
	.datab(\FB|forwardB~3_combout ),
	.datac(\FB|forwardB~7_combout ),
	.datad(\id_ex_buffer|EX_rs2 [0]),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~20_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~20 .lut_mask = 16'hC808;
defparam \ex_stage|store_rs2_mux|out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y11_N10
cycloneive_lcell_comb \ex_stage|store_rs2_mux|out~21 (
// Equation(s):
// \ex_stage|store_rs2_mux|out~21_combout  = (\ex_stage|store_rs2_mux|out~20_combout ) # ((!\FB|forwardB~3_combout  & \ex_mem_buffer|MEM_ALU_OUT [0]))

	.dataa(\ex_stage|store_rs2_mux|out~20_combout ),
	.datab(gnd),
	.datac(\FB|forwardB~3_combout ),
	.datad(\ex_mem_buffer|MEM_ALU_OUT [0]),
	.cin(gnd),
	.combout(\ex_stage|store_rs2_mux|out~21_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|store_rs2_mux|out~21 .lut_mask = 16'hAFAA;
defparam \ex_stage|store_rs2_mux|out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y11_N11
dffeas \ex_mem_buffer|MEM_rs2[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|store_rs2_mux|out~21_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\EDU|excep_flag~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[0] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y10_N26
cycloneive_lcell_comb \mem_wb_buffer|WB_Data_mem_out~13 (
// Equation(s):
// \mem_wb_buffer|WB_Data_mem_out~13_combout  = (\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a3  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\mem_stage|data_mem|data_mem_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_Data_mem_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out~13 .lut_mask = 16'hA0F0;
defparam \mem_wb_buffer|WB_Data_mem_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y10_N27
dffeas \mem_wb_buffer|WB_Data_mem_out[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_Data_mem_out~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_Data_mem_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_Data_mem_out[3] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_Data_mem_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y10_N30
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT~13 (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT~13_combout  = (\ex_mem_buffer|MEM_ALU_OUT [3] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(gnd),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [3]),
	.datac(\rst~input_o ),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT~13_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT~13 .lut_mask = 16'hC0CC;
defparam \mem_wb_buffer|WB_ALU_OUT~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y10_N21
dffeas \mem_wb_buffer|WB_ALU_OUT[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_wb_buffer|WB_ALU_OUT~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[3] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y10_N20
cycloneive_lcell_comb \wb_stage|wdata_to_reg_file[3]~13 (
// Equation(s):
// \wb_stage|wdata_to_reg_file[3]~13_combout  = (\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_Data_mem_out [3])) # (!\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_ALU_OUT [3])))

	.dataa(\mem_wb_buffer|WB_Data_mem_out [3]),
	.datab(gnd),
	.datac(\mem_wb_buffer|WB_ALU_OUT [3]),
	.datad(\mem_wb_buffer|WB_memread~q ),
	.cin(gnd),
	.combout(\wb_stage|wdata_to_reg_file[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|wdata_to_reg_file[3]~13 .lut_mask = 16'hAAF0;
defparam \wb_stage|wdata_to_reg_file[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~296 (
// Equation(s):
// \id_stage|reg_file|rd_data1~296_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[13][3]~q ))) # (!\if_id_buffer|ID_rs1_ind [0] 
// & (\id_stage|reg_file|reg_file[12][3]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[12][3]~q ),
	.datac(\id_stage|reg_file|reg_file[13][3]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~296_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~296 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y10_N22
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~297 (
// Equation(s):
// \id_stage|reg_file|rd_data1~297_combout  = (\id_stage|reg_file|rd_data1~296_combout  & (((\id_stage|reg_file|reg_file[15][3]~q ) # (!\if_id_buffer|ID_rs1_ind [1])))) # (!\id_stage|reg_file|rd_data1~296_combout  & (\id_stage|reg_file|reg_file[14][3]~q  & 
// ((\if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\id_stage|reg_file|reg_file[14][3]~q ),
	.datab(\id_stage|reg_file|rd_data1~296_combout ),
	.datac(\id_stage|reg_file|reg_file[15][3]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~297_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~297 .lut_mask = 16'hE2CC;
defparam \id_stage|reg_file|rd_data1~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y8_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~279 (
// Equation(s):
// \id_stage|reg_file|rd_data1~279_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[22][3]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[18][3]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[18][3]~q ),
	.datac(\id_stage|reg_file|reg_file[22][3]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~279_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~279 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~280 (
// Equation(s):
// \id_stage|reg_file|rd_data1~280_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|rd_data1~279_combout  & (\id_stage|reg_file|reg_file[30][3]~q )) # (!\id_stage|reg_file|rd_data1~279_combout  & ((\id_stage|reg_file|reg_file[26][3]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|rd_data1~279_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|rd_data1~279_combout ),
	.datac(\id_stage|reg_file|reg_file[30][3]~q ),
	.datad(\id_stage|reg_file|reg_file[26][3]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~280_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~280 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|rd_data1~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y5_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~286 (
// Equation(s):
// \id_stage|reg_file|rd_data1~286_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[23][3]~q ))) # (!\if_id_buffer|ID_rs1_ind [2] 
// & (\id_stage|reg_file|reg_file[19][3]~q ))))

	.dataa(\id_stage|reg_file|reg_file[19][3]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[23][3]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~286_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~286 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y5_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~287 (
// Equation(s):
// \id_stage|reg_file|rd_data1~287_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|rd_data1~286_combout  & ((\id_stage|reg_file|reg_file[31][3]~q ))) # (!\id_stage|reg_file|rd_data1~286_combout  & (\id_stage|reg_file|reg_file[27][3]~q )))) # 
// (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|rd_data1~286_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|rd_data1~286_combout ),
	.datac(\id_stage|reg_file|reg_file[27][3]~q ),
	.datad(\id_stage|reg_file|reg_file[31][3]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~287_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~287 .lut_mask = 16'hEC64;
defparam \id_stage|reg_file|rd_data1~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y10_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~283 (
// Equation(s):
// \id_stage|reg_file|rd_data1~283_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[24][3]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[16][3]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[16][3]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[24][3]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~283_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~283 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|rd_data1~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y11_N8
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~284 (
// Equation(s):
// \id_stage|reg_file|rd_data1~284_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|rd_data1~283_combout  & (\id_stage|reg_file|reg_file[28][3]~q )) # (!\id_stage|reg_file|rd_data1~283_combout  & ((\id_stage|reg_file|reg_file[20][3]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|rd_data1~283_combout ))))

	.dataa(\id_stage|reg_file|reg_file[28][3]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[20][3]~q ),
	.datad(\id_stage|reg_file|rd_data1~283_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~284_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~284 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|rd_data1~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y11_N28
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~281 (
// Equation(s):
// \id_stage|reg_file|rd_data1~281_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[25][3]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[17][3]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[17][3]~q ),
	.datac(\id_stage|reg_file|reg_file[25][3]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~281_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~281 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y11_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~282 (
// Equation(s):
// \id_stage|reg_file|rd_data1~282_combout  = (\id_stage|reg_file|rd_data1~281_combout  & ((\id_stage|reg_file|reg_file[29][3]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|rd_data1~281_combout  & (((\id_stage|reg_file|reg_file[21][3]~q  & 
// \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[29][3]~q ),
	.datab(\id_stage|reg_file|rd_data1~281_combout ),
	.datac(\id_stage|reg_file|reg_file[21][3]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~282_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~282 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|rd_data1~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y11_N20
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~285 (
// Equation(s):
// \id_stage|reg_file|rd_data1~285_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|rd_data1~282_combout ) # (\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|rd_data1~284_combout  & 
// ((!\if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|rd_data1~284_combout ),
	.datac(\id_stage|reg_file|rd_data1~282_combout ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~285_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~285 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|rd_data1~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y11_N30
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~288 (
// Equation(s):
// \id_stage|reg_file|rd_data1~288_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~285_combout  & ((\id_stage|reg_file|rd_data1~287_combout ))) # (!\id_stage|reg_file|rd_data1~285_combout  & (\id_stage|reg_file|rd_data1~280_combout 
// )))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|rd_data1~285_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|rd_data1~280_combout ),
	.datac(\id_stage|reg_file|rd_data1~287_combout ),
	.datad(\id_stage|reg_file|rd_data1~285_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~288_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~288 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|rd_data1~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~289 (
// Equation(s):
// \id_stage|reg_file|rd_data1~289_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|reg_file[10][3]~q ))) # (!\if_id_buffer|ID_rs1_ind [1] 
// & (\id_stage|reg_file|reg_file[8][3]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[8][3]~q ),
	.datac(\id_stage|reg_file|reg_file[10][3]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~289_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~289 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~290 (
// Equation(s):
// \id_stage|reg_file|rd_data1~290_combout  = (\id_stage|reg_file|rd_data1~289_combout  & (((\id_stage|reg_file|reg_file[11][3]~q )) # (!\if_id_buffer|ID_rs1_ind [0]))) # (!\id_stage|reg_file|rd_data1~289_combout  & (\if_id_buffer|ID_rs1_ind [0] & 
// (\id_stage|reg_file|reg_file[9][3]~q )))

	.dataa(\id_stage|reg_file|rd_data1~289_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[9][3]~q ),
	.datad(\id_stage|reg_file|reg_file[11][3]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~290_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~290 .lut_mask = 16'hEA62;
defparam \id_stage|reg_file|rd_data1~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N4
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~291 (
// Equation(s):
// \id_stage|reg_file|rd_data1~291_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[5][3]~q ))) # (!\if_id_buffer|ID_rs1_ind [0] & 
// (\id_stage|reg_file|reg_file[4][3]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[4][3]~q ),
	.datac(\id_stage|reg_file|reg_file[5][3]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~291_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~291 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|rd_data1~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y8_N6
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~292 (
// Equation(s):
// \id_stage|reg_file|rd_data1~292_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|rd_data1~291_combout  & ((\id_stage|reg_file|reg_file[7][3]~q ))) # (!\id_stage|reg_file|rd_data1~291_combout  & (\id_stage|reg_file|reg_file[6][3]~q )))) # 
// (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|rd_data1~291_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|rd_data1~291_combout ),
	.datac(\id_stage|reg_file|reg_file[6][3]~q ),
	.datad(\id_stage|reg_file|reg_file[7][3]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~292_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~292 .lut_mask = 16'hEC64;
defparam \id_stage|reg_file|rd_data1~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N12
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~293 (
// Equation(s):
// \id_stage|reg_file|rd_data1~293_combout  = (\id_stage|reg_file|rd_data1[16]~17_combout  & (((\id_stage|reg_file|rd_data1[16]~14_combout )))) # (!\id_stage|reg_file|rd_data1[16]~17_combout  & ((\id_stage|reg_file|rd_data1[16]~14_combout  & 
// ((\id_stage|reg_file|reg_file[2][3]~q ))) # (!\id_stage|reg_file|rd_data1[16]~14_combout  & (\id_stage|reg_file|reg_file[1][3]~q ))))

	.dataa(\id_stage|reg_file|reg_file[1][3]~q ),
	.datab(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[2][3]~q ),
	.datad(\id_stage|reg_file|rd_data1[16]~14_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~293_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~293 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|rd_data1~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y10_N18
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~294 (
// Equation(s):
// \id_stage|reg_file|rd_data1~294_combout  = (\id_stage|reg_file|rd_data1~293_combout  & (((\id_stage|reg_file|reg_file[3][3]~q ) # (!\id_stage|reg_file|rd_data1[16]~17_combout )))) # (!\id_stage|reg_file|rd_data1~293_combout  & 
// (\id_stage|reg_file|rd_data1~292_combout  & ((\id_stage|reg_file|rd_data1[16]~17_combout ))))

	.dataa(\id_stage|reg_file|rd_data1~292_combout ),
	.datab(\id_stage|reg_file|reg_file[3][3]~q ),
	.datac(\id_stage|reg_file|rd_data1~293_combout ),
	.datad(\id_stage|reg_file|rd_data1[16]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~294_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~294 .lut_mask = 16'hCAF0;
defparam \id_stage|reg_file|rd_data1~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y10_N16
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~295 (
// Equation(s):
// \id_stage|reg_file|rd_data1~295_combout  = (\id_stage|reg_file|rd_data1[16]~13_combout  & (\id_stage|reg_file|rd_data1[16]~2_combout )) # (!\id_stage|reg_file|rd_data1[16]~13_combout  & ((\id_stage|reg_file|rd_data1[16]~2_combout  & 
// (\id_stage|reg_file|rd_data1~290_combout )) # (!\id_stage|reg_file|rd_data1[16]~2_combout  & ((\id_stage|reg_file|rd_data1~294_combout )))))

	.dataa(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.datab(\id_stage|reg_file|rd_data1[16]~2_combout ),
	.datac(\id_stage|reg_file|rd_data1~290_combout ),
	.datad(\id_stage|reg_file|rd_data1~294_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~295_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~295 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|rd_data1~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y10_N10
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~298 (
// Equation(s):
// \id_stage|reg_file|rd_data1~298_combout  = (\id_stage|reg_file|rd_data1[16]~13_combout  & ((\id_stage|reg_file|rd_data1~295_combout  & (\id_stage|reg_file|rd_data1~297_combout )) # (!\id_stage|reg_file|rd_data1~295_combout  & 
// ((\id_stage|reg_file|rd_data1~288_combout ))))) # (!\id_stage|reg_file|rd_data1[16]~13_combout  & (((\id_stage|reg_file|rd_data1~295_combout ))))

	.dataa(\id_stage|reg_file|rd_data1[16]~13_combout ),
	.datab(\id_stage|reg_file|rd_data1~297_combout ),
	.datac(\id_stage|reg_file|rd_data1~288_combout ),
	.datad(\id_stage|reg_file|rd_data1~295_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~298_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~298 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|rd_data1~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N24
cycloneive_lcell_comb \id_stage|reg_file|rd_data1~299 (
// Equation(s):
// \id_stage|reg_file|rd_data1~299_combout  = (\wb_stage|wdata_to_reg_file[3]~13_combout  & ((\id_stage|reg_file|always1~2_combout ) # ((!\id_stage|reg_file|rd_data1~25_combout  & \id_stage|reg_file|rd_data1~298_combout )))) # 
// (!\wb_stage|wdata_to_reg_file[3]~13_combout  & (!\id_stage|reg_file|rd_data1~25_combout  & ((\id_stage|reg_file|rd_data1~298_combout ))))

	.dataa(\wb_stage|wdata_to_reg_file[3]~13_combout ),
	.datab(\id_stage|reg_file|rd_data1~25_combout ),
	.datac(\id_stage|reg_file|always1~2_combout ),
	.datad(\id_stage|reg_file|rd_data1~298_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|rd_data1~299_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1~299 .lut_mask = 16'hB3A0;
defparam \id_stage|reg_file|rd_data1~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y4_N25
dffeas \id_stage|reg_file|rd_data1[3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|rd_data1~299_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|rd_data1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|rd_data1[3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|rd_data1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y10_N14
cycloneive_lcell_comb \id_ex_buffer|EX_rs1~13 (
// Equation(s):
// \id_ex_buffer|EX_rs1~13_combout  = (\id_stage|SDU|id_ex_flush~7_combout  & (\id_stage|reg_file|rd_data1 [3] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\rst~input_o ),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\id_stage|SDU|id_ex_flush~7_combout ),
	.datad(\id_stage|reg_file|rd_data1 [3]),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_rs1~13_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1~13 .lut_mask = 16'hB000;
defparam \id_ex_buffer|EX_rs1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y10_N15
dffeas \id_ex_buffer|EX_rs1[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_rs1~13_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_rs1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_rs1[3] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_rs1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y10_N4
cycloneive_lcell_comb \ex_stage|alu_oper1|out[3]~27 (
// Equation(s):
// \ex_stage|alu_oper1|out[3]~27_combout  = (\ex_stage|alu_oper1|sel1|out[21]~8_combout  & ((\FA|forwardA~7_combout  & (\id_ex_buffer|EX_rs1 [3])) # (!\FA|forwardA~7_combout  & ((\wb_stage|wdata_to_reg_file[3]~13_combout )))))

	.dataa(\id_ex_buffer|EX_rs1 [3]),
	.datab(\wb_stage|wdata_to_reg_file[3]~13_combout ),
	.datac(\FA|forwardA~7_combout ),
	.datad(\ex_stage|alu_oper1|sel1|out[21]~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out[3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[3]~27 .lut_mask = 16'hAC00;
defparam \ex_stage|alu_oper1|out[3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y10_N30
cycloneive_lcell_comb \ex_stage|alu_oper1|out[3] (
// Equation(s):
// \ex_stage|alu_oper1|out [3] = (\ex_stage|alu_oper1|out[3]~27_combout ) # (\ex_stage|alu_oper1|out[3]~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper1|out[3]~27_combout ),
	.datad(\ex_stage|alu_oper1|out[3]~26_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out [3]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[3] .lut_mask = 16'hFFF0;
defparam \ex_stage|alu_oper1|out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y10_N24
cycloneive_lcell_comb \ex_stage|alu|Mux5~1 (
// Equation(s):
// \ex_stage|alu|Mux5~1_combout  = (\ex_stage|alu|Mux4~6_combout  & (!\ex_stage|alu|ShiftRight0~36_combout )) # (!\ex_stage|alu|Mux4~6_combout  & ((\ex_stage|alu|ShiftRight0~36_combout  & (\ex_stage|alu|ShiftRight0~130_combout )) # 
// (!\ex_stage|alu|ShiftRight0~36_combout  & ((\ex_stage|alu|ShiftRight0~91_combout )))))

	.dataa(\ex_stage|alu|Mux4~6_combout ),
	.datab(\ex_stage|alu|ShiftRight0~36_combout ),
	.datac(\ex_stage|alu|ShiftRight0~130_combout ),
	.datad(\ex_stage|alu|ShiftRight0~91_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux5~1 .lut_mask = 16'h7362;
defparam \ex_stage|alu|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y10_N18
cycloneive_lcell_comb \ex_stage|alu|Mux5~2 (
// Equation(s):
// \ex_stage|alu|Mux5~2_combout  = (\ex_stage|alu|Mux4~6_combout  & ((\ex_stage|alu|Mux5~1_combout  & (\ex_stage|alu|ShiftRight0~86_combout )) # (!\ex_stage|alu|Mux5~1_combout  & ((\ex_stage|alu|ShiftRight0~106_combout ))))) # (!\ex_stage|alu|Mux4~6_combout  
// & (((\ex_stage|alu|Mux5~1_combout ))))

	.dataa(\ex_stage|alu|Mux4~6_combout ),
	.datab(\ex_stage|alu|ShiftRight0~86_combout ),
	.datac(\ex_stage|alu|ShiftRight0~106_combout ),
	.datad(\ex_stage|alu|Mux5~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux5~2 .lut_mask = 16'hDDA0;
defparam \ex_stage|alu|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y10_N0
cycloneive_lcell_comb \ex_stage|Equal2~29 (
// Equation(s):
// \ex_stage|Equal2~29_combout  = \ex_stage|alu_oper2|out~38_combout  $ (((\ex_stage|alu_oper1|out[3]~26_combout ) # (\ex_stage|alu_oper1|out[3]~27_combout )))

	.dataa(\ex_stage|alu_oper2|out~38_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu_oper1|out[3]~26_combout ),
	.datad(\ex_stage|alu_oper1|out[3]~27_combout ),
	.cin(gnd),
	.combout(\ex_stage|Equal2~29_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Equal2~29 .lut_mask = 16'h555A;
defparam \ex_stage|Equal2~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y10_N8
cycloneive_lcell_comb \ex_stage|alu|Mux5~3 (
// Equation(s):
// \ex_stage|alu|Mux5~3_combout  = (\ex_stage|alu|Mux4~10_combout  & ((\ex_stage|alu|Mux4~11_combout  & ((\ex_stage|alu|ShiftLeft0~78_combout ))) # (!\ex_stage|alu|Mux4~11_combout  & (\ex_stage|Equal2~29_combout )))) # (!\ex_stage|alu|Mux4~10_combout  & 
// (((!\ex_stage|alu|Mux4~11_combout ))))

	.dataa(\ex_stage|Equal2~29_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~78_combout ),
	.datac(\ex_stage|alu|Mux4~10_combout ),
	.datad(\ex_stage|alu|Mux4~11_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux5~3 .lut_mask = 16'hC0AF;
defparam \ex_stage|alu|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y10_N10
cycloneive_lcell_comb \ex_stage|alu|Mux5~4 (
// Equation(s):
// \ex_stage|alu|Mux5~4_combout  = (\ex_stage|alu|Mux4~9_combout  & ((\ex_stage|alu|Mux5~3_combout  & (\ex_stage|alu|Mux5~2_combout )) # (!\ex_stage|alu|Mux5~3_combout  & ((\ex_stage|alu|ShiftRight0~116_combout ))))) # (!\ex_stage|alu|Mux4~9_combout  & 
// (((\ex_stage|alu|Mux5~3_combout ))))

	.dataa(\ex_stage|alu|Mux4~9_combout ),
	.datab(\ex_stage|alu|Mux5~2_combout ),
	.datac(\ex_stage|alu|Mux5~3_combout ),
	.datad(\ex_stage|alu|ShiftRight0~116_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux5~4 .lut_mask = 16'hDAD0;
defparam \ex_stage|alu|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y10_N8
cycloneive_lcell_comb \ex_stage|alu|Mux5~5 (
// Equation(s):
// \ex_stage|alu|Mux5~5_combout  = (\ex_stage|alu|Mux4~3_combout  & (\ex_stage|alu|Mux5~4_combout  & ((\ex_stage|alu|Mux4~14_combout )))) # (!\ex_stage|alu|Mux4~3_combout  & (((\ex_stage|alu|Add0~21_combout ) # (!\ex_stage|alu|Mux4~14_combout ))))

	.dataa(\ex_stage|alu|Mux4~3_combout ),
	.datab(\ex_stage|alu|Mux5~4_combout ),
	.datac(\ex_stage|alu|Add0~21_combout ),
	.datad(\ex_stage|alu|Mux4~14_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux5~5 .lut_mask = 16'hD855;
defparam \ex_stage|alu|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y10_N16
cycloneive_lcell_comb \ex_stage|alu|Mux5~6 (
// Equation(s):
// \ex_stage|alu|Mux5~6_combout  = (\ex_stage|alu|Mux4~2_combout  & ((\ex_stage|alu_oper1|out [3] & ((\ex_stage|alu_oper2|out~38_combout ) # (!\ex_stage|alu|Mux5~5_combout ))) # (!\ex_stage|alu_oper1|out [3] & (\ex_stage|alu_oper2|out~38_combout  & 
// !\ex_stage|alu|Mux5~5_combout )))) # (!\ex_stage|alu|Mux4~2_combout  & (((\ex_stage|alu|Mux5~5_combout ))))

	.dataa(\ex_stage|alu_oper1|out [3]),
	.datab(\ex_stage|alu_oper2|out~38_combout ),
	.datac(\ex_stage|alu|Mux4~2_combout ),
	.datad(\ex_stage|alu|Mux5~5_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux5~6 .lut_mask = 16'h8FE0;
defparam \ex_stage|alu|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y10_N18
cycloneive_lcell_comb \ex_stage|alu|Mux5~0 (
// Equation(s):
// \ex_stage|alu|Mux5~0_combout  = (!\ex_stage|alu_oper2|out~38_combout  & (!\ex_stage|alu_oper1|out[3]~27_combout  & (\ex_stage|alu|Mux4~18_combout  & !\ex_stage|alu_oper1|out[3]~26_combout )))

	.dataa(\ex_stage|alu_oper2|out~38_combout ),
	.datab(\ex_stage|alu_oper1|out[3]~27_combout ),
	.datac(\ex_stage|alu|Mux4~18_combout ),
	.datad(\ex_stage|alu_oper1|out[3]~26_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux5~0 .lut_mask = 16'h0010;
defparam \ex_stage|alu|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y10_N22
cycloneive_lcell_comb \ex_stage|alu|Mux5~7 (
// Equation(s):
// \ex_stage|alu|Mux5~7_combout  = (\ex_stage|alu|Mux5~0_combout ) # ((!\ex_stage|alu|Mux4~4_combout  & (\ex_stage|alu|Mux5~6_combout  & !\ex_stage|alu_oper|ALU_OP [3])))

	.dataa(\ex_stage|alu|Mux4~4_combout ),
	.datab(\ex_stage|alu|Mux5~6_combout ),
	.datac(\ex_stage|alu_oper|ALU_OP [3]),
	.datad(\ex_stage|alu|Mux5~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux5~7 .lut_mask = 16'hFF04;
defparam \ex_stage|alu|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y9_N8
cycloneive_lcell_comb \ex_stage|alu|res[3] (
// Equation(s):
// \ex_stage|alu|res [3] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux5~7_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [3])))

	.dataa(\ex_stage|alu|Mux5~7_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|res [3]),
	.datad(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ex_stage|alu|res [3]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[3] .lut_mask = 16'hAAF0;
defparam \ex_stage|alu|res[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y9_N0
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT~13 (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT~13_combout  = (\ex_stage|alu|res [3] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\ex_stage|alu|res [3]),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT~13_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT~13 .lut_mask = 16'hC0F0;
defparam \ex_mem_buffer|MEM_ALU_OUT~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y10_N4
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT[3]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT[3]~feeder_combout  = \ex_mem_buffer|MEM_ALU_OUT~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_mem_buffer|MEM_ALU_OUT~13_combout ),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[3]~feeder .lut_mask = 16'hFF00;
defparam \ex_mem_buffer|MEM_ALU_OUT[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y10_N5
dffeas \ex_mem_buffer|MEM_ALU_OUT[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_ALU_OUT[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[3] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y10_N2
cycloneive_lcell_comb \id_ex_buffer|EX_PC~13 (
// Equation(s):
// \id_ex_buffer|EX_PC~13_combout  = (\if_id_buffer|ID_PC [3] & (\id_stage|SDU|id_ex_flush~7_combout  & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout ))))

	.dataa(\rst~input_o ),
	.datab(\if_id_buffer|ID_PC [3]),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\id_stage|SDU|id_ex_flush~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_PC~13_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_PC~13 .lut_mask = 16'h8C00;
defparam \id_ex_buffer|EX_PC~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y10_N3
dffeas \id_ex_buffer|EX_PC[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PC~13_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PC[3] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y10_N22
cycloneive_lcell_comb \ex_stage|alu_oper1|out[3]~26 (
// Equation(s):
// \ex_stage|alu_oper1|out[3]~26_combout  = (\FA|Equal0~1_combout  & (((\id_ex_buffer|EX_PC [3])))) # (!\FA|Equal0~1_combout  & (\ex_mem_buffer|MEM_ALU_OUT [3] & ((!\FA|forwardA~3_combout ))))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [3]),
	.datab(\id_ex_buffer|EX_PC [3]),
	.datac(\FA|Equal0~1_combout ),
	.datad(\FA|forwardA~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper1|out[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper1|out[3]~26 .lut_mask = 16'hC0CA;
defparam \ex_stage|alu_oper1|out[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y10_N20
cycloneive_lcell_comb \if_stage|pc_src_mux|out~52 (
// Equation(s):
// \if_stage|pc_src_mux|out~52_combout  = (\ex_stage|Equal1~2_combout  & (((\ex_stage|alu_oper1|out[3]~26_combout ) # (\ex_stage|alu_oper1|out[3]~27_combout )))) # (!\ex_stage|Equal1~2_combout  & (\id_ex_buffer|EX_PFC [3]))

	.dataa(\id_ex_buffer|EX_PFC [3]),
	.datab(\ex_stage|Equal1~2_combout ),
	.datac(\ex_stage|alu_oper1|out[3]~26_combout ),
	.datad(\ex_stage|alu_oper1|out[3]~27_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~52_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~52 .lut_mask = 16'hEEE2;
defparam \if_stage|pc_src_mux|out~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y3_N4
cycloneive_lcell_comb \if_stage|pc_src_mux|out~53 (
// Equation(s):
// \if_stage|pc_src_mux|out~53_combout  = (\if_stage|new_PC|Add0~4_combout  & (((\if_stage|pc_src_mux|out~52_combout  & !\id_stage|BR|PC_src[2]~3_combout )) # (!\if_stage|pc_src_mux|out~46_combout ))) # (!\if_stage|new_PC|Add0~4_combout  & 
// (\if_stage|pc_src_mux|out~52_combout  & (!\id_stage|BR|PC_src[2]~3_combout )))

	.dataa(\if_stage|new_PC|Add0~4_combout ),
	.datab(\if_stage|pc_src_mux|out~52_combout ),
	.datac(\id_stage|BR|PC_src[2]~3_combout ),
	.datad(\if_stage|pc_src_mux|out~46_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~53_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~53 .lut_mask = 16'h0CAE;
defparam \if_stage|pc_src_mux|out~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y3_N18
cycloneive_lcell_comb \if_stage|pc_src_mux|out~54 (
// Equation(s):
// \if_stage|pc_src_mux|out~54_combout  = (\id_stage|BR|PC_src~0_combout  & (\id_stage|immed_gen|Immed[3]~8_combout )) # (!\id_stage|BR|PC_src~0_combout  & ((\id_stage|Add0~6_combout )))

	.dataa(gnd),
	.datab(\id_stage|BR|PC_src~0_combout ),
	.datac(\id_stage|immed_gen|Immed[3]~8_combout ),
	.datad(\id_stage|Add0~6_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~54_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~54 .lut_mask = 16'hF3C0;
defparam \if_stage|pc_src_mux|out~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y3_N16
cycloneive_lcell_comb \if_stage|pc_src_mux|out~55 (
// Equation(s):
// \if_stage|pc_src_mux|out~55_combout  = (\id_stage|BR|PC_src[0]~1_combout  & (!\if_stage|pc_reg|addr_out [3])) # (!\id_stage|BR|PC_src[0]~1_combout  & ((\if_stage|pc_src_mux|out~54_combout )))

	.dataa(gnd),
	.datab(\if_stage|pc_reg|addr_out [3]),
	.datac(\id_stage|BR|PC_src[0]~1_combout ),
	.datad(\if_stage|pc_src_mux|out~54_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~55_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~55 .lut_mask = 16'h3F30;
defparam \if_stage|pc_src_mux|out~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y3_N2
cycloneive_lcell_comb \if_stage|pc_src_mux|out~56 (
// Equation(s):
// \if_stage|pc_src_mux|out~56_combout  = (!\EDU|excep_flag~6_combout  & (!\if_stage|pc_src_mux|out~53_combout  & ((!\if_stage|pc_src_mux|out~55_combout ) # (!\id_stage|BR|PC_src[1]~2_combout ))))

	.dataa(\id_stage|BR|PC_src[1]~2_combout ),
	.datab(\EDU|excep_flag~6_combout ),
	.datac(\if_stage|pc_src_mux|out~53_combout ),
	.datad(\if_stage|pc_src_mux|out~55_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~56_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~56 .lut_mask = 16'h0103;
defparam \if_stage|pc_src_mux|out~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y3_N3
dffeas \if_stage|pc_reg|addr_out[3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out~56_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|addr_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|addr_out[3] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|addr_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y3_N12
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~35 (
// Equation(s):
// \if_stage|inst_mem|InstMem~35_combout  = (\if_stage|pc_reg|addr_out [5] & (\if_stage|pc_reg|addr_out [3] $ (((!\if_stage|pc_reg|addr_out [1] & !\if_stage|pc_reg|addr_out [2])))))

	.dataa(\if_stage|pc_reg|addr_out [1]),
	.datab(\if_stage|pc_reg|addr_out [3]),
	.datac(\if_stage|pc_reg|addr_out [5]),
	.datad(\if_stage|pc_reg|addr_out [2]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~35_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~35 .lut_mask = 16'hC090;
defparam \if_stage|inst_mem|InstMem~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y3_N22
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~34 (
// Equation(s):
// \if_stage|inst_mem|InstMem~34_combout  = (\if_stage|pc_reg|addr_out [3] & (((\if_stage|pc_reg|addr_out [2]) # (!\if_stage|pc_reg|addr_out [5])) # (!\if_stage|pc_reg|addr_out [1]))) # (!\if_stage|pc_reg|addr_out [3] & (\if_stage|pc_reg|addr_out [2] & 
// (\if_stage|pc_reg|addr_out [1] $ (\if_stage|pc_reg|addr_out [5]))))

	.dataa(\if_stage|pc_reg|addr_out [1]),
	.datab(\if_stage|pc_reg|addr_out [3]),
	.datac(\if_stage|pc_reg|addr_out [5]),
	.datad(\if_stage|pc_reg|addr_out [2]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~34_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~34 .lut_mask = 16'hDE4C;
defparam \if_stage|inst_mem|InstMem~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y3_N10
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~36 (
// Equation(s):
// \if_stage|inst_mem|InstMem~36_combout  = \if_stage|pc_reg|addr_out [4] $ (((\if_stage|pc_reg|addr_out [1] & !\if_stage|pc_reg|addr_out [0])))

	.dataa(\if_stage|pc_reg|addr_out [1]),
	.datab(\if_stage|pc_reg|addr_out [0]),
	.datac(\if_stage|pc_reg|addr_out [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~36_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~36 .lut_mask = 16'hD2D2;
defparam \if_stage|inst_mem|InstMem~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y3_N24
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~37 (
// Equation(s):
// \if_stage|inst_mem|InstMem~37_combout  = (\if_stage|inst_mem|InstMem~35_combout  & ((\if_stage|inst_mem|InstMem~36_combout ) # (\if_stage|pc_reg|addr_out [0] $ (\if_stage|inst_mem|InstMem~34_combout )))) # (!\if_stage|inst_mem|InstMem~35_combout  & 
// (\if_stage|pc_reg|addr_out [0] & (\if_stage|inst_mem|InstMem~34_combout  & \if_stage|inst_mem|InstMem~36_combout )))

	.dataa(\if_stage|inst_mem|InstMem~35_combout ),
	.datab(\if_stage|pc_reg|addr_out [0]),
	.datac(\if_stage|inst_mem|InstMem~34_combout ),
	.datad(\if_stage|inst_mem|InstMem~36_combout ),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~37_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~37 .lut_mask = 16'hEA28;
defparam \if_stage|inst_mem|InstMem~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y3_N14
cycloneive_lcell_comb \if_id_buffer|ID_opcode~5 (
// Equation(s):
// \if_id_buffer|ID_opcode~5_combout  = (\if_id_buffer|ID_INST~4_combout  & ((\if_id_buffer|Equal0~0_combout  & (\if_stage|inst_mem|InstMem~37_combout )) # (!\if_id_buffer|Equal0~0_combout  & ((\if_stage|inst_mem|InstMem~52_combout )))))

	.dataa(\if_id_buffer|ID_INST~4_combout ),
	.datab(\if_stage|inst_mem|InstMem~37_combout ),
	.datac(\if_id_buffer|Equal0~0_combout ),
	.datad(\if_stage|inst_mem|InstMem~52_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_opcode~5_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_opcode~5 .lut_mask = 16'h8A80;
defparam \if_id_buffer|ID_opcode~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y3_N15
dffeas \if_id_buffer|ID_opcode[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_opcode~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_opcode [3]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_opcode[3] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_opcode[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N30
cycloneive_lcell_comb \id_stage|Equal0~1 (
// Equation(s):
// \id_stage|Equal0~1_combout  = (\id_stage|Equal0~0_combout  & (\if_id_buffer|ID_opcode [2] & !\if_id_buffer|ID_opcode [1]))

	.dataa(\id_stage|Equal0~0_combout ),
	.datab(\if_id_buffer|ID_opcode [2]),
	.datac(\if_id_buffer|ID_opcode [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|Equal0~1 .lut_mask = 16'h0808;
defparam \id_stage|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N2
cycloneive_lcell_comb \id_stage|BR|predicted (
// Equation(s):
// \id_stage|BR|predicted~combout  = (\id_stage|SDU|Equal3~0_combout ) # ((!\if_id_buffer|ID_opcode [3] & \id_stage|Equal0~1_combout ))

	.dataa(\if_id_buffer|ID_opcode [3]),
	.datab(\id_stage|SDU|Equal3~0_combout ),
	.datac(\id_stage|Equal0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|BR|predicted~combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|BR|predicted .lut_mask = 16'hDCDC;
defparam \id_stage|BR|predicted .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y3_N3
dffeas \id_ex_buffer|EX_predicted (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|BR|predicted~combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_stage|flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_predicted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_predicted .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_predicted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N6
cycloneive_lcell_comb \id_ex_buffer|EX_is_beq~0 (
// Equation(s):
// \id_ex_buffer|EX_is_beq~0_combout  = (\id_stage|Equal0~1_combout  & (!\id_stage|flush~combout  & (!\if_id_buffer|ID_opcode [0] & !\if_id_buffer|ID_opcode [3])))

	.dataa(\id_stage|Equal0~1_combout ),
	.datab(\id_stage|flush~combout ),
	.datac(\if_id_buffer|ID_opcode [0]),
	.datad(\if_id_buffer|ID_opcode [3]),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_is_beq~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_is_beq~0 .lut_mask = 16'h0002;
defparam \id_ex_buffer|EX_is_beq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y3_N7
dffeas \id_ex_buffer|EX_is_beq (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_is_beq~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_is_beq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_is_beq .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_is_beq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N0
cycloneive_lcell_comb \id_ex_buffer|EX_is_bne~0 (
// Equation(s):
// \id_ex_buffer|EX_is_bne~0_combout  = (\id_stage|Equal0~1_combout  & (!\id_stage|flush~combout  & (\if_id_buffer|ID_opcode [0] & !\if_id_buffer|ID_opcode [3])))

	.dataa(\id_stage|Equal0~1_combout ),
	.datab(\id_stage|flush~combout ),
	.datac(\if_id_buffer|ID_opcode [0]),
	.datad(\if_id_buffer|ID_opcode [3]),
	.cin(gnd),
	.combout(\id_ex_buffer|EX_is_bne~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer|EX_is_bne~0 .lut_mask = 16'h0020;
defparam \id_ex_buffer|EX_is_bne~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y3_N1
dffeas \id_ex_buffer|EX_is_bne (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_is_bne~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_is_bne~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_is_bne .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_is_bne .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y9_N6
cycloneive_lcell_comb \ex_stage|Equal2~17 (
// Equation(s):
// \ex_stage|Equal2~17_combout  = (\ex_stage|alu_oper1|out [21] & (\ex_stage|alu_oper2|out~62_combout  & (\ex_stage|alu_oper1|out [20] $ (!\ex_stage|alu_oper2|out~65_combout )))) # (!\ex_stage|alu_oper1|out [21] & (!\ex_stage|alu_oper2|out~62_combout  & 
// (\ex_stage|alu_oper1|out [20] $ (!\ex_stage|alu_oper2|out~65_combout ))))

	.dataa(\ex_stage|alu_oper1|out [21]),
	.datab(\ex_stage|alu_oper1|out [20]),
	.datac(\ex_stage|alu_oper2|out~62_combout ),
	.datad(\ex_stage|alu_oper2|out~65_combout ),
	.cin(gnd),
	.combout(\ex_stage|Equal2~17_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Equal2~17 .lut_mask = 16'h8421;
defparam \ex_stage|Equal2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y6_N6
cycloneive_lcell_comb \ex_stage|Equal2~19 (
// Equation(s):
// \ex_stage|Equal2~19_combout  = (\ex_stage|Equal2~17_combout  & (!\ex_stage|Equal2~18_combout  & (\ex_stage|alu_oper2|out~68_combout  $ (!\ex_stage|alu_oper1|out [22]))))

	.dataa(\ex_stage|alu_oper2|out~68_combout ),
	.datab(\ex_stage|alu_oper1|out [22]),
	.datac(\ex_stage|Equal2~17_combout ),
	.datad(\ex_stage|Equal2~18_combout ),
	.cin(gnd),
	.combout(\ex_stage|Equal2~19_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Equal2~19 .lut_mask = 16'h0090;
defparam \ex_stage|Equal2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N24
cycloneive_lcell_comb \ex_stage|Equal2~14 (
// Equation(s):
// \ex_stage|Equal2~14_combout  = (\ex_stage|alu_oper1|out [17] & (\ex_stage|alu_oper2|out~50_combout  & (\ex_stage|alu_oper2|out~53_combout  $ (!\ex_stage|alu_oper1|out [16])))) # (!\ex_stage|alu_oper1|out [17] & (!\ex_stage|alu_oper2|out~50_combout  & 
// (\ex_stage|alu_oper2|out~53_combout  $ (!\ex_stage|alu_oper1|out [16]))))

	.dataa(\ex_stage|alu_oper1|out [17]),
	.datab(\ex_stage|alu_oper2|out~50_combout ),
	.datac(\ex_stage|alu_oper2|out~53_combout ),
	.datad(\ex_stage|alu_oper1|out [16]),
	.cin(gnd),
	.combout(\ex_stage|Equal2~14_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Equal2~14 .lut_mask = 16'h9009;
defparam \ex_stage|Equal2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N28
cycloneive_lcell_comb \ex_stage|Equal2~16 (
// Equation(s):
// \ex_stage|Equal2~16_combout  = (!\ex_stage|Equal2~15_combout  & (\ex_stage|Equal2~14_combout  & (\ex_stage|alu_oper1|out [18] $ (!\ex_stage|alu_oper2|out~56_combout ))))

	.dataa(\ex_stage|alu_oper1|out [18]),
	.datab(\ex_stage|Equal2~15_combout ),
	.datac(\ex_stage|alu_oper2|out~56_combout ),
	.datad(\ex_stage|Equal2~14_combout ),
	.cin(gnd),
	.combout(\ex_stage|Equal2~16_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Equal2~16 .lut_mask = 16'h2100;
defparam \ex_stage|Equal2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N6
cycloneive_lcell_comb \ex_stage|Equal2~21 (
// Equation(s):
// \ex_stage|Equal2~21_combout  = (\ex_stage|alu_oper1|out [26] & (\ex_stage|alu_oper2|out~78_combout  & (\ex_stage|alu_oper2|out~76_combout  $ (!\ex_stage|alu_oper1|out [31])))) # (!\ex_stage|alu_oper1|out [26] & (!\ex_stage|alu_oper2|out~78_combout  & 
// (\ex_stage|alu_oper2|out~76_combout  $ (!\ex_stage|alu_oper1|out [31]))))

	.dataa(\ex_stage|alu_oper1|out [26]),
	.datab(\ex_stage|alu_oper2|out~76_combout ),
	.datac(\ex_stage|alu_oper1|out [31]),
	.datad(\ex_stage|alu_oper2|out~78_combout ),
	.cin(gnd),
	.combout(\ex_stage|Equal2~21_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Equal2~21 .lut_mask = 16'h8241;
defparam \ex_stage|Equal2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N12
cycloneive_lcell_comb \ex_stage|Equal2~24 (
// Equation(s):
// \ex_stage|Equal2~24_combout  = \ex_stage|alu_oper2|out~90_combout  $ (((!\ex_stage|alu_oper1|out[25]~63_combout  & !\ex_stage|alu_oper1|out[25]~62_combout )))

	.dataa(\ex_stage|alu_oper1|out[25]~63_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu_oper1|out[25]~62_combout ),
	.datad(\ex_stage|alu_oper2|out~90_combout ),
	.cin(gnd),
	.combout(\ex_stage|Equal2~24_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Equal2~24 .lut_mask = 16'hFA05;
defparam \ex_stage|Equal2~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y6_N8
cycloneive_lcell_comb \ex_stage|Equal2~25 (
// Equation(s):
// \ex_stage|Equal2~25_combout  = (\ex_stage|Equal2~24_combout  & (!\ex_stage|Equal2~23_combout  & (\ex_stage|alu_oper2|out~87_combout  $ (!\ex_stage|alu_oper1|out [24]))))

	.dataa(\ex_stage|alu_oper2|out~87_combout ),
	.datab(\ex_stage|alu_oper1|out [24]),
	.datac(\ex_stage|Equal2~24_combout ),
	.datad(\ex_stage|Equal2~23_combout ),
	.cin(gnd),
	.combout(\ex_stage|Equal2~25_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Equal2~25 .lut_mask = 16'h0090;
defparam \ex_stage|Equal2~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y7_N12
cycloneive_lcell_comb \ex_stage|Equal2~22 (
// Equation(s):
// \ex_stage|Equal2~22_combout  = (\ex_stage|alu_oper1|out [30] & (\ex_stage|alu_oper2|out~80_combout  & (\ex_stage|alu_oper1|out [27] $ (!\ex_stage|alu_oper2|out~82_combout )))) # (!\ex_stage|alu_oper1|out [30] & (!\ex_stage|alu_oper2|out~80_combout  & 
// (\ex_stage|alu_oper1|out [27] $ (!\ex_stage|alu_oper2|out~82_combout ))))

	.dataa(\ex_stage|alu_oper1|out [30]),
	.datab(\ex_stage|alu_oper2|out~80_combout ),
	.datac(\ex_stage|alu_oper1|out [27]),
	.datad(\ex_stage|alu_oper2|out~82_combout ),
	.cin(gnd),
	.combout(\ex_stage|Equal2~22_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Equal2~22 .lut_mask = 16'h9009;
defparam \ex_stage|Equal2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y6_N26
cycloneive_lcell_comb \ex_stage|Equal2~26 (
// Equation(s):
// \ex_stage|Equal2~26_combout  = (!\ex_stage|Equal2~20_combout  & (\ex_stage|Equal2~21_combout  & (\ex_stage|Equal2~25_combout  & \ex_stage|Equal2~22_combout )))

	.dataa(\ex_stage|Equal2~20_combout ),
	.datab(\ex_stage|Equal2~21_combout ),
	.datac(\ex_stage|Equal2~25_combout ),
	.datad(\ex_stage|Equal2~22_combout ),
	.cin(gnd),
	.combout(\ex_stage|Equal2~26_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Equal2~26 .lut_mask = 16'h4000;
defparam \ex_stage|Equal2~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y5_N20
cycloneive_lcell_comb \ex_stage|Equal2~1 (
// Equation(s):
// \ex_stage|Equal2~1_combout  = (\ex_stage|alu_oper1|out [14] & (\ex_stage|alu_oper2|out~8_combout  & (\ex_stage|alu_oper1|out [6] $ (!\ex_stage|alu_oper2|out~11_combout )))) # (!\ex_stage|alu_oper1|out [14] & (!\ex_stage|alu_oper2|out~8_combout  & 
// (\ex_stage|alu_oper1|out [6] $ (!\ex_stage|alu_oper2|out~11_combout ))))

	.dataa(\ex_stage|alu_oper1|out [14]),
	.datab(\ex_stage|alu_oper1|out [6]),
	.datac(\ex_stage|alu_oper2|out~11_combout ),
	.datad(\ex_stage|alu_oper2|out~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Equal2~1 .lut_mask = 16'h8241;
defparam \ex_stage|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y5_N0
cycloneive_lcell_comb \ex_stage|Equal2~0 (
// Equation(s):
// \ex_stage|Equal2~0_combout  = (\ex_stage|alu_oper2|out~5_combout  & (\ex_stage|alu_oper1|out [12] & (\ex_stage|alu_oper1|out [13] $ (!\ex_stage|alu_oper2|out~2_combout )))) # (!\ex_stage|alu_oper2|out~5_combout  & (!\ex_stage|alu_oper1|out [12] & 
// (\ex_stage|alu_oper1|out [13] $ (!\ex_stage|alu_oper2|out~2_combout ))))

	.dataa(\ex_stage|alu_oper2|out~5_combout ),
	.datab(\ex_stage|alu_oper1|out [13]),
	.datac(\ex_stage|alu_oper1|out [12]),
	.datad(\ex_stage|alu_oper2|out~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Equal2~0 .lut_mask = 16'h8421;
defparam \ex_stage|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N16
cycloneive_lcell_comb \ex_stage|Equal2~7 (
// Equation(s):
// \ex_stage|Equal2~7_combout  = (\ex_stage|alu_oper1|out [7] & (\ex_stage|alu_oper2|out~27_combout  & (\ex_stage|alu_oper1|out [10] $ (!\ex_stage|alu_oper2|out~24_combout )))) # (!\ex_stage|alu_oper1|out [7] & (!\ex_stage|alu_oper2|out~27_combout  & 
// (\ex_stage|alu_oper1|out [10] $ (!\ex_stage|alu_oper2|out~24_combout ))))

	.dataa(\ex_stage|alu_oper1|out [7]),
	.datab(\ex_stage|alu_oper1|out [10]),
	.datac(\ex_stage|alu_oper2|out~24_combout ),
	.datad(\ex_stage|alu_oper2|out~27_combout ),
	.cin(gnd),
	.combout(\ex_stage|Equal2~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Equal2~7 .lut_mask = 16'h8241;
defparam \ex_stage|Equal2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y7_N28
cycloneive_lcell_comb \ex_stage|Equal2~5 (
// Equation(s):
// \ex_stage|Equal2~5_combout  = (\ex_stage|alu_oper2|out~19_combout  & (\ex_stage|alu_oper1|out [8] & (\ex_stage|alu_oper2|out~16_combout  $ (!\ex_stage|alu_oper1|out [9])))) # (!\ex_stage|alu_oper2|out~19_combout  & (!\ex_stage|alu_oper1|out [8] & 
// (\ex_stage|alu_oper2|out~16_combout  $ (!\ex_stage|alu_oper1|out [9]))))

	.dataa(\ex_stage|alu_oper2|out~19_combout ),
	.datab(\ex_stage|alu_oper2|out~16_combout ),
	.datac(\ex_stage|alu_oper1|out [8]),
	.datad(\ex_stage|alu_oper1|out [9]),
	.cin(gnd),
	.combout(\ex_stage|Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Equal2~5 .lut_mask = 16'h8421;
defparam \ex_stage|Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y6_N4
cycloneive_lcell_comb \ex_stage|Equal2~8 (
// Equation(s):
// \ex_stage|Equal2~8_combout  = (\ex_stage|Equal2~7_combout  & (!\ex_stage|Equal2~4_combout  & (\ex_stage|Equal2~5_combout  & !\ex_stage|Equal2~6_combout )))

	.dataa(\ex_stage|Equal2~7_combout ),
	.datab(\ex_stage|Equal2~4_combout ),
	.datac(\ex_stage|Equal2~5_combout ),
	.datad(\ex_stage|Equal2~6_combout ),
	.cin(gnd),
	.combout(\ex_stage|Equal2~8_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Equal2~8 .lut_mask = 16'h0020;
defparam \ex_stage|Equal2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y7_N14
cycloneive_lcell_comb \ex_stage|Equal2~9 (
// Equation(s):
// \ex_stage|Equal2~9_combout  = (\ex_stage|alu_oper1|out [0] & (\ex_stage|alu_oper2|out~32_combout  & (\ex_stage|alu_oper1|out [1] $ (\ex_stage|alu_oper2|out~35_combout )))) # (!\ex_stage|alu_oper1|out [0] & (!\ex_stage|alu_oper2|out~32_combout  & 
// (\ex_stage|alu_oper1|out [1] $ (\ex_stage|alu_oper2|out~35_combout ))))

	.dataa(\ex_stage|alu_oper1|out [0]),
	.datab(\ex_stage|alu_oper1|out [1]),
	.datac(\ex_stage|alu_oper2|out~32_combout ),
	.datad(\ex_stage|alu_oper2|out~35_combout ),
	.cin(gnd),
	.combout(\ex_stage|Equal2~9_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Equal2~9 .lut_mask = 16'h2184;
defparam \ex_stage|Equal2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y6_N22
cycloneive_lcell_comb \ex_stage|Equal2~11 (
// Equation(s):
// \ex_stage|Equal2~11_combout  = (\ex_stage|alu_oper1|out [4] & (\ex_stage|alu_oper2|out~47_combout  & (\ex_stage|alu_oper1|out [5] $ (!\ex_stage|alu_oper2|out~44_combout )))) # (!\ex_stage|alu_oper1|out [4] & (!\ex_stage|alu_oper2|out~47_combout  & 
// (\ex_stage|alu_oper1|out [5] $ (!\ex_stage|alu_oper2|out~44_combout ))))

	.dataa(\ex_stage|alu_oper1|out [4]),
	.datab(\ex_stage|alu_oper1|out [5]),
	.datac(\ex_stage|alu_oper2|out~44_combout ),
	.datad(\ex_stage|alu_oper2|out~47_combout ),
	.cin(gnd),
	.combout(\ex_stage|Equal2~11_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Equal2~11 .lut_mask = 16'h8241;
defparam \ex_stage|Equal2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y10_N26
cycloneive_lcell_comb \ex_stage|Equal2~10 (
// Equation(s):
// \ex_stage|Equal2~10_combout  = (\ex_stage|alu_oper1|out [2] & (\ex_stage|alu_oper2|out~41_combout  & (\ex_stage|alu_oper2|out~38_combout  $ (!\ex_stage|alu_oper1|out [3])))) # (!\ex_stage|alu_oper1|out [2] & (!\ex_stage|alu_oper2|out~41_combout  & 
// (\ex_stage|alu_oper2|out~38_combout  $ (!\ex_stage|alu_oper1|out [3]))))

	.dataa(\ex_stage|alu_oper1|out [2]),
	.datab(\ex_stage|alu_oper2|out~38_combout ),
	.datac(\ex_stage|alu_oper1|out [3]),
	.datad(\ex_stage|alu_oper2|out~41_combout ),
	.cin(gnd),
	.combout(\ex_stage|Equal2~10_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Equal2~10 .lut_mask = 16'h8241;
defparam \ex_stage|Equal2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y6_N2
cycloneive_lcell_comb \ex_stage|Equal2~12 (
// Equation(s):
// \ex_stage|Equal2~12_combout  = (\ex_stage|Equal2~9_combout  & (\ex_stage|Equal2~11_combout  & \ex_stage|Equal2~10_combout ))

	.dataa(\ex_stage|Equal2~9_combout ),
	.datab(gnd),
	.datac(\ex_stage|Equal2~11_combout ),
	.datad(\ex_stage|Equal2~10_combout ),
	.cin(gnd),
	.combout(\ex_stage|Equal2~12_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Equal2~12 .lut_mask = 16'hA000;
defparam \ex_stage|Equal2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y6_N24
cycloneive_lcell_comb \ex_stage|Equal2~13 (
// Equation(s):
// \ex_stage|Equal2~13_combout  = (\ex_stage|Equal2~1_combout  & (\ex_stage|Equal2~0_combout  & (\ex_stage|Equal2~8_combout  & \ex_stage|Equal2~12_combout )))

	.dataa(\ex_stage|Equal2~1_combout ),
	.datab(\ex_stage|Equal2~0_combout ),
	.datac(\ex_stage|Equal2~8_combout ),
	.datad(\ex_stage|Equal2~12_combout ),
	.cin(gnd),
	.combout(\ex_stage|Equal2~13_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Equal2~13 .lut_mask = 16'h8000;
defparam \ex_stage|Equal2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y6_N0
cycloneive_lcell_comb \ex_stage|Equal2~27 (
// Equation(s):
// \ex_stage|Equal2~27_combout  = (\ex_stage|Equal2~19_combout  & (\ex_stage|Equal2~16_combout  & (\ex_stage|Equal2~26_combout  & \ex_stage|Equal2~13_combout )))

	.dataa(\ex_stage|Equal2~19_combout ),
	.datab(\ex_stage|Equal2~16_combout ),
	.datac(\ex_stage|Equal2~26_combout ),
	.datad(\ex_stage|Equal2~13_combout ),
	.cin(gnd),
	.combout(\ex_stage|Equal2~27_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Equal2~27 .lut_mask = 16'h8000;
defparam \ex_stage|Equal2~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y6_N18
cycloneive_lcell_comb \ex_stage|Wrong_prediction~0 (
// Equation(s):
// \ex_stage|Wrong_prediction~0_combout  = \id_ex_buffer|EX_predicted~q  $ (((\ex_stage|Equal2~27_combout  & (\id_ex_buffer|EX_is_beq~q )) # (!\ex_stage|Equal2~27_combout  & ((\id_ex_buffer|EX_is_bne~q )))))

	.dataa(\id_ex_buffer|EX_predicted~q ),
	.datab(\id_ex_buffer|EX_is_beq~q ),
	.datac(\id_ex_buffer|EX_is_bne~q ),
	.datad(\ex_stage|Equal2~27_combout ),
	.cin(gnd),
	.combout(\ex_stage|Wrong_prediction~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Wrong_prediction~0 .lut_mask = 16'h665A;
defparam \ex_stage|Wrong_prediction~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y6_N14
cycloneive_lcell_comb \if_stage|pc_src_mux|out~46 (
// Equation(s):
// \if_stage|pc_src_mux|out~46_combout  = (\EDU|excep_flag~5_combout ) # ((\ex_stage|Wrong_prediction~0_combout ) # (!\if_stage|pc_src_mux|out~39_combout ))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(gnd),
	.datac(\if_stage|pc_src_mux|out~39_combout ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~46_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~46 .lut_mask = 16'hFFAF;
defparam \if_stage|pc_src_mux|out~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y5_N3
dffeas \id_ex_buffer|EX_PFC[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PFC[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\id_stage|flush~combout ),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PFC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[1] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PFC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y6_N28
cycloneive_lcell_comb \if_stage|pc_src_mux|out~45 (
// Equation(s):
// \if_stage|pc_src_mux|out~45_combout  = (!\id_stage|BR|PC_src[2]~3_combout  & ((\ex_stage|Equal1~2_combout  & (\ex_stage|alu_oper1|out [1])) # (!\ex_stage|Equal1~2_combout  & ((\id_ex_buffer|EX_PFC [1])))))

	.dataa(\ex_stage|alu_oper1|out [1]),
	.datab(\id_ex_buffer|EX_PFC [1]),
	.datac(\ex_stage|Equal1~2_combout ),
	.datad(\id_stage|BR|PC_src[2]~3_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~45_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~45 .lut_mask = 16'h00AC;
defparam \if_stage|pc_src_mux|out~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y7_N20
cycloneive_lcell_comb \if_stage|pc_src_mux|out~43 (
// Equation(s):
// \if_stage|pc_src_mux|out~43_combout  = (\id_stage|BR|PC_src~0_combout  & (\id_stage|immed_gen|Immed[1]~6_combout )) # (!\id_stage|BR|PC_src~0_combout  & ((\id_stage|Add0~2_combout )))

	.dataa(gnd),
	.datab(\id_stage|immed_gen|Immed[1]~6_combout ),
	.datac(\id_stage|BR|PC_src~0_combout ),
	.datad(\id_stage|Add0~2_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~43_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~43 .lut_mask = 16'hCFC0;
defparam \if_stage|pc_src_mux|out~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N20
cycloneive_lcell_comb \if_stage|pc_src_mux|out~44 (
// Equation(s):
// \if_stage|pc_src_mux|out~44_combout  = (\id_stage|BR|PC_src[1]~2_combout  & ((\id_stage|BR|PC_src[0]~1_combout  & (!\if_stage|pc_reg|addr_out [1])) # (!\id_stage|BR|PC_src[0]~1_combout  & ((\if_stage|pc_src_mux|out~43_combout )))))

	.dataa(\if_stage|pc_reg|addr_out [1]),
	.datab(\if_stage|pc_src_mux|out~43_combout ),
	.datac(\id_stage|BR|PC_src[1]~2_combout ),
	.datad(\id_stage|BR|PC_src[0]~1_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~44_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~44 .lut_mask = 16'h50C0;
defparam \if_stage|pc_src_mux|out~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N12
cycloneive_lcell_comb \if_stage|pc_src_mux|out~47 (
// Equation(s):
// \if_stage|pc_src_mux|out~47_combout  = (!\if_stage|pc_src_mux|out~45_combout  & (!\if_stage|pc_src_mux|out~44_combout  & ((\if_stage|pc_src_mux|out~46_combout ) # (!\if_stage|new_PC|Add0~0_combout ))))

	.dataa(\if_stage|new_PC|Add0~0_combout ),
	.datab(\if_stage|pc_src_mux|out~46_combout ),
	.datac(\if_stage|pc_src_mux|out~45_combout ),
	.datad(\if_stage|pc_src_mux|out~44_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~47_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~47 .lut_mask = 16'h000D;
defparam \if_stage|pc_src_mux|out~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y4_N13
dffeas \if_stage|pc_reg|addr_out[1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out~47_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|addr_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|addr_out[1] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|addr_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y5_N5
dffeas \id_ex_buffer|EX_PFC[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PFC[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\id_stage|flush~combout ),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PFC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[2] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PFC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N26
cycloneive_lcell_comb \if_stage|pc_src_mux|out~50 (
// Equation(s):
// \if_stage|pc_src_mux|out~50_combout  = (!\id_stage|BR|PC_src[2]~3_combout  & ((\ex_stage|Equal1~2_combout  & (\ex_stage|alu_oper1|out [2])) # (!\ex_stage|Equal1~2_combout  & ((\id_ex_buffer|EX_PFC [2])))))

	.dataa(\ex_stage|alu_oper1|out [2]),
	.datab(\ex_stage|Equal1~2_combout ),
	.datac(\id_ex_buffer|EX_PFC [2]),
	.datad(\id_stage|BR|PC_src[2]~3_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~50_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~50 .lut_mask = 16'h00B8;
defparam \if_stage|pc_src_mux|out~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y6_N18
cycloneive_lcell_comb \if_stage|pc_src_mux|out~48 (
// Equation(s):
// \if_stage|pc_src_mux|out~48_combout  = (\id_stage|BR|PC_src~0_combout  & (\id_stage|immed_gen|Immed[2]~7_combout )) # (!\id_stage|BR|PC_src~0_combout  & ((\id_stage|Add0~4_combout )))

	.dataa(\id_stage|BR|PC_src~0_combout ),
	.datab(gnd),
	.datac(\id_stage|immed_gen|Immed[2]~7_combout ),
	.datad(\id_stage|Add0~4_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~48_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~48 .lut_mask = 16'hF5A0;
defparam \if_stage|pc_src_mux|out~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y6_N0
cycloneive_lcell_comb \if_stage|pc_src_mux|out~49 (
// Equation(s):
// \if_stage|pc_src_mux|out~49_combout  = (\id_stage|BR|PC_src[1]~2_combout  & ((\id_stage|BR|PC_src[0]~1_combout  & (!\if_stage|pc_reg|addr_out [2])) # (!\id_stage|BR|PC_src[0]~1_combout  & ((\if_stage|pc_src_mux|out~48_combout )))))

	.dataa(\if_stage|pc_reg|addr_out [2]),
	.datab(\if_stage|pc_src_mux|out~48_combout ),
	.datac(\id_stage|BR|PC_src[0]~1_combout ),
	.datad(\id_stage|BR|PC_src[1]~2_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~49_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~49 .lut_mask = 16'h5C00;
defparam \if_stage|pc_src_mux|out~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N2
cycloneive_lcell_comb \if_stage|pc_src_mux|out~51 (
// Equation(s):
// \if_stage|pc_src_mux|out~51_combout  = (!\if_stage|pc_src_mux|out~50_combout  & (!\if_stage|pc_src_mux|out~49_combout  & ((\if_stage|pc_src_mux|out~46_combout ) # (!\if_stage|new_PC|Add0~2_combout ))))

	.dataa(\if_stage|new_PC|Add0~2_combout ),
	.datab(\if_stage|pc_src_mux|out~46_combout ),
	.datac(\if_stage|pc_src_mux|out~50_combout ),
	.datad(\if_stage|pc_src_mux|out~49_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~51_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~51 .lut_mask = 16'h000D;
defparam \if_stage|pc_src_mux|out~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y4_N3
dffeas \if_stage|pc_reg|addr_out[2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out~51_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|addr_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|addr_out[2] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|addr_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N16
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~95 (
// Equation(s):
// \if_stage|inst_mem|InstMem~95_combout  = (\if_stage|pc_reg|addr_out [2] & (\if_stage|inst_mem|InstMem~57_combout  & ((\if_stage|pc_reg|addr_out [1]) # (\if_stage|pc_reg|addr_out [0])))) # (!\if_stage|pc_reg|addr_out [2] & (((!\if_stage|pc_reg|addr_out 
// [0]))))

	.dataa(\if_stage|pc_reg|addr_out [1]),
	.datab(\if_stage|inst_mem|InstMem~57_combout ),
	.datac(\if_stage|pc_reg|addr_out [0]),
	.datad(\if_stage|pc_reg|addr_out [2]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~95_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~95 .lut_mask = 16'hC80F;
defparam \if_stage|inst_mem|InstMem~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N26
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~94 (
// Equation(s):
// \if_stage|inst_mem|InstMem~94_combout  = (\if_stage|pc_reg|addr_out [5] & (!\if_stage|pc_reg|addr_out [3] & !\if_stage|pc_reg|addr_out [4]))

	.dataa(gnd),
	.datab(\if_stage|pc_reg|addr_out [5]),
	.datac(\if_stage|pc_reg|addr_out [3]),
	.datad(\if_stage|pc_reg|addr_out [4]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~94_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~94 .lut_mask = 16'h000C;
defparam \if_stage|inst_mem|InstMem~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N22
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~96 (
// Equation(s):
// \if_stage|inst_mem|InstMem~96_combout  = (\if_stage|pc_reg|addr_out [2] & (\if_stage|inst_mem|InstMem~95_combout )) # (!\if_stage|pc_reg|addr_out [2] & ((\if_stage|inst_mem|InstMem~94_combout ) # ((!\if_stage|inst_mem|InstMem~95_combout  & 
// \if_stage|inst_mem|InstMem~57_combout ))))

	.dataa(\if_stage|pc_reg|addr_out [2]),
	.datab(\if_stage|inst_mem|InstMem~95_combout ),
	.datac(\if_stage|inst_mem|InstMem~94_combout ),
	.datad(\if_stage|inst_mem|InstMem~57_combout ),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~96_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~96 .lut_mask = 16'hD9D8;
defparam \if_stage|inst_mem|InstMem~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N16
cycloneive_lcell_comb \if_id_buffer|ID_rs2_ind~4 (
// Equation(s):
// \if_id_buffer|ID_rs2_ind~4_combout  = (\if_stage|inst_mem|InstMem~96_combout  & (!\id_stage|SDU|if_id_flush~0_combout  & \if_stage|inst_mem|InstMem~12_combout ))

	.dataa(\if_stage|inst_mem|InstMem~96_combout ),
	.datab(\id_stage|SDU|if_id_flush~0_combout ),
	.datac(gnd),
	.datad(\if_stage|inst_mem|InstMem~12_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rs2_ind~4_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rs2_ind~4 .lut_mask = 16'h2200;
defparam \if_id_buffer|ID_rs2_ind~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y3_N17
dffeas \if_id_buffer|ID_rs2_ind[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_rs2_ind~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_rs2_ind [4]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_rs2_ind[4] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_rs2_ind[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N28
cycloneive_lcell_comb \id_stage|SDU|id_ex_flush~4 (
// Equation(s):
// \id_stage|SDU|id_ex_flush~4_combout  = (\id_ex_buffer|EX_rd_ind [0] & (\if_id_buffer|ID_rs2_ind [0] & (\id_ex_buffer|EX_rd_ind [1] $ (!\if_id_buffer|ID_rs2_ind [1])))) # (!\id_ex_buffer|EX_rd_ind [0] & (!\if_id_buffer|ID_rs2_ind [0] & 
// (\id_ex_buffer|EX_rd_ind [1] $ (!\if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\id_ex_buffer|EX_rd_ind [0]),
	.datab(\id_ex_buffer|EX_rd_ind [1]),
	.datac(\if_id_buffer|ID_rs2_ind [0]),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|SDU|id_ex_flush~4_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|SDU|id_ex_flush~4 .lut_mask = 16'h8421;
defparam \id_stage|SDU|id_ex_flush~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N30
cycloneive_lcell_comb \id_stage|SDU|id_ex_flush~5 (
// Equation(s):
// \id_stage|SDU|id_ex_flush~5_combout  = (\if_id_buffer|ID_rs2_ind [3] & (\id_ex_buffer|EX_rd_ind [3] & (\if_id_buffer|ID_rs2_ind [2] $ (!\id_ex_buffer|EX_rd_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & (!\id_ex_buffer|EX_rd_ind [3] & 
// (\if_id_buffer|ID_rs2_ind [2] $ (!\id_ex_buffer|EX_rd_ind [2]))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_ex_buffer|EX_rd_ind [3]),
	.datac(\if_id_buffer|ID_rs2_ind [2]),
	.datad(\id_ex_buffer|EX_rd_ind [2]),
	.cin(gnd),
	.combout(\id_stage|SDU|id_ex_flush~5_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|SDU|id_ex_flush~5 .lut_mask = 16'h9009;
defparam \id_stage|SDU|id_ex_flush~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N0
cycloneive_lcell_comb \id_stage|SDU|id_ex_flush~6 (
// Equation(s):
// \id_stage|SDU|id_ex_flush~6_combout  = (\id_stage|SDU|id_ex_flush~4_combout  & (\id_stage|SDU|id_ex_flush~5_combout  & (\if_id_buffer|ID_rs2_ind [4] $ (!\id_ex_buffer|EX_rd_ind [4]))))

	.dataa(\if_id_buffer|ID_rs2_ind [4]),
	.datab(\id_stage|SDU|id_ex_flush~4_combout ),
	.datac(\id_stage|SDU|id_ex_flush~5_combout ),
	.datad(\id_ex_buffer|EX_rd_ind [4]),
	.cin(gnd),
	.combout(\id_stage|SDU|id_ex_flush~6_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|SDU|id_ex_flush~6 .lut_mask = 16'h8040;
defparam \id_stage|SDU|id_ex_flush~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y6_N20
cycloneive_lcell_comb \id_stage|SDU|id_ex_flush~7 (
// Equation(s):
// \id_stage|SDU|id_ex_flush~7_combout  = ((!\id_stage|SDU|id_ex_flush~6_combout  & !\id_stage|SDU|id_ex_flush~3_combout )) # (!\id_stage|SDU|id_ex_flush~0_combout )

	.dataa(gnd),
	.datab(\id_stage|SDU|id_ex_flush~6_combout ),
	.datac(\id_stage|SDU|id_ex_flush~3_combout ),
	.datad(\id_stage|SDU|id_ex_flush~0_combout ),
	.cin(gnd),
	.combout(\id_stage|SDU|id_ex_flush~7_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|SDU|id_ex_flush~7 .lut_mask = 16'h03FF;
defparam \id_stage|SDU|id_ex_flush~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y6_N21
dffeas \if_id_buffer|ID_PC[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[4] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y5_N9
dffeas \id_ex_buffer|EX_PFC[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PFC[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\id_stage|flush~combout ),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PFC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[4] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PFC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y6_N12
cycloneive_lcell_comb \if_stage|pc_src_mux|out~59 (
// Equation(s):
// \if_stage|pc_src_mux|out~59_combout  = (!\id_stage|BR|PC_src[2]~3_combout  & ((\ex_stage|Equal1~2_combout  & ((\ex_stage|alu_oper1|out [4]))) # (!\ex_stage|Equal1~2_combout  & (\id_ex_buffer|EX_PFC [4]))))

	.dataa(\id_ex_buffer|EX_PFC [4]),
	.datab(\ex_stage|Equal1~2_combout ),
	.datac(\ex_stage|alu_oper1|out [4]),
	.datad(\id_stage|BR|PC_src[2]~3_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~59_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~59 .lut_mask = 16'h00E2;
defparam \if_stage|pc_src_mux|out~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y3_N8
cycloneive_lcell_comb \if_stage|new_PC|Add0~6 (
// Equation(s):
// \if_stage|new_PC|Add0~6_combout  = (\if_stage|pc_reg|addr_out [4] & ((\if_stage|new_PC|Add0~5 ) # (GND))) # (!\if_stage|pc_reg|addr_out [4] & (!\if_stage|new_PC|Add0~5 ))
// \if_stage|new_PC|Add0~7  = CARRY((\if_stage|pc_reg|addr_out [4]) # (!\if_stage|new_PC|Add0~5 ))

	.dataa(gnd),
	.datab(\if_stage|pc_reg|addr_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|new_PC|Add0~5 ),
	.combout(\if_stage|new_PC|Add0~6_combout ),
	.cout(\if_stage|new_PC|Add0~7 ));
// synopsys translate_off
defparam \if_stage|new_PC|Add0~6 .lut_mask = 16'hC3CF;
defparam \if_stage|new_PC|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y6_N0
cycloneive_lcell_comb \if_stage|pc_src_mux|out~57 (
// Equation(s):
// \if_stage|pc_src_mux|out~57_combout  = (\id_stage|BR|PC_src~0_combout  & (\id_stage|immed_gen|Immed[4]~9_combout )) # (!\id_stage|BR|PC_src~0_combout  & ((\id_stage|Add0~8_combout )))

	.dataa(gnd),
	.datab(\id_stage|BR|PC_src~0_combout ),
	.datac(\id_stage|immed_gen|Immed[4]~9_combout ),
	.datad(\id_stage|Add0~8_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~57_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~57 .lut_mask = 16'hF3C0;
defparam \if_stage|pc_src_mux|out~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y6_N2
cycloneive_lcell_comb \if_stage|pc_src_mux|out~58 (
// Equation(s):
// \if_stage|pc_src_mux|out~58_combout  = (\id_stage|BR|PC_src[1]~2_combout  & ((\id_stage|BR|PC_src[0]~1_combout  & ((!\if_stage|pc_reg|addr_out [4]))) # (!\id_stage|BR|PC_src[0]~1_combout  & (\if_stage|pc_src_mux|out~57_combout ))))

	.dataa(\id_stage|BR|PC_src[1]~2_combout ),
	.datab(\if_stage|pc_src_mux|out~57_combout ),
	.datac(\if_stage|pc_reg|addr_out [4]),
	.datad(\id_stage|BR|PC_src[0]~1_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~58_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~58 .lut_mask = 16'h0A88;
defparam \if_stage|pc_src_mux|out~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y6_N16
cycloneive_lcell_comb \if_stage|pc_src_mux|out~60 (
// Equation(s):
// \if_stage|pc_src_mux|out~60_combout  = (!\if_stage|pc_src_mux|out~59_combout  & (!\if_stage|pc_src_mux|out~58_combout  & ((\if_stage|pc_src_mux|out~46_combout ) # (!\if_stage|new_PC|Add0~6_combout ))))

	.dataa(\if_stage|pc_src_mux|out~59_combout ),
	.datab(\if_stage|new_PC|Add0~6_combout ),
	.datac(\if_stage|pc_src_mux|out~46_combout ),
	.datad(\if_stage|pc_src_mux|out~58_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~60_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~60 .lut_mask = 16'h0051;
defparam \if_stage|pc_src_mux|out~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y6_N17
dffeas \if_stage|pc_reg|addr_out[4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out~60_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|addr_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|addr_out[4] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|addr_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y3_N10
cycloneive_lcell_comb \if_stage|new_PC|Add0~8 (
// Equation(s):
// \if_stage|new_PC|Add0~8_combout  = (\if_stage|pc_reg|addr_out [5] & (!\if_stage|new_PC|Add0~7  & VCC)) # (!\if_stage|pc_reg|addr_out [5] & (\if_stage|new_PC|Add0~7  $ (GND)))
// \if_stage|new_PC|Add0~9  = CARRY((!\if_stage|pc_reg|addr_out [5] & !\if_stage|new_PC|Add0~7 ))

	.dataa(gnd),
	.datab(\if_stage|pc_reg|addr_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|new_PC|Add0~7 ),
	.combout(\if_stage|new_PC|Add0~8_combout ),
	.cout(\if_stage|new_PC|Add0~9 ));
// synopsys translate_off
defparam \if_stage|new_PC|Add0~8 .lut_mask = 16'h3C03;
defparam \if_stage|new_PC|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y6_N28
cycloneive_lcell_comb \if_stage|pc_src_mux|out~161 (
// Equation(s):
// \if_stage|pc_src_mux|out~161_combout  = (\id_stage|BR|PC_src~0_combout  & (\id_stage|immed_gen|Immed[10]~4_combout  & (\if_id_buffer|ID_INST [6]))) # (!\id_stage|BR|PC_src~0_combout  & (((\id_stage|Add0~12_combout ))))

	.dataa(\id_stage|BR|PC_src~0_combout ),
	.datab(\id_stage|immed_gen|Immed[10]~4_combout ),
	.datac(\if_id_buffer|ID_INST [6]),
	.datad(\id_stage|Add0~12_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~161_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~161 .lut_mask = 16'hD580;
defparam \if_stage|pc_src_mux|out~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y6_N0
cycloneive_lcell_comb \if_stage|pc_src_mux|out~66 (
// Equation(s):
// \if_stage|pc_src_mux|out~66_combout  = (\id_stage|BR|PC_src[1]~2_combout  & ((\id_stage|BR|PC_src[0]~1_combout  & (!\if_stage|pc_reg|addr_out [6])) # (!\id_stage|BR|PC_src[0]~1_combout  & ((\if_stage|pc_src_mux|out~161_combout )))))

	.dataa(\if_stage|pc_reg|addr_out [6]),
	.datab(\if_stage|pc_src_mux|out~161_combout ),
	.datac(\id_stage|BR|PC_src[1]~2_combout ),
	.datad(\id_stage|BR|PC_src[0]~1_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~66_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~66 .lut_mask = 16'h50C0;
defparam \if_stage|pc_src_mux|out~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y5_N13
dffeas \id_ex_buffer|EX_PFC[6] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PFC[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\id_stage|flush~combout ),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PFC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[6] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PFC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y9_N0
cycloneive_lcell_comb \if_stage|pc_src_mux|out~65 (
// Equation(s):
// \if_stage|pc_src_mux|out~65_combout  = (\ex_stage|Equal1~2_combout  & ((\ex_stage|alu_oper1|out [6]))) # (!\ex_stage|Equal1~2_combout  & (\id_ex_buffer|EX_PFC [6]))

	.dataa(gnd),
	.datab(\ex_stage|Equal1~2_combout ),
	.datac(\id_ex_buffer|EX_PFC [6]),
	.datad(\ex_stage|alu_oper1|out [6]),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~65_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~65 .lut_mask = 16'hFC30;
defparam \if_stage|pc_src_mux|out~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y6_N24
cycloneive_lcell_comb \if_stage|pc_src_mux|out~171 (
// Equation(s):
// \if_stage|pc_src_mux|out~171_combout  = (!\rst~input_o  & ((\EDU|excep_flag~5_combout ) # ((\if_stage|pc_src_mux|out~65_combout  & \ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\if_stage|pc_src_mux|out~65_combout ),
	.datac(\EDU|excep_flag~5_combout ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~171_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~171 .lut_mask = 16'h5450;
defparam \if_stage|pc_src_mux|out~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y6_N4
cycloneive_lcell_comb \if_stage|pc_src_mux|out~67 (
// Equation(s):
// \if_stage|pc_src_mux|out~67_combout  = (!\if_stage|pc_src_mux|out~66_combout  & (!\if_stage|pc_src_mux|out~171_combout  & ((\if_stage|pc_src_mux|out~46_combout ) # (!\if_stage|new_PC|Add0~10_combout ))))

	.dataa(\if_stage|new_PC|Add0~10_combout ),
	.datab(\if_stage|pc_src_mux|out~46_combout ),
	.datac(\if_stage|pc_src_mux|out~66_combout ),
	.datad(\if_stage|pc_src_mux|out~171_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~67_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~67 .lut_mask = 16'h000D;
defparam \if_stage|pc_src_mux|out~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y6_N5
dffeas \if_stage|pc_reg|addr_out[6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out~67_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|addr_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|addr_out[6] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|addr_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y6_N24
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~12 (
// Equation(s):
// \if_stage|inst_mem|InstMem~12_combout  = (\if_stage|pc_reg|addr_out [6] & (\if_stage|pc_reg|addr_out [7] & (\if_stage|pc_reg|addr_out [8] & \if_stage|pc_reg|addr_out [9])))

	.dataa(\if_stage|pc_reg|addr_out [6]),
	.datab(\if_stage|pc_reg|addr_out [7]),
	.datac(\if_stage|pc_reg|addr_out [8]),
	.datad(\if_stage|pc_reg|addr_out [9]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~12_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~12 .lut_mask = 16'h8000;
defparam \if_stage|inst_mem|InstMem~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N22
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~23 (
// Equation(s):
// \if_stage|inst_mem|InstMem~23_combout  = (!\if_stage|pc_reg|addr_out [0] & ((\if_stage|pc_reg|addr_out [3] & (\if_stage|pc_reg|addr_out [1] $ (\if_stage|pc_reg|addr_out [2]))) # (!\if_stage|pc_reg|addr_out [3] & (!\if_stage|pc_reg|addr_out [1] & 
// !\if_stage|pc_reg|addr_out [2]))))

	.dataa(\if_stage|pc_reg|addr_out [3]),
	.datab(\if_stage|pc_reg|addr_out [0]),
	.datac(\if_stage|pc_reg|addr_out [1]),
	.datad(\if_stage|pc_reg|addr_out [2]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~23_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~23 .lut_mask = 16'h0221;
defparam \if_stage|inst_mem|InstMem~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N0
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~20 (
// Equation(s):
// \if_stage|inst_mem|InstMem~20_combout  = (\if_stage|pc_reg|addr_out [0] & (\if_stage|pc_reg|addr_out [1] & (\if_stage|pc_reg|addr_out [2] & !\if_stage|pc_reg|addr_out [3]))) # (!\if_stage|pc_reg|addr_out [0] & (\if_stage|pc_reg|addr_out [3] & 
// (\if_stage|pc_reg|addr_out [1] $ (\if_stage|pc_reg|addr_out [2]))))

	.dataa(\if_stage|pc_reg|addr_out [1]),
	.datab(\if_stage|pc_reg|addr_out [0]),
	.datac(\if_stage|pc_reg|addr_out [2]),
	.datad(\if_stage|pc_reg|addr_out [3]),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~20_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~20 .lut_mask = 16'h1280;
defparam \if_stage|inst_mem|InstMem~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N14
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~21 (
// Equation(s):
// \if_stage|inst_mem|InstMem~21_combout  = (\if_stage|pc_reg|addr_out [4] & ((\if_stage|pc_reg|addr_out [5] & (\if_stage|inst_mem|InstMem~19_combout )) # (!\if_stage|pc_reg|addr_out [5] & ((\if_stage|inst_mem|InstMem~20_combout )))))

	.dataa(\if_stage|pc_reg|addr_out [5]),
	.datab(\if_stage|pc_reg|addr_out [4]),
	.datac(\if_stage|inst_mem|InstMem~19_combout ),
	.datad(\if_stage|inst_mem|InstMem~20_combout ),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~21_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~21 .lut_mask = 16'hC480;
defparam \if_stage|inst_mem|InstMem~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N22
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~24 (
// Equation(s):
// \if_stage|inst_mem|InstMem~24_combout  = (\if_stage|inst_mem|InstMem~12_combout  & ((\if_stage|inst_mem|InstMem~21_combout ) # ((\if_stage|inst_mem|InstMem~23_combout  & \if_stage|inst_mem|InstMem~22_combout ))))

	.dataa(\if_stage|inst_mem|InstMem~12_combout ),
	.datab(\if_stage|inst_mem|InstMem~23_combout ),
	.datac(\if_stage|inst_mem|InstMem~21_combout ),
	.datad(\if_stage|inst_mem|InstMem~22_combout ),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~24_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~24 .lut_mask = 16'hA8A0;
defparam \if_stage|inst_mem|InstMem~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N8
cycloneive_lcell_comb \if_id_buffer|Equal0~0 (
// Equation(s):
// \if_id_buffer|Equal0~0_combout  = (\if_stage|inst_mem|InstMem~24_combout ) # ((\if_stage|inst_mem|InstMem~26_combout ) # ((\if_stage|inst_mem|InstMem~18_combout ) # (!\if_id_buffer|Equal3~0_combout )))

	.dataa(\if_stage|inst_mem|InstMem~24_combout ),
	.datab(\if_stage|inst_mem|InstMem~26_combout ),
	.datac(\if_stage|inst_mem|InstMem~18_combout ),
	.datad(\if_id_buffer|Equal3~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|Equal0~0 .lut_mask = 16'hFEFF;
defparam \if_id_buffer|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y3_N12
cycloneive_lcell_comb \if_id_buffer|ID_opcode~0 (
// Equation(s):
// \if_id_buffer|ID_opcode~0_combout  = (\if_id_buffer|Equal0~0_combout  & !\id_stage|SDU|if_id_flush~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\if_id_buffer|Equal0~0_combout ),
	.datad(\id_stage|SDU|if_id_flush~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_opcode~0_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_opcode~0 .lut_mask = 16'h00F0;
defparam \if_id_buffer|ID_opcode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y3_N13
dffeas \if_id_buffer|ID_opcode[6] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_opcode~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_opcode [6]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_opcode[6] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_opcode[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y3_N2
cycloneive_lcell_comb \id_stage|cu|Equal4~0 (
// Equation(s):
// \id_stage|cu|Equal4~0_combout  = (!\if_id_buffer|ID_opcode [6] & (!\if_id_buffer|ID_opcode [5] & (!\if_id_buffer|ID_opcode [4] & !\if_id_buffer|ID_opcode [2])))

	.dataa(\if_id_buffer|ID_opcode [6]),
	.datab(\if_id_buffer|ID_opcode [5]),
	.datac(\if_id_buffer|ID_opcode [4]),
	.datad(\if_id_buffer|ID_opcode [2]),
	.cin(gnd),
	.combout(\id_stage|cu|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|cu|Equal4~0 .lut_mask = 16'h0001;
defparam \id_stage|cu|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y3_N0
cycloneive_lcell_comb \id_stage|SDU|Equal3~0 (
// Equation(s):
// \id_stage|SDU|Equal3~0_combout  = (!\if_id_buffer|ID_opcode [1] & (!\if_id_buffer|ID_opcode [0] & (\id_stage|cu|Equal4~0_combout  & \if_id_buffer|ID_opcode [3])))

	.dataa(\if_id_buffer|ID_opcode [1]),
	.datab(\if_id_buffer|ID_opcode [0]),
	.datac(\id_stage|cu|Equal4~0_combout ),
	.datad(\if_id_buffer|ID_opcode [3]),
	.cin(gnd),
	.combout(\id_stage|SDU|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|SDU|Equal3~0 .lut_mask = 16'h1000;
defparam \id_stage|SDU|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y6_N26
cycloneive_lcell_comb \id_stage|SDU|if_id_flush~0 (
// Equation(s):
// \id_stage|SDU|if_id_flush~0_combout  = (\id_stage|SDU|Equal3~0_combout  & (((!\id_stage|SDU|id_ex_flush~6_combout  & !\id_stage|SDU|id_ex_flush~3_combout )) # (!\id_stage|SDU|id_ex_flush~0_combout )))

	.dataa(\id_stage|SDU|Equal3~0_combout ),
	.datab(\id_stage|SDU|id_ex_flush~6_combout ),
	.datac(\id_stage|SDU|id_ex_flush~3_combout ),
	.datad(\id_stage|SDU|id_ex_flush~0_combout ),
	.cin(gnd),
	.combout(\id_stage|SDU|if_id_flush~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|SDU|if_id_flush~0 .lut_mask = 16'h02AA;
defparam \id_stage|SDU|if_id_flush~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N22
cycloneive_lcell_comb \if_id_buffer|ID_INST~4 (
// Equation(s):
// \if_id_buffer|ID_INST~4_combout  = (!\id_stage|SDU|if_id_flush~0_combout  & \if_stage|inst_mem|InstMem~12_combout )

	.dataa(gnd),
	.datab(\id_stage|SDU|if_id_flush~0_combout ),
	.datac(gnd),
	.datad(\if_stage|inst_mem|InstMem~12_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_INST~4_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_INST~4 .lut_mask = 16'h3300;
defparam \if_id_buffer|ID_INST~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N4
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~112 (
// Equation(s):
// \if_stage|inst_mem|InstMem~112_combout  = (\if_stage|inst_mem|InstMem~21_combout ) # ((!\if_stage|pc_reg|addr_out [4] & (\if_stage|pc_reg|addr_out [5] & \if_stage|inst_mem|InstMem~23_combout )))

	.dataa(\if_stage|pc_reg|addr_out [4]),
	.datab(\if_stage|pc_reg|addr_out [5]),
	.datac(\if_stage|inst_mem|InstMem~21_combout ),
	.datad(\if_stage|inst_mem|InstMem~23_combout ),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~112_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~112 .lut_mask = 16'hF4F0;
defparam \if_stage|inst_mem|InstMem~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y3_N12
cycloneive_lcell_comb \if_id_buffer|ID_opcode~4 (
// Equation(s):
// \if_id_buffer|ID_opcode~4_combout  = (\if_id_buffer|ID_INST~4_combout  & ((\if_id_buffer|Equal0~0_combout  & (\if_stage|inst_mem|InstMem~112_combout )) # (!\if_id_buffer|Equal0~0_combout  & ((\if_stage|inst_mem|InstMem~50_combout )))))

	.dataa(\if_id_buffer|ID_INST~4_combout ),
	.datab(\if_stage|inst_mem|InstMem~112_combout ),
	.datac(\if_id_buffer|Equal0~0_combout ),
	.datad(\if_stage|inst_mem|InstMem~50_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_opcode~4_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_opcode~4 .lut_mask = 16'h8A80;
defparam \if_id_buffer|ID_opcode~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y3_N13
dffeas \if_id_buffer|ID_opcode[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_opcode~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_opcode [1]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_opcode[1] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_opcode[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y3_N28
cycloneive_lcell_comb \id_stage|BR|PC_src~0 (
// Equation(s):
// \id_stage|BR|PC_src~0_combout  = (\if_id_buffer|ID_opcode [1]) # ((\if_id_buffer|ID_opcode [3]) # ((!\id_stage|Equal0~0_combout ) # (!\if_id_buffer|ID_opcode [2])))

	.dataa(\if_id_buffer|ID_opcode [1]),
	.datab(\if_id_buffer|ID_opcode [3]),
	.datac(\if_id_buffer|ID_opcode [2]),
	.datad(\id_stage|Equal0~0_combout ),
	.cin(gnd),
	.combout(\id_stage|BR|PC_src~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|BR|PC_src~0 .lut_mask = 16'hEFFF;
defparam \id_stage|BR|PC_src~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y6_N30
cycloneive_lcell_comb \if_stage|pc_src_mux|out~39 (
// Equation(s):
// \if_stage|pc_src_mux|out~39_combout  = (\id_stage|BR|PC_src~0_combout  & (!\id_stage|BR|Equal1~1_combout  & \id_stage|immed_gen|always0~13_combout ))

	.dataa(\id_stage|BR|PC_src~0_combout ),
	.datab(gnd),
	.datac(\id_stage|BR|Equal1~1_combout ),
	.datad(\id_stage|immed_gen|always0~13_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~39_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~39 .lut_mask = 16'h0A00;
defparam \if_stage|pc_src_mux|out~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y6_N16
cycloneive_lcell_comb \id_stage|BR|PC_src[1]~2 (
// Equation(s):
// \id_stage|BR|PC_src[1]~2_combout  = (!\if_stage|pc_src_mux|out~39_combout  & ((\rst~input_o ) # ((!\EDU|excep_flag~5_combout  & !\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\EDU|excep_flag~5_combout ),
	.datab(\rst~input_o ),
	.datac(\if_stage|pc_src_mux|out~39_combout ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_stage|BR|PC_src[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|BR|PC_src[1]~2 .lut_mask = 16'h0C0D;
defparam \id_stage|BR|PC_src[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y5_N11
dffeas \id_ex_buffer|EX_PFC[5] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PFC[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\id_stage|flush~combout ),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PFC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[5] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PFC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y7_N22
cycloneive_lcell_comb \if_stage|pc_src_mux|out~61 (
// Equation(s):
// \if_stage|pc_src_mux|out~61_combout  = (\ex_stage|Equal1~2_combout  & ((\ex_stage|alu_oper1|out [5]))) # (!\ex_stage|Equal1~2_combout  & (\id_ex_buffer|EX_PFC [5]))

	.dataa(gnd),
	.datab(\ex_stage|Equal1~2_combout ),
	.datac(\id_ex_buffer|EX_PFC [5]),
	.datad(\ex_stage|alu_oper1|out [5]),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~61_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~61 .lut_mask = 16'hFC30;
defparam \if_stage|pc_src_mux|out~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y3_N26
cycloneive_lcell_comb \if_stage|pc_src_mux|out~62 (
// Equation(s):
// \if_stage|pc_src_mux|out~62_combout  = (\if_stage|pc_src_mux|out~61_combout  & (((\if_stage|new_PC|Add0~8_combout  & !\if_stage|pc_src_mux|out~46_combout )) # (!\id_stage|BR|PC_src[2]~3_combout ))) # (!\if_stage|pc_src_mux|out~61_combout  & 
// (\if_stage|new_PC|Add0~8_combout  & ((!\if_stage|pc_src_mux|out~46_combout ))))

	.dataa(\if_stage|pc_src_mux|out~61_combout ),
	.datab(\if_stage|new_PC|Add0~8_combout ),
	.datac(\id_stage|BR|PC_src[2]~3_combout ),
	.datad(\if_stage|pc_src_mux|out~46_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~62_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~62 .lut_mask = 16'h0ACE;
defparam \if_stage|pc_src_mux|out~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y5_N20
cycloneive_lcell_comb \if_stage|pc_src_mux|out~160 (
// Equation(s):
// \if_stage|pc_src_mux|out~160_combout  = (\id_stage|BR|PC_src~0_combout  & (\id_stage|immed_gen|Immed[10]~4_combout  & (\if_id_buffer|ID_INST [5]))) # (!\id_stage|BR|PC_src~0_combout  & (((\id_stage|Add0~10_combout ))))

	.dataa(\id_stage|immed_gen|Immed[10]~4_combout ),
	.datab(\if_id_buffer|ID_INST [5]),
	.datac(\id_stage|BR|PC_src~0_combout ),
	.datad(\id_stage|Add0~10_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~160_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~160 .lut_mask = 16'h8F80;
defparam \if_stage|pc_src_mux|out~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y3_N20
cycloneive_lcell_comb \if_stage|pc_src_mux|out~63 (
// Equation(s):
// \if_stage|pc_src_mux|out~63_combout  = (\id_stage|BR|PC_src[0]~1_combout  & (!\if_stage|pc_reg|addr_out [5])) # (!\id_stage|BR|PC_src[0]~1_combout  & ((\if_stage|pc_src_mux|out~160_combout )))

	.dataa(gnd),
	.datab(\if_stage|pc_reg|addr_out [5]),
	.datac(\id_stage|BR|PC_src[0]~1_combout ),
	.datad(\if_stage|pc_src_mux|out~160_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~63_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~63 .lut_mask = 16'h3F30;
defparam \if_stage|pc_src_mux|out~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y3_N8
cycloneive_lcell_comb \if_stage|pc_src_mux|out~64 (
// Equation(s):
// \if_stage|pc_src_mux|out~64_combout  = (!\EDU|excep_flag~6_combout  & (!\if_stage|pc_src_mux|out~62_combout  & ((!\if_stage|pc_src_mux|out~63_combout ) # (!\id_stage|BR|PC_src[1]~2_combout ))))

	.dataa(\id_stage|BR|PC_src[1]~2_combout ),
	.datab(\EDU|excep_flag~6_combout ),
	.datac(\if_stage|pc_src_mux|out~62_combout ),
	.datad(\if_stage|pc_src_mux|out~63_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~64_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~64 .lut_mask = 16'h0103;
defparam \if_stage|pc_src_mux|out~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y3_N9
dffeas \if_stage|pc_reg|addr_out[5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out~64_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|addr_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|addr_out[5] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|addr_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N22
cycloneive_lcell_comb \if_stage|inst_mem|InstMem~113 (
// Equation(s):
// \if_stage|inst_mem|InstMem~113_combout  = (\if_stage|inst_mem|InstMem~15_combout ) # ((!\if_stage|pc_reg|addr_out [5] & (\if_stage|inst_mem|InstMem~17_combout  & \if_stage|pc_reg|addr_out [4])))

	.dataa(\if_stage|pc_reg|addr_out [5]),
	.datab(\if_stage|inst_mem|InstMem~17_combout ),
	.datac(\if_stage|pc_reg|addr_out [4]),
	.datad(\if_stage|inst_mem|InstMem~15_combout ),
	.cin(gnd),
	.combout(\if_stage|inst_mem|InstMem~113_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|inst_mem|InstMem~113 .lut_mask = 16'hFF40;
defparam \if_stage|inst_mem|InstMem~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y3_N4
cycloneive_lcell_comb \if_id_buffer|ID_opcode~6 (
// Equation(s):
// \if_id_buffer|ID_opcode~6_combout  = (\if_id_buffer|ID_INST~4_combout  & ((\if_id_buffer|Equal0~0_combout  & (\if_stage|inst_mem|InstMem~113_combout )) # (!\if_id_buffer|Equal0~0_combout  & ((\if_stage|inst_mem|InstMem~58_combout )))))

	.dataa(\if_stage|inst_mem|InstMem~113_combout ),
	.datab(\if_id_buffer|Equal0~0_combout ),
	.datac(\if_stage|inst_mem|InstMem~58_combout ),
	.datad(\if_id_buffer|ID_INST~4_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_opcode~6_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_opcode~6 .lut_mask = 16'hB800;
defparam \if_id_buffer|ID_opcode~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y3_N5
dffeas \if_id_buffer|ID_opcode[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_opcode~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|id_ex_flush~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_opcode [0]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_opcode[0] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_opcode[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y3_N24
cycloneive_lcell_comb \id_stage|immed_gen|always0~11 (
// Equation(s):
// \id_stage|immed_gen|always0~11_combout  = (\if_id_buffer|ID_opcode [0]) # ((\if_id_buffer|ID_opcode [3]) # (!\id_stage|cu|Equal4~0_combout ))

	.dataa(gnd),
	.datab(\if_id_buffer|ID_opcode [0]),
	.datac(\if_id_buffer|ID_opcode [3]),
	.datad(\id_stage|cu|Equal4~0_combout ),
	.cin(gnd),
	.combout(\id_stage|immed_gen|always0~11_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|always0~11 .lut_mask = 16'hFCFF;
defparam \id_stage|immed_gen|always0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N10
cycloneive_lcell_comb \EDU|excep_flag~1 (
// Equation(s):
// \EDU|excep_flag~1_combout  = (\id_stage|immed_gen|always0~11_combout  & (\id_stage|immed_gen|always0~14_combout  & \id_stage|immed_gen|Immed[25]~2_combout ))

	.dataa(\id_stage|immed_gen|always0~11_combout ),
	.datab(gnd),
	.datac(\id_stage|immed_gen|always0~14_combout ),
	.datad(\id_stage|immed_gen|Immed[25]~2_combout ),
	.cin(gnd),
	.combout(\EDU|excep_flag~1_combout ),
	.cout());
// synopsys translate_off
defparam \EDU|excep_flag~1 .lut_mask = 16'hA000;
defparam \EDU|excep_flag~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N14
cycloneive_lcell_comb \EDU|excep_flag~3 (
// Equation(s):
// \EDU|excep_flag~3_combout  = ((\if_id_buffer|ID_opcode [3] & ((\if_id_buffer|ID_opcode [2]) # (!\if_id_buffer|ID_opcode [1])))) # (!\if_id_buffer|ID_opcode [5])

	.dataa(\if_id_buffer|ID_opcode [5]),
	.datab(\if_id_buffer|ID_opcode [2]),
	.datac(\if_id_buffer|ID_opcode [1]),
	.datad(\if_id_buffer|ID_opcode [3]),
	.cin(gnd),
	.combout(\EDU|excep_flag~3_combout ),
	.cout());
// synopsys translate_off
defparam \EDU|excep_flag~3 .lut_mask = 16'hDF55;
defparam \EDU|excep_flag~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N8
cycloneive_lcell_comb \EDU|excep_flag~4 (
// Equation(s):
// \EDU|excep_flag~4_combout  = (!\id_stage|BR|Equal1~1_combout  & ((\if_id_buffer|ID_opcode [4]) # ((\if_id_buffer|ID_opcode [6]) # (\EDU|excep_flag~3_combout ))))

	.dataa(\if_id_buffer|ID_opcode [4]),
	.datab(\if_id_buffer|ID_opcode [6]),
	.datac(\EDU|excep_flag~3_combout ),
	.datad(\id_stage|BR|Equal1~1_combout ),
	.cin(gnd),
	.combout(\EDU|excep_flag~4_combout ),
	.cout());
// synopsys translate_off
defparam \EDU|excep_flag~4 .lut_mask = 16'h00FE;
defparam \EDU|excep_flag~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N18
cycloneive_lcell_comb \id_stage|BR|Equal5~0 (
// Equation(s):
// \id_stage|BR|Equal5~0_combout  = (\id_stage|Equal0~0_combout  & (!\if_id_buffer|ID_opcode [3] & (\if_id_buffer|ID_opcode [0] & \EDU|excep_flag~0_combout )))

	.dataa(\id_stage|Equal0~0_combout ),
	.datab(\if_id_buffer|ID_opcode [3]),
	.datac(\if_id_buffer|ID_opcode [0]),
	.datad(\EDU|excep_flag~0_combout ),
	.cin(gnd),
	.combout(\id_stage|BR|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|BR|Equal5~0 .lut_mask = 16'h2000;
defparam \id_stage|BR|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N16
cycloneive_lcell_comb \EDU|excep_flag~5 (
// Equation(s):
// \EDU|excep_flag~5_combout  = (\EDU|excep_flag~1_combout  & (\EDU|excep_flag~2_combout  & (\EDU|excep_flag~4_combout  & !\id_stage|BR|Equal5~0_combout )))

	.dataa(\EDU|excep_flag~1_combout ),
	.datab(\EDU|excep_flag~2_combout ),
	.datac(\EDU|excep_flag~4_combout ),
	.datad(\id_stage|BR|Equal5~0_combout ),
	.cin(gnd),
	.combout(\EDU|excep_flag~5_combout ),
	.cout());
// synopsys translate_off
defparam \EDU|excep_flag~5 .lut_mask = 16'h0080;
defparam \EDU|excep_flag~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y2_N4
cycloneive_lcell_comb \ex_mem_buffer|MEM_opcode~3 (
// Equation(s):
// \ex_mem_buffer|MEM_opcode~3_combout  = (\id_ex_buffer|EX_opcode [3] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(gnd),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\id_ex_buffer|EX_opcode [3]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_opcode~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_opcode~3 .lut_mask = 16'hF030;
defparam \ex_mem_buffer|MEM_opcode~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y2_N17
dffeas \ex_mem_buffer|MEM_opcode[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem_buffer|MEM_opcode~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_opcode [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_opcode[3] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_opcode[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y2_N16
cycloneive_lcell_comb \ex_mem_buffer|MEM_opcode~1 (
// Equation(s):
// \ex_mem_buffer|MEM_opcode~1_combout  = (\id_ex_buffer|EX_opcode [5] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\rst~input_o ),
	.datab(\id_ex_buffer|EX_opcode [5]),
	.datac(gnd),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_opcode~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_opcode~1 .lut_mask = 16'h88CC;
defparam \ex_mem_buffer|MEM_opcode~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y2_N20
cycloneive_lcell_comb \ex_mem_buffer|MEM_opcode[5]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_opcode[5]~feeder_combout  = \ex_mem_buffer|MEM_opcode~1_combout 

	.dataa(gnd),
	.datab(\ex_mem_buffer|MEM_opcode~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_opcode[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_opcode[5]~feeder .lut_mask = 16'hCCCC;
defparam \ex_mem_buffer|MEM_opcode[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y2_N21
dffeas \ex_mem_buffer|MEM_opcode[5] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_opcode[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_opcode [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_opcode[5] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_opcode[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y2_N18
cycloneive_lcell_comb \ex_mem_buffer|MEM_opcode~2 (
// Equation(s):
// \ex_mem_buffer|MEM_opcode~2_combout  = (\id_ex_buffer|EX_opcode [4] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\rst~input_o ),
	.datab(\id_ex_buffer|EX_opcode [4]),
	.datac(gnd),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_opcode~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_opcode~2 .lut_mask = 16'h88CC;
defparam \ex_mem_buffer|MEM_opcode~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y2_N31
dffeas \ex_mem_buffer|MEM_opcode[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem_buffer|MEM_opcode~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_opcode [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_opcode[4] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_opcode[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y2_N16
cycloneive_lcell_comb \ex_mem_buffer|MEM_opcode~0 (
// Equation(s):
// \ex_mem_buffer|MEM_opcode~0_combout  = (\id_ex_buffer|EX_opcode [6] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\id_ex_buffer|EX_opcode [6]),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_opcode~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_opcode~0 .lut_mask = 16'hA0F0;
defparam \ex_mem_buffer|MEM_opcode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y2_N19
dffeas \ex_mem_buffer|MEM_opcode[6] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem_buffer|MEM_opcode~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_opcode [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_opcode[6] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_opcode[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y2_N30
cycloneive_lcell_comb \mem_wb_buffer|Equal0~0 (
// Equation(s):
// \mem_wb_buffer|Equal0~0_combout  = (\ex_mem_buffer|MEM_opcode [3] & (\ex_mem_buffer|MEM_opcode [5] & (\ex_mem_buffer|MEM_opcode [4] & \ex_mem_buffer|MEM_opcode [6])))

	.dataa(\ex_mem_buffer|MEM_opcode [3]),
	.datab(\ex_mem_buffer|MEM_opcode [5]),
	.datac(\ex_mem_buffer|MEM_opcode [4]),
	.datad(\ex_mem_buffer|MEM_opcode [6]),
	.cin(gnd),
	.combout(\mem_wb_buffer|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|Equal0~0 .lut_mask = 16'h8000;
defparam \mem_wb_buffer|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y2_N4
cycloneive_lcell_comb \ex_mem_buffer|MEM_opcode~6 (
// Equation(s):
// \ex_mem_buffer|MEM_opcode~6_combout  = (\id_ex_buffer|EX_opcode [0] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\id_ex_buffer|EX_opcode [0]),
	.datad(\EDU|excep_flag~5_combout ),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_opcode~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_opcode~6 .lut_mask = 16'hA0F0;
defparam \ex_mem_buffer|MEM_opcode~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y2_N18
cycloneive_lcell_comb \ex_mem_buffer|MEM_opcode[0]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_opcode[0]~feeder_combout  = \ex_mem_buffer|MEM_opcode~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_mem_buffer|MEM_opcode~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_opcode[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_opcode[0]~feeder .lut_mask = 16'hF0F0;
defparam \ex_mem_buffer|MEM_opcode[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y2_N19
dffeas \ex_mem_buffer|MEM_opcode[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_opcode[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_opcode [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_opcode[0] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_opcode[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y2_N24
cycloneive_lcell_comb \ex_mem_buffer|MEM_opcode~4 (
// Equation(s):
// \ex_mem_buffer|MEM_opcode~4_combout  = (\id_ex_buffer|EX_opcode [2] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(gnd),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\rst~input_o ),
	.datad(\id_ex_buffer|EX_opcode [2]),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_opcode~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_opcode~4 .lut_mask = 16'hF300;
defparam \ex_mem_buffer|MEM_opcode~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y2_N22
cycloneive_lcell_comb \ex_mem_buffer|MEM_opcode[2]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_opcode[2]~feeder_combout  = \ex_mem_buffer|MEM_opcode~4_combout 

	.dataa(gnd),
	.datab(\ex_mem_buffer|MEM_opcode~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_opcode[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_opcode[2]~feeder .lut_mask = 16'hCCCC;
defparam \ex_mem_buffer|MEM_opcode[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y2_N23
dffeas \ex_mem_buffer|MEM_opcode[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_opcode[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_opcode [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_opcode[2] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_opcode[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y2_N10
cycloneive_lcell_comb \ex_mem_buffer|MEM_opcode~5 (
// Equation(s):
// \ex_mem_buffer|MEM_opcode~5_combout  = (\id_ex_buffer|EX_opcode [1] & ((\rst~input_o ) # (!\EDU|excep_flag~5_combout )))

	.dataa(gnd),
	.datab(\EDU|excep_flag~5_combout ),
	.datac(\rst~input_o ),
	.datad(\id_ex_buffer|EX_opcode [1]),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_opcode~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_opcode~5 .lut_mask = 16'hF300;
defparam \ex_mem_buffer|MEM_opcode~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y2_N28
cycloneive_lcell_comb \ex_mem_buffer|MEM_opcode[1]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_opcode[1]~feeder_combout  = \ex_mem_buffer|MEM_opcode~5_combout 

	.dataa(\ex_mem_buffer|MEM_opcode~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_opcode[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_opcode[1]~feeder .lut_mask = 16'hAAAA;
defparam \ex_mem_buffer|MEM_opcode[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y2_N29
dffeas \ex_mem_buffer|MEM_opcode[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_opcode[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_opcode [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_opcode[1] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_opcode[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y2_N0
cycloneive_lcell_comb \mem_wb_buffer|Equal0~1 (
// Equation(s):
// \mem_wb_buffer|Equal0~1_combout  = (\mem_wb_buffer|Equal0~0_combout  & (\ex_mem_buffer|MEM_opcode [0] & (\ex_mem_buffer|MEM_opcode [2] & \ex_mem_buffer|MEM_opcode [1])))

	.dataa(\mem_wb_buffer|Equal0~0_combout ),
	.datab(\ex_mem_buffer|MEM_opcode [0]),
	.datac(\ex_mem_buffer|MEM_opcode [2]),
	.datad(\ex_mem_buffer|MEM_opcode [1]),
	.cin(gnd),
	.combout(\mem_wb_buffer|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|Equal0~1 .lut_mask = 16'h8000;
defparam \mem_wb_buffer|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y2_N1
dffeas \mem_wb_buffer|hlt (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\EDU|excep_flag~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|hlt~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|hlt .is_wysiwyg = "true";
defparam \mem_wb_buffer|hlt .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N8
cycloneive_io_ibuf \input_clk~input (
	.i(input_clk),
	.ibar(gnd),
	.o(\input_clk~input_o ));
// synopsys translate_off
defparam \input_clk~input .bus_hold = "false";
defparam \input_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X83_Y2_N16
cycloneive_lcell_comb hlt_logic(
// Equation(s):
// \hlt_logic~combout  = LCELL((\mem_wb_buffer|hlt~q ) # (\input_clk~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem_wb_buffer|hlt~q ),
	.datad(\input_clk~input_o ),
	.cin(gnd),
	.combout(\hlt_logic~combout ),
	.cout());
// synopsys translate_off
defparam hlt_logic.lut_mask = 16'hFFF0;
defparam hlt_logic.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G16
cycloneive_clkctrl \hlt_logic~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\hlt_logic~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\hlt_logic~clkctrl_outclk ));
// synopsys translate_off
defparam \hlt_logic~clkctrl .clock_type = "global clock";
defparam \hlt_logic~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X85_Y3_N10
cycloneive_lcell_comb \if_stage|pc_src_mux|out~38 (
// Equation(s):
// \if_stage|pc_src_mux|out~38_combout  = (\id_stage|BR|PC_src~0_combout  & (\id_stage|immed_gen|Immed[0]~5_combout )) # (!\id_stage|BR|PC_src~0_combout  & ((\id_stage|Add0~0_combout )))

	.dataa(gnd),
	.datab(\id_stage|BR|PC_src~0_combout ),
	.datac(\id_stage|immed_gen|Immed[0]~5_combout ),
	.datad(\id_stage|Add0~0_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~38_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~38 .lut_mask = 16'hF3C0;
defparam \if_stage|pc_src_mux|out~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y5_N1
dffeas \id_ex_buffer|EX_PFC[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer|EX_PFC[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\id_stage|flush~combout ),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer|EX_PFC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer|EX_PFC[0] .is_wysiwyg = "true";
defparam \id_ex_buffer|EX_PFC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y7_N12
cycloneive_lcell_comb \if_stage|pc_src_mux|out~40 (
// Equation(s):
// \if_stage|pc_src_mux|out~40_combout  = (\ex_stage|Equal1~2_combout  & (((\ex_stage|alu_oper1|out[0]~20_combout ) # (\ex_stage|alu_oper1|out[0]~21_combout )))) # (!\ex_stage|Equal1~2_combout  & (\id_ex_buffer|EX_PFC [0]))

	.dataa(\id_ex_buffer|EX_PFC [0]),
	.datab(\ex_stage|alu_oper1|out[0]~20_combout ),
	.datac(\ex_stage|alu_oper1|out[0]~21_combout ),
	.datad(\ex_stage|Equal1~2_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~40_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~40 .lut_mask = 16'hFCAA;
defparam \if_stage|pc_src_mux|out~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y3_N28
cycloneive_lcell_comb \if_stage|pc_src_mux|out~41 (
// Equation(s):
// \if_stage|pc_src_mux|out~41_combout  = (\id_stage|BR|PC_src[2]~3_combout  & (((\if_stage|pc_reg|addr_out [0])))) # (!\id_stage|BR|PC_src[2]~3_combout  & ((\id_stage|BR|PC_src[1]~2_combout  & ((\if_stage|pc_reg|addr_out [0]))) # 
// (!\id_stage|BR|PC_src[1]~2_combout  & (\if_stage|pc_src_mux|out~40_combout ))))

	.dataa(\if_stage|pc_src_mux|out~40_combout ),
	.datab(\if_stage|pc_reg|addr_out [0]),
	.datac(\id_stage|BR|PC_src[2]~3_combout ),
	.datad(\id_stage|BR|PC_src[1]~2_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~41_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~41 .lut_mask = 16'hCCCA;
defparam \if_stage|pc_src_mux|out~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y3_N0
cycloneive_lcell_comb \if_stage|pc_src_mux|out~42 (
// Equation(s):
// \if_stage|pc_src_mux|out~42_combout  = (\id_stage|BR|PC_src[1]~2_combout  & ((\id_stage|BR|PC_src[0]~1_combout  & ((\if_stage|pc_src_mux|out~41_combout ))) # (!\id_stage|BR|PC_src[0]~1_combout  & (!\if_stage|pc_src_mux|out~38_combout )))) # 
// (!\id_stage|BR|PC_src[1]~2_combout  & (((\id_stage|BR|PC_src[0]~1_combout ) # (!\if_stage|pc_src_mux|out~41_combout ))))

	.dataa(\if_stage|pc_src_mux|out~38_combout ),
	.datab(\id_stage|BR|PC_src[1]~2_combout ),
	.datac(\id_stage|BR|PC_src[0]~1_combout ),
	.datad(\if_stage|pc_src_mux|out~41_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~42_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~42 .lut_mask = 16'hF437;
defparam \if_stage|pc_src_mux|out~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y3_N1
dffeas \if_stage|pc_reg|addr_out[0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out~42_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|addr_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|addr_out[0] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|addr_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N0
cycloneive_lcell_comb \cycles_consumed[0]~93 (
// Equation(s):
// \cycles_consumed[0]~93_combout  = !\cycles_consumed[0]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cycles_consumed[0]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cycles_consumed[0]~93_combout ),
	.cout());
// synopsys translate_off
defparam \cycles_consumed[0]~93 .lut_mask = 16'h0F0F;
defparam \cycles_consumed[0]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y72_N1
dffeas \cycles_consumed[0]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[0]~93_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[0]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N2
cycloneive_lcell_comb \cycles_consumed[1]~31 (
// Equation(s):
// \cycles_consumed[1]~31_combout  = (\cycles_consumed[0]~reg0_q  & (\cycles_consumed[1]~reg0_q  $ (VCC))) # (!\cycles_consumed[0]~reg0_q  & (\cycles_consumed[1]~reg0_q  & VCC))
// \cycles_consumed[1]~32  = CARRY((\cycles_consumed[0]~reg0_q  & \cycles_consumed[1]~reg0_q ))

	.dataa(\cycles_consumed[0]~reg0_q ),
	.datab(\cycles_consumed[1]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cycles_consumed[1]~31_combout ),
	.cout(\cycles_consumed[1]~32 ));
// synopsys translate_off
defparam \cycles_consumed[1]~31 .lut_mask = 16'h6688;
defparam \cycles_consumed[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y72_N3
dffeas \cycles_consumed[1]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[1]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N4
cycloneive_lcell_comb \cycles_consumed[2]~33 (
// Equation(s):
// \cycles_consumed[2]~33_combout  = (\cycles_consumed[2]~reg0_q  & (!\cycles_consumed[1]~32 )) # (!\cycles_consumed[2]~reg0_q  & ((\cycles_consumed[1]~32 ) # (GND)))
// \cycles_consumed[2]~34  = CARRY((!\cycles_consumed[1]~32 ) # (!\cycles_consumed[2]~reg0_q ))

	.dataa(gnd),
	.datab(\cycles_consumed[2]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[1]~32 ),
	.combout(\cycles_consumed[2]~33_combout ),
	.cout(\cycles_consumed[2]~34 ));
// synopsys translate_off
defparam \cycles_consumed[2]~33 .lut_mask = 16'h3C3F;
defparam \cycles_consumed[2]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y72_N5
dffeas \cycles_consumed[2]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[2]~33_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[2]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N6
cycloneive_lcell_comb \cycles_consumed[3]~35 (
// Equation(s):
// \cycles_consumed[3]~35_combout  = (\cycles_consumed[3]~reg0_q  & (\cycles_consumed[2]~34  $ (GND))) # (!\cycles_consumed[3]~reg0_q  & (!\cycles_consumed[2]~34  & VCC))
// \cycles_consumed[3]~36  = CARRY((\cycles_consumed[3]~reg0_q  & !\cycles_consumed[2]~34 ))

	.dataa(\cycles_consumed[3]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[2]~34 ),
	.combout(\cycles_consumed[3]~35_combout ),
	.cout(\cycles_consumed[3]~36 ));
// synopsys translate_off
defparam \cycles_consumed[3]~35 .lut_mask = 16'hA50A;
defparam \cycles_consumed[3]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y72_N7
dffeas \cycles_consumed[3]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[3]~35_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[3]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N8
cycloneive_lcell_comb \cycles_consumed[4]~37 (
// Equation(s):
// \cycles_consumed[4]~37_combout  = (\cycles_consumed[4]~reg0_q  & (!\cycles_consumed[3]~36 )) # (!\cycles_consumed[4]~reg0_q  & ((\cycles_consumed[3]~36 ) # (GND)))
// \cycles_consumed[4]~38  = CARRY((!\cycles_consumed[3]~36 ) # (!\cycles_consumed[4]~reg0_q ))

	.dataa(gnd),
	.datab(\cycles_consumed[4]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[3]~36 ),
	.combout(\cycles_consumed[4]~37_combout ),
	.cout(\cycles_consumed[4]~38 ));
// synopsys translate_off
defparam \cycles_consumed[4]~37 .lut_mask = 16'h3C3F;
defparam \cycles_consumed[4]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y72_N9
dffeas \cycles_consumed[4]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[4]~37_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[4]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N10
cycloneive_lcell_comb \cycles_consumed[5]~39 (
// Equation(s):
// \cycles_consumed[5]~39_combout  = (\cycles_consumed[5]~reg0_q  & (\cycles_consumed[4]~38  $ (GND))) # (!\cycles_consumed[5]~reg0_q  & (!\cycles_consumed[4]~38  & VCC))
// \cycles_consumed[5]~40  = CARRY((\cycles_consumed[5]~reg0_q  & !\cycles_consumed[4]~38 ))

	.dataa(\cycles_consumed[5]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[4]~38 ),
	.combout(\cycles_consumed[5]~39_combout ),
	.cout(\cycles_consumed[5]~40 ));
// synopsys translate_off
defparam \cycles_consumed[5]~39 .lut_mask = 16'hA50A;
defparam \cycles_consumed[5]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y72_N11
dffeas \cycles_consumed[5]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[5]~39_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[5]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N12
cycloneive_lcell_comb \cycles_consumed[6]~41 (
// Equation(s):
// \cycles_consumed[6]~41_combout  = (\cycles_consumed[6]~reg0_q  & (!\cycles_consumed[5]~40 )) # (!\cycles_consumed[6]~reg0_q  & ((\cycles_consumed[5]~40 ) # (GND)))
// \cycles_consumed[6]~42  = CARRY((!\cycles_consumed[5]~40 ) # (!\cycles_consumed[6]~reg0_q ))

	.dataa(\cycles_consumed[6]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[5]~40 ),
	.combout(\cycles_consumed[6]~41_combout ),
	.cout(\cycles_consumed[6]~42 ));
// synopsys translate_off
defparam \cycles_consumed[6]~41 .lut_mask = 16'h5A5F;
defparam \cycles_consumed[6]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y72_N13
dffeas \cycles_consumed[6]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[6]~41_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[6]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N14
cycloneive_lcell_comb \cycles_consumed[7]~43 (
// Equation(s):
// \cycles_consumed[7]~43_combout  = (\cycles_consumed[7]~reg0_q  & (\cycles_consumed[6]~42  $ (GND))) # (!\cycles_consumed[7]~reg0_q  & (!\cycles_consumed[6]~42  & VCC))
// \cycles_consumed[7]~44  = CARRY((\cycles_consumed[7]~reg0_q  & !\cycles_consumed[6]~42 ))

	.dataa(gnd),
	.datab(\cycles_consumed[7]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[6]~42 ),
	.combout(\cycles_consumed[7]~43_combout ),
	.cout(\cycles_consumed[7]~44 ));
// synopsys translate_off
defparam \cycles_consumed[7]~43 .lut_mask = 16'hC30C;
defparam \cycles_consumed[7]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y72_N15
dffeas \cycles_consumed[7]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[7]~43_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[7]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N16
cycloneive_lcell_comb \cycles_consumed[8]~45 (
// Equation(s):
// \cycles_consumed[8]~45_combout  = (\cycles_consumed[8]~reg0_q  & (!\cycles_consumed[7]~44 )) # (!\cycles_consumed[8]~reg0_q  & ((\cycles_consumed[7]~44 ) # (GND)))
// \cycles_consumed[8]~46  = CARRY((!\cycles_consumed[7]~44 ) # (!\cycles_consumed[8]~reg0_q ))

	.dataa(gnd),
	.datab(\cycles_consumed[8]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[7]~44 ),
	.combout(\cycles_consumed[8]~45_combout ),
	.cout(\cycles_consumed[8]~46 ));
// synopsys translate_off
defparam \cycles_consumed[8]~45 .lut_mask = 16'h3C3F;
defparam \cycles_consumed[8]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y72_N17
dffeas \cycles_consumed[8]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[8]~45_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[8]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N18
cycloneive_lcell_comb \cycles_consumed[9]~47 (
// Equation(s):
// \cycles_consumed[9]~47_combout  = (\cycles_consumed[9]~reg0_q  & (\cycles_consumed[8]~46  $ (GND))) # (!\cycles_consumed[9]~reg0_q  & (!\cycles_consumed[8]~46  & VCC))
// \cycles_consumed[9]~48  = CARRY((\cycles_consumed[9]~reg0_q  & !\cycles_consumed[8]~46 ))

	.dataa(gnd),
	.datab(\cycles_consumed[9]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[8]~46 ),
	.combout(\cycles_consumed[9]~47_combout ),
	.cout(\cycles_consumed[9]~48 ));
// synopsys translate_off
defparam \cycles_consumed[9]~47 .lut_mask = 16'hC30C;
defparam \cycles_consumed[9]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y72_N19
dffeas \cycles_consumed[9]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[9]~47_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[9]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N20
cycloneive_lcell_comb \cycles_consumed[10]~49 (
// Equation(s):
// \cycles_consumed[10]~49_combout  = (\cycles_consumed[10]~reg0_q  & (!\cycles_consumed[9]~48 )) # (!\cycles_consumed[10]~reg0_q  & ((\cycles_consumed[9]~48 ) # (GND)))
// \cycles_consumed[10]~50  = CARRY((!\cycles_consumed[9]~48 ) # (!\cycles_consumed[10]~reg0_q ))

	.dataa(gnd),
	.datab(\cycles_consumed[10]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[9]~48 ),
	.combout(\cycles_consumed[10]~49_combout ),
	.cout(\cycles_consumed[10]~50 ));
// synopsys translate_off
defparam \cycles_consumed[10]~49 .lut_mask = 16'h3C3F;
defparam \cycles_consumed[10]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y72_N21
dffeas \cycles_consumed[10]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[10]~49_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[10]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N22
cycloneive_lcell_comb \cycles_consumed[11]~51 (
// Equation(s):
// \cycles_consumed[11]~51_combout  = (\cycles_consumed[11]~reg0_q  & (\cycles_consumed[10]~50  $ (GND))) # (!\cycles_consumed[11]~reg0_q  & (!\cycles_consumed[10]~50  & VCC))
// \cycles_consumed[11]~52  = CARRY((\cycles_consumed[11]~reg0_q  & !\cycles_consumed[10]~50 ))

	.dataa(\cycles_consumed[11]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[10]~50 ),
	.combout(\cycles_consumed[11]~51_combout ),
	.cout(\cycles_consumed[11]~52 ));
// synopsys translate_off
defparam \cycles_consumed[11]~51 .lut_mask = 16'hA50A;
defparam \cycles_consumed[11]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y72_N23
dffeas \cycles_consumed[11]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[11]~51_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[11]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N24
cycloneive_lcell_comb \cycles_consumed[12]~53 (
// Equation(s):
// \cycles_consumed[12]~53_combout  = (\cycles_consumed[12]~reg0_q  & (!\cycles_consumed[11]~52 )) # (!\cycles_consumed[12]~reg0_q  & ((\cycles_consumed[11]~52 ) # (GND)))
// \cycles_consumed[12]~54  = CARRY((!\cycles_consumed[11]~52 ) # (!\cycles_consumed[12]~reg0_q ))

	.dataa(gnd),
	.datab(\cycles_consumed[12]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[11]~52 ),
	.combout(\cycles_consumed[12]~53_combout ),
	.cout(\cycles_consumed[12]~54 ));
// synopsys translate_off
defparam \cycles_consumed[12]~53 .lut_mask = 16'h3C3F;
defparam \cycles_consumed[12]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y72_N25
dffeas \cycles_consumed[12]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[12]~53_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[12]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N26
cycloneive_lcell_comb \cycles_consumed[13]~55 (
// Equation(s):
// \cycles_consumed[13]~55_combout  = (\cycles_consumed[13]~reg0_q  & (\cycles_consumed[12]~54  $ (GND))) # (!\cycles_consumed[13]~reg0_q  & (!\cycles_consumed[12]~54  & VCC))
// \cycles_consumed[13]~56  = CARRY((\cycles_consumed[13]~reg0_q  & !\cycles_consumed[12]~54 ))

	.dataa(\cycles_consumed[13]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[12]~54 ),
	.combout(\cycles_consumed[13]~55_combout ),
	.cout(\cycles_consumed[13]~56 ));
// synopsys translate_off
defparam \cycles_consumed[13]~55 .lut_mask = 16'hA50A;
defparam \cycles_consumed[13]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y72_N27
dffeas \cycles_consumed[13]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[13]~55_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[13]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N28
cycloneive_lcell_comb \cycles_consumed[14]~57 (
// Equation(s):
// \cycles_consumed[14]~57_combout  = (\cycles_consumed[14]~reg0_q  & (!\cycles_consumed[13]~56 )) # (!\cycles_consumed[14]~reg0_q  & ((\cycles_consumed[13]~56 ) # (GND)))
// \cycles_consumed[14]~58  = CARRY((!\cycles_consumed[13]~56 ) # (!\cycles_consumed[14]~reg0_q ))

	.dataa(gnd),
	.datab(\cycles_consumed[14]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[13]~56 ),
	.combout(\cycles_consumed[14]~57_combout ),
	.cout(\cycles_consumed[14]~58 ));
// synopsys translate_off
defparam \cycles_consumed[14]~57 .lut_mask = 16'h3C3F;
defparam \cycles_consumed[14]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y72_N29
dffeas \cycles_consumed[14]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[14]~57_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[14]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N30
cycloneive_lcell_comb \cycles_consumed[15]~59 (
// Equation(s):
// \cycles_consumed[15]~59_combout  = (\cycles_consumed[15]~reg0_q  & (\cycles_consumed[14]~58  $ (GND))) # (!\cycles_consumed[15]~reg0_q  & (!\cycles_consumed[14]~58  & VCC))
// \cycles_consumed[15]~60  = CARRY((\cycles_consumed[15]~reg0_q  & !\cycles_consumed[14]~58 ))

	.dataa(\cycles_consumed[15]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[14]~58 ),
	.combout(\cycles_consumed[15]~59_combout ),
	.cout(\cycles_consumed[15]~60 ));
// synopsys translate_off
defparam \cycles_consumed[15]~59 .lut_mask = 16'hA50A;
defparam \cycles_consumed[15]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y72_N31
dffeas \cycles_consumed[15]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[15]~59_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[15]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y71_N0
cycloneive_lcell_comb \cycles_consumed[16]~61 (
// Equation(s):
// \cycles_consumed[16]~61_combout  = (\cycles_consumed[16]~reg0_q  & (!\cycles_consumed[15]~60 )) # (!\cycles_consumed[16]~reg0_q  & ((\cycles_consumed[15]~60 ) # (GND)))
// \cycles_consumed[16]~62  = CARRY((!\cycles_consumed[15]~60 ) # (!\cycles_consumed[16]~reg0_q ))

	.dataa(gnd),
	.datab(\cycles_consumed[16]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[15]~60 ),
	.combout(\cycles_consumed[16]~61_combout ),
	.cout(\cycles_consumed[16]~62 ));
// synopsys translate_off
defparam \cycles_consumed[16]~61 .lut_mask = 16'h3C3F;
defparam \cycles_consumed[16]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y71_N1
dffeas \cycles_consumed[16]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[16]~61_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[16]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y71_N2
cycloneive_lcell_comb \cycles_consumed[17]~63 (
// Equation(s):
// \cycles_consumed[17]~63_combout  = (\cycles_consumed[17]~reg0_q  & (\cycles_consumed[16]~62  $ (GND))) # (!\cycles_consumed[17]~reg0_q  & (!\cycles_consumed[16]~62  & VCC))
// \cycles_consumed[17]~64  = CARRY((\cycles_consumed[17]~reg0_q  & !\cycles_consumed[16]~62 ))

	.dataa(gnd),
	.datab(\cycles_consumed[17]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[16]~62 ),
	.combout(\cycles_consumed[17]~63_combout ),
	.cout(\cycles_consumed[17]~64 ));
// synopsys translate_off
defparam \cycles_consumed[17]~63 .lut_mask = 16'hC30C;
defparam \cycles_consumed[17]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y71_N3
dffeas \cycles_consumed[17]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[17]~63_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[17]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y71_N4
cycloneive_lcell_comb \cycles_consumed[18]~65 (
// Equation(s):
// \cycles_consumed[18]~65_combout  = (\cycles_consumed[18]~reg0_q  & (!\cycles_consumed[17]~64 )) # (!\cycles_consumed[18]~reg0_q  & ((\cycles_consumed[17]~64 ) # (GND)))
// \cycles_consumed[18]~66  = CARRY((!\cycles_consumed[17]~64 ) # (!\cycles_consumed[18]~reg0_q ))

	.dataa(gnd),
	.datab(\cycles_consumed[18]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[17]~64 ),
	.combout(\cycles_consumed[18]~65_combout ),
	.cout(\cycles_consumed[18]~66 ));
// synopsys translate_off
defparam \cycles_consumed[18]~65 .lut_mask = 16'h3C3F;
defparam \cycles_consumed[18]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y71_N5
dffeas \cycles_consumed[18]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[18]~65_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[18]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y71_N6
cycloneive_lcell_comb \cycles_consumed[19]~67 (
// Equation(s):
// \cycles_consumed[19]~67_combout  = (\cycles_consumed[19]~reg0_q  & (\cycles_consumed[18]~66  $ (GND))) # (!\cycles_consumed[19]~reg0_q  & (!\cycles_consumed[18]~66  & VCC))
// \cycles_consumed[19]~68  = CARRY((\cycles_consumed[19]~reg0_q  & !\cycles_consumed[18]~66 ))

	.dataa(\cycles_consumed[19]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[18]~66 ),
	.combout(\cycles_consumed[19]~67_combout ),
	.cout(\cycles_consumed[19]~68 ));
// synopsys translate_off
defparam \cycles_consumed[19]~67 .lut_mask = 16'hA50A;
defparam \cycles_consumed[19]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y71_N7
dffeas \cycles_consumed[19]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[19]~67_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[19]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y71_N8
cycloneive_lcell_comb \cycles_consumed[20]~69 (
// Equation(s):
// \cycles_consumed[20]~69_combout  = (\cycles_consumed[20]~reg0_q  & (!\cycles_consumed[19]~68 )) # (!\cycles_consumed[20]~reg0_q  & ((\cycles_consumed[19]~68 ) # (GND)))
// \cycles_consumed[20]~70  = CARRY((!\cycles_consumed[19]~68 ) # (!\cycles_consumed[20]~reg0_q ))

	.dataa(gnd),
	.datab(\cycles_consumed[20]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[19]~68 ),
	.combout(\cycles_consumed[20]~69_combout ),
	.cout(\cycles_consumed[20]~70 ));
// synopsys translate_off
defparam \cycles_consumed[20]~69 .lut_mask = 16'h3C3F;
defparam \cycles_consumed[20]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y71_N9
dffeas \cycles_consumed[20]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[20]~69_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[20]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y71_N10
cycloneive_lcell_comb \cycles_consumed[21]~71 (
// Equation(s):
// \cycles_consumed[21]~71_combout  = (\cycles_consumed[21]~reg0_q  & (\cycles_consumed[20]~70  $ (GND))) # (!\cycles_consumed[21]~reg0_q  & (!\cycles_consumed[20]~70  & VCC))
// \cycles_consumed[21]~72  = CARRY((\cycles_consumed[21]~reg0_q  & !\cycles_consumed[20]~70 ))

	.dataa(\cycles_consumed[21]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[20]~70 ),
	.combout(\cycles_consumed[21]~71_combout ),
	.cout(\cycles_consumed[21]~72 ));
// synopsys translate_off
defparam \cycles_consumed[21]~71 .lut_mask = 16'hA50A;
defparam \cycles_consumed[21]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y71_N11
dffeas \cycles_consumed[21]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[21]~71_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[21]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y71_N12
cycloneive_lcell_comb \cycles_consumed[22]~73 (
// Equation(s):
// \cycles_consumed[22]~73_combout  = (\cycles_consumed[22]~reg0_q  & (!\cycles_consumed[21]~72 )) # (!\cycles_consumed[22]~reg0_q  & ((\cycles_consumed[21]~72 ) # (GND)))
// \cycles_consumed[22]~74  = CARRY((!\cycles_consumed[21]~72 ) # (!\cycles_consumed[22]~reg0_q ))

	.dataa(\cycles_consumed[22]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[21]~72 ),
	.combout(\cycles_consumed[22]~73_combout ),
	.cout(\cycles_consumed[22]~74 ));
// synopsys translate_off
defparam \cycles_consumed[22]~73 .lut_mask = 16'h5A5F;
defparam \cycles_consumed[22]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y71_N13
dffeas \cycles_consumed[22]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[22]~73_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[22]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y71_N14
cycloneive_lcell_comb \cycles_consumed[23]~75 (
// Equation(s):
// \cycles_consumed[23]~75_combout  = (\cycles_consumed[23]~reg0_q  & (\cycles_consumed[22]~74  $ (GND))) # (!\cycles_consumed[23]~reg0_q  & (!\cycles_consumed[22]~74  & VCC))
// \cycles_consumed[23]~76  = CARRY((\cycles_consumed[23]~reg0_q  & !\cycles_consumed[22]~74 ))

	.dataa(gnd),
	.datab(\cycles_consumed[23]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[22]~74 ),
	.combout(\cycles_consumed[23]~75_combout ),
	.cout(\cycles_consumed[23]~76 ));
// synopsys translate_off
defparam \cycles_consumed[23]~75 .lut_mask = 16'hC30C;
defparam \cycles_consumed[23]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y71_N15
dffeas \cycles_consumed[23]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[23]~75_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[23]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y71_N16
cycloneive_lcell_comb \cycles_consumed[24]~77 (
// Equation(s):
// \cycles_consumed[24]~77_combout  = (\cycles_consumed[24]~reg0_q  & (!\cycles_consumed[23]~76 )) # (!\cycles_consumed[24]~reg0_q  & ((\cycles_consumed[23]~76 ) # (GND)))
// \cycles_consumed[24]~78  = CARRY((!\cycles_consumed[23]~76 ) # (!\cycles_consumed[24]~reg0_q ))

	.dataa(gnd),
	.datab(\cycles_consumed[24]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[23]~76 ),
	.combout(\cycles_consumed[24]~77_combout ),
	.cout(\cycles_consumed[24]~78 ));
// synopsys translate_off
defparam \cycles_consumed[24]~77 .lut_mask = 16'h3C3F;
defparam \cycles_consumed[24]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y71_N17
dffeas \cycles_consumed[24]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[24]~77_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[24]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y71_N18
cycloneive_lcell_comb \cycles_consumed[25]~79 (
// Equation(s):
// \cycles_consumed[25]~79_combout  = (\cycles_consumed[25]~reg0_q  & (\cycles_consumed[24]~78  $ (GND))) # (!\cycles_consumed[25]~reg0_q  & (!\cycles_consumed[24]~78  & VCC))
// \cycles_consumed[25]~80  = CARRY((\cycles_consumed[25]~reg0_q  & !\cycles_consumed[24]~78 ))

	.dataa(gnd),
	.datab(\cycles_consumed[25]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[24]~78 ),
	.combout(\cycles_consumed[25]~79_combout ),
	.cout(\cycles_consumed[25]~80 ));
// synopsys translate_off
defparam \cycles_consumed[25]~79 .lut_mask = 16'hC30C;
defparam \cycles_consumed[25]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y71_N19
dffeas \cycles_consumed[25]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[25]~79_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[25]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y71_N20
cycloneive_lcell_comb \cycles_consumed[26]~81 (
// Equation(s):
// \cycles_consumed[26]~81_combout  = (\cycles_consumed[26]~reg0_q  & (!\cycles_consumed[25]~80 )) # (!\cycles_consumed[26]~reg0_q  & ((\cycles_consumed[25]~80 ) # (GND)))
// \cycles_consumed[26]~82  = CARRY((!\cycles_consumed[25]~80 ) # (!\cycles_consumed[26]~reg0_q ))

	.dataa(gnd),
	.datab(\cycles_consumed[26]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[25]~80 ),
	.combout(\cycles_consumed[26]~81_combout ),
	.cout(\cycles_consumed[26]~82 ));
// synopsys translate_off
defparam \cycles_consumed[26]~81 .lut_mask = 16'h3C3F;
defparam \cycles_consumed[26]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y71_N21
dffeas \cycles_consumed[26]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[26]~81_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[26]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y71_N22
cycloneive_lcell_comb \cycles_consumed[27]~83 (
// Equation(s):
// \cycles_consumed[27]~83_combout  = (\cycles_consumed[27]~reg0_q  & (\cycles_consumed[26]~82  $ (GND))) # (!\cycles_consumed[27]~reg0_q  & (!\cycles_consumed[26]~82  & VCC))
// \cycles_consumed[27]~84  = CARRY((\cycles_consumed[27]~reg0_q  & !\cycles_consumed[26]~82 ))

	.dataa(\cycles_consumed[27]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[26]~82 ),
	.combout(\cycles_consumed[27]~83_combout ),
	.cout(\cycles_consumed[27]~84 ));
// synopsys translate_off
defparam \cycles_consumed[27]~83 .lut_mask = 16'hA50A;
defparam \cycles_consumed[27]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y71_N23
dffeas \cycles_consumed[27]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[27]~83_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[27]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y71_N24
cycloneive_lcell_comb \cycles_consumed[28]~85 (
// Equation(s):
// \cycles_consumed[28]~85_combout  = (\cycles_consumed[28]~reg0_q  & (!\cycles_consumed[27]~84 )) # (!\cycles_consumed[28]~reg0_q  & ((\cycles_consumed[27]~84 ) # (GND)))
// \cycles_consumed[28]~86  = CARRY((!\cycles_consumed[27]~84 ) # (!\cycles_consumed[28]~reg0_q ))

	.dataa(gnd),
	.datab(\cycles_consumed[28]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[27]~84 ),
	.combout(\cycles_consumed[28]~85_combout ),
	.cout(\cycles_consumed[28]~86 ));
// synopsys translate_off
defparam \cycles_consumed[28]~85 .lut_mask = 16'h3C3F;
defparam \cycles_consumed[28]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y71_N25
dffeas \cycles_consumed[28]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[28]~85_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[28]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y71_N26
cycloneive_lcell_comb \cycles_consumed[29]~87 (
// Equation(s):
// \cycles_consumed[29]~87_combout  = (\cycles_consumed[29]~reg0_q  & (\cycles_consumed[28]~86  $ (GND))) # (!\cycles_consumed[29]~reg0_q  & (!\cycles_consumed[28]~86  & VCC))
// \cycles_consumed[29]~88  = CARRY((\cycles_consumed[29]~reg0_q  & !\cycles_consumed[28]~86 ))

	.dataa(\cycles_consumed[29]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[28]~86 ),
	.combout(\cycles_consumed[29]~87_combout ),
	.cout(\cycles_consumed[29]~88 ));
// synopsys translate_off
defparam \cycles_consumed[29]~87 .lut_mask = 16'hA50A;
defparam \cycles_consumed[29]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y71_N27
dffeas \cycles_consumed[29]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[29]~87_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[29]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y71_N28
cycloneive_lcell_comb \cycles_consumed[30]~89 (
// Equation(s):
// \cycles_consumed[30]~89_combout  = (\cycles_consumed[30]~reg0_q  & (!\cycles_consumed[29]~88 )) # (!\cycles_consumed[30]~reg0_q  & ((\cycles_consumed[29]~88 ) # (GND)))
// \cycles_consumed[30]~90  = CARRY((!\cycles_consumed[29]~88 ) # (!\cycles_consumed[30]~reg0_q ))

	.dataa(gnd),
	.datab(\cycles_consumed[30]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[29]~88 ),
	.combout(\cycles_consumed[30]~89_combout ),
	.cout(\cycles_consumed[30]~90 ));
// synopsys translate_off
defparam \cycles_consumed[30]~89 .lut_mask = 16'h3C3F;
defparam \cycles_consumed[30]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y71_N29
dffeas \cycles_consumed[30]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[30]~89_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[30]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y71_N30
cycloneive_lcell_comb \cycles_consumed[31]~91 (
// Equation(s):
// \cycles_consumed[31]~91_combout  = \cycles_consumed[31]~reg0_q  $ (!\cycles_consumed[30]~90 )

	.dataa(\cycles_consumed[31]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cycles_consumed[30]~90 ),
	.combout(\cycles_consumed[31]~91_combout ),
	.cout());
// synopsys translate_off
defparam \cycles_consumed[31]~91 .lut_mask = 16'hA5A5;
defparam \cycles_consumed[31]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y71_N31
dffeas \cycles_consumed[31]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[31]~91_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[31]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[31]~reg0 .power_up = "low";
// synopsys translate_on

assign PC[0] = \PC[0]~output_o ;

assign PC[1] = \PC[1]~output_o ;

assign PC[2] = \PC[2]~output_o ;

assign PC[3] = \PC[3]~output_o ;

assign PC[4] = \PC[4]~output_o ;

assign PC[5] = \PC[5]~output_o ;

assign PC[6] = \PC[6]~output_o ;

assign PC[7] = \PC[7]~output_o ;

assign PC[8] = \PC[8]~output_o ;

assign PC[9] = \PC[9]~output_o ;

assign PC[10] = \PC[10]~output_o ;

assign PC[11] = \PC[11]~output_o ;

assign PC[12] = \PC[12]~output_o ;

assign PC[13] = \PC[13]~output_o ;

assign PC[14] = \PC[14]~output_o ;

assign PC[15] = \PC[15]~output_o ;

assign PC[16] = \PC[16]~output_o ;

assign PC[17] = \PC[17]~output_o ;

assign PC[18] = \PC[18]~output_o ;

assign PC[19] = \PC[19]~output_o ;

assign PC[20] = \PC[20]~output_o ;

assign PC[21] = \PC[21]~output_o ;

assign PC[22] = \PC[22]~output_o ;

assign PC[23] = \PC[23]~output_o ;

assign PC[24] = \PC[24]~output_o ;

assign PC[25] = \PC[25]~output_o ;

assign PC[26] = \PC[26]~output_o ;

assign PC[27] = \PC[27]~output_o ;

assign PC[28] = \PC[28]~output_o ;

assign PC[29] = \PC[29]~output_o ;

assign PC[30] = \PC[30]~output_o ;

assign PC[31] = \PC[31]~output_o ;

assign cycles_consumed[0] = \cycles_consumed[0]~output_o ;

assign cycles_consumed[1] = \cycles_consumed[1]~output_o ;

assign cycles_consumed[2] = \cycles_consumed[2]~output_o ;

assign cycles_consumed[3] = \cycles_consumed[3]~output_o ;

assign cycles_consumed[4] = \cycles_consumed[4]~output_o ;

assign cycles_consumed[5] = \cycles_consumed[5]~output_o ;

assign cycles_consumed[6] = \cycles_consumed[6]~output_o ;

assign cycles_consumed[7] = \cycles_consumed[7]~output_o ;

assign cycles_consumed[8] = \cycles_consumed[8]~output_o ;

assign cycles_consumed[9] = \cycles_consumed[9]~output_o ;

assign cycles_consumed[10] = \cycles_consumed[10]~output_o ;

assign cycles_consumed[11] = \cycles_consumed[11]~output_o ;

assign cycles_consumed[12] = \cycles_consumed[12]~output_o ;

assign cycles_consumed[13] = \cycles_consumed[13]~output_o ;

assign cycles_consumed[14] = \cycles_consumed[14]~output_o ;

assign cycles_consumed[15] = \cycles_consumed[15]~output_o ;

assign cycles_consumed[16] = \cycles_consumed[16]~output_o ;

assign cycles_consumed[17] = \cycles_consumed[17]~output_o ;

assign cycles_consumed[18] = \cycles_consumed[18]~output_o ;

assign cycles_consumed[19] = \cycles_consumed[19]~output_o ;

assign cycles_consumed[20] = \cycles_consumed[20]~output_o ;

assign cycles_consumed[21] = \cycles_consumed[21]~output_o ;

assign cycles_consumed[22] = \cycles_consumed[22]~output_o ;

assign cycles_consumed[23] = \cycles_consumed[23]~output_o ;

assign cycles_consumed[24] = \cycles_consumed[24]~output_o ;

assign cycles_consumed[25] = \cycles_consumed[25]~output_o ;

assign cycles_consumed[26] = \cycles_consumed[26]~output_o ;

assign cycles_consumed[27] = \cycles_consumed[27]~output_o ;

assign cycles_consumed[28] = \cycles_consumed[28]~output_o ;

assign cycles_consumed[29] = \cycles_consumed[29]~output_o ;

assign cycles_consumed[30] = \cycles_consumed[30]~output_o ;

assign cycles_consumed[31] = \cycles_consumed[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
