

================================================================
== Vitis HLS Report for 'compute_add_Pipeline_execute'
================================================================
* Date:           Tue May  7 18:00:56 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        vmul2
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.291 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4103|     4103|  13.675 us|  13.675 us|  4103|  4103|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- execute  |     4101|     4101|         8|          4|          1|  1024|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     173|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     3|      165|      49|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     135|    -|
|Register             |        -|     -|      234|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     3|      399|     357|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+-----+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_2_1_U16  |mul_32s_32s_32_2_1  |        0|   3|  165|  49|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |Total                   |                    |        0|   3|  165|  49|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_5_fu_136_p2                     |         +|   0|  0|  38|          31|           3|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage1_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage2_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage3_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op34_read_state4     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op48_write_state7    |       and|   0|  0|   2|           1|           1|
    |icmp_ln61_1_fu_130_p2             |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln61_fu_114_p2               |      icmp|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage1_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage3_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |i_4_fu_120_p2                     |        or|   0|  0|  31|          31|           2|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 173|         139|          83|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  26|          5|    1|          5|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3              |   9|          2|   31|         62|
    |grp_fu_73_p0                      |  14|          3|   32|         96|
    |grp_fu_73_p1                      |  14|          3|   32|         96|
    |i_fu_44                           |   9|          2|   31|         62|
    |in1_stream_blk_n                  |   9|          2|    1|          2|
    |in2_stream_blk_n                  |   9|          2|    1|          2|
    |out_stream_blk_n                  |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 135|         29|  134|        335|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   4|   0|    4|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |i_3_reg_153                        |  31|   0|   31|          0|
    |i_fu_44                            |  31|   0|   31|          0|
    |icmp_ln61_1_reg_162                |   1|   0|    1|          0|
    |icmp_ln61_1_reg_162_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln61_reg_158                  |   1|   0|    1|          0|
    |icmp_ln61_reg_158_pp0_iter1_reg    |   1|   0|    1|          0|
    |reg_77                             |  32|   0|   32|          0|
    |reg_82                             |  32|   0|   32|          0|
    |reg_87                             |  32|   0|   32|          0|
    |reg_92                             |  32|   0|   32|          0|
    |reg_97                             |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 234|   0|  234|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  compute_add_Pipeline_execute|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  compute_add_Pipeline_execute|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  compute_add_Pipeline_execute|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  compute_add_Pipeline_execute|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  compute_add_Pipeline_execute|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  compute_add_Pipeline_execute|  return value|
|in1_stream_dout            |   in|   32|     ap_fifo|                    in1_stream|       pointer|
|in1_stream_num_data_valid  |   in|    2|     ap_fifo|                    in1_stream|       pointer|
|in1_stream_fifo_cap        |   in|    2|     ap_fifo|                    in1_stream|       pointer|
|in1_stream_empty_n         |   in|    1|     ap_fifo|                    in1_stream|       pointer|
|in1_stream_read            |  out|    1|     ap_fifo|                    in1_stream|       pointer|
|in2_stream_dout            |   in|   32|     ap_fifo|                    in2_stream|       pointer|
|in2_stream_num_data_valid  |   in|    2|     ap_fifo|                    in2_stream|       pointer|
|in2_stream_fifo_cap        |   in|    2|     ap_fifo|                    in2_stream|       pointer|
|in2_stream_empty_n         |   in|    1|     ap_fifo|                    in2_stream|       pointer|
|in2_stream_read            |  out|    1|     ap_fifo|                    in2_stream|       pointer|
|out_stream_din             |  out|   32|     ap_fifo|                    out_stream|       pointer|
|out_stream_num_data_valid  |   in|    2|     ap_fifo|                    out_stream|       pointer|
|out_stream_fifo_cap        |   in|    2|     ap_fifo|                    out_stream|       pointer|
|out_stream_full_n          |   in|    1|     ap_fifo|                    out_stream|       pointer|
|out_stream_write           |  out|    1|     ap_fifo|                    out_stream|       pointer|
|size_load                  |   in|   32|     ap_none|                     size_load|        scalar|
+---------------------------+-----+-----+------------+------------------------------+--------------+

