// Seed: 207786676
module module_0 (
    output supply1 id_0,
    output tri1 id_1,
    input supply1 id_2,
    input wor id_3,
    input tri id_4,
    input tri id_5,
    output supply0 id_6,
    input wand id_7,
    output wand id_8,
    output tri id_9
);
  wire id_11;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input tri id_2,
    output wire id_3,
    output logic id_4
    , id_6
);
  assign id_6 = -1;
  assign id_4 = id_1;
  always @(posedge id_1)
    while (1) begin : LABEL_0
      if ((1 == -1)) id_4 <= id_6;
    end
  assign id_6 = 1;
  wire id_7;
  assign id_3 = id_7;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_2,
      id_2,
      id_0,
      id_3,
      id_1,
      id_3,
      id_3
  );
  assign id_3 = id_7;
  wand id_8, id_9 = 1;
  wire id_10;
  ;
endmodule
