% !TeX root = ./Thesis.tex
\newacronym{FPGA}{FPGA}{field-programmable gate array}
\newacronym{LUT}{LUT}{Look-Up-Table}
\newacronym{I/O}{I/O}{Input/Output}
\newacronym{PCB}{PCB}{Printed Circuit Board}

\newacronym{VTR}{VTR}{Verilog-to-Routing}
\newacronym{VPR}{VPR}{Versatile Place and Route}
\newacronym{BLIF}{BLIF}{Berkely Logic Interchange Format}
\newacronym{HDL}{HDL}{Hardware Description Language}

\newacronym{HPWL}{HPWL}{Half Perimeter Wire Length}
\newacronym{BB}{BB}{Bounding Box}
\newacronym{RSMT}{RSMT}{Rectilinear Steiner Minimum Tree}
\newacronym{RMST}{RMST}{Rectilinear Min-Spanning Tree}

\newacronym{ML}{ML}{Machine Learning}
\newacronym{NN}{NN}{Neural Network}
\newacronym{CNN}{CNN}{Convolutional Neural Network}
\newacronym{RNN}{RNN}{Recurrent Neural Network}
\newacronym{LSTM}{LSTM}{Long Short-Term Memory}
\newacronym{tf}{TF}{TensorFlow}
\newacronym{HPO}{HPO}{Hyperparameter Optimization}

\newacronym{msvc}{msvc}{Microsoft Visual Studio Code}
\newacronym{dll}{dll}{dynamic link library}

