Logg started: Sat Apr 25 08:55:30 2020
 =============== Starting simulation =============== 
+++ Starting core 0 +++
+++ Starting core 2 +++
+++ Starting core 1 +++
core 1 cycle 1: processing
+++ Starting core 3 +++
core 3, cycle 3: writting 3 to memory
 └─> data written to 0x13
core 3 cycle 3: processing
core 0, cycle 0: reading 0x0 from memory
 └─> data found on level 2
core 0 cycle 0: processing
core 2, cycle 2: reading 0x2 from memory
 └─> data found on level 2
core 1, cycle 1: reading 0x1 from memory
 └─> data found on level 2
core 1, cycle 1: writting 1 to memory
 └─> data written to 0x0
+++ IM updated status of 0x0 in L2b +++
+++ IM updated status of 0x0 in L1c +++
core 1, cycle 1: writting 1 to memory
 └─> data written to 0x2
core 2, cycle 2: reading 0x2 from memory
 └─> data found on level 1
core 0, cycle 0: reading 0x0 from memory
 └─> data found on level 2
core 3, cycle 3: writting 3 to memory
 └─> data written to 0x9
core 1, cycle 1: reading 0x1 from memory
 └─> data found on level 1
core 2, cycle 2: reading 0x2 from memory
 └─> data found on level 2
core 2, cycle 2: writting 2 to memory
 └─> data written to 0x2
+++ IM updated status of 0x2 in L2a +++
+++ IM updated status of 0x2 in L1b +++
core 0, cycle 0: reading 0x0 from memory
 └─> data found on level 2
core 0, cycle 0: writting 0 to memory
 └─> data written to 0x9
+++ IM updated status of 0x9 in L2b +++
+++ IM updated status of 0x9 in L1d +++
core 0, cycle 0: writting 0 to memory
 └─> data written to 0x8
core 3, cycle 3: reading 0x3 from memory
 └─> data found on level 1
core 3 cycle 3: processing
core 2, cycle 2: reading 0x2 from memory
 └─> data found on level 0
core 2 cycle 2: processing
core 1, cycle 1: reading 0x1 from memory
 └─> data found on level 1
core 1, cycle 1: writting 1 to memory
 └─> data written to 0x5
core 1, cycle 1: writting 1 to memory
 └─> data written to 0x13
core 0, cycle 0: reading 0x0 from memory
 └─> data found on level 2
core 3, cycle 3: reading 0x3 from memory
 └─> data found on level 2
core 3 cycle 3: processing
core 2, cycle 2: writting 2 to memory
 └─> data written to 0x3
+++ IM updated status of 0x3 in L2a +++
core 3, cycle 3: writting 3 to memory
 └─> data written to 0x15
core 3, cycle 3: writting 3 to memory
 └─> data written to 0x5
core 3, cycle 3: writting 3 to memory
 └─> data written to 0x3
+++ IM updated status of 0x3 in L2a +++
+++ IM updated status of 0x3 in L1c +++
core 2, cycle 2: reading 0x2 from memory
 └─> data found on level 2
core 2 cycle 2: processing
core 1, cycle 1: reading 0x1 from memory
 └─> data found on level 2
core 0, cycle 0: reading 0x0 from memory
 └─> data found on level 2
core 0 cycle 0: processing
core 2 cycle 2: processing
core 0, cycle 0: writting 0 to memory
 └─> data written to 0x10
core 1, cycle 1: reading 0x1 from memory
 └─> data found on level 2
