// Seed: 2241162710
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
  assign id_3 = id_1;
  always @(negedge id_1);
endmodule
module module_1 (
    input tri1 id_0,
    output wand id_1,
    input uwire id_2,
    input wire id_3,
    input supply0 id_4,
    output tri0 id_5,
    input supply1 id_6,
    output uwire id_7
);
  wire id_9;
  wire id_10;
  assign id_1 = id_3 ^ 1'b0;
  xnor primCall (id_5, id_10, id_0, id_2, id_6, id_9, id_4, id_3);
  module_0 modCall_1 (
      id_10,
      id_10
  );
  wire id_11;
endmodule
