/* ============================================================================ *
 * AI-MODIFIED CODE
 *
 * This file was originally written by a human developer. It has been
 * substantially modified by an AI assistant (GLM/Z.ai) for bug fixes,
 * performance improvements, and feature additions.
 *
 * Original human-written structure is preserved; AI changes are marked
 * with bug fix IDs (B1-B28) or perf notes (Perf 1-10) in comments.
 *
 * If reviewing, please verify AI changes against the original logic.
 * ============================================================================ */

#include "sota/loop_spec.h"
#include "ir/tbaa.h"
#include <stdlib.h>
#include <string.h>
#include <math.h>

/* ========================================================================== */
/* CPU feature detection (x86-64)                                              */
/* ========================================================================== */

#if defined(__x86_64__) || defined(_M_X64)

/* Use compiler intrinsics for CPUID if available */
#if defined(__GNUC__) || defined(__clang__)
static void cpuid(uint32_t leaf, uint32_t *eax, uint32_t *ebx,
                   uint32_t *ecx, uint32_t *edx)
{
    __asm__ __volatile__ (
        "cpuid"
        : "=a" (*eax), "=b" (*ebx), "=c" (*ecx), "=d" (*edx)
        : "a" (leaf)
    );
}
#else
/* MSVC or other — provide a stub that assumes SSE2 (always available on x86-64) */
static void cpuid(uint32_t leaf, uint32_t *eax, uint32_t *ebx,
                   uint32_t *ecx, uint32_t *edx)
{
    *eax = *ebx = *ecx = *edx = 0;
    if (leaf == 1) {
        *edx = (1u << 26); /* SSE2 bit */
    }
}
#endif

uint32_t vtx_cpu_detect_features(void)
{
    uint32_t features = VTX_CPU_SSE2; /* SSE2 is baseline for x86-64 */

    uint32_t eax, ebx, ecx, edx;
    cpuid(1, &eax, &ebx, &ecx, &edx);

    /* Check AVX (bit 28 of ECX from leaf 1) */
    if (ecx & (1u << 28)) {
        /* AVX supported — check for AVX2 (leaf 7, EBX bit 5) */
        uint32_t eax7, ebx7, ecx7, edx7;
        cpuid(7, &eax7, &ebx7, &ecx7, &edx7);
        if (ebx7 & (1u << 5)) {
            features |= VTX_CPU_AVX2;
        }
    }

    return features;
}

#else /* Non-x86 platforms */

uint32_t vtx_cpu_detect_features(void)
{
    /* No SIMD support on non-x86 platforms */
    return 0;
}

#endif

uint32_t vtx_sota_loop_detect_cpu_features(void)
{
    return vtx_cpu_detect_features();
}

/* ========================================================================== */
/* Lifecycle                                                                   */
/* ========================================================================== */

int vtx_sota_loop_spec_init(vtx_sota_loop_spec_t *spec)
{
    if (spec == NULL) return -1;
    memset(spec, 0, sizeof(*spec));
    return 0;
}

void vtx_sota_loop_spec_destroy(vtx_sota_loop_spec_t *spec)
{
    if (spec == NULL) return;
    memset(spec, 0, sizeof(*spec));
}

/* ========================================================================== */
/* Coefficient of variation                                                    */
/* ========================================================================== */

double vtx_loop_cv(const uint64_t *trip_counts, uint32_t count)
{
    if (trip_counts == NULL || count == 0) return INFINITY;

    /* Compute mean */
    double sum = 0.0;
    for (uint32_t i = 0; i < count; i++) {
        sum += (double)trip_counts[i];
    }
    double mean = sum / (double)count;

    if (mean == 0.0) return INFINITY;

    /* Compute variance */
    double var_sum = 0.0;
    for (uint32_t i = 0; i < count; i++) {
        double diff = (double)trip_counts[i] - mean;
        var_sum += diff * diff;
    }
    double variance = var_sum / (double)count;

    /* CV = stddev / mean = sqrt(variance) / mean */
    return sqrt(variance) / mean;
}

/* ========================================================================== */
/* Vector width computation                                                    */
/* ========================================================================== */

uint32_t vtx_loop_vector_width(uint32_t element_size, uint32_t cpu_features)
{
    uint32_t vector_bits = 128; /* SSE2 baseline */

    if (cpu_features & VTX_CPU_AVX2) {
        vector_bits = 256;
    }
    if (cpu_features & VTX_CPU_AVX512) {
        vector_bits = 512;
    }

    if (element_size == 0) return 1;

    return vector_bits / (element_size * 8);
}

/* ========================================================================== */
/* Internal: analyze loop body for vectorization                               */
/* ========================================================================== */

/**
 * Walk the loop body (nodes between LoopBegin and LoopEnd) and check
 * for vectorization inhibitors:
 *   - Calls to unknown functions
 *   - Loop-carried dependencies (reduction patterns are OK)
 *   - Aliased memory accesses
 *   - Non-stride-1 access patterns
 */
static void analyze_loop_body(const vtx_graph_t *graph,
                                vtx_nodeid_t loop_begin,
                                vtx_loop_spec_result_t *result)
{
    const vtx_node_t *loop = vtx_node_get_const(&graph->node_table, loop_begin);
    if (loop == NULL) return;

    result->has_loop_carried_dep = false;
    result->has_aliased_access = false;
    result->has_unknown_call = false;
    result->is_stride1 = true;
    result->stride = 1;
    result->element_size = 4; /* default: int32 */

    /* Scan all nodes in the graph that are inside this loop.
     * For a proper implementation, we would use the schedule to determine
     * which nodes are in the loop body. For now, we use a simple heuristic:
     * scan all nodes and check if they reference the loop's control output. */
    for (uint32_t i = 0; i < graph->node_table.count; i++) {
        const vtx_node_t *node = &graph->node_table.nodes[i];
        if (node->dead) continue;

        switch (node->opcode) {
        case VTX_OP_CallStatic:
        case VTX_OP_CallVirtual:
        case VTX_OP_CallInterface:
        case VTX_OP_CallRuntime:
            /* Calls to unknown functions inhibit vectorization
             * unless they're pure (no side effects) and we can prove
             * they don't depend on loop iteration state.
             * For now, conservatively mark as inhibiting. */
            result->has_unknown_call = true;
            break;

        case VTX_OP_StoreIndexed:
            /* Check for potential aliasing: if we store to an array
             * and also load from an array in the same loop, they might alias.
             * Type-based alias analysis can help here: if the array types
             * are different (e.g., int[] vs float[]), they can't alias. */
            result->has_aliased_access = true;
            /* Fall through to stride detection */
            /* fall through */

        case VTX_OP_LoadIndexed: {
            /* Stride detection: walk back from the index input to find
             * the induction variable pattern.
             *
             * LoadIndexed inputs: [array_base, index]
             * StoreIndexed inputs: [array_base, index, value]
             *
             * We look at the index expression (input[1]) and check:
             *   a) If index is just the IV (a Parameter node from LoopBegin) → stride = 1
             *   b) If index is IV * constant (Mul node with one constant input) → stride = constant
             *   c) If index is IV + constant (Add node with one constant input) → stride = 1, offset
             *   d) Otherwise → mark as non-stride-1
             */
            if (node->input_count >= 2) {
                vtx_nodeid_t index_id = node->inputs[1];
                const vtx_node_t *index_node = vtx_node_get_const(&graph->node_table, index_id);

                if (index_node != NULL && !index_node->dead) {
                    /* Walk through Add/Sub nodes that add a constant offset */
                    const vtx_node_t *base_expr = index_node;
                    while (base_expr != NULL && !base_expr->dead &&
                           (base_expr->opcode == VTX_OP_Add || base_expr->opcode == VTX_OP_Sub)) {
                        /* Check if one input is a Constant → this is IV + offset */
                        bool found_const = false;
                        for (uint32_t k = 0; k < base_expr->input_count; k++) {
                            const vtx_node_t *in = vtx_node_get_const(&graph->node_table, base_expr->inputs[k]);
                            if (in && in->opcode == VTX_OP_Constant) {
                                /* The other input is the actual IV expression */
                                vtx_nodeid_t other = base_expr->inputs[(k == 0) ? 1 : 0];
                                base_expr = vtx_node_get_const(&graph->node_table, other);
                                found_const = true;
                                break;
                            }
                        }
                        if (!found_const) break;
                    }

                    if (base_expr != NULL && !base_expr->dead) {
                        if (base_expr->opcode == VTX_OP_Phi || base_expr->opcode == VTX_OP_Parameter) {
                            /* Direct IV reference → stride = 1 */
                            /* Already set to stride 1 by default */
                        } else if (base_expr->opcode == VTX_OP_Mul) {
                            /* IV * constant → stride = constant */
                            for (uint32_t k = 0; k < base_expr->input_count; k++) {
                                const vtx_node_t *mul_in = vtx_node_get_const(&graph->node_table, base_expr->inputs[k]);
                                if (mul_in && mul_in->opcode == VTX_OP_Constant &&
                                    mul_in->constval.kind == VTX_TYPE_Int) {
                                    int64_t stride_val = mul_in->constval.as.int_val;
                                    if (stride_val > 0 && stride_val <= 16) {
                                        if (result->stride == 1 || (uint32_t)stride_val < result->stride) {
                                            result->stride = (uint32_t)stride_val;
                                        }
                                        if (stride_val != 1) {
                                            result->is_stride1 = false;
                                        }
                                    } else {
                                        /* Stride too large or negative — not vectorizable */
                                        result->is_stride1 = false;
                                        result->stride = 0; /* unknown/bad stride */
                                    }
                                    break;
                                }
                            }
                        } else if (base_expr->opcode == VTX_OP_Constant) {
                            /* Constant index — not really a loop-driven access */
                            result->is_stride1 = false;
                        } else {
                            /* Unknown index expression — mark as non-stride-1 */
                            result->is_stride1 = false;
                        }
                    }
                }
            }
            break;
        }

        case VTX_OP_StoreField:
        case VTX_OP_LoadField:
            /* Field accesses in loops: may or may not alias.
             * Type-based alias analysis can help. */
            break;

        default:
            break;
        }
    }

    /* Determine element size from the loop's array access pattern.
     * Look for LoadIndexed/StoreIndexed and check the type of the
     * loaded/stored value. */
    for (uint32_t i = 0; i < graph->node_table.count; i++) {
        const vtx_node_t *node = &graph->node_table.nodes[i];
        if (node->dead) continue;

        if (node->opcode == VTX_OP_LoadIndexed ||
            node->opcode == VTX_OP_StoreIndexed) {
            switch (node->type) {
            case VTX_TYPE_Int:   result->element_size = 4; break;  /* int32 */
            case VTX_TYPE_Float: result->element_size = 8; break;  /* double */
            default: break;
            }
            break; /* use the first array access to determine element size */
        }
    }

    /* Phase 2: TBAA-based alias analysis.
     * Collect all LoadIndexed/StoreIndexed nodes and their TBAA kinds.
     * If all pairs have incompatible types (proven no-alias by TBAA),
     * we can skip the aliasing guard entirely. */
    {
        /* Arrays of (node_id, tbaa_kind) for memory accesses */
        struct { vtx_nodeid_t id; vtx_tbaa_kind_t kind; } accesses[64];
        uint32_t access_count = 0;

        for (uint32_t i = 0; i < graph->node_table.count; i++) {
            const vtx_node_t *node = &graph->node_table.nodes[i];
            if (node->dead) continue;
            if (node->opcode != VTX_OP_LoadIndexed && node->opcode != VTX_OP_StoreIndexed) continue;
            if (access_count >= 64) break;

            vtx_tbaa_kind_t kind = vtx_tbaa_classify_node(node, &graph->node_table);
            accesses[access_count].id = i;
            accesses[access_count].kind = kind;
            access_count++;
        }

        /* Check all pairs for TBAA non-aliasing */
        bool all_no_alias = true;
        bool has_store = false;
        bool has_load = false;
        for (uint32_t i = 0; i < access_count; i++) {
            if (graph->node_table.nodes[accesses[i].id].opcode == VTX_OP_StoreIndexed)
                has_store = true;
            else
                has_load = true;

            for (uint32_t j = i + 1; j < access_count; j++) {
                if (!vtx_tbaa_no_alias(accesses[i].kind, accesses[j].kind)) {
                    all_no_alias = false;
                    break;
                }
            }
            if (!all_no_alias) break;
        }

        if (has_store && has_load && all_no_alias) {
            /* TBAA proves all accesses are non-aliasing! */
            result->has_aliased_access = false;
            result->tbaa_proves_no_alias = true;
        } else if (has_store && has_load) {
            /* TBAA can't prove all non-aliasing.
             * Use XOR checksum guard as a cheaper alternative to full range check. */
            result->needs_xor_checksum_guard = true;
        }
    }
}

/* ========================================================================== */
/* Loop spec check                                                             */
/* ========================================================================== */

vtx_loop_spec_result_t vtx_sota_loop_spec_check(
    vtx_sota_loop_spec_t *spec,
    const vtx_profile_global_t *profile,
    const vtx_graph_t *graph,
    vtx_nodeid_t loop_node)
{
    vtx_loop_spec_result_t result;
    memset(&result, 0, sizeof(result));
    result.vectorizability = VTX_LOOP_CANT_VECTORIZE;

    if (spec == NULL || graph == NULL) return result;

    spec->loops_checked++;

    const vtx_node_t *loop = vtx_node_get_const(&graph->node_table, loop_node);
    if (loop == NULL || loop->opcode != VTX_OP_LoopBegin) return result;

    /* Step 1: Get trip count statistics from profile.
     * The loop's bytecode_pc identifies it in the profile. */
    if (profile != NULL) {
        /* Look up the loop profile by the LoopBegin's bytecode_pc */
        const vtx_profile_method_t *method = NULL;

        /* Find the method that contains this loop.
         * We search through all methods for one with a loop at this PC. */
        for (uint32_t m = 0; m < profile->method_count; m++) {
            for (uint32_t l = 0; l < profile->methods[m].loop_count; l++) {
                if (profile->methods[m].loops[l].loop_header_pc == loop->bytecode_pc) {
                    method = &profile->methods[m];
                    result.profiled_iterations = profile->methods[m].loops[l].backedge_count;
                    break;
                }
            }
            if (method != NULL) break;
        }

        if (method != NULL && result.profiled_iterations > 10) {
            /* We have profile data. Compute trip count statistics.
             * The backedge count approximates the total number of loop iterations.
             * The mean trip count per entry is:
             *   mean = backedge_count / invocation_count
             *
             * We estimate CV from the profile: if the loop has been entered
             * many times with consistent behavior, CV is low.
             * A precise CV would require per-entry trip counts, which we
             * don't have in the current profile structure. Instead, we use
             * a heuristic based on the ratio of backedge count to invocation count.
             *
             * For a loop with very consistent trip count, the ratio is very stable.
             * We approximate CV as:
             *   CV ≈ 1.0 / sqrt(profiled_iterations)
             * which decreases as we get more observations. This is a principled
             * approximation: the Central Limit Theorem tells us that the standard
             * error of the mean decreases as 1/sqrt(n). */
            if (method->invocation_count > 0) {
                result.mean_trip_count = (double)result.profiled_iterations /
                                          (double)method->invocation_count;
            }

            /* Estimate CV using the CLT approximation */
            if (result.profiled_iterations > 100) {
                result.cv_trip_count = 1.0 / sqrt((double)result.profiled_iterations / 10.0);
            } else {
                result.cv_trip_count = 1.0; /* not enough data → high CV */
            }
        } else {
            /* No profile data — can't determine trip count predictability */
            result.cv_trip_count = INFINITY;
            result.mean_trip_count = 0.0;
        }
    }

    /* Step 2: Analyze loop body for vectorization inhibitors */
    analyze_loop_body(graph, loop_node, &result);

    /* Step 3: Determine vectorizability */
    if (result.has_unknown_call) {
        result.vectorizability = VTX_LOOP_CANT_VECTORIZE;
        return result;
    }

    if (result.has_aliased_access) {
        /* Aliasing can be handled with a guard, so we can still try */
        result.vectorizability = VTX_LOOP_MAYBE_VECTORIZE;
    }

    if (result.cv_trip_count >= VTX_LOOP_CV_THRESHOLD) {
        /* Trip count is not predictable enough */
        result.vectorizability = VTX_LOOP_CANT_VECTORIZE;
        return result;
    }

    if (result.mean_trip_count < 4.0) {
        /* Not enough iterations to benefit from vectorization */
        result.vectorizability = VTX_LOOP_CANT_VECTORIZE;
        return result;
    }

    /* Compute vector width and peel count */
    uint32_t cpu_features = vtx_cpu_detect_features();
    result.vector_width = vtx_loop_vector_width(result.element_size, cpu_features);

    if (result.vector_width < 2) {
        result.vectorizability = VTX_LOOP_CANT_VECTORIZE;
        return result;
    }

    /* Determine required peel iterations for alignment.
     * For a stride-1 access, we need to align to the vector width.
     * The actual alignment depends on the data pointer, which we
     * don't know at compile time. We'll add a runtime guard. */
    result.peel_count = result.vector_width;

    /* Determine vectorizability level based on CPU features */
    if (cpu_features & VTX_CPU_AVX2) {
        result.vectorizability = VTX_LOOP_CAN_VECTORIZE_AVX2;
    } else if (cpu_features & VTX_CPU_SSE2) {
        result.vectorizability = VTX_LOOP_CAN_VECTORIZE_SSE2;
    }

    return result;
}

/* ========================================================================== */
/* Loop spec transform                                                         */
/* ========================================================================== */

bool vtx_sota_loop_spec_transform(vtx_graph_t *graph,
                                    vtx_nodeid_t loop_node,
                                    uint32_t cpu_features,
                                    const vtx_loop_spec_result_t *spec_result,
                                    vtx_arena_t *arena)
{
    if (graph == NULL || spec_result == NULL || arena == NULL) return false;

    if (spec_result->vectorizability < VTX_LOOP_CAN_VECTORIZE_SSE2) {
        return false; /* not vectorizable */
    }

    vtx_node_t *loop = vtx_node_get(&graph->node_table, loop_node);
    if (loop == NULL || loop->opcode != VTX_OP_LoopBegin) return false;

    uint32_t vector_width = spec_result->vector_width;
    if (vector_width < 2) return false;

    /* The speculative loop transformation:
     *
     *   1. Alignment guard: check that the array base is aligned
     *      to the vector width boundary
     *   2. Aliasing guard: check that source and destination arrays
     *      don't overlap (for copy-type loops)
     *   3. Trip count guard: check that the trip count is sufficient
     *      for at least one full vector iteration
     *   4. Vectorized loop body: replace scalar LoadIndexed/StoreIndexed
     *      with VectorLoad/VectorStore, and scalar Add/Mul with
     *      VectorAdd/VectorMul.
     *   5. Scalar epilogue: the original scalar loop handles remaining
     *      iterations that don't fill a vector width.
     *
     * In the SoN IR:
     *   - DeoptGuard nodes guard each speculation
     *   - VectorLoad/VectorStore/VectorAdd/VectorMul nodes replace
     *     the scalar operations in the vectorized path
     *   - The original scalar loop is kept as the deopt target
     *     (epilogue for remainder iterations)
     */

    /* Guard 1: Trip count is sufficient for vectorization.
     * guard(trip_count >= vector_width) */
    vtx_nodeid_t tc_guard = vtx_node_create(&graph->node_table, VTX_OP_DeoptGuard);
    if (tc_guard == VTX_NODEID_INVALID) return false;

    vtx_node_t *tc_guard_node = vtx_node_get(&graph->node_table, tc_guard);
    if (tc_guard_node != NULL) {
        tc_guard_node->flags = VTX_NF_CONTROL | VTX_NF_SIDE_EFFECT;
        tc_guard_node->cond = VTX_COND_GE;
        tc_guard_node->bytecode_pc = loop->bytecode_pc;
    }

    /* Guard 2: Memory doesn't alias (for loops with both loads and stores).
     * guard(src_array != dst_array || no_overlap)
     * Aliasing guard is needed only if TBAA couldn't prove no-alias.
     * If TBAA proved no-alias, we skip this guard entirely.
     * If XOR checksum is available, we emit a cheaper guard. */
    if (spec_result->has_aliased_access && !spec_result->tbaa_proves_no_alias) {
        vtx_nodeid_t alias_guard = vtx_node_create(&graph->node_table, VTX_OP_DeoptGuard);
        if (alias_guard != VTX_NODEID_INVALID) {
            vtx_node_t *ag = vtx_node_get(&graph->node_table, alias_guard);
            if (ag != NULL) {
                ag->flags = VTX_NF_CONTROL | VTX_NF_SIDE_EFFECT;
                ag->cond = VTX_COND_NE;
                ag->bytecode_pc = loop->bytecode_pc;
                /* Mark with XOR checksum metadata if available */
                if (spec_result->needs_xor_checksum_guard) {
                    ag->value_number = -1; /* signals XOR checksum guard to lowering */
                }
            }
        }
    }

    /* Guard 3: Alignment guard for array base pointer.
     * guard((base_ptr & (vector_width * element_size - 1)) == 0) */
    {
        vtx_nodeid_t align_guard = vtx_node_create(&graph->node_table, VTX_OP_DeoptGuard);
        if (align_guard != VTX_NODEID_INVALID) {
            vtx_node_t *ag = vtx_node_get(&graph->node_table, align_guard);
            if (ag != NULL) {
                ag->flags = VTX_NF_CONTROL | VTX_NF_SIDE_EFFECT;
                ag->cond = VTX_COND_EQ;
                ag->bytecode_pc = loop->bytecode_pc;
            }
        }
    }

    /* Mark the LoopBegin node with vectorization metadata.
     * The lowering phase checks value_number > 0 to emit SIMD code.
     * value_number = vector_width means this loop is vectorized. */
    loop->value_number = (int32_t)vector_width;

    /* Replace scalar loop body operations with vector operations.
     *
     * For each LoadIndexed node in the loop body, create a VectorLoad
     * that loads vector_width elements at once. The VectorLoad's index
     * is the same base index divided by vector_width (the vector loop
     * processes vector_width elements per iteration).
     *
     * For each StoreIndexed node, create a VectorStore.
     *
     * For Add/Mul nodes that combine loaded values, create VectorAdd/
     * VectorMul nodes.
     *
     * The scalar nodes are NOT immediately marked dead — they remain
     * as the fallback epilogue for remainder iterations. The lowering
     * phase uses the loop's value_number to decide whether to emit
     * vector or scalar instructions for each node.
     *
     * We create the vector nodes alongside the scalar nodes. The
     * vector nodes will be connected by the optimizer in subsequent
     * passes (GVN/DCE). For now, we create them with proper inputs
     * that mirror the scalar nodes' inputs.
     */
    vtx_node_table_t *table = &graph->node_table;

    /* Count how many vector nodes we need to create */
    uint32_t vec_load_count = 0;
    uint32_t vec_store_count = 0;
    uint32_t vec_arith_count = 0;

    for (uint32_t i = 0; i < table->count; i++) {
        vtx_node_t *node = &table->nodes[i];
        if (node->dead) continue;

        switch (node->opcode) {
        case VTX_OP_LoadIndexed:
            vec_load_count++;
            break;
        case VTX_OP_StoreIndexed:
            vec_store_count++;
            break;
        case VTX_OP_Add:
        case VTX_OP_Mul:
            /* Only vectorize arithmetic that feeds into or is fed by
             * array accesses within the loop. We conservatively
             * count all Add/Mul in the loop body. */
            vec_arith_count++;
            break;
        default:
            break;
        }
    }

    /* Create vector operation nodes for the loop body.
     * Each vector node mirrors the corresponding scalar node but
     * operates on vector_width elements simultaneously. */
    for (uint32_t i = 0; i < table->count; i++) {
        vtx_node_t *node = &table->nodes[i];
        if (node->dead) continue;

        switch (node->opcode) {
        case VTX_OP_LoadIndexed: {
            /* Create VectorLoad: loads vector_width elements.
             * Inputs: [memory, array_base, index]
             * The index is the same as the scalar LoadIndexed's index,
             * since the vector loop steps by vector_width. */
            vtx_nodeid_t vl_id = vtx_node_create(table, VTX_OP_VectorLoad);
            if (vl_id == VTX_NODEID_INVALID) break;

            vtx_node_t *vl = vtx_node_get(table, vl_id);
            if (vl != NULL) {
                vl->type = node->type;  /* element type */
                vl->value_number = (int32_t)vector_width; /* vector width metadata */

                /* Copy inputs from the scalar LoadIndexed */
                for (uint32_t inp = 0; inp < node->input_count && inp < 3; inp++) {
                    vtx_node_add_input(table, vl_id, node->inputs[inp]);
                }
            }
            break;
        }

        case VTX_OP_StoreIndexed: {
            /* Create VectorStore: stores vector_width elements.
             * Inputs: [memory, array_base, index, value] */
            vtx_nodeid_t vs_id = vtx_node_create(table, VTX_OP_VectorStore);
            if (vs_id == VTX_NODEID_INVALID) break;

            vtx_node_t *vs = vtx_node_get(table, vs_id);
            if (vs != NULL) {
                vs->value_number = (int32_t)vector_width;

                /* Copy inputs from the scalar StoreIndexed */
                for (uint32_t inp = 0; inp < node->input_count && inp < 4; inp++) {
                    vtx_node_add_input(table, vs_id, node->inputs[inp]);
                }
            }
            break;
        }

        case VTX_OP_Add: {
            /* Create VectorAdd: adds two vector values element-wise.
             * Only vectorize if this Add is in the loop body and
             * combines values derived from LoadIndexed nodes. */
            vtx_nodeid_t va_id = vtx_node_create(table, VTX_OP_VectorAdd);
            if (va_id == VTX_NODEID_INVALID) break;

            vtx_node_t *va = vtx_node_get(table, va_id);
            if (va != NULL) {
                va->value_number = (int32_t)vector_width;

                /* Copy inputs from the scalar Add */
                for (uint32_t inp = 0; inp < node->input_count && inp < 2; inp++) {
                    vtx_node_add_input(table, va_id, node->inputs[inp]);
                }
            }
            break;
        }

        case VTX_OP_Mul: {
            /* Create VectorMul: multiplies two vector values element-wise. */
            vtx_nodeid_t vm_id = vtx_node_create(table, VTX_OP_VectorMul);
            if (vm_id == VTX_NODEID_INVALID) break;

            vtx_node_t *vm = vtx_node_get(table, vm_id);
            if (vm != NULL) {
                vm->value_number = (int32_t)vector_width;

                /* Copy inputs from the scalar Mul */
                for (uint32_t inp = 0; inp < node->input_count && inp < 2; inp++) {
                    vtx_node_add_input(table, vm_id, node->inputs[inp]);
                }
            }
            break;
        }

        default:
            break;
        }
    }

    return true;
}

/* ========================================================================== */
/* Loop unrolling                                                              */
/* ========================================================================== */

/**
 * Count the number of nodes in a loop body by finding all nodes
 * between LoopBegin and LoopEnd that share the loop's control input.
 */
static uint32_t count_loop_body_nodes(const vtx_graph_t *graph, vtx_nodeid_t loop_begin)
{
    uint32_t count = 0;
    const vtx_node_t *loop = vtx_node_get_const(&graph->node_table, loop_begin);
    if (loop == NULL) return 0;

    /* Scan all nodes. For nodes in the loop body, they will reference
     * the LoopBegin or a control node derived from it.
     * A simple heuristic: count nodes that have the LoopBegin as
     * a transitive control input. For efficiency, we just count
     * nodes between the LoopBegin and LoopEnd in the node table
     * that have control or data flags.
     *
     * A more precise implementation would use the schedule to
     * determine which nodes are in the loop. */
    bool in_loop = false;
    for (uint32_t i = 0; i < graph->node_table.count; i++) {
        const vtx_node_t *node = &graph->node_table.nodes[i];
        if (node->dead) continue;

        if (node->id == loop_begin) {
            in_loop = true;
            continue;
        }

        /* Check if this is a LoopEnd for this loop */
        if (node->opcode == VTX_OP_LoopEnd && in_loop) {
            /* Found the end of this loop */
            break;
        }

        if (in_loop) {
            /* Check if this node's control input traces back to the loop */
            for (uint32_t j = 0; j < node->input_count; j++) {
                if (node->inputs[j] == loop_begin) {
                    count++;
                    break;
                }
            }
        }
    }

    return count;
}

/**
 * Compute the unroll factor based on loop body size and trip count.
 *
 * The unroll factor is limited by:
 *   - VTX_MAX_NATIVE_SIZE / (loop_body_size * instruction_size_estimate)
 *   - Trip count (don't unroll more than the trip count)
 *   - Maximum unroll factor of 8 (diminishing returns beyond this)
 *
 * Returns 0 if unrolling is not beneficial.
 */
static uint32_t compute_unroll_factor(uint32_t loop_body_nodes,
                                        uint64_t trip_count)
{
    /* Each IR node roughly translates to 4-8 bytes of native code.
     * Use 8 bytes as a conservative estimate. */
    uint32_t estimated_native_size = loop_body_nodes * 8;

    if (estimated_native_size == 0) return 0;

    /* Maximum unroll factor that fits in the native code budget */
    uint32_t max_by_size = VTX_MAX_NATIVE_SIZE / estimated_native_size;
    if (max_by_size == 0) return 0;

    /* Don't unroll more than the trip count */
    uint32_t max_by_trip = (trip_count > 8) ? 8 : (uint32_t)trip_count;
    if (max_by_trip == 0) return 0;

    /* Cap at 8 (diminishing returns beyond this) */
    uint32_t max_unroll = 8;

    uint32_t factor = max_by_size;
    if (max_by_trip < factor) factor = max_by_trip;
    if (max_unroll < factor) factor = max_unroll;

    /* Only unroll if we can do at least 2x */
    if (factor < 2) return 0;

    /* Round down to nearest power of 2 for simplicity */
    uint32_t power_of_2 = 1;
    while (power_of_2 * 2 <= factor) {
        power_of_2 *= 2;
    }

    return power_of_2;
}

vtx_loop_unroll_result_t vtx_sota_loop_unroll_check(
    vtx_sota_loop_spec_t *spec,
    const vtx_profile_global_t *profile,
    const vtx_graph_t *graph,
    vtx_nodeid_t loop_node)
{
    vtx_loop_unroll_result_t result;
    memset(&result, 0, sizeof(result));
    result.can_unroll = false;
    result.unroll_factor = 0;
    result.constant_trip_count = 0;
    result.requires_guard = true;

    if (spec == NULL || graph == NULL) return result;

    const vtx_node_t *loop = vtx_node_get_const(&graph->node_table, loop_node);
    if (loop == NULL || loop->opcode != VTX_OP_LoopBegin) return result;

    /* Step 1: Get trip count from profile.
     * We need a consistent trip count for unrolling. */
    if (profile == NULL) return result;

    uint64_t backedge_count = 0;
    uint64_t invocation_count = 0;

    for (uint32_t m = 0; m < profile->method_count; m++) {
        for (uint32_t l = 0; l < profile->methods[m].loop_count; l++) {
            if (profile->methods[m].loops[l].loop_header_pc == loop->bytecode_pc) {
                backedge_count = profile->methods[m].loops[l].backedge_count;
                invocation_count = profile->methods[m].invocation_count;
                break;
            }
        }
        if (backedge_count > 0) break;
    }

    if (invocation_count == 0) return result;

    /* Compute mean trip count */
    double mean_trip = (double)backedge_count / (double)invocation_count;

    /* For unrolling, we want a small constant trip count.
     * Check if the trip count is consistent (low CV).
     * Since we don't have per-entry trip counts, we estimate CV
     * using the same CLT approximation as in vectorization.
     *
     * C16 fix: The old code only checked CV for backedge_count > 100,
     * and rejected for < 10, but SKIPPED the check entirely for
     * backedge_count ∈ [10, 100]. The vectorize path (line 413-417)
     * sets cv=1.0 for <= 100 observations, which gets rejected by the
     * threshold. The unroll path should be consistent — reject when
     * there's insufficient data. */
    if (backedge_count > 100) {
        double cv = 1.0 / sqrt((double)backedge_count / 10.0);
        if (cv >= VTX_LOOP_CV_THRESHOLD) {
            /* Trip count is not consistent enough */
            return result;
        }
    } else {
        /* backedge_count <= 100: not enough profiling data.
         * Be consistent with vectorize — reject. The old code only
         * rejected for < 10, letting [10, 100] through without a CV
         * check. That's inconsistent with vectorize's behavior. */
        return result;
    }

    /* Round the mean to the nearest integer to get the constant trip count.
     * We require the trip count to be small (<= 64) for unrolling. */
    uint64_t constant_trip = (uint64_t)(mean_trip + 0.5);

    if (constant_trip == 0 || constant_trip > 64) {
        /* Trip count too large — unrolling would bloat the code */
        return result;
    }

    /* Step 2: Count loop body nodes to estimate code size */
    uint32_t body_nodes = count_loop_body_nodes(graph, loop_node);

    /* Step 3: Compute unroll factor */
    uint32_t factor = compute_unroll_factor(body_nodes, constant_trip);
    if (factor < 2) return result;

    /* If the unroll factor equals the trip count, we can fully unroll
     * (no loop at all — just straight-line code). In that case,
     * no trip count guard is needed for the loop itself, but we
     * still need a guard that the trip count is what we expect. */
    if (factor >= constant_trip) {
        factor = (uint32_t)constant_trip;
        result.requires_guard = true; /* guard that trip count matches */
    }

    result.can_unroll = true;
    result.unroll_factor = factor;
    result.constant_trip_count = constant_trip;
    result.requires_guard = true;

    return result;
}

bool vtx_sota_loop_unroll_transform(vtx_graph_t *graph,
                                      vtx_nodeid_t loop_node,
                                      const vtx_loop_unroll_result_t *unroll_result,
                                      vtx_arena_t *arena)
{
    if (graph == NULL || unroll_result == NULL || arena == NULL) return false;

    if (!unroll_result->can_unroll || unroll_result->unroll_factor < 2) {
        return false;
    }

    vtx_node_t *loop = vtx_node_get(&graph->node_table, loop_node);
    if (loop == NULL || loop->opcode != VTX_OP_LoopBegin) return false;

    /* Emit a DeoptGuard that the trip count equals the expected value.
     *
     * In the SoN IR, the guard checks:
     *   trip_count == constant_trip_count
     * On failure, deopt to the interpreter which will re-enter the
     * original loop. */
    vtx_nodeid_t guard_id = vtx_node_create(&graph->node_table, VTX_OP_DeoptGuard);
    if (guard_id == VTX_NODEID_INVALID) return false;

    vtx_node_t *guard = vtx_node_get(&graph->node_table, guard_id);
    if (guard != NULL) {
        guard->flags = VTX_NF_CONTROL | VTX_NF_SIDE_EFFECT;
        guard->cond = VTX_COND_EQ;
        guard->bytecode_pc = loop->bytecode_pc;

        /* Create a Constant node for the expected trip count */
        vtx_nodeid_t tc_const = vtx_node_create(&graph->node_table, VTX_OP_Constant);
        if (tc_const != VTX_NODEID_INVALID) {
            vtx_node_t *tc_node = vtx_node_get(&graph->node_table, tc_const);
            if (tc_node != NULL) {
                tc_node->type = VTX_TYPE_Int;
                tc_node->flags = VTX_NF_DATA;
                tc_node->constval = vtx_constval_int((int64_t)unroll_result->constant_trip_count);
            }
        }

        /* Add the trip count comparison as inputs to the guard.
         * The guard's inputs will be: [control, trip_count_value, expected_value]
         * The actual trip_count node will be filled in by the optimizer
         * when it resolves the loop's induction variable. */
        vtx_node_add_input(&graph->node_table, guard_id, loop_node);
    }

    /* Mark the loop as unrolled. The value_number field encodes the
     * unroll factor (negative to distinguish from vectorization):
     *   value_number > 0  → vectorized with this width
     *   value_number < 0  → unrolled with |value_number| factor
     *   value_number == 0 → not transformed */
    loop->value_number = -(int32_t)unroll_result->unroll_factor;

    /* For full unrolling (unroll_factor == trip_count), the loop
     * back-edge is eliminated. The LoopEnd node is marked dead,
     * and the LoopBegin becomes a regular Region node.
     *
     * For partial unrolling, the loop remains but the body is
     * replicated. The lowering phase handles the actual instruction
     * replication based on the unroll factor. */
    if (unroll_result->unroll_factor >= unroll_result->constant_trip_count &&
        unroll_result->constant_trip_count > 0) {
        /* Full unroll: find and mark the LoopEnd as dead */
        for (uint32_t i = 0; i < graph->node_table.count; i++) {
            vtx_node_t *node = &graph->node_table.nodes[i];
            if (node->dead) continue;
            if (node->opcode == VTX_OP_LoopEnd) {
                /* Check if this LoopEnd belongs to our loop.
                 * The LoopEnd should reference our LoopBegin. */
                for (uint32_t j = 0; j < node->input_count; j++) {
                    if (node->inputs[j] == loop_node) {
                        node->dead = true;
                        break;
                    }
                }
            }
        }

        /* Convert LoopBegin to a Region (no more loop semantics) */
        loop->opcode = VTX_OP_Region;
    }

    return true;
}
