BUF_SWAP,VAR_0
CP_RB0_CNTL,VAR_1
CP_RB_DOORBELL_CONTROL,VAR_2
CP_RB_DOORBELL_RANGE_LOWER,VAR_3
CP_RB_DOORBELL_RANGE_UPPER__DOORBELL_RANGE_UPPER_MASK,VAR_4
CP_RB_RPTR_ADDR_HI__RB_RPTR_ADDR_HI_MASK,VAR_5
DOORBELL_EN,VAR_6
DOORBELL_OFFSET,VAR_7
DOORBELL_RANGE_LOWER,VAR_8
GC,VAR_9
RB_BLKSZ,VAR_10
RB_BUFSZ,VAR_11
REG_SET_FIELD,FUNC_0
RREG32_SOC15,FUNC_1
WREG32_SOC15,FUNC_2
gfx_v9_0_cp_gfx_start,FUNC_3
lower_32_bits,FUNC_4
mdelay,FUNC_5
mmCP_RB0_BASE,VAR_12
mmCP_RB0_BASE_HI,VAR_13
mmCP_RB0_CNTL,VAR_14
mmCP_RB0_RPTR_ADDR,VAR_15
mmCP_RB0_RPTR_ADDR_HI,VAR_16
mmCP_RB0_WPTR,VAR_17
mmCP_RB0_WPTR_HI,VAR_18
mmCP_RB_DOORBELL_CONTROL,VAR_19
mmCP_RB_DOORBELL_RANGE_LOWER,VAR_20
mmCP_RB_DOORBELL_RANGE_UPPER,VAR_21
mmCP_RB_VMID,VAR_22
mmCP_RB_WPTR_DELAY,VAR_23
mmCP_RB_WPTR_POLL_ADDR_HI,VAR_24
mmCP_RB_WPTR_POLL_ADDR_LO,VAR_25
order_base_2,FUNC_6
upper_32_bits,FUNC_7
gfx_v9_0_cp_gfx_resume,FUNC_8
adev,VAR_26
ring,VAR_27
tmp,VAR_28
rb_bufsz,VAR_29
rb_addr,VAR_30
rptr_addr,VAR_31
wptr_gpu_addr,VAR_32
