<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4708" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4708{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4708{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4708{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4708{left:81px;bottom:998px;letter-spacing:-0.16px;}
#t5_4708{left:142px;bottom:998px;letter-spacing:-0.18px;}
#t6_4708{left:189px;bottom:998px;letter-spacing:-0.13px;}
#t7_4708{left:432px;bottom:998px;letter-spacing:-0.13px;}
#t8_4708{left:525px;bottom:998px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t9_4708{left:81px;bottom:973px;letter-spacing:-0.16px;}
#ta_4708{left:142px;bottom:973px;letter-spacing:-0.18px;}
#tb_4708{left:189px;bottom:973px;letter-spacing:-0.15px;}
#tc_4708{left:432px;bottom:973px;letter-spacing:-0.14px;}
#td_4708{left:525px;bottom:973px;letter-spacing:-0.12px;word-spacing:0.03px;}
#te_4708{left:81px;bottom:949px;letter-spacing:-0.16px;}
#tf_4708{left:142px;bottom:949px;letter-spacing:-0.18px;}
#tg_4708{left:189px;bottom:949px;letter-spacing:-0.15px;}
#th_4708{left:432px;bottom:949px;letter-spacing:-0.13px;}
#ti_4708{left:525px;bottom:949px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tj_4708{left:81px;bottom:924px;letter-spacing:-0.16px;}
#tk_4708{left:142px;bottom:924px;letter-spacing:-0.18px;}
#tl_4708{left:189px;bottom:924px;letter-spacing:-0.14px;}
#tm_4708{left:432px;bottom:924px;letter-spacing:-0.13px;}
#tn_4708{left:525px;bottom:924px;letter-spacing:-0.11px;}
#to_4708{left:525px;bottom:903px;letter-spacing:-0.11px;}
#tp_4708{left:189px;bottom:878px;}
#tq_4708{left:525px;bottom:878px;letter-spacing:-0.15px;}
#tr_4708{left:189px;bottom:854px;}
#ts_4708{left:525px;bottom:854px;letter-spacing:-0.14px;}
#tt_4708{left:189px;bottom:830px;}
#tu_4708{left:525px;bottom:830px;letter-spacing:-0.11px;}
#tv_4708{left:189px;bottom:805px;}
#tw_4708{left:525px;bottom:805px;letter-spacing:-0.15px;}
#tx_4708{left:189px;bottom:781px;}
#ty_4708{left:525px;bottom:781px;letter-spacing:-0.14px;}
#tz_4708{left:189px;bottom:756px;}
#t10_4708{left:525px;bottom:756px;letter-spacing:-0.15px;}
#t11_4708{left:189px;bottom:732px;}
#t12_4708{left:525px;bottom:732px;letter-spacing:-0.14px;}
#t13_4708{left:189px;bottom:707px;}
#t14_4708{left:525px;bottom:707px;letter-spacing:-0.15px;}
#t15_4708{left:189px;bottom:683px;}
#t16_4708{left:525px;bottom:683px;letter-spacing:-0.15px;}
#t17_4708{left:189px;bottom:658px;letter-spacing:-0.13px;}
#t18_4708{left:525px;bottom:658px;letter-spacing:-0.13px;}
#t19_4708{left:81px;bottom:634px;letter-spacing:-0.14px;}
#t1a_4708{left:142px;bottom:634px;letter-spacing:-0.17px;}
#t1b_4708{left:189px;bottom:634px;letter-spacing:-0.16px;}
#t1c_4708{left:432px;bottom:634px;letter-spacing:-0.13px;}
#t1d_4708{left:525px;bottom:634px;letter-spacing:-0.12px;}
#t1e_4708{left:525px;bottom:613px;letter-spacing:-0.11px;}
#t1f_4708{left:525px;bottom:596px;letter-spacing:-0.11px;}
#t1g_4708{left:525px;bottom:574px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1h_4708{left:81px;bottom:550px;letter-spacing:-0.17px;}
#t1i_4708{left:142px;bottom:550px;letter-spacing:-0.17px;}
#t1j_4708{left:189px;bottom:550px;letter-spacing:-0.16px;}
#t1k_4708{left:432px;bottom:550px;letter-spacing:-0.12px;}
#t1l_4708{left:525px;bottom:550px;letter-spacing:-0.11px;}
#t1m_4708{left:525px;bottom:529px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1n_4708{left:189px;bottom:504px;}
#t1o_4708{left:525px;bottom:504px;letter-spacing:-0.11px;}
#t1p_4708{left:189px;bottom:480px;}
#t1q_4708{left:525px;bottom:480px;letter-spacing:-0.14px;}
#t1r_4708{left:189px;bottom:455px;letter-spacing:-0.11px;}
#t1s_4708{left:525px;bottom:455px;letter-spacing:-0.13px;}
#t1t_4708{left:189px;bottom:431px;}
#t1u_4708{left:525px;bottom:431px;letter-spacing:-0.11px;}
#t1v_4708{left:189px;bottom:406px;}
#t1w_4708{left:525px;bottom:406px;letter-spacing:-0.12px;}
#t1x_4708{left:189px;bottom:382px;}
#t1y_4708{left:525px;bottom:382px;letter-spacing:-0.14px;}
#t1z_4708{left:189px;bottom:357px;}
#t20_4708{left:525px;bottom:357px;letter-spacing:-0.15px;}
#t21_4708{left:189px;bottom:333px;letter-spacing:-0.12px;}
#t22_4708{left:525px;bottom:333px;letter-spacing:-0.14px;}
#t23_4708{left:189px;bottom:309px;letter-spacing:-0.14px;}
#t24_4708{left:525px;bottom:309px;letter-spacing:-0.14px;}
#t25_4708{left:189px;bottom:284px;letter-spacing:-0.14px;}
#t26_4708{left:525px;bottom:284px;letter-spacing:-0.14px;}
#t27_4708{left:189px;bottom:260px;letter-spacing:-0.14px;}
#t28_4708{left:525px;bottom:260px;letter-spacing:-0.15px;}
#t29_4708{left:189px;bottom:235px;letter-spacing:-0.14px;}
#t2a_4708{left:525px;bottom:235px;letter-spacing:-0.14px;}
#t2b_4708{left:189px;bottom:211px;letter-spacing:-0.14px;}
#t2c_4708{left:525px;bottom:211px;letter-spacing:-0.12px;}
#t2d_4708{left:80px;bottom:186px;letter-spacing:-0.15px;}
#t2e_4708{left:142px;bottom:186px;letter-spacing:-0.17px;}
#t2f_4708{left:189px;bottom:186px;letter-spacing:-0.15px;}
#t2g_4708{left:432px;bottom:186px;letter-spacing:-0.12px;}
#t2h_4708{left:525px;bottom:186px;letter-spacing:-0.11px;}
#t2i_4708{left:525px;bottom:165px;letter-spacing:-0.11px;}
#t2j_4708{left:525px;bottom:148px;letter-spacing:-0.11px;word-spacing:-0.46px;}
#t2k_4708{left:525px;bottom:131px;letter-spacing:-0.12px;}
#t2l_4708{left:118px;bottom:1086px;letter-spacing:0.1px;word-spacing:-0.06px;}
#t2m_4708{left:204px;bottom:1086px;letter-spacing:0.13px;}
#t2n_4708{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2o_4708{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t2p_4708{left:224px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t2q_4708{left:454px;bottom:1046px;letter-spacing:-0.14px;}
#t2r_4708{left:639px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2s_4708{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t2t_4708{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4708{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4708{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4708{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4708{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4708{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4708" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4708Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4708" style="-webkit-user-select: none;"><object width="935" height="1210" data="4708/4708.svg" type="image/svg+xml" id="pdf4708" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4708" class="t s1_4708">2-186 </span><span id="t2_4708" class="t s1_4708">Vol. 4 </span>
<span id="t3_4708" class="t s2_4708">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4708" class="t s3_4708">1B0H </span><span id="t5_4708" class="t s3_4708">432 </span><span id="t6_4708" class="t s3_4708">IA32_ENERGY_PERF_BIAS </span><span id="t7_4708" class="t s3_4708">Package </span><span id="t8_4708" class="t s3_4708">See Table 2-2. </span>
<span id="t9_4708" class="t s3_4708">1B1H </span><span id="ta_4708" class="t s3_4708">433 </span><span id="tb_4708" class="t s3_4708">IA32_PACKAGE_THERM_STATUS </span><span id="tc_4708" class="t s3_4708">Package </span><span id="td_4708" class="t s3_4708">See Table 2-2. </span>
<span id="te_4708" class="t s3_4708">1B2H </span><span id="tf_4708" class="t s3_4708">434 </span><span id="tg_4708" class="t s3_4708">IA32_PACKAGE_THERM_INTERRUPT </span><span id="th_4708" class="t s3_4708">Package </span><span id="ti_4708" class="t s3_4708">See Table 2-2. </span>
<span id="tj_4708" class="t s3_4708">1C8H </span><span id="tk_4708" class="t s3_4708">456 </span><span id="tl_4708" class="t s3_4708">MSR_LBR_SELECT </span><span id="tm_4708" class="t s3_4708">Thread </span><span id="tn_4708" class="t s3_4708">Last Branch Record Filtering Select Register (R/W) </span>
<span id="to_4708" class="t s3_4708">See Section 18.9.2, “Filtering of Last Branch Records.” </span>
<span id="tp_4708" class="t s3_4708">0 </span><span id="tq_4708" class="t s3_4708">CPL_EQ_0 </span>
<span id="tr_4708" class="t s3_4708">1 </span><span id="ts_4708" class="t s3_4708">CPL_NEQ_0 </span>
<span id="tt_4708" class="t s3_4708">2 </span><span id="tu_4708" class="t s3_4708">JCC </span>
<span id="tv_4708" class="t s3_4708">3 </span><span id="tw_4708" class="t s3_4708">NEAR_REL_CALL </span>
<span id="tx_4708" class="t s3_4708">4 </span><span id="ty_4708" class="t s3_4708">NEAR_IND_CALL </span>
<span id="tz_4708" class="t s3_4708">5 </span><span id="t10_4708" class="t s3_4708">NEAR_RET </span>
<span id="t11_4708" class="t s3_4708">6 </span><span id="t12_4708" class="t s3_4708">NEAR_IND_JMP </span>
<span id="t13_4708" class="t s3_4708">7 </span><span id="t14_4708" class="t s3_4708">NEAR_REL_JMP </span>
<span id="t15_4708" class="t s3_4708">8 </span><span id="t16_4708" class="t s3_4708">FAR_BRANCH </span>
<span id="t17_4708" class="t s3_4708">63:9 </span><span id="t18_4708" class="t s3_4708">Reserved </span>
<span id="t19_4708" class="t s3_4708">1C9H </span><span id="t1a_4708" class="t s3_4708">457 </span><span id="t1b_4708" class="t s3_4708">MSR_LASTBRANCH_TOS </span><span id="t1c_4708" class="t s3_4708">Thread </span><span id="t1d_4708" class="t s3_4708">Last Branch Record Stack TOS (R/W) </span>
<span id="t1e_4708" class="t s3_4708">Contains an index (bits 0-3) that points to the MSR </span>
<span id="t1f_4708" class="t s3_4708">containing the most recent branch record. </span>
<span id="t1g_4708" class="t s3_4708">See MSR_LASTBRANCH_0_FROM_IP (at 680H). </span>
<span id="t1h_4708" class="t s3_4708">1D9H </span><span id="t1i_4708" class="t s3_4708">473 </span><span id="t1j_4708" class="t s3_4708">IA32_DEBUGCTL </span><span id="t1k_4708" class="t s3_4708">Thread </span><span id="t1l_4708" class="t s3_4708">Debug Control (R/W) </span>
<span id="t1m_4708" class="t s3_4708">See Table 2-2. </span>
<span id="t1n_4708" class="t s3_4708">0 </span><span id="t1o_4708" class="t s3_4708">LBR: Last Branch Record </span>
<span id="t1p_4708" class="t s3_4708">1 </span><span id="t1q_4708" class="t s3_4708">BTF </span>
<span id="t1r_4708" class="t s3_4708">5:2 </span><span id="t1s_4708" class="t s3_4708">Reserved </span>
<span id="t1t_4708" class="t s3_4708">6 </span><span id="t1u_4708" class="t s3_4708">TR: Branch Trace </span>
<span id="t1v_4708" class="t s3_4708">7 </span><span id="t1w_4708" class="t s3_4708">BTS: Log Branch Trace Message to BTS buffer </span>
<span id="t1x_4708" class="t s3_4708">8 </span><span id="t1y_4708" class="t s3_4708">BTINT </span>
<span id="t1z_4708" class="t s3_4708">9 </span><span id="t20_4708" class="t s3_4708">BTS_OFF_OS </span>
<span id="t21_4708" class="t s3_4708">10 </span><span id="t22_4708" class="t s3_4708">BTS_OFF_USER </span>
<span id="t23_4708" class="t s3_4708">11 </span><span id="t24_4708" class="t s3_4708">FREEZE_LBR_ON_PMI </span>
<span id="t25_4708" class="t s3_4708">12 </span><span id="t26_4708" class="t s3_4708">FREEZE_PERFMON_ON_PMI </span>
<span id="t27_4708" class="t s3_4708">13 </span><span id="t28_4708" class="t s3_4708">ENABLE_UNCORE_PMI </span>
<span id="t29_4708" class="t s3_4708">14 </span><span id="t2a_4708" class="t s3_4708">FREEZE_WHILE_SMM </span>
<span id="t2b_4708" class="t s3_4708">63:15 </span><span id="t2c_4708" class="t s3_4708">Reserved </span>
<span id="t2d_4708" class="t s3_4708">1DDH </span><span id="t2e_4708" class="t s3_4708">477 </span><span id="t2f_4708" class="t s3_4708">MSR_LER_FROM_LIP </span><span id="t2g_4708" class="t s3_4708">Thread </span><span id="t2h_4708" class="t s3_4708">Last Exception Record From Linear IP (R/W) </span>
<span id="t2i_4708" class="t s3_4708">Contains a pointer to the last branch instruction that </span>
<span id="t2j_4708" class="t s3_4708">the processor executed prior to the last exception that </span>
<span id="t2k_4708" class="t s3_4708">was generated or the last interrupt that was handled. </span>
<span id="t2l_4708" class="t s4_4708">Table 2-20. </span><span id="t2m_4708" class="t s4_4708">MSRs Supported by Intel® Processors Based on Sandy Bridge Microarchitecture (Contd.) </span>
<span id="t2n_4708" class="t s5_4708">Register </span>
<span id="t2o_4708" class="t s5_4708">Address </span><span id="t2p_4708" class="t s5_4708">Register Name / Bit Fields </span><span id="t2q_4708" class="t s5_4708">Scope </span><span id="t2r_4708" class="t s5_4708">Bit Description </span>
<span id="t2s_4708" class="t s5_4708">Hex </span><span id="t2t_4708" class="t s5_4708">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
