<!-- v2html Signals index  -->
<html><head>
<title>Signals index page 7</title>
<link rel="Stylesheet" title="v2html stylesheet" media="Screen" href="v2html.css">
</head>
<script language="JavaScript" type="text/javascript"><!--
var agt=navigator.userAgent.toLowerCase(); 
var is_nav  = ((agt.indexOf('mozilla')!=-1) &&
(agt.indexOf('spoofer')==-1) &&
(agt.indexOf('compatible') == -1) &&
(agt.indexOf('opera')==-1) &&
(agt.indexOf('webtv')==-1)); 
var is_major = parseInt(navigator.appVersion); 
var is_nav4up = (is_nav && (is_major >= 4)); 
var is_ie     = (agt.indexOf("msie") != -1); 
var is_ie4up  = (is_ie  && (is_major >= 4)); 
var is_nav5up = (is_nav && (is_major >= 5));
var dirSep = (window.location.pathname.indexOf('\\') != -1) ? '\\' : '/' ;
function setbuttons (wndw) {
var i;
var sl=wndw.loc[ wndw.document.forms[0].elements[0].selectedIndex ];
for (i=0;i<sl.length;i++) {
if(sl[i]) wndw.document.images[i].src='v2html-b1.gif';
else      wndw.document.images[i].src='v2html-b2.gif';
}
if ( wndw.document.forms[0].elements[0].options[ 
wndw.document.forms[0].elements[0].selectedIndex ].text != '-') {
wndw.document.images[i  ].src='v2html-b1.gif';
wndw.document.images[i+1].src='v2html-b1.gif';
}
else {
wndw.document.images[i  ].src='v2html-b2.gif';
wndw.document.images[i+1].src='v2html-b2.gif';
}
}
function search ()     { return false; }
// -->
</script>
<body>
<a name="top_of_page"></a>
<center><table class=NB cols=8 ><tr><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p6.html#bottom_of_page';"><a target="_top" href="hierarchy-s.p6.html#bottom_of_page">Prev Page</a></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy.html';"><a target="_top" href="hierarchy.html">Hierarchy</a></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-f.html';"><a target="_top" href="hierarchy-f.html">Files</a></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-m.html';"><a target="_top" href="hierarchy-m.html">Modules</a></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';" ><font color="#808080">Signals</font></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-t.html';"><a target="_top" href="hierarchy-t.html">Tasks</a></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-fn.html';"><a target="_top" href="hierarchy-fn.html">Functions</a></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='http://www.burbleland.com/v2html/help_7_30.html?';"><a target="_top" href="http://www.burbleland.com/v2html/help_7_30.html?">Help</a></td></tr></table></center>
<center><table class=NB cols=22 ><tr><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.html#index--A';"><a target="_top" href="hierarchy-s.html#index--A">A</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.html#index--B';"><a target="_top" href="hierarchy-s.html#index--B">B</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p2.html#index--C';"><a target="_top" href="hierarchy-s.p2.html#index--C">C</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p3.html#index--D';"><a target="_top" href="hierarchy-s.p3.html#index--D">D</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p4.html#index--E';"><a target="_top" href="hierarchy-s.p4.html#index--E">E</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p4.html#index--F';"><a target="_top" href="hierarchy-s.p4.html#index--F">F</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p4.html#index--G';"><a target="_top" href="hierarchy-s.p4.html#index--G">G</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p4.html#index--H';"><a target="_top" href="hierarchy-s.p4.html#index--H">H</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p4.html#index--I';"><a target="_top" href="hierarchy-s.p4.html#index--I">I</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p5.html#index--J';"><a target="_top" href="hierarchy-s.p5.html#index--J">J</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p5.html#index--K';"><a target="_top" href="hierarchy-s.p5.html#index--K">K</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p5.html#index--L';"><a target="_top" href="hierarchy-s.p5.html#index--L">L</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p5.html#index--M';"><a target="_top" href="hierarchy-s.p5.html#index--M">M</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p6.html#index--N';"><a target="_top" href="hierarchy-s.p6.html#index--N">N</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p6.html#index--O';"><a target="_top" href="hierarchy-s.p6.html#index--O">O</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p6.html#index--P';"><a target="_top" href="hierarchy-s.p6.html#index--P">P</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p7.html#index--Q';"><a target="_top" href="hierarchy-s.p7.html#index--Q">Q</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p7.html#index--R';"><a target="_top" href="hierarchy-s.p7.html#index--R">R</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p8.html#index--S';"><a target="_top" href="hierarchy-s.p8.html#index--S">S</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p9.html#index--T';"><a target="_top" href="hierarchy-s.p9.html#index--T">T</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p9.html#index--V';"><a target="_top" href="hierarchy-s.p9.html#index--V">V</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p9.html#index--W';"><a target="_top" href="hierarchy-s.p9.html#index--W">W</a></td></tr></table></center>
<center><h3>Signals index</h3></center>
<a name="index--Q"></a>
<center><table class=NB cols=1 ><tr><td align="center" width="100%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='#top_of_page';"><a target="_top" href="#top_of_page">Q</a></td></tr></table></center>
&nbsp;<b><a name="Queue___m_console"></a><a  href="console.v.html#42">Queue : m_console</a></b> : reg
<br>
&nbsp;<b><a name="Queue___m_disk"></a><a  href="disk.v.html#41">Queue : m_disk</a></b> : reg
<br>
&nbsp;<b><a name="QueueNum___m_console"></a><a  href="console.v.html#40">QueueNum : m_console</a></b> : reg
<br>
&nbsp;<b><a name="QueueNum___m_disk"></a><a  href="disk.v.html#39">QueueNum : m_disk</a></b> : reg
<br>
&nbsp;<b><a name="QueueNumMax___m_console"></a><a  href="console.v.html#29">QueueNumMax : m_console</a></b> : reg
<br>
&nbsp;<b><a name="QueueNumMax___m_disk"></a><a  href="disk.v.html#28">QueueNumMax : m_disk</a></b> : reg
<br>
&nbsp;<b><a name="QueueSel___m_console"></a><a  href="console.v.html#39">QueueSel : m_console</a></b> : reg
<br>
&nbsp;<b><a name="QueueSel___m_disk"></a><a  href="disk.v.html#38">QueueSel : m_disk</a></b> : reg
<br>
<a name="index--R"></a>
<center><table class=NB cols=1 ><tr><td align="center" width="100%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='#top_of_page';"><a target="_top" href="#top_of_page">R</a></td></tr></table></center>
&nbsp;<b><a name="ras_n___ddr2_model"></a><a  href="ddr2_model.v.html#162">ras_n : ddr2_model</a></b> : input
<br>
&nbsp;<b><a name="ras_n_in___ddr2_model"></a><a  href="ddr2_model.v.html#368">ras_n_in : ddr2_model</a></b> : reg
<br>
&nbsp;<b><a name="rbusy___sd_reader"></a><a  href="sd_reader.v.html#32">rbusy : sd_reader</a></b> : output
<br>
&nbsp;<b><a name="rca___sd_reader"></a><a  href="sd_reader.v.html#63">rca : sd_reader</a></b> : reg
<br>
&nbsp;<b><a name="rcnt___m_topsim"></a><a  href="maintn.v.html#844">rcnt : m_topsim</a></b> : reg
<br>
&nbsp;<b><a name="rd___m_regfile"></a><a  href="rvcorem.v.html#20">rd : m_regfile</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_rd___m_RVCoreM">m_RVCoreM:regs:r_rd</a>&nbsp;, <a href="hierarchy-s.p7.html#r_rd___m_RVuc">m_RVuc:regs:r_rd</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="rd___sdram"></a><a  href="sdram.v.html#67">rd : sdram</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p5.html#MemRD___MemoryController">MemoryController:u_sdram:MemRD</a>&nbsp;, <a href="hierarchy-s.html#busy___MemoryController">MemoryController:u_sdram:busy</a>&nbsp;, <a href="hierarchy-s.p7.html#read_a___MemoryController">MemoryController:u_sdram:read_a</a>&nbsp;, <a href="hierarchy-s.p7.html#read_b___MemoryController">MemoryController:u_sdram:read_b</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="rdata___m_disk"></a><a  href="disk.v.html#47">rdata : m_disk</a></b> : reg
<br>
&nbsp;<b><a name="rdone___sd_loader"></a><a  href="sd_loader.v.html#33">rdone : sd_loader</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#rdone___sd_reader">sd_reader:u_sd_reader:rdone</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="rdone___sd_reader"></a><a  href="sd_reader.v.html#33">rdone : sd_reader</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#rdone___sd_loader">sd_loader:u_sd_reader:rdone</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="rdqen_cntr___ddr2_model"></a><a  href="ddr2_model.v.html#423">rdqen_cntr : ddr2_model</a></b> : integer
<br>
&nbsp;<b><a name="rdqsen_cntr___ddr2_model"></a><a  href="ddr2_model.v.html#421">rdqsen_cntr : ddr2_model</a></b> : integer
<br>
&nbsp;<b><a name="rdqs_cntr___ddr2_model"></a><a  href="ddr2_model.v.html#422">rdqs_cntr : ddr2_model</a></b> : integer
<br>
&nbsp;<b><a name="rdqs_en___ddr2_model"></a><a  href="ddr2_model.v.html#213">rdqs_en : ddr2_model</a></b> : reg
<br>
&nbsp;<b><a name="rdqs_n___ddr2_model"></a><a  href="ddr2_model.v.html#171">rdqs_n : ddr2_model</a></b> : output
<br>
&nbsp;<b><a name="rdq_cntr___ddr2_model"></a><a  href="ddr2_model.v.html#424">rdq_cntr : ddr2_model</a></b> : integer
<br>
&nbsp;<b><a name="rd_pipeline___ddr2_model"></a><a  href="ddr2_model.v.html#289">rd_pipeline : ddr2_model</a></b> : reg
<br>
&nbsp;<b><a name="READY___UartTx"></a><a  href="loader.v.html#70">READY : UartTx</a></b> : output reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_tx_ready___m_topsim">m_topsim:UartTx0:w_tx_ready</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="read_a___MemoryController"></a><a  href="memory_controller.v.html#14">read_a : MemoryController</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#rd___sdram">sdram:u_sdram:rd</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="read_b___MemoryController"></a><a  href="memory_controller.v.html#15">read_b : MemoryController</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#rd___sdram">sdram:u_sdram:rd</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="read_latency___ddr2_model"></a><a  href="ddr2_model.v.html#215">read_latency : ddr2_model</a></b> : integer
<br>
&nbsp;<b><a name="read_precharge_bank___ddr2_model"></a><a  href="ddr2_model.v.html#248">read_precharge_bank : ddr2_model</a></b> : reg
<br>
&nbsp;<b><a name="read_request___DRAM_conRV"></a><a  href="memorytn.v.html#133">read_request : DRAM_conRV</a></b> : reg
<br>
&nbsp;<b><a name="refresh___MemoryController"></a><a  href="memory_controller.v.html#17">refresh : MemoryController</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#refresh___sdram">sdram:u_sdram:refresh</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="refresh___sdram"></a><a  href="sdram.v.html#69">refresh : sdram</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p5.html#MemRefresh___MemoryController">MemoryController:u_sdram:MemRefresh</a>&nbsp;, <a href="hierarchy-s.html#busy___MemoryController">MemoryController:u_sdram:busy</a>&nbsp;, <a href="hierarchy-s.p7.html#refresh___MemoryController">MemoryController:u_sdram:refresh</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ref_cntr___ddr2_model"></a><a  href="ddr2_model.v.html#260">ref_cntr : ddr2_model</a></b> : integer
<br>
&nbsp;<b><a name="ren_afifo1___DRAM_con_witout_cache"></a><a  href="dram.v.html#104">ren_afifo1 : DRAM_con_witout_cache</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%">AsyncFIFO:afifo1:i_ren&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="ren_afifo2___DRAM_con_witout_cache"></a><a  href="dram.v.html#114">ren_afifo2 : DRAM_con_witout_cache</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%">AsyncFIFO:afifo2:i_ren&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="request___sdcmd_ctrl"></a><a  href="sdcmd_ctrl.v.html#59">request : sdcmd_ctrl</a></b> : wire
<br>
&nbsp;<b><a name="req_arg___sdcmd_ctrl"></a><a  href="sdcmd_ctrl.v.html#57">req_arg : sdcmd_ctrl</a></b> : reg
<br>
&nbsp;<b><a name="req_cmd___sdcmd_ctrl"></a><a  href="sdcmd_ctrl.v.html#56">req_cmd : sdcmd_ctrl</a></b> : reg
<br>
&nbsp;<b><a name="req_crc___sdcmd_ctrl"></a><a  href="sdcmd_ctrl.v.html#58">req_crc : sdcmd_ctrl</a></b> : reg
<br>
&nbsp;<b><a name="reserved___m_RVCoreM"></a><a  href="rvcorem.v.html#111">reserved : m_RVCoreM</a></b> : output reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_reserved___m_cpummu">m_cpummu:p:w_reserved</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="reset___Gowin_rPLL_nes"></a><a  href="gowin_rpll.v.html#12">reset : Gowin_rPLL_nes</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%">rPLL:rpll_inst:RESET&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="resetn___MemoryController"></a><a  href="memory_controller.v.html#13">resetn : MemoryController</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#resetn___sdram">sdram:u_sdram:resetn</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="resetn___sdram"></a><a  href="sdram.v.html#66">resetn : sdram</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#resetn___MemoryController">MemoryController:u_sdram:resetn</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="resetn___sd_loader"></a><a  href="sd_loader.v.html#11">resetn : sd_loader</a></b> : input (used in @negedge)
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#rstn___sd_reader">sd_reader:u_sd_reader:rstn</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="reset_n___clkdivider"></a><a  href="clkdivider.v.html#6">reset_n : clkdivider</a></b> : input
<br>
&nbsp;<b><a name="reset_n___max7219"></a><a  href="max7219.v.html#8">reset_n : max7219</a></b> : input
<br>
&nbsp;<b><a name="resparg___sdcmd_ctrl"></a><a  href="sdcmd_ctrl.v.html#31">resparg : sdcmd_ctrl</a></b> : output
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#resparg___sd_reader">sd_reader:u_sdcmd_ctrl:resparg</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="resparg___sd_reader"></a><a  href="sd_reader.v.html#59">resparg : sd_reader</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#resparg___sdcmd_ctrl">sdcmd_ctrl:u_sdcmd_ctrl:resparg</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="resp_arg___sdcmd_ctrl"></a><a  href="sdcmd_ctrl.v.html#64">resp_arg : sdcmd_ctrl</a></b> : reg
<br>
&nbsp;<b><a name="resp_cmd___sdcmd_ctrl"></a><a  href="sdcmd_ctrl.v.html#63">resp_cmd : sdcmd_ctrl</a></b> : reg
<br>
&nbsp;<b><a name="resp_st___sdcmd_ctrl"></a><a  href="sdcmd_ctrl.v.html#62">resp_st : sdcmd_ctrl</a></b> : reg
<br>
&nbsp;<b><a name="ridx___sd_reader"></a><a  href="sd_reader.v.html#92">ridx : sd_reader</a></b> : reg
<br>
&nbsp;<b><a name="rim___m_RVCoreM"></a><a  href="rvcorem.v.html#683">rim : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="row_pipeline___ddr2_model"></a><a  href="ddr2_model.v.html#292">row_pipeline : ddr2_model</a></b> : reg
<br>
&nbsp;<b><a name="rsector___sd_loader"></a><a  href="sd_loader.v.html#35">rsector : sd_loader</a></b> : reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#rsector___sd_reader">sd_reader:u_sd_reader:rsector</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="rsector___sd_reader"></a><a  href="sd_reader.v.html#31">rsector : sd_reader</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#rsector___sd_loader">sd_loader:u_sd_reader:rsector</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="rsectoraddr___sd_reader"></a><a  href="sd_reader.v.html#56">rsectoraddr : sd_reader</a></b> : reg
<br>
&nbsp;<b><a name="rst___DRAMController"></a><a  href="dram.v.html#439">rst : DRAMController</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%">mig_7series_0:mig:ui_clk_sync_rst&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="RST___m_main"></a><a  href="main.v.html#266">RST : m_main</a></b> : wire
<br>
&nbsp;<b><a name="rstart___sd_loader"></a><a  href="sd_loader.v.html#34">rstart : sd_loader</a></b> : reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#rstart___sd_reader">sd_reader:u_sd_reader:rstart</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="rstart___sd_reader"></a><a  href="sd_reader.v.html#30">rstart : sd_reader</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#rstart___sd_loader">sd_loader:u_sd_reader:rstart</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="rstn___sdcmd_ctrl"></a><a  href="sdcmd_ctrl.v.html#14">rstn : sdcmd_ctrl</a></b> : input (used in @negedge)
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#rstn___sd_reader">sd_reader:u_sdcmd_ctrl:rstn</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="rstn___sd_reader"></a><a  href="sd_reader.v.html#19">rstn : sd_reader</a></b> : input (used in @negedge)
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#rstn___sdcmd_ctrl">sdcmd_ctrl:u_sdcmd_ctrl:rstn</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#resetn___sd_loader">sd_loader:u_sd_reader:resetn</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="rst_cnt___sdram"></a><a  href="sdram.v.html#244">rst_cnt : sdram</a></b> : reg
<br>
&nbsp;<b><a name="rst_done___sdram"></a><a  href="sdram.v.html#245">rst_done : sdram</a></b> : reg
<br>
&nbsp;<b><a name="rst_done_p1___sdram"></a><a  href="sdram.v.html#245">rst_done_p1 : sdram</a></b> : reg
<br>
&nbsp;<b><a name="RST_X___busarbiter"></a><a  href="busarbiter.v.html#8">RST_X : busarbiter</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#RST_X___m_topsim">m_topsim:ba:RST_X</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="RST_X___busarbiterser"></a><a  href="busarbiter-serial.v.html#8">RST_X : busarbiterser</a></b> : input
<br>
&nbsp;<b><a name="rst_x___DRAM_conRV"></a><a  href="memorytn.v.html#46">rst_x : DRAM_conRV</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#RST_X___m_topsim">m_topsim:dram_con:RST_X</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="rst_x___DRAM_con_witout_cache"></a><a  href="dram.v.html#86">rst_x : DRAM_con_witout_cache</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%">AsyncFIFO:afifo1:i_wrst_x&nbsp;, AsyncFIFO:afifo2:i_rrst_x&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="RST_X___m_alu_im"></a><a  href="rvcorem.v.p2.html#1099">RST_X : m_alu_im</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#RST_X___m_div_unit">m_div_unit:divunit:RST_X</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#RST_X___m_RVCoreM">m_RVCoreM:ALU_IM:RST_X</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="RST_X___m_console"></a><a  href="console.v.html#12">RST_X : m_console</a></b> : input
<br>
&nbsp;<b><a name="RST_X___m_cpummu"></a><a  href="cpummu.v.html#7">RST_X : m_cpummu</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#RST_X___m_mmu">m_mmu:mmu:RST_X</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#RST_X___m_topsim">m_topsim:core0:RST_X</a>&nbsp;, <a href="hierarchy-s.p7.html#RST_X___m_topsim">m_topsim:core1:RST_X</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="RST_X___m_debug_key"></a><a  href="debug.v.html#114">RST_X : m_debug_key</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#RST_X___m_UartTx2">m_UartTx2:UartTx0:RST_X</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="RST_X___m_disk"></a><a  href="disk.v.html#12">RST_X : m_disk</a></b> : input
<br>
&nbsp;<b><a name="RST_X___m_div_unit"></a><a  href="rvcorem.v.p2.html#1021">RST_X : m_div_unit</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#RST_X___m_div_unit_core">m_div_unit_core:divcore:RST_X</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#RST_X___m_alu_im">m_alu_im:divunit:RST_X</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="RST_X___m_div_unit_core"></a><a  href="rvcorem.v.p2.html#1063">RST_X : m_div_unit_core</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#RST_X___m_div_unit">m_div_unit:divcore:RST_X</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="RST_X___m_dram_cache"></a><a  href="memory.v.html#765">RST_X : m_dram_cache</a></b> : input
<br>
&nbsp;<b><a name="RST_X___m_main"></a><a  href="main.v.html#74">RST_X : m_main</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#RST_X___m_mmu">m_mmu:c:RST_X</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="RST_X___m_mmu"></a><a  href="mmu.v.html#14">RST_X : m_mmu</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#RST_X___m_cpummu">m_cpummu:mmu:RST_X</a>&nbsp;, <a href="hierarchy-s.p7.html#RST_X___m_main">m_main:c:RST_X</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="RST_X___m_RVCoreM"></a><a  href="rvcorem.v.html#54">RST_X : m_RVCoreM</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#RST_X___m_alu_im">m_alu_im:ALU_IM:RST_X</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p2.html#CORE_RST_X___m_cpummu">m_cpummu:p:CORE_RST_X</a>&nbsp;, <a href="hierarchy-s.p2.html#CORE_RST_X___m_main">m_main:p:CORE_RST_X</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="RST_X___m_RVuc"></a><a  href="microc.v.html#22">RST_X : m_RVuc</a></b> : input
<br>
&nbsp;<b><a name="RST_X___m_tlb"></a><a  href="mmu.v.html#385">RST_X : m_tlb</a></b> : input
<br>
&nbsp;<b><a name="RST_X___m_topsim"></a><a  href="maintn.v.html#66">RST_X : m_topsim</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#RST_X___m_cpummu">m_cpummu:core0:RST_X</a>&nbsp;, <a href="hierarchy-s.p7.html#RST_X___m_cpummu">m_cpummu:core1:RST_X</a>&nbsp;, <a href="hierarchy-s.p7.html#RST_X___busarbiter">busarbiter:ba:RST_X</a>&nbsp;, <a href="hierarchy-s.p7.html#RST_X___UartTx">UartTx:UartTx0:RST_X</a>&nbsp;, <a href="hierarchy-s.p7.html#RST_X___PLOADER">PLOADER:ploader:RST_X</a>&nbsp;, <a href="hierarchy-s.p7.html#rst_x___DRAM_conRV">DRAM_conRV:dram_con:rst_x</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="RST_X___m_UartTx2"></a><a  href="debug.v.html#23">RST_X : m_UartTx2</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#RST_X___m_debug_key">m_debug_key:UartTx0:RST_X</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="RST_X___PLOADER"></a><a  href="loader.v.html#23">RST_X : PLOADER</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#RST_X___serialc">serialc:serc:RST_X</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#RST_X___m_topsim">m_topsim:ploader:RST_X</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="RST_X___serialc"></a><a  href="loader.v.html#118">RST_X : serialc</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#RST_X___PLOADER">PLOADER:serc:RST_X</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="RST_X___UartTx"></a><a  href="loader.v.html#68">RST_X : UartTx</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#RST_X___m_topsim">m_topsim:UartTx0:RST_X</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="RST_X2___m_main"></a><a  href="main.v.html#258">RST_X2 : m_main</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p6.html#o_rst_x___m_mmu">m_mmu:c:o_rst_x</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="rst_x_async___DRAM_con_witout_cache"></a><a  href="dram.v.html#131">rst_x_async : DRAM_con_witout_cache</a></b> : wire (used in @negedge)
<br>
&nbsp;<b><a name="RST_X_IN___m_main"></a><a  href="main.v.html#86">RST_X_IN : m_main</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%">clk_wiz_0:m_clkgen0:resetn&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="rst_x_sync1___DRAM_con_witout_cache"></a><a  href="dram.v.html#132">rst_x_sync1 : DRAM_con_witout_cache</a></b> : reg
<br>
&nbsp;<b><a name="rst_x_sync2___DRAM_con_witout_cache"></a><a  href="dram.v.html#133">rst_x_sync2 : DRAM_con_witout_cache</a></b> : reg
<br>
&nbsp;<b><a name="RXD___PLOADER"></a><a  href="loader.v.html#23">RXD : PLOADER</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#RXD___serialc">serialc:serc:RXD</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_rxd___m_topsim">m_topsim:ploader:w_rxd</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="RXD___serialc"></a><a  href="loader.v.html#118">RXD : serialc</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#RXD___PLOADER">PLOADER:serc:RXD</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_addr___DRAM_conRV"></a><a  href="memorytn.v.html#69">r_addr : DRAM_conRV</a></b> : reg
<br>
&nbsp;<b><a name="r_addr___m_bram2"></a><a  href="memory.v.html#627">r_addr : m_bram2</a></b> : reg
<br>
&nbsp;<b><a name="r_addr2___m_bram2"></a><a  href="memory.v.html#627">r_addr2 : m_bram2</a></b> : reg
<br>
&nbsp;<b><a name="r_addr2___m_RVuc"></a><a  href="microc.v.html#161">r_addr2 : m_RVuc</a></b> : reg
<br>
&nbsp;<b><a name="r_alu_f7___m_RVCoreM"></a><a  href="rvcorem.v.html#160">r_alu_f7 : m_RVCoreM</a></b> : reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_funct7___m_alu_im">m_alu_im:ALU_IM:w_funct7</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_alu_in2___m_RVCoreM"></a><a  href="rvcorem.v.html#159">r_alu_in2 : m_RVCoreM</a></b> : reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_in2___m_alu_im">m_alu_im:ALU_IM:w_in2</a>&nbsp;, <a href="hierarchy-s.p9.html#w_in2___m_alu_b">m_alu_b:ALU_B:w_in2</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_an___m_7segcon"></a><a  href="main.v.html#491">r_an : m_7segcon</a></b> : output reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_an___m_main">m_main:m_7segcon:w_an</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_an___m_main"></a><a  href="main.v.html#23">r_an : m_main</a></b> : output reg
<br>
&nbsp;<b><a name="r_atom_wdata___m_RVCoreM"></a><a  href="rvcorem.v.html#169">r_atom_wdata : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_ba_data_le0___busarbiter"></a><a  href="busarbiter.v.html#352">r_ba_data_le0 : busarbiter</a></b> : reg
<br>
&nbsp;<b><a name="r_ba_data_le0_aux___busarbiter"></a><a  href="busarbiter.v.html#352">r_ba_data_le0_aux : busarbiter</a></b> : reg
<br>
&nbsp;<b><a name="r_ba_data_le1___busarbiter"></a><a  href="busarbiter.v.html#352">r_ba_data_le1 : busarbiter</a></b> : reg
<br>
&nbsp;<b><a name="r_ba_data_le1_aux___busarbiter"></a><a  href="busarbiter.v.html#352">r_ba_data_le1_aux : busarbiter</a></b> : reg
<br>
&nbsp;<b><a name="r_ba_data_we0___busarbiter"></a><a  href="busarbiter.v.html#351">r_ba_data_we0 : busarbiter</a></b> : reg
<br>
&nbsp;<b><a name="r_ba_data_we0_aux___busarbiter"></a><a  href="busarbiter.v.html#351">r_ba_data_we0_aux : busarbiter</a></b> : reg
<br>
&nbsp;<b><a name="r_ba_data_we1___busarbiter"></a><a  href="busarbiter.v.html#351">r_ba_data_we1 : busarbiter</a></b> : reg
<br>
&nbsp;<b><a name="r_ba_data_we1_aux___busarbiter"></a><a  href="busarbiter.v.html#351">r_ba_data_we1_aux : busarbiter</a></b> : reg
<br>
&nbsp;<b><a name="r_ba_dram_le0___busarbiter"></a><a  href="busarbiter.v.html#346">r_ba_dram_le0 : busarbiter</a></b> : reg
<br>
&nbsp;<b><a name="r_ba_dram_le0_aux___busarbiter"></a><a  href="busarbiter.v.html#346">r_ba_dram_le0_aux : busarbiter</a></b> : reg
<br>
&nbsp;<b><a name="r_ba_dram_le1___busarbiter"></a><a  href="busarbiter.v.html#346">r_ba_dram_le1 : busarbiter</a></b> : reg
<br>
&nbsp;<b><a name="r_ba_dram_le1_aux___busarbiter"></a><a  href="busarbiter.v.html#346">r_ba_dram_le1_aux : busarbiter</a></b> : reg
<br>
&nbsp;<b><a name="r_ba_dram_we_t0___busarbiter"></a><a  href="busarbiter.v.html#345">r_ba_dram_we_t0 : busarbiter</a></b> : reg
<br>
&nbsp;<b><a name="r_ba_dram_we_t0_aux___busarbiter"></a><a  href="busarbiter.v.html#345">r_ba_dram_we_t0_aux : busarbiter</a></b> : reg
<br>
&nbsp;<b><a name="r_ba_dram_we_t1___busarbiter"></a><a  href="busarbiter.v.html#345">r_ba_dram_we_t1 : busarbiter</a></b> : reg
<br>
&nbsp;<b><a name="r_ba_dram_we_t1_aux___busarbiter"></a><a  href="busarbiter.v.html#345">r_ba_dram_we_t1_aux : busarbiter</a></b> : reg
<br>
&nbsp;<b><a name="r_bblsd_done___m_topsim"></a><a  href="maintn.v.html#560">r_bblsd_done : m_topsim</a></b> : reg
<br>
&nbsp;<b><a name="r_bbl_done___m_topsim"></a><a  href="maintn.v.html#559">r_bbl_done : m_topsim</a></b> : reg
<br>
&nbsp;<b><a name="r_blite_cnt___m_main"></a><a  href="main.v.html#434">r_blite_cnt : m_main</a></b> : reg
<br>
&nbsp;<b><a name="r_bus_data_data0___busarbiter"></a><a  href="busarbiter.v.html#354">r_bus_data_data0 : busarbiter</a></b> : reg
<br>
&nbsp;<b><a name="r_bus_data_data1___busarbiter"></a><a  href="busarbiter.v.html#354">r_bus_data_data1 : busarbiter</a></b> : reg
<br>
&nbsp;<b><a name="r_bus_data_wdata0___busarbiter"></a><a  href="busarbiter.v.html#353">r_bus_data_wdata0 : busarbiter</a></b> : reg
<br>
&nbsp;<b><a name="r_bus_data_wdata1___busarbiter"></a><a  href="busarbiter.v.html#353">r_bus_data_wdata1 : busarbiter</a></b> : reg
<br>
&nbsp;<b><a name="r_bus_dram_addr0___busarbiter"></a><a  href="busarbiter.v.html#343">r_bus_dram_addr0 : busarbiter</a></b> : reg
<br>
&nbsp;<b><a name="r_bus_dram_addr1___busarbiter"></a><a  href="busarbiter.v.html#343">r_bus_dram_addr1 : busarbiter</a></b> : reg
<br>
&nbsp;<b><a name="r_bus_dram_ctrl0___busarbiter"></a><a  href="busarbiter.v.html#347">r_bus_dram_ctrl0 : busarbiter</a></b> : reg
<br>
&nbsp;<b><a name="r_bus_dram_ctrl1___busarbiter"></a><a  href="busarbiter.v.html#347">r_bus_dram_ctrl1 : busarbiter</a></b> : reg
<br>
&nbsp;<b><a name="r_bus_dram_odata0___busarbiter"></a><a  href="busarbiter.v.html#348">r_bus_dram_odata0 : busarbiter</a></b> : reg
<br>
&nbsp;<b><a name="r_bus_dram_odata1___busarbiter"></a><a  href="busarbiter.v.html#348">r_bus_dram_odata1 : busarbiter</a></b> : reg
<br>
&nbsp;<b><a name="r_bus_dram_wdata0___busarbiter"></a><a  href="busarbiter.v.html#344">r_bus_dram_wdata0 : busarbiter</a></b> : reg
<br>
&nbsp;<b><a name="r_bus_dram_wdata1___busarbiter"></a><a  href="busarbiter.v.html#344">r_bus_dram_wdata1 : busarbiter</a></b> : reg
<br>
&nbsp;<b><a name="r_bus_mem_paddr0___busarbiter"></a><a  href="busarbiter.v.html#350">r_bus_mem_paddr0 : busarbiter</a></b> : reg
<br>
&nbsp;<b><a name="r_bus_mem_paddr1___busarbiter"></a><a  href="busarbiter.v.html#350">r_bus_mem_paddr1 : busarbiter</a></b> : reg
<br>
&nbsp;<b><a name="r_char_value___m_topsim"></a><a  href="maintn.v.html#120">r_char_value : m_topsim</a></b> : reg
<br>
&nbsp;<b><a name="r_checksum___m_topsim"></a><a  href="maintn.v.html#550">r_checksum : m_topsim</a></b> : reg
<br>
&nbsp;<b><a name="r_cinsn___m_RVCoreM"></a><a  href="rvcorem.v.html#130">r_cinsn : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_clint_odata___m_topsim"></a><a  href="maintn.v.html#117">r_clint_odata : m_topsim</a></b> : reg
<br>
&nbsp;<b><a name="r_cmd___m_UartTx2"></a><a  href="debug.v.html#28">r_cmd : m_UartTx2</a></b> : reg
<br>
&nbsp;<b><a name="r_cnt___m_7segcon"></a><a  href="main.v.html#494">r_cnt : m_7segcon</a></b> : reg
<br>
&nbsp;<b><a name="r_cnt___m_bu_mem"></a><a  href="memsim.v.html#504">r_cnt : m_bu_mem</a></b> : reg
<br>
&nbsp;<b><a name="r_cnt___m_main"></a><a  href="main.v.html#214">r_cnt : m_main</a></b> : reg
<br>
&nbsp;<b><a name="r_cnt___m_sbu_mem"></a><a  href="memsim.v.html#620">r_cnt : m_sbu_mem</a></b> : reg
<br>
&nbsp;<b><a name="r_cnt___m_UartTx2"></a><a  href="debug.v.html#30">r_cnt : m_UartTx2</a></b> : reg
<br>
&nbsp;<b><a name="r_cnt_B___m_main"></a><a  href="main.v.html#432">r_cnt_B : m_main</a></b> : reg
<br>
&nbsp;<b><a name="r_cnt_G___m_main"></a><a  href="main.v.html#432">r_cnt_G : m_main</a></b> : reg
<br>
&nbsp;<b><a name="r_cnt_R___m_main"></a><a  href="main.v.html#432">r_cnt_R : m_main</a></b> : reg
<br>
&nbsp;<b><a name="r_com___m_RVCoreM"></a><a  href="rvcorem.v.html#976">r_com : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_consf_cnts___m_topsim"></a><a  href="maintn.v.html#119">r_consf_cnts : m_topsim</a></b> : reg
<br>
&nbsp;<b><a name="r_consf_en___m_topsim"></a><a  href="maintn.v.html#427">r_consf_en : m_topsim</a></b> : reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_consf_en___read_file">read_file:rf:r_consf_en</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_consf_en___read_file"></a><a  href="read_file.v.html#46">r_consf_en : read_file</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_consf_en___m_topsim">m_topsim:rf:r_consf_en</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_consf_head___m_topsim"></a><a  href="maintn.v.html#424">r_consf_head : m_topsim</a></b> : reg
<br>
&nbsp;<b><a name="r_consf_tail___m_topsim"></a><a  href="maintn.v.html#425">r_consf_tail : m_topsim</a></b> : reg
<br>
&nbsp;<b><a name="r_core_cnt___m_main"></a><a  href="main.v.html#221">r_core_cnt : m_main</a></b> : reg
<br>
&nbsp;<b><a name="r_count___m_div_unit_core"></a><a  href="rvcorem.v.p2.html#1070">r_count : m_div_unit_core</a></b> : reg
<br>
&nbsp;<b><a name="r_cpc___m_RVCoreM"></a><a  href="rvcorem.v.html#127">r_cpc : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_ctrl___DRAM_conRV"></a><a  href="memorytn.v.html#66">r_ctrl : DRAM_conRV</a></b> : reg
<br>
&nbsp;<b><a name="r_ctrl___m_bu_mem"></a><a  href="memsim.v.html#503">r_ctrl : m_bu_mem</a></b> : reg
<br>
&nbsp;<b><a name="r_ctrl___m_RVuc"></a><a  href="microc.v.html#160">r_ctrl : m_RVuc</a></b> : reg
<br>
&nbsp;<b><a name="r_ctrl_cnt___m_main"></a><a  href="main.v.html#433">r_ctrl_cnt : m_main</a></b> : reg
<br>
&nbsp;<b><a name="r_dataout___m_UartTx2"></a><a  href="debug.v.html#31">r_dataout : m_UartTx2</a></b> : reg
<br>
&nbsp;<b><a name="r_data_busy___m_topsim"></a><a  href="maintn.v.html#165">r_data_busy : m_topsim</a></b> : wire
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_data_busy___busarbiter">busarbiter:ba:w_data_busy</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_data_ctrl___m_RVCoreM"></a><a  href="rvcorem.v.html#397">r_data_ctrl : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_data_data___m_topsim"></a><a  href="maintn.v.html#227">r_data_data : m_topsim</a></b> : reg
<br>
&nbsp;<b><a name="r_data_en___m_RVCoreM"></a><a  href="rvcorem.v.html#987">r_data_en : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_data_le___m_topsim"></a><a  href="maintn.v.html#199">r_data_le : m_topsim</a></b> : reg
<br>
&nbsp;<b><a name="r_data_was_busy___m_mmu"></a><a  href="mmu.v.html#149">r_data_was_busy : m_mmu</a></b> : reg
<br>
&nbsp;<b><a name="r_data_wdata___m_RVCoreM"></a><a  href="rvcorem.v.html#433">r_data_wdata : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_data_we___m_RVCoreM"></a><a  href="rvcorem.v.html#986">r_data_we : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_data_we___m_topsim"></a><a  href="maintn.v.html#200">r_data_we : m_topsim</a></b> : reg
<br>
&nbsp;<b><a name="r_dev___m_topsim"></a><a  href="maintn.v.html#202">r_dev : m_topsim</a></b> : reg
<br>
&nbsp;<b><a name="r_digit___m_7segcon"></a><a  href="main.v.html#496">r_digit : m_7segcon</a></b> : reg
<br>
&nbsp;<b><a name="r_disk_done___m_topsim"></a><a  href="maintn.v.html#561">r_disk_done : m_topsim</a></b> : reg
<br>
&nbsp;<b><a name="r_divisor___m_div_unit_core"></a><a  href="rvcorem.v.p2.html#1069">r_divisor : m_div_unit_core</a></b> : reg
<br>
&nbsp;<b><a name="r_div_first___m_alu_im"></a><a  href="rvcorem.v.p2.html#1110">r_div_first : m_alu_im</a></b> : reg
<br>
&nbsp;<b><a name="r_dram_data___m_RVuc"></a><a  href="microc.v.html#43">r_dram_data : m_RVuc</a></b> : reg
<br>
&nbsp;<b><a name="r_dram_odata1___DRAM_conRV"></a><a  href="memorytn.v.html#67">r_dram_odata1 : DRAM_conRV</a></b> : reg
<br>
&nbsp;<b><a name="r_dram_odata2___DRAM_conRV"></a><a  href="memorytn.v.html#68">r_dram_odata2 : DRAM_conRV</a></b> : reg
<br>
&nbsp;<b><a name="r_dram_took_cmd___m_mmu"></a><a  href="mmu.v.html#149">r_dram_took_cmd : m_mmu</a></b> : reg
<br>
&nbsp;<b><a name="r_dram_was_busy___m_mmu"></a><a  href="mmu.v.html#149">r_dram_was_busy : m_mmu</a></b> : reg
<br>
&nbsp;<b><a name="r_finish___m_topsim"></a><a  href="maintn.v.html#383">r_finish : m_topsim</a></b> : reg
<br>
&nbsp;<b><a name="r_funct12___m_RVCoreM"></a><a  href="rvcorem.v.html#142">r_funct12 : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_funct3___m_RVCoreM"></a><a  href="rvcorem.v.html#139">r_funct3 : m_RVCoreM</a></b> : reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_funct3___m_alu_im">m_alu_im:ALU_IM:w_funct3</a>&nbsp;, <a href="hierarchy-s.p9.html#w_funct3___m_alu_b">m_alu_b:ALU_B:w_funct3</a>&nbsp;, <a href="hierarchy-s.p9.html#w_funct3___m_alu_c">m_alu_c:ALU_C:w_funct3</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_funct3___m_RVuc"></a><a  href="microc.v.html#35">r_funct3 : m_RVuc</a></b> : reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_funct3___m_alu_i">m_alu_i:ALU_I:w_funct3</a>&nbsp;, <a href="hierarchy-s.p9.html#w_funct3___m_alu_b">m_alu_b:ALU_B:w_funct3</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_funct5___m_RVCoreM"></a><a  href="rvcorem.v.html#140">r_funct5 : m_RVCoreM</a></b> : reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_funct5___m_alu_a">m_alu_a:ALU_A:w_funct5</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_funct7___m_RVCoreM"></a><a  href="rvcorem.v.html#141">r_funct7 : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_funct7___m_RVuc"></a><a  href="microc.v.html#36">r_funct7 : m_RVuc</a></b> : reg
<br>
&nbsp;<b><a name="r_halt___m_RVCoreM"></a><a  href="rvcorem.v.html#65">r_halt : m_RVCoreM</a></b> : output reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_halt___m_cpummu">m_cpummu:p:w_halt</a>&nbsp;, <a href="hierarchy-s.p9.html#w_halt___m_main">m_main:p:w_halt</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_idx___m_dram_cache"></a><a  href="memory.v.html#773">r_idx : m_dram_cache</a></b> : reg
<br>
&nbsp;<b><a name="r_if_done___m_RVCoreM"></a><a  href="rvcorem.v.html#173">r_if_done : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_if_irl___m_RVCoreM"></a><a  href="rvcorem.v.html#174">r_if_irl : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_if_state___m_RVCoreM"></a><a  href="rvcorem.v.html#177">r_if_state : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_imm___m_imm_gen"></a><a  href="rvcorem.v.p2.html#1295">r_imm : m_imm_gen</a></b> : output reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_imm___m_RVCoreM">m_RVCoreM:imm_gen0:w_imm</a>&nbsp;, <a href="hierarchy-s.p9.html#w_imm___m_RVuc">m_RVuc:imm_gen0:w_imm</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_imm___m_RVCoreM"></a><a  href="rvcorem.v.html#143">r_imm : m_RVCoreM</a></b> : reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_imm___m_alu_c">m_alu_c:ALU_C:w_imm</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_imm___m_RVuc"></a><a  href="microc.v.html#38">r_imm : m_RVuc</a></b> : reg
<br>
&nbsp;<b><a name="r_in___m_7segcon"></a><a  href="main.v.html#495">r_in : m_7segcon</a></b> : reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_in___m_7segled">m_7segled:m_7segled:w_in</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_init___m_7segcon"></a><a  href="main.v.html#515">r_init : m_7segcon</a></b> : reg
<br>
&nbsp;<b><a name="r_initaddr___m_topsim"></a><a  href="maintn.v.html#548">r_initaddr : m_topsim</a></b> : reg
<br>
&nbsp;<b><a name="r_initaddr2___m_topsim"></a><a  href="maintn.v.html#565">r_initaddr2 : m_topsim</a></b> : reg
<br>
&nbsp;<b><a name="r_initaddr3___m_topsim"></a><a  href="maintn.v.html#549">r_initaddr3 : m_topsim</a></b> : reg
<br>
&nbsp;<b><a name="r_init_stage___m_RVCoreM"></a><a  href="rvcorem.v.html#187">r_init_stage : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_init_state___m_topsim"></a><a  href="maintn.v.html#544">r_init_state : m_topsim</a></b> : reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p8.html#sys_state___DRAM_conRV">DRAM_conRV:dram_con:sys_state</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_insn_addr___m_RVCoreM"></a><a  href="rvcorem.v.html#210">r_insn_addr : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_ipi___m_topsim"></a><a  href="maintn.v.html#258">r_ipi : m_topsim</a></b> : reg
<br>
&nbsp;<b><a name="r_ipi_max_displays___m_RVCoreM"></a><a  href="rvcorem.v.html#681">r_ipi_max_displays : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_ipi_taken___m_RVCoreM"></a><a  href="rvcorem.v.html#682">r_ipi_taken : m_RVCoreM</a></b> : output reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_ipi_taken___m_cpummu">m_cpummu:p:w_ipi_taken</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_ir___m_RVCoreM"></a><a  href="rvcorem.v.html#131">r_ir : m_RVCoreM</a></b> : output reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_inst___m_imm_gen">m_imm_gen:imm_gen0:w_inst</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_ir___m_cpummu">m_cpummu:p:w_ir</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_ir___m_RVuc"></a><a  href="microc.v.html#33">r_ir : m_RVuc</a></b> : reg
<br>
&nbsp;<b><a name="r_ir16___m_RVCoreM"></a><a  href="rvcorem.v.html#132">r_ir16 : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_ir16_v___m_RVCoreM"></a><a  href="rvcorem.v.html#133">r_ir16_v : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_ir_org___m_RVCoreM"></a><a  href="rvcorem.v.html#128">r_ir_org : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_iw___m_decomp"></a><a  href="rvcorem.v.p2.html#1365">r_iw : m_decomp</a></b> : output reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_ir_t___m_RVCoreM">m_RVCoreM:decomp0:w_ir_t</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_jmp_pc___m_RVCoreM"></a><a  href="rvcorem.v.html#163">r_jmp_pc : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_jmp_pc___m_RVuc"></a><a  href="microc.v.html#114">r_jmp_pc : m_RVuc</a></b> : reg
<br>
&nbsp;<b><a name="r_key_data___m_topsim"></a><a  href="maintn.v.html#458">r_key_data : m_topsim</a></b> : reg
<br>
&nbsp;<b><a name="r_key_we___m_topsim"></a><a  href="maintn.v.html#457">r_key_we : m_topsim</a></b> : reg
<br>
&nbsp;<b><a name="r_late_refresh___DRAM_conRV"></a><a  href="memorytn.v.html#42">r_late_refresh : DRAM_conRV</a></b> : output reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_late_refresh___m_topsim">m_topsim:dram_con:w_late_refresh</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_lcnt___m_7segcon"></a><a  href="main.v.html#541">r_lcnt : m_7segcon</a></b> : reg
<br>
&nbsp;<b><a name="r_led___m_7segled"></a><a  href="main.v.html#461">r_led : m_7segled</a></b> : output reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_segments___m_7segcon">m_7segcon:m_7segled:w_segments</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_led1_B___m_main"></a><a  href="main.v.html#430">r_led1_B : m_main</a></b> : reg
<br>
&nbsp;<b><a name="r_led1_G___m_main"></a><a  href="main.v.html#430">r_led1_G : m_main</a></b> : reg
<br>
&nbsp;<b><a name="r_led1_R___m_main"></a><a  href="main.v.html#430">r_led1_R : m_main</a></b> : reg
<br>
&nbsp;<b><a name="r_load___m_7segcon"></a><a  href="main.v.html#516">r_load : m_7segcon</a></b> : reg
<br>
&nbsp;<b><a name="r_load___m_main"></a><a  href="main.v.html#241">r_load : m_main</a></b> : reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_load___m_7segcon">m_7segcon:m_7segcon:w_load</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_load_cnt___m_7segcon"></a><a  href="main.v.html#540">r_load_cnt : m_7segcon</a></b> : reg
<br>
&nbsp;<b><a name="r_load_mem___m_7segcon"></a><a  href="main.v.html#518">r_load_mem : m_7segcon</a></b> : reg
<br>
&nbsp;<b><a name="r_lrmtime___m_RVCoreM"></a><a  href="rvcorem.v.html#404">r_lrmtime : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_lrpc___m_RVCoreM"></a><a  href="rvcorem.v.html#404">r_lrpc : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_maddr___DRAM_conRV"></a><a  href="memorytn.v.html#69">r_maddr : DRAM_conRV</a></b> : reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_addr___m_sdram_sim">m_sdram_sim:idbmem:w_addr</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_maddr___m_bu_mem"></a><a  href="memsim.v.html#517">r_maddr : m_bu_mem</a></b> : reg
<br>
&nbsp;<b><a name="r_maddr___m_sbu_mem"></a><a  href="memsim.v.html#630">r_maddr : m_sbu_mem</a></b> : reg
<br>
&nbsp;<b><a name="r_mask___DRAM_conRV"></a><a  href="memorytn.v.html#65">r_mask : DRAM_conRV</a></b> : reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_mask___m_sdram_sim">m_sdram_sim:idbmem:w_mask</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_mask___m_sbu_mem"></a><a  href="memsim.v.html#619">r_mask : m_sbu_mem</a></b> : reg
<br>
&nbsp;<b><a name="r_max_cnt___busarbiterser"></a><a  href="busarbiter-serial.v.html#44">r_max_cnt : busarbiterser</a></b> : reg
<br>
&nbsp;<b><a name="r_max_displays___m_topsim"></a><a  href="maintn.v.html#256">r_max_displays : m_topsim</a></b> : reg
<br>
&nbsp;<b><a name="r_mc_mode___m_mmu"></a><a  href="mmu.v.html#62">r_mc_mode : m_mmu</a></b> : reg
<br>
&nbsp;<b><a name="r_mem_addr___m_RVCoreM"></a><a  href="rvcorem.v.html#164">r_mem_addr : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_mem_paddr___m_topsim"></a><a  href="maintn.v.html#198">r_mem_paddr : m_topsim</a></b> : reg
<br>
&nbsp;<b><a name="r_mem_rdata___m_RVCoreM"></a><a  href="rvcorem.v.html#168">r_mem_rdata : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_mic_addr___m_RVuc"></a><a  href="microc.v.html#83">r_mic_addr : m_RVuc</a></b> : reg
<br>
&nbsp;<b><a name="r_mstatus_t___m_RVCoreM"></a><a  href="rvcorem.v.html#456">r_mstatus_t : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_mul_SS___m_RVCoreM"></a><a  href="rvcorem.v.html#289">r_mul_SS : m_RVCoreM</a></b> : reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_mul_SS___m_alu_im">m_alu_im:ALU_IM:w_mul_SS</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_mul_SU___m_RVCoreM"></a><a  href="rvcorem.v.html#290">r_mul_SU : m_RVCoreM</a></b> : reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_mul_SU___m_alu_im">m_alu_im:ALU_IM:w_mul_SU</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_mul_UU___m_RVCoreM"></a><a  href="rvcorem.v.html#291">r_mul_UU : m_RVCoreM</a></b> : reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_mul_UU___m_alu_im">m_alu_im:ALU_IM:w_mul_UU</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_odata___m_bram"></a><a  href="memory.v.html#605">r_odata : m_bram</a></b> : output reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_modata___m_dram_cache">m_dram_cache:mem:w_modata</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_odata___m_bu_mem"></a><a  href="memsim.v.html#507">r_odata : m_bu_mem</a></b> : reg
<br>
&nbsp;<b><a name="r_odata___m_sbu_mem"></a><a  href="memsim.v.html#623">r_odata : m_sbu_mem</a></b> : reg
<br>
&nbsp;<b><a name="r_odata1___m_lm_mc"></a><a  href="microc.v.html#220">r_odata1 : m_lm_mc</a></b> : output reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_odata1___m_RVuc">m_RVuc:lm_mc:w_odata1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_odata2___m_lm_mc"></a><a  href="microc.v.html#220">r_odata2 : m_lm_mc</a></b> : output reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_odata2___m_RVuc">m_RVuc:lm_mc:w_odata2</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_opcode___m_RVCoreM"></a><a  href="rvcorem.v.html#135">r_opcode : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_opcode___m_RVuc"></a><a  href="microc.v.html#34">r_opcode : m_RVuc</a></b> : reg
<br>
&nbsp;<b><a name="r_op_AMO___m_RVCoreM"></a><a  href="rvcorem.v.html#148">r_op_AMO : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_op_AMO_LR___m_RVCoreM"></a><a  href="rvcorem.v.html#145">r_op_AMO_LR : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_op_AMO_SC___m_RVCoreM"></a><a  href="rvcorem.v.html#144">r_op_AMO_SC : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_op_CSR_MSTA___m_RVCoreM"></a><a  href="rvcorem.v.html#153">r_op_CSR_MSTA : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_op_CSR_SSTA___m_RVCoreM"></a><a  href="rvcorem.v.html#154">r_op_CSR_SSTA : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_op_ECALL___m_RVCoreM"></a><a  href="rvcorem.v.html#150">r_op_ECALL : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_op_LOAD___m_RVCoreM"></a><a  href="rvcorem.v.html#146">r_op_LOAD : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_op_MRET___m_RVCoreM"></a><a  href="rvcorem.v.html#152">r_op_MRET : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_op_SRET___m_RVCoreM"></a><a  href="rvcorem.v.html#151">r_op_SRET : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_op_STORE___m_RVCoreM"></a><a  href="rvcorem.v.html#147">r_op_STORE : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_op_SYS___m_RVCoreM"></a><a  href="rvcorem.v.html#149">r_op_SYS : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_pc___m_RVuc"></a><a  href="microc.v.html#31">r_pc : m_RVuc</a></b> : reg
<br>
&nbsp;<b><a name="r_pending_req0___busarbiter"></a><a  href="busarbiter.v.html#46">r_pending_req0 : busarbiter</a></b> : reg
<br>
&nbsp;<b><a name="r_pending_req1___busarbiter"></a><a  href="busarbiter.v.html#46">r_pending_req1 : busarbiter</a></b> : reg
<br>
&nbsp;<b><a name="r_plic_aces_t___busarbiter"></a><a  href="busarbiter.v.html#15">r_plic_aces_t : busarbiter</a></b> : input
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_plic_aces_t___m_topsim">m_topsim:ba:r_plic_aces_t</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_plic_aces_t___busarbiterser"></a><a  href="busarbiter-serial.v.html#15">r_plic_aces_t : busarbiterser</a></b> : input
<br>
&nbsp;<b><a name="r_plic_aces_t___m_topsim"></a><a  href="maintn.v.html#115">r_plic_aces_t : m_topsim</a></b> : reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#r_plic_aces_t___busarbiter">busarbiter:ba:r_plic_aces_t</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_plic_odata___m_topsim"></a><a  href="maintn.v.html#116">r_plic_odata : m_topsim</a></b> : reg
<br>
&nbsp;<b><a name="r_priv_t___m_RVCoreM"></a><a  href="rvcorem.v.html#457">r_priv_t : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_pw_state___m_mmu"></a><a  href="mmu.v.html#55">r_pw_state : m_mmu</a></b> : reg
<br>
&nbsp;<b><a name="r_raddr___m_debug_key"></a><a  href="debug.v.html#124">r_raddr : m_debug_key</a></b> : reg
<br>
&nbsp;<b><a name="r_rcsr___m_RVCoreM"></a><a  href="rvcorem.v.html#158">r_rcsr : m_RVCoreM</a></b> : reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_rcsr___m_alu_c">m_alu_c:ALU_C:w_rcsr</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_rcsr_t___m_RVCoreM"></a><a  href="rvcorem.v.html#175">r_rcsr_t : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_rd___DRAM_conRV"></a><a  href="memorytn.v.html#62">r_rd : DRAM_conRV</a></b> : reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_le___m_sdram_sim">m_sdram_sim:idbmem:w_le</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_rd___m_RVCoreM"></a><a  href="rvcorem.v.html#136">r_rd : m_RVCoreM</a></b> : reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#rd___m_regfile">m_regfile:regs:rd</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_rd___m_RVuc"></a><a  href="microc.v.html#37">r_rd : m_RVuc</a></b> : reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p7.html#rd___m_regfile">m_regfile:regs:rd</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_rdata___m_console"></a><a  href="console.v.html#48">r_rdata : m_console</a></b> : reg
<br>
&nbsp;<b><a name="r_ready___m_UartTx2"></a><a  href="debug.v.html#26">r_ready : m_UartTx2</a></b> : output reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_tx_ready___m_debug_key">m_debug_key:UartTx0:w_tx_ready</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_read_a___MemoryController"></a><a  href="memory_controller.v.html#50">r_read_a : MemoryController</a></b> : reg
<br>
&nbsp;<b><a name="r_read_b___MemoryController"></a><a  href="memory_controller.v.html#50">r_read_b : MemoryController</a></b> : reg
<br>
&nbsp;<b><a name="r_rec_done___m_debug_key"></a><a  href="debug.v.html#130">r_rec_done : m_debug_key</a></b> : reg
<br>
&nbsp;<b><a name="r_refresh___DRAM_conRV"></a><a  href="memorytn.v.html#84">r_refresh : DRAM_conRV</a></b> : reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_refresh___m_sdram_sim">m_sdram_sim:idbmem:w_refresh</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_refreshcnt___DRAM_conRV"></a><a  href="memorytn.v.html#132">r_refreshcnt : DRAM_conRV</a></b> : reg
<br>
&nbsp;<b><a name="r_refresh_cnt___m_sbu_mem"></a><a  href="memsim.v.html#627">r_refresh_cnt : m_sbu_mem</a></b> : reg
<br>
&nbsp;<b><a name="r_rrs1___m_RVCoreM"></a><a  href="rvcorem.v.html#156">r_rrs1 : m_RVCoreM</a></b> : reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_in1___m_alu_im">m_alu_im:ALU_IM:w_in1</a>&nbsp;, <a href="hierarchy-s.p9.html#w_in1___m_alu_b">m_alu_b:ALU_B:w_in1</a>&nbsp;, <a href="hierarchy-s.p9.html#w_rrs1___m_alu_c">m_alu_c:ALU_C:w_rrs1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_rrs1___m_RVuc"></a><a  href="microc.v.html#39">r_rrs1 : m_RVuc</a></b> : reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_in1___m_alu_i">m_alu_i:ALU_I:w_in1</a>&nbsp;, <a href="hierarchy-s.p9.html#w_in1___m_alu_b">m_alu_b:ALU_B:w_in1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_rrs2___m_RVCoreM"></a><a  href="rvcorem.v.html#157">r_rrs2 : m_RVCoreM</a></b> : reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_in1___m_alu_a">m_alu_a:ALU_A:w_in1</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_rrs2___m_RVuc"></a><a  href="microc.v.html#40">r_rrs2 : m_RVuc</a></b> : reg
<br>
&nbsp;<b><a name="r_rs1___m_RVCoreM"></a><a  href="rvcorem.v.html#137">r_rs1 : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_rs2___m_RVCoreM"></a><a  href="rvcorem.v.html#138">r_rs2 : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_rslt___m_alu_a"></a><a  href="rvcorem.v.p2.html#1248">r_rslt : m_alu_a</a></b> : output reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_alu_a_rslt___m_RVCoreM">m_RVCoreM:ALU_A:w_alu_a_rslt</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_rslt___m_alu_b"></a><a  href="rvcorem.v.p2.html#1225">r_rslt : m_alu_b</a></b> : output reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_alu_b_rslt___m_RVCoreM">m_RVCoreM:ALU_B:w_alu_b_rslt</a>&nbsp;, <a href="hierarchy-s.p9.html#w_alu_b_rslt___m_RVuc">m_RVuc:ALU_B:w_alu_b_rslt</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_rslt___m_alu_c"></a><a  href="rvcorem.v.p2.html#1276">r_rslt : m_alu_c</a></b> : output reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_alu_c_rslt___m_RVCoreM">m_RVCoreM:ALU_C:w_alu_c_rslt</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_rslt___m_alu_i"></a><a  href="rvcorem.v.p2.html#1328">r_rslt : m_alu_i</a></b> : output reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_alu_i_rslt___m_RVuc">m_RVuc:ALU_I:w_alu_i_rslt</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_rslt___m_alu_im"></a><a  href="rvcorem.v.p2.html#1104">r_rslt : m_alu_im</a></b> : output reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_alu_im_rslt___m_RVCoreM">m_RVCoreM:ALU_IM:w_alu_im_rslt</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_rslt___m_div_unit_core"></a><a  href="rvcorem.v.p2.html#1066">r_rslt : m_div_unit_core</a></b> : output reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_uint_rslt___m_div_unit">m_div_unit:divcore:w_uint_rslt</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_rslt___m_RVuc"></a><a  href="microc.v.html#41">r_rslt : m_RVuc</a></b> : reg
<br>
&nbsp;<b><a name="r_sd_checksum___m_topsim"></a><a  href="maintn.v.html#550">r_sd_checksum : m_topsim</a></b> : reg
<br>
&nbsp;<b><a name="r_sd_init_data___m_topsim"></a><a  href="maintn.v.html#503">r_sd_init_data : m_topsim</a></b> : reg
<br>
&nbsp;<b><a name="r_sd_init_we___m_topsim"></a><a  href="maintn.v.html#502">r_sd_init_we : m_topsim</a></b> : reg
<br>
&nbsp;<b><a name="r_set_dram_le___m_topsim"></a><a  href="maintn.v.html#613">r_set_dram_le : m_topsim</a></b> : reg
<br>
&nbsp;<b><a name="r_sg___m_7segcon"></a><a  href="main.v.html#490">r_sg : m_7segcon</a></b> : output reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_sg___m_main">m_main:m_7segcon:w_sg</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_sg___m_main"></a><a  href="main.v.html#22">r_sg : m_main</a></b> : output reg
<br>
&nbsp;<b><a name="r_stall___DRAM_conRV"></a><a  href="memorytn.v.html#80">r_stall : DRAM_conRV</a></b> : reg
<br>
&nbsp;<b><a name="r_stall___m_bu_mem"></a><a  href="memsim.v.html#515">r_stall : m_bu_mem</a></b> : reg
<br>
&nbsp;<b><a name="r_stall___m_sbu_mem"></a><a  href="memsim.v.html#628">r_stall : m_sbu_mem</a></b> : reg
<br>
&nbsp;<b><a name="r_state___m_debug_key"></a><a  href="debug.v.html#126">r_state : m_debug_key</a></b> : reg
<br>
&nbsp;<b><a name="r_state___m_RVuc"></a><a  href="microc.v.html#32">r_state : m_RVuc</a></b> : reg
<br>
&nbsp;<b><a name="r_stop___m_main"></a><a  href="main.v.html#220">r_stop : m_main</a></b> : reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_stall___m_RVCoreM">m_RVCoreM:p:w_stall</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_tag___m_dram_cache"></a><a  href="memory.v.html#774">r_tag : m_dram_cache</a></b> : reg
<br>
&nbsp;<b><a name="r_time_led___m_main"></a><a  href="main.v.html#215">r_time_led : m_main</a></b> : reg
<br>
&nbsp;<b><a name="r_tkn___m_RVCoreM"></a><a  href="rvcorem.v.html#162">r_tkn : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_tkn___m_RVuc"></a><a  href="microc.v.html#115">r_tkn : m_RVuc</a></b> : reg
<br>
&nbsp;<b><a name="r_tlb_acs___m_mmu"></a><a  href="mmu.v.html#291">r_tlb_acs : m_mmu</a></b> : reg
<br>
&nbsp;<b><a name="r_tlb_addr___m_mmu"></a><a  href="mmu.v.html#139">r_tlb_addr : m_mmu</a></b> : reg
<br>
&nbsp;<b><a name="r_tlb_flush___m_RVCoreM"></a><a  href="rvcorem.v.html#910">r_tlb_flush : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_tlb_pte_addr___m_mmu"></a><a  href="mmu.v.html#290">r_tlb_pte_addr : m_mmu</a></b> : reg
<br>
&nbsp;<b><a name="r_tlb_req___m_RVCoreM"></a><a  href="rvcorem.v.html#988">r_tlb_req : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_tlb_use___m_mmu"></a><a  href="mmu.v.html#140">r_tlb_use : m_mmu</a></b> : reg
<br>
&nbsp;<b><a name="r_txd___m_UartTx2"></a><a  href="debug.v.html#26">r_txd : m_UartTx2</a></b> : output reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_txd___m_debug_key">m_debug_key:UartTx0:w_txd</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_uartdata___m_debug_key"></a><a  href="debug.v.html#128">r_uartdata : m_debug_key</a></b> : reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_data___m_UartTx2">m_UartTx2:UartTx0:w_data</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_uartwe___m_debug_key"></a><a  href="debug.v.html#127">r_uartwe : m_debug_key</a></b> : reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_we___m_UartTx2">m_UartTx2:UartTx0:w_we</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_uart_data___m_topsim"></a><a  href="maintn.v.html#123">r_uart_data : m_topsim</a></b> : reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p3.html#DATA___UartTx">UartTx:UartTx0:DATA</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_uart_we___m_topsim"></a><a  href="maintn.v.html#122">r_uart_we : m_topsim</a></b> : reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#WE___UartTx">UartTx:UartTx0:WE</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_val___m_7segcon"></a><a  href="main.v.html#493">r_val : m_7segcon</a></b> : reg
<br>
&nbsp;<b><a name="r_valid___m_tlb"></a><a  href="mmu.v.html#392">r_valid : m_tlb</a></b> : reg
<br>
&nbsp;<b><a name="r_virt___m_topsim"></a><a  href="maintn.v.html#203">r_virt : m_topsim</a></b> : reg
<br>
&nbsp;<b><a name="r_waddr___m_debug_key"></a><a  href="debug.v.html#123">r_waddr : m_debug_key</a></b> : reg
<br>
&nbsp;<b><a name="r_waitnum___m_UartTx2"></a><a  href="debug.v.html#29">r_waitnum : m_UartTx2</a></b> : reg
<br>
&nbsp;<b><a name="r_wait_ready___m_topsim"></a><a  href="maintn.v.html#382">r_wait_ready : m_topsim</a></b> : reg
<br>
&nbsp;<b><a name="r_was_clint_we___m_RVCoreM"></a><a  href="rvcorem.v.html#122">r_was_clint_we : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_wb_data___m_RVCoreM"></a><a  href="rvcorem.v.html#165">r_wb_data : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_wb_data_csr___m_RVCoreM"></a><a  href="rvcorem.v.html#166">r_wb_data_csr : m_RVCoreM</a></b> : reg
<br>
&nbsp;<b><a name="r_wdata___DRAM_conRV"></a><a  href="memorytn.v.html#78">r_wdata : DRAM_conRV</a></b> : reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_wdata___m_sdram_sim">m_sdram_sim:idbmem:w_wdata</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_wdata___m_bu_mem"></a><a  href="memsim.v.html#520">r_wdata : m_bu_mem</a></b> : reg
<br>
&nbsp;<b><a name="r_wdata___m_sbu_mem"></a><a  href="memsim.v.html#633">r_wdata : m_sbu_mem</a></b> : reg
<br>
&nbsp;<b><a name="r_wdata_ui___DRAM_conRV"></a><a  href="memorytn.v.html#78">r_wdata_ui : DRAM_conRV</a></b> : reg
<br>
&nbsp;<b><a name="r_we___DRAM_conRV"></a><a  href="memorytn.v.html#61">r_we : DRAM_conRV</a></b> : reg
<div align=right><table cols=2 width="97%">
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="hierarchy-s.p9.html#w_we___m_sdram_sim">m_sdram_sim:idbmem:w_we</a>&nbsp;</td></tr>
</table></div>
&nbsp;<b><a name="r_we___m_UartTx2"></a><a  href="debug.v.html#32">r_we : m_UartTx2</a></b> : reg
<br>
&nbsp;<b><a name="r_zeroaddr___m_topsim"></a><a  href="maintn.v.html#571">r_zeroaddr : m_topsim</a></b> : reg
<br>
&nbsp;<b><a name="r_zero_done___m_topsim"></a><a  href="maintn.v.html#570">r_zero_done : m_topsim</a></b> : reg
<br>
&nbsp;<b><a name="r_zero_we___m_topsim"></a><a  href="maintn.v.html#569">r_zero_we : m_topsim</a></b> : reg
<br>
<center><table class=NB cols=22 ><tr><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.html#index--A';"><a target="_top" href="hierarchy-s.html#index--A">A</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.html#index--B';"><a target="_top" href="hierarchy-s.html#index--B">B</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p2.html#index--C';"><a target="_top" href="hierarchy-s.p2.html#index--C">C</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p3.html#index--D';"><a target="_top" href="hierarchy-s.p3.html#index--D">D</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p4.html#index--E';"><a target="_top" href="hierarchy-s.p4.html#index--E">E</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p4.html#index--F';"><a target="_top" href="hierarchy-s.p4.html#index--F">F</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p4.html#index--G';"><a target="_top" href="hierarchy-s.p4.html#index--G">G</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p4.html#index--H';"><a target="_top" href="hierarchy-s.p4.html#index--H">H</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p4.html#index--I';"><a target="_top" href="hierarchy-s.p4.html#index--I">I</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p5.html#index--J';"><a target="_top" href="hierarchy-s.p5.html#index--J">J</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p5.html#index--K';"><a target="_top" href="hierarchy-s.p5.html#index--K">K</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p5.html#index--L';"><a target="_top" href="hierarchy-s.p5.html#index--L">L</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p5.html#index--M';"><a target="_top" href="hierarchy-s.p5.html#index--M">M</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p6.html#index--N';"><a target="_top" href="hierarchy-s.p6.html#index--N">N</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p6.html#index--O';"><a target="_top" href="hierarchy-s.p6.html#index--O">O</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p6.html#index--P';"><a target="_top" href="hierarchy-s.p6.html#index--P">P</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p7.html#index--Q';"><a target="_top" href="hierarchy-s.p7.html#index--Q">Q</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p7.html#index--R';"><a target="_top" href="hierarchy-s.p7.html#index--R">R</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p8.html#index--S';"><a target="_top" href="hierarchy-s.p8.html#index--S">S</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p9.html#index--T';"><a target="_top" href="hierarchy-s.p9.html#index--T">T</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p9.html#index--V';"><a target="_top" href="hierarchy-s.p9.html#index--V">V</a></td><td align="center" width="4%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p9.html#index--W';"><a target="_top" href="hierarchy-s.p9.html#index--W">W</a></td></tr></table></center>
<center><table class=NB cols=8 ><tr><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.p8.html';"><a target="_top" href="hierarchy-s.p8.html">Next Page</a></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy.html';"><a target="_top" href="hierarchy.html">Hierarchy</a></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-f.html';"><a target="_top" href="hierarchy-f.html">Files</a></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-m.html';"><a target="_top" href="hierarchy-m.html">Modules</a></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';" ><font color="#808080">Signals</font></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-t.html';"><a target="_top" href="hierarchy-t.html">Tasks</a></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-fn.html';"><a target="_top" href="hierarchy-fn.html">Functions</a></td><td align="center" width="12%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='http://www.burbleland.com/v2html/help_7_30.html?';"><a target="_top" href="http://www.burbleland.com/v2html/help_7_30.html?">Help</a></td></tr></table></center>
<hr>
<table>
 <tr><td><i>This page:</i></td>
  <td><i>Created:</i></td><td><i>Mon May 27 16:23:36 2024</i></td></tr>
</table>
<hr>
<table width="100%"><tr><td><i>Verilog converted to html by  <a target="_top" href="http://www.burbleland.com/v2html/v2html.html">  v2html 7.30.1.3</a> 
 (written by <a href="mailto:v2html730@burbleland.com">Costas Calamvokis</a>).</i></td><td align="right"><b><a href="http://www.burbleland.com/v2html/help_7_30.html?">Help</a></b></td></tr></table><table height="90%"><tr><td></td></tr></table>
</body>
</html>
