<?xml version="1.0"?>
<dblpperson name="Mohammad Shihabul Haque" pid="19/7451" n="16">
<person key="homepages/19/7451" mdate="2009-10-25">
<author pid="19/7451">Mohammad Shihabul Haque</author>
</person>
<r><article publtype="informal" key="journals/corr/abs-2004-04441" mdate="2020-04-14">
<author pid="19/7451">Mohammad Shihabul Haque</author>
<author pid="223/9051">Daniel Jun Xian Ng</author>
<author pid="73/1708">Arvind Easwaran</author>
<author pid="223/9195">Karthik Thangamariappan</author>
<title>Contract-based Hierarchical Resilience Management for Cyber-Physical Systems.</title>
<year>2020</year>
<volume>abs/2004.04441</volume>
<journal>CoRR</journal>
<ee type="oa">https://arxiv.org/abs/2004.04441</ee>
<url>db/journals/corr/corr2004.html#abs-2004-04441</url>
</article>
</r>
<r><article key="journals/computer/HaqueNET18" mdate="2020-08-12">
<author pid="19/7451">Mohammad Shihabul Haque</author>
<author pid="223/9051">Daniel Jun Xian Ng</author>
<author orcid="0000-0002-9628-3847" pid="73/1708">Arvind Easwaran</author>
<author pid="223/9195">Karthikeyan Thangamariappan</author>
<title>Contract-Based Hierarchical Resilience Management for Cyber-Physical Systems.</title>
<pages>56-65</pages>
<year>2018</year>
<volume>51</volume>
<journal>Computer</journal>
<number>11</number>
<ee>https://doi.org/10.1109/MC.2018.2876071</ee>
<url>db/journals/computer/computer51.html#HaqueNET18</url>
</article>
</r>
<r><article key="journals/tcad/HaqueE18" mdate="2020-09-24">
<author orcid="0000-0002-5977-8533" pid="19/7451">Mohammad Shihabul Haque</author>
<author orcid="0000-0002-9628-3847" pid="73/1708">Arvind Easwaran</author>
<title>Predictability and Performance Aware Replacement Policy PVISAM for Unified Shared Caches in Real-time Multicores.</title>
<pages>2720-2731</pages>
<year>2018</year>
<volume>37</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>11</number>
<ee>https://doi.org/10.1109/TCAD.2018.2857081</ee>
<url>db/journals/tcad/tcad37.html#HaqueE18</url>
</article>
</r>
<r><inproceedings key="conf/isorc/HaqueVNEKT18" mdate="2020-03-27">
<author pid="19/7451">Mohammad Shihabul Haque</author>
<author pid="179/3177">Sriram Vasudevan</author>
<author pid="223/8979">Alamuri Sriram Nihar</author>
<author orcid="0000-0002-9628-3847" pid="73/1708">Arvind Easwaran</author>
<author pid="29/414">Akash Kumar 0001</author>
<author pid="t/YCTay">Y. C. Tay</author>
<title>A Self-Reconfiguring Cache Architecture to Improve Control Quality in Cyber-Physical Systems.</title>
<pages>116-123</pages>
<year>2018</year>
<booktitle>ISORC</booktitle>
<ee>https://doi.org/10.1109/ISORC.2018.00024</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISORC.2018.00024</ee>
<crossref>conf/isorc/2018</crossref>
<url>db/conf/isorc/isorc2018.html#HaqueVNEKT18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/aspdac/HaqueLKW15" mdate="2017-05-26">
<author pid="19/7451">Mohammad Shihabul Haque</author>
<author pid="33/2805">Ang Li</author>
<author pid="29/414">Akash Kumar 0001</author>
<author pid="59/6202">Qingsong Wei</author>
<title>Accelerating non-volatile/hybrid processor cache design space exploration for application specific embedded systems.</title>
<pages>435-440</pages>
<year>2015</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1109/ASPDAC.2015.7059045</ee>
<crossref>conf/aspdac/2015</crossref>
<url>db/conf/aspdac/aspdac2015.html#HaqueLKW15</url>
</inproceedings>
</r>
<r><article publtype="informal" key="journals/corr/HaquePJP15" mdate="2018-08-13">
<author pid="19/7451">Mohammad Shihabul Haque</author>
<author pid="36/5267">Jorgen Peddersen</author>
<author pid="62/6402">Andhi Janapsatya</author>
<author pid="38/622">Sri Parameswaran</author>
<title>DEW: A Fast Level 1 Cache Simulation Approach for Embedded Processors with FIFO Replacement Policy.</title>
<year>2015</year>
<volume>abs/1506.03181</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1506.03181</ee>
<url>db/journals/corr/corr1506.html#HaquePJP15</url>
</article>
</r>
<r><article publtype="informal" key="journals/corr/HaqueKHWL15" mdate="2018-08-13">
<author pid="19/7451">Mohammad Shihabul Haque</author>
<author pid="29/414">Akash Kumar 0001</author>
<author pid="29/3884">Yajun Ha</author>
<author pid="87/2533">Qiang Wu</author>
<author pid="129/2076">Shaobo Luo</author>
<title>TRISHUL: A Single-pass Optimal Two-level Inclusive Data Cache Hierarchy Selection Process for Real-time MPSoCs.</title>
<year>2015</year>
<volume>abs/1506.03182</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1506.03182</ee>
<url>db/journals/corr/corr1506.html#HaqueKHWL15</url>
</article>
</r>
<r><article publtype="informal" key="journals/corr/HaquePP15" mdate="2018-08-13">
<author pid="19/7451">Mohammad Shihabul Haque</author>
<author pid="36/5267">Jorgen Peddersen</author>
<author pid="38/622">Sri Parameswaran</author>
<title>CIPARSim: Cache Intersection Property Assisted Rapid Single-pass FIFO Cache Simulation Technique.</title>
<year>2015</year>
<volume>abs/1506.03186</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1506.03186</ee>
<url>db/journals/corr/corr1506.html#HaquePP15</url>
</article>
</r>
<r><article publtype="informal" key="journals/corr/HaqueLKW15" mdate="2018-08-13">
<author pid="19/7451">Mohammad Shihabul Haque</author>
<author pid="33/2805">Ang Li</author>
<author pid="29/414">Akash Kumar 0001</author>
<author pid="59/6202">Qingsong Wei</author>
<title>Accelerating Non-volatile/Hybrid Processor Cache Design Space Exploration for Application Specific Embedded Systems.</title>
<year>2015</year>
<volume>abs/1506.03193</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1506.03193</ee>
<url>db/journals/corr/corr1506.html#HaqueLKW15</url>
</article>
</r>
<r><inproceedings key="conf/aspdac/HaqueKHWL13" mdate="2018-11-24">
<author pid="19/7451">Mohammad Shihabul Haque</author>
<author orcid="0000-0001-7125-1737" pid="29/414">Akash Kumar 0001</author>
<author pid="29/3884">Yajun Ha</author>
<author pid="87/2533">Qiang Wu</author>
<author pid="129/2076">Shaobo Luo</author>
<title>TRISHUL: A single-pass optimal two-level inclusive data cache hierarchy selection process for real-time MPSoCs.</title>
<pages>320-325</pages>
<year>2013</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1109/ASPDAC.2013.6509615</ee>
<ee>https://www.wikidata.org/entity/Q58671727</ee>
<crossref>conf/aspdac/2013</crossref>
<url>db/conf/aspdac/aspdac2013.html#HaqueKHWL13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/codes/HaqueRARP12" mdate="2020-10-25">
<author pid="19/7451">Mohammad Shihabul Haque</author>
<author pid="25/6238">Roshan G. Ragel</author>
<author pid="10/6689">Jude Angelo Ambrose</author>
<author pid="79/5009">Swarnalatha Radhakrishnan</author>
<author orcid="0000-0003-0435-9080" pid="38/622">Sri Parameswaran</author>
<title>DIMSim: a rapid two-level cache simulation approach for deadline-based MPSoCs.</title>
<pages>151-160</pages>
<year>2012</year>
<booktitle>CODES+ISSS</booktitle>
<ee>https://doi.org/10.1145/2380445.2380473</ee>
<crossref>conf/codes/2012</crossref>
<url>db/conf/codes/codes2012.html#HaqueRARP12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/HaquePP11" mdate="2020-10-25">
<author pid="19/7451">Mohammad Shihabul Haque</author>
<author pid="36/5267">Jorgen Peddersen</author>
<author orcid="0000-0003-0435-9080" pid="38/622">Sri Parameswaran</author>
<title>CIPARSim: Cache intersection property assisted rapid single-pass FIFO cache simulation technique.</title>
<pages>126-133</pages>
<year>2011</year>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1109/ICCAD.2011.6105316</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ICCAD.2011.6105316</ee>
<ee>http://dl.acm.org/citation.cfm?id=2132357</ee>
<crossref>conf/iccad/2011</crossref>
<url>db/conf/iccad/iccad2011.html#HaquePP11</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/HaquePJP10" mdate="2020-10-25">
<author pid="19/7451">Mohammad Shihabul Haque</author>
<author pid="36/5267">Jorgen Peddersen</author>
<author pid="62/6402">Andhi Janapsatya</author>
<author orcid="0000-0003-0435-9080" pid="38/622">Sri Parameswaran</author>
<title>SCUD: a fast single-pass L1 cache simulation approach for embedded processors with round-robin replacement policy.</title>
<pages>356-361</pages>
<year>2010</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/1837274.1837364</ee>
<crossref>conf/dac/2010</crossref>
<url>db/conf/dac/dac2010.html#HaquePJP10</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/JavaidJHP10" mdate="2017-05-23">
<author pid="44/3393">Haris Javaid</author>
<author pid="62/6402">Andhi Janapsatya</author>
<author pid="19/7451">Mohammad Shihabul Haque</author>
<author pid="38/622">Sri Parameswaran</author>
<title>Rapid runtime estimation methods for pipelined MPSoCs.</title>
<pages>363-368</pages>
<year>2010</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.1109/DATE.2010.5457178</ee>
<ee>http://dl.acm.org/citation.cfm?id=1871015</ee>
<crossref>conf/date/2010</crossref>
<url>db/conf/date/date2010.html#JavaidJHP10</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/HaquePJP10" mdate="2017-05-23">
<author pid="19/7451">Mohammad Shihabul Haque</author>
<author pid="36/5267">Jorgen Peddersen</author>
<author pid="62/6402">Andhi Janapsatya</author>
<author pid="38/622">Sri Parameswaran</author>
<title>DEW: A fast level 1 cache simulation approach for embedded processors with FIFO replacement policy.</title>
<pages>496-501</pages>
<year>2010</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.1109/DATE.2010.5457153</ee>
<ee>http://dl.acm.org/citation.cfm?id=1871044</ee>
<crossref>conf/date/2010</crossref>
<url>db/conf/date/date2010.html#HaquePJP10</url>
</inproceedings>
</r>
<r><inproceedings key="conf/codes/HaqueJP09" mdate="2020-10-25">
<author pid="19/7451">Mohammad Shihabul Haque</author>
<author pid="62/6402">Andhi Janapsatya</author>
<author orcid="0000-0003-0435-9080" pid="38/622">Sri Parameswaran</author>
<title>SuSeSim: a fast simulation strategy to find optimal L1 cache configuration for embedded systems.</title>
<pages>295-304</pages>
<year>2009</year>
<booktitle>CODES+ISSS</booktitle>
<ee>https://doi.org/10.1145/1629435.1629476</ee>
<crossref>conf/codes/2009</crossref>
<url>db/conf/codes/codes2009.html#HaqueJP09</url>
</inproceedings>
</r>
<coauthors n="19" nc="1">
<co c="0"><na f="a/Ambrose:Jude_Angelo" pid="10/6689">Jude Angelo Ambrose</na></co>
<co c="0"><na f="e/Easwaran:Arvind" pid="73/1708">Arvind Easwaran</na></co>
<co c="0"><na f="h/Ha:Yajun" pid="29/3884">Yajun Ha</na></co>
<co c="0"><na f="j/Janapsatya:Andhi" pid="62/6402">Andhi Janapsatya</na></co>
<co c="0"><na f="j/Javaid:Haris" pid="44/3393">Haris Javaid</na></co>
<co c="0"><na f="k/Kumar_0001:Akash" pid="29/414">Akash Kumar 0001</na></co>
<co c="0"><na f="l/Li:Ang" pid="33/2805">Ang Li</na></co>
<co c="0"><na f="l/Luo:Shaobo" pid="129/2076">Shaobo Luo</na></co>
<co c="0"><na f="n/Ng:Daniel_Jun_Xian" pid="223/9051">Daniel Jun Xian Ng</na></co>
<co c="0"><na f="n/Nihar:Alamuri_Sriram" pid="223/8979">Alamuri Sriram Nihar</na></co>
<co c="0"><na f="p/Parameswaran:Sri" pid="38/622">Sri Parameswaran</na></co>
<co c="0"><na f="p/Peddersen:Jorgen" pid="36/5267">Jorgen Peddersen</na></co>
<co c="0"><na f="r/Radhakrishnan:Swarnalatha" pid="79/5009">Swarnalatha Radhakrishnan</na></co>
<co c="0"><na f="r/Ragel:Roshan_G=" pid="25/6238">Roshan G. Ragel</na></co>
<co c="0"><na f="t/Tay:Y=_C=" pid="t/YCTay">Y. C. Tay</na></co>
<co c="0" n="2"><na f="t/Thangamariappan:Karthikeyan" pid="223/9195">Karthikeyan Thangamariappan</na><na>Karthik Thangamariappan</na></co>
<co c="0"><na f="v/Vasudevan:Sriram" pid="179/3177">Sriram Vasudevan</na></co>
<co c="0"><na f="w/Wei:Qingsong" pid="59/6202">Qingsong Wei</na></co>
<co c="0"><na f="w/Wu:Qiang" pid="87/2533">Qiang Wu</na></co>
</coauthors>
</dblpperson>

