
MINI_SDV_SYSTEM_SUB_MCU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000086  00800100  00001874  00001908  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001874  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000009a  00800186  00800186  0000198e  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000198e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000019ec  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000e8  00000000  00000000  00001a28  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000337e  00000000  00000000  00001b10  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000b38  00000000  00000000  00004e8e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001550  00000000  00000000  000059c6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000290  00000000  00000000  00006f18  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000943  00000000  00000000  000071a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00002f65  00000000  00000000  00007aeb  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000150  00000000  00000000  0000aa50  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	45 c0       	rjmp	.+138    	; 0x8c <__ctors_end>
       2:	00 00       	nop
       4:	61 c0       	rjmp	.+194    	; 0xc8 <__bad_interrupt>
       6:	00 00       	nop
       8:	5f c0       	rjmp	.+190    	; 0xc8 <__bad_interrupt>
       a:	00 00       	nop
       c:	5d c0       	rjmp	.+186    	; 0xc8 <__bad_interrupt>
       e:	00 00       	nop
      10:	5b c0       	rjmp	.+182    	; 0xc8 <__bad_interrupt>
      12:	00 00       	nop
      14:	59 c0       	rjmp	.+178    	; 0xc8 <__bad_interrupt>
      16:	00 00       	nop
      18:	57 c0       	rjmp	.+174    	; 0xc8 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	55 c0       	rjmp	.+170    	; 0xc8 <__bad_interrupt>
      1e:	00 00       	nop
      20:	53 c0       	rjmp	.+166    	; 0xc8 <__bad_interrupt>
      22:	00 00       	nop
      24:	69 c5       	rjmp	.+2770   	; 0xaf8 <__vector_9>
      26:	00 00       	nop
      28:	4f c0       	rjmp	.+158    	; 0xc8 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	4d c0       	rjmp	.+154    	; 0xc8 <__bad_interrupt>
      2e:	00 00       	nop
      30:	4b c0       	rjmp	.+150    	; 0xc8 <__bad_interrupt>
      32:	00 00       	nop
      34:	49 c0       	rjmp	.+146    	; 0xc8 <__bad_interrupt>
      36:	00 00       	nop
      38:	47 c0       	rjmp	.+142    	; 0xc8 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	38 c5       	rjmp	.+2672   	; 0xaae <__vector_15>
      3e:	00 00       	nop
      40:	43 c0       	rjmp	.+134    	; 0xc8 <__bad_interrupt>
      42:	00 00       	nop
      44:	41 c0       	rjmp	.+130    	; 0xc8 <__bad_interrupt>
      46:	00 00       	nop
      48:	26 c4       	rjmp	.+2124   	; 0x896 <__vector_18>
      4a:	00 00       	nop
      4c:	fc c3       	rjmp	.+2040   	; 0x846 <__vector_19>
      4e:	00 00       	nop
      50:	3b c0       	rjmp	.+118    	; 0xc8 <__bad_interrupt>
      52:	00 00       	nop
      54:	39 c0       	rjmp	.+114    	; 0xc8 <__bad_interrupt>
      56:	00 00       	nop
      58:	37 c0       	rjmp	.+110    	; 0xc8 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	35 c0       	rjmp	.+106    	; 0xc8 <__bad_interrupt>
      5e:	00 00       	nop
      60:	33 c0       	rjmp	.+102    	; 0xc8 <__bad_interrupt>
      62:	00 00       	nop
      64:	31 c0       	rjmp	.+98     	; 0xc8 <__bad_interrupt>
      66:	00 00       	nop
      68:	2f c0       	rjmp	.+94     	; 0xc8 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	2d c0       	rjmp	.+90     	; 0xc8 <__bad_interrupt>
      6e:	00 00       	nop
      70:	2b c0       	rjmp	.+86     	; 0xc8 <__bad_interrupt>
      72:	00 00       	nop
      74:	29 c0       	rjmp	.+82     	; 0xc8 <__bad_interrupt>
      76:	00 00       	nop
      78:	27 c0       	rjmp	.+78     	; 0xc8 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	25 c0       	rjmp	.+74     	; 0xc8 <__bad_interrupt>
      7e:	00 00       	nop
      80:	23 c0       	rjmp	.+70     	; 0xc8 <__bad_interrupt>
      82:	00 00       	nop
      84:	21 c0       	rjmp	.+66     	; 0xc8 <__bad_interrupt>
      86:	00 00       	nop
      88:	1f c0       	rjmp	.+62     	; 0xc8 <__bad_interrupt>
	...

0000008c <__ctors_end>:
      8c:	11 24       	eor	r1, r1
      8e:	1f be       	out	0x3f, r1	; 63
      90:	cf ef       	ldi	r28, 0xFF	; 255
      92:	d0 e1       	ldi	r29, 0x10	; 16
      94:	de bf       	out	0x3e, r29	; 62
      96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
      98:	11 e0       	ldi	r17, 0x01	; 1
      9a:	a0 e0       	ldi	r26, 0x00	; 0
      9c:	b1 e0       	ldi	r27, 0x01	; 1
      9e:	e4 e7       	ldi	r30, 0x74	; 116
      a0:	f8 e1       	ldi	r31, 0x18	; 24
      a2:	00 e0       	ldi	r16, 0x00	; 0
      a4:	0b bf       	out	0x3b, r16	; 59
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
      a8:	07 90       	elpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	a6 38       	cpi	r26, 0x86	; 134
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
      b2:	22 e0       	ldi	r18, 0x02	; 2
      b4:	a6 e8       	ldi	r26, 0x86	; 134
      b6:	b1 e0       	ldi	r27, 0x01	; 1
      b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
      ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
      bc:	a0 32       	cpi	r26, 0x20	; 32
      be:	b2 07       	cpc	r27, r18
      c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
      c2:	d7 d5       	rcall	.+2990   	; 0xc72 <main>
      c4:	0c 94 38 0c 	jmp	0x1870	; 0x1870 <_exit>

000000c8 <__bad_interrupt>:
      c8:	9b cf       	rjmp	.-202    	; 0x0 <__vectors>

000000ca <usart0_init>:
		break;
		default:
		return -1;
	}
	return 0;
}
      ca:	10 92 90 00 	sts	0x0090, r1	; 0x800090 <__TEXT_REGION_LENGTH__+0x7e0090>
      ce:	87 e1       	ldi	r24, 0x17	; 23
      d0:	89 b9       	out	0x09, r24	; 9
      d2:	1b b8       	out	0x0b, r1	; 11
      d4:	88 e9       	ldi	r24, 0x98	; 152
      d6:	8a b9       	out	0x0a, r24	; 10
      d8:	86 e0       	ldi	r24, 0x06	; 6
      da:	80 93 95 00 	sts	0x0095, r24	; 0x800095 <__TEXT_REGION_LENGTH__+0x7e0095>
      de:	08 95       	ret

000000e0 <buz_calc_half_ticks>:
      e0:	0f 93       	push	r16
      e2:	1f 93       	push	r17
      e4:	00 97       	sbiw	r24, 0x00	; 0
      e6:	31 f1       	breq	.+76     	; 0x134 <buz_calc_half_ticks+0x54>
      e8:	8c 01       	movw	r16, r24
      ea:	20 e0       	ldi	r18, 0x00	; 0
      ec:	30 e0       	ldi	r19, 0x00	; 0
      ee:	c9 01       	movw	r24, r18
      f0:	b8 01       	movw	r22, r16
      f2:	60 5f       	subi	r22, 0xF0	; 240
      f4:	78 4d       	sbci	r23, 0xD8	; 216
      f6:	8f 4f       	sbci	r24, 0xFF	; 255
      f8:	9f 4f       	sbci	r25, 0xFF	; 255
      fa:	a9 01       	movw	r20, r18
      fc:	98 01       	movw	r18, r16
      fe:	22 0f       	add	r18, r18
     100:	33 1f       	adc	r19, r19
     102:	44 1f       	adc	r20, r20
     104:	55 1f       	adc	r21, r21
     106:	0e 94 3b 09 	call	0x1276	; 0x1276 <__udivmodsi4>
     10a:	21 15       	cp	r18, r1
     10c:	31 05       	cpc	r19, r1
     10e:	41 05       	cpc	r20, r1
     110:	51 05       	cpc	r21, r1
     112:	21 f4       	brne	.+8      	; 0x11c <buz_calc_half_ticks+0x3c>
     114:	21 e0       	ldi	r18, 0x01	; 1
     116:	30 e0       	ldi	r19, 0x00	; 0
     118:	40 e0       	ldi	r20, 0x00	; 0
     11a:	50 e0       	ldi	r21, 0x00	; 0
     11c:	21 36       	cpi	r18, 0x61	; 97
     11e:	8a ee       	ldi	r24, 0xEA	; 234
     120:	38 07       	cpc	r19, r24
     122:	41 05       	cpc	r20, r1
     124:	51 05       	cpc	r21, r1
     126:	20 f0       	brcs	.+8      	; 0x130 <buz_calc_half_ticks+0x50>
     128:	20 e6       	ldi	r18, 0x60	; 96
     12a:	3a ee       	ldi	r19, 0xEA	; 234
     12c:	40 e0       	ldi	r20, 0x00	; 0
     12e:	50 e0       	ldi	r21, 0x00	; 0
     130:	c9 01       	movw	r24, r18
     132:	02 c0       	rjmp	.+4      	; 0x138 <buz_calc_half_ticks+0x58>
     134:	80 e0       	ldi	r24, 0x00	; 0
     136:	90 e0       	ldi	r25, 0x00	; 0
     138:	1f 91       	pop	r17
     13a:	0f 91       	pop	r16
     13c:	08 95       	ret

0000013e <LCD_Clear>:
     13e:	e5 e6       	ldi	r30, 0x65	; 101
     140:	f0 e0       	ldi	r31, 0x00	; 0
     142:	80 81       	ld	r24, Z
     144:	8b 7f       	andi	r24, 0xFB	; 251
     146:	80 83       	st	Z, r24
     148:	80 81       	ld	r24, Z
     14a:	8d 7f       	andi	r24, 0xFD	; 253
     14c:	80 83       	st	Z, r24
     14e:	80 81       	ld	r24, Z
     150:	81 60       	ori	r24, 0x01	; 1
     152:	80 83       	st	Z, r24
     154:	86 ef       	ldi	r24, 0xF6	; 246
     156:	8a 95       	dec	r24
     158:	f1 f7       	brne	.-4      	; 0x156 <LCD_Clear+0x18>
     15a:	81 e0       	ldi	r24, 0x01	; 1
     15c:	8b bb       	out	0x1b, r24	; 27
     15e:	86 ef       	ldi	r24, 0xF6	; 246
     160:	8a 95       	dec	r24
     162:	f1 f7       	brne	.-4      	; 0x160 <LCD_Clear+0x22>
     164:	80 81       	ld	r24, Z
     166:	8e 7f       	andi	r24, 0xFE	; 254
     168:	80 83       	st	Z, r24
     16a:	82 e0       	ldi	r24, 0x02	; 2
     16c:	06 c0       	rjmp	.+12     	; 0x17a <LCD_Clear+0x3c>
     16e:	e6 e6       	ldi	r30, 0x66	; 102
     170:	fe e0       	ldi	r31, 0x0E	; 14
     172:	31 97       	sbiw	r30, 0x01	; 1
     174:	f1 f7       	brne	.-4      	; 0x172 <LCD_Clear+0x34>
     176:	00 00       	nop
     178:	89 2f       	mov	r24, r25
     17a:	9f ef       	ldi	r25, 0xFF	; 255
     17c:	98 0f       	add	r25, r24
     17e:	81 11       	cpse	r24, r1
     180:	f6 cf       	rjmp	.-20     	; 0x16e <LCD_Clear+0x30>
     182:	08 95       	ret

00000184 <SRF02_i2C_Write>:
     184:	94 ea       	ldi	r25, 0xA4	; 164
     186:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     18a:	20 e0       	ldi	r18, 0x00	; 0
     18c:	30 e0       	ldi	r19, 0x00	; 0
     18e:	06 c0       	rjmp	.+12     	; 0x19c <SRF02_i2C_Write+0x18>
     190:	f9 01       	movw	r30, r18
     192:	31 96       	adiw	r30, 0x01	; 1
     194:	21 3d       	cpi	r18, 0xD1	; 209
     196:	37 40       	sbci	r19, 0x07	; 7
     198:	38 f4       	brcc	.+14     	; 0x1a8 <SRF02_i2C_Write+0x24>
     19a:	9f 01       	movw	r18, r30
     19c:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     1a0:	99 23       	and	r25, r25
     1a2:	b4 f7       	brge	.-20     	; 0x190 <SRF02_i2C_Write+0xc>
     1a4:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     1a8:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     1ac:	84 e8       	ldi	r24, 0x84	; 132
     1ae:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     1b2:	80 e0       	ldi	r24, 0x00	; 0
     1b4:	90 e0       	ldi	r25, 0x00	; 0
     1b6:	07 c0       	rjmp	.+14     	; 0x1c6 <SRF02_i2C_Write+0x42>
     1b8:	9c 01       	movw	r18, r24
     1ba:	2f 5f       	subi	r18, 0xFF	; 255
     1bc:	3f 4f       	sbci	r19, 0xFF	; 255
     1be:	81 3d       	cpi	r24, 0xD1	; 209
     1c0:	97 40       	sbci	r25, 0x07	; 7
     1c2:	60 f4       	brcc	.+24     	; 0x1dc <SRF02_i2C_Write+0x58>
     1c4:	c9 01       	movw	r24, r18
     1c6:	20 91 74 00 	lds	r18, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     1ca:	22 23       	and	r18, r18
     1cc:	ac f7       	brge	.-22     	; 0x1b8 <SRF02_i2C_Write+0x34>
     1ce:	80 91 71 00 	lds	r24, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     1d2:	88 7f       	andi	r24, 0xF8	; 248
     1d4:	88 31       	cpi	r24, 0x18	; 24
     1d6:	21 f0       	breq	.+8      	; 0x1e0 <SRF02_i2C_Write+0x5c>
     1d8:	82 e0       	ldi	r24, 0x02	; 2
     1da:	03 c0       	rjmp	.+6      	; 0x1e2 <SRF02_i2C_Write+0x5e>
     1dc:	81 e0       	ldi	r24, 0x01	; 1
     1de:	01 c0       	rjmp	.+2      	; 0x1e2 <SRF02_i2C_Write+0x5e>
     1e0:	80 e0       	ldi	r24, 0x00	; 0
     1e2:	81 11       	cpse	r24, r1
     1e4:	3d c0       	rjmp	.+122    	; 0x260 <SRF02_i2C_Write+0xdc>
     1e6:	60 93 73 00 	sts	0x0073, r22	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     1ea:	94 e8       	ldi	r25, 0x84	; 132
     1ec:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     1f0:	20 e0       	ldi	r18, 0x00	; 0
     1f2:	30 e0       	ldi	r19, 0x00	; 0
     1f4:	07 c0       	rjmp	.+14     	; 0x204 <SRF02_i2C_Write+0x80>
     1f6:	b9 01       	movw	r22, r18
     1f8:	6f 5f       	subi	r22, 0xFF	; 255
     1fa:	7f 4f       	sbci	r23, 0xFF	; 255
     1fc:	21 3d       	cpi	r18, 0xD1	; 209
     1fe:	37 40       	sbci	r19, 0x07	; 7
     200:	60 f4       	brcc	.+24     	; 0x21a <SRF02_i2C_Write+0x96>
     202:	9b 01       	movw	r18, r22
     204:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     208:	99 23       	and	r25, r25
     20a:	ac f7       	brge	.-22     	; 0x1f6 <SRF02_i2C_Write+0x72>
     20c:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     210:	98 7f       	andi	r25, 0xF8	; 248
     212:	98 32       	cpi	r25, 0x28	; 40
     214:	19 f0       	breq	.+6      	; 0x21c <SRF02_i2C_Write+0x98>
     216:	82 e0       	ldi	r24, 0x02	; 2
     218:	01 c0       	rjmp	.+2      	; 0x21c <SRF02_i2C_Write+0x98>
     21a:	81 e0       	ldi	r24, 0x01	; 1
     21c:	81 11       	cpse	r24, r1
     21e:	20 c0       	rjmp	.+64     	; 0x260 <SRF02_i2C_Write+0xdc>
     220:	40 93 73 00 	sts	0x0073, r20	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     224:	94 e8       	ldi	r25, 0x84	; 132
     226:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     22a:	20 e0       	ldi	r18, 0x00	; 0
     22c:	30 e0       	ldi	r19, 0x00	; 0
     22e:	07 c0       	rjmp	.+14     	; 0x23e <SRF02_i2C_Write+0xba>
     230:	a9 01       	movw	r20, r18
     232:	4f 5f       	subi	r20, 0xFF	; 255
     234:	5f 4f       	sbci	r21, 0xFF	; 255
     236:	21 3d       	cpi	r18, 0xD1	; 209
     238:	37 40       	sbci	r19, 0x07	; 7
     23a:	60 f4       	brcc	.+24     	; 0x254 <SRF02_i2C_Write+0xd0>
     23c:	9a 01       	movw	r18, r20
     23e:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     242:	99 23       	and	r25, r25
     244:	ac f7       	brge	.-22     	; 0x230 <SRF02_i2C_Write+0xac>
     246:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     24a:	98 7f       	andi	r25, 0xF8	; 248
     24c:	98 32       	cpi	r25, 0x28	; 40
     24e:	19 f0       	breq	.+6      	; 0x256 <SRF02_i2C_Write+0xd2>
     250:	82 e0       	ldi	r24, 0x02	; 2
     252:	01 c0       	rjmp	.+2      	; 0x256 <SRF02_i2C_Write+0xd2>
     254:	81 e0       	ldi	r24, 0x01	; 1
     256:	81 11       	cpse	r24, r1
     258:	03 c0       	rjmp	.+6      	; 0x260 <SRF02_i2C_Write+0xdc>
     25a:	94 e9       	ldi	r25, 0x94	; 148
     25c:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     260:	08 95       	ret

00000262 <SRF02_i2C_Read>:
     262:	94 ea       	ldi	r25, 0xA4	; 164
     264:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     268:	20 e0       	ldi	r18, 0x00	; 0
     26a:	30 e0       	ldi	r19, 0x00	; 0
     26c:	06 c0       	rjmp	.+12     	; 0x27a <SRF02_i2C_Read+0x18>
     26e:	f9 01       	movw	r30, r18
     270:	31 96       	adiw	r30, 0x01	; 1
     272:	21 3d       	cpi	r18, 0xD1	; 209
     274:	37 40       	sbci	r19, 0x07	; 7
     276:	38 f4       	brcc	.+14     	; 0x286 <SRF02_i2C_Read+0x24>
     278:	9f 01       	movw	r18, r30
     27a:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     27e:	99 23       	and	r25, r25
     280:	b4 f7       	brge	.-20     	; 0x26e <SRF02_i2C_Read+0xc>
     282:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     286:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     28a:	94 e8       	ldi	r25, 0x84	; 132
     28c:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     290:	20 e0       	ldi	r18, 0x00	; 0
     292:	30 e0       	ldi	r19, 0x00	; 0
     294:	06 c0       	rjmp	.+12     	; 0x2a2 <SRF02_i2C_Read+0x40>
     296:	f9 01       	movw	r30, r18
     298:	31 96       	adiw	r30, 0x01	; 1
     29a:	21 3d       	cpi	r18, 0xD1	; 209
     29c:	37 40       	sbci	r19, 0x07	; 7
     29e:	60 f4       	brcc	.+24     	; 0x2b8 <SRF02_i2C_Read+0x56>
     2a0:	9f 01       	movw	r18, r30
     2a2:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     2a6:	99 23       	and	r25, r25
     2a8:	b4 f7       	brge	.-20     	; 0x296 <SRF02_i2C_Read+0x34>
     2aa:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     2ae:	98 7f       	andi	r25, 0xF8	; 248
     2b0:	98 31       	cpi	r25, 0x18	; 24
     2b2:	21 f0       	breq	.+8      	; 0x2bc <SRF02_i2C_Read+0x5a>
     2b4:	e2 e0       	ldi	r30, 0x02	; 2
     2b6:	03 c0       	rjmp	.+6      	; 0x2be <SRF02_i2C_Read+0x5c>
     2b8:	e1 e0       	ldi	r30, 0x01	; 1
     2ba:	01 c0       	rjmp	.+2      	; 0x2be <SRF02_i2C_Read+0x5c>
     2bc:	e0 e0       	ldi	r30, 0x00	; 0
     2be:	e1 11       	cpse	r30, r1
     2c0:	7b c0       	rjmp	.+246    	; 0x3b8 <SRF02_i2C_Read+0x156>
     2c2:	60 93 73 00 	sts	0x0073, r22	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     2c6:	94 e8       	ldi	r25, 0x84	; 132
     2c8:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     2cc:	20 e0       	ldi	r18, 0x00	; 0
     2ce:	30 e0       	ldi	r19, 0x00	; 0
     2d0:	07 c0       	rjmp	.+14     	; 0x2e0 <SRF02_i2C_Read+0x7e>
     2d2:	b9 01       	movw	r22, r18
     2d4:	6f 5f       	subi	r22, 0xFF	; 255
     2d6:	7f 4f       	sbci	r23, 0xFF	; 255
     2d8:	21 3d       	cpi	r18, 0xD1	; 209
     2da:	37 40       	sbci	r19, 0x07	; 7
     2dc:	60 f4       	brcc	.+24     	; 0x2f6 <SRF02_i2C_Read+0x94>
     2de:	9b 01       	movw	r18, r22
     2e0:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     2e4:	99 23       	and	r25, r25
     2e6:	ac f7       	brge	.-22     	; 0x2d2 <SRF02_i2C_Read+0x70>
     2e8:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     2ec:	98 7f       	andi	r25, 0xF8	; 248
     2ee:	98 32       	cpi	r25, 0x28	; 40
     2f0:	19 f0       	breq	.+6      	; 0x2f8 <SRF02_i2C_Read+0x96>
     2f2:	e2 e0       	ldi	r30, 0x02	; 2
     2f4:	01 c0       	rjmp	.+2      	; 0x2f8 <SRF02_i2C_Read+0x96>
     2f6:	e1 e0       	ldi	r30, 0x01	; 1
     2f8:	e1 11       	cpse	r30, r1
     2fa:	5e c0       	rjmp	.+188    	; 0x3b8 <SRF02_i2C_Read+0x156>
     2fc:	94 ea       	ldi	r25, 0xA4	; 164
     2fe:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     302:	20 e0       	ldi	r18, 0x00	; 0
     304:	30 e0       	ldi	r19, 0x00	; 0
     306:	07 c0       	rjmp	.+14     	; 0x316 <SRF02_i2C_Read+0xb4>
     308:	b9 01       	movw	r22, r18
     30a:	6f 5f       	subi	r22, 0xFF	; 255
     30c:	7f 4f       	sbci	r23, 0xFF	; 255
     30e:	21 3d       	cpi	r18, 0xD1	; 209
     310:	37 40       	sbci	r19, 0x07	; 7
     312:	60 f4       	brcc	.+24     	; 0x32c <SRF02_i2C_Read+0xca>
     314:	9b 01       	movw	r18, r22
     316:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     31a:	99 23       	and	r25, r25
     31c:	ac f7       	brge	.-22     	; 0x308 <SRF02_i2C_Read+0xa6>
     31e:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     322:	98 7f       	andi	r25, 0xF8	; 248
     324:	90 31       	cpi	r25, 0x10	; 16
     326:	19 f0       	breq	.+6      	; 0x32e <SRF02_i2C_Read+0xcc>
     328:	e2 e0       	ldi	r30, 0x02	; 2
     32a:	01 c0       	rjmp	.+2      	; 0x32e <SRF02_i2C_Read+0xcc>
     32c:	e1 e0       	ldi	r30, 0x01	; 1
     32e:	e1 11       	cpse	r30, r1
     330:	43 c0       	rjmp	.+134    	; 0x3b8 <SRF02_i2C_Read+0x156>
     332:	81 60       	ori	r24, 0x01	; 1
     334:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     338:	84 e8       	ldi	r24, 0x84	; 132
     33a:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     33e:	20 e0       	ldi	r18, 0x00	; 0
     340:	30 e0       	ldi	r19, 0x00	; 0
     342:	07 c0       	rjmp	.+14     	; 0x352 <SRF02_i2C_Read+0xf0>
     344:	b9 01       	movw	r22, r18
     346:	6f 5f       	subi	r22, 0xFF	; 255
     348:	7f 4f       	sbci	r23, 0xFF	; 255
     34a:	21 3d       	cpi	r18, 0xD1	; 209
     34c:	37 40       	sbci	r19, 0x07	; 7
     34e:	60 f4       	brcc	.+24     	; 0x368 <SRF02_i2C_Read+0x106>
     350:	9b 01       	movw	r18, r22
     352:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     356:	99 23       	and	r25, r25
     358:	ac f7       	brge	.-22     	; 0x344 <SRF02_i2C_Read+0xe2>
     35a:	80 91 71 00 	lds	r24, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     35e:	88 7f       	andi	r24, 0xF8	; 248
     360:	80 34       	cpi	r24, 0x40	; 64
     362:	19 f0       	breq	.+6      	; 0x36a <SRF02_i2C_Read+0x108>
     364:	e2 e0       	ldi	r30, 0x02	; 2
     366:	01 c0       	rjmp	.+2      	; 0x36a <SRF02_i2C_Read+0x108>
     368:	e1 e0       	ldi	r30, 0x01	; 1
     36a:	e1 11       	cpse	r30, r1
     36c:	25 c0       	rjmp	.+74     	; 0x3b8 <SRF02_i2C_Read+0x156>
     36e:	84 e8       	ldi	r24, 0x84	; 132
     370:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     374:	20 e0       	ldi	r18, 0x00	; 0
     376:	30 e0       	ldi	r19, 0x00	; 0
     378:	06 c0       	rjmp	.+12     	; 0x386 <SRF02_i2C_Read+0x124>
     37a:	c9 01       	movw	r24, r18
     37c:	01 96       	adiw	r24, 0x01	; 1
     37e:	21 3d       	cpi	r18, 0xD1	; 209
     380:	37 40       	sbci	r19, 0x07	; 7
     382:	60 f4       	brcc	.+24     	; 0x39c <SRF02_i2C_Read+0x13a>
     384:	9c 01       	movw	r18, r24
     386:	80 91 74 00 	lds	r24, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     38a:	88 23       	and	r24, r24
     38c:	b4 f7       	brge	.-20     	; 0x37a <SRF02_i2C_Read+0x118>
     38e:	80 91 71 00 	lds	r24, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     392:	88 7f       	andi	r24, 0xF8	; 248
     394:	88 35       	cpi	r24, 0x58	; 88
     396:	19 f0       	breq	.+6      	; 0x39e <SRF02_i2C_Read+0x13c>
     398:	e2 e0       	ldi	r30, 0x02	; 2
     39a:	01 c0       	rjmp	.+2      	; 0x39e <SRF02_i2C_Read+0x13c>
     39c:	e1 e0       	ldi	r30, 0x01	; 1
     39e:	e1 11       	cpse	r30, r1
     3a0:	03 c0       	rjmp	.+6      	; 0x3a8 <SRF02_i2C_Read+0x146>
     3a2:	80 91 73 00 	lds	r24, 0x0073	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     3a6:	01 c0       	rjmp	.+2      	; 0x3aa <SRF02_i2C_Read+0x148>
     3a8:	80 e0       	ldi	r24, 0x00	; 0
     3aa:	e1 11       	cpse	r30, r1
     3ac:	05 c0       	rjmp	.+10     	; 0x3b8 <SRF02_i2C_Read+0x156>
     3ae:	94 e9       	ldi	r25, 0x94	; 148
     3b0:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     3b4:	da 01       	movw	r26, r20
     3b6:	8c 93       	st	X, r24
     3b8:	8e 2f       	mov	r24, r30
     3ba:	08 95       	ret

000003bc <startRanging>:
     3bc:	41 e5       	ldi	r20, 0x51	; 81
     3be:	60 e0       	ldi	r22, 0x00	; 0
     3c0:	e1 ce       	rjmp	.-574    	; 0x184 <SRF02_i2C_Write>
     3c2:	08 95       	ret

000003c4 <getRange>:
     3c4:	ef 92       	push	r14
     3c6:	ff 92       	push	r15
     3c8:	1f 93       	push	r17
     3ca:	cf 93       	push	r28
     3cc:	df 93       	push	r29
     3ce:	1f 92       	push	r1
     3d0:	cd b7       	in	r28, 0x3d	; 61
     3d2:	de b7       	in	r29, 0x3e	; 62
     3d4:	18 2f       	mov	r17, r24
     3d6:	7b 01       	movw	r14, r22
     3d8:	ae 01       	movw	r20, r28
     3da:	4f 5f       	subi	r20, 0xFF	; 255
     3dc:	5f 4f       	sbci	r21, 0xFF	; 255
     3de:	62 e0       	ldi	r22, 0x02	; 2
     3e0:	40 df       	rcall	.-384    	; 0x262 <SRF02_i2C_Read>
     3e2:	88 23       	and	r24, r24
     3e4:	11 f0       	breq	.+4      	; 0x3ea <getRange+0x26>
     3e6:	90 e0       	ldi	r25, 0x00	; 0
     3e8:	16 c0       	rjmp	.+44     	; 0x416 <__LOCK_REGION_LENGTH__+0x16>
     3ea:	89 81       	ldd	r24, Y+1	; 0x01
     3ec:	f7 01       	movw	r30, r14
     3ee:	10 82       	st	Z, r1
     3f0:	81 83       	std	Z+1, r24	; 0x01
     3f2:	ae 01       	movw	r20, r28
     3f4:	4f 5f       	subi	r20, 0xFF	; 255
     3f6:	5f 4f       	sbci	r21, 0xFF	; 255
     3f8:	63 e0       	ldi	r22, 0x03	; 3
     3fa:	81 2f       	mov	r24, r17
     3fc:	32 df       	rcall	.-412    	; 0x262 <SRF02_i2C_Read>
     3fe:	88 23       	and	r24, r24
     400:	11 f0       	breq	.+4      	; 0x406 <__LOCK_REGION_LENGTH__+0x6>
     402:	90 e0       	ldi	r25, 0x00	; 0
     404:	08 c0       	rjmp	.+16     	; 0x416 <__LOCK_REGION_LENGTH__+0x16>
     406:	99 81       	ldd	r25, Y+1	; 0x01
     408:	f7 01       	movw	r30, r14
     40a:	20 81       	ld	r18, Z
     40c:	31 81       	ldd	r19, Z+1	; 0x01
     40e:	29 2b       	or	r18, r25
     410:	31 83       	std	Z+1, r19	; 0x01
     412:	20 83       	st	Z, r18
     414:	90 e0       	ldi	r25, 0x00	; 0
     416:	0f 90       	pop	r0
     418:	df 91       	pop	r29
     41a:	cf 91       	pop	r28
     41c:	1f 91       	pop	r17
     41e:	ff 90       	pop	r15
     420:	ef 90       	pop	r14
     422:	08 95       	ret

00000424 <Timer0_Init>:
	UCSR0B = (1<<RXCIE0) | (1<<RXEN0) | (1<<TXEN0);  // RX IRQ, RX/TX enable
	UCSR0C = (1<<UCSZ01) | (1<<UCSZ00);              // 8N1
}
//=================타이머카운터0==================
void Timer0_Init(){//1ms
	TCCR0=(1<<WGM01)|(1<<CS00)|(1<<CS01)|(1<<CS02);
     424:	8f e0       	ldi	r24, 0x0F	; 15
     426:	83 bf       	out	0x33, r24	; 51
	TCNT0=0x00;
     428:	12 be       	out	0x32, r1	; 50
	OCR0=14;
     42a:	8e e0       	ldi	r24, 0x0E	; 14
     42c:	81 bf       	out	0x31, r24	; 49
	TIMSK=(1<<OCIE0);
     42e:	82 e0       	ldi	r24, 0x02	; 2
     430:	87 bf       	out	0x37, r24	; 55
     432:	08 95       	ret

00000434 <pwm1_init>:
}

//=================타이머카운터1==================
void pwm1_init(void){
	// Timer1 Fast PWM 8bit
	TCCR1A = (1<<COM1A1)|(1<<COM1B1)|(1<<WGM10);
     434:	81 ea       	ldi	r24, 0xA1	; 161
     436:	8f bd       	out	0x2f, r24	; 47
	TCCR1B = (1<<WGM12)|(1<<CS11); // prescaler 8
     438:	8a e0       	ldi	r24, 0x0A	; 10
     43a:	8e bd       	out	0x2e, r24	; 46
     43c:	08 95       	ret

0000043e <pwm3_init>:
	
}
//=================타이머카운터3==================
void pwm3_init(void){
	// Timer3 Fast PWM 8bit
	TCCR3A = (1<<COM3A1)|(1<<COM3B1)|(1<<WGM30);
     43e:	81 ea       	ldi	r24, 0xA1	; 161
     440:	80 93 8b 00 	sts	0x008B, r24	; 0x80008b <__TEXT_REGION_LENGTH__+0x7e008b>
	TCCR3B = (1<<WGM32)|(1<<CS31); // prescaler 8
     444:	8a e0       	ldi	r24, 0x0A	; 10
     446:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__TEXT_REGION_LENGTH__+0x7e008a>
     44a:	08 95       	ret

0000044c <Timer2_Init>:
}
//=============== 부저용 타이머카운터 2===============
void Timer2_Init(){
	  
	 // prescaler = 64
	 TCCR2 = (1<<WGM21) | (1<<CS22);
     44c:	8c e0       	ldi	r24, 0x0C	; 12
     44e:	85 bd       	out	0x25, r24	; 37

	 // 2kHz tick
	 // OCR2 = F_CPU/(64*2000) - 1 ≈ 114
	 OCR2 = 114;
     450:	82 e7       	ldi	r24, 0x72	; 114
     452:	83 bd       	out	0x23, r24	; 35

	   // 비교매치 인터럽트 enable
	   TIMSK |= (1<<OCIE2);
     454:	87 b7       	in	r24, 0x37	; 55
     456:	80 68       	ori	r24, 0x80	; 128
     458:	87 bf       	out	0x37, r24	; 55
     45a:	08 95       	ret

0000045c <motor_speed_set>:




void motor_speed_set(uint8_t speed){
	OCR1A=speed;
     45c:	90 e0       	ldi	r25, 0x00	; 0
     45e:	9b bd       	out	0x2b, r25	; 43
     460:	8a bd       	out	0x2a, r24	; 42
	OCR1B =speed;
     462:	99 bd       	out	0x29, r25	; 41
     464:	88 bd       	out	0x28, r24	; 40
	OCR3A=speed;
     466:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x7e0087>
     46a:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x7e0086>
	OCR3B =speed;
     46e:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
     472:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
     476:	08 95       	ret

00000478 <send_ultra_to_sub_uart0>:
//필요 인수: 초음파 센서 값
//반환 값: 굳이 필요 X
//구현 필요 내용: 받은 초음파 센서 값을 형변환하여 전송(상위,하위 바이트 변환 필요)
			   //인터럽트를 사용 해 전송할 것이니 UDRIE1 활성화 필요
			   //(인터럽트 루틴 안에서 송신 후 비활성화 필요)*/
	srf_buf[1]=(*range>>8)&0xff;
     478:	dc 01       	movw	r26, r24
     47a:	11 96       	adiw	r26, 0x01	; 1
     47c:	2c 91       	ld	r18, X
     47e:	11 97       	sbiw	r26, 0x01	; 1
     480:	e9 e1       	ldi	r30, 0x19	; 25
     482:	f2 e0       	ldi	r31, 0x02	; 2
     484:	21 83       	std	Z+1, r18	; 0x01
	srf_buf[0]=(*range&0xff);
     486:	8c 91       	ld	r24, X
     488:	80 83       	st	Z, r24
	srf_buf_idx=0;
     48a:	10 92 18 02 	sts	0x0218, r1	; 0x800218 <srf_buf_idx>
	UCSR0B |= (1<<UDRIE0);
     48e:	8a b1       	in	r24, 0x0a	; 10
     490:	80 62       	ori	r24, 0x20	; 32
     492:	8a b9       	out	0x0a, r24	; 10
     494:	08 95       	ret

00000496 <main_rx_cmd_uart0>:
/*  
필요 인수: X
반환 값: 속도 제어 신호
구현 필요 내용: main_mcu로부터 받은 제어 신호를 수신함		  
*/	
	*motor_flag=speedflag_buf;
     496:	20 91 16 02 	lds	r18, 0x0216	; 0x800216 <speedflag_buf>
     49a:	fc 01       	movw	r30, r24
     49c:	20 83       	st	Z, r18
	*fcw_state=fcw_state_buf;
     49e:	80 91 15 02 	lds	r24, 0x0215	; 0x800215 <fcw_state_buf>
     4a2:	fb 01       	movw	r30, r22
     4a4:	80 83       	st	Z, r24
     4a6:	08 95       	ret

000004a8 <Ultrasonic_filtered>:
}

void Ultrasonic_filtered(unsigned int *range){
	static uint16_t prev_dfiltered = 0;
	if(*range == 0 || *range > 500){
     4a8:	fc 01       	movw	r30, r24
     4aa:	40 81       	ld	r20, Z
     4ac:	51 81       	ldd	r21, Z+1	; 0x01
     4ae:	9a 01       	movw	r18, r20
     4b0:	21 50       	subi	r18, 0x01	; 1
     4b2:	31 09       	sbc	r19, r1
     4b4:	24 3f       	cpi	r18, 0xF4	; 244
     4b6:	31 40       	sbci	r19, 0x01	; 1
     4b8:	40 f0       	brcs	.+16     	; 0x4ca <Ultrasonic_filtered+0x22>
		*range = prev_dfiltered;
     4ba:	20 91 86 01 	lds	r18, 0x0186	; 0x800186 <__data_end>
     4be:	30 91 87 01 	lds	r19, 0x0187	; 0x800187 <__data_end+0x1>
     4c2:	fc 01       	movw	r30, r24
     4c4:	31 83       	std	Z+1, r19	; 0x01
     4c6:	20 83       	st	Z, r18
		return;
     4c8:	08 95       	ret
	}
	
	
	if(prev_dfiltered == 0){
     4ca:	20 91 86 01 	lds	r18, 0x0186	; 0x800186 <__data_end>
     4ce:	30 91 87 01 	lds	r19, 0x0187	; 0x800187 <__data_end+0x1>
     4d2:	21 15       	cp	r18, r1
     4d4:	31 05       	cpc	r19, r1
     4d6:	29 f4       	brne	.+10     	; 0x4e2 <Ultrasonic_filtered+0x3a>
		prev_dfiltered = *range;
     4d8:	50 93 87 01 	sts	0x0187, r21	; 0x800187 <__data_end+0x1>
     4dc:	40 93 86 01 	sts	0x0186, r20	; 0x800186 <__data_end>
		return;
     4e0:	08 95       	ret
	}

	// 필터 계수 0.25(0 < alpha < 1)
	*range=( (*range)+3*prev_dfiltered) / 4;
     4e2:	b9 01       	movw	r22, r18
     4e4:	66 0f       	add	r22, r22
     4e6:	77 1f       	adc	r23, r23
     4e8:	26 0f       	add	r18, r22
     4ea:	37 1f       	adc	r19, r23
     4ec:	24 0f       	add	r18, r20
     4ee:	35 1f       	adc	r19, r21
     4f0:	36 95       	lsr	r19
     4f2:	27 95       	ror	r18
     4f4:	36 95       	lsr	r19
     4f6:	27 95       	ror	r18
     4f8:	fc 01       	movw	r30, r24
     4fa:	31 83       	std	Z+1, r19	; 0x01
     4fc:	20 83       	st	Z, r18
	prev_dfiltered = *range;
     4fe:	30 93 87 01 	sts	0x0187, r19	; 0x800187 <__data_end+0x1>
     502:	20 93 86 01 	sts	0x0186, r18	; 0x800186 <__data_end>
     506:	08 95       	ret

00000508 <motor_driection>:
	
	
}

void motor_driection(uint8_t dir_flag){
	  if (dir_flag == FORWARD)
     508:	81 11       	cpse	r24, r1
     50a:	19 c0       	rjmp	.+50     	; 0x53e <motor_driection+0x36>
	  {
		 // A : PD0 = 1, PD1 = 0
		 PORTD |=  (1<<IN1_A);
     50c:	82 b3       	in	r24, 0x12	; 18
     50e:	80 61       	ori	r24, 0x10	; 16
     510:	82 bb       	out	0x12, r24	; 18
		 PORTD &= ~(1<<IN2_A);
     512:	82 b3       	in	r24, 0x12	; 18
     514:	8f 7d       	andi	r24, 0xDF	; 223
     516:	82 bb       	out	0x12, r24	; 18

		 // B : PD2 = 1, PD3 = 0
		 PORTD |=  (1<<IN1_B);
     518:	82 b3       	in	r24, 0x12	; 18
     51a:	80 64       	ori	r24, 0x40	; 64
     51c:	82 bb       	out	0x12, r24	; 18
		 PORTD &= ~(1<<IN2_B);
     51e:	82 b3       	in	r24, 0x12	; 18
     520:	8f 77       	andi	r24, 0x7F	; 127
     522:	82 bb       	out	0x12, r24	; 18

		 // C : PB0 = 1, PB1 = 0
		 PORTB |=  (1<<IN1_C);
     524:	88 b3       	in	r24, 0x18	; 24
     526:	81 60       	ori	r24, 0x01	; 1
     528:	88 bb       	out	0x18, r24	; 24
		 PORTB &= ~(1<<IN2_C);
     52a:	88 b3       	in	r24, 0x18	; 24
     52c:	8d 7f       	andi	r24, 0xFD	; 253
     52e:	88 bb       	out	0x18, r24	; 24

		 // D : PB2 = 1, PB3 = 0
		 PORTB |=  (1<<IN1_D);
     530:	88 b3       	in	r24, 0x18	; 24
     532:	84 60       	ori	r24, 0x04	; 4
     534:	88 bb       	out	0x18, r24	; 24
		 PORTB &= ~(1<<IN2_D);
     536:	88 b3       	in	r24, 0x18	; 24
     538:	87 7f       	andi	r24, 0xF7	; 247
     53a:	88 bb       	out	0x18, r24	; 24
     53c:	08 95       	ret
		}
	  else   // BACKWARD
	  {
		 
		 PORTD &= ~(1<<IN1_A);
     53e:	82 b3       	in	r24, 0x12	; 18
     540:	8f 7e       	andi	r24, 0xEF	; 239
     542:	82 bb       	out	0x12, r24	; 18
		 PORTD |=  (1<<IN2_A);
     544:	82 b3       	in	r24, 0x12	; 18
     546:	80 62       	ori	r24, 0x20	; 32
     548:	82 bb       	out	0x12, r24	; 18

	
		 PORTD &= ~(1<<IN1_B);
     54a:	82 b3       	in	r24, 0x12	; 18
     54c:	8f 7b       	andi	r24, 0xBF	; 191
     54e:	82 bb       	out	0x12, r24	; 18
		 PORTD |=  (1<<IN2_B);
     550:	82 b3       	in	r24, 0x12	; 18
     552:	80 68       	ori	r24, 0x80	; 128
     554:	82 bb       	out	0x12, r24	; 18

	
		 PORTB &= ~(1<<IN1_C);
     556:	88 b3       	in	r24, 0x18	; 24
     558:	8e 7f       	andi	r24, 0xFE	; 254
     55a:	88 bb       	out	0x18, r24	; 24
		 PORTB |=  (1<<IN2_C);
     55c:	88 b3       	in	r24, 0x18	; 24
     55e:	82 60       	ori	r24, 0x02	; 2
     560:	88 bb       	out	0x18, r24	; 24

	
		 PORTB &= ~(1<<IN1_D);
     562:	88 b3       	in	r24, 0x18	; 24
     564:	8b 7f       	andi	r24, 0xFB	; 251
     566:	88 bb       	out	0x18, r24	; 24
		 PORTB |=  (1<<IN2_D);
     568:	88 b3       	in	r24, 0x18	; 24
     56a:	88 60       	ori	r24, 0x08	; 8
     56c:	88 bb       	out	0x18, r24	; 24
     56e:	08 95       	ret

00000570 <motor_drive>:
		}
}

//서브 모터 구동
void motor_drive(uint8_t flag, uint8_t *speed){
     570:	cf 93       	push	r28
     572:	df 93       	push	r29
     574:	eb 01       	movw	r28, r22
	if (flag==SPEED_UP){
     576:	81 30       	cpi	r24, 0x01	; 1
     578:	21 f4       	brne	.+8      	; 0x582 <motor_drive+0x12>
		*speed=MOTOR_SPEED_basic;
     57a:	88 ec       	ldi	r24, 0xC8	; 200
     57c:	88 83       	st	Y, r24
		motor_speed_set(*speed);
     57e:	6e df       	rcall	.-292    	; 0x45c <motor_speed_set>
     580:	2c c0       	rjmp	.+88     	; 0x5da <motor_drive+0x6a>
		
	}
	else if (flag==SPEED_DOWN){
     582:	82 30       	cpi	r24, 0x02	; 2
     584:	21 f4       	brne	.+8      	; 0x58e <motor_drive+0x1e>
		*speed=MOTOR_SPEED_decrease;
     586:	86 e9       	ldi	r24, 0x96	; 150
		motor_speed_set(*speed);
     588:	88 83       	st	Y, r24
     58a:	68 df       	rcall	.-304    	; 0x45c <motor_speed_set>
     58c:	26 c0       	rjmp	.+76     	; 0x5da <motor_drive+0x6a>
		
	}
	else if(flag == SPEED_STAY){
     58e:	84 30       	cpi	r24, 0x04	; 4
		
		motor_speed_set(*speed);
     590:	19 f4       	brne	.+6      	; 0x598 <motor_drive+0x28>
     592:	88 81       	ld	r24, Y
     594:	63 df       	rcall	.-314    	; 0x45c <motor_speed_set>
     596:	21 c0       	rjmp	.+66     	; 0x5da <motor_drive+0x6a>
	}

	else if(flag==MOTOR_STOP){
     598:	83 30       	cpi	r24, 0x03	; 3
     59a:	f9 f4       	brne	.+62     	; 0x5da <motor_drive+0x6a>
		for(int16_t s  = *speed; s >= 0; s -= 10){
     59c:	88 81       	ld	r24, Y
     59e:	90 e0       	ldi	r25, 0x00	; 0
     5a0:	11 c0       	rjmp	.+34     	; 0x5c4 <motor_drive+0x54>
			OCR1A = s;
     5a2:	9b bd       	out	0x2b, r25	; 43
     5a4:	8a bd       	out	0x2a, r24	; 42
			OCR1B = s;
     5a6:	99 bd       	out	0x29, r25	; 41
     5a8:	88 bd       	out	0x28, r24	; 40
			OCR3A = s;
     5aa:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x7e0087>
     5ae:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x7e0086>
			OCR3B = s;
     5b2:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
     5b6:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     5ba:	e3 e3       	ldi	r30, 0x33	; 51
     5bc:	fb e2       	ldi	r31, 0x2B	; 43
     5be:	31 97       	sbiw	r30, 0x01	; 1
     5c0:	f1 f7       	brne	.-4      	; 0x5be <motor_drive+0x4e>
		
		motor_speed_set(*speed);
	}

	else if(flag==MOTOR_STOP){
		for(int16_t s  = *speed; s >= 0; s -= 10){
     5c2:	0a 97       	sbiw	r24, 0x0a	; 10
     5c4:	99 23       	and	r25, r25
			OCR1B = s;
			OCR3A = s;
			OCR3B = s;
			_delay_ms(3);
		}
		 motor_speed_set(0);
     5c6:	6c f7       	brge	.-38     	; 0x5a2 <motor_drive+0x32>
     5c8:	80 e0       	ldi	r24, 0x00	; 0
     5ca:	48 df       	rcall	.-368    	; 0x45c <motor_speed_set>
		*speed=0;
     5cc:	18 82       	st	Y, r1
		// IN 핀 모두 LOW (브레이크 해제)
		PORTD &= ~((1<<IN1_A)|(1<<IN2_A)|(1<<IN1_B)|(1<<IN2_B));
     5ce:	82 b3       	in	r24, 0x12	; 18
     5d0:	8f 70       	andi	r24, 0x0F	; 15
     5d2:	82 bb       	out	0x12, r24	; 18
		PORTB &= ~((1<<IN1_C)|(1<<IN2_C)|(1<<IN1_D)|(1<<IN2_D));
     5d4:	88 b3       	in	r24, 0x18	; 24
     5d6:	80 7f       	andi	r24, 0xF0	; 240
     5d8:	88 bb       	out	0x18, r24	; 24
	}
	
}
     5da:	df 91       	pop	r29
     5dc:	cf 91       	pop	r28
     5de:	08 95       	ret

000005e0 <fcw_state_to_string>:
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     5e0:	e5 e6       	ldi	r30, 0x65	; 101
     5e2:	f0 e0       	ldi	r31, 0x00	; 0
     5e4:	90 81       	ld	r25, Z
     5e6:	9b 7f       	andi	r25, 0xFB	; 251
     5e8:	90 83       	st	Z, r25
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     5ea:	90 81       	ld	r25, Z
     5ec:	9d 7f       	andi	r25, 0xFD	; 253
     5ee:	90 83       	st	Z, r25
    LCD_CTRL |= (1 << LCD_EN);    // E high
     5f0:	90 81       	ld	r25, Z
     5f2:	91 60       	ori	r25, 0x01	; 1
     5f4:	90 83       	st	Z, r25
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     5f6:	96 ef       	ldi	r25, 0xF6	; 246
     5f8:	9a 95       	dec	r25
     5fa:	f1 f7       	brne	.-4      	; 0x5f8 <fcw_state_to_string+0x18>
    _delay_us(50);
    LCD_WINST = command;          // put command
     5fc:	90 ec       	ldi	r25, 0xC0	; 192
     5fe:	9b bb       	out	0x1b, r25	; 27
     600:	96 ef       	ldi	r25, 0xF6	; 246
     602:	9a 95       	dec	r25
     604:	f1 f7       	brne	.-4      	; 0x602 <fcw_state_to_string+0x22>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     606:	90 81       	ld	r25, Z
     608:	9e 7f       	andi	r25, 0xFE	; 254
     60a:	90 83       	st	Z, r25

//펌웨어 수정(구현 가능 할 시)

void fcw_state_to_string(uint8_t state){
	LCD_Pos(1,0);
	switch(state){
     60c:	81 30       	cpi	r24, 0x01	; 1
     60e:	09 f4       	brne	.+2      	; 0x612 <fcw_state_to_string+0x32>
     610:	54 c0       	rjmp	.+168    	; 0x6ba <fcw_state_to_string+0xda>
     612:	50 f1       	brcs	.+84     	; 0x668 <fcw_state_to_string+0x88>
     614:	82 30       	cpi	r24, 0x02	; 2
     616:	09 f4       	brne	.+2      	; 0x61a <fcw_state_to_string+0x3a>
     618:	79 c0       	rjmp	.+242    	; 0x70c <fcw_state_to_string+0x12c>
     61a:	83 30       	cpi	r24, 0x03	; 3
     61c:	09 f4       	brne	.+2      	; 0x620 <fcw_state_to_string+0x40>
     61e:	9f c0       	rjmp	.+318    	; 0x75e <fcw_state_to_string+0x17e>
     620:	c7 c0       	rjmp	.+398    	; 0x7b0 <fcw_state_to_string+0x1d0>
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     622:	11 96       	adiw	r26, 0x01	; 1
     624:	81 e0       	ldi	r24, 0x01	; 1
     626:	06 c0       	rjmp	.+12     	; 0x634 <fcw_state_to_string+0x54>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     628:	e6 e6       	ldi	r30, 0x66	; 102
     62a:	fe e0       	ldi	r31, 0x0E	; 14
     62c:	31 97       	sbiw	r30, 0x01	; 1
     62e:	f1 f7       	brne	.-4      	; 0x62c <fcw_state_to_string+0x4c>
     630:	00 00       	nop
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     632:	82 2f       	mov	r24, r18
     634:	2f ef       	ldi	r18, 0xFF	; 255
     636:	28 0f       	add	r18, r24
     638:	81 11       	cpse	r24, r1
     63a:	f6 cf       	rjmp	.-20     	; 0x628 <fcw_state_to_string+0x48>
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     63c:	e5 e6       	ldi	r30, 0x65	; 101
     63e:	f0 e0       	ldi	r31, 0x00	; 0
     640:	80 81       	ld	r24, Z
     642:	84 60       	ori	r24, 0x04	; 4
     644:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     646:	80 81       	ld	r24, Z
     648:	8d 7f       	andi	r24, 0xFD	; 253
     64a:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     64c:	80 81       	ld	r24, Z
     64e:	81 60       	ori	r24, 0x01	; 1
     650:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     652:	86 ef       	ldi	r24, 0xF6	; 246
     654:	8a 95       	dec	r24
     656:	f1 f7       	brne	.-4      	; 0x654 <fcw_state_to_string+0x74>
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     658:	9b bb       	out	0x1b, r25	; 27
     65a:	96 ef       	ldi	r25, 0xF6	; 246
     65c:	9a 95       	dec	r25
     65e:	f1 f7       	brne	.-4      	; 0x65c <fcw_state_to_string+0x7c>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     660:	80 81       	ld	r24, Z
     662:	8e 7f       	andi	r24, 0xFE	; 254
     664:	80 83       	st	Z, r24
     666:	02 c0       	rjmp	.+4      	; 0x66c <fcw_state_to_string+0x8c>
     668:	a0 e0       	ldi	r26, 0x00	; 0
     66a:	b1 e0       	ldi	r27, 0x01	; 1
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     66c:	9c 91       	ld	r25, X
     66e:	91 11       	cpse	r25, r1
     670:	d8 cf       	rjmp	.-80     	; 0x622 <fcw_state_to_string+0x42>
     672:	08 95       	ret
        LCD_Char((uint8_t)*str++);
     674:	11 96       	adiw	r26, 0x01	; 1
     676:	81 e0       	ldi	r24, 0x01	; 1
     678:	06 c0       	rjmp	.+12     	; 0x686 <fcw_state_to_string+0xa6>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     67a:	e6 e6       	ldi	r30, 0x66	; 102
     67c:	fe e0       	ldi	r31, 0x0E	; 14
     67e:	31 97       	sbiw	r30, 0x01	; 1
     680:	f1 f7       	brne	.-4      	; 0x67e <fcw_state_to_string+0x9e>
     682:	00 00       	nop
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     684:	82 2f       	mov	r24, r18
     686:	2f ef       	ldi	r18, 0xFF	; 255
     688:	28 0f       	add	r18, r24
     68a:	81 11       	cpse	r24, r1
     68c:	f6 cf       	rjmp	.-20     	; 0x67a <fcw_state_to_string+0x9a>
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     68e:	e5 e6       	ldi	r30, 0x65	; 101
     690:	f0 e0       	ldi	r31, 0x00	; 0
     692:	80 81       	ld	r24, Z
     694:	84 60       	ori	r24, 0x04	; 4
     696:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     698:	80 81       	ld	r24, Z
     69a:	8d 7f       	andi	r24, 0xFD	; 253
     69c:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     69e:	80 81       	ld	r24, Z
     6a0:	81 60       	ori	r24, 0x01	; 1
     6a2:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     6a4:	86 ef       	ldi	r24, 0xF6	; 246
     6a6:	8a 95       	dec	r24
     6a8:	f1 f7       	brne	.-4      	; 0x6a6 <fcw_state_to_string+0xc6>
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     6aa:	9b bb       	out	0x1b, r25	; 27
     6ac:	96 ef       	ldi	r25, 0xF6	; 246
     6ae:	9a 95       	dec	r25
     6b0:	f1 f7       	brne	.-4      	; 0x6ae <fcw_state_to_string+0xce>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     6b2:	80 81       	ld	r24, Z
     6b4:	8e 7f       	andi	r24, 0xFE	; 254
     6b6:	80 83       	st	Z, r24
     6b8:	02 c0       	rjmp	.+4      	; 0x6be <fcw_state_to_string+0xde>
     6ba:	af e0       	ldi	r26, 0x0F	; 15
     6bc:	b1 e0       	ldi	r27, 0x01	; 1
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     6be:	9c 91       	ld	r25, X
     6c0:	91 11       	cpse	r25, r1
     6c2:	d8 cf       	rjmp	.-80     	; 0x674 <fcw_state_to_string+0x94>
     6c4:	08 95       	ret
        LCD_Char((uint8_t)*str++);
     6c6:	11 96       	adiw	r26, 0x01	; 1
     6c8:	81 e0       	ldi	r24, 0x01	; 1
     6ca:	06 c0       	rjmp	.+12     	; 0x6d8 <fcw_state_to_string+0xf8>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     6cc:	e6 e6       	ldi	r30, 0x66	; 102
     6ce:	fe e0       	ldi	r31, 0x0E	; 14
     6d0:	31 97       	sbiw	r30, 0x01	; 1
     6d2:	f1 f7       	brne	.-4      	; 0x6d0 <fcw_state_to_string+0xf0>
     6d4:	00 00       	nop
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     6d6:	82 2f       	mov	r24, r18
     6d8:	2f ef       	ldi	r18, 0xFF	; 255
     6da:	28 0f       	add	r18, r24
     6dc:	81 11       	cpse	r24, r1
     6de:	f6 cf       	rjmp	.-20     	; 0x6cc <fcw_state_to_string+0xec>
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     6e0:	e5 e6       	ldi	r30, 0x65	; 101
     6e2:	f0 e0       	ldi	r31, 0x00	; 0
     6e4:	80 81       	ld	r24, Z
     6e6:	84 60       	ori	r24, 0x04	; 4
     6e8:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     6ea:	80 81       	ld	r24, Z
     6ec:	8d 7f       	andi	r24, 0xFD	; 253
     6ee:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     6f0:	80 81       	ld	r24, Z
     6f2:	81 60       	ori	r24, 0x01	; 1
     6f4:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     6f6:	86 ef       	ldi	r24, 0xF6	; 246
     6f8:	8a 95       	dec	r24
     6fa:	f1 f7       	brne	.-4      	; 0x6f8 <fcw_state_to_string+0x118>
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     6fc:	9b bb       	out	0x1b, r25	; 27
     6fe:	96 ef       	ldi	r25, 0xF6	; 246
     700:	9a 95       	dec	r25
     702:	f1 f7       	brne	.-4      	; 0x700 <fcw_state_to_string+0x120>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     704:	80 81       	ld	r24, Z
     706:	8e 7f       	andi	r24, 0xFE	; 254
     708:	80 83       	st	Z, r24
     70a:	02 c0       	rjmp	.+4      	; 0x710 <fcw_state_to_string+0x130>
     70c:	ae e1       	ldi	r26, 0x1E	; 30
     70e:	b1 e0       	ldi	r27, 0x01	; 1
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     710:	9c 91       	ld	r25, X
     712:	91 11       	cpse	r25, r1
     714:	d8 cf       	rjmp	.-80     	; 0x6c6 <fcw_state_to_string+0xe6>
     716:	08 95       	ret
        LCD_Char((uint8_t)*str++);
     718:	11 96       	adiw	r26, 0x01	; 1
     71a:	81 e0       	ldi	r24, 0x01	; 1
     71c:	06 c0       	rjmp	.+12     	; 0x72a <fcw_state_to_string+0x14a>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     71e:	e6 e6       	ldi	r30, 0x66	; 102
     720:	fe e0       	ldi	r31, 0x0E	; 14
     722:	31 97       	sbiw	r30, 0x01	; 1
     724:	f1 f7       	brne	.-4      	; 0x722 <fcw_state_to_string+0x142>
     726:	00 00       	nop
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     728:	82 2f       	mov	r24, r18
     72a:	2f ef       	ldi	r18, 0xFF	; 255
     72c:	28 0f       	add	r18, r24
     72e:	81 11       	cpse	r24, r1
     730:	f6 cf       	rjmp	.-20     	; 0x71e <fcw_state_to_string+0x13e>
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     732:	e5 e6       	ldi	r30, 0x65	; 101
     734:	f0 e0       	ldi	r31, 0x00	; 0
     736:	80 81       	ld	r24, Z
     738:	84 60       	ori	r24, 0x04	; 4
     73a:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     73c:	80 81       	ld	r24, Z
     73e:	8d 7f       	andi	r24, 0xFD	; 253
     740:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     742:	80 81       	ld	r24, Z
     744:	81 60       	ori	r24, 0x01	; 1
     746:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     748:	86 ef       	ldi	r24, 0xF6	; 246
     74a:	8a 95       	dec	r24
     74c:	f1 f7       	brne	.-4      	; 0x74a <fcw_state_to_string+0x16a>
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     74e:	9b bb       	out	0x1b, r25	; 27
     750:	96 ef       	ldi	r25, 0xF6	; 246
     752:	9a 95       	dec	r25
     754:	f1 f7       	brne	.-4      	; 0x752 <fcw_state_to_string+0x172>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     756:	80 81       	ld	r24, Z
     758:	8e 7f       	andi	r24, 0xFE	; 254
     75a:	80 83       	st	Z, r24
     75c:	02 c0       	rjmp	.+4      	; 0x762 <fcw_state_to_string+0x182>
     75e:	ad e2       	ldi	r26, 0x2D	; 45
     760:	b1 e0       	ldi	r27, 0x01	; 1
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     762:	9c 91       	ld	r25, X
     764:	91 11       	cpse	r25, r1
     766:	d8 cf       	rjmp	.-80     	; 0x718 <fcw_state_to_string+0x138>
     768:	08 95       	ret
        LCD_Char((uint8_t)*str++);
     76a:	11 96       	adiw	r26, 0x01	; 1
     76c:	81 e0       	ldi	r24, 0x01	; 1
     76e:	06 c0       	rjmp	.+12     	; 0x77c <fcw_state_to_string+0x19c>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     770:	e6 e6       	ldi	r30, 0x66	; 102
     772:	fe e0       	ldi	r31, 0x0E	; 14
     774:	31 97       	sbiw	r30, 0x01	; 1
     776:	f1 f7       	brne	.-4      	; 0x774 <fcw_state_to_string+0x194>
     778:	00 00       	nop
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     77a:	82 2f       	mov	r24, r18
     77c:	2f ef       	ldi	r18, 0xFF	; 255
     77e:	28 0f       	add	r18, r24
     780:	81 11       	cpse	r24, r1
     782:	f6 cf       	rjmp	.-20     	; 0x770 <fcw_state_to_string+0x190>
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     784:	e5 e6       	ldi	r30, 0x65	; 101
     786:	f0 e0       	ldi	r31, 0x00	; 0
     788:	80 81       	ld	r24, Z
     78a:	84 60       	ori	r24, 0x04	; 4
     78c:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     78e:	80 81       	ld	r24, Z
     790:	8d 7f       	andi	r24, 0xFD	; 253
     792:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     794:	80 81       	ld	r24, Z
     796:	81 60       	ori	r24, 0x01	; 1
     798:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     79a:	86 ef       	ldi	r24, 0xF6	; 246
     79c:	8a 95       	dec	r24
     79e:	f1 f7       	brne	.-4      	; 0x79c <fcw_state_to_string+0x1bc>
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     7a0:	9b bb       	out	0x1b, r25	; 27
     7a2:	96 ef       	ldi	r25, 0xF6	; 246
     7a4:	9a 95       	dec	r25
     7a6:	f1 f7       	brne	.-4      	; 0x7a4 <fcw_state_to_string+0x1c4>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     7a8:	80 81       	ld	r24, Z
     7aa:	8e 7f       	andi	r24, 0xFE	; 254
     7ac:	80 83       	st	Z, r24
     7ae:	02 c0       	rjmp	.+4      	; 0x7b4 <fcw_state_to_string+0x1d4>
     7b0:	ad e2       	ldi	r26, 0x2D	; 45
     7b2:	b1 e0       	ldi	r27, 0x01	; 1
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     7b4:	9c 91       	ld	r25, X
     7b6:	91 11       	cpse	r25, r1
     7b8:	d8 cf       	rjmp	.-80     	; 0x76a <fcw_state_to_string+0x18a>
     7ba:	08 95       	ret

000007bc <buzzer_player>:
			break;
	}
}
void buzzer_player(uint8_t state)
{
	switch(state)
     7bc:	81 30       	cpi	r24, 0x01	; 1
     7be:	81 f0       	breq	.+32     	; 0x7e0 <buzzer_player+0x24>
     7c0:	28 f0       	brcs	.+10     	; 0x7cc <buzzer_player+0x10>
     7c2:	82 30       	cpi	r24, 0x02	; 2
     7c4:	01 f1       	breq	.+64     	; 0x806 <buzzer_player+0x4a>
     7c6:	83 30       	cpi	r24, 0x03	; 3
     7c8:	59 f1       	breq	.+86     	; 0x820 <buzzer_player+0x64>
     7ca:	08 95       	ret
	{
		case FCW_SAFE:
		buz_enable = 0;
     7cc:	10 92 0f 02 	sts	0x020F, r1	; 0x80020f <buz_enable>
		buz_pattern = 0;
     7d0:	10 92 0e 02 	sts	0x020E, r1	; 0x80020e <buz_pattern>
		PORTG &= ~_BV(BUZZ_PIN_BIT);
     7d4:	e5 e6       	ldi	r30, 0x65	; 101
     7d6:	f0 e0       	ldi	r31, 0x00	; 0
     7d8:	80 81       	ld	r24, Z
     7da:	8f 7e       	andi	r24, 0xEF	; 239
     7dc:	80 83       	st	Z, r24
		break;
     7de:	08 95       	ret

		case FCW_WARNING:
		buz_enable = 1;
     7e0:	81 e0       	ldi	r24, 0x01	; 1
     7e2:	80 93 0f 02 	sts	0x020F, r24	; 0x80020f <buz_enable>
		buz_pattern = 1;  // 더블 비프
     7e6:	80 93 0e 02 	sts	0x020E, r24	; 0x80020e <buz_pattern>
		buz_half_ticks = buz_calc_half_ticks(700*4); // 낮은 주파수
     7ea:	80 ef       	ldi	r24, 0xF0	; 240
     7ec:	9a e0       	ldi	r25, 0x0A	; 10
     7ee:	78 dc       	rcall	.-1808   	; 0xe0 <buz_calc_half_ticks>
     7f0:	90 93 13 02 	sts	0x0213, r25	; 0x800213 <buz_half_ticks+0x1>
     7f4:	80 93 12 02 	sts	0x0212, r24	; 0x800212 <buz_half_ticks>

		buz_phase_cnt = 0;
     7f8:	10 92 0d 02 	sts	0x020D, r1	; 0x80020d <buz_phase_cnt+0x1>
     7fc:	10 92 0c 02 	sts	0x020C, r1	; 0x80020c <buz_phase_cnt>
		warn_step = 0;
     800:	10 92 0b 02 	sts	0x020B, r1	; 0x80020b <warn_step>
		break;
     804:	08 95       	ret

		case FCW_DANGER:
		buz_enable = 1;
     806:	81 e0       	ldi	r24, 0x01	; 1
     808:	80 93 0f 02 	sts	0x020F, r24	; 0x80020f <buz_enable>
		buz_pattern = 0;  // 연속음
     80c:	10 92 0e 02 	sts	0x020E, r1	; 0x80020e <buz_pattern>
		buz_half_ticks = buz_calc_half_ticks(2200*4); // 높은 주파수
     810:	80 e6       	ldi	r24, 0x60	; 96
     812:	92 e2       	ldi	r25, 0x22	; 34
     814:	65 dc       	rcall	.-1846   	; 0xe0 <buz_calc_half_ticks>
     816:	90 93 13 02 	sts	0x0213, r25	; 0x800213 <buz_half_ticks+0x1>
     81a:	80 93 12 02 	sts	0x0212, r24	; 0x800212 <buz_half_ticks>
		break;
     81e:	08 95       	ret

		case FCW_ERROR:
		buz_enable = 1;
     820:	81 e0       	ldi	r24, 0x01	; 1
     822:	80 93 0f 02 	sts	0x020F, r24	; 0x80020f <buz_enable>
		buz_pattern = 1;
     826:	80 93 0e 02 	sts	0x020E, r24	; 0x80020e <buz_pattern>
		buz_half_ticks = buz_calc_half_ticks(2500*10);
     82a:	88 ea       	ldi	r24, 0xA8	; 168
     82c:	91 e6       	ldi	r25, 0x61	; 97
     82e:	58 dc       	rcall	.-1872   	; 0xe0 <buz_calc_half_ticks>
     830:	90 93 13 02 	sts	0x0213, r25	; 0x800213 <buz_half_ticks+0x1>
     834:	80 93 12 02 	sts	0x0212, r24	; 0x800212 <buz_half_ticks>
		buz_phase_cnt = 0;
     838:	10 92 0d 02 	sts	0x020D, r1	; 0x80020d <buz_phase_cnt+0x1>
     83c:	10 92 0c 02 	sts	0x020C, r1	; 0x80020c <buz_phase_cnt>
		warn_step = 0;
     840:	10 92 0b 02 	sts	0x020B, r1	; 0x80020b <warn_step>
     844:	08 95       	ret

00000846 <__vector_19>:
}


/*===============MAIN_MCU와 송수신==========*/
//uart0 데이터 전송 인터럽트
ISR(USART0_UDRE_vect){
     846:	1f 92       	push	r1
     848:	0f 92       	push	r0
     84a:	0f b6       	in	r0, 0x3f	; 63
     84c:	0f 92       	push	r0
     84e:	11 24       	eor	r1, r1
     850:	0b b6       	in	r0, 0x3b	; 59
     852:	0f 92       	push	r0
     854:	8f 93       	push	r24
     856:	ef 93       	push	r30
     858:	ff 93       	push	r31
	//하위 부터전송
	UDR0=srf_buf[srf_buf_idx++];
     85a:	e0 91 18 02 	lds	r30, 0x0218	; 0x800218 <srf_buf_idx>
     85e:	81 e0       	ldi	r24, 0x01	; 1
     860:	8e 0f       	add	r24, r30
     862:	80 93 18 02 	sts	0x0218, r24	; 0x800218 <srf_buf_idx>
     866:	f0 e0       	ldi	r31, 0x00	; 0
     868:	e7 5e       	subi	r30, 0xE7	; 231
     86a:	fd 4f       	sbci	r31, 0xFD	; 253
     86c:	80 81       	ld	r24, Z
     86e:	8c b9       	out	0x0c, r24	; 12
	
	if(srf_buf_idx>=2){
     870:	80 91 18 02 	lds	r24, 0x0218	; 0x800218 <srf_buf_idx>
     874:	82 30       	cpi	r24, 0x02	; 2
     876:	28 f0       	brcs	.+10     	; 0x882 <__vector_19+0x3c>
		UCSR0B &= ~(1<<UDRIE0);
     878:	8a b1       	in	r24, 0x0a	; 10
     87a:	8f 7d       	andi	r24, 0xDF	; 223
     87c:	8a b9       	out	0x0a, r24	; 10
		srf_buf_idx=0;
     87e:	10 92 18 02 	sts	0x0218, r1	; 0x800218 <srf_buf_idx>
	}
	
	
}
     882:	ff 91       	pop	r31
     884:	ef 91       	pop	r30
     886:	8f 91       	pop	r24
     888:	0f 90       	pop	r0
     88a:	0b be       	out	0x3b, r0	; 59
     88c:	0f 90       	pop	r0
     88e:	0f be       	out	0x3f, r0	; 63
     890:	0f 90       	pop	r0
     892:	1f 90       	pop	r1
     894:	18 95       	reti

00000896 <__vector_18>:

//uart0 데이터 수신 인터럽트
ISR(USART0_RX_vect){
     896:	1f 92       	push	r1
     898:	0f 92       	push	r0
     89a:	0f b6       	in	r0, 0x3f	; 63
     89c:	0f 92       	push	r0
     89e:	11 24       	eor	r1, r1
     8a0:	0b b6       	in	r0, 0x3b	; 59
     8a2:	0f 92       	push	r0
     8a4:	2f 93       	push	r18
     8a6:	8f 93       	push	r24
     8a8:	9f 93       	push	r25
     8aa:	af 93       	push	r26
     8ac:	bf 93       	push	r27
     8ae:	ef 93       	push	r30
     8b0:	ff 93       	push	r31
		//fcw_state_buf=rx_buf[1];	
		//rx_complete_flag=true;
		//rx_idx=0;
	//}
	
	 uint8_t d = UDR0;
     8b2:	8c b1       	in	r24, 0x0c	; 12

	 // ===== OTA 모드면: ASCII 라인 수신 =====
	 if (sub_ota_active) {
     8b4:	90 91 0a 02 	lds	r25, 0x020A	; 0x80020a <sub_ota_active>
     8b8:	99 23       	and	r25, r25
     8ba:	f1 f0       	breq	.+60     	; 0x8f8 <__vector_18+0x62>
		 if (d == '\n') {
     8bc:	8a 30       	cpi	r24, 0x0A	; 10
     8be:	61 f4       	brne	.+24     	; 0x8d8 <__vector_18+0x42>
			 ota_line[ota_idx] = '\0';
     8c0:	e0 91 89 01 	lds	r30, 0x0189	; 0x800189 <ota_idx>
     8c4:	f0 e0       	ldi	r31, 0x00	; 0
     8c6:	e6 57       	subi	r30, 0x76	; 118
     8c8:	fe 4f       	sbci	r31, 0xFE	; 254
     8ca:	10 82       	st	Z, r1
			 ota_line_ready = 1;
     8cc:	81 e0       	ldi	r24, 0x01	; 1
     8ce:	80 93 88 01 	sts	0x0188, r24	; 0x800188 <ota_line_ready>
			 ota_idx = 0;
     8d2:	10 92 89 01 	sts	0x0189, r1	; 0x800189 <ota_idx>
     8d6:	dd c0       	rjmp	.+442    	; 0xa92 <__vector_18+0x1fc>
			 } else {
			 if (ota_idx < sizeof(ota_line)-1) ota_line[ota_idx++] = (char)d;
     8d8:	90 91 89 01 	lds	r25, 0x0189	; 0x800189 <ota_idx>
     8dc:	9f 37       	cpi	r25, 0x7F	; 127
     8de:	08 f0       	brcs	.+2      	; 0x8e2 <__vector_18+0x4c>
     8e0:	d8 c0       	rjmp	.+432    	; 0xa92 <__vector_18+0x1fc>
     8e2:	e0 91 89 01 	lds	r30, 0x0189	; 0x800189 <ota_idx>
     8e6:	91 e0       	ldi	r25, 0x01	; 1
     8e8:	9e 0f       	add	r25, r30
     8ea:	90 93 89 01 	sts	0x0189, r25	; 0x800189 <ota_idx>
     8ee:	f0 e0       	ldi	r31, 0x00	; 0
     8f0:	e6 57       	subi	r30, 0x76	; 118
     8f2:	fe 4f       	sbci	r31, 0xFE	; 254
     8f4:	80 83       	st	Z, r24
     8f6:	cd c0       	rjmp	.+410    	; 0xa92 <__vector_18+0x1fc>
		 }
		 return;
	 }

	 // ===== 평소 모드: 2바이트 motor/fcw =====
	 rx_buf[rx_idx++] = d;
     8f8:	e0 91 17 02 	lds	r30, 0x0217	; 0x800217 <rx_idx>
     8fc:	91 e0       	ldi	r25, 0x01	; 1
     8fe:	9e 0f       	add	r25, r30
     900:	90 93 17 02 	sts	0x0217, r25	; 0x800217 <rx_idx>
     904:	f0 e0       	ldi	r31, 0x00	; 0
     906:	e4 5e       	subi	r30, 0xE4	; 228
     908:	fd 4f       	sbci	r31, 0xFD	; 253
     90a:	80 83       	st	Z, r24
	 if (rx_idx >= 2) {
     90c:	80 91 17 02 	lds	r24, 0x0217	; 0x800217 <rx_idx>
     910:	82 30       	cpi	r24, 0x02	; 2
     912:	08 f4       	brcc	.+2      	; 0x916 <__vector_18+0x80>
     914:	be c0       	rjmp	.+380    	; 0xa92 <__vector_18+0x1fc>
		 // ★ 토큰(0xFF,0xFF) 오면 OTA 모드 진입
		 if (rx_buf[0] == 0xFF && rx_buf[1] == 0xFF) {
     916:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <rx_buf>
     91a:	8f 3f       	cpi	r24, 0xFF	; 255
     91c:	09 f0       	breq	.+2      	; 0x920 <__vector_18+0x8a>
     91e:	ac c0       	rjmp	.+344    	; 0xa78 <__vector_18+0x1e2>
     920:	80 91 1d 02 	lds	r24, 0x021D	; 0x80021d <rx_buf+0x1>
     924:	8f 3f       	cpi	r24, 0xFF	; 255
     926:	09 f0       	breq	.+2      	; 0x92a <__vector_18+0x94>
     928:	a7 c0       	rjmp	.+334    	; 0xa78 <__vector_18+0x1e2>
			 sub_ota_active = 1;
     92a:	91 e0       	ldi	r25, 0x01	; 1
     92c:	90 93 0a 02 	sts	0x020A, r25	; 0x80020a <sub_ota_active>
			 rx_idx = 0;
     930:	10 92 17 02 	sts	0x0217, r1	; 0x800217 <rx_idx>
			 ota_idx = 0;
     934:	10 92 89 01 	sts	0x0189, r1	; 0x800189 <ota_idx>
			 ota_line_ready = 0;
     938:	10 92 88 01 	sts	0x0188, r1	; 0x800188 <ota_line_ready>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     93c:	e5 e6       	ldi	r30, 0x65	; 101
     93e:	f0 e0       	ldi	r31, 0x00	; 0
     940:	80 81       	ld	r24, Z
     942:	8b 7f       	andi	r24, 0xFB	; 251
     944:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     946:	80 81       	ld	r24, Z
     948:	8d 7f       	andi	r24, 0xFD	; 253
     94a:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     94c:	80 81       	ld	r24, Z
     94e:	81 60       	ori	r24, 0x01	; 1
     950:	80 83       	st	Z, r24
     952:	86 ef       	ldi	r24, 0xF6	; 246
     954:	8a 95       	dec	r24
     956:	f1 f7       	brne	.-4      	; 0x954 <__vector_18+0xbe>
    _delay_us(50);
    LCD_WINST = command;          // put command
     958:	9b bb       	out	0x1b, r25	; 27
     95a:	86 ef       	ldi	r24, 0xF6	; 246
     95c:	8a 95       	dec	r24
     95e:	f1 f7       	brne	.-4      	; 0x95c <__vector_18+0xc6>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     960:	80 81       	ld	r24, Z
     962:	8e 7f       	andi	r24, 0xFE	; 254
     964:	80 83       	st	Z, r24
     966:	82 e0       	ldi	r24, 0x02	; 2
     968:	06 c0       	rjmp	.+12     	; 0x976 <__vector_18+0xe0>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     96a:	e6 e6       	ldi	r30, 0x66	; 102
     96c:	fe e0       	ldi	r31, 0x0E	; 14
     96e:	31 97       	sbiw	r30, 0x01	; 1
     970:	f1 f7       	brne	.-4      	; 0x96e <__vector_18+0xd8>
     972:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     974:	89 2f       	mov	r24, r25
     976:	9f ef       	ldi	r25, 0xFF	; 255
     978:	98 0f       	add	r25, r24
     97a:	81 11       	cpse	r24, r1
     97c:	f6 cf       	rjmp	.-20     	; 0x96a <__vector_18+0xd4>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     97e:	e5 e6       	ldi	r30, 0x65	; 101
     980:	f0 e0       	ldi	r31, 0x00	; 0
     982:	80 81       	ld	r24, Z
     984:	8b 7f       	andi	r24, 0xFB	; 251
     986:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     988:	80 81       	ld	r24, Z
     98a:	8d 7f       	andi	r24, 0xFD	; 253
     98c:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     98e:	80 81       	ld	r24, Z
     990:	81 60       	ori	r24, 0x01	; 1
     992:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     994:	86 ef       	ldi	r24, 0xF6	; 246
     996:	8a 95       	dec	r24
     998:	f1 f7       	brne	.-4      	; 0x996 <__vector_18+0x100>
    _delay_us(50);
    LCD_WINST = command;          // put command
     99a:	80 e8       	ldi	r24, 0x80	; 128
     99c:	8b bb       	out	0x1b, r24	; 27
     99e:	86 ef       	ldi	r24, 0xF6	; 246
     9a0:	8a 95       	dec	r24
     9a2:	f1 f7       	brne	.-4      	; 0x9a0 <__vector_18+0x10a>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     9a4:	80 81       	ld	r24, Z
     9a6:	8e 7f       	andi	r24, 0xFE	; 254
     9a8:	80 83       	st	Z, r24
     9aa:	ac e3       	ldi	r26, 0x3C	; 60
     9ac:	b1 e0       	ldi	r27, 0x01	; 1
     9ae:	22 c0       	rjmp	.+68     	; 0x9f4 <__vector_18+0x15e>
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     9b0:	11 96       	adiw	r26, 0x01	; 1
     9b2:	81 e0       	ldi	r24, 0x01	; 1
     9b4:	06 c0       	rjmp	.+12     	; 0x9c2 <__vector_18+0x12c>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     9b6:	e6 e6       	ldi	r30, 0x66	; 102
     9b8:	fe e0       	ldi	r31, 0x0E	; 14
     9ba:	31 97       	sbiw	r30, 0x01	; 1
     9bc:	f1 f7       	brne	.-4      	; 0x9ba <__vector_18+0x124>
     9be:	00 00       	nop
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     9c0:	82 2f       	mov	r24, r18
     9c2:	2f ef       	ldi	r18, 0xFF	; 255
     9c4:	28 0f       	add	r18, r24
     9c6:	81 11       	cpse	r24, r1
     9c8:	f6 cf       	rjmp	.-20     	; 0x9b6 <__vector_18+0x120>
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     9ca:	e5 e6       	ldi	r30, 0x65	; 101
     9cc:	f0 e0       	ldi	r31, 0x00	; 0
     9ce:	80 81       	ld	r24, Z
     9d0:	84 60       	ori	r24, 0x04	; 4
     9d2:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     9d4:	80 81       	ld	r24, Z
     9d6:	8d 7f       	andi	r24, 0xFD	; 253
     9d8:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     9da:	80 81       	ld	r24, Z
     9dc:	81 60       	ori	r24, 0x01	; 1
     9de:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     9e0:	86 ef       	ldi	r24, 0xF6	; 246
     9e2:	8a 95       	dec	r24
     9e4:	f1 f7       	brne	.-4      	; 0x9e2 <__vector_18+0x14c>
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     9e6:	9b bb       	out	0x1b, r25	; 27
     9e8:	86 ef       	ldi	r24, 0xF6	; 246
     9ea:	8a 95       	dec	r24
     9ec:	f1 f7       	brne	.-4      	; 0x9ea <__vector_18+0x154>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     9ee:	80 81       	ld	r24, Z
     9f0:	8e 7f       	andi	r24, 0xFE	; 254
     9f2:	80 83       	st	Z, r24
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     9f4:	9c 91       	ld	r25, X
     9f6:	91 11       	cpse	r25, r1
     9f8:	db cf       	rjmp	.-74     	; 0x9b0 <__vector_18+0x11a>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     9fa:	e5 e6       	ldi	r30, 0x65	; 101
     9fc:	f0 e0       	ldi	r31, 0x00	; 0
     9fe:	80 81       	ld	r24, Z
     a00:	8b 7f       	andi	r24, 0xFB	; 251
     a02:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     a04:	80 81       	ld	r24, Z
     a06:	8d 7f       	andi	r24, 0xFD	; 253
     a08:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     a0a:	80 81       	ld	r24, Z
     a0c:	81 60       	ori	r24, 0x01	; 1
     a0e:	80 83       	st	Z, r24
     a10:	86 ef       	ldi	r24, 0xF6	; 246
     a12:	8a 95       	dec	r24
     a14:	f1 f7       	brne	.-4      	; 0xa12 <__vector_18+0x17c>
    _delay_us(50);
    LCD_WINST = command;          // put command
     a16:	80 ec       	ldi	r24, 0xC0	; 192
     a18:	8b bb       	out	0x1b, r24	; 27
     a1a:	86 ef       	ldi	r24, 0xF6	; 246
     a1c:	8a 95       	dec	r24
     a1e:	f1 f7       	brne	.-4      	; 0xa1c <__vector_18+0x186>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     a20:	80 81       	ld	r24, Z
     a22:	8e 7f       	andi	r24, 0xFE	; 254
     a24:	80 83       	st	Z, r24
     a26:	a5 e4       	ldi	r26, 0x45	; 69
     a28:	b1 e0       	ldi	r27, 0x01	; 1
     a2a:	22 c0       	rjmp	.+68     	; 0xa70 <__vector_18+0x1da>
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     a2c:	11 96       	adiw	r26, 0x01	; 1
     a2e:	81 e0       	ldi	r24, 0x01	; 1
     a30:	06 c0       	rjmp	.+12     	; 0xa3e <__vector_18+0x1a8>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     a32:	e6 e6       	ldi	r30, 0x66	; 102
     a34:	fe e0       	ldi	r31, 0x0E	; 14
     a36:	31 97       	sbiw	r30, 0x01	; 1
     a38:	f1 f7       	brne	.-4      	; 0xa36 <__vector_18+0x1a0>
     a3a:	00 00       	nop
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     a3c:	82 2f       	mov	r24, r18
     a3e:	2f ef       	ldi	r18, 0xFF	; 255
     a40:	28 0f       	add	r18, r24
     a42:	81 11       	cpse	r24, r1
     a44:	f6 cf       	rjmp	.-20     	; 0xa32 <__vector_18+0x19c>
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     a46:	e5 e6       	ldi	r30, 0x65	; 101
     a48:	f0 e0       	ldi	r31, 0x00	; 0
     a4a:	80 81       	ld	r24, Z
     a4c:	84 60       	ori	r24, 0x04	; 4
     a4e:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     a50:	80 81       	ld	r24, Z
     a52:	8d 7f       	andi	r24, 0xFD	; 253
     a54:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     a56:	80 81       	ld	r24, Z
     a58:	81 60       	ori	r24, 0x01	; 1
     a5a:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     a5c:	86 ef       	ldi	r24, 0xF6	; 246
     a5e:	8a 95       	dec	r24
     a60:	f1 f7       	brne	.-4      	; 0xa5e <__vector_18+0x1c8>
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     a62:	9b bb       	out	0x1b, r25	; 27
     a64:	86 ef       	ldi	r24, 0xF6	; 246
     a66:	8a 95       	dec	r24
     a68:	f1 f7       	brne	.-4      	; 0xa66 <__vector_18+0x1d0>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     a6a:	80 81       	ld	r24, Z
     a6c:	8e 7f       	andi	r24, 0xFE	; 254
     a6e:	80 83       	st	Z, r24
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     a70:	9c 91       	ld	r25, X
     a72:	91 11       	cpse	r25, r1
     a74:	db cf       	rjmp	.-74     	; 0xa2c <__vector_18+0x196>
     a76:	0d c0       	rjmp	.+26     	; 0xa92 <__vector_18+0x1fc>
			 LCD_Pos(1,0);
			 LCD_Str("WAIT DATA...");
			 return;
		 }

		 speedflag_buf = rx_buf[0];
     a78:	ec e1       	ldi	r30, 0x1C	; 28
     a7a:	f2 e0       	ldi	r31, 0x02	; 2
     a7c:	80 81       	ld	r24, Z
     a7e:	80 93 16 02 	sts	0x0216, r24	; 0x800216 <speedflag_buf>
		 fcw_state_buf = rx_buf[1];
     a82:	81 81       	ldd	r24, Z+1	; 0x01
     a84:	80 93 15 02 	sts	0x0215, r24	; 0x800215 <fcw_state_buf>
		 rx_complete_flag = true;
     a88:	81 e0       	ldi	r24, 0x01	; 1
     a8a:	80 93 14 02 	sts	0x0214, r24	; 0x800214 <rx_complete_flag>
		 rx_idx = 0;
     a8e:	10 92 17 02 	sts	0x0217, r1	; 0x800217 <rx_idx>
	 }
	
	
}
     a92:	ff 91       	pop	r31
     a94:	ef 91       	pop	r30
     a96:	bf 91       	pop	r27
     a98:	af 91       	pop	r26
     a9a:	9f 91       	pop	r25
     a9c:	8f 91       	pop	r24
     a9e:	2f 91       	pop	r18
     aa0:	0f 90       	pop	r0
     aa2:	0b be       	out	0x3b, r0	; 59
     aa4:	0f 90       	pop	r0
     aa6:	0f be       	out	0x3f, r0	; 63
     aa8:	0f 90       	pop	r0
     aaa:	1f 90       	pop	r1
     aac:	18 95       	reti

00000aae <__vector_15>:

// 타이머카운터0 isr
ISR(TIMER0_COMP_vect){
     aae:	1f 92       	push	r1
     ab0:	0f 92       	push	r0
     ab2:	0f b6       	in	r0, 0x3f	; 63
     ab4:	0f 92       	push	r0
     ab6:	11 24       	eor	r1, r1
     ab8:	8f 93       	push	r24
     aba:	9f 93       	push	r25
	ti_Cnt_1ms++;
     abc:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <ti_Cnt_1ms>
     ac0:	90 91 1f 02 	lds	r25, 0x021F	; 0x80021f <ti_Cnt_1ms+0x1>
     ac4:	01 96       	adiw	r24, 0x01	; 1
     ac6:	90 93 1f 02 	sts	0x021F, r25	; 0x80021f <ti_Cnt_1ms+0x1>
     aca:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <ti_Cnt_1ms>
	if(ti_Cnt_1ms>=100){
     ace:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <ti_Cnt_1ms>
     ad2:	90 91 1f 02 	lds	r25, 0x021F	; 0x80021f <ti_Cnt_1ms+0x1>
     ad6:	84 36       	cpi	r24, 0x64	; 100
     ad8:	91 05       	cpc	r25, r1
     ada:	38 f0       	brcs	.+14     	; 0xaea <__vector_15+0x3c>
		measure_ready=1;
     adc:	81 e0       	ldi	r24, 0x01	; 1
     ade:	80 93 1b 02 	sts	0x021B, r24	; 0x80021b <measure_ready>
		ti_Cnt_1ms=0;
     ae2:	10 92 1f 02 	sts	0x021F, r1	; 0x80021f <ti_Cnt_1ms+0x1>
     ae6:	10 92 1e 02 	sts	0x021E, r1	; 0x80021e <ti_Cnt_1ms>
	}
}
     aea:	9f 91       	pop	r25
     aec:	8f 91       	pop	r24
     aee:	0f 90       	pop	r0
     af0:	0f be       	out	0x3f, r0	; 63
     af2:	0f 90       	pop	r0
     af4:	1f 90       	pop	r1
     af6:	18 95       	reti

00000af8 <__vector_9>:
ISR(TIMER2_COMP_vect)
{
     af8:	1f 92       	push	r1
     afa:	0f 92       	push	r0
     afc:	0f b6       	in	r0, 0x3f	; 63
     afe:	0f 92       	push	r0
     b00:	11 24       	eor	r1, r1
     b02:	0b b6       	in	r0, 0x3b	; 59
     b04:	0f 92       	push	r0
     b06:	2f 93       	push	r18
     b08:	3f 93       	push	r19
     b0a:	8f 93       	push	r24
     b0c:	9f 93       	push	r25
     b0e:	ef 93       	push	r30
     b10:	ff 93       	push	r31
	if (!buz_enable || buz_half_ticks == 0) {
     b12:	80 91 0f 02 	lds	r24, 0x020F	; 0x80020f <buz_enable>
     b16:	88 23       	and	r24, r24
     b18:	31 f0       	breq	.+12     	; 0xb26 <__vector_9+0x2e>
     b1a:	80 91 12 02 	lds	r24, 0x0212	; 0x800212 <buz_half_ticks>
     b1e:	90 91 13 02 	lds	r25, 0x0213	; 0x800213 <buz_half_ticks+0x1>
     b22:	89 2b       	or	r24, r25
     b24:	29 f4       	brne	.+10     	; 0xb30 <__vector_9+0x38>
		buz_toggle_cnt = 0;
     b26:	10 92 11 02 	sts	0x0211, r1	; 0x800211 <buz_toggle_cnt+0x1>
     b2a:	10 92 10 02 	sts	0x0210, r1	; 0x800210 <buz_toggle_cnt>
		return;
     b2e:	87 c0       	rjmp	.+270    	; 0xc3e <__vector_9+0x146>
	}

	/* ===== WARNING : double beep FSM ===== */
	if (buz_pattern && fcw_state_buf == FCW_WARNING)
     b30:	80 91 0e 02 	lds	r24, 0x020E	; 0x80020e <buz_pattern>
     b34:	88 23       	and	r24, r24
     b36:	09 f4       	brne	.+2      	; 0xb3a <__vector_9+0x42>
     b38:	68 c0       	rjmp	.+208    	; 0xc0a <__vector_9+0x112>
     b3a:	80 91 15 02 	lds	r24, 0x0215	; 0x800215 <fcw_state_buf>
     b3e:	81 30       	cpi	r24, 0x01	; 1
     b40:	09 f0       	breq	.+2      	; 0xb44 <__vector_9+0x4c>
     b42:	63 c0       	rjmp	.+198    	; 0xc0a <__vector_9+0x112>
	{
		buz_phase_cnt++;
     b44:	80 91 0c 02 	lds	r24, 0x020C	; 0x80020c <buz_phase_cnt>
     b48:	90 91 0d 02 	lds	r25, 0x020D	; 0x80020d <buz_phase_cnt+0x1>
     b4c:	01 96       	adiw	r24, 0x01	; 1
     b4e:	90 93 0d 02 	sts	0x020D, r25	; 0x80020d <buz_phase_cnt+0x1>
     b52:	80 93 0c 02 	sts	0x020C, r24	; 0x80020c <buz_phase_cnt>

		switch (warn_step)
     b56:	80 91 0b 02 	lds	r24, 0x020B	; 0x80020b <warn_step>
     b5a:	81 30       	cpi	r24, 0x01	; 1
     b5c:	01 f1       	breq	.+64     	; 0xb9e <__vector_9+0xa6>
     b5e:	30 f0       	brcs	.+12     	; 0xb6c <__vector_9+0x74>
     b60:	82 30       	cpi	r24, 0x02	; 2
     b62:	69 f1       	breq	.+90     	; 0xbbe <__vector_9+0xc6>
     b64:	83 30       	cpi	r24, 0x03	; 3
     b66:	09 f4       	brne	.+2      	; 0xb6a <__vector_9+0x72>
     b68:	42 c0       	rjmp	.+132    	; 0xbee <__vector_9+0xf6>
     b6a:	4f c0       	rjmp	.+158    	; 0xc0a <__vector_9+0x112>
		{
			case 0: // ON1 (80ms)
			if (buz_phase_cnt >= MS_TO_TICKS(80)) {
     b6c:	80 91 0c 02 	lds	r24, 0x020C	; 0x80020c <buz_phase_cnt>
     b70:	90 91 0d 02 	lds	r25, 0x020D	; 0x80020d <buz_phase_cnt+0x1>
     b74:	80 32       	cpi	r24, 0x20	; 32
     b76:	93 40       	sbci	r25, 0x03	; 3
     b78:	08 f4       	brcc	.+2      	; 0xb7c <__vector_9+0x84>
     b7a:	47 c0       	rjmp	.+142    	; 0xc0a <__vector_9+0x112>
				warn_step = 1;
     b7c:	81 e0       	ldi	r24, 0x01	; 1
     b7e:	80 93 0b 02 	sts	0x020B, r24	; 0x80020b <warn_step>
				buz_phase_cnt = 0;
     b82:	10 92 0d 02 	sts	0x020D, r1	; 0x80020d <buz_phase_cnt+0x1>
     b86:	10 92 0c 02 	sts	0x020C, r1	; 0x80020c <buz_phase_cnt>
				PORTG &= ~_BV(BUZZ_PIN_BIT);
     b8a:	e5 e6       	ldi	r30, 0x65	; 101
     b8c:	f0 e0       	ldi	r31, 0x00	; 0
     b8e:	80 81       	ld	r24, Z
     b90:	8f 7e       	andi	r24, 0xEF	; 239
     b92:	80 83       	st	Z, r24
				buz_toggle_cnt = 0;
     b94:	10 92 11 02 	sts	0x0211, r1	; 0x800211 <buz_toggle_cnt+0x1>
     b98:	10 92 10 02 	sts	0x0210, r1	; 0x800210 <buz_toggle_cnt>
     b9c:	36 c0       	rjmp	.+108    	; 0xc0a <__vector_9+0x112>
			}
			break;

			case 1: // OFF1 (120ms)
			if (buz_phase_cnt >= MS_TO_TICKS(120)) {
     b9e:	80 91 0c 02 	lds	r24, 0x020C	; 0x80020c <buz_phase_cnt>
     ba2:	90 91 0d 02 	lds	r25, 0x020D	; 0x80020d <buz_phase_cnt+0x1>
     ba6:	80 3b       	cpi	r24, 0xB0	; 176
     ba8:	94 40       	sbci	r25, 0x04	; 4
     baa:	08 f4       	brcc	.+2      	; 0xbae <__vector_9+0xb6>
     bac:	48 c0       	rjmp	.+144    	; 0xc3e <__vector_9+0x146>
				warn_step = 2;
     bae:	82 e0       	ldi	r24, 0x02	; 2
     bb0:	80 93 0b 02 	sts	0x020B, r24	; 0x80020b <warn_step>
				buz_phase_cnt = 0;
     bb4:	10 92 0d 02 	sts	0x020D, r1	; 0x80020d <buz_phase_cnt+0x1>
     bb8:	10 92 0c 02 	sts	0x020C, r1	; 0x80020c <buz_phase_cnt>
     bbc:	40 c0       	rjmp	.+128    	; 0xc3e <__vector_9+0x146>
			}
			return;

			case 2: // ON2 (80ms)
			if (buz_phase_cnt >= MS_TO_TICKS(80)) {
     bbe:	80 91 0c 02 	lds	r24, 0x020C	; 0x80020c <buz_phase_cnt>
     bc2:	90 91 0d 02 	lds	r25, 0x020D	; 0x80020d <buz_phase_cnt+0x1>
     bc6:	80 32       	cpi	r24, 0x20	; 32
     bc8:	93 40       	sbci	r25, 0x03	; 3
     bca:	f8 f0       	brcs	.+62     	; 0xc0a <__vector_9+0x112>
				warn_step = 3;
     bcc:	83 e0       	ldi	r24, 0x03	; 3
     bce:	80 93 0b 02 	sts	0x020B, r24	; 0x80020b <warn_step>
				buz_phase_cnt = 0;
     bd2:	10 92 0d 02 	sts	0x020D, r1	; 0x80020d <buz_phase_cnt+0x1>
     bd6:	10 92 0c 02 	sts	0x020C, r1	; 0x80020c <buz_phase_cnt>
				PORTG &= ~_BV(BUZZ_PIN_BIT);
     bda:	e5 e6       	ldi	r30, 0x65	; 101
     bdc:	f0 e0       	ldi	r31, 0x00	; 0
     bde:	80 81       	ld	r24, Z
     be0:	8f 7e       	andi	r24, 0xEF	; 239
     be2:	80 83       	st	Z, r24
				buz_toggle_cnt = 0;
     be4:	10 92 11 02 	sts	0x0211, r1	; 0x800211 <buz_toggle_cnt+0x1>
     be8:	10 92 10 02 	sts	0x0210, r1	; 0x800210 <buz_toggle_cnt>
     bec:	0e c0       	rjmp	.+28     	; 0xc0a <__vector_9+0x112>
			}
			break;

			case 3: // OFF_LONG (600ms)
			if (buz_phase_cnt >= MS_TO_TICKS(600)) {
     bee:	80 91 0c 02 	lds	r24, 0x020C	; 0x80020c <buz_phase_cnt>
     bf2:	90 91 0d 02 	lds	r25, 0x020D	; 0x80020d <buz_phase_cnt+0x1>
     bf6:	80 37       	cpi	r24, 0x70	; 112
     bf8:	97 41       	sbci	r25, 0x17	; 23
     bfa:	08 f1       	brcs	.+66     	; 0xc3e <__vector_9+0x146>
				warn_step = 0;
     bfc:	10 92 0b 02 	sts	0x020B, r1	; 0x80020b <warn_step>
				buz_phase_cnt = 0;
     c00:	10 92 0d 02 	sts	0x020D, r1	; 0x80020d <buz_phase_cnt+0x1>
     c04:	10 92 0c 02 	sts	0x020C, r1	; 0x80020c <buz_phase_cnt>
     c08:	1a c0       	rjmp	.+52     	; 0xc3e <__vector_9+0x146>
			return;
		}
	}

	/* ===== 주파수 토글 (WARNING ON 구간 + DANGER 연속) ===== */
	if (++buz_toggle_cnt >= buz_half_ticks) {
     c0a:	80 91 10 02 	lds	r24, 0x0210	; 0x800210 <buz_toggle_cnt>
     c0e:	90 91 11 02 	lds	r25, 0x0211	; 0x800211 <buz_toggle_cnt+0x1>
     c12:	01 96       	adiw	r24, 0x01	; 1
     c14:	90 93 11 02 	sts	0x0211, r25	; 0x800211 <buz_toggle_cnt+0x1>
     c18:	80 93 10 02 	sts	0x0210, r24	; 0x800210 <buz_toggle_cnt>
     c1c:	20 91 12 02 	lds	r18, 0x0212	; 0x800212 <buz_half_ticks>
     c20:	30 91 13 02 	lds	r19, 0x0213	; 0x800213 <buz_half_ticks+0x1>
     c24:	82 17       	cp	r24, r18
     c26:	93 07       	cpc	r25, r19
     c28:	50 f0       	brcs	.+20     	; 0xc3e <__vector_9+0x146>
		buz_toggle_cnt = 0;
     c2a:	10 92 11 02 	sts	0x0211, r1	; 0x800211 <buz_toggle_cnt+0x1>
     c2e:	10 92 10 02 	sts	0x0210, r1	; 0x800210 <buz_toggle_cnt>
		PORTG ^= _BV(BUZZ_PIN_BIT);
     c32:	e5 e6       	ldi	r30, 0x65	; 101
     c34:	f0 e0       	ldi	r31, 0x00	; 0
     c36:	90 81       	ld	r25, Z
     c38:	80 e1       	ldi	r24, 0x10	; 16
     c3a:	89 27       	eor	r24, r25
     c3c:	80 83       	st	Z, r24
	}
}
     c3e:	ff 91       	pop	r31
     c40:	ef 91       	pop	r30
     c42:	9f 91       	pop	r25
     c44:	8f 91       	pop	r24
     c46:	3f 91       	pop	r19
     c48:	2f 91       	pop	r18
     c4a:	0f 90       	pop	r0
     c4c:	0b be       	out	0x3b, r0	; 59
     c4e:	0f 90       	pop	r0
     c50:	0f be       	out	0x3f, r0	; 63
     c52:	0f 90       	pop	r0
     c54:	1f 90       	pop	r1
     c56:	18 95       	reti

00000c58 <disable_jtag>:



void disable_jtag()
{
	MCUCSR |= (1<<JTD);
     c58:	84 b7       	in	r24, 0x34	; 52
     c5a:	80 68       	ori	r24, 0x80	; 128
     c5c:	84 bf       	out	0x34, r24	; 52
	MCUCSR |= (1<<JTD);
     c5e:	84 b7       	in	r24, 0x34	; 52
     c60:	80 68       	ori	r24, 0x80	; 128
     c62:	84 bf       	out	0x34, r24	; 52
	MCUCSR |= (1<<JTD);
     c64:	84 b7       	in	r24, 0x34	; 52
     c66:	80 68       	ori	r24, 0x80	; 128
     c68:	84 bf       	out	0x34, r24	; 52
	MCUCSR |= (1<<JTD);
     c6a:	84 b7       	in	r24, 0x34	; 52
     c6c:	80 68       	ori	r24, 0x80	; 128
     c6e:	84 bf       	out	0x34, r24	; 52
     c70:	08 95       	ret

00000c72 <main>:
}

int main(void)
{
     c72:	cf 93       	push	r28
     c74:	df 93       	push	r29
     c76:	cd b7       	in	r28, 0x3d	; 61
     c78:	de b7       	in	r29, 0x3e	; 62
     c7a:	ee 97       	sbiw	r28, 0x3e	; 62
     c7c:	0f b6       	in	r0, 0x3f	; 63
     c7e:	f8 94       	cli
     c80:	de bf       	out	0x3e, r29	; 62
     c82:	0f be       	out	0x3f, r0	; 63
     c84:	cd bf       	out	0x3d, r28	; 61
	disable_jtag();
     c86:	e8 df       	rcall	.-48     	; 0xc58 <disable_jtag>
	uint8_t speed=MOTOR_SPEED_basic;
     c88:	88 ec       	ldi	r24, 0xC8	; 200
	usart0_init();
     c8a:	89 83       	std	Y+1, r24	; 0x01
     c8c:	1e da       	rcall	.-3012   	; 0xca <usart0_init>
    LCD_Delay(2);
}

static inline void LCD_PORT_Init(void)
{
    DDRA  = 0xFF;         // PORTA as output (data bus)
     c8e:	8f ef       	ldi	r24, 0xFF	; 255
     c90:	8a bb       	out	0x1a, r24	; 26
    LCD_CTRL_DDR |= 0x07; // PORTG bits 0..2 as output (E,RW,RS)
     c92:	e4 e6       	ldi	r30, 0x64	; 100
     c94:	f0 e0       	ldi	r31, 0x00	; 0
     c96:	80 81       	ld	r24, Z
     c98:	87 60       	ori	r24, 0x07	; 7
     c9a:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     c9c:	e5 e6       	ldi	r30, 0x65	; 101
     c9e:	f0 e0       	ldi	r31, 0x00	; 0
     ca0:	80 81       	ld	r24, Z
     ca2:	8b 7f       	andi	r24, 0xFB	; 251
     ca4:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     ca6:	80 81       	ld	r24, Z
     ca8:	8d 7f       	andi	r24, 0xFD	; 253
     caa:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     cac:	80 81       	ld	r24, Z
     cae:	81 60       	ori	r24, 0x01	; 1
     cb0:	80 83       	st	Z, r24
     cb2:	86 ef       	ldi	r24, 0xF6	; 246
     cb4:	8a 95       	dec	r24
     cb6:	f1 f7       	brne	.-4      	; 0xcb4 <main+0x42>
    _delay_us(50);
    LCD_WINST = command;          // put command
     cb8:	88 e3       	ldi	r24, 0x38	; 56
     cba:	8b bb       	out	0x1b, r24	; 27
     cbc:	96 ef       	ldi	r25, 0xF6	; 246
     cbe:	9a 95       	dec	r25
     cc0:	f1 f7       	brne	.-4      	; 0xcbe <main+0x4c>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     cc2:	80 81       	ld	r24, Z
     cc4:	8e 7f       	andi	r24, 0xFE	; 254
     cc6:	80 83       	st	Z, r24
     cc8:	84 e0       	ldi	r24, 0x04	; 4
     cca:	06 c0       	rjmp	.+12     	; 0xcd8 <main+0x66>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     ccc:	e6 e6       	ldi	r30, 0x66	; 102
     cce:	fe e0       	ldi	r31, 0x0E	; 14
     cd0:	31 97       	sbiw	r30, 0x01	; 1
     cd2:	f1 f7       	brne	.-4      	; 0xcd0 <main+0x5e>
     cd4:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     cd6:	89 2f       	mov	r24, r25
     cd8:	9f ef       	ldi	r25, 0xFF	; 255
     cda:	98 0f       	add	r25, r24
     cdc:	81 11       	cpse	r24, r1
     cde:	f6 cf       	rjmp	.-20     	; 0xccc <main+0x5a>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     ce0:	e5 e6       	ldi	r30, 0x65	; 101
     ce2:	f0 e0       	ldi	r31, 0x00	; 0
     ce4:	80 81       	ld	r24, Z
     ce6:	8b 7f       	andi	r24, 0xFB	; 251
     ce8:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     cea:	80 81       	ld	r24, Z
     cec:	8d 7f       	andi	r24, 0xFD	; 253
     cee:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     cf0:	80 81       	ld	r24, Z
     cf2:	81 60       	ori	r24, 0x01	; 1
     cf4:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     cf6:	86 ef       	ldi	r24, 0xF6	; 246
     cf8:	8a 95       	dec	r24
     cfa:	f1 f7       	brne	.-4      	; 0xcf8 <main+0x86>
    _delay_us(50);
    LCD_WINST = command;          // put command
     cfc:	88 e3       	ldi	r24, 0x38	; 56
     cfe:	8b bb       	out	0x1b, r24	; 27
     d00:	96 ef       	ldi	r25, 0xF6	; 246
     d02:	9a 95       	dec	r25
     d04:	f1 f7       	brne	.-4      	; 0xd02 <main+0x90>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     d06:	80 81       	ld	r24, Z
     d08:	8e 7f       	andi	r24, 0xFE	; 254
     d0a:	80 83       	st	Z, r24
     d0c:	84 e0       	ldi	r24, 0x04	; 4
     d0e:	06 c0       	rjmp	.+12     	; 0xd1c <main+0xaa>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     d10:	e6 e6       	ldi	r30, 0x66	; 102
     d12:	fe e0       	ldi	r31, 0x0E	; 14
     d14:	31 97       	sbiw	r30, 0x01	; 1
     d16:	f1 f7       	brne	.-4      	; 0xd14 <main+0xa2>
     d18:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     d1a:	89 2f       	mov	r24, r25
     d1c:	9f ef       	ldi	r25, 0xFF	; 255
     d1e:	98 0f       	add	r25, r24
     d20:	81 11       	cpse	r24, r1
     d22:	f6 cf       	rjmp	.-20     	; 0xd10 <main+0x9e>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     d24:	e5 e6       	ldi	r30, 0x65	; 101
     d26:	f0 e0       	ldi	r31, 0x00	; 0
     d28:	80 81       	ld	r24, Z
     d2a:	8b 7f       	andi	r24, 0xFB	; 251
     d2c:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     d2e:	80 81       	ld	r24, Z
     d30:	8d 7f       	andi	r24, 0xFD	; 253
     d32:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     d34:	80 81       	ld	r24, Z
     d36:	81 60       	ori	r24, 0x01	; 1
     d38:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     d3a:	86 ef       	ldi	r24, 0xF6	; 246
     d3c:	8a 95       	dec	r24
     d3e:	f1 f7       	brne	.-4      	; 0xd3c <main+0xca>
    _delay_us(50);
    LCD_WINST = command;          // put command
     d40:	88 e3       	ldi	r24, 0x38	; 56
     d42:	8b bb       	out	0x1b, r24	; 27
     d44:	96 ef       	ldi	r25, 0xF6	; 246
     d46:	9a 95       	dec	r25
     d48:	f1 f7       	brne	.-4      	; 0xd46 <main+0xd4>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     d4a:	80 81       	ld	r24, Z
     d4c:	8e 7f       	andi	r24, 0xFE	; 254
     d4e:	80 83       	st	Z, r24
     d50:	84 e0       	ldi	r24, 0x04	; 4
     d52:	06 c0       	rjmp	.+12     	; 0xd60 <main+0xee>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     d54:	e6 e6       	ldi	r30, 0x66	; 102
     d56:	fe e0       	ldi	r31, 0x0E	; 14
     d58:	31 97       	sbiw	r30, 0x01	; 1
     d5a:	f1 f7       	brne	.-4      	; 0xd58 <main+0xe6>
     d5c:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     d5e:	89 2f       	mov	r24, r25
     d60:	9f ef       	ldi	r25, 0xFF	; 255
     d62:	98 0f       	add	r25, r24
     d64:	81 11       	cpse	r24, r1
     d66:	f6 cf       	rjmp	.-20     	; 0xd54 <main+0xe2>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     d68:	e5 e6       	ldi	r30, 0x65	; 101
     d6a:	f0 e0       	ldi	r31, 0x00	; 0
     d6c:	80 81       	ld	r24, Z
     d6e:	8b 7f       	andi	r24, 0xFB	; 251
     d70:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     d72:	80 81       	ld	r24, Z
     d74:	8d 7f       	andi	r24, 0xFD	; 253
     d76:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     d78:	80 81       	ld	r24, Z
     d7a:	81 60       	ori	r24, 0x01	; 1
     d7c:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     d7e:	86 ef       	ldi	r24, 0xF6	; 246
     d80:	8a 95       	dec	r24
     d82:	f1 f7       	brne	.-4      	; 0xd80 <main+0x10e>
    _delay_us(50);
    LCD_WINST = command;          // put command
     d84:	8e e0       	ldi	r24, 0x0E	; 14
     d86:	8b bb       	out	0x1b, r24	; 27
     d88:	96 ef       	ldi	r25, 0xF6	; 246
     d8a:	9a 95       	dec	r25
     d8c:	f1 f7       	brne	.-4      	; 0xd8a <main+0x118>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     d8e:	80 81       	ld	r24, Z
     d90:	8e 7f       	andi	r24, 0xFE	; 254
     d92:	80 83       	st	Z, r24
     d94:	82 e0       	ldi	r24, 0x02	; 2
     d96:	06 c0       	rjmp	.+12     	; 0xda4 <main+0x132>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     d98:	e6 e6       	ldi	r30, 0x66	; 102
     d9a:	fe e0       	ldi	r31, 0x0E	; 14
     d9c:	31 97       	sbiw	r30, 0x01	; 1
     d9e:	f1 f7       	brne	.-4      	; 0xd9c <main+0x12a>
     da0:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     da2:	89 2f       	mov	r24, r25
     da4:	9f ef       	ldi	r25, 0xFF	; 255
     da6:	98 0f       	add	r25, r24
     da8:	81 11       	cpse	r24, r1
     daa:	f6 cf       	rjmp	.-20     	; 0xd98 <main+0x126>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     dac:	e5 e6       	ldi	r30, 0x65	; 101
     dae:	f0 e0       	ldi	r31, 0x00	; 0
     db0:	80 81       	ld	r24, Z
     db2:	8b 7f       	andi	r24, 0xFB	; 251
     db4:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     db6:	80 81       	ld	r24, Z
     db8:	8d 7f       	andi	r24, 0xFD	; 253
     dba:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     dbc:	80 81       	ld	r24, Z
     dbe:	81 60       	ori	r24, 0x01	; 1
     dc0:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     dc2:	86 ef       	ldi	r24, 0xF6	; 246
     dc4:	8a 95       	dec	r24
     dc6:	f1 f7       	brne	.-4      	; 0xdc4 <main+0x152>
    _delay_us(50);
    LCD_WINST = command;          // put command
     dc8:	86 e0       	ldi	r24, 0x06	; 6
     dca:	8b bb       	out	0x1b, r24	; 27
     dcc:	96 ef       	ldi	r25, 0xF6	; 246
     dce:	9a 95       	dec	r25
     dd0:	f1 f7       	brne	.-4      	; 0xdce <main+0x15c>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     dd2:	80 81       	ld	r24, Z
     dd4:	8e 7f       	andi	r24, 0xFE	; 254
     dd6:	80 83       	st	Z, r24
     dd8:	82 e0       	ldi	r24, 0x02	; 2
     dda:	06 c0       	rjmp	.+12     	; 0xde8 <main+0x176>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     ddc:	e6 e6       	ldi	r30, 0x66	; 102
     dde:	fe e0       	ldi	r31, 0x0E	; 14
     de0:	31 97       	sbiw	r30, 0x01	; 1
     de2:	f1 f7       	brne	.-4      	; 0xde0 <main+0x16e>
     de4:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     de6:	89 2f       	mov	r24, r25
     de8:	9f ef       	ldi	r25, 0xFF	; 255
     dea:	98 0f       	add	r25, r24
     dec:	81 11       	cpse	r24, r1
    LCD_Delay(4);
    LCD_Comm(0x0E);   // display on, cursor on
    LCD_Delay(2);
    LCD_Comm(0x06);   // entry mode: increment
    LCD_Delay(2);
    LCD_Clear();
     dee:	f6 cf       	rjmp	.-20     	; 0xddc <main+0x16a>
     df0:	a6 d9       	rcall	.-3252   	; 0x13e <LCD_Clear>
	LCD_Init();
	Timer0_Init();
     df2:	18 db       	rcall	.-2512   	; 0x424 <Timer0_Init>
     df4:	10 92 71 00 	sts	0x0071, r1	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>

// ---- Init helpers (preserve original register values) ----
static inline void Init_TWI(void)
{
    // SCL ~100kHz @ F_CPU=14.7456MHz, prescaler=1
    TWSR = 0x00;
     df8:	82 e3       	ldi	r24, 0x32	; 50
    TWBR = 0x32;
     dfa:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x7e0070>
    TWCR = (1<<TWEN);		//TWI Enable
     dfe:	84 e0       	ldi	r24, 0x04	; 4
	Init_TWI();	
	pwm1_init();
     e00:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
	pwm3_init();
     e04:	17 db       	rcall	.-2514   	; 0x434 <pwm1_init>
	Timer2_Init();
     e06:	1b db       	rcall	.-2506   	; 0x43e <pwm3_init>
     e08:	21 db       	rcall	.-2494   	; 0x44c <Timer2_Init>
	motor_speed_set(speed);
     e0a:	89 81       	ldd	r24, Y+1	; 0x01
     e0c:	27 db       	rcall	.-2482   	; 0x45c <motor_speed_set>
     e0e:	87 b3       	in	r24, 0x17	; 23

	
	/* PWM 핀 */
	DDRB |= (1<<PB5) | (1<<PB6) | (1<<PB0) | (1<<PB1) | (1<<PB2) | (1<<PB3);
     e10:	8f 66       	ori	r24, 0x6F	; 111
     e12:	87 bb       	out	0x17, r24	; 23
     e14:	82 b1       	in	r24, 0x02	; 2
	DDRE |= (1<<PE3) | (1<<PE4);
     e16:	88 61       	ori	r24, 0x18	; 24
     e18:	82 b9       	out	0x02, r24	; 2
     e1a:	81 b3       	in	r24, 0x11	; 17
	DDRD |= (1<<PD4) | (1<<PD5) | (1<<PD6) | (1<<PD7);
     e1c:	80 6f       	ori	r24, 0xF0	; 240
     e1e:	81 bb       	out	0x11, r24	; 17
     e20:	e4 e6       	ldi	r30, 0x64	; 100
	DDRG |= _BV(BUZZ_PIN_BIT);
     e22:	f0 e0       	ldi	r31, 0x00	; 0
     e24:	80 81       	ld	r24, Z
     e26:	80 61       	ori	r24, 0x10	; 16
     e28:	80 83       	st	Z, r24
     e2a:	05 e6       	ldi	r16, 0x65	; 101
	PORTG &= ~_BV(BUZZ_PIN_BIT);
     e2c:	10 e0       	ldi	r17, 0x00	; 0
     e2e:	f8 01       	movw	r30, r16
     e30:	80 81       	ld	r24, Z
     e32:	8f 7e       	andi	r24, 0xEF	; 239
     e34:	80 83       	st	Z, r24
	char Sonar_Addr=SRF02_ADDR_0;
	unsigned int Sonar_range;
	char Message[40];
	unsigned int res=0;
	uint8_t motor_flag=0;
     e36:	1c a6       	std	Y+44, r1	; 0x2c
	uint8_t motor_dir_flag=FORWARD;
	uint8_t fcw_state=0;
     e38:	1d a6       	std	Y+45, r1	; 0x2d



		
	uint8_t ret = SRF02_i2C_Write(0xE0, 0, 0x51);
     e3a:	41 e5       	ldi	r20, 0x51	; 81
     e3c:	60 e0       	ldi	r22, 0x00	; 0
     e3e:	80 ee       	ldi	r24, 0xE0	; 224
     e40:	a1 d9       	rcall	.-3262   	; 0x184 <SRF02_i2C_Write>
     e42:	f8 01       	movw	r30, r16
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     e44:	90 81       	ld	r25, Z
     e46:	9b 7f       	andi	r25, 0xFB	; 251
     e48:	90 83       	st	Z, r25
     e4a:	90 81       	ld	r25, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     e4c:	9d 7f       	andi	r25, 0xFD	; 253
     e4e:	90 83       	st	Z, r25
     e50:	90 81       	ld	r25, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     e52:	91 60       	ori	r25, 0x01	; 1
     e54:	90 83       	st	Z, r25
     e56:	f6 ef       	ldi	r31, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     e58:	fa 95       	dec	r31
     e5a:	f1 f7       	brne	.-4      	; 0xe58 <main+0x1e6>
     e5c:	90 ec       	ldi	r25, 0xC0	; 192
    _delay_us(50);
    LCD_WINST = command;          // put command
     e5e:	9b bb       	out	0x1b, r25	; 27
     e60:	96 ef       	ldi	r25, 0xF6	; 246
     e62:	9a 95       	dec	r25
     e64:	f1 f7       	brne	.-4      	; 0xe62 <main+0x1f0>
     e66:	f8 01       	movw	r30, r16
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     e68:	90 81       	ld	r25, Z
     e6a:	9e 7f       	andi	r25, 0xFE	; 254
     e6c:	90 83       	st	Z, r25
     e6e:	1f 92       	push	r1
	LCD_Pos(1,0);
	sprintf(Message, "W:%d", ret);
     e70:	8f 93       	push	r24
     e72:	8f e6       	ldi	r24, 0x6F	; 111
     e74:	91 e0       	ldi	r25, 0x01	; 1
     e76:	9f 93       	push	r25
     e78:	8f 93       	push	r24
     e7a:	8e 01       	movw	r16, r28
     e7c:	0c 5f       	subi	r16, 0xFC	; 252
     e7e:	1f 4f       	sbci	r17, 0xFF	; 255
     e80:	1f 93       	push	r17
     e82:	0f 93       	push	r16
     e84:	1a d2       	rcall	.+1076   	; 0x12ba <sprintf>
     e86:	0f 90       	pop	r0
     e88:	0f 90       	pop	r0
     e8a:	0f 90       	pop	r0
     e8c:	0f 90       	pop	r0
     e8e:	0f 90       	pop	r0
     e90:	0f 90       	pop	r0
     e92:	d8 01       	movw	r26, r16
     e94:	22 c0       	rjmp	.+68     	; 0xeda <main+0x268>
     e96:	11 96       	adiw	r26, 0x01	; 1
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     e98:	81 e0       	ldi	r24, 0x01	; 1
     e9a:	06 c0       	rjmp	.+12     	; 0xea8 <main+0x236>
     e9c:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     e9e:	fe e0       	ldi	r31, 0x0E	; 14
     ea0:	31 97       	sbiw	r30, 0x01	; 1
     ea2:	f1 f7       	brne	.-4      	; 0xea0 <main+0x22e>
     ea4:	00 00       	nop
     ea6:	82 2f       	mov	r24, r18
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     ea8:	2f ef       	ldi	r18, 0xFF	; 255
     eaa:	28 0f       	add	r18, r24
     eac:	81 11       	cpse	r24, r1
     eae:	f6 cf       	rjmp	.-20     	; 0xe9c <main+0x22a>
     eb0:	e5 e6       	ldi	r30, 0x65	; 101
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     eb2:	f0 e0       	ldi	r31, 0x00	; 0
     eb4:	80 81       	ld	r24, Z
     eb6:	84 60       	ori	r24, 0x04	; 4
     eb8:	80 83       	st	Z, r24
     eba:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     ebc:	8d 7f       	andi	r24, 0xFD	; 253
     ebe:	80 83       	st	Z, r24
     ec0:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     ec2:	81 60       	ori	r24, 0x01	; 1
     ec4:	80 83       	st	Z, r24
     ec6:	86 ef       	ldi	r24, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     ec8:	8a 95       	dec	r24
     eca:	f1 f7       	brne	.-4      	; 0xec8 <main+0x256>
     ecc:	9b bb       	out	0x1b, r25	; 27
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     ece:	96 ef       	ldi	r25, 0xF6	; 246
     ed0:	9a 95       	dec	r25
     ed2:	f1 f7       	brne	.-4      	; 0xed0 <main+0x25e>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     ed4:	80 81       	ld	r24, Z
     ed6:	8e 7f       	andi	r24, 0xFE	; 254
     ed8:	80 83       	st	Z, r24
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     eda:	9c 91       	ld	r25, X
     edc:	91 11       	cpse	r25, r1
	LCD_Str(Message);
	
	startRanging(Sonar_Addr);
     ede:	db cf       	rjmp	.-74     	; 0xe96 <main+0x224>
     ee0:	80 ee       	ldi	r24, 0xE0	; 224
     ee2:	6c da       	rcall	.-2856   	; 0x3bc <startRanging>
	ti_Cnt_1ms=0;
     ee4:	10 92 1f 02 	sts	0x021F, r1	; 0x80021f <ti_Cnt_1ms+0x1>
     ee8:	10 92 1e 02 	sts	0x021E, r1	; 0x80021e <ti_Cnt_1ms>
	
	
	sei();
	motor_driection(BACKWARD);
     eec:	78 94       	sei
     eee:	81 e0       	ldi	r24, 0x01	; 1
     ef0:	0b db       	rcall	.-2538   	; 0x508 <motor_driection>
	motor_drive(MOTOR_SPEED_basic, &speed);
     ef2:	be 01       	movw	r22, r28
     ef4:	6f 5f       	subi	r22, 0xFF	; 255
     ef6:	7f 4f       	sbci	r23, 0xFF	; 255
     ef8:	88 ec       	ldi	r24, 0xC8	; 200
     efa:	3a db       	rcall	.-2444   	; 0x570 <motor_drive>
     efc:	80 91 0a 02 	lds	r24, 0x020A	; 0x80020a <sub_ota_active>
	while (1)
	{
		
		if (sub_ota_active)
     f00:	88 23       	and	r24, r24
     f02:	09 f4       	brne	.+2      	; 0xf06 <main+0x294>
     f04:	bb c0       	rjmp	.+374    	; 0x107c <__DATA_REGION_LENGTH__+0x7c>
     f06:	80 91 88 01 	lds	r24, 0x0188	; 0x800188 <ota_line_ready>
		{
			if (ota_line_ready) {
     f0a:	88 23       	and	r24, r24
     f0c:	b9 f3       	breq	.-18     	; 0xefc <main+0x28a>
     f0e:	10 92 88 01 	sts	0x0188, r1	; 0x800188 <ota_line_ready>
				ota_line_ready = 0;
     f12:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     f14:	f0 e0       	ldi	r31, 0x00	; 0
     f16:	80 81       	ld	r24, Z
     f18:	8b 7f       	andi	r24, 0xFB	; 251
     f1a:	80 83       	st	Z, r24
     f1c:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     f1e:	8d 7f       	andi	r24, 0xFD	; 253
     f20:	80 83       	st	Z, r24
     f22:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     f24:	81 60       	ori	r24, 0x01	; 1
     f26:	80 83       	st	Z, r24
     f28:	86 ef       	ldi	r24, 0xF6	; 246
     f2a:	8a 95       	dec	r24
     f2c:	f1 f7       	brne	.-4      	; 0xf2a <main+0x2b8>
     f2e:	81 e0       	ldi	r24, 0x01	; 1
    _delay_us(50);
    LCD_WINST = command;          // put command
     f30:	8b bb       	out	0x1b, r24	; 27
     f32:	96 ef       	ldi	r25, 0xF6	; 246
     f34:	9a 95       	dec	r25
     f36:	f1 f7       	brne	.-4      	; 0xf34 <main+0x2c2>
     f38:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     f3a:	8e 7f       	andi	r24, 0xFE	; 254
     f3c:	80 83       	st	Z, r24
     f3e:	82 e0       	ldi	r24, 0x02	; 2
     f40:	06 c0       	rjmp	.+12     	; 0xf4e <main+0x2dc>
     f42:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     f44:	fe e0       	ldi	r31, 0x0E	; 14
     f46:	31 97       	sbiw	r30, 0x01	; 1
     f48:	f1 f7       	brne	.-4      	; 0xf46 <main+0x2d4>
     f4a:	00 00       	nop
     f4c:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     f4e:	9f ef       	ldi	r25, 0xFF	; 255
     f50:	98 0f       	add	r25, r24
     f52:	81 11       	cpse	r24, r1
     f54:	f6 cf       	rjmp	.-20     	; 0xf42 <main+0x2d0>
     f56:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     f58:	f0 e0       	ldi	r31, 0x00	; 0
     f5a:	80 81       	ld	r24, Z
     f5c:	8b 7f       	andi	r24, 0xFB	; 251
     f5e:	80 83       	st	Z, r24
     f60:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     f62:	8d 7f       	andi	r24, 0xFD	; 253
     f64:	80 83       	st	Z, r24
     f66:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     f68:	81 60       	ori	r24, 0x01	; 1
     f6a:	80 83       	st	Z, r24
     f6c:	86 ef       	ldi	r24, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     f6e:	8a 95       	dec	r24
     f70:	f1 f7       	brne	.-4      	; 0xf6e <main+0x2fc>
     f72:	80 e8       	ldi	r24, 0x80	; 128
    _delay_us(50);
    LCD_WINST = command;          // put command
     f74:	8b bb       	out	0x1b, r24	; 27
     f76:	96 ef       	ldi	r25, 0xF6	; 246
     f78:	9a 95       	dec	r25
     f7a:	f1 f7       	brne	.-4      	; 0xf78 <main+0x306>
     f7c:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     f7e:	8e 7f       	andi	r24, 0xFE	; 254
     f80:	80 83       	st	Z, r24
     f82:	a2 e5       	ldi	r26, 0x52	; 82
     f84:	b1 e0       	ldi	r27, 0x01	; 1
     f86:	22 c0       	rjmp	.+68     	; 0xfcc <main+0x35a>
     f88:	11 96       	adiw	r26, 0x01	; 1
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     f8a:	81 e0       	ldi	r24, 0x01	; 1
     f8c:	06 c0       	rjmp	.+12     	; 0xf9a <main+0x328>
     f8e:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     f90:	fe e0       	ldi	r31, 0x0E	; 14
     f92:	31 97       	sbiw	r30, 0x01	; 1
     f94:	f1 f7       	brne	.-4      	; 0xf92 <main+0x320>
     f96:	00 00       	nop
     f98:	82 2f       	mov	r24, r18
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     f9a:	2f ef       	ldi	r18, 0xFF	; 255
     f9c:	28 0f       	add	r18, r24
     f9e:	81 11       	cpse	r24, r1
     fa0:	f6 cf       	rjmp	.-20     	; 0xf8e <main+0x31c>
     fa2:	e5 e6       	ldi	r30, 0x65	; 101
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     fa4:	f0 e0       	ldi	r31, 0x00	; 0
     fa6:	80 81       	ld	r24, Z
     fa8:	84 60       	ori	r24, 0x04	; 4
     faa:	80 83       	st	Z, r24
     fac:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     fae:	8d 7f       	andi	r24, 0xFD	; 253
     fb0:	80 83       	st	Z, r24
     fb2:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     fb4:	81 60       	ori	r24, 0x01	; 1
     fb6:	80 83       	st	Z, r24
     fb8:	86 ef       	ldi	r24, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     fba:	8a 95       	dec	r24
     fbc:	f1 f7       	brne	.-4      	; 0xfba <main+0x348>
     fbe:	9b bb       	out	0x1b, r25	; 27
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     fc0:	96 ef       	ldi	r25, 0xF6	; 246
     fc2:	9a 95       	dec	r25
     fc4:	f1 f7       	brne	.-4      	; 0xfc2 <main+0x350>
     fc6:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     fc8:	8e 7f       	andi	r24, 0xFE	; 254
     fca:	80 83       	st	Z, r24
     fcc:	9c 91       	ld	r25, X
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     fce:	91 11       	cpse	r25, r1
     fd0:	db cf       	rjmp	.-74     	; 0xf88 <main+0x316>
     fd2:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     fd4:	f0 e0       	ldi	r31, 0x00	; 0
     fd6:	80 81       	ld	r24, Z
     fd8:	8b 7f       	andi	r24, 0xFB	; 251
     fda:	80 83       	st	Z, r24
     fdc:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     fde:	8d 7f       	andi	r24, 0xFD	; 253
     fe0:	80 83       	st	Z, r24
     fe2:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     fe4:	81 60       	ori	r24, 0x01	; 1
     fe6:	80 83       	st	Z, r24
     fe8:	86 ef       	ldi	r24, 0xF6	; 246
     fea:	8a 95       	dec	r24
     fec:	f1 f7       	brne	.-4      	; 0xfea <main+0x378>
     fee:	80 ec       	ldi	r24, 0xC0	; 192
    _delay_us(50);
    LCD_WINST = command;          // put command
     ff0:	8b bb       	out	0x1b, r24	; 27
     ff2:	96 ef       	ldi	r25, 0xF6	; 246
     ff4:	9a 95       	dec	r25
     ff6:	f1 f7       	brne	.-4      	; 0xff4 <main+0x382>
     ff8:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     ffa:	8e 7f       	andi	r24, 0xFE	; 254
     ffc:	80 83       	st	Z, r24
     ffe:	30 e0       	ldi	r19, 0x00	; 0
				LCD_Str("OTA RX:");

				LCD_Pos(1,0);
				// 16x2 LCD라 2번째 줄에 16자까지만
				char buf16[17];
				for (uint8_t i=0; i<16; i++) {
    1000:	11 c0       	rjmp	.+34     	; 0x1024 <__DATA_REGION_LENGTH__+0x24>
    1002:	83 2f       	mov	r24, r19
					char c = ota_line[i];
    1004:	90 e0       	ldi	r25, 0x00	; 0
    1006:	fc 01       	movw	r30, r24
    1008:	e6 57       	subi	r30, 0x76	; 118
    100a:	fe 4f       	sbci	r31, 0xFE	; 254
    100c:	20 81       	ld	r18, Z
    100e:	21 11       	cpse	r18, r1
					buf16[i] = (c == '\0') ? ' ' : c;
    1010:	01 c0       	rjmp	.+2      	; 0x1014 <__DATA_REGION_LENGTH__+0x14>
    1012:	20 e2       	ldi	r18, 0x20	; 32
    1014:	ee e2       	ldi	r30, 0x2E	; 46
    1016:	f0 e0       	ldi	r31, 0x00	; 0
    1018:	ec 0f       	add	r30, r28
    101a:	fd 1f       	adc	r31, r29
    101c:	e8 0f       	add	r30, r24
    101e:	f9 1f       	adc	r31, r25
    1020:	20 83       	st	Z, r18
    1022:	3f 5f       	subi	r19, 0xFF	; 255
				LCD_Str("OTA RX:");

				LCD_Pos(1,0);
				// 16x2 LCD라 2번째 줄에 16자까지만
				char buf16[17];
				for (uint8_t i=0; i<16; i++) {
    1024:	30 31       	cpi	r19, 0x10	; 16
    1026:	68 f3       	brcs	.-38     	; 0x1002 <__DATA_REGION_LENGTH__+0x2>
    1028:	1e ae       	std	Y+62, r1	; 0x3e
					char c = ota_line[i];
					buf16[i] = (c == '\0') ? ' ' : c;
				}
				buf16[16] = '\0';
    102a:	de 01       	movw	r26, r28
    102c:	9e 96       	adiw	r26, 0x2e	; 46
    102e:	22 c0       	rjmp	.+68     	; 0x1074 <__DATA_REGION_LENGTH__+0x74>
    1030:	11 96       	adiw	r26, 0x01	; 1
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
    1032:	81 e0       	ldi	r24, 0x01	; 1
    1034:	06 c0       	rjmp	.+12     	; 0x1042 <__DATA_REGION_LENGTH__+0x42>
    1036:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1038:	fe e0       	ldi	r31, 0x0E	; 14
    103a:	31 97       	sbiw	r30, 0x01	; 1
    103c:	f1 f7       	brne	.-4      	; 0x103a <__DATA_REGION_LENGTH__+0x3a>
    103e:	00 00       	nop
    1040:	82 2f       	mov	r24, r18
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
    1042:	2f ef       	ldi	r18, 0xFF	; 255
    1044:	28 0f       	add	r18, r24
    1046:	81 11       	cpse	r24, r1
    1048:	f6 cf       	rjmp	.-20     	; 0x1036 <__DATA_REGION_LENGTH__+0x36>
    104a:	e5 e6       	ldi	r30, 0x65	; 101
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
    104c:	f0 e0       	ldi	r31, 0x00	; 0
    104e:	80 81       	ld	r24, Z
    1050:	84 60       	ori	r24, 0x04	; 4
    1052:	80 83       	st	Z, r24
    1054:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
    1056:	8d 7f       	andi	r24, 0xFD	; 253
    1058:	80 83       	st	Z, r24
    105a:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
    105c:	81 60       	ori	r24, 0x01	; 1
    105e:	80 83       	st	Z, r24
    1060:	86 ef       	ldi	r24, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1062:	8a 95       	dec	r24
    1064:	f1 f7       	brne	.-4      	; 0x1062 <__DATA_REGION_LENGTH__+0x62>
    1066:	9b bb       	out	0x1b, r25	; 27
    _delay_us(50);
    LCD_WDATA = ch;               // put data
    1068:	96 ef       	ldi	r25, 0xF6	; 246
    106a:	9a 95       	dec	r25
    106c:	f1 f7       	brne	.-4      	; 0x106a <__DATA_REGION_LENGTH__+0x6a>
    106e:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
    1070:	8e 7f       	andi	r24, 0xFE	; 254
    1072:	80 83       	st	Z, r24
    1074:	9c 91       	ld	r25, X
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
    1076:	91 11       	cpse	r25, r1
    1078:	db cf       	rjmp	.-74     	; 0x1030 <__DATA_REGION_LENGTH__+0x30>
				continue;
			}
			continue;
		}
		
		if(rx_complete_flag){
    107a:	40 cf       	rjmp	.-384    	; 0xefc <main+0x28a>
    107c:	80 91 14 02 	lds	r24, 0x0214	; 0x800214 <rx_complete_flag>
			main_rx_cmd_uart0(&motor_flag, &fcw_state);
    1080:	88 23       	and	r24, r24
    1082:	51 f0       	breq	.+20     	; 0x1098 <__DATA_REGION_LENGTH__+0x98>
    1084:	be 01       	movw	r22, r28
    1086:	63 5d       	subi	r22, 0xD3	; 211
    1088:	7f 4f       	sbci	r23, 0xFF	; 255
    108a:	ce 01       	movw	r24, r28
			buzzer_player(fcw_state);		
    108c:	8c 96       	adiw	r24, 0x2c	; 44
    108e:	03 da       	rcall	.-3066   	; 0x496 <main_rx_cmd_uart0>
    1090:	8d a5       	ldd	r24, Y+45	; 0x2d
			rx_complete_flag=false;
    1092:	94 db       	rcall	.-2264   	; 0x7bc <buzzer_player>
    1094:	10 92 14 02 	sts	0x0214, r1	; 0x800214 <rx_complete_flag>
		}
		
		motor_driection(BACKWARD);
    1098:	81 e0       	ldi	r24, 0x01	; 1
    109a:	36 da       	rcall	.-2964   	; 0x508 <motor_driection>
		motor_drive(motor_flag,&speed);
    109c:	be 01       	movw	r22, r28
    109e:	6f 5f       	subi	r22, 0xFF	; 255
    10a0:	7f 4f       	sbci	r23, 0xFF	; 255
    10a2:	8c a5       	ldd	r24, Y+44	; 0x2c
    10a4:	65 da       	rcall	.-2870   	; 0x570 <motor_drive>
		
		if(measure_ready==1){
    10a6:	80 91 1b 02 	lds	r24, 0x021B	; 0x80021b <measure_ready>
    10aa:	81 30       	cpi	r24, 0x01	; 1
    10ac:	09 f0       	breq	.+2      	; 0x10b0 <__DATA_REGION_LENGTH__+0xb0>
    10ae:	26 cf       	rjmp	.-436    	; 0xefc <main+0x28a>
			measure_ready=0;
    10b0:	10 92 1b 02 	sts	0x021B, r1	; 0x80021b <measure_ready>
			
			
			res = getRange(Sonar_Addr, &Sonar_range);
    10b4:	be 01       	movw	r22, r28
    10b6:	6e 5f       	subi	r22, 0xFE	; 254
    10b8:	7f 4f       	sbci	r23, 0xFF	; 255
    10ba:	80 ee       	ldi	r24, 0xE0	; 224
    10bc:	83 d9       	rcall	.-3322   	; 0x3c4 <getRange>
    10be:	89 2b       	or	r24, r25
			
			if(res !=0){
    10c0:	09 f4       	brne	.+2      	; 0x10c4 <__DATA_REGION_LENGTH__+0xc4>
    10c2:	7d c0       	rjmp	.+250    	; 0x11be <__stack+0xbf>
    10c4:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
    10c6:	f0 e0       	ldi	r31, 0x00	; 0
    10c8:	80 81       	ld	r24, Z
    10ca:	8b 7f       	andi	r24, 0xFB	; 251
    10cc:	80 83       	st	Z, r24
    10ce:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
    10d0:	8d 7f       	andi	r24, 0xFD	; 253
    10d2:	80 83       	st	Z, r24
    10d4:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
    10d6:	81 60       	ori	r24, 0x01	; 1
    10d8:	80 83       	st	Z, r24
    10da:	86 ef       	ldi	r24, 0xF6	; 246
    10dc:	8a 95       	dec	r24
    10de:	f1 f7       	brne	.-4      	; 0x10dc <__DATA_REGION_LENGTH__+0xdc>
    10e0:	80 e8       	ldi	r24, 0x80	; 128
    _delay_us(50);
    LCD_WINST = command;          // put command
    10e2:	8b bb       	out	0x1b, r24	; 27
    10e4:	96 ef       	ldi	r25, 0xF6	; 246
    10e6:	9a 95       	dec	r25
    10e8:	f1 f7       	brne	.-4      	; 0x10e6 <__DATA_REGION_LENGTH__+0xe6>
    10ea:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
    10ec:	8e 7f       	andi	r24, 0xFE	; 254
    10ee:	80 83       	st	Z, r24
    10f0:	aa e5       	ldi	r26, 0x5A	; 90
    10f2:	b1 e0       	ldi	r27, 0x01	; 1
    10f4:	22 c0       	rjmp	.+68     	; 0x113a <__stack+0x3b>
    10f6:	11 96       	adiw	r26, 0x01	; 1
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
    10f8:	81 e0       	ldi	r24, 0x01	; 1
    10fa:	06 c0       	rjmp	.+12     	; 0x1108 <__stack+0x9>
    10fc:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    10fe:	fe e0       	ldi	r31, 0x0E	; 14
    1100:	31 97       	sbiw	r30, 0x01	; 1
    1102:	f1 f7       	brne	.-4      	; 0x1100 <__stack+0x1>
    1104:	00 00       	nop
    1106:	82 2f       	mov	r24, r18
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
    1108:	2f ef       	ldi	r18, 0xFF	; 255
    110a:	28 0f       	add	r18, r24
    110c:	81 11       	cpse	r24, r1
    110e:	f6 cf       	rjmp	.-20     	; 0x10fc <__DATA_REGION_LENGTH__+0xfc>
    1110:	e5 e6       	ldi	r30, 0x65	; 101
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
    1112:	f0 e0       	ldi	r31, 0x00	; 0
    1114:	80 81       	ld	r24, Z
    1116:	84 60       	ori	r24, 0x04	; 4
    1118:	80 83       	st	Z, r24
    111a:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
    111c:	8d 7f       	andi	r24, 0xFD	; 253
    111e:	80 83       	st	Z, r24
    1120:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
    1122:	81 60       	ori	r24, 0x01	; 1
    1124:	80 83       	st	Z, r24
    1126:	86 ef       	ldi	r24, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1128:	8a 95       	dec	r24
    112a:	f1 f7       	brne	.-4      	; 0x1128 <__stack+0x29>
    112c:	9b bb       	out	0x1b, r25	; 27
    _delay_us(50);
    LCD_WDATA = ch;               // put data
    112e:	96 ef       	ldi	r25, 0xF6	; 246
    1130:	9a 95       	dec	r25
    1132:	f1 f7       	brne	.-4      	; 0x1130 <__stack+0x31>
    1134:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
    1136:	8e 7f       	andi	r24, 0xFE	; 254
    1138:	80 83       	st	Z, r24
    113a:	9c 91       	ld	r25, X
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
    113c:	91 11       	cpse	r25, r1
    113e:	db cf       	rjmp	.-74     	; 0x10f6 <__DATA_REGION_LENGTH__+0xf6>
    1140:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
    1142:	f0 e0       	ldi	r31, 0x00	; 0
    1144:	80 81       	ld	r24, Z
    1146:	8b 7f       	andi	r24, 0xFB	; 251
    1148:	80 83       	st	Z, r24
    114a:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
    114c:	8d 7f       	andi	r24, 0xFD	; 253
    114e:	80 83       	st	Z, r24
    1150:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
    1152:	81 60       	ori	r24, 0x01	; 1
    1154:	80 83       	st	Z, r24
    1156:	86 ef       	ldi	r24, 0xF6	; 246
    1158:	8a 95       	dec	r24
    115a:	f1 f7       	brne	.-4      	; 0x1158 <__stack+0x59>
    115c:	85 ec       	ldi	r24, 0xC5	; 197
    _delay_us(50);
    LCD_WINST = command;          // put command
    115e:	8b bb       	out	0x1b, r24	; 27
    1160:	96 ef       	ldi	r25, 0xF6	; 246
    1162:	9a 95       	dec	r25
    1164:	f1 f7       	brne	.-4      	; 0x1162 <__stack+0x63>
    1166:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
    1168:	8e 7f       	andi	r24, 0xFE	; 254
    116a:	80 83       	st	Z, r24
    116c:	a0 e6       	ldi	r26, 0x60	; 96
    116e:	b1 e0       	ldi	r27, 0x01	; 1
    1170:	22 c0       	rjmp	.+68     	; 0x11b6 <__stack+0xb7>
    1172:	11 96       	adiw	r26, 0x01	; 1
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
    1174:	81 e0       	ldi	r24, 0x01	; 1
    1176:	06 c0       	rjmp	.+12     	; 0x1184 <__stack+0x85>
    1178:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    117a:	fe e0       	ldi	r31, 0x0E	; 14
    117c:	31 97       	sbiw	r30, 0x01	; 1
    117e:	f1 f7       	brne	.-4      	; 0x117c <__stack+0x7d>
    1180:	00 00       	nop
    1182:	82 2f       	mov	r24, r18
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
    1184:	2f ef       	ldi	r18, 0xFF	; 255
    1186:	28 0f       	add	r18, r24
    1188:	81 11       	cpse	r24, r1
    118a:	f6 cf       	rjmp	.-20     	; 0x1178 <__stack+0x79>
    118c:	e5 e6       	ldi	r30, 0x65	; 101
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
    118e:	f0 e0       	ldi	r31, 0x00	; 0
    1190:	80 81       	ld	r24, Z
    1192:	84 60       	ori	r24, 0x04	; 4
    1194:	80 83       	st	Z, r24
    1196:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
    1198:	8d 7f       	andi	r24, 0xFD	; 253
    119a:	80 83       	st	Z, r24
    119c:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
    119e:	81 60       	ori	r24, 0x01	; 1
    11a0:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    11a2:	86 ef       	ldi	r24, 0xF6	; 246
    11a4:	8a 95       	dec	r24
    _delay_us(50);
    LCD_WDATA = ch;               // put data
    11a6:	f1 f7       	brne	.-4      	; 0x11a4 <__stack+0xa5>
    11a8:	9b bb       	out	0x1b, r25	; 27
    11aa:	96 ef       	ldi	r25, 0xF6	; 246
    11ac:	9a 95       	dec	r25
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
    11ae:	f1 f7       	brne	.-4      	; 0x11ac <__stack+0xad>
    11b0:	80 81       	ld	r24, Z
    11b2:	8e 7f       	andi	r24, 0xFE	; 254
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
    11b4:	80 83       	st	Z, r24
    11b6:	9c 91       	ld	r25, X
    11b8:	91 11       	cpse	r25, r1
    11ba:	db cf       	rjmp	.-74     	; 0x1172 <__stack+0x73>
				LCD_Str("Dist=");
				LCD_Pos(1,5);
				LCD_Str("ERR           ");
				continue;
			}
			Ultrasonic_filtered(&Sonar_range);
    11bc:	9f ce       	rjmp	.-706    	; 0xefc <main+0x28a>
    11be:	ce 01       	movw	r24, r28
    11c0:	02 96       	adiw	r24, 0x02	; 2
    11c2:	72 d9       	rcall	.-3356   	; 0x4a8 <Ultrasonic_filtered>
			//main에 현재 거리값 전송
			send_ultra_to_sub_uart0(&Sonar_range);
    11c4:	ce 01       	movw	r24, r28
    11c6:	02 96       	adiw	r24, 0x02	; 2
    11c8:	57 d9       	rcall	.-3410   	; 0x478 <send_ultra_to_sub_uart0>
    11ca:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
    11cc:	f0 e0       	ldi	r31, 0x00	; 0
    11ce:	80 81       	ld	r24, Z
    11d0:	8b 7f       	andi	r24, 0xFB	; 251
    11d2:	80 83       	st	Z, r24
    11d4:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
    11d6:	8d 7f       	andi	r24, 0xFD	; 253
    11d8:	80 83       	st	Z, r24
    11da:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
    11dc:	81 60       	ori	r24, 0x01	; 1
    11de:	80 83       	st	Z, r24
    11e0:	86 ef       	ldi	r24, 0xF6	; 246
    11e2:	8a 95       	dec	r24
    11e4:	f1 f7       	brne	.-4      	; 0x11e2 <__stack+0xe3>
    11e6:	80 e8       	ldi	r24, 0x80	; 128
    _delay_us(50);
    LCD_WINST = command;          // put command
    11e8:	8b bb       	out	0x1b, r24	; 27
    11ea:	96 ef       	ldi	r25, 0xF6	; 246
    11ec:	9a 95       	dec	r25
    11ee:	f1 f7       	brne	.-4      	; 0x11ec <__stack+0xed>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
    11f0:	80 81       	ld	r24, Z
    11f2:	8e 7f       	andi	r24, 0xFE	; 254
    11f4:	80 83       	st	Z, r24
			
			//sub lcd 출력
			LCD_Pos(0,0);
			sprintf(Message,"Dist= %03u cm   ", (unsigned int)Sonar_range);
    11f6:	8b 81       	ldd	r24, Y+3	; 0x03
    11f8:	8f 93       	push	r24
    11fa:	8a 81       	ldd	r24, Y+2	; 0x02
    11fc:	8f 93       	push	r24
    11fe:	84 e7       	ldi	r24, 0x74	; 116
    1200:	91 e0       	ldi	r25, 0x01	; 1
    1202:	9f 93       	push	r25
    1204:	8f 93       	push	r24
    1206:	8e 01       	movw	r16, r28
    1208:	0c 5f       	subi	r16, 0xFC	; 252
    120a:	1f 4f       	sbci	r17, 0xFF	; 255
    120c:	1f 93       	push	r17
    120e:	0f 93       	push	r16
    1210:	54 d0       	rcall	.+168    	; 0x12ba <sprintf>
    1212:	0f 90       	pop	r0
    1214:	0f 90       	pop	r0
    1216:	0f 90       	pop	r0
    1218:	0f 90       	pop	r0
    121a:	0f 90       	pop	r0
    121c:	0f 90       	pop	r0
    121e:	d8 01       	movw	r26, r16
    1220:	22 c0       	rjmp	.+68     	; 0x1266 <__stack+0x167>
    1222:	11 96       	adiw	r26, 0x01	; 1
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
    1224:	81 e0       	ldi	r24, 0x01	; 1
    1226:	06 c0       	rjmp	.+12     	; 0x1234 <__stack+0x135>
    1228:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    122a:	fe e0       	ldi	r31, 0x0E	; 14
    122c:	31 97       	sbiw	r30, 0x01	; 1
    122e:	f1 f7       	brne	.-4      	; 0x122c <__stack+0x12d>
    1230:	00 00       	nop
    1232:	82 2f       	mov	r24, r18
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
    1234:	2f ef       	ldi	r18, 0xFF	; 255
    1236:	28 0f       	add	r18, r24
    1238:	81 11       	cpse	r24, r1
    123a:	f6 cf       	rjmp	.-20     	; 0x1228 <__stack+0x129>
    123c:	e5 e6       	ldi	r30, 0x65	; 101
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
    123e:	f0 e0       	ldi	r31, 0x00	; 0
    1240:	80 81       	ld	r24, Z
    1242:	84 60       	ori	r24, 0x04	; 4
    1244:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
    1246:	80 81       	ld	r24, Z
    1248:	8d 7f       	andi	r24, 0xFD	; 253
    LCD_CTRL |= (1 << LCD_EN);    // E high
    124a:	80 83       	st	Z, r24
    124c:	80 81       	ld	r24, Z
    124e:	81 60       	ori	r24, 0x01	; 1
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1250:	80 83       	st	Z, r24
    1252:	86 ef       	ldi	r24, 0xF6	; 246
    1254:	8a 95       	dec	r24
    _delay_us(50);
    LCD_WDATA = ch;               // put data
    1256:	f1 f7       	brne	.-4      	; 0x1254 <__stack+0x155>
    1258:	9b bb       	out	0x1b, r25	; 27
    125a:	96 ef       	ldi	r25, 0xF6	; 246
    125c:	9a 95       	dec	r25
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
    125e:	f1 f7       	brne	.-4      	; 0x125c <__stack+0x15d>
    1260:	80 81       	ld	r24, Z
    1262:	8e 7f       	andi	r24, 0xFE	; 254
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
    1264:	80 83       	st	Z, r24
    1266:	9c 91       	ld	r25, X
    1268:	91 11       	cpse	r25, r1
			LCD_Str(Message);
			fcw_state_to_string(fcw_state);
    126a:	db cf       	rjmp	.-74     	; 0x1222 <__stack+0x123>
    126c:	8d a5       	ldd	r24, Y+45	; 0x2d
    126e:	b8 d9       	rcall	.-3216   	; 0x5e0 <fcw_state_to_string>
		
			//거리 재측정
			startRanging(Sonar_Addr);
    1270:	80 ee       	ldi	r24, 0xE0	; 224
    1272:	a4 d8       	rcall	.-3768   	; 0x3bc <startRanging>
    1274:	43 ce       	rjmp	.-890    	; 0xefc <main+0x28a>

00001276 <__udivmodsi4>:
    1276:	a1 e2       	ldi	r26, 0x21	; 33
    1278:	1a 2e       	mov	r1, r26
    127a:	aa 1b       	sub	r26, r26
    127c:	bb 1b       	sub	r27, r27
    127e:	fd 01       	movw	r30, r26
    1280:	0d c0       	rjmp	.+26     	; 0x129c <__udivmodsi4_ep>

00001282 <__udivmodsi4_loop>:
    1282:	aa 1f       	adc	r26, r26
    1284:	bb 1f       	adc	r27, r27
    1286:	ee 1f       	adc	r30, r30
    1288:	ff 1f       	adc	r31, r31
    128a:	a2 17       	cp	r26, r18
    128c:	b3 07       	cpc	r27, r19
    128e:	e4 07       	cpc	r30, r20
    1290:	f5 07       	cpc	r31, r21
    1292:	20 f0       	brcs	.+8      	; 0x129c <__udivmodsi4_ep>
    1294:	a2 1b       	sub	r26, r18
    1296:	b3 0b       	sbc	r27, r19
    1298:	e4 0b       	sbc	r30, r20
    129a:	f5 0b       	sbc	r31, r21

0000129c <__udivmodsi4_ep>:
    129c:	66 1f       	adc	r22, r22
    129e:	77 1f       	adc	r23, r23
    12a0:	88 1f       	adc	r24, r24
    12a2:	99 1f       	adc	r25, r25
    12a4:	1a 94       	dec	r1
    12a6:	69 f7       	brne	.-38     	; 0x1282 <__udivmodsi4_loop>
    12a8:	60 95       	com	r22
    12aa:	70 95       	com	r23
    12ac:	80 95       	com	r24
    12ae:	90 95       	com	r25
    12b0:	9b 01       	movw	r18, r22
    12b2:	ac 01       	movw	r20, r24
    12b4:	bd 01       	movw	r22, r26
    12b6:	cf 01       	movw	r24, r30
    12b8:	08 95       	ret

000012ba <sprintf>:
    12ba:	0f 93       	push	r16
    12bc:	1f 93       	push	r17
    12be:	cf 93       	push	r28
    12c0:	df 93       	push	r29
    12c2:	cd b7       	in	r28, 0x3d	; 61
    12c4:	de b7       	in	r29, 0x3e	; 62
    12c6:	2e 97       	sbiw	r28, 0x0e	; 14
    12c8:	0f b6       	in	r0, 0x3f	; 63
    12ca:	f8 94       	cli
    12cc:	de bf       	out	0x3e, r29	; 62
    12ce:	0f be       	out	0x3f, r0	; 63
    12d0:	cd bf       	out	0x3d, r28	; 61
    12d2:	0d 89       	ldd	r16, Y+21	; 0x15
    12d4:	1e 89       	ldd	r17, Y+22	; 0x16
    12d6:	86 e0       	ldi	r24, 0x06	; 6
    12d8:	8c 83       	std	Y+4, r24	; 0x04
    12da:	1a 83       	std	Y+2, r17	; 0x02
    12dc:	09 83       	std	Y+1, r16	; 0x01
    12de:	8f ef       	ldi	r24, 0xFF	; 255
    12e0:	9f e7       	ldi	r25, 0x7F	; 127
    12e2:	9e 83       	std	Y+6, r25	; 0x06
    12e4:	8d 83       	std	Y+5, r24	; 0x05
    12e6:	ae 01       	movw	r20, r28
    12e8:	47 5e       	subi	r20, 0xE7	; 231
    12ea:	5f 4f       	sbci	r21, 0xFF	; 255
    12ec:	6f 89       	ldd	r22, Y+23	; 0x17
    12ee:	78 8d       	ldd	r23, Y+24	; 0x18
    12f0:	ce 01       	movw	r24, r28
    12f2:	01 96       	adiw	r24, 0x01	; 1
    12f4:	10 d0       	rcall	.+32     	; 0x1316 <vfprintf>
    12f6:	ef 81       	ldd	r30, Y+7	; 0x07
    12f8:	f8 85       	ldd	r31, Y+8	; 0x08
    12fa:	e0 0f       	add	r30, r16
    12fc:	f1 1f       	adc	r31, r17
    12fe:	10 82       	st	Z, r1
    1300:	2e 96       	adiw	r28, 0x0e	; 14
    1302:	0f b6       	in	r0, 0x3f	; 63
    1304:	f8 94       	cli
    1306:	de bf       	out	0x3e, r29	; 62
    1308:	0f be       	out	0x3f, r0	; 63
    130a:	cd bf       	out	0x3d, r28	; 61
    130c:	df 91       	pop	r29
    130e:	cf 91       	pop	r28
    1310:	1f 91       	pop	r17
    1312:	0f 91       	pop	r16
    1314:	08 95       	ret

00001316 <vfprintf>:
    1316:	2f 92       	push	r2
    1318:	3f 92       	push	r3
    131a:	4f 92       	push	r4
    131c:	5f 92       	push	r5
    131e:	6f 92       	push	r6
    1320:	7f 92       	push	r7
    1322:	8f 92       	push	r8
    1324:	9f 92       	push	r9
    1326:	af 92       	push	r10
    1328:	bf 92       	push	r11
    132a:	cf 92       	push	r12
    132c:	df 92       	push	r13
    132e:	ef 92       	push	r14
    1330:	ff 92       	push	r15
    1332:	0f 93       	push	r16
    1334:	1f 93       	push	r17
    1336:	cf 93       	push	r28
    1338:	df 93       	push	r29
    133a:	cd b7       	in	r28, 0x3d	; 61
    133c:	de b7       	in	r29, 0x3e	; 62
    133e:	2b 97       	sbiw	r28, 0x0b	; 11
    1340:	0f b6       	in	r0, 0x3f	; 63
    1342:	f8 94       	cli
    1344:	de bf       	out	0x3e, r29	; 62
    1346:	0f be       	out	0x3f, r0	; 63
    1348:	cd bf       	out	0x3d, r28	; 61
    134a:	6c 01       	movw	r12, r24
    134c:	7b 01       	movw	r14, r22
    134e:	8a 01       	movw	r16, r20
    1350:	fc 01       	movw	r30, r24
    1352:	17 82       	std	Z+7, r1	; 0x07
    1354:	16 82       	std	Z+6, r1	; 0x06
    1356:	83 81       	ldd	r24, Z+3	; 0x03
    1358:	81 ff       	sbrs	r24, 1
    135a:	bf c1       	rjmp	.+894    	; 0x16da <vfprintf+0x3c4>
    135c:	ce 01       	movw	r24, r28
    135e:	01 96       	adiw	r24, 0x01	; 1
    1360:	3c 01       	movw	r6, r24
    1362:	f6 01       	movw	r30, r12
    1364:	93 81       	ldd	r25, Z+3	; 0x03
    1366:	f7 01       	movw	r30, r14
    1368:	93 fd       	sbrc	r25, 3
    136a:	85 91       	lpm	r24, Z+
    136c:	93 ff       	sbrs	r25, 3
    136e:	81 91       	ld	r24, Z+
    1370:	7f 01       	movw	r14, r30
    1372:	88 23       	and	r24, r24
    1374:	09 f4       	brne	.+2      	; 0x1378 <vfprintf+0x62>
    1376:	ad c1       	rjmp	.+858    	; 0x16d2 <vfprintf+0x3bc>
    1378:	85 32       	cpi	r24, 0x25	; 37
    137a:	39 f4       	brne	.+14     	; 0x138a <vfprintf+0x74>
    137c:	93 fd       	sbrc	r25, 3
    137e:	85 91       	lpm	r24, Z+
    1380:	93 ff       	sbrs	r25, 3
    1382:	81 91       	ld	r24, Z+
    1384:	7f 01       	movw	r14, r30
    1386:	85 32       	cpi	r24, 0x25	; 37
    1388:	21 f4       	brne	.+8      	; 0x1392 <vfprintf+0x7c>
    138a:	b6 01       	movw	r22, r12
    138c:	90 e0       	ldi	r25, 0x00	; 0
    138e:	d6 d1       	rcall	.+940    	; 0x173c <fputc>
    1390:	e8 cf       	rjmp	.-48     	; 0x1362 <vfprintf+0x4c>
    1392:	91 2c       	mov	r9, r1
    1394:	21 2c       	mov	r2, r1
    1396:	31 2c       	mov	r3, r1
    1398:	ff e1       	ldi	r31, 0x1F	; 31
    139a:	f3 15       	cp	r31, r3
    139c:	d8 f0       	brcs	.+54     	; 0x13d4 <vfprintf+0xbe>
    139e:	8b 32       	cpi	r24, 0x2B	; 43
    13a0:	79 f0       	breq	.+30     	; 0x13c0 <vfprintf+0xaa>
    13a2:	38 f4       	brcc	.+14     	; 0x13b2 <vfprintf+0x9c>
    13a4:	80 32       	cpi	r24, 0x20	; 32
    13a6:	79 f0       	breq	.+30     	; 0x13c6 <vfprintf+0xb0>
    13a8:	83 32       	cpi	r24, 0x23	; 35
    13aa:	a1 f4       	brne	.+40     	; 0x13d4 <vfprintf+0xbe>
    13ac:	23 2d       	mov	r18, r3
    13ae:	20 61       	ori	r18, 0x10	; 16
    13b0:	1d c0       	rjmp	.+58     	; 0x13ec <vfprintf+0xd6>
    13b2:	8d 32       	cpi	r24, 0x2D	; 45
    13b4:	61 f0       	breq	.+24     	; 0x13ce <vfprintf+0xb8>
    13b6:	80 33       	cpi	r24, 0x30	; 48
    13b8:	69 f4       	brne	.+26     	; 0x13d4 <vfprintf+0xbe>
    13ba:	23 2d       	mov	r18, r3
    13bc:	21 60       	ori	r18, 0x01	; 1
    13be:	16 c0       	rjmp	.+44     	; 0x13ec <vfprintf+0xd6>
    13c0:	83 2d       	mov	r24, r3
    13c2:	82 60       	ori	r24, 0x02	; 2
    13c4:	38 2e       	mov	r3, r24
    13c6:	e3 2d       	mov	r30, r3
    13c8:	e4 60       	ori	r30, 0x04	; 4
    13ca:	3e 2e       	mov	r3, r30
    13cc:	2a c0       	rjmp	.+84     	; 0x1422 <vfprintf+0x10c>
    13ce:	f3 2d       	mov	r31, r3
    13d0:	f8 60       	ori	r31, 0x08	; 8
    13d2:	1d c0       	rjmp	.+58     	; 0x140e <vfprintf+0xf8>
    13d4:	37 fc       	sbrc	r3, 7
    13d6:	2d c0       	rjmp	.+90     	; 0x1432 <vfprintf+0x11c>
    13d8:	20 ed       	ldi	r18, 0xD0	; 208
    13da:	28 0f       	add	r18, r24
    13dc:	2a 30       	cpi	r18, 0x0A	; 10
    13de:	40 f0       	brcs	.+16     	; 0x13f0 <vfprintf+0xda>
    13e0:	8e 32       	cpi	r24, 0x2E	; 46
    13e2:	b9 f4       	brne	.+46     	; 0x1412 <vfprintf+0xfc>
    13e4:	36 fc       	sbrc	r3, 6
    13e6:	75 c1       	rjmp	.+746    	; 0x16d2 <vfprintf+0x3bc>
    13e8:	23 2d       	mov	r18, r3
    13ea:	20 64       	ori	r18, 0x40	; 64
    13ec:	32 2e       	mov	r3, r18
    13ee:	19 c0       	rjmp	.+50     	; 0x1422 <vfprintf+0x10c>
    13f0:	36 fe       	sbrs	r3, 6
    13f2:	06 c0       	rjmp	.+12     	; 0x1400 <vfprintf+0xea>
    13f4:	8a e0       	ldi	r24, 0x0A	; 10
    13f6:	98 9e       	mul	r9, r24
    13f8:	20 0d       	add	r18, r0
    13fa:	11 24       	eor	r1, r1
    13fc:	92 2e       	mov	r9, r18
    13fe:	11 c0       	rjmp	.+34     	; 0x1422 <vfprintf+0x10c>
    1400:	ea e0       	ldi	r30, 0x0A	; 10
    1402:	2e 9e       	mul	r2, r30
    1404:	20 0d       	add	r18, r0
    1406:	11 24       	eor	r1, r1
    1408:	22 2e       	mov	r2, r18
    140a:	f3 2d       	mov	r31, r3
    140c:	f0 62       	ori	r31, 0x20	; 32
    140e:	3f 2e       	mov	r3, r31
    1410:	08 c0       	rjmp	.+16     	; 0x1422 <vfprintf+0x10c>
    1412:	8c 36       	cpi	r24, 0x6C	; 108
    1414:	21 f4       	brne	.+8      	; 0x141e <vfprintf+0x108>
    1416:	83 2d       	mov	r24, r3
    1418:	80 68       	ori	r24, 0x80	; 128
    141a:	38 2e       	mov	r3, r24
    141c:	02 c0       	rjmp	.+4      	; 0x1422 <vfprintf+0x10c>
    141e:	88 36       	cpi	r24, 0x68	; 104
    1420:	41 f4       	brne	.+16     	; 0x1432 <vfprintf+0x11c>
    1422:	f7 01       	movw	r30, r14
    1424:	93 fd       	sbrc	r25, 3
    1426:	85 91       	lpm	r24, Z+
    1428:	93 ff       	sbrs	r25, 3
    142a:	81 91       	ld	r24, Z+
    142c:	7f 01       	movw	r14, r30
    142e:	81 11       	cpse	r24, r1
    1430:	b3 cf       	rjmp	.-154    	; 0x1398 <vfprintf+0x82>
    1432:	98 2f       	mov	r25, r24
    1434:	9f 7d       	andi	r25, 0xDF	; 223
    1436:	95 54       	subi	r25, 0x45	; 69
    1438:	93 30       	cpi	r25, 0x03	; 3
    143a:	28 f4       	brcc	.+10     	; 0x1446 <vfprintf+0x130>
    143c:	0c 5f       	subi	r16, 0xFC	; 252
    143e:	1f 4f       	sbci	r17, 0xFF	; 255
    1440:	9f e3       	ldi	r25, 0x3F	; 63
    1442:	99 83       	std	Y+1, r25	; 0x01
    1444:	0d c0       	rjmp	.+26     	; 0x1460 <vfprintf+0x14a>
    1446:	83 36       	cpi	r24, 0x63	; 99
    1448:	31 f0       	breq	.+12     	; 0x1456 <vfprintf+0x140>
    144a:	83 37       	cpi	r24, 0x73	; 115
    144c:	71 f0       	breq	.+28     	; 0x146a <vfprintf+0x154>
    144e:	83 35       	cpi	r24, 0x53	; 83
    1450:	09 f0       	breq	.+2      	; 0x1454 <vfprintf+0x13e>
    1452:	55 c0       	rjmp	.+170    	; 0x14fe <vfprintf+0x1e8>
    1454:	20 c0       	rjmp	.+64     	; 0x1496 <vfprintf+0x180>
    1456:	f8 01       	movw	r30, r16
    1458:	80 81       	ld	r24, Z
    145a:	89 83       	std	Y+1, r24	; 0x01
    145c:	0e 5f       	subi	r16, 0xFE	; 254
    145e:	1f 4f       	sbci	r17, 0xFF	; 255
    1460:	88 24       	eor	r8, r8
    1462:	83 94       	inc	r8
    1464:	91 2c       	mov	r9, r1
    1466:	53 01       	movw	r10, r6
    1468:	12 c0       	rjmp	.+36     	; 0x148e <vfprintf+0x178>
    146a:	28 01       	movw	r4, r16
    146c:	f2 e0       	ldi	r31, 0x02	; 2
    146e:	4f 0e       	add	r4, r31
    1470:	51 1c       	adc	r5, r1
    1472:	f8 01       	movw	r30, r16
    1474:	a0 80       	ld	r10, Z
    1476:	b1 80       	ldd	r11, Z+1	; 0x01
    1478:	36 fe       	sbrs	r3, 6
    147a:	03 c0       	rjmp	.+6      	; 0x1482 <vfprintf+0x16c>
    147c:	69 2d       	mov	r22, r9
    147e:	70 e0       	ldi	r23, 0x00	; 0
    1480:	02 c0       	rjmp	.+4      	; 0x1486 <vfprintf+0x170>
    1482:	6f ef       	ldi	r22, 0xFF	; 255
    1484:	7f ef       	ldi	r23, 0xFF	; 255
    1486:	c5 01       	movw	r24, r10
    1488:	4e d1       	rcall	.+668    	; 0x1726 <strnlen>
    148a:	4c 01       	movw	r8, r24
    148c:	82 01       	movw	r16, r4
    148e:	f3 2d       	mov	r31, r3
    1490:	ff 77       	andi	r31, 0x7F	; 127
    1492:	3f 2e       	mov	r3, r31
    1494:	15 c0       	rjmp	.+42     	; 0x14c0 <vfprintf+0x1aa>
    1496:	28 01       	movw	r4, r16
    1498:	22 e0       	ldi	r18, 0x02	; 2
    149a:	42 0e       	add	r4, r18
    149c:	51 1c       	adc	r5, r1
    149e:	f8 01       	movw	r30, r16
    14a0:	a0 80       	ld	r10, Z
    14a2:	b1 80       	ldd	r11, Z+1	; 0x01
    14a4:	36 fe       	sbrs	r3, 6
    14a6:	03 c0       	rjmp	.+6      	; 0x14ae <vfprintf+0x198>
    14a8:	69 2d       	mov	r22, r9
    14aa:	70 e0       	ldi	r23, 0x00	; 0
    14ac:	02 c0       	rjmp	.+4      	; 0x14b2 <vfprintf+0x19c>
    14ae:	6f ef       	ldi	r22, 0xFF	; 255
    14b0:	7f ef       	ldi	r23, 0xFF	; 255
    14b2:	c5 01       	movw	r24, r10
    14b4:	2d d1       	rcall	.+602    	; 0x1710 <strnlen_P>
    14b6:	4c 01       	movw	r8, r24
    14b8:	f3 2d       	mov	r31, r3
    14ba:	f0 68       	ori	r31, 0x80	; 128
    14bc:	3f 2e       	mov	r3, r31
    14be:	82 01       	movw	r16, r4
    14c0:	33 fc       	sbrc	r3, 3
    14c2:	19 c0       	rjmp	.+50     	; 0x14f6 <vfprintf+0x1e0>
    14c4:	82 2d       	mov	r24, r2
    14c6:	90 e0       	ldi	r25, 0x00	; 0
    14c8:	88 16       	cp	r8, r24
    14ca:	99 06       	cpc	r9, r25
    14cc:	a0 f4       	brcc	.+40     	; 0x14f6 <vfprintf+0x1e0>
    14ce:	b6 01       	movw	r22, r12
    14d0:	80 e2       	ldi	r24, 0x20	; 32
    14d2:	90 e0       	ldi	r25, 0x00	; 0
    14d4:	33 d1       	rcall	.+614    	; 0x173c <fputc>
    14d6:	2a 94       	dec	r2
    14d8:	f5 cf       	rjmp	.-22     	; 0x14c4 <vfprintf+0x1ae>
    14da:	f5 01       	movw	r30, r10
    14dc:	37 fc       	sbrc	r3, 7
    14de:	85 91       	lpm	r24, Z+
    14e0:	37 fe       	sbrs	r3, 7
    14e2:	81 91       	ld	r24, Z+
    14e4:	5f 01       	movw	r10, r30
    14e6:	b6 01       	movw	r22, r12
    14e8:	90 e0       	ldi	r25, 0x00	; 0
    14ea:	28 d1       	rcall	.+592    	; 0x173c <fputc>
    14ec:	21 10       	cpse	r2, r1
    14ee:	2a 94       	dec	r2
    14f0:	21 e0       	ldi	r18, 0x01	; 1
    14f2:	82 1a       	sub	r8, r18
    14f4:	91 08       	sbc	r9, r1
    14f6:	81 14       	cp	r8, r1
    14f8:	91 04       	cpc	r9, r1
    14fa:	79 f7       	brne	.-34     	; 0x14da <vfprintf+0x1c4>
    14fc:	e1 c0       	rjmp	.+450    	; 0x16c0 <vfprintf+0x3aa>
    14fe:	84 36       	cpi	r24, 0x64	; 100
    1500:	11 f0       	breq	.+4      	; 0x1506 <vfprintf+0x1f0>
    1502:	89 36       	cpi	r24, 0x69	; 105
    1504:	39 f5       	brne	.+78     	; 0x1554 <vfprintf+0x23e>
    1506:	f8 01       	movw	r30, r16
    1508:	37 fe       	sbrs	r3, 7
    150a:	07 c0       	rjmp	.+14     	; 0x151a <vfprintf+0x204>
    150c:	60 81       	ld	r22, Z
    150e:	71 81       	ldd	r23, Z+1	; 0x01
    1510:	82 81       	ldd	r24, Z+2	; 0x02
    1512:	93 81       	ldd	r25, Z+3	; 0x03
    1514:	0c 5f       	subi	r16, 0xFC	; 252
    1516:	1f 4f       	sbci	r17, 0xFF	; 255
    1518:	08 c0       	rjmp	.+16     	; 0x152a <vfprintf+0x214>
    151a:	60 81       	ld	r22, Z
    151c:	71 81       	ldd	r23, Z+1	; 0x01
    151e:	07 2e       	mov	r0, r23
    1520:	00 0c       	add	r0, r0
    1522:	88 0b       	sbc	r24, r24
    1524:	99 0b       	sbc	r25, r25
    1526:	0e 5f       	subi	r16, 0xFE	; 254
    1528:	1f 4f       	sbci	r17, 0xFF	; 255
    152a:	f3 2d       	mov	r31, r3
    152c:	ff 76       	andi	r31, 0x6F	; 111
    152e:	3f 2e       	mov	r3, r31
    1530:	97 ff       	sbrs	r25, 7
    1532:	09 c0       	rjmp	.+18     	; 0x1546 <vfprintf+0x230>
    1534:	90 95       	com	r25
    1536:	80 95       	com	r24
    1538:	70 95       	com	r23
    153a:	61 95       	neg	r22
    153c:	7f 4f       	sbci	r23, 0xFF	; 255
    153e:	8f 4f       	sbci	r24, 0xFF	; 255
    1540:	9f 4f       	sbci	r25, 0xFF	; 255
    1542:	f0 68       	ori	r31, 0x80	; 128
    1544:	3f 2e       	mov	r3, r31
    1546:	2a e0       	ldi	r18, 0x0A	; 10
    1548:	30 e0       	ldi	r19, 0x00	; 0
    154a:	a3 01       	movw	r20, r6
    154c:	33 d1       	rcall	.+614    	; 0x17b4 <__ultoa_invert>
    154e:	88 2e       	mov	r8, r24
    1550:	86 18       	sub	r8, r6
    1552:	44 c0       	rjmp	.+136    	; 0x15dc <vfprintf+0x2c6>
    1554:	85 37       	cpi	r24, 0x75	; 117
    1556:	31 f4       	brne	.+12     	; 0x1564 <vfprintf+0x24e>
    1558:	23 2d       	mov	r18, r3
    155a:	2f 7e       	andi	r18, 0xEF	; 239
    155c:	b2 2e       	mov	r11, r18
    155e:	2a e0       	ldi	r18, 0x0A	; 10
    1560:	30 e0       	ldi	r19, 0x00	; 0
    1562:	25 c0       	rjmp	.+74     	; 0x15ae <vfprintf+0x298>
    1564:	93 2d       	mov	r25, r3
    1566:	99 7f       	andi	r25, 0xF9	; 249
    1568:	b9 2e       	mov	r11, r25
    156a:	8f 36       	cpi	r24, 0x6F	; 111
    156c:	c1 f0       	breq	.+48     	; 0x159e <vfprintf+0x288>
    156e:	18 f4       	brcc	.+6      	; 0x1576 <vfprintf+0x260>
    1570:	88 35       	cpi	r24, 0x58	; 88
    1572:	79 f0       	breq	.+30     	; 0x1592 <vfprintf+0x27c>
    1574:	ae c0       	rjmp	.+348    	; 0x16d2 <vfprintf+0x3bc>
    1576:	80 37       	cpi	r24, 0x70	; 112
    1578:	19 f0       	breq	.+6      	; 0x1580 <vfprintf+0x26a>
    157a:	88 37       	cpi	r24, 0x78	; 120
    157c:	21 f0       	breq	.+8      	; 0x1586 <vfprintf+0x270>
    157e:	a9 c0       	rjmp	.+338    	; 0x16d2 <vfprintf+0x3bc>
    1580:	e9 2f       	mov	r30, r25
    1582:	e0 61       	ori	r30, 0x10	; 16
    1584:	be 2e       	mov	r11, r30
    1586:	b4 fe       	sbrs	r11, 4
    1588:	0d c0       	rjmp	.+26     	; 0x15a4 <vfprintf+0x28e>
    158a:	fb 2d       	mov	r31, r11
    158c:	f4 60       	ori	r31, 0x04	; 4
    158e:	bf 2e       	mov	r11, r31
    1590:	09 c0       	rjmp	.+18     	; 0x15a4 <vfprintf+0x28e>
    1592:	34 fe       	sbrs	r3, 4
    1594:	0a c0       	rjmp	.+20     	; 0x15aa <vfprintf+0x294>
    1596:	29 2f       	mov	r18, r25
    1598:	26 60       	ori	r18, 0x06	; 6
    159a:	b2 2e       	mov	r11, r18
    159c:	06 c0       	rjmp	.+12     	; 0x15aa <vfprintf+0x294>
    159e:	28 e0       	ldi	r18, 0x08	; 8
    15a0:	30 e0       	ldi	r19, 0x00	; 0
    15a2:	05 c0       	rjmp	.+10     	; 0x15ae <vfprintf+0x298>
    15a4:	20 e1       	ldi	r18, 0x10	; 16
    15a6:	30 e0       	ldi	r19, 0x00	; 0
    15a8:	02 c0       	rjmp	.+4      	; 0x15ae <vfprintf+0x298>
    15aa:	20 e1       	ldi	r18, 0x10	; 16
    15ac:	32 e0       	ldi	r19, 0x02	; 2
    15ae:	f8 01       	movw	r30, r16
    15b0:	b7 fe       	sbrs	r11, 7
    15b2:	07 c0       	rjmp	.+14     	; 0x15c2 <vfprintf+0x2ac>
    15b4:	60 81       	ld	r22, Z
    15b6:	71 81       	ldd	r23, Z+1	; 0x01
    15b8:	82 81       	ldd	r24, Z+2	; 0x02
    15ba:	93 81       	ldd	r25, Z+3	; 0x03
    15bc:	0c 5f       	subi	r16, 0xFC	; 252
    15be:	1f 4f       	sbci	r17, 0xFF	; 255
    15c0:	06 c0       	rjmp	.+12     	; 0x15ce <vfprintf+0x2b8>
    15c2:	60 81       	ld	r22, Z
    15c4:	71 81       	ldd	r23, Z+1	; 0x01
    15c6:	80 e0       	ldi	r24, 0x00	; 0
    15c8:	90 e0       	ldi	r25, 0x00	; 0
    15ca:	0e 5f       	subi	r16, 0xFE	; 254
    15cc:	1f 4f       	sbci	r17, 0xFF	; 255
    15ce:	a3 01       	movw	r20, r6
    15d0:	f1 d0       	rcall	.+482    	; 0x17b4 <__ultoa_invert>
    15d2:	88 2e       	mov	r8, r24
    15d4:	86 18       	sub	r8, r6
    15d6:	fb 2d       	mov	r31, r11
    15d8:	ff 77       	andi	r31, 0x7F	; 127
    15da:	3f 2e       	mov	r3, r31
    15dc:	36 fe       	sbrs	r3, 6
    15de:	0d c0       	rjmp	.+26     	; 0x15fa <vfprintf+0x2e4>
    15e0:	23 2d       	mov	r18, r3
    15e2:	2e 7f       	andi	r18, 0xFE	; 254
    15e4:	a2 2e       	mov	r10, r18
    15e6:	89 14       	cp	r8, r9
    15e8:	58 f4       	brcc	.+22     	; 0x1600 <vfprintf+0x2ea>
    15ea:	34 fe       	sbrs	r3, 4
    15ec:	0b c0       	rjmp	.+22     	; 0x1604 <vfprintf+0x2ee>
    15ee:	32 fc       	sbrc	r3, 2
    15f0:	09 c0       	rjmp	.+18     	; 0x1604 <vfprintf+0x2ee>
    15f2:	83 2d       	mov	r24, r3
    15f4:	8e 7e       	andi	r24, 0xEE	; 238
    15f6:	a8 2e       	mov	r10, r24
    15f8:	05 c0       	rjmp	.+10     	; 0x1604 <vfprintf+0x2ee>
    15fa:	b8 2c       	mov	r11, r8
    15fc:	a3 2c       	mov	r10, r3
    15fe:	03 c0       	rjmp	.+6      	; 0x1606 <vfprintf+0x2f0>
    1600:	b8 2c       	mov	r11, r8
    1602:	01 c0       	rjmp	.+2      	; 0x1606 <vfprintf+0x2f0>
    1604:	b9 2c       	mov	r11, r9
    1606:	a4 fe       	sbrs	r10, 4
    1608:	0f c0       	rjmp	.+30     	; 0x1628 <vfprintf+0x312>
    160a:	fe 01       	movw	r30, r28
    160c:	e8 0d       	add	r30, r8
    160e:	f1 1d       	adc	r31, r1
    1610:	80 81       	ld	r24, Z
    1612:	80 33       	cpi	r24, 0x30	; 48
    1614:	21 f4       	brne	.+8      	; 0x161e <vfprintf+0x308>
    1616:	9a 2d       	mov	r25, r10
    1618:	99 7e       	andi	r25, 0xE9	; 233
    161a:	a9 2e       	mov	r10, r25
    161c:	09 c0       	rjmp	.+18     	; 0x1630 <vfprintf+0x31a>
    161e:	a2 fe       	sbrs	r10, 2
    1620:	06 c0       	rjmp	.+12     	; 0x162e <vfprintf+0x318>
    1622:	b3 94       	inc	r11
    1624:	b3 94       	inc	r11
    1626:	04 c0       	rjmp	.+8      	; 0x1630 <vfprintf+0x31a>
    1628:	8a 2d       	mov	r24, r10
    162a:	86 78       	andi	r24, 0x86	; 134
    162c:	09 f0       	breq	.+2      	; 0x1630 <vfprintf+0x31a>
    162e:	b3 94       	inc	r11
    1630:	a3 fc       	sbrc	r10, 3
    1632:	10 c0       	rjmp	.+32     	; 0x1654 <vfprintf+0x33e>
    1634:	a0 fe       	sbrs	r10, 0
    1636:	06 c0       	rjmp	.+12     	; 0x1644 <vfprintf+0x32e>
    1638:	b2 14       	cp	r11, r2
    163a:	80 f4       	brcc	.+32     	; 0x165c <vfprintf+0x346>
    163c:	28 0c       	add	r2, r8
    163e:	92 2c       	mov	r9, r2
    1640:	9b 18       	sub	r9, r11
    1642:	0d c0       	rjmp	.+26     	; 0x165e <vfprintf+0x348>
    1644:	b2 14       	cp	r11, r2
    1646:	58 f4       	brcc	.+22     	; 0x165e <vfprintf+0x348>
    1648:	b6 01       	movw	r22, r12
    164a:	80 e2       	ldi	r24, 0x20	; 32
    164c:	90 e0       	ldi	r25, 0x00	; 0
    164e:	76 d0       	rcall	.+236    	; 0x173c <fputc>
    1650:	b3 94       	inc	r11
    1652:	f8 cf       	rjmp	.-16     	; 0x1644 <vfprintf+0x32e>
    1654:	b2 14       	cp	r11, r2
    1656:	18 f4       	brcc	.+6      	; 0x165e <vfprintf+0x348>
    1658:	2b 18       	sub	r2, r11
    165a:	02 c0       	rjmp	.+4      	; 0x1660 <vfprintf+0x34a>
    165c:	98 2c       	mov	r9, r8
    165e:	21 2c       	mov	r2, r1
    1660:	a4 fe       	sbrs	r10, 4
    1662:	0f c0       	rjmp	.+30     	; 0x1682 <vfprintf+0x36c>
    1664:	b6 01       	movw	r22, r12
    1666:	80 e3       	ldi	r24, 0x30	; 48
    1668:	90 e0       	ldi	r25, 0x00	; 0
    166a:	68 d0       	rcall	.+208    	; 0x173c <fputc>
    166c:	a2 fe       	sbrs	r10, 2
    166e:	16 c0       	rjmp	.+44     	; 0x169c <vfprintf+0x386>
    1670:	a1 fc       	sbrc	r10, 1
    1672:	03 c0       	rjmp	.+6      	; 0x167a <vfprintf+0x364>
    1674:	88 e7       	ldi	r24, 0x78	; 120
    1676:	90 e0       	ldi	r25, 0x00	; 0
    1678:	02 c0       	rjmp	.+4      	; 0x167e <vfprintf+0x368>
    167a:	88 e5       	ldi	r24, 0x58	; 88
    167c:	90 e0       	ldi	r25, 0x00	; 0
    167e:	b6 01       	movw	r22, r12
    1680:	0c c0       	rjmp	.+24     	; 0x169a <vfprintf+0x384>
    1682:	8a 2d       	mov	r24, r10
    1684:	86 78       	andi	r24, 0x86	; 134
    1686:	51 f0       	breq	.+20     	; 0x169c <vfprintf+0x386>
    1688:	a1 fe       	sbrs	r10, 1
    168a:	02 c0       	rjmp	.+4      	; 0x1690 <vfprintf+0x37a>
    168c:	8b e2       	ldi	r24, 0x2B	; 43
    168e:	01 c0       	rjmp	.+2      	; 0x1692 <vfprintf+0x37c>
    1690:	80 e2       	ldi	r24, 0x20	; 32
    1692:	a7 fc       	sbrc	r10, 7
    1694:	8d e2       	ldi	r24, 0x2D	; 45
    1696:	b6 01       	movw	r22, r12
    1698:	90 e0       	ldi	r25, 0x00	; 0
    169a:	50 d0       	rcall	.+160    	; 0x173c <fputc>
    169c:	89 14       	cp	r8, r9
    169e:	30 f4       	brcc	.+12     	; 0x16ac <vfprintf+0x396>
    16a0:	b6 01       	movw	r22, r12
    16a2:	80 e3       	ldi	r24, 0x30	; 48
    16a4:	90 e0       	ldi	r25, 0x00	; 0
    16a6:	4a d0       	rcall	.+148    	; 0x173c <fputc>
    16a8:	9a 94       	dec	r9
    16aa:	f8 cf       	rjmp	.-16     	; 0x169c <vfprintf+0x386>
    16ac:	8a 94       	dec	r8
    16ae:	f3 01       	movw	r30, r6
    16b0:	e8 0d       	add	r30, r8
    16b2:	f1 1d       	adc	r31, r1
    16b4:	80 81       	ld	r24, Z
    16b6:	b6 01       	movw	r22, r12
    16b8:	90 e0       	ldi	r25, 0x00	; 0
    16ba:	40 d0       	rcall	.+128    	; 0x173c <fputc>
    16bc:	81 10       	cpse	r8, r1
    16be:	f6 cf       	rjmp	.-20     	; 0x16ac <vfprintf+0x396>
    16c0:	22 20       	and	r2, r2
    16c2:	09 f4       	brne	.+2      	; 0x16c6 <vfprintf+0x3b0>
    16c4:	4e ce       	rjmp	.-868    	; 0x1362 <vfprintf+0x4c>
    16c6:	b6 01       	movw	r22, r12
    16c8:	80 e2       	ldi	r24, 0x20	; 32
    16ca:	90 e0       	ldi	r25, 0x00	; 0
    16cc:	37 d0       	rcall	.+110    	; 0x173c <fputc>
    16ce:	2a 94       	dec	r2
    16d0:	f7 cf       	rjmp	.-18     	; 0x16c0 <vfprintf+0x3aa>
    16d2:	f6 01       	movw	r30, r12
    16d4:	86 81       	ldd	r24, Z+6	; 0x06
    16d6:	97 81       	ldd	r25, Z+7	; 0x07
    16d8:	02 c0       	rjmp	.+4      	; 0x16de <vfprintf+0x3c8>
    16da:	8f ef       	ldi	r24, 0xFF	; 255
    16dc:	9f ef       	ldi	r25, 0xFF	; 255
    16de:	2b 96       	adiw	r28, 0x0b	; 11
    16e0:	0f b6       	in	r0, 0x3f	; 63
    16e2:	f8 94       	cli
    16e4:	de bf       	out	0x3e, r29	; 62
    16e6:	0f be       	out	0x3f, r0	; 63
    16e8:	cd bf       	out	0x3d, r28	; 61
    16ea:	df 91       	pop	r29
    16ec:	cf 91       	pop	r28
    16ee:	1f 91       	pop	r17
    16f0:	0f 91       	pop	r16
    16f2:	ff 90       	pop	r15
    16f4:	ef 90       	pop	r14
    16f6:	df 90       	pop	r13
    16f8:	cf 90       	pop	r12
    16fa:	bf 90       	pop	r11
    16fc:	af 90       	pop	r10
    16fe:	9f 90       	pop	r9
    1700:	8f 90       	pop	r8
    1702:	7f 90       	pop	r7
    1704:	6f 90       	pop	r6
    1706:	5f 90       	pop	r5
    1708:	4f 90       	pop	r4
    170a:	3f 90       	pop	r3
    170c:	2f 90       	pop	r2
    170e:	08 95       	ret

00001710 <strnlen_P>:
    1710:	fc 01       	movw	r30, r24
    1712:	05 90       	lpm	r0, Z+
    1714:	61 50       	subi	r22, 0x01	; 1
    1716:	70 40       	sbci	r23, 0x00	; 0
    1718:	01 10       	cpse	r0, r1
    171a:	d8 f7       	brcc	.-10     	; 0x1712 <strnlen_P+0x2>
    171c:	80 95       	com	r24
    171e:	90 95       	com	r25
    1720:	8e 0f       	add	r24, r30
    1722:	9f 1f       	adc	r25, r31
    1724:	08 95       	ret

00001726 <strnlen>:
    1726:	fc 01       	movw	r30, r24
    1728:	61 50       	subi	r22, 0x01	; 1
    172a:	70 40       	sbci	r23, 0x00	; 0
    172c:	01 90       	ld	r0, Z+
    172e:	01 10       	cpse	r0, r1
    1730:	d8 f7       	brcc	.-10     	; 0x1728 <strnlen+0x2>
    1732:	80 95       	com	r24
    1734:	90 95       	com	r25
    1736:	8e 0f       	add	r24, r30
    1738:	9f 1f       	adc	r25, r31
    173a:	08 95       	ret

0000173c <fputc>:
    173c:	0f 93       	push	r16
    173e:	1f 93       	push	r17
    1740:	cf 93       	push	r28
    1742:	df 93       	push	r29
    1744:	fb 01       	movw	r30, r22
    1746:	23 81       	ldd	r18, Z+3	; 0x03
    1748:	21 fd       	sbrc	r18, 1
    174a:	03 c0       	rjmp	.+6      	; 0x1752 <fputc+0x16>
    174c:	8f ef       	ldi	r24, 0xFF	; 255
    174e:	9f ef       	ldi	r25, 0xFF	; 255
    1750:	2c c0       	rjmp	.+88     	; 0x17aa <fputc+0x6e>
    1752:	22 ff       	sbrs	r18, 2
    1754:	16 c0       	rjmp	.+44     	; 0x1782 <fputc+0x46>
    1756:	46 81       	ldd	r20, Z+6	; 0x06
    1758:	57 81       	ldd	r21, Z+7	; 0x07
    175a:	24 81       	ldd	r18, Z+4	; 0x04
    175c:	35 81       	ldd	r19, Z+5	; 0x05
    175e:	42 17       	cp	r20, r18
    1760:	53 07       	cpc	r21, r19
    1762:	44 f4       	brge	.+16     	; 0x1774 <fputc+0x38>
    1764:	a0 81       	ld	r26, Z
    1766:	b1 81       	ldd	r27, Z+1	; 0x01
    1768:	9d 01       	movw	r18, r26
    176a:	2f 5f       	subi	r18, 0xFF	; 255
    176c:	3f 4f       	sbci	r19, 0xFF	; 255
    176e:	31 83       	std	Z+1, r19	; 0x01
    1770:	20 83       	st	Z, r18
    1772:	8c 93       	st	X, r24
    1774:	26 81       	ldd	r18, Z+6	; 0x06
    1776:	37 81       	ldd	r19, Z+7	; 0x07
    1778:	2f 5f       	subi	r18, 0xFF	; 255
    177a:	3f 4f       	sbci	r19, 0xFF	; 255
    177c:	37 83       	std	Z+7, r19	; 0x07
    177e:	26 83       	std	Z+6, r18	; 0x06
    1780:	14 c0       	rjmp	.+40     	; 0x17aa <fputc+0x6e>
    1782:	8b 01       	movw	r16, r22
    1784:	ec 01       	movw	r28, r24
    1786:	fb 01       	movw	r30, r22
    1788:	00 84       	ldd	r0, Z+8	; 0x08
    178a:	f1 85       	ldd	r31, Z+9	; 0x09
    178c:	e0 2d       	mov	r30, r0
    178e:	09 95       	icall
    1790:	89 2b       	or	r24, r25
    1792:	e1 f6       	brne	.-72     	; 0x174c <fputc+0x10>
    1794:	d8 01       	movw	r26, r16
    1796:	16 96       	adiw	r26, 0x06	; 6
    1798:	8d 91       	ld	r24, X+
    179a:	9c 91       	ld	r25, X
    179c:	17 97       	sbiw	r26, 0x07	; 7
    179e:	01 96       	adiw	r24, 0x01	; 1
    17a0:	17 96       	adiw	r26, 0x07	; 7
    17a2:	9c 93       	st	X, r25
    17a4:	8e 93       	st	-X, r24
    17a6:	16 97       	sbiw	r26, 0x06	; 6
    17a8:	ce 01       	movw	r24, r28
    17aa:	df 91       	pop	r29
    17ac:	cf 91       	pop	r28
    17ae:	1f 91       	pop	r17
    17b0:	0f 91       	pop	r16
    17b2:	08 95       	ret

000017b4 <__ultoa_invert>:
    17b4:	fa 01       	movw	r30, r20
    17b6:	aa 27       	eor	r26, r26
    17b8:	28 30       	cpi	r18, 0x08	; 8
    17ba:	51 f1       	breq	.+84     	; 0x1810 <__ultoa_invert+0x5c>
    17bc:	20 31       	cpi	r18, 0x10	; 16
    17be:	81 f1       	breq	.+96     	; 0x1820 <__ultoa_invert+0x6c>
    17c0:	e8 94       	clt
    17c2:	6f 93       	push	r22
    17c4:	6e 7f       	andi	r22, 0xFE	; 254
    17c6:	6e 5f       	subi	r22, 0xFE	; 254
    17c8:	7f 4f       	sbci	r23, 0xFF	; 255
    17ca:	8f 4f       	sbci	r24, 0xFF	; 255
    17cc:	9f 4f       	sbci	r25, 0xFF	; 255
    17ce:	af 4f       	sbci	r26, 0xFF	; 255
    17d0:	b1 e0       	ldi	r27, 0x01	; 1
    17d2:	3e d0       	rcall	.+124    	; 0x1850 <__ultoa_invert+0x9c>
    17d4:	b4 e0       	ldi	r27, 0x04	; 4
    17d6:	3c d0       	rcall	.+120    	; 0x1850 <__ultoa_invert+0x9c>
    17d8:	67 0f       	add	r22, r23
    17da:	78 1f       	adc	r23, r24
    17dc:	89 1f       	adc	r24, r25
    17de:	9a 1f       	adc	r25, r26
    17e0:	a1 1d       	adc	r26, r1
    17e2:	68 0f       	add	r22, r24
    17e4:	79 1f       	adc	r23, r25
    17e6:	8a 1f       	adc	r24, r26
    17e8:	91 1d       	adc	r25, r1
    17ea:	a1 1d       	adc	r26, r1
    17ec:	6a 0f       	add	r22, r26
    17ee:	71 1d       	adc	r23, r1
    17f0:	81 1d       	adc	r24, r1
    17f2:	91 1d       	adc	r25, r1
    17f4:	a1 1d       	adc	r26, r1
    17f6:	20 d0       	rcall	.+64     	; 0x1838 <__ultoa_invert+0x84>
    17f8:	09 f4       	brne	.+2      	; 0x17fc <__ultoa_invert+0x48>
    17fa:	68 94       	set
    17fc:	3f 91       	pop	r19
    17fe:	2a e0       	ldi	r18, 0x0A	; 10
    1800:	26 9f       	mul	r18, r22
    1802:	11 24       	eor	r1, r1
    1804:	30 19       	sub	r19, r0
    1806:	30 5d       	subi	r19, 0xD0	; 208
    1808:	31 93       	st	Z+, r19
    180a:	de f6       	brtc	.-74     	; 0x17c2 <__ultoa_invert+0xe>
    180c:	cf 01       	movw	r24, r30
    180e:	08 95       	ret
    1810:	46 2f       	mov	r20, r22
    1812:	47 70       	andi	r20, 0x07	; 7
    1814:	40 5d       	subi	r20, 0xD0	; 208
    1816:	41 93       	st	Z+, r20
    1818:	b3 e0       	ldi	r27, 0x03	; 3
    181a:	0f d0       	rcall	.+30     	; 0x183a <__ultoa_invert+0x86>
    181c:	c9 f7       	brne	.-14     	; 0x1810 <__ultoa_invert+0x5c>
    181e:	f6 cf       	rjmp	.-20     	; 0x180c <__ultoa_invert+0x58>
    1820:	46 2f       	mov	r20, r22
    1822:	4f 70       	andi	r20, 0x0F	; 15
    1824:	40 5d       	subi	r20, 0xD0	; 208
    1826:	4a 33       	cpi	r20, 0x3A	; 58
    1828:	18 f0       	brcs	.+6      	; 0x1830 <__ultoa_invert+0x7c>
    182a:	49 5d       	subi	r20, 0xD9	; 217
    182c:	31 fd       	sbrc	r19, 1
    182e:	40 52       	subi	r20, 0x20	; 32
    1830:	41 93       	st	Z+, r20
    1832:	02 d0       	rcall	.+4      	; 0x1838 <__ultoa_invert+0x84>
    1834:	a9 f7       	brne	.-22     	; 0x1820 <__ultoa_invert+0x6c>
    1836:	ea cf       	rjmp	.-44     	; 0x180c <__ultoa_invert+0x58>
    1838:	b4 e0       	ldi	r27, 0x04	; 4
    183a:	a6 95       	lsr	r26
    183c:	97 95       	ror	r25
    183e:	87 95       	ror	r24
    1840:	77 95       	ror	r23
    1842:	67 95       	ror	r22
    1844:	ba 95       	dec	r27
    1846:	c9 f7       	brne	.-14     	; 0x183a <__ultoa_invert+0x86>
    1848:	00 97       	sbiw	r24, 0x00	; 0
    184a:	61 05       	cpc	r22, r1
    184c:	71 05       	cpc	r23, r1
    184e:	08 95       	ret
    1850:	9b 01       	movw	r18, r22
    1852:	ac 01       	movw	r20, r24
    1854:	0a 2e       	mov	r0, r26
    1856:	06 94       	lsr	r0
    1858:	57 95       	ror	r21
    185a:	47 95       	ror	r20
    185c:	37 95       	ror	r19
    185e:	27 95       	ror	r18
    1860:	ba 95       	dec	r27
    1862:	c9 f7       	brne	.-14     	; 0x1856 <__ultoa_invert+0xa2>
    1864:	62 0f       	add	r22, r18
    1866:	73 1f       	adc	r23, r19
    1868:	84 1f       	adc	r24, r20
    186a:	95 1f       	adc	r25, r21
    186c:	a0 1d       	adc	r26, r0
    186e:	08 95       	ret

00001870 <_exit>:
    1870:	f8 94       	cli

00001872 <__stop_program>:
    1872:	ff cf       	rjmp	.-2      	; 0x1872 <__stop_program>
