<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>AS - the portable GNU assembler.</title>
    <style>
        body { font-family: monospace; margin: 20px; line-height: 1.4; }
        a { color: #0066cc; }
        pre { white-space: pre-wrap; }
    </style>
</head>
<body>
    <div id="main-content">
<section class="p-strip is-bordered">
<div class="row">
<div class="col-3 u-hide--small u-hide" id="toc">
</div>
<div id="tableWrapper">
<p id="distroAndSection"></p>

Provided by: <a href="https://launchpad.net/ubuntu/plucky/+package/binutils-m68hc1x">binutils-m68hc1x_2.43.50.20250108+3.5.3_amd64</a> <br><br><pre>
</pre><h4><b>NAME</b></h4><pre>
       AS - the portable GNU assembler.

</pre><h4><b>SYNOPSIS</b></h4><pre>
       as [<b>-a</b>[<b>cdghilns</b>][=<u>file</u>]]
        [<b>--alternate</b>]
        [<b>--compress-debug-sections</b>] [<b>--nocompress-debug-sections</b>]
        [<b>-D</b>]
        [<b>--dump-config</b>]
        [<b>--debug-prefix-map</b> <u>old</u>=<u>new</u>]
        [<b>--defsym</b> <u>sym</u>=<u>val</u>]
        [<b>--elf-stt-common=[no|yes]</b>]
        [<b>--emulation</b>=<u>name</u>]
        [<b>-f</b>]
        [<b>-g</b>] [<b>--gstabs</b>] [<b>--gstabs+</b>]
        [<b>--gdwarf-&lt;N&gt;</b>] [<b>--gdwarf-sections</b>]
        [<b>--gdwarf-cie-version</b>=<u>VERSION</u>]
        [<b>--generate-missing-build-notes=[no|yes]</b>]
        [<b>--gsframe</b>]
        [<b>--hash-size</b>=<u>N</u>]
        [<b>--help</b>] [<b>--target-help</b>]
        [<b>--info</b>] [<b>--no-info</b>]
        [<b>-I</b> <u>dir</u>]
        [<b>-J</b>]
        [<b>-K</b>]
        [<b>--keep-locals</b>]
        [<b>-L</b>]
        [<b>--listing-lhs-width</b>=<u>NUM</u>]
        [<b>--listing-lhs-width2</b>=<u>NUM</u>]
        [<b>--listing-rhs-width</b>=<u>NUM</u>]
        [<b>--listing-cont-lines</b>=<u>NUM</u>]
        [<b>--multibyte-handling=[allow|warn|warn-sym-only]</b>]
        [<b>--no-pad-sections</b>]
        [<b>-o</b> <u>objfile</u>] [<b>-R</b>]
        [<b>--scfi=experimental</b>]
        [<b>--sectname-subst</b>]
        [<b>--size-check=[error|warning]</b>]
        [<b>--statistics</b>]
        [<b>-v</b>] [<b>-version</b>] [<b>--version</b>]
        [<b>-W</b>] [<b>--no-warn</b>] [<b>--warn</b>] [<b>--fatal-warnings</b>]
        [<b>-w</b>] [<b>-x</b>]
        [<b>-Z</b>] [<b>@</b><u>FILE</u>]
        [<u>target-options</u>]
        [<b>--</b>|<u>files</u> ...]

</pre><h4><b>TARGET</b></h4><pre>
       <u>Target</u> <u>AArch64</u> <u>options:</u>
          [<b>-EB</b>|<b>-EL</b>]
          [<b>-mabi</b>=<u>ABI</u>]

       <u>Target</u> <u>Alpha</u> <u>options:</u>
          [<b>-m</b><u>cpu</u>]
          [<b>-mdebug</b> | <b>-no-mdebug</b>]
          [<b>-replace</b> | <b>-noreplace</b>]
          [<b>-relax</b>] [<b>-g</b>] [<b>-G</b><u>size</u>]
          [<b>-F</b>] [<b>-32addr</b>]

       <u>Target</u> <u>ARC</u> <u>options:</u>
          [<b>-mcpu=</b><u>cpu</u>]
          [<b>-mA6</b>|<b>-mARC600</b>|<b>-mARC601</b>|<b>-mA7</b>|<b>-mARC700</b>|<b>-mEM</b>|<b>-mHS</b>]
          [<b>-mcode-density</b>]
          [<b>-mrelax</b>]
          [<b>-EB</b>|<b>-EL</b>]

       <u>Target</u> <u>ARM</u> <u>options:</u>
          [<b>-mcpu</b>=<u>processor</u>[+<u>extension</u>...]]
          [<b>-march</b>=<u>architecture</u>[+<u>extension</u>...]]
          [<b>-mfpu</b>=<u>floating-point-format</u>]
          [<b>-mfloat-abi</b>=<u>abi</u>]
          [<b>-meabi</b>=<u>ver</u>]
          [<b>-mthumb</b>]
          [<b>-EB</b>|<b>-EL</b>]
          [<b>-mapcs-32</b>|<b>-mapcs-26</b>|<b>-mapcs-float</b>|
           <b>-mapcs-reentrant</b>]
          [<b>-mthumb-interwork</b>] [<b>-k</b>]

       <u>Target</u> <u>Blackfin</u> <u>options:</u>
          [<b>-mcpu</b>=<u>processor</u>[-<u>sirevision</u>]]
          [<b>-mfdpic</b>]
          [<b>-mno-fdpic</b>]
          [<b>-mnopic</b>]

       <u>Target</u> <u>BPF</u> <u>options:</u>
          [<b>-EL</b>] [<b>-EB</b>]

       <u>Target</u> <u>CRIS</u> <u>options:</u>
          [<b>--underscore</b> | <b>--no-underscore</b>]
          [<b>--pic</b>] [<b>-N</b>]
          [<b>--emulation=criself</b> | <b>--emulation=crisaout</b>]
          [<b>--march=v0_v10</b> | <b>--march=v10</b> | <b>--march=v32</b> | <b>--march=common_v10_v32</b>]

       <u>Target</u> <u>C-SKY</u> <u>options:</u>
          [<b>-march=</b><u>arch</u>] [<b>-mcpu=</b><u>cpu</u>]
          [<b>-EL</b>] [<b>-mlittle-endian</b>] [<b>-EB</b>] [<b>-mbig-endian</b>]
          [<b>-fpic</b>] [<b>-pic</b>]
          [<b>-mljump</b>] [<b>-mno-ljump</b>]
          [<b>-force2bsr</b>] [<b>-mforce2bsr</b>] [<b>-no-force2bsr</b>] [<b>-mno-force2bsr</b>]
          [<b>-jsri2bsr</b>] [<b>-mjsri2bsr</b>] [<b>-no-jsri2bsr</b> ] [<b>-mno-jsri2bsr</b>]
          [<b>-mnolrw</b> ] [<b>-mno-lrw</b>]
          [<b>-melrw</b>] [<b>-mno-elrw</b>]
          [<b>-mlaf</b> ] [<b>-mliterals-after-func</b>]
          [<b>-mno-laf</b>] [<b>-mno-literals-after-func</b>]
          [<b>-mlabr</b>] [<b>-mliterals-after-br</b>]
          [<b>-mno-labr</b>] [<b>-mnoliterals-after-br</b>]
          [<b>-mistack</b>] [<b>-mno-istack</b>]
          [<b>-mhard-float</b>] [<b>-mmp</b>] [<b>-mcp</b>] [<b>-mcache</b>]
          [<b>-msecurity</b>] [<b>-mtrust</b>]
          [<b>-mdsp</b>] [<b>-medsp</b>] [<b>-mvdsp</b>]

       <u>Target</u> <u>D10V</u> <u>options:</u>
          [<b>-O</b>]

       <u>Target</u> <u>D30V</u> <u>options:</u>
          [<b>-O</b>|<b>-n</b>|<b>-N</b>]

       <u>Target</u> <u>EPIPHANY</u> <u>options:</u>
          [<b>-mepiphany</b>|<b>-mepiphany16</b>]

       <u>Target</u> <u>H8/300</u> <u>options:</u>
          [-h-tick-hex]

       <u>Target</u> <u>i386</u> <u>options:</u>
          [<b>--32</b>|<b>--x32</b>|<b>--64</b>] [<b>-n</b>]
          [<b>-march</b>=<u>CPU</u>[+<u>EXTENSION</u>...]] [<b>-mtune</b>=<u>CPU</u>]

       <u>Target</u> <u>IA-64</u> <u>options:</u>
          [<b>-mconstant-gp</b>|<b>-mauto-pic</b>]
          [<b>-milp32</b>|<b>-milp64</b>|<b>-mlp64</b>|<b>-mp64</b>]
          [<b>-mle</b>|<b>mbe</b>]
          [<b>-mtune=itanium1</b>|<b>-mtune=itanium2</b>]
          [<b>-munwind-check=warning</b>|<b>-munwind-check=error</b>]
          [<b>-mhint.b=ok</b>|<b>-mhint.b=warning</b>|<b>-mhint.b=error</b>]
          [<b>-x</b>|<b>-xexplicit</b>] [<b>-xauto</b>] [<b>-xdebug</b>]

       <u>Target</u> <u>IP2K</u> <u>options:</u>
          [<b>-mip2022</b>|<b>-mip2022ext</b>]

       <u>Target</u> <u>M32C</u> <u>options:</u>
          [<b>-m32c</b>|<b>-m16c</b>] [-relax] [-h-tick-hex]

       <u>Target</u> <u>M32R</u> <u>options:</u>
          [<b>--m32rx</b>|<b>--[no-]warn-explicit-parallel-conflicts</b>|
          <b>--W[n]p</b>]

       <u>Target</u> <u>M680X0</u> <u>options:</u>
          [<b>-l</b>] [<b>-m68000</b>|<b>-m68010</b>|<b>-m68020</b>|...]

       <u>Target</u> <u>M68HC11</u> <u>options:</u>
          [<b>-m68hc11</b>|<b>-m68hc12</b>|<b>-m68hcs12</b>|<b>-mm9s12x</b>|<b>-mm9s12xg</b>]
          [<b>-mshort</b>|<b>-mlong</b>]
          [<b>-mshort-double</b>|<b>-mlong-double</b>]
          [<b>--force-long-branches</b>] [<b>--short-branches</b>]
          [<b>--strict-direct-mode</b>] [<b>--print-insn-syntax</b>]
          [<b>--print-opcodes</b>] [<b>--generate-example</b>]

       <u>Target</u> <u>MCORE</u> <u>options:</u>
          [<b>-jsri2bsr</b>] [<b>-sifilter</b>] [<b>-relax</b>]
          [<b>-mcpu=[210|340]</b>]

       <u>Target</u> <u>Meta</u> <u>options:</u>
          [<b>-mcpu=</b><u>cpu</u>] [<b>-mfpu=</b><u>cpu</u>] [<b>-mdsp=</b><u>cpu</u>] <u>Target</u> <u>MICROBLAZE</u> <u>options:</u>
          [<b>-mlittle-endian</b>] [<b>-mbig-endian</b>]

       <u>Target</u> <u>MIPS</u> <u>options:</u>
          [<b>-nocpp</b>] [<b>-EL</b>] [<b>-EB</b>] [<b>-O</b>[<u>optimization</u> <u>level</u>]]
          [<b>-g</b>[<u>debug</u> <u>level</u>]] [<b>-G</b> <u>num</u>] [<b>-KPIC</b>] [<b>-call_shared</b>]
          [<b>-non_shared</b>] [<b>-xgot</b> [<b>-mvxworks-pic</b>]
          [<b>-mabi</b>=<u>ABI</u>] [<b>-32</b>] [<b>-n32</b>] [<b>-64</b>] [<b>-mfp32</b>] [<b>-mgp32</b>]
          [<b>-mfp64</b>] [<b>-mgp64</b>] [<b>-mfpxx</b>]
          [<b>-modd-spreg</b>] [<b>-mno-odd-spreg</b>]
          [<b>-march</b>=<u>CPU</u>] [<b>-mtune</b>=<u>CPU</u>] [<b>-mips1</b>] [<b>-mips2</b>]
          [<b>-mips3</b>] [<b>-mips4</b>] [<b>-mips5</b>] [<b>-mips32</b>] [<b>-mips32r2</b>]
          [<b>-mips32r3</b>] [<b>-mips32r5</b>] [<b>-mips32r6</b>] [<b>-mips64</b>] [<b>-mips64r2</b>]
          [<b>-mips64r3</b>] [<b>-mips64r5</b>] [<b>-mips64r6</b>]
          [<b>-construct-floats</b>] [<b>-no-construct-floats</b>]
          [<b>-mignore-branch-isa</b>] [<b>-mno-ignore-branch-isa</b>]
          [<b>-mnan=</b><u>encoding</u>]
          [<b>-trap</b>] [<b>-no-break</b>] [<b>-break</b>] [<b>-no-trap</b>]
          [<b>-mips16</b>] [<b>-no-mips16</b>]
          [<b>-mmips16e2</b>] [<b>-mno-mips16e2</b>]
          [<b>-mmicromips</b>] [<b>-mno-micromips</b>]
          [<b>-msmartmips</b>] [<b>-mno-smartmips</b>]
          [<b>-mips3d</b>] [<b>-no-mips3d</b>]
          [<b>-mdmx</b>] [<b>-no-mdmx</b>]
          [<b>-mdsp</b>] [<b>-mno-dsp</b>]
          [<b>-mdspr2</b>] [<b>-mno-dspr2</b>]
          [<b>-mdspr3</b>] [<b>-mno-dspr3</b>]
          [<b>-mmsa</b>] [<b>-mno-msa</b>]
          [<b>-mxpa</b>] [<b>-mno-xpa</b>]
          [<b>-mmt</b>] [<b>-mno-mt</b>]
          [<b>-mmcu</b>] [<b>-mno-mcu</b>]
          [<b>-mcrc</b>] [<b>-mno-crc</b>]
          [<b>-mginv</b>] [<b>-mno-ginv</b>]
          [<b>-mloongson-mmi</b>] [<b>-mno-loongson-mmi</b>]
          [<b>-mloongson-cam</b>] [<b>-mno-loongson-cam</b>]
          [<b>-mloongson-ext</b>] [<b>-mno-loongson-ext</b>]
          [<b>-mloongson-ext2</b>] [<b>-mno-loongson-ext2</b>]
          [<b>-minsn32</b>] [<b>-mno-insn32</b>]
          [<b>-mfix7000</b>] [<b>-mno-fix7000</b>]
          [<b>-mfix-rm7000</b>] [<b>-mno-fix-rm7000</b>]
          [<b>-mfix-vr4120</b>] [<b>-mno-fix-vr4120</b>]
          [<b>-mfix-vr4130</b>] [<b>-mno-fix-vr4130</b>]
          [<b>-mfix-r5900</b>] [<b>-mno-fix-r5900</b>]
          [<b>-mdebug</b>] [<b>-no-mdebug</b>]
          [<b>-mpdr</b>] [<b>-mno-pdr</b>]

       <u>Target</u> <u>MMIX</u> <u>options:</u>
          [<b>--fixed-special-register-names</b>] [<b>--globalize-symbols</b>]
          [<b>--gnu-syntax</b>] [<b>--relax</b>] [<b>--no-predefined-symbols</b>]
          [<b>--no-expand</b>] [<b>--no-merge-gregs</b>] [<b>-x</b>]
          [<b>--linker-allocated-gregs</b>]

       <u>Target</u> <u>NDS32</u> <u>options:</u>
           [<b>-EL</b>] [<b>-EB</b>] [<b>-O</b>] [<b>-Os</b>] [<b>-mcpu=</b><u>cpu</u>]
           [<b>-misa=</b><u>isa</u>] [<b>-mabi=</b><u>abi</u>] [<b>-mall-ext</b>]
           [<b>-m[no-]16-bit</b>]  [<b>-m[no-]perf-ext</b>] [<b>-m[no-]perf2-ext</b>]
           [<b>-m[no-]string-ext</b>] [<b>-m[no-]dsp-ext</b>] [<b>-m[no-]mac</b>] [<b>-m[no-]div</b>]
           [<b>-m[no-]audio-isa-ext</b>] [<b>-m[no-]fpu-sp-ext</b>] [<b>-m[no-]fpu-dp-ext</b>]
           [<b>-m[no-]fpu-fma</b>] [<b>-mfpu-freg=</b><u>FREG</u>] [<b>-mreduced-regs</b>]
           [<b>-mfull-regs</b>] [<b>-m[no-]dx-regs</b>] [<b>-mpic</b>] [<b>-mno-relax</b>]
           [<b>-mb2bb</b>]

       <u>Target</u> <u>PDP11</u> <u>options:</u>
          [<b>-mpic</b>|<b>-mno-pic</b>] [<b>-mall</b>] [<b>-mno-extensions</b>]
          [<b>-m</b><u>extension</u>|<b>-mno-</b><u>extension</u>]
          [<b>-m</b><u>cpu</u>] [<b>-m</b><u>machine</u>]

       <u>Target</u> <u>picoJava</u> <u>options:</u>
          [<b>-mb</b>|<b>-me</b>]

       <u>Target</u> <u>PowerPC</u> <u>options:</u>
          [<b>-a32</b>|<b>-a64</b>]
          [<b>-mpwrx</b>|<b>-mpwr2</b>|<b>-mpwr</b>|<b>-m601</b>|<b>-mppc</b>|<b>-mppc32</b>|<b>-m603</b>|<b>-m604</b>|<b>-m403</b>|<b>-m405</b>|
           <b>-m440</b>|<b>-m464</b>|<b>-m476</b>|<b>-m7400</b>|<b>-m7410</b>|<b>-m7450</b>|<b>-m7455</b>|<b>-m750cl</b>|<b>-mgekko</b>|
           <b>-mbroadway</b>|<b>-mppc64</b>|<b>-m620</b>|<b>-me500</b>|<b>-e500x2</b>|<b>-me500mc</b>|<b>-me500mc64</b>|<b>-me5500</b>|
           <b>-me6500</b>|<b>-mppc64bridge</b>|<b>-mbooke</b>|<b>-mpower4</b>|<b>-mpwr4</b>|<b>-mpower5</b>|<b>-mpwr5</b>|<b>-mpwr5x</b>|
           <b>-mpower6</b>|<b>-mpwr6</b>|<b>-mpower7</b>|<b>-mpwr7</b>|<b>-mpower8</b>|<b>-mpwr8</b>|<b>-mpower9</b>|<b>-mpwr9-ma2</b>|
           <b>-mcell</b>|<b>-mspe</b>|<b>-mspe2</b>|<b>-mtitan</b>|<b>-me300</b>|<b>-mcom</b>]
          [<b>-many</b>] [<b>-maltivec</b>|<b>-mvsx</b>|<b>-mhtm</b>|<b>-mvle</b>]
          [<b>-mregnames</b>|<b>-mno-regnames</b>]
          [<b>-mrelocatable</b>|<b>-mrelocatable-lib</b>|<b>-K</b> <b>PIC</b>] [<b>-memb</b>]
          [<b>-mlittle</b>|<b>-mlittle-endian</b>|<b>-le</b>|<b>-mbig</b>|<b>-mbig-endian</b>|<b>-be</b>]
          [<b>-msolaris</b>|<b>-mno-solaris</b>]
          [<b>-nops=</b><u>count</u>]

       <u>Target</u> <u>PRU</u> <u>options:</u>
          [<b>-link-relax</b>]
          [<b>-mnolink-relax</b>]
          [<b>-mno-warn-regname-label</b>]

       <u>Target</u> <u>RISC-V</u> <u>options:</u>
          [<b>-fpic</b>|<b>-fPIC</b>|<b>-fno-pic</b>]
          [<b>-march</b>=<u>ISA</u>]
          [<b>-mabi</b>=<u>ABI</u>]
          [<b>-mlittle-endian</b>|<b>-mbig-endian</b>]

       <u>Target</u> <u>RL78</u> <u>options:</u>
          [<b>-mg10</b>]
          [<b>-m32bit-doubles</b>|<b>-m64bit-doubles</b>]

       <u>Target</u> <u>RX</u> <u>options:</u>
          [<b>-mlittle-endian</b>|<b>-mbig-endian</b>]
          [<b>-m32bit-doubles</b>|<b>-m64bit-doubles</b>]
          [<b>-muse-conventional-section-names</b>]
          [<b>-msmall-data-limit</b>]
          [<b>-mpid</b>]
          [<b>-mrelax</b>]
          [<b>-mint-register=</b><u>number</u>]
          [<b>-mgcc-abi</b>|<b>-mrx-abi</b>]

       <u>Target</u> <u>s390</u> <u>options:</u>
          [<b>-m31</b>|<b>-m64</b>] [<b>-mesa</b>|<b>-mzarch</b>] [<b>-march</b>=<u>CPU</u>]
          [<b>-mregnames</b>|<b>-mno-regnames</b>]
          [<b>-mwarn-areg-zero</b>]
          [<b>-mwarn-regtype-mismatch=strict</b>
           <b>-mwarn-regtype-mismatch=relaxed</b>
           <b>-mwarn-regtype-mismatch=no</b>
           <b>-mno-warn-regtype-mismatch</b>]

       <u>Target</u> <u>SCORE</u> <u>options:</u>
          [<b>-EB</b>][<b>-EL</b>][<b>-FIXDD</b>][<b>-NWARN</b>]
          [<b>-SCORE5</b>][<b>-SCORE5U</b>][<b>-SCORE7</b>][<b>-SCORE3</b>]
          [<b>-march=score7</b>][<b>-march=score3</b>]
          [<b>-USE_R1</b>][<b>-KPIC</b>][<b>-O0</b>][<b>-G</b> <u>num</u>][<b>-V</b>]

       <u>Target</u> <u>SPARC</u> <u>options:</u>
          [<b>-Av6</b>|<b>-Av7</b>|<b>-Av8</b>|<b>-Aleon</b>|<b>-Asparclet</b>|<b>-Asparclite</b>
           <b>-Av8plus</b>|<b>-Av8plusa</b>|<b>-Av8plusb</b>|<b>-Av8plusc</b>|<b>-Av8plusd</b>
           <b>-Av8plusv</b>|<b>-Av8plusm</b>|<b>-Av9</b>|<b>-Av9a</b>|<b>-Av9b</b>|<b>-Av9c</b>
           <b>-Av9d</b>|<b>-Av9e</b>|<b>-Av9v</b>|<b>-Av9m</b>|<b>-Asparc</b>|<b>-Asparcvis</b>
           <b>-Asparcvis2</b>|<b>-Asparcfmaf</b>|<b>-Asparcima</b>|<b>-Asparcvis3</b>
           <b>-Asparcvisr</b>|<b>-Asparc5</b>]
          [<b>-xarch=v8plus</b>|<b>-xarch=v8plusa</b>]|<b>-xarch=v8plusb</b>|<b>-xarch=v8plusc</b>
           <b>-xarch=v8plusd</b>|<b>-xarch=v8plusv</b>|<b>-xarch=v8plusm</b>|<b>-xarch=v9</b>
           <b>-xarch=v9a</b>|<b>-xarch=v9b</b>|<b>-xarch=v9c</b>|<b>-xarch=v9d</b>|<b>-xarch=v9e</b>
           <b>-xarch=v9v</b>|<b>-xarch=v9m</b>|<b>-xarch=sparc</b>|<b>-xarch=sparcvis</b>
           <b>-xarch=sparcvis2</b>|<b>-xarch=sparcfmaf</b>|<b>-xarch=sparcima</b>
           <b>-xarch=sparcvis3</b>|<b>-xarch=sparcvisr</b>|<b>-xarch=sparc5</b>
           <b>-bump</b>]
          [<b>-32</b>|<b>-64</b>]
          [<b>--enforce-aligned-data</b>][<b>--dcti-couples-detect</b>]

       <u>Target</u> <u>TIC54X</u> <u>options:</u>
        [<b>-mcpu=54[123589]</b>|<b>-mcpu=54[56]lp</b>] [<b>-mfar-mode</b>|<b>-mf</b>]
        [<b>-merrors-to-file</b> <u>&lt;filename&gt;</u>|<b>-me</b> <u>&lt;filename&gt;</u>]

       <u>Target</u> <u>TIC6X</u> <u>options:</u>
          [<b>-march=</b><u>arch</u>] [<b>-mbig-endian</b>|<b>-mlittle-endian</b>]
          [<b>-mdsbt</b>|<b>-mno-dsbt</b>] [<b>-mpid=no</b>|<b>-mpid=near</b>|<b>-mpid=far</b>]
          [<b>-mpic</b>|<b>-mno-pic</b>]

       <u>Target</u> <u>TILE-Gx</u> <u>options:</u>
          [<b>-m32</b>|<b>-m64</b>][<b>-EB</b>][<b>-EL</b>]

       <u>Target</u> <u>Visium</u> <u>options:</u>
          [<b>-mtune=</b><u>arch</u>]

       <u>Target</u> <u>Xtensa</u> <u>options:</u>
        [<b>--[no-]text-section-literals</b>] [<b>--[no-]auto-litpools</b>]
        [<b>--[no-]absolute-literals</b>]
        [<b>--[no-]target-align</b>] [<b>--[no-]longcalls</b>]
        [<b>--[no-]transform</b>]
        [<b>--rename-section</b> <u>oldname</u>=<u>newname</u>]
        [<b>--[no-]trampolines</b>]
        [<b>--abi-windowed</b>|<b>--abi-call0</b>]

       <u>Target</u> <u>Z80</u> <u>options:</u>
         [<b>-march=</b><u>CPU[-EXT][+EXT]</u>]
         [<b>-local-prefix=</b><u>PREFIX</u>]
         [<b>-colonless</b>]
         [<b>-sdcc</b>]
         [<b>-fp-s=</b><u>FORMAT</u>]
         [<b>-fp-d=</b><u>FORMAT</u>]

</pre><h4><b>DESCRIPTION</b></h4><pre>
       GNU <b>as</b> is really a family of assemblers.  If you use (or have used) the GNU assembler on one
       architecture, you should find a fairly similar environment when you use it on another architecture.  Each
       version has much in common with the others, including object file formats, most assembler directives
       (often called <u>pseudo-ops</u>) and assembler syntax.

       <b>as</b> is primarily intended to assemble the output of the GNU C compiler "gcc" for use by the linker "ld".
       Nevertheless, we've tried to make <b>as</b> assemble correctly everything that other assemblers for the same
       machine would assemble.  Any exceptions are documented explicitly.  This doesn't mean <b>as</b> always uses the
       same syntax as another assembler for the same architecture; for example, we know of several incompatible
       versions of 680x0 assembly language syntax.

       Each time you run <b>as</b> it assembles exactly one source program.  The source program is made up of one or
       more files.  (The standard input is also a file.)

       You give <b>as</b> a command line that has zero or more input file names.  The input files are read (from left
       file name to right).  A command-line argument (in any position) that has no special meaning is taken to
       be an input file name.

       If you give <b>as</b> no file names it attempts to read one input file from the <b>as</b> standard input, which is
       normally your terminal.  You may have to type <b>ctl-D</b> to tell <b>as</b> there is no more program to assemble.

       Use <b>--</b> if you need to explicitly name the standard input file in your command line.

       If the source is empty, <b>as</b> produces a small, empty object file.

       <b>as</b> may write warnings and error messages to the standard error file (usually your terminal).  This should
       not happen when  a compiler runs <b>as</b> automatically.  Warnings report an assumption made so that <b>as</b> could
       keep assembling a flawed program; errors report a grave problem that stops the assembly.

       If you are invoking <b>as</b> via the GNU C compiler, you can use the <b>-Wa</b> option to pass arguments through to
       the assembler.  The assembler arguments must be separated from each other (and the <b>-Wa</b>) by commas.  For
       example:

               gcc -c -g -O -Wa,-alh,-L file.c

       This passes two options to the assembler: <b>-alh</b> (emit a listing to standard output with high-level and
       assembly source) and <b>-L</b> (retain local symbols in the symbol table).

       Usually you do not need to use this <b>-Wa</b> mechanism, since many compiler command-line options are
       automatically passed to the assembler by the compiler.  (You can call the GNU compiler driver with the <b>-v</b>
       option to see precisely what options it passes to each compilation pass, including the assembler.)

</pre><h4><b>OPTIONS</b></h4><pre>
       <b>@</b><u>file</u>
           Read  command-line  options  from <u>file</u>.  The options read are inserted in place of the original @<u>file</u>
           option.  If <u>file</u> does not exist, or cannot be read, then the option will be  treated  literally,  and
           not removed.

           Options  in <u>file</u> are separated by whitespace.  A whitespace character may be included in an option by
           surrounding the entire option in  either  single  or  double  quotes.   Any  character  (including  a
           backslash)  may be included by prefixing the character to be included with a backslash.  The <u>file</u> may
           itself contain additional @<u>file</u> options; any such options will be processed recursively.

       <b>-a[cdghilmns]</b>
           Turn on listings, in any of a variety of ways:

           <b>-ac</b> omit false conditionals

           <b>-ad</b> omit debugging directives

           <b>-ag</b> include general information, like as version and options passed

           <b>-ah</b> include high-level source

           <b>-al</b> include assembly

           <b>-ali</b>
               include assembly with ginsn

           <b>-am</b> include macro expansions

           <b>-an</b> omit forms processing

           <b>-as</b> include symbols

           <b>=file</b>
               set the name of the listing file

           You may combine these options; for example, use <b>-aln</b> for assembly listing without  forms  processing.
           The <b>=file</b> option, if used, must be the last one.  By itself, <b>-a</b> defaults to <b>-ahls</b>.

       <b>--alternate</b>
           Begin in alternate macro mode.

       <b>--compress-debug-sections</b>
           Compress  DWARF debug sections using zlib with SHF_COMPRESSED from the ELF ABI.  The resulting object
           file may not be compatible with older linkers and object file utilities.  Note if  compression  would
           make a given section <u>larger</u> then it is not compressed.

       <b>--compress-debug-sections=none</b>
       <b>--compress-debug-sections=zlib</b>
       <b>--compress-debug-sections=zlib-gnu</b>
       <b>--compress-debug-sections=zlib-gabi</b>
       <b>--compress-debug-sections=zstd</b>
           These  options  control  how  DWARF debug sections are compressed.  <b>--compress-debug-sections=none</b> is
           equivalent      to       <b>--nocompress-debug-sections</b>.        <b>--compress-debug-sections=zlib</b>       and
           <b>--compress-debug-sections=zlib-gabi</b>       are      equivalent      to      <b>--compress-debug-sections</b>.
           <b>--compress-debug-sections=zlib-gnu</b> compresses DWARF  debug  sections  using  the  obsoleted  zlib-gnu
           format.   The  debug  sections  are  renamed  to  begin with <b>.zdebug</b>.  <b>--compress-debug-sections=zstd</b>
           compresses DWARF debug sections using zstd.  Note - if compression  would  actually  make  a  section
           <u>larger</u>, then it is not compressed nor renamed.

       <b>--nocompress-debug-sections</b>
           Do  not  compress  DWARF  debug  sections.   This  is  usually the default for all targets except the
           x86/x86_64, but a configure time option can be used to override this.

       <b>-D</b>  Enable debugging in target specific backends, if supported.  Otherwise  ignored.   Even  if  ignored,
           this option is accepted for script compatibility with calls to other assemblers.

       <b>--debug-prefix-map</b> <u>old</u><b>=</b><u>new</u>
           When  assembling  files  in  directory  <u>old</u>,  record  debugging information describing them as in <u>new</u>
           instead.

       <b>--defsym</b> <u>sym</u><b>=</b><u>value</u>
           Define the symbol <u>sym</u> to be <u>value</u> before assembling  the  input  file.   <u>value</u>  must  be  an  integer
           constant.   As  in  C, a leading <b>0x</b> indicates a hexadecimal value, and a leading <b>0</b> indicates an octal
           value.  The value of the symbol can be overridden inside a source  file  via  the  use  of  a  ".set"
           pseudo-op.

       <b>--dump-config</b>
           Displays how the assembler is configured and then exits.

       <b>--elf-stt-common=no</b>
       <b>--elf-stt-common=yes</b>
           These  options control whether the ELF assembler should generate common symbols with the "STT_COMMON"
           type.  The default can be controlled by a configure option <b>--enable-elf-stt-common</b>.

       <b>--emulation=</b><u>name</u>
           If the assembler is configured to support multiple different target configurations then  this  option
           can be used to select the desired form.

       <b>-f</b>  "fast"---skip whitespace and comment preprocessing (assume source is compiler output).

       <b>-g</b>
       <b>--gen-debug</b>
           Generate  debugging  information  for  each  assembler  source  line  using whichever debug format is
           preferred by the target.  This currently means either STABS, ECOFF or DWARF2.  When the debug  format
           is  DWARF  then  a  ".debug_info"  and  ".debug_line"  section is only emitted when the assembly file
           doesn't generate one itself.

       <b>--gstabs</b>
           Generate stabs debugging information for each assembler line.   This  may  help  debugging  assembler
           code, if the debugger can handle it.

       <b>--gstabs+</b>
           Generate  stabs debugging information for each assembler line, with GNU extensions that probably only
           gdb can handle, and that could make other debuggers crash or refuse to read your program.   This  may
           help  debugging  assembler  code.   Currently  the  only GNU extension is the location of the current
           working directory at assembling time.

       <b>--gdwarf-2</b>
           Generate DWARF2 debugging information for each assembler line.  This  may  help  debugging  assembler
           code,  if  the debugger can handle it.  Note---this option is only supported by some targets, not all
           of them.

       <b>--gdwarf-3</b>
           This option is the same as the <b>--gdwarf-2</b> option, except that it allows for the  possibility  of  the
           generation  of  extra debug information as per version 3 of the DWARF specification.  Note - enabling
           this option does not guarantee the generation of any extra information, the choice to do so is  on  a
           per target basis.

       <b>--gdwarf-4</b>
           This  option  is  the same as the <b>--gdwarf-2</b> option, except that it allows for the possibility of the
           generation of extra debug information as per version 4 of the DWARF specification.  Note  -  enabling
           this  option  does not guarantee the generation of any extra information, the choice to do so is on a
           per target basis.

       <b>--gdwarf-5</b>
           This option is the same as the <b>--gdwarf-2</b> option, except that it allows for the  possibility  of  the
           generation  of  extra debug information as per version 5 of the DWARF specification.  Note - enabling
           this option does not guarantee the generation of any extra information, the choice to do so is  on  a
           per target basis.

       <b>--gdwarf-sections</b>
           Instead  of  creating a .debug_line section, create a series of .debug_line.<u>foo</u> sections where <u>foo</u> is
           the name of the corresponding code section.  For example a code section called <u>.text.func</u>  will  have
           its  dwarf  line  number information placed into a section called <u>.debug_line.text.func</u>.  If the code
           section is just called <u>.text</u> then debug line section will still be called  just  <u>.debug_line</u>  without
           any suffix.

       <b>--gdwarf-cie-version=</b><u>version</u>
           Control which version of DWARF Common Information Entries (CIEs) are produced.  When this flag is not
           specified  the  default  is  version  1, though some targets can modify this default.  Other possible
           values for <u>version</u> are 3 or 4.

       <b>--generate-missing-build-notes=yes</b>
       <b>--generate-missing-build-notes=no</b>
           These options control whether the ELF assembler should generate GNU Build attribute notes if none are
           present in the input sources.  The default can be  controlled  by  the  <b>--enable-generate-build-notes</b>
           configure option.

       <b>--gsframe</b>
       <b>--gsframe</b>
           Create <u>.sframe</u> section from CFI directives.

       <b>--hash-size</b> <u>N</u>
           Ignored.  Supported for command line compatibility with other assemblers.

       <b>--help</b>
           Print a summary of the command-line options and exit.

       <b>--target-help</b>
           Print a summary of all target specific options and exit.

       <b>--info</b>
           Don't suppress informational messages.

       <b>--no-info</b>
           Suppress informational messages.

       <b>-I</b> <u>dir</u>
           Add directory <u>dir</u> to the search list for ".include" directives.

       <b>-J</b>  Don't warn about signed overflow.

       <b>-K</b>  Issue warnings when difference tables altered for long displacements.

       <b>-L</b>
       <b>--keep-locals</b>
           Keep  (in  the  symbol  table)  local  symbols.  These symbols start with system-specific local label
           prefixes, typically <b>.L</b> for ELF systems or <b>L</b> for traditional a.out systems.

       <b>--listing-lhs-width=</b><u>number</u>
           Set the maximum width, in words, of the output data column for an assembler listing to <u>number</u>.

       <b>--listing-lhs-width2=</b><u>number</u>
           Set the maximum width, in words, of the output data column for continuation  lines  in  an  assembler
           listing to <u>number</u>.

       <b>--listing-rhs-width=</b><u>number</u>
           Set the maximum width of an input source line, as displayed in a listing, to <u>number</u> bytes.

       <b>--listing-cont-lines=</b><u>number</u>
           Set the maximum number of lines printed in a listing for a single line of input to <u>number</u> + 1.

       <b>--multibyte-handling=allow</b>
       <b>--multibyte-handling=warn</b>
       <b>--multibyte-handling=warn-sym-only</b>
       <b>--multibyte-handling=warn_sym_only</b>
           Controls  how  the  assembler  handles  multibyte characters in the input.  The default (which can be
           restored by using the <b>allow</b> argument) is to allow such characters without complaint.  Using the  <b>warn</b>
           argument  will  make  the  assembler  generate  a warning message whenever any multibyte character is
           encountered.  Using the <b>warn-sym-only</b> argument will only cause a  warning  to  be  generated  when  a
           symbol  is  defined with a name that contains multibyte characters.  (References to undefined symbols
           will not generate a warning).

       <b>--no-pad-sections</b>
           Stop the assembler for padding the ends of output sections to the alignment  of  that  section.   The
           default  is to pad the sections, but this can waste space which might be needed on targets which have
           tight memory constraints.

       <b>-o</b> <u>objfile</u>
           Name the object-file output from <b>as</b> <u>objfile</u>.

       <b>-R</b>  Fold the data section into the text section.

       <b>--reduce-memory-overheads</b>
           Ignored.  Supported for compatibility with tools that pass the same option to both the assembler  and
           the linker.

       <b>--scfi=experimental</b>
           This  option  controls  whether  the  assembler should synthesize CFI for hand-written input.  If the
           input already contains some synthesizable CFI directives, the assembler  ignores  them  and  emits  a
           warning.   Note  that  "--scfi=experimental"  is not intended to be used for compiler-generated code,
           including inline assembly.  This experimental support is work in progress.  Only System V  AMD64  ABI
           is supported.

           Each  input  function in assembly must begin with the ".type" directive, and should ideally be closed
           off using a ".size" directive.  When using SCFI, each ".type" directive prompts GAS to  start  a  new
           FDE  (a.k.a.,  Function Descriptor Entry).  This implies that with each ".type" directive, a previous
           block of instructions, if any, is finalised as a distinct FDE.

       <b>--sectname-subst</b>
           Honor substitution sequences in section names.

       <b>--size-check=error</b>
       <b>--size-check=warning</b>
           Issue an error or warning for invalid ELF .size directive.

       <b>--statistics</b>
           Print the maximum space (in bytes) and total time (in seconds) used by assembly.

       <b>--strip-local-absolute</b>
           Remove local absolute symbols from the outgoing symbol table.

       <b>-v</b>
       <b>-version</b>
           Print the <b>as</b> version.

       <b>--version</b>
           Print the <b>as</b> version and exit.

       <b>-W</b>
       <b>--no-warn</b>
           Suppress warning messages.

       <b>--warn</b>
           Don't suppress warning messages or treat them as errors.

       <b>--fatal-warnings</b>
           Treat warnings as errors.

       <b>-w</b>  Ignored.

       <b>-x</b>  Ignored.

       <b>-Z</b>  Generate an object file even after errors.

       <b>--</b> <b>|</b> <u>files</u> <b>...</b>
           Standard input, or source files to assemble.

       The following options are available when as is configured for the 64-bit mode  of  the  ARM  Architecture
       (AArch64).

       <b>-EB</b> This  option  specifies  that the output generated by the assembler should be marked as being encoded
           for a big-endian processor.

       <b>-EL</b> This option specifies that the output generated by the assembler should be marked  as  being  encoded
           for a little-endian processor.

       <b>-mabi=</b><u>abi</u>
           Specify  which  ABI  the  source  code uses.  The recognized arguments are: "ilp32" and "lp64", which
           decides the generated object file in ELF32 and ELF64 format respectively.  The default is "lp64".

       <b>-mcpu=</b><u>processor</u><b>[+</b><u>extension</u><b>...]</b>
           This option specifies the target processor.  The assembler will issue an error message if an  attempt
           is  made  to  assemble  an instruction which will not execute on the target processor.  The following
           processor names are recognized: "cortex-a34", "cortex-a35", "cortex-a53", "cortex-a55", "cortex-a57",
           "cortex-a65", "cortex-a65ae", "cortex-a72", "cortex-a73", "cortex-a75", "cortex-a76", "cortex-a76ae",
           "cortex-a77",   "cortex-a78",   "cortex-a78ae",    "cortex-a78c",    "cortex-a510",    "cortex-a520",
           "cortex-a710",   "cortex-a720",   "ares",   "exynos-m1",   "falkor",   "neoverse-n1",  "neoverse-n2",
           "neoverse-e1",  "neoverse-v1",  "qdf24xx",  "saphira",  "thunderx",  "vulcan",   "xgene1"   "xgene2",
           "cortex-r82",  "cortex-x1", "cortex-x2", "cortex-x3", and "cortex-x4".  The special name "all" may be
           used to allow the assembler to accept instructions valid for any supported processor,  including  all
           optional extensions.

           In  addition  to the basic instruction set, the assembler can be told to accept, or restrict, various
           extension mnemonics that extend the processor.

           If some implementations of a particular processor can have an extension, then then  those  extensions
           are  automatically  enabled.   Consequently,  you  will  not  normally have to specify any additional
           extensions.

       <b>-march=</b><u>architecture</u><b>[+</b><u>extension</u><b>...]</b>
           This option specifies the target architecture.  The assembler will  issue  an  error  message  if  an
           attempt  is  made  to assemble an instruction which will not execute on the target architecture.  The
           following architecture  names  are  recognized:  "armv8-a",  "armv8.1-a",  "armv8.2-a",  "armv8.3-a",
           "armv8.4-a"  "armv8.5-a",  "armv8.6-a",  "armv8.7-a", "armv8.8-a", "armv8.9-a", "armv8-r", "armv9-a",
           "armv9.1-a", "armv9.2-a", "armv9.3-a", "armv9.4-a" and "armv9.5-a".

           If both <b>-mcpu</b> and <b>-march</b> are specified, the assembler will use the setting for <b>-mcpu</b>.  If neither are
           specified, the assembler will default to <b>-mcpu=all</b>.

           The architecture option can be extended with the same instruction set extension options as the  <b>-mcpu</b>
           option.  Unlike <b>-mcpu</b>, extensions are not always enabled by default.

       <b>-mverbose-error</b>
           This option enables verbose error messages for AArch64 gas.  This option is enabled by default.

       <b>-mno-verbose-error</b>
           This option disables verbose error messages in AArch64 gas.

       The following options are available when as is configured for an Alpha processor.

       <b>-m</b><u>cpu</u>
           This  option  specifies the target processor.  If an attempt is made to assemble an instruction which
           will not execute on the target processor, the assembler may either expand the instruction as a  macro
           or issue an error message.  This option is equivalent to the ".arch" directive.

           The  following  processor  names  are  recognized:  21064,  "21064a",  21066, 21068, 21164, "21164a",
           "21164pc", 21264, "21264a", "21264b", "ev4", "ev5", "lca45", "ev5", "ev56", "pca56",  "ev6",  "ev67",
           "ev68".   The  special name "all" may be used to allow the assembler to accept instructions valid for
           any Alpha processor.

           In order to support existing practice in OSF/1 with respect to ".arch", and existing practice  within
           <b>MILO</b>  (the  Linux  ARC  bootloader),  the numbered processor names (e.g. 21064) enable the processor-
           specific PALcode instructions, while the "electro-vlasic" names (e.g. "ev4") do not.

       <b>-mdebug</b>
       <b>-no-mdebug</b>
           Enables or disables the generation of ".mdebug" encapsulation  for  stabs  directives  and  procedure
           descriptors.   The  default  is  to  automatically enable ".mdebug" when the first stabs directive is
           seen.

       <b>-relax</b>
           This option forces all relocations to be put into the  object  file,  instead  of  saving  space  and
           resolving  some  relocations  at  assembly time.  Note that this option does not propagate all symbol
           arithmetic into the object file, because not all symbol arithmetic can be represented.  However,  the
           option can still be useful in specific applications.

       <b>-replace</b>
       <b>-noreplace</b>
           Enables  or disables the optimization of procedure calls, both at assemblage and at link time.  These
           options are only available for VMS targets and "-replace" is the default.  See section 1.4.1  of  the
           OpenVMS Linker Utility Manual.

       <b>-g</b>  This  option  is used when the compiler generates debug information.  When <b>gcc</b> is using <b>mips-tfile</b> to
           generate debug information for ECOFF, local labels  must  be  passed  through  to  the  object  file.
           Otherwise this option has no effect.

       <b>-G</b><u>size</u>
           A  local  common  symbol  larger  than  <u>size</u> is placed in ".bss", while smaller symbols are placed in
           ".sbss".

       <b>-F</b>
       <b>-32addr</b>
           These options are ignored for backward compatibility.

       The following options are available when as is configured for an ARC processor.

       <b>-mcpu=</b><u>cpu</u>
           This option selects the core processor variant.

       <b>-EB</b> <b>|</b> <b>-EL</b>
           Select either big-endian (-EB) or little-endian (-EL) output.

       <b>-mcode-density</b>
           Enable Code Density extension instructions.

       The following options are available when as is configured for the ARM processor family.

       <b>-mcpu=</b><u>processor</u><b>[+</b><u>extension</u><b>...]</b>
           Specify which ARM processor variant is the target.

       <b>-march=</b><u>architecture</u><b>[+</b><u>extension</u><b>...]</b>
           Specify which ARM architecture variant is used by the target.

       <b>-mfpu=</b><u>floating-point-format</u>
           Select which Floating Point architecture is the target.

       <b>-mfloat-abi=</b><u>abi</u>
           Select which floating point ABI is in use.

       <b>-mthumb</b>
           Enable Thumb only instruction decoding.

       <b>-mapcs-32</b> <b>|</b> <b>-mapcs-26</b> <b>|</b> <b>-mapcs-float</b> <b>|</b> <b>-mapcs-reentrant</b>
           Select which procedure calling convention is in use.

       <b>-EB</b> <b>|</b> <b>-EL</b>
           Select either big-endian (-EB) or little-endian (-EL) output.

       <b>-mthumb-interwork</b>
           Specify that the code has been generated with interworking between Thumb and ARM code in mind.

       <b>-mccs</b>
           Turns on CodeComposer Studio assembly syntax compatibility mode.

       <b>-k</b>  Specify that PIC code has been generated.

       The following options are available when as is configured for the Blackfin processor family.

       <b>-mcpu=</b><u>processor</u>[<b>-</b><u>sirevision</u>]
           This option specifies the target processor.  The optional <u>sirevision</u> is not used in assembler.   It's
           here  such  that  GCC  can  easily  pass down its "-mcpu=" option.  The assembler will issue an error
           message if an attempt is made to assemble an  instruction  which  will  not  execute  on  the  target
           processor.   The  following  processor  names  are  recognized:  "bf504",  "bf506", "bf512", "bf514",
           "bf516", "bf518", "bf522", "bf523", "bf524", "bf525", "bf526", "bf527",  "bf531",  "bf532",  "bf533",
           "bf534",  "bf535"  (not  implemented  yet),  "bf536",  "bf537",  "bf538", "bf539", "bf542", "bf542m",
           "bf544", "bf544m", "bf547", "bf547m", "bf548", "bf548m", "bf549", "bf549m", "bf561", and "bf592".

       <b>-mfdpic</b>
           Assemble for the FDPIC ABI.

       <b>-mno-fdpic</b>
       <b>-mnopic</b>
           Disable -mfdpic.

       The following options are available when as is configured for the Linux kernel BPF processor family.

       @chapter BPF Dependent Features

   <b>BPF</b> <b>Options</b>
       <b>-EB</b> This option specifies that the assembler should emit big-endian eBPF.

       <b>-EL</b> This option specifies that the assembler should emit little-endian eBPF.

       <b>-mdialect=</b><u>dialect</u>
           This option specifies the assembly language dialect to recognize  while  assembling.   The  assembler
           supports <b>normal</b> and <b>pseudoc</b>.

       <b>-misa-spec=</b><u>spec</u>
           This  option  specifies  the  version of the BPF instruction set to use when assembling.  The BPF ISA
           versions supported are <b>v1</b> <b>v2</b>, <b>v3</b> and <b>v4</b>.

           The value <b>xbpf</b> can be specified to recognize extra instructions that are  used  by  GCC  for  testing
           purposes.  But beware this is not valid BPF.

       <b>-mno-relax</b>
           This option tells the assembler to not relax instructions.

       Note that if no endianness option is specified in the command line, the host endianness is used.  See the
       info pages for documentation of the CRIS-specific options.

       The following options are available when as is configured for the C-SKY processor family.

       <b>-march=</b><u>archname</u>
           Assemble for architecture <u>archname</u>.  The <b>--help</b> option lists valid values for <u>archname</u>.

       <b>-mcpu=</b><u>cpuname</u>
           Assemble for architecture <u>cpuname</u>.  The <b>--help</b> option lists valid values for <u>cpuname</u>.

       <b>-EL</b>
       <b>-mlittle-endian</b>
           Generate little-endian output.

       <b>-EB</b>
       <b>-mbig-endian</b>
           Generate big-endian output.

       <b>-fpic</b>
       <b>-pic</b>
           Generate position-independent code.

       <b>-mljump</b>
       <b>-mno-ljump</b>
           Enable/disable  transformation  of  the  short branch instructions "jbf", "jbt", and "jbr" to "jmpi".
           This option is for V2 processors only.  It is ignored on  CK801  and  CK802  targets,  which  do  not
           support the "jmpi" instruction, and is enabled by default for other processors.

       <b>-mbranch-stub</b>
       <b>-mno-branch-stub</b>
           Pass through "R_CKCORE_PCREL_IMM26BY2" relocations for "bsr" instructions to the linker.

           This  option  is  only available for bare-metal C-SKY V2 ELF targets, where it is enabled by default.
           It cannot be used in code that will be dynamically linked against shared libraries.

       <b>-force2bsr</b>
       <b>-mforce2bsr</b>
       <b>-no-force2bsr</b>
       <b>-mno-force2bsr</b>
           Enable/disable transformation of "jbsr" instructions to "bsr".  This option is  always  enabled  (and
           <b>-mno-force2bsr</b>  is ignored) for CK801/CK802 targets.  It is also always enabled when <b>-mbranch-stub</b> is
           in effect.

       <b>-jsri2bsr</b>
       <b>-mjsri2bsr</b>
       <b>-no-jsri2bsr</b>
       <b>-mno-jsri2bsr</b>
           Enable/disable transformation of "jsri" instructions to "bsr".  This option is enabled by default.

       <b>-mnolrw</b>
       <b>-mno-lrw</b>
           Enable/disable transformation of "lrw" instructions into a "movih"/"ori" pair.

       <b>-melrw</b>
       <b>-mno-elrw</b>
           Enable/disable extended "lrw" instructions.  This option  is  enabled  by  default  for  CK800-series
           processors.

       <b>-mlaf</b>
       <b>-mliterals-after-func</b>
       <b>-mno-laf</b>
       <b>-mno-literals-after-func</b>
           Enable/disable placement of literal pools after each function.

       <b>-mlabr</b>
       <b>-mliterals-after-br</b>
       <b>-mno-labr</b>
       <b>-mnoliterals-after-br</b>
           Enable/disable  placement  of  literal pools after unconditional branches.  This option is enabled by
           default.

       <b>-mistack</b>
       <b>-mno-istack</b>
           Enable/disable interrupt stack instructions.  This option is enabled by default on CK801, CK802,  and
           CK802 processors.

       The  following  options explicitly enable certain optional instructions.  These features are also enabled
       implicitly by using "-mcpu=" to specify a processor that supports it.

       <b>-mhard-float</b>
           Enable hard float instructions.

       <b>-mmp</b>
           Enable multiprocessor instructions.

       <b>-mcp</b>
           Enable coprocessor instructions.

       <b>-mcache</b>
           Enable cache prefetch instruction.

       <b>-msecurity</b>
           Enable C-SKY security instructions.

       <b>-mtrust</b>
           Enable C-SKY trust instructions.

       <b>-mdsp</b>
           Enable DSP instructions.

       <b>-medsp</b>
           Enable enhanced DSP instructions.

       <b>-mvdsp</b>
           Enable vector DSP instructions.

       The following options are available when as is configured for an Epiphany processor.

       <b>-mepiphany</b>
           Specifies that the both 32 and 16 bit instructions are allowed.  This is the default behavior.

       <b>-mepiphany16</b>
           Restricts the permitted instructions to just the 16 bit set.

       The following options are available when as is configured  for  an  H8/300  processor.   @chapter  H8/300
       Dependent Features

   <b>Options</b>
       The Renesas H8/300 version of "as" has one machine-dependent option:

       <b>-h-tick-hex</b>
           Support H'00 style hex constants in addition to 0x00 style.

       <b>-mach=</b><u>name</u>
           Sets  the  H8300  machine  variant.  The following machine names are recognised: "h8300h", "h8300hn",
           "h8300s", "h8300sn", "h8300sx" and "h8300sxn".

       The following options are available when as is configured for an i386 processor.

       <b>--32</b> <b>|</b> <b>--x32</b> <b>|</b> <b>--64</b>
           Select the word size, either 32 bits or 64 bits.  <b>--32</b> implies Intel i386 architecture,  while  <b>--x32</b>
           and <b>--64</b> imply AMD x86-64 architecture with 32-bit or 64-bit word-size respectively.

           These  options are only available with the ELF object file format, and require that the necessary BFD
           support has been included (on a 32-bit platform you have  to  add  --enable-64-bit-bfd  to  configure
           enable 64-bit usage and use x86-64 as target platform).

       <b>-n</b>  By  default,  x86 GAS replaces multiple nop instructions used for alignment within code sections with
           multi-byte nop instructions such as leal 0(%esi,1),%esi.  This switch disables the optimization if  a
           single byte nop (0x90) is explicitly specified as the fill byte for alignment.

       <b>--divide</b>
           On  SVR4-derived  platforms,  the  character <b>/</b> is treated as a comment character, which means that it
           cannot be used in expressions.  The <b>--divide</b> option turns <b>/</b> into a normal character.  This  does  not
           disable <b>/</b> at the beginning of a line starting a comment, or affect using <b>#</b> for starting a comment.

       <b>-march=</b><u>CPU</u><b>[+</b><u>EXTENSION</u><b>...]</b>
           This  option specifies the target processor.  The assembler will issue an error message if an attempt
           is made to assemble an instruction which will not execute on the  target  processor.   The  following
           processor  names  are recognized: "i8086", "i186", "i286", "i386", "i486", "i586", "i686", "pentium",
           "pentiumpro", "pentiumii", "pentiumiii", "pentium4", "prescott", "nocona", "core", "core2", "corei7",
           "iamcu", "k6", "k6_2", "athlon", "opteron", "k8", "amdfam10", "bdver1", "bdver2", "bdver3", "bdver4",
           "znver1", "znver2", "znver3", "znver4", "znver5", "btver1", "btver2", "generic32" and "generic64".

           In addition to the basic instruction set, the assembler can  be  told  to  accept  various  extension
           mnemonics.   For  example,  "-march=i686+sse4+vmx"  extends  <u>i686</u>  with  <u>sse4</u> and <u>vmx</u>.  The following
           extensions are currently supported: 8087, 287,  387,  687,  "cmov",  "fxsr",  "mmx",  "sse",  "sse2",
           "sse3",  "sse4a",  "ssse3", "sse4.1", "sse4.2", "sse4", "avx", "avx2", "lahf_sahf", "monitor", "adx",
           "rdseed", "prfchw", "smap", "mpx", "sha", "rdpid", "ptwrite", "cet",  "gfni",  "vaes",  "vpclmulqdq",
           "prefetchwt1",   "clflushopt",   "se1",   "clwb",   "movdiri",  "movdir64b",  "enqcmd",  "serialize",
           "tsxldtrk", "kl", "widekl", "hreset",  "avx512f",  "avx512cd",  "avx512er",  "avx512pf",  "avx512vl",
           "avx512bw",     "avx512dq",    "avx512ifma",    "avx512vbmi",    "avx512_4fmaps",    "avx512_4vnniw",
           "avx512_vpopcntdq", "avx512_vbmi2",  "avx512_vnni",  "avx512_bitalg",  "avx512_vp2intersect",  "tdx",
           "avx512_bf16",  "avx_vnni",  "avx512_fp16",  "prefetchi",  "avx_ifma",  "avx_vnni_int8", "cmpccxadd",
           "wrmsrns", "msrlist", "avx_ne_convert", "rao_int", "fred", "lkgs", "avx_vnni_int16", "sha512", "sm3",
           "sm4", "pbndkb",  "avx10.1",  "avx10.1/512",  "avx10.1/256",  "avx10.1/128",  "user_msr",  "msr_imm",
           "apx_f",  "avx10.2", "avx10.2/512", "avx10.2/256", "avx10.2/128", "amx_int8", "amx_bf16", "amx_fp16",
           "amx_complex", "amx_transpose", "amx_tf32", "amx_fp8" "amx_tile", "vmx",  "vmfunc",  "smx",  "xsave",
           "xsaveopt", "xsavec", "xsaves", "aes", "pclmul", "fsgsbase", "rdrnd", "f16c", "bmi2", "fma", "movbe",
           "ept",  "lzcnt", "popcnt", "hle", "rtm", "tsx", "invpcid", "clflush", "mwaitx", "clzero", "wbnoinvd",
           "pconfig", "waitpkg", "uintr",  "cldemote",  "rdpru",  "mcommit",  "sev_es",  "lwp",  "fma4",  "xop",
           "cx16", "syscall", "rdtscp", "3dnow", "3dnowa", "sse4a", "sse5", "snp", "invlpgb", "tlbsync", "svme",
           "gmi"  and  "padlock".   Note  that these extension mnemonics can be prefixed with "no" to revoke the
           respective  (and  any  dependent)  functionality.   Note  further  that  the  suffixes  permitted  on
           "-march=avx10.&lt;N&gt;" enforce a vector length restriction, i.e. despite these otherwise being "enabling"
           options, using these suffixes will disable all insns with wider vector or mask register operands.

           When the ".arch" directive is used with <b>-march</b>, the ".arch" directive will take precedent.

       <b>-mtune=</b><u>CPU</u>
           This  option  specifies a processor to optimize for. When used in conjunction with the <b>-march</b> option,
           only instructions of the processor specified by the <b>-march</b> option will be generated.

           Valid <u>CPU</u> values are identical to the processor list of <b>-march=</b><u>CPU</u>.

       <b>-moperand-check=</b><u>none</u>
       <b>-moperand-check=</b><u>warning</u>
       <b>-moperand-check=</b><u>error</u>
           These options control  if  the  assembler  should  check  certain  instruction  operands  or  operand
           combinations.   An  example  instructions where operand size cannot be inferred from its operands and
           also hasn't been specified by way of an  instruction  suffix.   <b>-moperand-check=</b><u>none</u>  will  make  the
           assembler  not perform these checks.  <b>-moperand-check=</b><u>warning</u> will make the assembler issue a warning
           when respective checks fail, which is the default.  <b>-moperand-check=</b><u>error</u>  will  make  the  assembler
           issue an error when respective checks fail.

       <b>-msse2avx</b>
           This  option  specifies  that the assembler should encode SSE instructions with VEX prefix, requiring
           AVX to be available.  SSE instructions  using  extended  GPRs  will  be  encoded  with  EVEX  prefix,
           requiring AVX512 or AVX10 to be available.

       <b>-muse-unaligned-vector-move</b>
           This option specifies that the assembler should encode aligned vector move as unaligned vector move.

       <b>-msse-check=</b><u>none</u>
       <b>-msse-check=</b><u>warning</u>
       <b>-msse-check=</b><u>error</u>
           These options control if the assembler should check SSE instructions.  <b>-msse-check=</b><u>none</u> will make the
           assembler  not  to  check SSE instructions,  which is the default.  <b>-msse-check=</b><u>warning</u> will make the
           assembler issue a warning for any SSE instruction.  <b>-msse-check=</b><u>error</u> will make the  assembler  issue
           an error for any SSE instruction.

       <b>-mavxscalar=</b><u>128</u>
       <b>-mavxscalar=</b><u>256</u>
           These  options control how the assembler should encode scalar AVX instructions.  <b>-mavxscalar=</b><u>128</u> will
           encode scalar AVX instructions with 128bit vector length, which is the default.  <b>-mavxscalar=</b><u>256</u> will
           encode scalar AVX instructions with 256bit vector length.

           WARNING: Don't use this for production code - due to CPU errata the resulting code may  not  work  on
           certain models.

       <b>-mvexwig=</b><u>0</u>
       <b>-mvexwig=</b><u>1</u>
           These  options  control  how  the  assembler  should  encode  VEX.W-ignored  (WIG)  VEX instructions.
           <b>-mvexwig=</b><u>0</u> will encode WIG VEX instructions with vex.w = 0, which is the  default.   <b>-mvexwig=</b><u>1</u>  will
           encode WIG EVEX instructions with vex.w = 1.

           WARNING:  Don't  use  this for production code - due to CPU errata the resulting code may not work on
           certain models.

       <b>-mevexlig=</b><u>128</u>
       <b>-mevexlig=</b><u>256</u>
       <b>-mevexlig=</b><u>512</u>
           These options control how  the  assembler  should  encode  length-ignored  (LIG)  EVEX  instructions.
           <b>-mevexlig=</b><u>128</u>  will  encode  LIG  EVEX  instructions with 128bit vector length, which is the default.
           <b>-mevexlig=</b><u>256</u> and <b>-mevexlig=</b><u>512</u> will encode LIG EVEX  instructions  with  256bit  and  512bit  vector
           length, respectively.

       <b>-mevexwig=</b><u>0</u>
       <b>-mevexwig=</b><u>1</u>
           These options control how the assembler should encode w-ignored (WIG) EVEX instructions.  <b>-mevexwig=</b><u>0</u>
           will encode WIG EVEX instructions with evex.w = 0, which is the default.  <b>-mevexwig=</b><u>1</u> will encode WIG
           EVEX instructions with evex.w = 1.

       <b>-mmnemonic=</b><u>att</u>
       <b>-mmnemonic=</b><u>intel</u>
           This  option  specifies  instruction  mnemonic  for  matching  instructions.  The ".att_mnemonic" and
           ".intel_mnemonic" directives will take precedent.

       <b>-msyntax=</b><u>att</u>
       <b>-msyntax=</b><u>intel</u>
           This option specifies  instruction  syntax  when  processing  instructions.   The  ".att_syntax"  and
           ".intel_syntax" directives will take precedent.

       <b>-mnaked-reg</b>
           This option specifies that registers don't require a <b>%</b> prefix.  The ".att_syntax" and ".intel_syntax"
           directives will take precedent.

       <b>-madd-bnd-prefix</b>
           This  option  forces  the  assembler  to  add BND prefix to all branches, even if such prefix was not
           explicitly specified in the source code.

       <b>-mno-shared</b>
           On ELF target, the assembler normally optimizes out  non-PLT  relocations  against  defined  non-weak
           global  branch  targets with default visibility.  The <b>-mshared</b> option tells the assembler to generate
           code which may go into a shared library  where  all  non-weak  global  branch  targets  with  default
           visibility  can  be  preempted.  The resulting code is slightly bigger.  This option only affects the
           handling of branch instructions.

       <b>-mbig-obj</b>
           On PE/COFF target this option forces the use of big object file format, which allows more than  32768
           sections.

       <b>-momit-lock-prefix=</b><u>no</u>
       <b>-momit-lock-prefix=</b><u>yes</u>
           These  options  control  how  the  assembler should encode lock prefix.  This option is intended as a
           workaround for processors, that fail on lock prefix. This option can only be safely used with single-
           core,   single-thread   computers   <b>-momit-lock-prefix=</b><u>yes</u>   will    omit    all    lock    prefixes.
           <b>-momit-lock-prefix=</b><u>no</u> will encode lock prefix as usual, which is the default.

       <b>-mfence-as-lock-add=</b><u>no</u>
       <b>-mfence-as-lock-add=</b><u>yes</u>
           These   options   control   how   the   assembler   should   encode   lfence,   mfence   and  sfence.
           <b>-mfence-as-lock-add=</b><u>yes</u> will encode lfence, mfence and sfence as <b>lock</b> <b>addl</b>  <b>$0x0,</b>  <b>(%rsp)</b>  in  64-bit
           mode  and  <b>lock</b>  <b>addl</b> <b>$0x0,</b> <b>(%esp)</b> in 32-bit mode.  <b>-mfence-as-lock-add=</b><u>no</u> will encode lfence, mfence
           and sfence as usual, which is the default.

       <b>-mrelax-relocations=</b><u>no</u>
       <b>-mrelax-relocations=</b><u>yes</u>
           These options control whether the assembler  should  generate  relax  relocations,  R_386_GOT32X,  in
           32-bit    mode,    or    R_X86_64_GOTPCRELX    and    R_X86_64_REX_GOTPCRELX,    in    64-bit   mode.
           <b>-mrelax-relocations=</b><u>yes</u> will generate relax relocations.  <b>-mrelax-relocations=</b><u>no</u>  will  not  generate
           relax    relocations.     The    default    can    be    controlled    by    a    configure    option
           <b>--enable-x86-relax-relocations</b>.

       <b>-mtls-check=</b><u>no</u>
       <b>-mtls-check=</b><u>yes</u>
           These options control whether the assembler check tls relocation.   <b>-mtls-check=</b><u>yes</u>  will  check  tls
           relocation.   <b>-mtls-check=</b><u>no</u>  will  not  check  tls  relocation  The  default  can be controlled by a
           configure option <b>--enable-x86-tls-check</b>.

       <b>-malign-branch-boundary=</b><u>NUM</u>
           This option controls how the assembler should align branches with segment prefixes or NOP.  <u>NUM</u>  must
           be  a  power  of  2.   It  should  be 0 or no less than 16.  Branches will be aligned within <u>NUM</u> byte
           boundary.  <b>-malign-branch-boundary=0</b>, which is the default, doesn't align branches.

       <b>-malign-branch=</b><u>TYPE</u><b>[+</b><u>TYPE</u><b>...]</b>
           This option specifies types  of  branches  to  align.  <u>TYPE</u>  is  combination  of  <b>jcc</b>,  which  aligns
           conditional  jumps,  <b>fused</b>,  which  aligns  fused  conditional jumps, <b>jmp</b>, which aligns unconditional
           jumps, <b>call</b> which aligns calls, <b>ret</b>, which aligns rets, <b>indirect</b>, which  aligns  indirect  jumps  and
           calls.  The default is <b>-malign-branch=jcc+fused+jmp</b>.

       <b>-malign-branch-prefix-size=</b><u>NUM</u>
           This option specifies the maximum number of prefixes on an instruction to align branches.  <u>NUM</u> should
           be between 0 and 5.  The default <u>NUM</u> is 5.

       <b>-mbranches-within-32B-boundaries</b>
           This  option aligns conditional jumps, fused conditional jumps and unconditional jumps within 32 byte
           boundary  with  up  to   5   segment   prefixes   on   an   instruction.    It   is   equivalent   to
           <b>-malign-branch-boundary=32</b>  <b>-malign-branch=jcc+fused+jmp</b>  <b>-malign-branch-prefix-size=5</b>.   The default
           doesn't align branches.

       <b>-mlfence-after-load=</b><u>no</u>
       <b>-mlfence-after-load=</b><u>yes</u>
           These options  control  whether  the  assembler  should  generate  lfence  after  load  instructions.
           <b>-mlfence-after-load=</b><u>yes</u> will generate lfence.  <b>-mlfence-after-load=</b><u>no</u> will not generate lfence, which
           is the default.

       <b>-mlfence-before-indirect-branch=</b><u>none</u>
       <b>-mlfence-before-indirect-branch=</b><u>all</u>
       <b>-mlfence-before-indirect-branch=</b><u>register</u>
       <b>-mlfence-before-indirect-branch=</b><u>memory</u>
           These  options  control  whether  the  assembler  should  generate lfence before indirect near branch
           instructions.  <b>-mlfence-before-indirect-branch=</b><u>all</u> will generate lfence before indirect  near  branch
           via  register  and  issue  a warning before indirect near branch via memory.  It also implicitly sets
           <b>-mlfence-before-ret=</b><u>shl</u>       when       there's       no       explicit        <b>-mlfence-before-ret=</b>.
           <b>-mlfence-before-indirect-branch=</b><u>register</u>  will  generate  lfence  before  indirect  near  branch  via
           register.  <b>-mlfence-before-indirect-branch=</b><u>memory</u> will issue a warning before  indirect  near  branch
           via  memory.   <b>-mlfence-before-indirect-branch=</b><u>none</u> will not generate lfence nor issue warning, which
           is the default.  Note that lfence won't be generated before indirect near branch  via  register  with
           <b>-mlfence-after-load=</b><u>yes</u> since lfence will be generated after loading branch target register.

       <b>-mlfence-before-ret=</b><u>none</u>
       <b>-mlfence-before-ret=</b><u>shl</u>
       <b>-mlfence-before-ret=</b><u>or</u>
       <b>-mlfence-before-ret=</b><u>yes</u>
       <b>-mlfence-before-ret=</b><u>not</u>
           These    options    control    whether   the   assembler   should   generate   lfence   before   ret.
           <b>-mlfence-before-ret=</b><u>or</u>     will     generate     generate     or     instruction     with     lfence.
           <b>-mlfence-before-ret=</b><u>shl/yes</u>  will  generate shl instruction with lfence. <b>-mlfence-before-ret=</b><u>not</u> will
           generate not instruction with lfence. <b>-mlfence-before-ret=</b><u>none</u> will not generate lfence, which is the
           default.

       <b>-mx86-used-note=</b><u>no</u>
       <b>-mx86-used-note=</b><u>yes</u>
           These  options  control  whether  the  assembler  should  generate  GNU_PROPERTY_X86_ISA_1_USED   and
           GNU_PROPERTY_X86_FEATURE_2_USED   GNU   property  notes.   The  default  can  be  controlled  by  the
           <b>--enable-x86-used-note</b> configure option.

       <b>-mevexrcig=</b><u>rne</u>
       <b>-mevexrcig=</b><u>rd</u>
       <b>-mevexrcig=</b><u>ru</u>
       <b>-mevexrcig=</b><u>rz</u>
           These options control how the assembler should encode  SAE-only  EVEX  instructions.   <b>-mevexrcig=</b><u>rne</u>
           will  encode RC bits of EVEX instruction with 00, which is the default.  <b>-mevexrcig=</b><u>rd</u>, <b>-mevexrcig=</b><u>ru</u>
           and <b>-mevexrcig=</b><u>rz</u> will encode SAE-only EVEX instructions with 01, 10 and 11 RC bits, respectively.

       <b>-mamd64</b>
       <b>-mintel64</b>
           This option specifies that the assembler should accept only AMD64 or Intel64 ISA in 64-bit mode.  The
           default is to accept common, Intel64 only and AMD64 ISAs.

       <b>-O0</b> <b>|</b> <b>-O</b> <b>|</b> <b>-O1</b> <b>|</b> <b>-O2</b> <b>|</b> <b>-Os</b>
           Optimize instruction encoding with smaller instruction size.  <b>-O</b> and <b>-O1</b> encode 64-bit register  load
           instructions  with  64-bit  immediate  as  32-bit  register  load instructions with 31-bit or 32-bits
           immediates, encode 64-bit register clearing instructions with 32-bit register clearing  instructions,
           encode  256-bit/512-bit  VEX/EVEX  vector  register  clearing  instructions  with  128-bit VEX vector
           register clearing instructions, encode 128-bit/256-bit EVEX vector register  load/store  instructions
           with  VEX  vector  register  load/store  instructions, and encode 128-bit/256-bit EVEX packed integer
           logical instructions with 128-bit/256-bit VEX packed integer logical.

           <b>-O2</b> includes <b>-O1</b> optimization plus encodes 256-bit/512-bit EVEX vector register clearing instructions
           with 128-bit EVEX vector register clearing instructions.  In 64-bit  mode  VEX  encoded  instructions
           with  commutative  source  operands will also have their source operands swapped if this allows using
           the 2-byte VEX prefix form instead of the 3-byte one.  Certain forms of AND as well as  OR  with  the
           same (register) operand specified twice will also be changed to TEST.

           <b>-Os</b> includes <b>-O2</b> optimization plus encodes 16-bit, 32-bit and 64-bit register tests with immediate as
           8-bit register test with immediate.  <b>-O0</b> turns off this optimization.

       The following options are available when as is configured for the Ubicom IP2K series.

       <b>-mip2022ext</b>
           Specifies that the extended IP2022 instructions are allowed.

       <b>-mip2022</b>
           Restores  the  default behaviour, which restricts the permitted instructions to just the basic IP2022
           ones.

       The following options are available when as is configured for the Renesas M32C and M16C processors.

       <b>-m32c</b>
           Assemble M32C instructions.

       <b>-m16c</b>
           Assemble M16C instructions (the default).

       <b>-relax</b>
           Enable support for link-time relaxations.

       <b>-h-tick-hex</b>
           Support H'00 style hex constants in addition to 0x00 style.

       The following options are available when as is configured for the Renesas M32R (formerly Mitsubishi M32R)
       series.

       <b>--m32rx</b>
           Specify which processor in the M32R family is the target.  The default is normally the M32R, but this
           option changes it to the M32RX.

       <b>--warn-explicit-parallel-conflicts</b> <b>or</b> <b>--Wp</b>
           Produce warning messages when questionable parallel constructs are encountered.

       <b>--no-warn-explicit-parallel-conflicts</b> <b>or</b> <b>--Wnp</b>
           Do not produce warning messages when questionable parallel constructs are encountered.

       The following options are available when as is configured for the Motorola 68000 series.

       <b>-l</b>  Shorten references to undefined symbols, to one word instead of two.

       <b>-m68000</b> <b>|</b> <b>-m68008</b> <b>|</b> <b>-m68010</b> <b>|</b> <b>-m68020</b> <b>|</b> <b>-m68030</b>
       <b>|</b> <b>-m68040</b> <b>|</b> <b>-m68060</b> <b>|</b> <b>-m68302</b> <b>|</b> <b>-m68331</b> <b>|</b> <b>-m68332</b>
       <b>|</b> <b>-m68333</b> <b>|</b> <b>-m68340</b> <b>|</b> <b>-mcpu32</b> <b>|</b> <b>-m5200</b>
           Specify what processor in the 68000 family is the target.  The default is  normally  the  68020,  but
           this can be changed at configuration time.

       <b>-m68881</b> <b>|</b> <b>-m68882</b> <b>|</b> <b>-mno-68881</b> <b>|</b> <b>-mno-68882</b>
           The  target machine does (or does not) have a floating-point coprocessor.  The default is to assume a
           coprocessor for 68020, 68030, and cpu32.  Although the basic 68000 is not compatible with the  68881,
           a  combination  of  the  two can be specified, since it's possible to do emulation of the coprocessor
           instructions with the main processor.

       <b>-m68851</b> <b>|</b> <b>-mno-68851</b>
           The target machine does (or does not) have a memory-management unit coprocessor.  The default  is  to
           assume an MMU for 68020 and up.

       For details about the PDP-11 machine dependent features options, see <b>PDP-11-Options</b>.

       <b>-mpic</b> <b>|</b> <b>-mno-pic</b>
           Generate position-independent (or position-dependent) code.  The default is <b>-mpic</b>.

       <b>-mall</b>
       <b>-mall-extensions</b>
           Enable all instruction set extensions.  This is the default.

       <b>-mno-extensions</b>
           Disable all instruction set extensions.

       <b>-m</b><u>extension</u> <b>|</b> <b>-mno-</b><u>extension</u>
           Enable (or disable) a particular instruction set extension.

       <b>-m</b><u>cpu</u>
           Enable  the  instruction  set  extensions  supported  by  a  particular  CPU,  and  disable all other
           extensions.

       <b>-m</b><u>machine</u>
           Enable the instruction set extensions supported by a particular machine model, and disable all  other
           extensions.

       The following options are available when as is configured for a picoJava processor.

       <b>-mb</b> Generate "big endian" format output.

       <b>-ml</b> Generate "little endian" format output.

       The following options are available when as is configured for a PRU processor.

       <b>-mlink-relax</b>
           Assume  that LD would optimize LDI32 instructions by checking the upper 16 bits of the <u>expression</u>. If
           they are all zeros, then LD would shorten the LDI32 instruction to a single LDI. In  such  case  "as"
           will output DIFF relocations for diff expressions.

       <b>-mno-link-relax</b>
           Assume  that LD would not optimize LDI32 instructions. As a consequence, DIFF relocations will not be
           emitted.

       <b>-mno-warn-regname-label</b>
           Do not warn if a label name matches a register name. Usually assembler  programmers  will  want  this
           warning to be emitted. C compilers may want to turn this off.

       The following options are available when as is configured for a MIPS processor.

       <b>-G</b> <u>num</u>
           This  option  sets  the  largest  size  of  an object that can be referenced implicitly with the "gp"
           register.  It is only accepted for targets that use  ECOFF  format,  such  as  a  DECstation  running
           Ultrix.  The default value is 8.

       <b>-EB</b> Generate "big endian" format output.

       <b>-EL</b> Generate "little endian" format output.

       <b>-mips1</b>
       <b>-mips2</b>
       <b>-mips3</b>
       <b>-mips4</b>
       <b>-mips5</b>
       <b>-mips32</b>
       <b>-mips32r2</b>
       <b>-mips32r3</b>
       <b>-mips32r5</b>
       <b>-mips32r6</b>
       <b>-mips64</b>
       <b>-mips64r2</b>
       <b>-mips64r3</b>
       <b>-mips64r5</b>
       <b>-mips64r6</b>
           Generate  code  for  a  particular  MIPS  Instruction Set Architecture level.  <b>-mips1</b> is an alias for
           <b>-march=r3000</b>, <b>-mips2</b> is an alias for <b>-march=r6000</b>, <b>-mips3</b> is an alias for <b>-march=r4000</b> and <b>-mips4</b>  is
           an  alias  for  <b>-march=r8000</b>.   <b>-mips5</b>, <b>-mips32</b>, <b>-mips32r2</b>, <b>-mips32r3</b>, <b>-mips32r5</b>, <b>-mips32r6</b>, <b>-mips64</b>,
           <b>-mips64r2</b>, <b>-mips64r3</b>, <b>-mips64r5</b>, and <b>-mips64r6</b> correspond to generic MIPS V, MIPS32,  MIPS32  Release
           2,  MIPS32 Release 3, MIPS32 Release 5, MIPS32 Release 6, MIPS64, MIPS64 Release 2, MIPS64 Release 3,
           MIPS64 Release 5, and MIPS64 Release 6 ISA processors, respectively.

       <b>-march=</b><u>cpu</u>
           Generate code for a particular MIPS CPU.

       <b>-mtune=</b><u>cpu</u>
           Schedule and tune for a particular MIPS CPU.

       <b>-mfix7000</b>
       <b>-mno-fix7000</b>
           Cause nops to be inserted if the read of the destination register of  an  mfhi  or  mflo  instruction
           occurs in the following two instructions.

       <b>-mfix-rm7000</b>
       <b>-mno-fix-rm7000</b>
           Cause nops to be inserted if a dmult or dmultu instruction is followed by a load instruction.

       <b>-mfix-r5900</b>
       <b>-mno-fix-r5900</b>
           Do  not  attempt  to  schedule  the preceding instruction into the delay slot of a branch instruction
           placed at the end of a short  loop  of  six  instructions  or  fewer  and  always  schedule  a  "nop"
           instruction  there instead.  The short loop bug under certain conditions causes loops to execute only
           once or twice, due to a hardware bug in the R5900 chip.

       <b>-mdebug</b>
       <b>-no-mdebug</b>
           Cause stabs-style debugging output to go into an ECOFF-style .mdebug section instead of the  standard
           ELF .stabs sections.

       <b>-mpdr</b>
       <b>-mno-pdr</b>
           Control generation of ".pdr" sections.

       <b>-mgp32</b>
       <b>-mfp32</b>
           The  register sizes are normally inferred from the ISA and ABI, but these flags force a certain group
           of registers to be treated as 32 bits wide at all times.  <b>-mgp32</b> controls the size of general-purpose
           registers and <b>-mfp32</b> controls the size of floating-point registers.

       <b>-mgp64</b>
       <b>-mfp64</b>
           The register sizes are normally inferred from the ISA and ABI, but these flags force a certain  group
           of registers to be treated as 64 bits wide at all times.  <b>-mgp64</b> controls the size of general-purpose
           registers and <b>-mfp64</b> controls the size of floating-point registers.

       <b>-mfpxx</b>
           The  register  sizes  are  normally inferred from the ISA and ABI, but using this flag in combination
           with <b>-mabi=32</b> enables an ABI variant which will operate correctly with floating-point registers which
           are 32 or 64 bits wide.

       <b>-modd-spreg</b>
       <b>-mno-odd-spreg</b>
           Enable use of floating-point operations on odd-numbered single-precision registers when supported  by
           the ISA.  <b>-mfpxx</b> implies <b>-mno-odd-spreg</b>, otherwise the default is <b>-modd-spreg</b>.

       <b>-mips16</b>
       <b>-no-mips16</b>
           Generate code for the MIPS 16 processor.  This is equivalent to putting ".module mips16" at the start
           of the assembly file.  <b>-no-mips16</b> turns off this option.

       <b>-mmips16e2</b>
       <b>-mno-mips16e2</b>
           Enable  the  use  of  MIPS16e2  instructions  in MIPS16 mode.  This is equivalent to putting ".module
           mips16e2" at the start of the assembly file.  <b>-mno-mips16e2</b> turns off this option.

       <b>-mmicromips</b>
       <b>-mno-micromips</b>
           Generate code for the microMIPS processor.  This is equivalent to putting ".module micromips" at  the
           start  of  the  assembly  file.  <b>-mno-micromips</b> turns off this option.  This is equivalent to putting
           ".module nomicromips" at the start of the assembly file.

       <b>-msmartmips</b>
       <b>-mno-smartmips</b>
           Enables the SmartMIPS extension to the  MIPS32  instruction  set.   This  is  equivalent  to  putting
           ".module smartmips" at the start of the assembly file.  <b>-mno-smartmips</b> turns off this option.

       <b>-mips3d</b>
       <b>-no-mips3d</b>
           Generate  code  for  the  MIPS-3D Application Specific Extension.  This tells the assembler to accept
           MIPS-3D instructions.  <b>-no-mips3d</b> turns off this option.

       <b>-mdmx</b>
       <b>-no-mdmx</b>
           Generate code for the MDMX Application Specific Extension.  This tells the assembler to  accept  MDMX
           instructions.  <b>-no-mdmx</b> turns off this option.

       <b>-mdsp</b>
       <b>-mno-dsp</b>
           Generate  code  for  the  DSP  Release 1 Application Specific Extension.  This tells the assembler to
           accept DSP Release 1 instructions.  <b>-mno-dsp</b> turns off this option.

       <b>-mdspr2</b>
       <b>-mno-dspr2</b>
           Generate code for the DSP Release 2 Application Specific Extension.  This option implies <b>-mdsp</b>.  This
           tells the assembler to accept DSP Release 2 instructions.  <b>-mno-dspr2</b> turns off this option.

       <b>-mdspr3</b>
       <b>-mno-dspr3</b>
           Generate code for the DSP Release 3 Application Specific Extension.  This option  implies  <b>-mdsp</b>  and
           <b>-mdspr2</b>.   This  tells the assembler to accept DSP Release 3 instructions.  <b>-mno-dspr3</b> turns off this
           option.

       <b>-mmsa</b>
       <b>-mno-msa</b>
           Generate code for the MIPS SIMD Architecture Extension.  This  tells  the  assembler  to  accept  MSA
           instructions.  <b>-mno-msa</b> turns off this option.

       <b>-mxpa</b>
       <b>-mno-xpa</b>
           Generate  code  for  the MIPS eXtended Physical Address (XPA) Extension.  This tells the assembler to
           accept XPA instructions.  <b>-mno-xpa</b> turns off this option.

       <b>-mmt</b>
       <b>-mno-mt</b>
           Generate code for the MT Application Specific Extension.  This  tells  the  assembler  to  accept  MT
           instructions.  <b>-mno-mt</b> turns off this option.

       <b>-mmcu</b>
       <b>-mno-mcu</b>
           Generate  code  for  the  MCU Application Specific Extension.  This tells the assembler to accept MCU
           instructions.  <b>-mno-mcu</b> turns off this option.

       <b>-mcrc</b>
       <b>-mno-crc</b>
           Generate code for the MIPS cyclic redundancy check (CRC) Application Specific Extension.  This  tells
           the assembler to accept CRC instructions.  <b>-mno-crc</b> turns off this option.

       <b>-mginv</b>
       <b>-mno-ginv</b>
           Generate  code  for  the  Global  INValidate  (GINV)  Application Specific Extension.  This tells the
           assembler to accept GINV instructions.  <b>-mno-ginv</b> turns off this option.

       <b>-mloongson-mmi</b>
       <b>-mno-loongson-mmi</b>
           Generate code  for  the  Loongson  MultiMedia  extensions  Instructions  (MMI)  Application  Specific
           Extension.   This  tells  the assembler to accept MMI instructions.  <b>-mno-loongson-mmi</b> turns off this
           option.

       <b>-mloongson-cam</b>
       <b>-mno-loongson-cam</b>
           Generate code for the Loongson Content Address Memory (CAM) instructions.  This tells  the  assembler
           to accept Loongson CAM instructions.  <b>-mno-loongson-cam</b> turns off this option.

       <b>-mloongson-ext</b>
       <b>-mno-loongson-ext</b>
           Generate  code  for  the  Loongson EXTensions (EXT) instructions.  This tells the assembler to accept
           Loongson EXT instructions.  <b>-mno-loongson-ext</b> turns off this option.

       <b>-mloongson-ext2</b>
       <b>-mno-loongson-ext2</b>
           Generate  code  for  the  Loongson  EXTensions  R2  (EXT2)   instructions.    This   option   implies
           <b>-mloongson-ext</b>.   This  tells the assembler to accept Loongson EXT2 instructions.  <b>-mno-loongson-ext2</b>
           turns off this option.

       <b>-minsn32</b>
       <b>-mno-insn32</b>
           Only use 32-bit instruction encodings when generating code for the microMIPS processor.  This  option
           inhibits  the  use  of  any  16-bit instructions.  This is equivalent to putting ".set insn32" at the
           start of the assembly file.  <b>-mno-insn32</b> turns off this option.  This is equivalent to putting  ".set
           noinsn32"  at  the  start  of  the  assembly  file.  By default <b>-mno-insn32</b> is selected, allowing all
           instructions to be used.

       <b>--construct-floats</b>
       <b>--no-construct-floats</b>
           The <b>--no-construct-floats</b> option disables the construction of double width floating  point  constants
           by  loading  the two halves of the value into the two single width floating point registers that make
           up the double width register.  By default <b>--construct-floats</b> is selected,  allowing  construction  of
           these floating point constants.

       <b>--relax-branch</b>
       <b>--no-relax-branch</b>
           The   <b>--relax-branch</b>   option   enables   the   relaxation  of  out-of-range  branches.   By  default
           <b>--no-relax-branch</b> is selected, causing any out-of-range branches to produce an error.

       <b>-mignore-branch-isa</b>
       <b>-mno-ignore-branch-isa</b>
           Ignore branch checks for invalid transitions between ISA modes.  The semantics of branches  does  not
           provide for an ISA mode switch, so in most cases the ISA mode a branch has been encoded for has to be
           the  same  as  the  ISA mode of the branch's target label.  Therefore GAS has checks implemented that
           verify in branch assembly that the two ISA modes match.  <b>-mignore-branch-isa</b> disables  these  checks.
           By  default  <b>-mno-ignore-branch-isa</b>  is  selected,  causing any invalid branch requiring a transition
           between ISA modes to produce an error.

       <b>-mnan=</b><u>encoding</u>
           Select between the IEEE 754-2008 (<b>-mnan=2008</b>) or the legacy (<b>-mnan=legacy</b>) NaN encoding format.   The
           latter is the default.

       <b>--emulation=</b><u>name</u>
           This  option  was  formerly  used  to switch between ELF and ECOFF output on targets like IRIX 5 that
           supported both.  MIPS ECOFF support was removed in GAS 2.24, so the option now serves little purpose.
           It is retained for backwards compatibility.

           The available configuration names are: <b>mipself</b>, <b>mipslelf</b> and <b>mipsbelf</b>.  Choosing <b>mipself</b> now  has  no
           effect,  since  the output is always ELF.  <b>mipslelf</b> and <b>mipsbelf</b> select little- and big-endian output
           respectively, but <b>-EL</b> and <b>-EB</b> are now the preferred options instead.

       <b>-nocpp</b>
           <b>as</b> ignores this option.  It is accepted for compatibility with the native tools.

       <b>--trap</b>
       <b>--no-trap</b>
       <b>--break</b>
       <b>--no-break</b>
           Control how to deal with multiplication overflow and division by zero.  <b>--trap</b> or  <b>--no-break</b>  (which
           are  synonyms)  take  a  trap  exception  (and only work for Instruction Set Architecture level 2 and
           higher); <b>--break</b> or <b>--no-trap</b> (also synonyms, and the default) take a break exception.

       <b>-n</b>  When this option is used, <b>as</b> will issue a warning every time it generates a nop  instruction  from  a
           macro.

       The following options are available when as is configured for a LoongArch processor.

       <b>-fpic</b>
       <b>-fPIC</b>
           Generate position-independent code

       <b>-fno-pic</b>
           Don't generate position-independent code (default)

       The following options are available when as is configured for a Meta processor.

       "-mcpu=metac11"
           Generate code for Meta 1.1.

       "-mcpu=metac12"
           Generate code for Meta 1.2.

       "-mcpu=metac21"
           Generate code for Meta 2.1.

       "-mfpu=metac21"
           Allow code to use FPU hardware of Meta 2.1.

       See the info pages for documentation of the MMIX-specific options.

       The following options are available when as is configured for a NDS32 processor.

       "-O1"
           Optimize for performance.

       "-Os"
           Optimize for space.

       "-EL"
           Produce little endian data output.

       "-EB"
           Produce little endian data output.

       "-mpic"
           Generate PIC.

       "-mno-fp-as-gp-relax"
           Suppress fp-as-gp relaxation for this file.

       "-mb2bb-relax"
           Back-to-back branch optimization.

       "-mno-all-relax"
           Suppress all relaxation for this file.

       "-march=&lt;arch name&gt;"
           Assemble for architecture &lt;arch name&gt; which could be v3, v3j, v3m, v3f, v3s, v2, v2j, v2f, v2s.

       "-mbaseline=&lt;baseline&gt;"
           Assemble for baseline &lt;baseline&gt; which could be v2, v3, v3m.

       "-mfpu-freg=<u>FREG</u>"
           Specify a FPU configuration.

           "0      8 SP /  4 DP registers"
           "1     16 SP /  8 DP registers"
           "2     32 SP / 16 DP registers"
           "3     32 SP / 32 DP registers"
       "-mabi=<u>abi</u>"
           Specify a abi version &lt;abi&gt; could be v1, v2, v2fp, v2fpp.

       "-m[no-]mac"
           Enable/Disable Multiply instructions support.

       "-m[no-]div"
           Enable/Disable Divide instructions support.

       "-m[no-]16bit-ext"
           Enable/Disable 16-bit extension

       "-m[no-]dx-regs"
           Enable/Disable d0/d1 registers

       "-m[no-]perf-ext"
           Enable/Disable Performance extension

       "-m[no-]perf2-ext"
           Enable/Disable Performance extension 2

       "-m[no-]string-ext"
           Enable/Disable String extension

       "-m[no-]reduced-regs"
           Enable/Disable Reduced Register configuration (GPR16) option

       "-m[no-]audio-isa-ext"
           Enable/Disable AUDIO ISA extension

       "-m[no-]fpu-sp-ext"
           Enable/Disable FPU SP extension

       "-m[no-]fpu-dp-ext"
           Enable/Disable FPU DP extension

       "-m[no-]fpu-fma"
           Enable/Disable FPU fused-multiply-add instructions

       "-mall-ext"
           Turn on all extensions and instructions support

       The following options are available when as is configured for a PowerPC processor.

       <b>-a32</b>
           Generate ELF32 or XCOFF32.

       <b>-a64</b>
           Generate ELF64 or XCOFF64.

       <b>-K</b> <b>PIC</b>
           Set EF_PPC_RELOCATABLE_LIB in ELF flags.

       <b>-mpwrx</b> <b>|</b> <b>-mpwr2</b>
           Generate code for POWER/2 (RIOS2).

       <b>-mpwr</b>
           Generate code for POWER (RIOS1)

       <b>-m601</b>
           Generate code for PowerPC 601.

       <b>-mppc,</b> <b>-mppc32,</b> <b>-m603,</b> <b>-m604</b>
           Generate code for PowerPC 603/604.

       <b>-m403,</b> <b>-m405</b>
           Generate code for PowerPC 403/405.

       <b>-m440</b>
           Generate code for PowerPC 440.  BookE and some 405 instructions.

       <b>-m464</b>
           Generate code for PowerPC 464.

       <b>-m476</b>
           Generate code for PowerPC 476.

       <b>-m7400,</b> <b>-m7410,</b> <b>-m7450,</b> <b>-m7455</b>
           Generate code for PowerPC 7400/7410/7450/7455.

       <b>-m750cl,</b> <b>-mgekko,</b> <b>-mbroadway</b>
           Generate code for PowerPC 750CL/Gekko/Broadway.

       <b>-m821,</b> <b>-m850,</b> <b>-m860</b>
           Generate code for PowerPC 821/850/860.

       <b>-mppc64,</b> <b>-m620</b>
           Generate code for PowerPC 620/625/630.

       <b>-me200z2,</b> <b>-me200z4</b>
           Generate code for e200 variants, e200z2 with LSP, e200z4 with SPE.

       <b>-me300</b>
           Generate code for PowerPC e300 family.

       <b>-me500,</b> <b>-me500x2</b>
           Generate code for Motorola e500 core complex.

       <b>-me500mc</b>
           Generate code for Freescale e500mc core complex.

       <b>-me500mc64</b>
           Generate code for Freescale e500mc64 core complex.

       <b>-me5500</b>
           Generate code for Freescale e5500 core complex.

       <b>-me6500</b>
           Generate code for Freescale e6500 core complex.

       <b>-mlsp</b>
           Enable LSP instructions.  (Disables SPE and SPE2.)

       <b>-mspe</b>
           Generate code for Motorola SPE instructions.  (Disables LSP.)

       <b>-mspe2</b>
           Generate code for Freescale SPE2 instructions.  (Disables LSP.)

       <b>-mtitan</b>
           Generate code for AppliedMicro Titan core complex.

       <b>-mppc64bridge</b>
           Generate code for PowerPC 64, including bridge insns.

       <b>-mbooke</b>
           Generate code for 32-bit BookE.

       <b>-ma2</b>
           Generate code for A2 architecture.

       <b>-maltivec</b>
           Generate code for processors with AltiVec instructions.

       <b>-mvle</b>
           Generate code for Freescale PowerPC VLE instructions.

       <b>-mvsx</b>
           Generate code for processors with Vector-Scalar (VSX) instructions.

       <b>-mhtm</b>
           Generate code for processors with Hardware Transactional Memory instructions.

       <b>-mpower4,</b> <b>-mpwr4</b>
           Generate code for Power4 architecture.

       <b>-mpower5,</b> <b>-mpwr5,</b> <b>-mpwr5x</b>
           Generate code for Power5 architecture.

       <b>-mpower6,</b> <b>-mpwr6</b>
           Generate code for Power6 architecture.

       <b>-mpower7,</b> <b>-mpwr7</b>
           Generate code for Power7 architecture.

       <b>-mpower8,</b> <b>-mpwr8</b>
           Generate code for Power8 architecture.

       <b>-mpower9,</b> <b>-mpwr9</b>
           Generate code for Power9 architecture.

       <b>-mpower10,</b> <b>-mpwr10</b>
           Generate code for Power10 architecture.

       <b>-mpower11,</b> <b>-mpwr11</b>
           Generate code for Power11 architecture.

       <b>-mfuture</b>
           Generate code for 'future' architecture.

       <b>-mcell</b>
       <b>-mcell</b>
           Generate code for Cell Broadband Engine architecture.

       <b>-mcom</b>
           Generate code Power/PowerPC common instructions.

       <b>-many</b>
           Generate code for any architecture (PWR/PWRX/PPC).

       <b>-mregnames</b>
           Allow symbolic names for registers.

       <b>-mno-regnames</b>
           Do not allow symbolic names for registers.

       <b>-mrelocatable</b>
           Support for GCC's -mrelocatable option.

       <b>-mrelocatable-lib</b>
           Support for GCC's -mrelocatable-lib option.

       <b>-memb</b>
           Set PPC_EMB bit in ELF flags.

       <b>-mlittle,</b> <b>-mlittle-endian,</b> <b>-le</b>
           Generate code for a little endian machine.

       <b>-mbig,</b> <b>-mbig-endian,</b> <b>-be</b>
           Generate code for a big endian machine.

       <b>-msolaris</b>
           Generate code for Solaris.

       <b>-mno-solaris</b>
           Do not generate code for Solaris.

       <b>-nops=</b><u>count</u>
           If  an  alignment  directive  inserts  more  than  <u>count</u>  nops, put a branch at the beginning to skip
           execution of the nops.

       The following options are available when as is configured for a RISC-V processor.

       <b>-fpic</b>
       <b>-fPIC</b>
           Generate position-independent code

       <b>-fno-pic</b>
           Don't generate position-independent code (default)

       <b>-march=ISA</b>
           Select the base isa, as specified by ISA.  For  example  -march=rv32ima.   If  this  option  and  the
           architecture  attributes  aren't  set,  then  assembler  will  check  the  default  configure setting
           --with-arch=ISA.

       <b>-misa-spec=ISAspec</b>
           Select the default isa spec version.  If the version of ISA isn't set by -march, then assembler helps
           to set the version according to the default chosen spec.  If this option isn't  set,  then  assembler
           will check the default configure setting --with-isa-spec=ISAspec.

       <b>-mpriv-spec=PRIVspec</b>
           Select  the  privileged spec version.  We can decide whether the CSR is valid or not according to the
           chosen spec.  If this option and the privilege attributes aren't set, then assembler will  check  the
           default configure setting --with-priv-spec=PRIVspec.

       <b>-mabi=ABI</b>
           Selects  the  ABI,  which  is  either  "ilp32"  or "lp64", optionally followed by "f", "d", or "q" to
           indicate single-precision, double-precision, or quad-precision floating-point calling convention,  or
           none or "e" to indicate the soft-float calling convention ("e" indicates a soft-float RVE ABI).

       <b>-mrelax</b>
           Take  advantage  of  linker  relaxations to reduce the number of instructions required to materialize
           symbol addresses. (default)

       <b>-mno-relax</b>
           Don't do linker relaxations.

       <b>-march-attr</b>
           Generate the default contents for the riscv elf attribute section if the  .attribute  directives  are
           not  set.   This  section  is used to record the information that a linker or runtime loader needs to
           check compatibility.  This information includes ISA string, stack  alignment  requirement,  unaligned
           memory accesses, and the major, minor and revision version of privileged specification.

       <b>-mno-arch-attr</b>
           Don't generate the default riscv elf attribute section if the .attribute directives are not set.

       <b>-mcsr-check</b>
           Enable  the  CSR checking for the ISA-dependent CRS and the read-only CSR.  The ISA-dependent CSR are
           only valid when the specific ISA  is  set.   The  read-only  CSR  can  not  be  written  by  the  CSR
           instructions.

       <b>-mno-csr-check</b>
           Don't do CSR checking.

       <b>-mlittle-endian</b>
           Generate code for a little endian machine.

       <b>-mbig-endian</b>
           Generate code for a big endian machine.

       See the info pages for documentation of the RX-specific options.

       The following options are available when as is configured for the s390 processor family.

       <b>-m31</b>
       <b>-m64</b>
           Select the word size, either 31/32 bits or 64 bits.

       <b>-mesa</b>
       <b>-mzarch</b>
           Select  the  architecture mode, either the Enterprise System Architecture (esa) or the z/Architecture
           mode (zarch).

       <b>-march=</b><u>processor</u>
           Specify which s390 processor variant is the target, <b>g5</b> (or <b>arch3</b>), <b>g6</b>,  <b>z900</b>  (or  <b>arch5</b>),  <b>z990</b>  (or
           <b>arch6</b>),  <b>z9-109</b>,  <b>z9-ec</b>  (or  <b>arch7</b>),  <b>z10</b>  (or  <b>arch8</b>),  <b>z196</b> (or <b>arch9</b>), <b>zEC12</b> (or <b>arch10</b>), <b>z13</b> (or
           <b>arch11</b>), <b>z14</b> (or <b>arch12</b>), <b>z15</b> (or <b>arch13</b>), <b>z16</b> (or <b>arch14</b>), or <b>arch15</b>.

       <b>-mregnames</b>
       <b>-mno-regnames</b>
           Allow or disallow symbolic names for registers.

       <b>-mwarn-areg-zero</b>
           Warn whenever the operand for a base or index register has been specified but evaluates to zero.

       <b>-mwarn-regtype-mismatch=strict</b>
       <b>-mwarn-regtype-mismatch=relaxed</b>
       <b>-mwarn-regtype-mismatch=no</b>
       <b>-mno-warn-regtype-mismatch</b>
           Controls whether the assembler performs register name type checks and generates a warning message  in
           case  of  a mismatch with the operand register type.  The default (which can be restored by using the
           <b>relaxed</b> argument) is to perform relaxed  register  name  type  checks,  which  allow  floating  point
           register  (FPR)  names  %f0  to %f15 to be specified as argument to vector register (VR) operands and
           vector register (VR) names %v0 to %v15 to be specified as argument to floating point  register  (FPR)
           operands.   This  is  acceptable  as  the  FPR are embedded into the lower half of the VR.  Using the
           <b>strict</b> argument strict register name type checks are performed.  The <b>no</b> argument, which is equivalent
           to <b>-mno-warn-regtype-mismatch</b>, disables any register name type checks.

       The following options are available when as is configured for a TMS320C6000 processor.

       <b>-march=</b><u>arch</u>
           Enable (only) instructions from architecture <u>arch</u>.  By default, all instructions are permitted.

           The following values of <u>arch</u> are accepted: "c62x", "c64x", "c64x+", "c67x", "c67x+", "c674x".

       <b>-mdsbt</b>
       <b>-mno-dsbt</b>
           The <b>-mdsbt</b> option causes the assembler to generate the "Tag_ABI_DSBT" attribute with a  value  of  1,
           indicating that the code is using DSBT addressing.  The <b>-mno-dsbt</b> option, the default, causes the tag
           to  have a value of 0, indicating that the code does not use DSBT addressing.  The linker will emit a
           warning if objects of different type (DSBT and non-DSBT) are linked together.

       <b>-mpid=no</b>
       <b>-mpid=near</b>
       <b>-mpid=far</b>
           The <b>-mpid=</b> option causes  the  assembler  to  generate  the  "Tag_ABI_PID"  attribute  with  a  value
           indicating  the form of data addressing used by the code.  <b>-mpid=no</b>, the default, indicates position-
           dependent data addressing, <b>-mpid=near</b> indicates position-independent  addressing  with  GOT  accesses
           using  near  DP addressing, and <b>-mpid=far</b> indicates position-independent addressing with GOT accesses
           using far DP addressing.  The linker will emit a warning if objects built with different settings  of
           this option are linked together.

       <b>-mpic</b>
       <b>-mno-pic</b>
           The  <b>-mpic</b>  option  causes  the  assembler to generate the "Tag_ABI_PIC" attribute with a value of 1,
           indicating that the code is using position-independent code addressing,  The "-mno-pic"  option,  the
           default,  causes  the  tag  to have a value of 0, indicating position-dependent code addressing.  The
           linker will emit a warning if objects of different type (position-dependent and position-independent)
           are linked together.

       <b>-mbig-endian</b>
       <b>-mlittle-endian</b>
           Generate code for the specified endianness.  The default is little-endian.

       The following options are available when as is configured for a TILE-Gx processor.

       <b>-m32</b> <b>|</b> <b>-m64</b>
           Select the word size, either 32 bits or 64 bits.

       <b>-EB</b> <b>|</b> <b>-EL</b>
           Select the endianness, either big-endian (-EB) or little-endian (-EL).

       The following option is available when as is configured for a Visium processor.

       <b>-mtune=</b><u>arch</u>
           This option specifies the target architecture.  If an attempt is made to assemble an instruction that
           will not execute on the target architecture, the assembler will issue an error message.

           The following names are recognized: "mcm24" "mcm" "gr5" "gr6"

       The following options are available when as is configured for an Xtensa processor.

       <b>--text-section-literals</b> <b>|</b> <b>--no-text-section-literals</b>
           Control the treatment of literal pools.  The  default  is  <b>--no-text-section-literals</b>,  which  places
           literals  in  separate  sections  in the output file.  This allows the literal pool to be placed in a
           data RAM/ROM.  With <b>--text-section-literals</b>, the literals are interspersed in  the  text  section  in
           order  to  keep  them  as  close  as  possible  to their references.  This may be necessary for large
           assembly files, where the literals would otherwise be out of range of the "L32R" instructions in  the
           text  section.  Literals are grouped into pools following ".literal_position" directives or preceding
           "ENTRY"  instructions.   These  options  only  affect  literals  referenced  via  PC-relative  "L32R"
           instructions; literals for absolute mode "L32R" instructions are handled separately.

       <b>--auto-litpools</b> <b>|</b> <b>--no-auto-litpools</b>
           Control  the  treatment of literal pools.  The default is <b>--no-auto-litpools</b>, which in the absence of
           <b>--text-section-literals</b> places literals in separate sections in the output  file.   This  allows  the
           literal  pool to be placed in a data RAM/ROM.  With <b>--auto-litpools</b>, the literals are interspersed in
           the text section in  order  to  keep  them  as  close  as  possible  to  their  references,  explicit
           ".literal_position"  directives  are  not  required.  This may be necessary for very large functions,
           where single literal pool  at  the  beginning  of  the  function  may  not  be  reachable  by  "L32R"
           instructions  at  the  end.   These  options  only  affect literals referenced via PC-relative "L32R"
           instructions; literals for absolute mode "L32R"  instructions  are  handled  separately.   When  used
           together with <b>--text-section-literals</b>, <b>--auto-litpools</b> takes precedence.

       <b>--absolute-literals</b> <b>|</b> <b>--no-absolute-literals</b>
           Indicate to the assembler whether "L32R" instructions use absolute or PC-relative addressing.  If the
           processor includes the absolute addressing option, the default is to use absolute "L32R" relocations.
           Otherwise, only the PC-relative "L32R" relocations can be used.

       <b>--target-align</b> <b>|</b> <b>--no-target-align</b>
           Enable  or  disable  automatic  alignment  to  reduce  branch penalties at some expense in code size.
           This optimization is enabled by default.  Note that the assembler will always align instructions like
           "LOOP" that have fixed alignment requirements.

       <b>--longcalls</b> <b>|</b> <b>--no-longcalls</b>
           Enable or disable transformation of call instructions to  allow  calls  across  a  greater  range  of
           addresses.     This  option should be used when call targets can potentially be out of range.  It may
           degrade both code size and performance, but the linker can generally optimize  away  the  unnecessary
           overhead when a call ends up within range.  The default is <b>--no-longcalls</b>.

       <b>--transform</b> <b>|</b> <b>--no-transform</b>
           Enable or disable all assembler transformations of Xtensa instructions, including both relaxation and
           optimization.   The default is <b>--transform</b>; <b>--no-transform</b> should only be used in the rare cases when
           the instructions must be exactly as specified in the assembly source.   Using  <b>--no-transform</b>  causes
           out of range instruction operands to be errors.

       <b>--rename-section</b> <u>oldname</u><b>=</b><u>newname</u>
           Rename  the  <u>oldname</u>  section  to <u>newname</u>.  This option can be used multiple times to rename multiple
           sections.

       <b>--trampolines</b> <b>|</b> <b>--no-trampolines</b>
           Enable or disable transformation of jump instructions to  allow  jumps  across  a  greater  range  of
           addresses.     This  option should be used when jump targets can potentially be out of range.  In the
           absence of such jumps this option  does  not  affect  code  size  or  performance.   The  default  is
           <b>--trampolines</b>.

       <b>--abi-windowed</b> <b>|</b> <b>--abi-call0</b>
           Choose ABI tag written to the ".xtensa.info" section.  ABI tag indicates ABI of the assembly code.  A
           warning  is  issued  by  the  linker  on  an attempt to link object files with inconsistent ABI tags.
           Default ABI is chosen by the Xtensa core configuration.

       The following options are available when as is configured for an Z80 processor.

       @chapter Z80 Dependent Features

   <b>Command-line</b> <b>Options</b>
       <b>-march=</b><u>CPU</u><b>[-</b><u>EXT</u><b>...][+</b><u>EXT</u><b>...]</b>
           This option specifies the target processor. The assembler will issue an error message if  an  attempt
           is  made  to  assemble  an  instruction which will not execute on the target processor. The following
           processor names are recognized: "z80", "z180", "ez80", "gbz80", "z80n", "r800".  In addition  to  the
           basic  instruction  set,  the  assembler can be told to accept some extension mnemonics. For example,
           "-march=z180+sli+infc" extends <u>z180</u> with <u>SLI</u> instructions and <u>IN</u> <u>F,(C)</u>. The following extensions  are
           currently  supported:  "full"  (all  known instructions), "adl" (ADL CPU mode by default, eZ80 only),
           "sli" (instruction known as <u>SLI</u>, <u>SLL</u> or <u>SL1</u>), "xyhl" (instructions with halves  of  index  registers:
           <u>IXL</u>,  <u>IXH</u>,  <u>IYL</u>,  <u>IYH</u>),  "xdcb"  (instructions  like  <u>RotOp</u>  <u>(II+d),R</u>  and  <u>BitOp</u> <u>n,(II+d),R</u>), "infc"
           (instruction <u>IN</u> <u>F,(C)</u> or <u>IN</u> <u>(C)</u>), "outc0" (instruction <u>OUT</u> <u>(C),0</u>).  Note that rather than extending a
           basic instruction set, the extension mnemonics starting with "-" revoke the respective functionality:
           "-march=z80-full+xyhl" first removes all default extensions and  adds  support  for  index  registers
           halves only.

           If this option is not specified then "-march=z80+xyhl+infc" is assumed.

       <b>-local-prefix=</b><u>prefix</u>
           Mark all labels with specified prefix as local. But such label can be marked global explicitly in the
           code. This option do not change default local label prefix ".L", it is just adds new one.

       <b>-colonless</b>
           Accept colonless labels. All symbols at line begin are treated as labels.

       <b>-sdcc</b>
           Accept assembler code produced by SDCC.

       <b>-fp-s=</b><u>FORMAT</u>
           Single precision floating point numbers format. Default: ieee754 (32 bit).

       <b>-fp-d=</b><u>FORMAT</u>
           Double precision floating point numbers format. Default: ieee754 (64 bit).

</pre><h4><b>SEE</b> <b>ALSO</b></h4><pre>
       <b><a href="../man1/gcc.1.html">gcc</a></b>(1), <b><a href="../man1/ld.1.html">ld</a></b>(1), and the Info entries for <u>binutils</u> and <u>ld</u>.

</pre><h4><b>COPYRIGHT</b></h4><pre>
       Copyright (c) 1991-2025 Free Software Foundation, Inc.

       Permission  is  granted  to  copy, distribute and/or modify this document under the terms of the GNU Free
       Documentation License, Version 1.3 or any later version published by the Free Software  Foundation;  with
       no Invariant Sections, with no Front-Cover Texts, and with no Back-Cover Texts.  A copy of the license is
       included in the section entitled "GNU Free Documentation License".

binutils-2.43.50                                   2025-01-18                                              <u><a href="../man1/AS.1.html">AS</a></u>(1)
</pre>
 </div>
</div></section>
</div>
</body>
</html>