// Seed: 3239285278
`define pp_2 0
`default_nettype id_0 `timescale 1ps / 1 ps
`define pp_3 0
`define pp_4 0
`define pp_5 0
module module_0 (
    input id_0,
    input logic id_1
);
  always @* id_2 <= id_0;
  integer id_3;
endmodule
