--------------------------------------------------------------------------------
Release 13.1 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml PipeTest.twx PipeTest.ncd -o PipeTest.twr PipeTest.pcf -ucf
xem6010.ucf

Design file:              PipeTest.ncd
Physical constraint file: PipeTest.pcf
Device,package,speed:     xc6slx45,fgg484,C,-2 (PRODUCTION 1.17 2011-02-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - hi_in<0> does not clock data to hi_out<1>
WARNING:Timing:3225 - Timing constraint COMP "hi_out<1>" OFFSET = OUT 11.93 ns 
   AFTER COMP "hi_in<0>" "RISING"; ignored during timing analysis
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X46Y65.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.524ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y65.AQ      Tcko                  0.476   okHI/rst4
                                                       okHI/flop3
    SLICE_X46Y65.BX      net (fanout=2)        0.934   okHI/rst3
    SLICE_X46Y65.CLK     Tdick                 0.114   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      1.524ns (0.590ns logic, 0.934ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X46Y65.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          20.830ns
  Data Path Delay:      3.981ns (Levels of Logic = 0)
  Clock Path Skew:      2.605ns (3.194 - 0.589)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y28.DQ      Tcko                  0.430   okHI/rst2
                                                       okHI/flop2
    SLICE_X46Y65.AX      net (fanout=2)        3.437   okHI/rst2
    SLICE_X46Y65.CLK     Tdick                 0.114   okHI/rst4
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      3.981ns (0.544ns logic, 3.437ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X37Y28.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.295ns (Levels of Logic = 0)
  Clock Path Skew:      -0.013ns (0.218 - 0.231)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y28.DQ      Tcko                  0.476   okHI/rst1
                                                       okHI/flop1
    SLICE_X37Y28.DX      net (fanout=1)        0.705   okHI/rst1
    SLICE_X37Y28.CLK     Tdick                 0.114   okHI/rst2
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.295ns (0.590ns logic, 0.705ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X46Y65.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.137ns (Levels of Logic = 0)
  Clock Path Skew:      1.672ns (1.945 - 0.273)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y28.DQ      Tcko                  0.198   okHI/rst2
                                                       okHI/flop2
    SLICE_X46Y65.AX      net (fanout=2)        1.891   okHI/rst2
    SLICE_X46Y65.CLK     Tckdi       (-Th)    -0.048   okHI/rst4
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      2.137ns (0.246ns logic, 1.891ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X37Y28.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.587ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.156 - 0.147)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y28.DQ      Tcko                  0.200   okHI/rst1
                                                       okHI/flop1
    SLICE_X37Y28.DX      net (fanout=1)        0.337   okHI/rst1
    SLICE_X37Y28.CLK     Tckdi       (-Th)    -0.059   okHI/rst2
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.259ns logic, 0.337ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X46Y65.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.704ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.704ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y65.AQ      Tcko                  0.200   okHI/rst4
                                                       okHI/flop3
    SLICE_X46Y65.BX      net (fanout=2)        0.456   okHI/rst3
    SLICE_X46Y65.CLK     Tckdi       (-Th)    -0.048   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      0.704ns (0.248ns logic, 0.456ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.830ns
  Low pulse: 10.415ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.830ns
  High pulse: 10.415ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.830ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" 
TS_okHostClk HIGH 50%;

 21430 paths analyzed, 3809 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.355ns.
--------------------------------------------------------------------------------

Paths for end point inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y50.ENB), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_1 (FF)
  Destination:          inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      12.140ns (Levels of Logic = 5)
  Clock Path Skew:      -0.080ns (0.685 - 0.765)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_1 to inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y9.AQ       Tcko                  0.476   ok1<20>
                                                       okHI/core0/core0/ti_addr_1
    SLICE_X23Y16.D3      net (fanout=8)        1.110   ok1<17>
    SLICE_X23Y16.D       Tilo                  0.259   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o81
    SLICE_X23Y19.C6      net (fanout=1)        0.541   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
    SLICE_X23Y19.C       Tilo                  0.259   pipe_out_read
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o83
    SLICE_X23Y19.D5      net (fanout=18)       0.253   epA0/ti_addr[7]_ep_addr[7]_equal_4_o
    SLICE_X23Y19.D       Tilo                  0.259   pipe_out_read
                                                       epA0/ep_read1
    SLICE_X29Y90.A3      net (fanout=7)        5.183   pipe_out_read
    SLICE_X29Y90.A       Tilo                  0.259   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0_1
                                                       inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.tmp_ram_rd_en1_1
    SLICE_X29Y90.C2      net (fanout=9)        0.569   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.tmp_ram_rd_en1
    SLICE_X29Y90.C       Tilo                  0.259   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0_1
                                                       inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<0>11
    RAMB16_X0Y50.ENB     net (fanout=1)        2.463   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array<0>
    RAMB16_X0Y50.CLKB    Trcck_ENB             0.250   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     12.140ns (2.021ns logic, 10.119ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_6 (FF)
  Destination:          inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      11.903ns (Levels of Logic = 5)
  Clock Path Skew:      -0.087ns (0.685 - 0.772)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_6 to inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y12.BQ      Tcko                  0.430   ok1<23>
                                                       okHI/core0/core0/ti_addr_6
    SLICE_X23Y16.D5      net (fanout=4)        0.919   ok1<22>
    SLICE_X23Y16.D       Tilo                  0.259   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o81
    SLICE_X23Y19.C6      net (fanout=1)        0.541   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
    SLICE_X23Y19.C       Tilo                  0.259   pipe_out_read
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o83
    SLICE_X23Y19.D5      net (fanout=18)       0.253   epA0/ti_addr[7]_ep_addr[7]_equal_4_o
    SLICE_X23Y19.D       Tilo                  0.259   pipe_out_read
                                                       epA0/ep_read1
    SLICE_X29Y90.A3      net (fanout=7)        5.183   pipe_out_read
    SLICE_X29Y90.A       Tilo                  0.259   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0_1
                                                       inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.tmp_ram_rd_en1_1
    SLICE_X29Y90.C2      net (fanout=9)        0.569   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.tmp_ram_rd_en1
    SLICE_X29Y90.C       Tilo                  0.259   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0_1
                                                       inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<0>11
    RAMB16_X0Y50.ENB     net (fanout=1)        2.463   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array<0>
    RAMB16_X0Y50.CLKB    Trcck_ENB             0.250   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.903ns (1.975ns logic, 9.928ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_0 (FF)
  Destination:          inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      11.884ns (Levels of Logic = 4)
  Clock Path Skew:      -0.080ns (0.685 - 0.765)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_0 to inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y9.DQ       Tcko                  0.430   ok1<16>
                                                       okHI/core0/core0/ti_addr_0
    SLICE_X23Y19.C1      net (fanout=9)        1.700   ok1<16>
    SLICE_X23Y19.C       Tilo                  0.259   pipe_out_read
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o83
    SLICE_X23Y19.D5      net (fanout=18)       0.253   epA0/ti_addr[7]_ep_addr[7]_equal_4_o
    SLICE_X23Y19.D       Tilo                  0.259   pipe_out_read
                                                       epA0/ep_read1
    SLICE_X29Y90.A3      net (fanout=7)        5.183   pipe_out_read
    SLICE_X29Y90.A       Tilo                  0.259   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0_1
                                                       inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.tmp_ram_rd_en1_1
    SLICE_X29Y90.C2      net (fanout=9)        0.569   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.tmp_ram_rd_en1
    SLICE_X29Y90.C       Tilo                  0.259   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0_1
                                                       inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<0>11
    RAMB16_X0Y50.ENB     net (fanout=1)        2.463   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array<0>
    RAMB16_X0Y50.CLKB    Trcck_ENB             0.250   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.884ns (1.716ns logic, 10.168ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------

Paths for end point inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y40.ENB), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_1 (FF)
  Destination:          inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      12.135ns (Levels of Logic = 5)
  Clock Path Skew:      -0.082ns (0.683 - 0.765)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_1 to inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y9.AQ       Tcko                  0.476   ok1<20>
                                                       okHI/core0/core0/ti_addr_1
    SLICE_X23Y16.D3      net (fanout=8)        1.110   ok1<17>
    SLICE_X23Y16.D       Tilo                  0.259   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o81
    SLICE_X23Y19.C6      net (fanout=1)        0.541   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
    SLICE_X23Y19.C       Tilo                  0.259   pipe_out_read
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o83
    SLICE_X23Y19.D5      net (fanout=18)       0.253   epA0/ti_addr[7]_ep_addr[7]_equal_4_o
    SLICE_X23Y19.D       Tilo                  0.259   pipe_out_read
                                                       epA0/ep_read1
    SLICE_X28Y90.B3      net (fanout=7)        5.226   pipe_out_read
    SLICE_X28Y90.B       Tilo                  0.235   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.tmp_ram_rd_en1
    SLICE_X31Y75.A5      net (fanout=8)        1.632   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.tmp_ram_rd_en
    SLICE_X31Y75.A       Tilo                  0.259   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_12_1
                                                       inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<12>11
    RAMB16_X2Y40.ENB     net (fanout=1)        1.376   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array<12>
    RAMB16_X2Y40.CLKB    Trcck_ENB             0.250   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     12.135ns (1.997ns logic, 10.138ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_6 (FF)
  Destination:          inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      11.898ns (Levels of Logic = 5)
  Clock Path Skew:      -0.089ns (0.683 - 0.772)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_6 to inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y12.BQ      Tcko                  0.430   ok1<23>
                                                       okHI/core0/core0/ti_addr_6
    SLICE_X23Y16.D5      net (fanout=4)        0.919   ok1<22>
    SLICE_X23Y16.D       Tilo                  0.259   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o81
    SLICE_X23Y19.C6      net (fanout=1)        0.541   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
    SLICE_X23Y19.C       Tilo                  0.259   pipe_out_read
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o83
    SLICE_X23Y19.D5      net (fanout=18)       0.253   epA0/ti_addr[7]_ep_addr[7]_equal_4_o
    SLICE_X23Y19.D       Tilo                  0.259   pipe_out_read
                                                       epA0/ep_read1
    SLICE_X28Y90.B3      net (fanout=7)        5.226   pipe_out_read
    SLICE_X28Y90.B       Tilo                  0.235   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.tmp_ram_rd_en1
    SLICE_X31Y75.A5      net (fanout=8)        1.632   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.tmp_ram_rd_en
    SLICE_X31Y75.A       Tilo                  0.259   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_12_1
                                                       inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<12>11
    RAMB16_X2Y40.ENB     net (fanout=1)        1.376   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array<12>
    RAMB16_X2Y40.CLKB    Trcck_ENB             0.250   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.898ns (1.951ns logic, 9.947ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_0 (FF)
  Destination:          inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      11.879ns (Levels of Logic = 4)
  Clock Path Skew:      -0.082ns (0.683 - 0.765)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_0 to inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y9.DQ       Tcko                  0.430   ok1<16>
                                                       okHI/core0/core0/ti_addr_0
    SLICE_X23Y19.C1      net (fanout=9)        1.700   ok1<16>
    SLICE_X23Y19.C       Tilo                  0.259   pipe_out_read
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o83
    SLICE_X23Y19.D5      net (fanout=18)       0.253   epA0/ti_addr[7]_ep_addr[7]_equal_4_o
    SLICE_X23Y19.D       Tilo                  0.259   pipe_out_read
                                                       epA0/ep_read1
    SLICE_X28Y90.B3      net (fanout=7)        5.226   pipe_out_read
    SLICE_X28Y90.B       Tilo                  0.235   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.tmp_ram_rd_en1
    SLICE_X31Y75.A5      net (fanout=8)        1.632   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.tmp_ram_rd_en
    SLICE_X31Y75.A       Tilo                  0.259   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_12_1
                                                       inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<12>11
    RAMB16_X2Y40.ENB     net (fanout=1)        1.376   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array<12>
    RAMB16_X2Y40.CLKB    Trcck_ENB             0.250   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.879ns (1.692ns logic, 10.187ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Paths for end point inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y48.ENB), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_1 (FF)
  Destination:          inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      11.890ns (Levels of Logic = 5)
  Clock Path Skew:      -0.073ns (0.692 - 0.765)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_1 to inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y9.AQ       Tcko                  0.476   ok1<20>
                                                       okHI/core0/core0/ti_addr_1
    SLICE_X23Y16.D3      net (fanout=8)        1.110   ok1<17>
    SLICE_X23Y16.D       Tilo                  0.259   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o81
    SLICE_X23Y19.C6      net (fanout=1)        0.541   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
    SLICE_X23Y19.C       Tilo                  0.259   pipe_out_read
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o83
    SLICE_X23Y19.D5      net (fanout=18)       0.253   epA0/ti_addr[7]_ep_addr[7]_equal_4_o
    SLICE_X23Y19.D       Tilo                  0.259   pipe_out_read
                                                       epA0/ep_read1
    SLICE_X29Y90.A3      net (fanout=7)        5.183   pipe_out_read
    SLICE_X29Y90.A       Tilo                  0.259   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0_1
                                                       inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.tmp_ram_rd_en1_1
    SLICE_X12Y99.D3      net (fanout=9)        1.755   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.tmp_ram_rd_en1
    SLICE_X12Y99.D       Tilo                  0.235   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array<2>
                                                       inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<2>11
    RAMB16_X0Y48.ENB     net (fanout=1)        1.051   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array<2>
    RAMB16_X0Y48.CLKB    Trcck_ENB             0.250   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.890ns (1.997ns logic, 9.893ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_6 (FF)
  Destination:          inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      11.653ns (Levels of Logic = 5)
  Clock Path Skew:      -0.080ns (0.692 - 0.772)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_6 to inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y12.BQ      Tcko                  0.430   ok1<23>
                                                       okHI/core0/core0/ti_addr_6
    SLICE_X23Y16.D5      net (fanout=4)        0.919   ok1<22>
    SLICE_X23Y16.D       Tilo                  0.259   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o81
    SLICE_X23Y19.C6      net (fanout=1)        0.541   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
    SLICE_X23Y19.C       Tilo                  0.259   pipe_out_read
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o83
    SLICE_X23Y19.D5      net (fanout=18)       0.253   epA0/ti_addr[7]_ep_addr[7]_equal_4_o
    SLICE_X23Y19.D       Tilo                  0.259   pipe_out_read
                                                       epA0/ep_read1
    SLICE_X29Y90.A3      net (fanout=7)        5.183   pipe_out_read
    SLICE_X29Y90.A       Tilo                  0.259   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0_1
                                                       inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.tmp_ram_rd_en1_1
    SLICE_X12Y99.D3      net (fanout=9)        1.755   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.tmp_ram_rd_en1
    SLICE_X12Y99.D       Tilo                  0.235   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array<2>
                                                       inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<2>11
    RAMB16_X0Y48.ENB     net (fanout=1)        1.051   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array<2>
    RAMB16_X0Y48.CLKB    Trcck_ENB             0.250   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.653ns (1.951ns logic, 9.702ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_0 (FF)
  Destination:          inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      11.634ns (Levels of Logic = 4)
  Clock Path Skew:      -0.073ns (0.692 - 0.765)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_0 to inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y9.DQ       Tcko                  0.430   ok1<16>
                                                       okHI/core0/core0/ti_addr_0
    SLICE_X23Y19.C1      net (fanout=9)        1.700   ok1<16>
    SLICE_X23Y19.C       Tilo                  0.259   pipe_out_read
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o83
    SLICE_X23Y19.D5      net (fanout=18)       0.253   epA0/ti_addr[7]_ep_addr[7]_equal_4_o
    SLICE_X23Y19.D       Tilo                  0.259   pipe_out_read
                                                       epA0/ep_read1
    SLICE_X29Y90.A3      net (fanout=7)        5.183   pipe_out_read
    SLICE_X29Y90.A       Tilo                  0.259   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0_1
                                                       inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.tmp_ram_rd_en1_1
    SLICE_X12Y99.D3      net (fanout=9)        1.755   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.tmp_ram_rd_en1
    SLICE_X12Y99.D       Tilo                  0.235   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array<2>
                                                       inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<2>11
    RAMB16_X0Y48.ENB     net (fanout=1)        1.051   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array<2>
    RAMB16_X0Y48.CLKB    Trcck_ENB             0.250   inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.634ns (1.692ns logic, 9.942ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAMB16_X0Y12.ADDRA11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.303ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/core0/core0/a0/pc0/address_loop[7].pc_flop (FF)
  Destination:          okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.307ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.068 - 0.064)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/a0/pc0/address_loop[7].pc_flop to okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y25.DQ       Tcko                  0.200   okHI/core0/core0/a0/pc0/KCPSM6_PC1
                                                       okHI/core0/core0/a0/pc0/address_loop[7].pc_flop
    RAMB16_X0Y12.ADDRA11 net (fanout=3)        0.173   okHI/core0/core0/a0/pico_addr<7>
    RAMB16_X0Y12.CLKA    Trckc_ADDRA (-Th)     0.066   okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    -------------------------------------------------  ---------------------------
    Total                                      0.307ns (0.134ns logic, 0.173ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA (SLICE_X6Y9.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.306ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_2 (FF)
  Destination:          okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.312ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.067 - 0.061)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_2 to okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y8.CQ        Tcko                  0.198   okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1<3>
                                                       okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_2
    SLICE_X6Y9.D3        net (fanout=6)        0.286   okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1<2>
    SLICE_X6Y9.CLK       Tah         (-Th)     0.172   okHI/core0/core0/a0/tok_mem_dataout<2>
                                                       okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.312ns (0.026ns logic, 0.286ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB (SLICE_X6Y9.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.306ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_2 (FF)
  Destination:          okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.312ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.067 - 0.061)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_2 to okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y8.CQ        Tcko                  0.198   okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1<3>
                                                       okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_2
    SLICE_X6Y9.D3        net (fanout=6)        0.286   okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1<2>
    SLICE_X6Y9.CLK       Tah         (-Th)     0.172   okHI/core0/core0/a0/tok_mem_dataout<2>
                                                       okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.312ns (0.026ns logic, 0.286ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Logical resource: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Location pin: RAMB16_X0Y12.CLKA
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y20.CLKB
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: inst_big_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y22.CLKB
  Clock network: ok1<24>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<1>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.200ns.
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.730ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.930ns
  Data Path Delay:      6.353ns (Levels of Logic = 1)
  Clock Path Delay:     1.662ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.405   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        1.207   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X43Y8.CLK      net (fanout=263)      1.739   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.662ns (-5.449ns logic, 7.111ns route)

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y8.DQ       Tcko                  0.430   okHI/okCH<0>
                                                       okHI/core0/core0/hi_busy
    Y19.O                net (fanout=1)        3.201   okHI/okCH<0>
    Y19.PAD              Tioop                 2.722   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      6.353ns (3.152ns logic, 3.201ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.147ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.171ns (Levels of Logic = 1)
  Clock Path Delay:     1.161ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.571   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.394   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X43Y8.CLK      net (fanout=263)      0.695   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.161ns (-1.627ns logic, 2.788ns route)

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y8.DQ       Tcko                  0.198   okHI/okCH<0>
                                                       okHI/core0/core0/hi_busy
    Y19.O                net (fanout=1)        1.577   okHI/okCH<0>
    Y19.PAD              Tioop                 1.396   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.171ns (1.594ns logic, 1.577ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";

 204 paths analyzed, 204 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.852ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/dna_read (SLICE_X7Y85.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.478ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/a0/d0/dna_read (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.037ns (Levels of Logic = 2)
  Clock Path Delay:     1.370ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp124.IMUX.9
    SLICE_X7Y11.D5       net (fanout=15)       3.280   hi_in_7_IBUF
    SLICE_X7Y11.DMUX     Tilo                  0.337   okHI/core0/core0/a0/c0/dataout<7>
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X7Y85.SR       net (fanout=29)       5.538   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X7Y85.CLK      Trck                  0.325   okHI/core0/core0/a0/d0/dna_read
                                                       okHI/core0/core0/a0/d0/dna_read
    -------------------------------------------------  ---------------------------
    Total                                     11.037ns (2.219ns logic, 8.818ns route)
                                                       (20.1% logic, 79.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.412   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X7Y85.CLK      net (fanout=263)      1.387   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.370ns (-4.692ns logic, 6.062ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/cycle_4 (SLICE_X10Y80.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.798ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/a0/d0/cycle_4 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.725ns (Levels of Logic = 2)
  Clock Path Delay:     1.378ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/a0/d0/cycle_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp124.IMUX.9
    SLICE_X7Y11.D5       net (fanout=15)       3.280   hi_in_7_IBUF
    SLICE_X7Y11.DMUX     Tilo                  0.337   okHI/core0/core0/a0/c0/dataout<7>
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X10Y80.SR      net (fanout=29)       5.245   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X10Y80.CLK     Trck                  0.306   okHI/core0/core0/a0/d0/Mcount_cycle_xor<5>11
                                                       okHI/core0/core0/a0/d0/cycle_4
    -------------------------------------------------  ---------------------------
    Total                                     10.725ns (2.200ns logic, 8.525ns route)
                                                       (20.5% logic, 79.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/cycle_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.412   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X10Y80.CLK     net (fanout=263)      1.395   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.378ns (-4.692ns logic, 6.070ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/dna_shift (SLICE_X11Y80.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.834ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/a0/d0/dna_shift (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.689ns (Levels of Logic = 2)
  Clock Path Delay:     1.378ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/a0/d0/dna_shift
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp124.IMUX.9
    SLICE_X7Y11.D5       net (fanout=15)       3.280   hi_in_7_IBUF
    SLICE_X7Y11.DMUX     Tilo                  0.337   okHI/core0/core0/a0/c0/dataout<7>
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X11Y80.SR      net (fanout=29)       5.245   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X11Y80.CLK     Trck                  0.270   okHI/core0/core0/a0/d0/dna_shift
                                                       okHI/core0/core0/a0/d0/dna_shift
    -------------------------------------------------  ---------------------------
    Total                                     10.689ns (2.164ns logic, 8.525ns route)
                                                       (20.2% logic, 79.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/dna_shift
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.412   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X11Y80.CLK     net (fanout=263)      1.395   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.378ns (-4.692ns logic, 6.070ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X19Y9.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.963ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.884ns (Levels of Logic = 2)
  Clock Path Delay:     1.236ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp124.IMUX.9
    SLICE_X18Y8.A3       net (fanout=15)       1.933   hi_in_7_IBUF
    SLICE_X18Y8.AMUX     Tilo                  0.191   okHI/core0/core0/hi_cmd<2>_2
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X19Y9.SR       net (fanout=2)        0.128   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X19Y9.CLK      Tcksr       (-Th)     0.131   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      2.884ns (0.823ns logic, 2.061ns route)
                                                       (28.5% logic, 71.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.831   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X19Y9.CLK      net (fanout=263)      0.740   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.236ns (-1.751ns logic, 2.987ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd2 (SLICE_X23Y8.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.005ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.924ns (Levels of Logic = 2)
  Clock Path Delay:     1.234ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp124.IMUX.9
    SLICE_X23Y8.D6       net (fanout=15)       1.946   hi_in_7_IBUF
    SLICE_X23Y8.CLK      Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state_FSM_FFd2_rstpot
                                                       okHI/core0/core0/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.924ns (0.978ns logic, 1.946ns route)
                                                       (33.4% logic, 66.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.831   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X23Y8.CLK      net (fanout=263)      0.738   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.234ns (-1.751ns logic, 2.985ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd11 (SLICE_X20Y10.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.030ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.954ns (Levels of Logic = 2)
  Clock Path Delay:     1.239ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp124.IMUX.9
    SLICE_X20Y10.D3      net (fanout=15)       2.070   hi_in_7_IBUF
    SLICE_X20Y10.CLK     Tah         (-Th)    -0.121   okHI/core0/core0/state_FSM_FFd12
                                                       okHI/core0/core0/state_FSM_FFd11_rstpot
                                                       okHI/core0/core0/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      2.954ns (0.884ns logic, 2.070ns route)
                                                       (29.9% logic, 70.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.831   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X20Y10.CLK     net (fanout=263)      0.743   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.239ns (-1.751ns logic, 2.990ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";

 204 paths analyzed, 204 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.142ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/dna_read (SLICE_X7Y85.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.188ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/a0/d0/dna_read (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.327ns (Levels of Logic = 2)
  Clock Path Delay:     1.370ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp124.IMUX.8
    SLICE_X7Y11.D2       net (fanout=14)       3.570   hi_in_6_IBUF
    SLICE_X7Y11.DMUX     Tilo                  0.337   okHI/core0/core0/a0/c0/dataout<7>
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X7Y85.SR       net (fanout=29)       5.538   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X7Y85.CLK      Trck                  0.325   okHI/core0/core0/a0/d0/dna_read
                                                       okHI/core0/core0/a0/d0/dna_read
    -------------------------------------------------  ---------------------------
    Total                                     11.327ns (2.219ns logic, 9.108ns route)
                                                       (19.6% logic, 80.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.412   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X7Y85.CLK      net (fanout=263)      1.387   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.370ns (-4.692ns logic, 6.062ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/cycle_4 (SLICE_X10Y80.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.508ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/a0/d0/cycle_4 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.015ns (Levels of Logic = 2)
  Clock Path Delay:     1.378ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/a0/d0/cycle_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp124.IMUX.8
    SLICE_X7Y11.D2       net (fanout=14)       3.570   hi_in_6_IBUF
    SLICE_X7Y11.DMUX     Tilo                  0.337   okHI/core0/core0/a0/c0/dataout<7>
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X10Y80.SR      net (fanout=29)       5.245   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X10Y80.CLK     Trck                  0.306   okHI/core0/core0/a0/d0/Mcount_cycle_xor<5>11
                                                       okHI/core0/core0/a0/d0/cycle_4
    -------------------------------------------------  ---------------------------
    Total                                     11.015ns (2.200ns logic, 8.815ns route)
                                                       (20.0% logic, 80.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/cycle_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.412   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X10Y80.CLK     net (fanout=263)      1.395   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.378ns (-4.692ns logic, 6.070ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/dna_shift (SLICE_X11Y80.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.544ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/a0/d0/dna_shift (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.979ns (Levels of Logic = 2)
  Clock Path Delay:     1.378ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/a0/d0/dna_shift
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp124.IMUX.8
    SLICE_X7Y11.D2       net (fanout=14)       3.570   hi_in_6_IBUF
    SLICE_X7Y11.DMUX     Tilo                  0.337   okHI/core0/core0/a0/c0/dataout<7>
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X11Y80.SR      net (fanout=29)       5.245   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X11Y80.CLK     Trck                  0.270   okHI/core0/core0/a0/d0/dna_shift
                                                       okHI/core0/core0/a0/d0/dna_shift
    -------------------------------------------------  ---------------------------
    Total                                     10.979ns (2.164ns logic, 8.815ns route)
                                                       (19.7% logic, 80.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/dna_shift
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.412   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X11Y80.CLK     net (fanout=263)      1.395   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.378ns (-4.692ns logic, 6.070ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd2 (SLICE_X23Y8.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.989ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.908ns (Levels of Logic = 2)
  Clock Path Delay:     1.234ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp124.IMUX.8
    SLICE_X23Y8.D4       net (fanout=14)       1.930   hi_in_6_IBUF
    SLICE_X23Y8.CLK      Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state_FSM_FFd2_rstpot
                                                       okHI/core0/core0/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.908ns (0.978ns logic, 1.930ns route)
                                                       (33.6% logic, 66.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.831   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X23Y8.CLK      net (fanout=263)      0.738   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.234ns (-1.751ns logic, 2.985ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X19Y9.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.052ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.973ns (Levels of Logic = 2)
  Clock Path Delay:     1.236ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp124.IMUX.8
    SLICE_X18Y8.A1       net (fanout=14)       2.022   hi_in_6_IBUF
    SLICE_X18Y8.AMUX     Tilo                  0.191   okHI/core0/core0/hi_cmd<2>_2
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X19Y9.SR       net (fanout=2)        0.128   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X19Y9.CLK      Tcksr       (-Th)     0.131   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      2.973ns (0.823ns logic, 2.150ns route)
                                                       (27.7% logic, 72.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.831   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X19Y9.CLK      net (fanout=263)      0.740   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.236ns (-1.751ns logic, 2.987ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd11 (SLICE_X20Y10.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.167ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.091ns (Levels of Logic = 2)
  Clock Path Delay:     1.239ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp124.IMUX.8
    SLICE_X20Y10.D1      net (fanout=14)       2.207   hi_in_6_IBUF
    SLICE_X20Y10.CLK     Tah         (-Th)    -0.121   okHI/core0/core0/state_FSM_FFd12
                                                       okHI/core0/core0/state_FSM_FFd11_rstpot
                                                       okHI/core0/core0/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      3.091ns (0.884ns logic, 2.207ns route)
                                                       (28.6% logic, 71.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.831   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X20Y10.CLK     net (fanout=263)      0.743   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.239ns (-1.751ns logic, 2.990ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";

 204 paths analyzed, 204 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.044ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/dna_read (SLICE_X7Y85.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.286ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/a0/d0/dna_read (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.229ns (Levels of Logic = 2)
  Clock Path Delay:     1.370ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp124.IMUX.7
    SLICE_X7Y11.D4       net (fanout=14)       3.472   hi_in_5_IBUF
    SLICE_X7Y11.DMUX     Tilo                  0.337   okHI/core0/core0/a0/c0/dataout<7>
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X7Y85.SR       net (fanout=29)       5.538   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X7Y85.CLK      Trck                  0.325   okHI/core0/core0/a0/d0/dna_read
                                                       okHI/core0/core0/a0/d0/dna_read
    -------------------------------------------------  ---------------------------
    Total                                     11.229ns (2.219ns logic, 9.010ns route)
                                                       (19.8% logic, 80.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.412   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X7Y85.CLK      net (fanout=263)      1.387   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.370ns (-4.692ns logic, 6.062ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_2 (SLICE_X23Y9.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.453ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.093ns (Levels of Logic = 2)
  Clock Path Delay:     1.401ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/ti_dataout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp124.IMUX.7
    SLICE_X15Y41.D3      net (fanout=14)       5.897   hi_in_5_IBUF
    SLICE_X15Y41.D       Tilo                  0.259   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/reset_inv1
    SLICE_X23Y9.CE       net (fanout=3)        2.990   okHI/core0/core0/reset_inv
    SLICE_X23Y9.CLK      Tceck                 0.390   ok1<16>
                                                       okHI/core0/core0/ti_dataout_2
    -------------------------------------------------  ---------------------------
    Total                                     11.093ns (2.206ns logic, 8.887ns route)
                                                       (19.9% logic, 80.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.412   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X23Y9.CLK      net (fanout=263)      1.418   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.401ns (-4.692ns logic, 6.093ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_addr_0 (SLICE_X23Y9.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.461ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/ti_addr_0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.085ns (Levels of Logic = 2)
  Clock Path Delay:     1.401ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/ti_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp124.IMUX.7
    SLICE_X15Y41.D3      net (fanout=14)       5.897   hi_in_5_IBUF
    SLICE_X15Y41.D       Tilo                  0.259   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/reset_inv1
    SLICE_X23Y9.CE       net (fanout=3)        2.990   okHI/core0/core0/reset_inv
    SLICE_X23Y9.CLK      Tceck                 0.382   ok1<16>
                                                       okHI/core0/core0/ti_addr_0
    -------------------------------------------------  ---------------------------
    Total                                     11.085ns (2.198ns logic, 8.887ns route)
                                                       (19.8% logic, 80.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.412   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X23Y9.CLK      net (fanout=263)      1.418   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.401ns (-4.692ns logic, 6.093ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_write (SLICE_X23Y12.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.867ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/ti_write (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.795ns (Levels of Logic = 2)
  Clock Path Delay:     1.243ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/ti_write
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp124.IMUX.7
    SLICE_X23Y12.B6      net (fanout=14)       1.817   hi_in_5_IBUF
    SLICE_X23Y12.CLK     Tah         (-Th)    -0.215   ok1<27>
                                                       okHI/core0/core0/state_state[31]_GND_2_o_Select_92_o1
                                                       okHI/core0/core0/ti_write
    -------------------------------------------------  ---------------------------
    Total                                      2.795ns (0.978ns logic, 1.817ns route)
                                                       (35.0% logic, 65.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/ti_write
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.831   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X23Y12.CLK     net (fanout=263)      0.747   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.243ns (-1.751ns logic, 2.994ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd2 (SLICE_X23Y8.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.879ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.798ns (Levels of Logic = 2)
  Clock Path Delay:     1.234ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp124.IMUX.7
    SLICE_X23Y8.D3       net (fanout=14)       1.820   hi_in_5_IBUF
    SLICE_X23Y8.CLK      Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state_FSM_FFd2_rstpot
                                                       okHI/core0/core0/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.798ns (0.978ns logic, 1.820ns route)
                                                       (35.0% logic, 65.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.831   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X23Y8.CLK      net (fanout=263)      0.738   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.234ns (-1.751ns logic, 2.985ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X19Y9.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.931ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.852ns (Levels of Logic = 2)
  Clock Path Delay:     1.236ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp124.IMUX.7
    SLICE_X18Y8.A4       net (fanout=14)       1.901   hi_in_5_IBUF
    SLICE_X18Y8.AMUX     Tilo                  0.191   okHI/core0/core0/hi_cmd<2>_2
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X19Y9.SR       net (fanout=2)        0.128   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X19Y9.CLK      Tcksr       (-Th)     0.131   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      2.852ns (0.823ns logic, 2.029ns route)
                                                       (28.9% logic, 71.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.831   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X19Y9.CLK      net (fanout=263)      0.740   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.236ns (-1.751ns logic, 2.987ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";

 204 paths analyzed, 204 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.713ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_2 (SLICE_X23Y9.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.617ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.929ns (Levels of Logic = 2)
  Clock Path Delay:     1.401ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/ti_dataout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp124.IMUX.6
    SLICE_X15Y41.D2      net (fanout=14)       5.733   hi_in_4_IBUF
    SLICE_X15Y41.D       Tilo                  0.259   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/reset_inv1
    SLICE_X23Y9.CE       net (fanout=3)        2.990   okHI/core0/core0/reset_inv
    SLICE_X23Y9.CLK      Tceck                 0.390   ok1<16>
                                                       okHI/core0/core0/ti_dataout_2
    -------------------------------------------------  ---------------------------
    Total                                     10.929ns (2.206ns logic, 8.723ns route)
                                                       (20.2% logic, 79.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.412   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X23Y9.CLK      net (fanout=263)      1.418   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.401ns (-4.692ns logic, 6.093ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_addr_0 (SLICE_X23Y9.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.625ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/ti_addr_0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.921ns (Levels of Logic = 2)
  Clock Path Delay:     1.401ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/ti_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp124.IMUX.6
    SLICE_X15Y41.D2      net (fanout=14)       5.733   hi_in_4_IBUF
    SLICE_X15Y41.D       Tilo                  0.259   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/reset_inv1
    SLICE_X23Y9.CE       net (fanout=3)        2.990   okHI/core0/core0/reset_inv
    SLICE_X23Y9.CLK      Tceck                 0.382   ok1<16>
                                                       okHI/core0/core0/ti_addr_0
    -------------------------------------------------  ---------------------------
    Total                                     10.921ns (2.198ns logic, 8.723ns route)
                                                       (20.1% logic, 79.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.412   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X23Y9.CLK      net (fanout=263)      1.418   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.401ns (-4.692ns logic, 6.093ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/dna_read (SLICE_X7Y85.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.644ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/a0/d0/dna_read (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.871ns (Levels of Logic = 2)
  Clock Path Delay:     1.370ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp124.IMUX.6
    SLICE_X7Y11.D3       net (fanout=14)       3.114   hi_in_4_IBUF
    SLICE_X7Y11.DMUX     Tilo                  0.337   okHI/core0/core0/a0/c0/dataout<7>
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X7Y85.SR       net (fanout=29)       5.538   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X7Y85.CLK      Trck                  0.325   okHI/core0/core0/a0/d0/dna_read
                                                       okHI/core0/core0/a0/d0/dna_read
    -------------------------------------------------  ---------------------------
    Total                                     10.871ns (2.219ns logic, 8.652ns route)
                                                       (20.4% logic, 79.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.412   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X7Y85.CLK      net (fanout=263)      1.387   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.370ns (-4.692ns logic, 6.062ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd11 (SLICE_X20Y10.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.937ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.861ns (Levels of Logic = 2)
  Clock Path Delay:     1.239ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp124.IMUX.6
    SLICE_X20Y10.D5      net (fanout=14)       1.977   hi_in_4_IBUF
    SLICE_X20Y10.CLK     Tah         (-Th)    -0.121   okHI/core0/core0/state_FSM_FFd12
                                                       okHI/core0/core0/state_FSM_FFd11_rstpot
                                                       okHI/core0/core0/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      2.861ns (0.884ns logic, 1.977ns route)
                                                       (30.9% logic, 69.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.831   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X20Y10.CLK     net (fanout=263)      0.743   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.239ns (-1.751ns logic, 2.990ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd12 (SLICE_X20Y10.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.006ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.930ns (Levels of Logic = 2)
  Clock Path Delay:     1.239ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp124.IMUX.6
    SLICE_X20Y10.D5      net (fanout=14)       1.977   hi_in_4_IBUF
    SLICE_X20Y10.CLK     Tah         (-Th)    -0.190   okHI/core0/core0/state_FSM_FFd12
                                                       okHI/core0/core0/state_FSM_FFd12_rstpot
                                                       okHI/core0/core0/state_FSM_FFd12
    -------------------------------------------------  ---------------------------
    Total                                      2.930ns (0.953ns logic, 1.977ns route)
                                                       (32.5% logic, 67.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.831   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X20Y10.CLK     net (fanout=263)      0.743   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.239ns (-1.751ns logic, 2.990ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd10 (SLICE_X21Y11.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.033ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd10 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.959ns (Levels of Logic = 2)
  Clock Path Delay:     1.241ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp124.IMUX.6
    SLICE_X7Y11.D3       net (fanout=14)       1.462   hi_in_4_IBUF
    SLICE_X7Y11.D        Tilo                  0.156   okHI/core0/core0/a0/c0/dataout<7>
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_01
    SLICE_X21Y11.SR      net (fanout=2)        0.709   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
    SLICE_X21Y11.CLK     Tcksr       (-Th)     0.131   okHI/core0/core0/state_FSM_FFd10
                                                       okHI/core0/core0/state_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                      2.959ns (0.788ns logic, 2.171ns route)
                                                       (26.6% logic, 73.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.831   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X21Y11.CLK     net (fanout=263)      0.745   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.241ns (-1.751ns logic, 2.992ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   4.614ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X21Y9.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.516ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      5.830ns (Levels of Logic = 2)
  Clock Path Delay:     1.401ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp124.IMUX.5
    SLICE_X18Y8.A5       net (fanout=1)        2.839   hi_in_3_IBUF
    SLICE_X18Y8.A        Tilo                  0.254   okHI/core0/core0/hi_cmd<2>_2
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X21Y9.SR       net (fanout=2)        0.767   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X21Y9.CLK      Tsrck                 0.413   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      5.830ns (2.224ns logic, 3.606ns route)
                                                       (38.1% logic, 61.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.412   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X21Y9.CLK      net (fanout=263)      1.418   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.401ns (-4.692ns logic, 6.093ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X19Y8.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.604ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      5.740ns (Levels of Logic = 2)
  Clock Path Delay:     1.399ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp124.IMUX.5
    SLICE_X18Y8.A5       net (fanout=1)        2.839   hi_in_3_IBUF
    SLICE_X18Y8.AMUX     Tilo                  0.326   okHI/core0/core0/hi_cmd<2>_2
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X19Y8.SR       net (fanout=2)        0.608   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X19Y8.CLK      Tsrck                 0.410   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      5.740ns (2.293ns logic, 3.447ns route)
                                                       (39.9% logic, 60.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.412   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X19Y8.CLK      net (fanout=263)      1.416   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.399ns (-4.692ns logic, 6.091ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X20Y8.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.730ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      5.614ns (Levels of Logic = 2)
  Clock Path Delay:     1.399ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp124.IMUX.5
    SLICE_X18Y8.A5       net (fanout=1)        2.839   hi_in_3_IBUF
    SLICE_X18Y8.A        Tilo                  0.254   okHI/core0/core0/hi_cmd<2>_2
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X20Y8.SR       net (fanout=2)        0.583   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X20Y8.CLK      Tsrck                 0.381   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      5.614ns (2.192ns logic, 3.422ns route)
                                                       (39.0% logic, 61.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.412   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X20Y8.CLK      net (fanout=263)      1.416   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.399ns (-4.692ns logic, 6.091ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X19Y9.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.514ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.235ns (Levels of Logic = 2)
  Clock Path Delay:     1.236ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp124.IMUX.5
    SLICE_X18Y8.A5       net (fanout=1)        1.284   hi_in_3_IBUF
    SLICE_X18Y8.AMUX     Tilo                  0.191   okHI/core0/core0/hi_cmd<2>_2
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X19Y9.SR       net (fanout=2)        0.128   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X19Y9.CLK      Tcksr       (-Th)     0.131   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      2.235ns (0.823ns logic, 1.412ns route)
                                                       (36.8% logic, 63.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.831   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X19Y9.CLK      net (fanout=263)      0.740   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.236ns (-1.751ns logic, 2.987ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X19Y8.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.691ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.410ns (Levels of Logic = 2)
  Clock Path Delay:     1.234ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp124.IMUX.5
    SLICE_X18Y8.A5       net (fanout=1)        1.284   hi_in_3_IBUF
    SLICE_X18Y8.AMUX     Tilo                  0.191   okHI/core0/core0/hi_cmd<2>_2
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X19Y8.SR       net (fanout=2)        0.303   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X19Y8.CLK      Tcksr       (-Th)     0.131   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.410ns (0.823ns logic, 1.587ns route)
                                                       (34.1% logic, 65.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.831   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X19Y8.CLK      net (fanout=263)      0.738   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.234ns (-1.751ns logic, 2.985ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X21Y9.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.724ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.445ns (Levels of Logic = 2)
  Clock Path Delay:     1.236ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp124.IMUX.5
    SLICE_X18Y8.A5       net (fanout=1)        1.284   hi_in_3_IBUF
    SLICE_X18Y8.A        Tilo                  0.156   okHI/core0/core0/hi_cmd<2>_2
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X21Y9.SR       net (fanout=2)        0.370   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X21Y9.CLK      Tcksr       (-Th)     0.128   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      2.445ns (0.791ns logic, 1.654ns route)
                                                       (32.4% logic, 67.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.831   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X21Y9.CLK      net (fanout=263)      0.740   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.236ns (-1.751ns logic, 2.987ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   4.885ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd17 (SLICE_X21Y8.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.245ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.099ns (Levels of Logic = 4)
  Clock Path Delay:     1.399ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp124.IMUX.4
    SLICE_X20Y8.D5       net (fanout=2)        3.142   hi_in_2_IBUF
    SLICE_X20Y8.DMUX     Tilo                  0.298   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X21Y8.B5       net (fanout=1)        0.259   okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X21Y8.B        Tilo                  0.259   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X21Y8.C4       net (fanout=1)        0.320   okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X21Y8.CLK      Tas                   0.264   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In4
                                                       okHI/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      6.099ns (2.378ns logic, 3.721ns route)
                                                       (39.0% logic, 61.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.412   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X21Y8.CLK      net (fanout=263)      1.416   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.399ns (-4.692ns logic, 6.091ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X19Y9.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.687ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      5.659ns (Levels of Logic = 2)
  Clock Path Delay:     1.401ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp124.IMUX.4
    SLICE_X21Y9.B4       net (fanout=2)        3.263   hi_in_2_IBUF
    SLICE_X21Y9.B        Tilo                  0.259   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X19Y9.AX       net (fanout=1)        0.466   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X19Y9.CLK      Tdick                 0.114   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      5.659ns (1.930ns logic, 3.729ns route)
                                                       (34.1% logic, 65.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.412   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X19Y9.CLK      net (fanout=263)      1.418   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.401ns (-4.692ns logic, 6.093ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X19Y8.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.796ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      5.548ns (Levels of Logic = 2)
  Clock Path Delay:     1.399ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp124.IMUX.4
    SLICE_X20Y8.D5       net (fanout=2)        3.142   hi_in_2_IBUF
    SLICE_X20Y8.D        Tilo                  0.235   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X19Y8.AX       net (fanout=1)        0.500   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X19Y8.CLK      Tdick                 0.114   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      5.548ns (1.906ns logic, 3.642ns route)
                                                       (34.4% logic, 65.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.412   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X19Y8.CLK      net (fanout=263)      1.416   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.399ns (-4.692ns logic, 6.091ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X20Y8.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.731ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.450ns (Levels of Logic = 2)
  Clock Path Delay:     1.234ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp124.IMUX.4
    SLICE_X20Y8.D5       net (fanout=2)        1.497   hi_in_2_IBUF
    SLICE_X20Y8.CLK      Tah         (-Th)    -0.190   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd16-In11
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.450ns (0.953ns logic, 1.497ns route)
                                                       (38.9% logic, 61.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.831   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X20Y8.CLK      net (fanout=263)      0.738   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.234ns (-1.751ns logic, 2.985ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X21Y9.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.802ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.523ns (Levels of Logic = 2)
  Clock Path Delay:     1.236ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp124.IMUX.4
    SLICE_X21Y9.B4       net (fanout=2)        1.545   hi_in_2_IBUF
    SLICE_X21Y9.CLK      Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      2.523ns (0.978ns logic, 1.545ns route)
                                                       (38.8% logic, 61.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.831   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X21Y9.CLK      net (fanout=263)      0.740   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.236ns (-1.751ns logic, 2.987ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X19Y8.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.971ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.690ns (Levels of Logic = 2)
  Clock Path Delay:     1.234ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp124.IMUX.4
    SLICE_X20Y8.D5       net (fanout=2)        1.497   hi_in_2_IBUF
    SLICE_X20Y8.D        Tilo                  0.142   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X19Y8.AX       net (fanout=1)        0.229   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X19Y8.CLK      Tckdi       (-Th)    -0.059   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.690ns (0.964ns logic, 1.726ns route)
                                                       (35.8% logic, 64.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.831   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X19Y8.CLK      net (fanout=263)      0.738   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.234ns (-1.751ns logic, 2.985ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.618ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd17 (SLICE_X21Y8.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.512ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.832ns (Levels of Logic = 4)
  Clock Path Delay:     1.399ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp124.IMUX.3
    SLICE_X20Y8.D3       net (fanout=2)        4.875   hi_in_1_IBUF
    SLICE_X20Y8.DMUX     Tilo                  0.298   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X21Y8.B5       net (fanout=1)        0.259   okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X21Y8.B        Tilo                  0.259   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X21Y8.C4       net (fanout=1)        0.320   okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X21Y8.CLK      Tas                   0.264   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In4
                                                       okHI/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      7.832ns (2.378ns logic, 5.454ns route)
                                                       (30.4% logic, 69.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.412   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X21Y8.CLK      net (fanout=263)      1.416   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.399ns (-4.692ns logic, 6.091ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X19Y9.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.897ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.449ns (Levels of Logic = 2)
  Clock Path Delay:     1.401ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp124.IMUX.3
    SLICE_X21Y9.B1       net (fanout=2)        5.053   hi_in_1_IBUF
    SLICE_X21Y9.B        Tilo                  0.259   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X19Y9.AX       net (fanout=1)        0.466   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X19Y9.CLK      Tdick                 0.114   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      7.449ns (1.930ns logic, 5.519ns route)
                                                       (25.9% logic, 74.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.412   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X19Y9.CLK      net (fanout=263)      1.418   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.401ns (-4.692ns logic, 6.093ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X19Y8.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.063ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.281ns (Levels of Logic = 2)
  Clock Path Delay:     1.399ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp124.IMUX.3
    SLICE_X20Y8.D3       net (fanout=2)        4.875   hi_in_1_IBUF
    SLICE_X20Y8.D        Tilo                  0.235   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X19Y8.AX       net (fanout=1)        0.500   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X19Y8.CLK      Tdick                 0.114   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      7.281ns (1.906ns logic, 5.375ns route)
                                                       (26.2% logic, 73.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.412   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X19Y8.CLK      net (fanout=263)      1.416   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.399ns (-4.692ns logic, 6.091ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X20Y8.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.867ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.586ns (Levels of Logic = 2)
  Clock Path Delay:     1.234ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp124.IMUX.3
    SLICE_X20Y8.D3       net (fanout=2)        2.633   hi_in_1_IBUF
    SLICE_X20Y8.CLK      Tah         (-Th)    -0.190   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd16-In11
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.586ns (0.953ns logic, 2.633ns route)
                                                       (26.6% logic, 73.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.831   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X20Y8.CLK      net (fanout=263)      0.738   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.234ns (-1.751ns logic, 2.985ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X21Y9.B1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.008ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.729ns (Levels of Logic = 2)
  Clock Path Delay:     1.236ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp124.IMUX.3
    SLICE_X21Y9.B1       net (fanout=2)        2.751   hi_in_1_IBUF
    SLICE_X21Y9.CLK      Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      3.729ns (0.978ns logic, 2.751ns route)
                                                       (26.2% logic, 73.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.831   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X21Y9.CLK      net (fanout=263)      0.740   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.236ns (-1.751ns logic, 2.987ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X19Y8.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.107ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.826ns (Levels of Logic = 2)
  Clock Path Delay:     1.234ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp124.IMUX.3
    SLICE_X20Y8.D3       net (fanout=2)        2.633   hi_in_1_IBUF
    SLICE_X20Y8.D        Tilo                  0.142   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X19Y8.AX       net (fanout=1)        0.229   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X19Y8.CLK      Tckdi       (-Th)    -0.059   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      3.826ns (0.964ns logic, 2.862ns route)
                                                       (25.2% logic, 74.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.831   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X19Y8.CLK      net (fanout=263)      0.738   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.234ns (-1.751ns logic, 2.985ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns 
BEFORE COMP         "hi_in<0>" "RISING";

 11 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.630ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_5 (ILOGIC_X20Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.200ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<5> (PAD)
  Destination:          okHI/hi_datain_5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.886ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Maximum Data Path at Slow Process Corner: hi_inout<5> to okHI/hi_datain_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V15.I                Tiopi                 1.557   hi_inout<5>
                                                       hi_inout<5>
                                                       hi_inout_5_IOBUF/IBUF
                                                       ProtoComp126.IMUX.5
    IODELAY_X20Y0.IDATAINnet (fanout=1)        0.153   N30
    IODELAY_X20Y0.DATAOUTTioddo_IDATAIN        5.082   okHI/okInputHoldDelay/delays[5].iodelay_inst
                                                       okHI/okInputHoldDelay/delays[5].iodelay_inst
    ILOGIC_X20Y0.DDLY    net (fanout=1)        0.007   okHI/hi_datain_delay<5>
    ILOGIC_X20Y0.CLK0    Tidockd               0.532   okHI/hi_datain<5>
                                                       ProtoComp128.D2OFFBYP_SRC.5
                                                       okHI/hi_datain_5
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_datain_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.412   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X20Y0.CLK0    net (fanout=263)      1.903   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (-4.692ns logic, 6.578ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_9 (ILOGIC_X2Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.222ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<9> (PAD)
  Destination:          okHI/hi_datain_9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.908ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Maximum Data Path at Slow Process Corner: hi_inout<9> to okHI/hi_datain_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y4.I                 Tiopi                 1.557   hi_inout<9>
                                                       hi_inout<9>
                                                       hi_inout_9_IOBUF/IBUF
                                                       ProtoComp126.IMUX.9
    IODELAY_X2Y0.IDATAIN net (fanout=1)        0.153   N26
    IODELAY_X2Y0.DATAOUT Tioddo_IDATAIN        5.082   okHI/okInputHoldDelay/delays[9].iodelay_inst
                                                       okHI/okInputHoldDelay/delays[9].iodelay_inst
    ILOGIC_X2Y0.DDLY     net (fanout=1)        0.007   okHI/hi_datain_delay<9>
    ILOGIC_X2Y0.CLK0     Tidockd               0.532   okHI/hi_datain<9>
                                                       ProtoComp128.D2OFFBYP_SRC.9
                                                       okHI/hi_datain_9
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_datain_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.412   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X2Y0.CLK0     net (fanout=263)      1.925   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.908ns (-4.692ns logic, 6.600ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_10 (ILOGIC_X2Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.222ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<10> (PAD)
  Destination:          okHI/hi_datain_10 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.908ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Maximum Data Path at Slow Process Corner: hi_inout<10> to okHI/hi_datain_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W4.I                 Tiopi                 1.557   hi_inout<10>
                                                       hi_inout<10>
                                                       hi_inout_10_IOBUF/IBUF
                                                       ProtoComp126.IMUX.11
    IODELAY_X2Y1.IDATAIN net (fanout=1)        0.153   N25
    IODELAY_X2Y1.DATAOUT Tioddo_IDATAIN        5.082   okHI/okInputHoldDelay/delays[10].iodelay_inst
                                                       okHI/okInputHoldDelay/delays[10].iodelay_inst
    ILOGIC_X2Y1.DDLY     net (fanout=1)        0.007   okHI/hi_datain_delay<10>
    ILOGIC_X2Y1.CLK0     Tidockd               0.532   okHI/hi_datain<10>
                                                       ProtoComp128.D2OFFBYP_SRC.10
                                                       okHI/hi_datain_10
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_datain_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.412   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        1.064   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X2Y1.CLK0     net (fanout=263)      1.925   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.908ns (-4.692ns logic, 6.600ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP
        "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_8 (ILOGIC_X8Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.561ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<8> (PAD)
  Destination:          okHI/hi_datain_8 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.429ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Minimum Data Path at Fast Process Corner: hi_inout<8> to okHI/hi_datain_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y7.I                 Tiopi                 0.763   hi_inout<8>
                                                       hi_inout<8>
                                                       hi_inout_8_IOBUF/IBUF
                                                       ProtoComp126.IMUX.8
    IODELAY_X8Y3.IDATAIN net (fanout=1)        0.093   N27
    IODELAY_X8Y3.DATAOUT Tioddo_IDATAIN        1.178   okHI/okInputHoldDelay/delays[8].iodelay_inst
                                                       okHI/okInputHoldDelay/delays[8].iodelay_inst
    ILOGIC_X8Y3.DDLY     net (fanout=1)        0.005   okHI/hi_datain_delay<8>
    ILOGIC_X8Y3.CLK0     Tiockdd     (-Th)    -0.136   okHI/hi_datain<8>
                                                       ProtoComp128.D2OFFBYP_SRC.8
                                                       okHI/hi_datain_8
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_datain_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.831   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X8Y3.CLK0     net (fanout=263)      0.933   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.429ns (-1.751ns logic, 3.180ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_3 (ILOGIC_X20Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.579ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<3> (PAD)
  Destination:          okHI/hi_datain_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.173ns (Levels of Logic = 3)
  Clock Path Delay:     1.409ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Minimum Data Path at Fast Process Corner: hi_inout<3> to okHI/hi_datain_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB18.I               Tiopi                 0.763   hi_inout<3>
                                                       hi_inout<3>
                                                       hi_inout_3_IOBUF/IBUF
                                                       ProtoComp126.IMUX.3
    IODELAY_X20Y2.IDATAINnet (fanout=1)        0.091   N32
    IODELAY_X20Y2.DATAOUTTioddo_IDATAIN        1.178   okHI/okInputHoldDelay/delays[3].iodelay_inst
                                                       okHI/okInputHoldDelay/delays[3].iodelay_inst
    ILOGIC_X20Y2.DDLY    net (fanout=1)        0.005   okHI/hi_datain_delay<3>
    ILOGIC_X20Y2.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<3>
                                                       ProtoComp128.D2OFFBYP_SRC.3
                                                       okHI/hi_datain_3
    -------------------------------------------------  ---------------------------
    Total                                      2.173ns (2.077ns logic, 0.096ns route)
                                                       (95.6% logic, 4.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_datain_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.831   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X20Y2.CLK0    net (fanout=263)      0.913   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.409ns (-1.751ns logic, 3.160ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_2 (ILOGIC_X14Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.580ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<2> (PAD)
  Destination:          okHI/hi_datain_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Minimum Data Path at Fast Process Corner: hi_inout<2> to okHI/hi_datain_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y13.I                Tiopi                 0.763   hi_inout<2>
                                                       hi_inout<2>
                                                       hi_inout_2_IOBUF/IBUF
                                                       ProtoComp126.IMUX.2
    IODELAY_X14Y3.IDATAINnet (fanout=1)        0.093   N33
    IODELAY_X14Y3.DATAOUTTioddo_IDATAIN        1.178   okHI/okInputHoldDelay/delays[2].iodelay_inst
                                                       okHI/okInputHoldDelay/delays[2].iodelay_inst
    ILOGIC_X14Y3.DDLY    net (fanout=1)        0.005   okHI/hi_datain_delay<2>
    ILOGIC_X14Y3.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<2>
                                                       ProtoComp128.D2OFFBYP_SRC.2
                                                       okHI/hi_datain_2
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_datain_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.831   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.437   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X14Y3.CLK0    net (fanout=263)      0.914   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (-1.751ns logic, 3.161ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP 
"hi_in<0>"         "RISING";

 32 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.995ns.
--------------------------------------------------------------------------------

Paths for end point hi_inout<15> (AA20.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.635ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_dataout_reg_15 (FF)
  Destination:          hi_inout<15> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      9.172ns (Levels of Logic = 1)
  Clock Path Delay:     1.638ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_dataout_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.405   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        1.207   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X35Y42.CLK     net (fanout=263)      1.715   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.638ns (-5.449ns logic, 7.087ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_dataout_reg_15 to hi_inout<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y42.CQ      Tcko                  0.430   okHI/hi_dataout_reg<15>
                                                       okHI/hi_dataout_reg_15
    AA20.O               net (fanout=1)        6.020   okHI/hi_dataout_reg<15>
    AA20.PAD             Tioop                 2.722   hi_inout<15>
                                                       hi_inout_15_IOBUF/OBUFT
                                                       hi_inout<15>
    -------------------------------------------------  ---------------------------
    Total                                      9.172ns (3.152ns logic, 6.020ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.149ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<15> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      7.610ns (Levels of Logic = 1)
  Clock Path Delay:     1.686ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.405   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        1.207   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X23Y8.CLK      net (fanout=263)      1.763   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.686ns (-5.449ns logic, 7.135ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_drive to hi_inout<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y8.CQ       Tcko                  0.430   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/hi_drive
    AA20.T               net (fanout=16)       4.458   okHI/hi_drive
    AA20.PAD             Tiotp                 2.722   hi_inout<15>
                                                       hi_inout_15_IOBUF/OBUFT
                                                       hi_inout<15>
    -------------------------------------------------  ---------------------------
    Total                                      7.610ns (3.152ns logic, 4.458ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<9> (Y4.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.655ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_dataout_reg_9 (FF)
  Destination:          hi_inout<9> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      9.135ns (Levels of Logic = 1)
  Clock Path Delay:     1.655ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_dataout_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.405   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        1.207   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X22Y40.CLK     net (fanout=263)      1.732   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.655ns (-5.449ns logic, 7.104ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_dataout_reg_9 to hi_inout<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y40.AQ      Tcko                  0.525   okHI/hi_dataout_reg<12>
                                                       okHI/hi_dataout_reg_9
    Y4.O                 net (fanout=1)        5.888   okHI/hi_dataout_reg<9>
    Y4.PAD               Tioop                 2.722   hi_inout<9>
                                                       hi_inout_9_IOBUF/OBUFT
                                                       hi_inout<9>
    -------------------------------------------------  ---------------------------
    Total                                      9.135ns (3.247ns logic, 5.888ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.202ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<9> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      6.557ns (Levels of Logic = 1)
  Clock Path Delay:     1.686ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.405   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        1.207   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X23Y8.CLK      net (fanout=263)      1.763   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.686ns (-5.449ns logic, 7.135ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_drive to hi_inout<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y8.CQ       Tcko                  0.430   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/hi_drive
    Y4.T                 net (fanout=16)       3.405   okHI/hi_drive
    Y4.PAD               Tiotp                 2.722   hi_inout<9>
                                                       hi_inout_9_IOBUF/OBUFT
                                                       hi_inout<9>
    -------------------------------------------------  ---------------------------
    Total                                      6.557ns (3.152ns logic, 3.405ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<10> (W4.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.717ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_dataout_reg_10 (FF)
  Destination:          hi_inout<10> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      9.073ns (Levels of Logic = 1)
  Clock Path Delay:     1.655ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_dataout_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.405   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        1.207   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X22Y40.CLK     net (fanout=263)      1.732   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.655ns (-5.449ns logic, 7.104ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_dataout_reg_10 to hi_inout<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y40.BQ      Tcko                  0.525   okHI/hi_dataout_reg<12>
                                                       okHI/hi_dataout_reg_10
    W4.O                 net (fanout=1)        5.826   okHI/hi_dataout_reg<10>
    W4.PAD               Tioop                 2.722   hi_inout<10>
                                                       hi_inout_10_IOBUF/OBUFT
                                                       hi_inout<10>
    -------------------------------------------------  ---------------------------
    Total                                      9.073ns (3.247ns logic, 5.826ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.202ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<10> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      6.557ns (Levels of Logic = 1)
  Clock Path Delay:     1.686ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.405   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        1.207   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X23Y8.CLK      net (fanout=263)      1.763   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.686ns (-5.449ns logic, 7.135ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_drive to hi_inout<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y8.CQ       Tcko                  0.430   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/hi_drive
    W4.T                 net (fanout=16)       3.405   okHI/hi_drive
    W4.PAD               Tiotp                 2.722   hi_inout<10>
                                                       hi_inout_10_IOBUF/OBUFT
                                                       hi_inout<10>
    -------------------------------------------------  ---------------------------
    Total                                      6.557ns (3.152ns logic, 3.405ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_inout<1> (AA12.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.095ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_dataout_reg_1 (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      4.122ns (Levels of Logic = 1)
  Clock Path Delay:     1.158ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_dataout_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.571   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.394   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X29Y42.CLK     net (fanout=263)      0.692   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.158ns (-1.627ns logic, 2.785ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_dataout_reg_1 to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y42.CMUX    Tshcko                0.244   okHI/hi_dataout_reg<4>
                                                       okHI/hi_dataout_reg_1
    AA12.O               net (fanout=1)        2.482   okHI/hi_dataout_reg<1>
    AA12.PAD             Tioop                 1.396   hi_inout<1>
                                                       hi_inout_1_IOBUF/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      4.122ns (1.640ns logic, 2.482ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.931ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.931ns (Levels of Logic = 1)
  Clock Path Delay:     1.185ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.571   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.394   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X23Y8.CLK      net (fanout=263)      0.719   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.185ns (-1.627ns logic, 2.812ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_drive to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y8.CQ       Tcko                  0.198   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/hi_drive
    AA12.T               net (fanout=16)       1.337   okHI/hi_drive
    AA12.PAD             Tiotp                 1.396   hi_inout<1>
                                                       hi_inout_1_IOBUF/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.931ns (1.594ns logic, 1.337ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<11> (AB6.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.155ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_dataout_reg_11 (FF)
  Destination:          hi_inout<11> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      4.186ns (Levels of Logic = 1)
  Clock Path Delay:     1.154ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_dataout_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.571   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.394   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X22Y40.CLK     net (fanout=263)      0.688   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.154ns (-1.627ns logic, 2.781ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_dataout_reg_11 to hi_inout<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y40.CQ      Tcko                  0.234   okHI/hi_dataout_reg<12>
                                                       okHI/hi_dataout_reg_11
    AB6.O                net (fanout=1)        2.556   okHI/hi_dataout_reg<11>
    AB6.PAD              Tioop                 1.396   hi_inout<11>
                                                       hi_inout_11_IOBUF/OBUFT
                                                       hi_inout<11>
    -------------------------------------------------  ---------------------------
    Total                                      4.186ns (1.630ns logic, 2.556ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.984ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<11> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.984ns (Levels of Logic = 1)
  Clock Path Delay:     1.185ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.571   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.394   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X23Y8.CLK      net (fanout=263)      0.719   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.185ns (-1.627ns logic, 2.812ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_drive to hi_inout<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y8.CQ       Tcko                  0.198   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/hi_drive
    AB6.T                net (fanout=16)       1.390   okHI/hi_drive
    AB6.PAD              Tiotp                 1.396   hi_inout<11>
                                                       hi_inout_11_IOBUF/OBUFT
                                                       hi_inout<11>
    -------------------------------------------------  ---------------------------
    Total                                      2.984ns (1.594ns logic, 1.390ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<12> (AA6.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.269ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_dataout_reg_12 (FF)
  Destination:          hi_inout<12> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      4.300ns (Levels of Logic = 1)
  Clock Path Delay:     1.154ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_dataout_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.571   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.394   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X22Y40.CLK     net (fanout=263)      0.688   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.154ns (-1.627ns logic, 2.781ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_dataout_reg_12 to hi_inout<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y40.DQ      Tcko                  0.234   okHI/hi_dataout_reg<12>
                                                       okHI/hi_dataout_reg_12
    AA6.O                net (fanout=1)        2.670   okHI/hi_dataout_reg<12>
    AA6.PAD              Tioop                 1.396   hi_inout<12>
                                                       hi_inout_12_IOBUF/OBUFT
                                                       hi_inout<12>
    -------------------------------------------------  ---------------------------
    Total                                      4.300ns (1.630ns logic, 2.670ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.984ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<12> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.984ns (Levels of Logic = 1)
  Clock Path Delay:     1.185ns (Levels of Logic = 4)
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp124.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.571   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.394   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X23Y8.CLK      net (fanout=263)      0.719   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.185ns (-1.627ns logic, 2.812ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_drive to hi_inout<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y8.CQ       Tcko                  0.198   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/hi_drive
    AA6.T                net (fanout=16)       1.390   okHI/hi_drive
    AA6.PAD              Tiotp                 1.396   hi_inout<12>
                                                       hi_inout_12_IOBUF/OBUFT
                                                       hi_inout<12>
    -------------------------------------------------  ---------------------------
    Total                                      2.984ns (1.594ns logic, 1.390ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |     20.830ns|     16.000ns|     12.355ns|            0|            0|            3|        21430|
| TS_okHI_dcm_clk0              |     20.830ns|     12.355ns|          N/A|            0|            0|        21430|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock hi_in<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
hi_in<1>    |    6.618(R)|      SLOW  |   -2.167(R)|      FAST  |ok1<24>           |   0.000|
hi_in<2>    |    4.885(R)|      SLOW  |   -1.031(R)|      FAST  |ok1<24>           |   0.000|
hi_in<3>    |    4.614(R)|      SLOW  |   -0.814(R)|      FAST  |ok1<24>           |   0.000|
hi_in<4>    |    9.713(R)|      SLOW  |   -1.437(R)|      FAST  |ok1<24>           |   0.000|
hi_in<5>    |   10.044(R)|      SLOW  |   -1.367(R)|      FAST  |ok1<24>           |   0.000|
hi_in<6>    |   10.142(R)|      SLOW  |   -1.489(R)|      FAST  |ok1<24>           |   0.000|
hi_in<7>    |    9.852(R)|      SLOW  |   -1.463(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<0> |    5.607(R)|      SLOW  |   -0.616(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |    5.607(R)|      SLOW  |   -0.616(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |    5.571(R)|      SLOW  |   -0.580(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |    5.570(R)|      SLOW  |   -0.579(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |    5.572(R)|      SLOW  |   -0.581(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |    5.630(R)|      SLOW  |   -0.639(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |    5.607(R)|      SLOW  |   -0.616(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |    5.607(R)|      SLOW  |   -0.616(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |    5.552(R)|      SLOW  |   -0.561(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |    5.608(R)|      SLOW  |   -0.617(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|    5.608(R)|      SLOW  |   -0.617(R)|      FAST  |ok1<24>           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock hi_in<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hi_inout<0> |         9.742(R)|      SLOW  |         3.985(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |         9.918(R)|      SLOW  |         3.931(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |        10.088(R)|      SLOW  |         4.301(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |        10.443(R)|      SLOW  |         4.904(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |        10.582(R)|      SLOW  |         4.904(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |        10.198(R)|      SLOW  |         4.734(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |        10.550(R)|      SLOW  |         4.697(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |        10.529(R)|      SLOW  |         4.568(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |         9.715(R)|      SLOW  |         4.207(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |        10.975(R)|      SLOW  |         4.421(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|        10.913(R)|      SLOW  |         4.421(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|        10.019(R)|      SLOW  |         3.984(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|        10.220(R)|      SLOW  |         3.984(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|        10.448(R)|      SLOW  |         5.055(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|        10.426(R)|      SLOW  |         5.055(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|        10.995(R)|      SLOW  |         5.130(R)|      FAST  |ok1<24>           |   0.000|
hi_out<0>   |         8.200(R)|      SLOW  |         4.147(R)|      FAST  |ok1<24>           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |   12.355|         |         |         |
---------------+---------+---------+---------+---------+

COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 8.389; Ideal Clock Offset To Actual Clock 2.742; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<7>          |    9.852(R)|      SLOW  |   -1.463(R)|      FAST  |    3.478|    8.963|       -2.742|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.852|         -  |      -1.463|         -  |    3.478|    8.963|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 8.653; Ideal Clock Offset To Actual Clock 2.901; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<6>          |   10.142(R)|      SLOW  |   -1.489(R)|      FAST  |    3.188|    8.989|       -2.901|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.142|         -  |      -1.489|         -  |    3.188|    8.989|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 8.677; Ideal Clock Offset To Actual Clock 2.791; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<5>          |   10.044(R)|      SLOW  |   -1.367(R)|      FAST  |    3.286|    8.867|       -2.791|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.044|         -  |      -1.367|         -  |    3.286|    8.867|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 8.276; Ideal Clock Offset To Actual Clock 2.660; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<4>          |    9.713(R)|      SLOW  |   -1.437(R)|      FAST  |    3.617|    8.937|       -2.660|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.713|         -  |      -1.437|         -  |    3.617|    8.937|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 3.800; Ideal Clock Offset To Actual Clock -1.001; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<3>          |    4.614(R)|      SLOW  |   -0.814(R)|      FAST  |    9.516|    7.514|        1.001|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       4.614|         -  |      -0.814|         -  |    9.516|    7.514|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 3.854; Ideal Clock Offset To Actual Clock -0.757; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<2>          |    4.885(R)|      SLOW  |   -1.031(R)|      FAST  |    9.245|    7.731|        0.757|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       4.885|         -  |      -1.031|         -  |    9.245|    7.731|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.451; Ideal Clock Offset To Actual Clock 0.678; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<1>          |    6.618(R)|      SLOW  |   -2.167(R)|      FAST  |    7.512|    8.867|       -0.678|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.618|         -  |      -2.167|         -  |    7.512|    8.867|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         "hi_in<0>" "RISING";
Worst Case Data Window 5.069; Ideal Clock Offset To Actual Clock -1.820; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_inout<0>       |    5.607(R)|      SLOW  |   -0.616(R)|      FAST  |    4.223|    0.616|        1.804|
hi_inout<1>       |    5.607(R)|      SLOW  |   -0.616(R)|      FAST  |    4.223|    0.616|        1.804|
hi_inout<2>       |    5.571(R)|      SLOW  |   -0.580(R)|      FAST  |    4.259|    0.580|        1.840|
hi_inout<3>       |    5.570(R)|      SLOW  |   -0.579(R)|      FAST  |    4.260|    0.579|        1.841|
hi_inout<4>       |    5.572(R)|      SLOW  |   -0.581(R)|      FAST  |    4.258|    0.581|        1.839|
hi_inout<5>       |    5.630(R)|      SLOW  |   -0.639(R)|      FAST  |    4.200|    0.639|        1.781|
hi_inout<6>       |    5.607(R)|      SLOW  |   -0.616(R)|      FAST  |    4.223|    0.616|        1.804|
hi_inout<7>       |    5.607(R)|      SLOW  |   -0.616(R)|      FAST  |    4.223|    0.616|        1.804|
hi_inout<8>       |    5.552(R)|      SLOW  |   -0.561(R)|      FAST  |    4.278|    0.561|        1.859|
hi_inout<9>       |    5.608(R)|      SLOW  |   -0.617(R)|      FAST  |    4.222|    0.617|        1.803|
hi_inout<10>      |    5.608(R)|      SLOW  |   -0.617(R)|      FAST  |    4.222|    0.617|        1.803|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.630|         -  |      -0.561|         -  |    4.200|    0.561|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_out<0>                                      |        8.200|      SLOW  |        4.147|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"         "RISING";
Bus Skew: 1.280 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_inout<0>                                    |        9.742|      SLOW  |        3.985|      FAST  |         0.027|
hi_inout<1>                                    |        9.918|      SLOW  |        3.931|      FAST  |         0.203|
hi_inout<2>                                    |       10.088|      SLOW  |        4.301|      FAST  |         0.373|
hi_inout<3>                                    |       10.443|      SLOW  |        4.904|      FAST  |         0.728|
hi_inout<4>                                    |       10.582|      SLOW  |        4.904|      FAST  |         0.867|
hi_inout<5>                                    |       10.198|      SLOW  |        4.734|      FAST  |         0.483|
hi_inout<6>                                    |       10.550|      SLOW  |        4.697|      FAST  |         0.835|
hi_inout<7>                                    |       10.529|      SLOW  |        4.568|      FAST  |         0.814|
hi_inout<8>                                    |        9.715|      SLOW  |        4.207|      FAST  |         0.000|
hi_inout<9>                                    |       10.975|      SLOW  |        4.421|      FAST  |         1.260|
hi_inout<10>                                   |       10.913|      SLOW  |        4.421|      FAST  |         1.198|
hi_inout<11>                                   |       10.019|      SLOW  |        3.984|      FAST  |         0.304|
hi_inout<12>                                   |       10.220|      SLOW  |        3.984|      FAST  |         0.505|
hi_inout<13>                                   |       10.448|      SLOW  |        5.055|      FAST  |         0.733|
hi_inout<14>                                   |       10.426|      SLOW  |        5.055|      FAST  |         0.711|
hi_inout<15>                                   |       10.995|      SLOW  |        5.130|      FAST  |         1.280|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 22307 paths, 0 nets, and 4738 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)
   Minimum input required time before clock:  10.142ns
   Minimum output required time after clock:  10.995ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Nov 19 11:17:25 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 192 MB



