module test_3vsim2:
input R,A,B,C;
output D,E,F,W;

trap T in
present R then
  present C then
    emit E;
  else
    exit T
  end
else
  present A then
    emit W;
  else
    present B else
      emit F;
      exit T;
    end
  end
end;
emit D;
end trap

end module
