$date
	Sat Apr 23 19:29:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module prueba_TB $end
$scope module uut $end
$var wire 16 ! a [15:0] $end
$var wire 16 " b [15:0] $end
$var wire 16 # out_nand [15:0] $end
$var wire 16 $ out_nor [15:0] $end
$var wire 16 % out_xnor [15:0] $end
$var wire 16 & out_xor [15:0] $end
$var wire 16 ' out_or [15:0] $end
$var wire 16 ( out_and [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
b0 &
b1111111111111111 %
b1111111111111111 $
b1111111111111111 #
b0 "
b0 !
$end
#2
b1111111111111110 %
b1111111111111110 $
b1 &
b1 '
b1 !
#4
b1111111111111110 #
b1 (
b1 "
#100
